#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55b1e2679f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55b1e2679c20 .scope module, "tb_gemm_op" "tb_gemm_op" 3 3;
 .timescale -9 -12;
P_0x55b1e298ef70 .param/l "ACC_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_0x55b1e298efb0 .param/l "AT_WIDTH" 0 3 12, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e298eff0 .param/l "INP_DEPTH" 0 3 8, +C4<00000000000000000000000000010000>;
P_0x55b1e298f030 .param/l "INP_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x55b1e298f070 .param/l "IT_WIDTH" 0 3 10, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e298f0b0 .param/l "WGT_DEPTH" 0 3 9, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e298f0f0 .param/l "WGT_WIDTH" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x55b1e298f130 .param/l "WT_WIDTH" 0 3 11, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
L_0x7fc40896f018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1e29e0ac0_0 .net/2s *"_ivl_0", 31 0, L_0x7fc40896f018;  1 drivers
L_0x7fc40896f0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1e29e0bc0_0 .net/2s *"_ivl_13", 31 0, L_0x7fc40896f0f0;  1 drivers
L_0x7fc40896f138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b1e29e0ca0_0 .net/2s *"_ivl_17", 31 0, L_0x7fc40896f138;  1 drivers
L_0x7fc40896f180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1e29e0d60_0 .net/2s *"_ivl_21", 31 0, L_0x7fc40896f180;  1 drivers
L_0x7fc40896f1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1e29e0e40_0 .net/2s *"_ivl_25", 31 0, L_0x7fc40896f1c8;  1 drivers
L_0x7fc40896f060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b1e29e0f70_0 .net/2s *"_ivl_5", 31 0, L_0x7fc40896f060;  1 drivers
L_0x7fc40896f0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1e29e1050_0 .net/2s *"_ivl_9", 31 0, L_0x7fc40896f0a8;  1 drivers
v0x55b1e29e1130_0 .var "clk", 0 0;
v0x55b1e29e1220_0 .net "i_tensor", 127 0, v0x55b1e29df9d0_0;  1 drivers
v0x55b1e29e12e0_0 .net "o_tensor", 511 0, L_0x55b1e2a54d90;  1 drivers
v0x55b1e29e13a0_0 .net "w_tensor", 2047 0, v0x55b1e29e06f0_0;  1 drivers
L_0x55b1e2a6c7c0 .extend/s 512, L_0x7fc40896f018;
L_0x55b1e2a6c860 .part L_0x7fc40896f060, 0, 1;
L_0x55b1e2a6c950 .part L_0x7fc40896f0a8, 0, 1;
L_0x55b1e2a6ca40 .part L_0x7fc40896f0f0, 0, 1;
L_0x55b1e2a6cb80 .part L_0x7fc40896f138, 0, 1;
L_0x55b1e2a6cc70 .part L_0x7fc40896f180, 0, 1;
L_0x55b1e2a6cd60 .part L_0x7fc40896f1c8, 0, 1;
S_0x55b1e2679db0 .scope module, "U_GEMM" "gemm_op" 3 19, 4 1 0, S_0x55b1e2679c20;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "i_tensor";
    .port_info 1 /INPUT 2048 "w_tensor";
    .port_info 2 /INPUT 512 "a_tensor";
    .port_info 3 /OUTPUT 512 "o_tensor";
P_0x55b1e27f6700 .param/l "ACC_DEPTH" 0 4 7, +C4<00000000000000000000000000010000>;
P_0x55b1e27f6740 .param/l "ACC_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
P_0x55b1e27f6780 .param/l "A_T_WIDTH" 0 4 10, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e27f67c0 .param/l "INP_DEPTH" 0 4 5, +C4<00000000000000000000000000010000>;
P_0x55b1e27f6800 .param/l "INP_WIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
P_0x55b1e27f6840 .param/l "I_T_WIDTH" 0 4 8, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e27f6880 .param/l "WGT_DEPTH" 0 4 6, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e27f68c0 .param/l "WGT_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27f6900 .param/l "W_T_WIDTH" 0 4 9, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e29dea90_0 .net "a_tensor", 511 0, L_0x55b1e2a6c7c0;  1 drivers
v0x55b1e29deb90_0 .net "i_tensor", 127 0, v0x55b1e29df9d0_0;  alias, 1 drivers
v0x55b1e29dee60_0 .net "o_tensor", 511 0, L_0x55b1e2a54d90;  alias, 1 drivers
v0x55b1e29def20_0 .net "w_tensor", 2047 0, v0x55b1e29e06f0_0;  alias, 1 drivers
L_0x55b1e29e9600 .part v0x55b1e29e06f0_0, 0, 128;
L_0x55b1e29e96a0 .part L_0x55b1e2a6c7c0, 0, 32;
L_0x55b1e29f1670 .part v0x55b1e29e06f0_0, 128, 128;
L_0x55b1e29f1710 .part L_0x55b1e2a6c7c0, 32, 32;
L_0x55b1e29f9d50 .part v0x55b1e29e06f0_0, 256, 128;
L_0x55b1e29f9df0 .part L_0x55b1e2a6c7c0, 64, 32;
L_0x55b1e2a01da0 .part v0x55b1e29e06f0_0, 384, 128;
L_0x55b1e2a01e40 .part L_0x55b1e2a6c7c0, 96, 32;
L_0x55b1e2a09d50 .part v0x55b1e29e06f0_0, 512, 128;
L_0x55b1e2a09df0 .part L_0x55b1e2a6c7c0, 128, 32;
L_0x55b1e2a11c50 .part v0x55b1e29e06f0_0, 640, 128;
L_0x55b1e2a11cf0 .part L_0x55b1e2a6c7c0, 160, 32;
L_0x55b1e2a1a120 .part v0x55b1e29e06f0_0, 768, 128;
L_0x55b1e2a1a1c0 .part L_0x55b1e2a6c7c0, 192, 32;
L_0x55b1e2a20d80 .part v0x55b1e29e06f0_0, 896, 128;
L_0x55b1e2a21610 .part L_0x55b1e2a6c7c0, 224, 32;
L_0x55b1e2a28070 .part v0x55b1e29e06f0_0, 1024, 128;
L_0x55b1e2a289f0 .part L_0x55b1e2a6c7c0, 256, 32;
L_0x55b1e2a2f460 .part v0x55b1e29e06f0_0, 1152, 128;
L_0x55b1e2a2fcf0 .part L_0x55b1e2a6c7c0, 288, 32;
L_0x55b1e2a36760 .part v0x55b1e29e06f0_0, 1280, 128;
L_0x55b1e2a36ff0 .part L_0x55b1e2a6c7c0, 320, 32;
L_0x55b1e2a3da80 .part v0x55b1e29e06f0_0, 1408, 128;
L_0x55b1e2a3e310 .part L_0x55b1e2a6c7c0, 352, 32;
L_0x55b1e2a44da0 .part v0x55b1e29e06f0_0, 1536, 128;
L_0x55b1e2a45630 .part L_0x55b1e2a6c7c0, 384, 32;
L_0x55b1e2a4c0d0 .part v0x55b1e29e06f0_0, 1664, 128;
L_0x55b1e2679380 .part L_0x55b1e2a6c7c0, 416, 32;
L_0x55b1e2a18810 .part v0x55b1e29e06f0_0, 1792, 128;
L_0x55b1e2a54cf0 .part L_0x55b1e2a6c7c0, 448, 32;
L_0x55b1e2a5b7c0 .part v0x55b1e29e06f0_0, 1920, 128;
L_0x55b1e2a5c050 .part L_0x55b1e2a6c7c0, 480, 32;
LS_0x55b1e2a54d90_0_0 .concat8 [ 32 32 32 32], L_0x55b1e29e9560, L_0x55b1e29f15d0, L_0x55b1e29f9cb0, L_0x55b1e2a01d00;
LS_0x55b1e2a54d90_0_4 .concat8 [ 32 32 32 32], L_0x55b1e2a09cb0, L_0x55b1e2a11bb0, L_0x55b1e2a1a080, L_0x55b1e2a20ce0;
LS_0x55b1e2a54d90_0_8 .concat8 [ 32 32 32 32], L_0x55b1e2a27fd0, L_0x55b1e2a2f3c0, L_0x55b1e2a366c0, L_0x55b1e2a3d9e0;
LS_0x55b1e2a54d90_0_12 .concat8 [ 32 32 32 32], L_0x55b1e2a44d00, L_0x55b1e2a4c030, L_0x55b1e2a18770, L_0x55b1e2a5b720;
L_0x55b1e2a54d90 .concat8 [ 128 128 128 128], LS_0x55b1e2a54d90_0_0, LS_0x55b1e2a54d90_0_4, LS_0x55b1e2a54d90_0_8, LS_0x55b1e2a54d90_0_12;
S_0x55b1e267a0d0 .scope generate, "U_Systolic_Array[0]" "U_Systolic_Array[0]" 4 20, 4 20 0, S_0x55b1e2679db0;
 .timescale 0 0;
P_0x55b1e2983bc0 .param/l "i" 0 4 20, +C4<00>;
S_0x55b1e250aca0 .scope generate, "ROW_LUT" "ROW_LUT" 4 21, 4 21 0, S_0x55b1e267a0d0;
 .timescale 0 0;
S_0x55b1e267a260 .scope module, "LUT" "systolic_row_lut" 4 32, 5 1 0, S_0x55b1e250aca0;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "i_row";
    .port_info 1 /INPUT 128 "w_row";
    .port_info 2 /INPUT 32 "a_ele";
    .port_info 3 /OUTPUT 32 "o_ele";
P_0x55b1e27d6ba0 .param/l "ACC_DEPTH" 0 5 7, +C4<00000000000000000000000000010000>;
P_0x55b1e27d6be0 .param/l "ACC_WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x55b1e27d6c20 .param/l "A_T_WIDTH" 0 5 10, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e27d6c60 .param/l "INP_DEPTH" 0 5 5, +C4<00000000000000000000000000010000>;
P_0x55b1e27d6ca0 .param/l "INP_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
P_0x55b1e27d6ce0 .param/l "I_T_WIDTH" 0 5 8, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e27d6d20 .param/l "WGT_DEPTH" 0 5 6, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e27d6d60 .param/l "WGT_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27d6da0 .param/l "W_T_WIDTH" 0 5 9, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e2956b80_0 .net "a_ele", 31 0, L_0x55b1e29e96a0;  1 drivers
v0x55b1e2954c30_0 .net "i_row", 127 0, v0x55b1e29df9d0_0;  alias, 1 drivers
v0x55b1e294e810_0 .net "o_ele", 31 0, L_0x55b1e29e9560;  1 drivers
v0x55b1e294c8c0_0 .net "sum", 511 0, L_0x55b1e29e8d10;  1 drivers
v0x55b1e294a970_0 .net "w_row", 127 0, L_0x55b1e29e9600;  1 drivers
L_0x55b1e29e1870 .part v0x55b1e29df9d0_0, 0, 8;
L_0x55b1e29e1960 .part L_0x55b1e29e9600, 0, 8;
L_0x55b1e29e1e40 .part v0x55b1e29df9d0_0, 8, 8;
L_0x55b1e29e1f30 .part L_0x55b1e29e9600, 8, 8;
L_0x55b1e29e20a0 .part L_0x55b1e29e8d10, 0, 32;
L_0x55b1e29e2530 .part v0x55b1e29df9d0_0, 16, 8;
L_0x55b1e29e2620 .part L_0x55b1e29e9600, 16, 8;
L_0x55b1e29e2710 .part L_0x55b1e29e8d10, 32, 32;
L_0x55b1e29e2c10 .part v0x55b1e29df9d0_0, 24, 8;
L_0x55b1e29e2d00 .part L_0x55b1e29e9600, 24, 8;
L_0x55b1e29e2e50 .part L_0x55b1e29e8d10, 64, 32;
L_0x55b1e29e3210 .part v0x55b1e29df9d0_0, 32, 8;
L_0x55b1e29e3370 .part L_0x55b1e29e9600, 32, 8;
L_0x55b1e29e3460 .part L_0x55b1e29e8d10, 96, 32;
L_0x55b1e29e3930 .part v0x55b1e29df9d0_0, 40, 8;
L_0x55b1e29e3a20 .part L_0x55b1e29e9600, 40, 8;
L_0x55b1e29e3ba0 .part L_0x55b1e29e8d10, 128, 32;
L_0x55b1e29e4030 .part v0x55b1e29df9d0_0, 48, 8;
L_0x55b1e29e41c0 .part L_0x55b1e29e9600, 48, 8;
L_0x55b1e29e42b0 .part L_0x55b1e29e8d10, 160, 32;
L_0x55b1e29e4720 .part v0x55b1e29df9d0_0, 56, 8;
L_0x55b1e29e4810 .part L_0x55b1e29e9600, 56, 8;
L_0x55b1e29e49c0 .part L_0x55b1e29e8d10, 192, 32;
L_0x55b1e29e4e20 .part v0x55b1e29df9d0_0, 64, 8;
L_0x55b1e29e4fe0 .part L_0x55b1e29e9600, 64, 8;
L_0x55b1e29e50d0 .part L_0x55b1e29e8d10, 224, 32;
L_0x55b1e29e5610 .part v0x55b1e29df9d0_0, 72, 8;
L_0x55b1e29e5700 .part L_0x55b1e29e9600, 72, 8;
L_0x55b1e29e58e0 .part L_0x55b1e29e8d10, 256, 32;
L_0x55b1e29e5d40 .part v0x55b1e29df9d0_0, 80, 8;
L_0x55b1e29e5f30 .part L_0x55b1e29e9600, 80, 8;
L_0x55b1e29e6020 .part L_0x55b1e29e8d10, 288, 32;
L_0x55b1e29e6590 .part v0x55b1e29df9d0_0, 88, 8;
L_0x55b1e29e6680 .part L_0x55b1e29e9600, 88, 8;
L_0x55b1e29e6890 .part L_0x55b1e29e8d10, 320, 32;
L_0x55b1e29e6cf0 .part v0x55b1e29df9d0_0, 96, 8;
L_0x55b1e29e6770 .part L_0x55b1e29e9600, 96, 8;
L_0x55b1e29e6f10 .part L_0x55b1e29e8d10, 352, 32;
L_0x55b1e29e74b0 .part v0x55b1e29df9d0_0, 104, 8;
L_0x55b1e29e79b0 .part L_0x55b1e29e9600, 104, 8;
L_0x55b1e29e7ba0 .part L_0x55b1e29e8d10, 384, 32;
L_0x55b1e29e8000 .part v0x55b1e29df9d0_0, 112, 8;
L_0x55b1e29e8250 .part L_0x55b1e29e9600, 112, 8;
L_0x55b1e29e8340 .part L_0x55b1e29e8d10, 416, 32;
L_0x55b1e29e8910 .part v0x55b1e29df9d0_0, 120, 8;
L_0x55b1e29e8a00 .part L_0x55b1e29e9600, 120, 8;
L_0x55b1e29e8c70 .part L_0x55b1e29e8d10, 448, 32;
LS_0x55b1e29e8d10_0_0 .concat8 [ 32 32 32 32], L_0x55b1e29e1750, L_0x55b1e29e1cd0, L_0x55b1e29e23c0, L_0x55b1e29e2ad0;
LS_0x55b1e29e8d10_0_4 .concat8 [ 32 32 32 32], L_0x55b1e29e30d0, L_0x55b1e29e37c0, L_0x55b1e29e3ec0, L_0x55b1e29e45e0;
LS_0x55b1e29e8d10_0_8 .concat8 [ 32 32 32 32], L_0x55b1e29e4ce0, L_0x55b1e29e54d0, L_0x55b1e29e5c00, L_0x55b1e29e6450;
LS_0x55b1e29e8d10_0_12 .concat8 [ 32 32 32 32], L_0x55b1e29e6bb0, L_0x55b1e29e7370, L_0x55b1e29e7ec0, L_0x55b1e29e87d0;
L_0x55b1e29e8d10 .concat8 [ 128 128 128 128], LS_0x55b1e29e8d10_0_0, LS_0x55b1e29e8d10_0_4, LS_0x55b1e29e8d10_0_8, LS_0x55b1e29e8d10_0_12;
L_0x55b1e29e9560 .part L_0x55b1e29e8d10, 480, 32;
S_0x55b1e267a3f0 .scope generate, "U_MAC[0]" "U_MAC[0]" 5 22, 5 22 0, S_0x55b1e267a260;
 .timescale 0 0;
P_0x55b1e295e2a0 .param/l "i" 0 5 22, +C4<00>;
S_0x55b1e2991c50 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e267a3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e24f50a0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e24f50e0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e24f5120 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2916b30_0 .net/s "a", 31 0, L_0x55b1e29e1440;  1 drivers
v0x55b1e2934830_0 .net "acc", 31 0, L_0x55b1e29e96a0;  alias, 1 drivers
v0x55b1e2936660_0 .net/s "b", 31 0, L_0x55b1e29e14e0;  1 drivers
v0x55b1e2954360_0 .net/s "c", 31 0, L_0x55b1e29e96a0;  alias, 1 drivers
v0x55b1e2956190_0 .net "inp", 7 0, L_0x55b1e29e1870;  1 drivers
v0x55b1e2973e90_0 .net/s "mul", 31 0, L_0x55b1e29e15e0;  1 drivers
v0x55b1e2982410_0 .net "sum", 31 0, L_0x55b1e29e1750;  1 drivers
v0x55b1e2914d00_0 .net "wgt", 7 0, L_0x55b1e29e1960;  1 drivers
L_0x55b1e29e1440 .extend/s 32, L_0x55b1e29e1870;
L_0x55b1e29e14e0 .extend/s 32, L_0x55b1e29e1960;
L_0x55b1e29e15e0 .arith/mult 32, L_0x55b1e29e1440, L_0x55b1e29e14e0;
L_0x55b1e29e1750 .arith/sum 32, L_0x55b1e29e15e0, L_0x55b1e29e96a0;
S_0x55b1e2984f90 .scope generate, "U_MAC[1]" "U_MAC[1]" 5 22, 5 22 0, S_0x55b1e267a260;
 .timescale 0 0;
P_0x55b1e2985b10 .param/l "i" 0 5 22, +C4<01>;
S_0x55b1e2986ee0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e2984f90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e24f53c0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e24f5400 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e24f5440 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2897e70_0 .net/s "a", 31 0, L_0x55b1e29e1a50;  1 drivers
v0x55b1e28b5b70_0 .net "acc", 31 0, L_0x55b1e29e20a0;  1 drivers
v0x55b1e28b79a0_0 .net/s "b", 31 0, L_0x55b1e29e1af0;  1 drivers
v0x55b1e28d56a0_0 .net/s "c", 31 0, L_0x55b1e29e20a0;  alias, 1 drivers
v0x55b1e28d74d0_0 .net "inp", 7 0, L_0x55b1e29e1e40;  1 drivers
v0x55b1e28f51d0_0 .net/s "mul", 31 0, L_0x55b1e29e1b90;  1 drivers
v0x55b1e28f7000_0 .net "sum", 31 0, L_0x55b1e29e1cd0;  1 drivers
v0x55b1e2896040_0 .net "wgt", 7 0, L_0x55b1e29e1f30;  1 drivers
L_0x55b1e29e1a50 .extend/s 32, L_0x55b1e29e1e40;
L_0x55b1e29e1af0 .extend/s 32, L_0x55b1e29e1f30;
L_0x55b1e29e1b90 .arith/mult 32, L_0x55b1e29e1a50, L_0x55b1e29e1af0;
L_0x55b1e29e1cd0 .arith/sum 32, L_0x55b1e29e1b90, L_0x55b1e29e20a0;
S_0x55b1e2988e30 .scope generate, "U_MAC[2]" "U_MAC[2]" 5 22, 5 22 0, S_0x55b1e267a260;
 .timescale 0 0;
P_0x55b1e298d850 .param/l "i" 0 5 22, +C4<010>;
S_0x55b1e298ad80 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e2988e30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2584240 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e2584280 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e25842c0 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e28191b0_0 .net/s "a", 31 0, L_0x55b1e29e2140;  1 drivers
v0x55b1e2836eb0_0 .net "acc", 31 0, L_0x55b1e29e2710;  1 drivers
v0x55b1e2838ce0_0 .net/s "b", 31 0, L_0x55b1e29e21e0;  1 drivers
v0x55b1e28569e0_0 .net/s "c", 31 0, L_0x55b1e29e2710;  alias, 1 drivers
v0x55b1e2858810_0 .net "inp", 7 0, L_0x55b1e29e2530;  1 drivers
v0x55b1e2876510_0 .net/s "mul", 31 0, L_0x55b1e29e2280;  1 drivers
v0x55b1e2878340_0 .net "sum", 31 0, L_0x55b1e29e23c0;  1 drivers
v0x55b1e2817380_0 .net "wgt", 7 0, L_0x55b1e29e2620;  1 drivers
L_0x55b1e29e2140 .extend/s 32, L_0x55b1e29e2530;
L_0x55b1e29e21e0 .extend/s 32, L_0x55b1e29e2620;
L_0x55b1e29e2280 .arith/mult 32, L_0x55b1e29e2140, L_0x55b1e29e21e0;
L_0x55b1e29e23c0 .arith/sum 32, L_0x55b1e29e2280, L_0x55b1e29e2710;
S_0x55b1e298ccd0 .scope generate, "U_MAC[3]" "U_MAC[3]" 5 22, 5 22 0, S_0x55b1e267a260;
 .timescale 0 0;
P_0x55b1e295b990 .param/l "i" 0 5 22, +C4<011>;
S_0x55b1e27b2c10 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e298ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e25215a0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e25215e0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e2521620 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2799c40_0 .net/s "a", 31 0, L_0x55b1e29e2850;  1 drivers
v0x55b1e27b7f10_0 .net "acc", 31 0, L_0x55b1e29e2e50;  1 drivers
v0x55b1e27b9d40_0 .net/s "b", 31 0, L_0x55b1e29e28f0;  1 drivers
v0x55b1e27d7cc0_0 .net/s "c", 31 0, L_0x55b1e29e2e50;  alias, 1 drivers
v0x55b1e27d9af0_0 .net "inp", 7 0, L_0x55b1e29e2c10;  1 drivers
v0x55b1e27f7820_0 .net/s "mul", 31 0, L_0x55b1e29e2990;  1 drivers
v0x55b1e27f9650_0 .net "sum", 31 0, L_0x55b1e29e2ad0;  1 drivers
v0x55b1e2797e10_0 .net "wgt", 7 0, L_0x55b1e29e2d00;  1 drivers
L_0x55b1e29e2850 .extend/s 32, L_0x55b1e29e2c10;
L_0x55b1e29e28f0 .extend/s 32, L_0x55b1e29e2d00;
L_0x55b1e29e2990 .arith/mult 32, L_0x55b1e29e2850, L_0x55b1e29e28f0;
L_0x55b1e29e2ad0 .arith/sum 32, L_0x55b1e29e2990, L_0x55b1e29e2e50;
S_0x55b1e298f900 .scope generate, "U_MAC[4]" "U_MAC[4]" 5 22, 5 22 0, S_0x55b1e267a260;
 .timescale 0 0;
P_0x55b1e2943ba0 .param/l "i" 0 5 22, +C4<0100>;
S_0x55b1e2983040 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e298f900;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2576a30 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e2576a70 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e2576ab0 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2584000_0 .net/s "a", 31 0, L_0x55b1e29e2ef0;  1 drivers
v0x55b1e2583e80_0 .net "acc", 31 0, L_0x55b1e29e3460;  1 drivers
v0x55b1e25265f0_0 .net/s "b", 31 0, L_0x55b1e29e2f90;  1 drivers
v0x55b1e2526170_0 .net/s "c", 31 0, L_0x55b1e29e3460;  alias, 1 drivers
v0x55b1e2525fc0_0 .net "inp", 7 0, L_0x55b1e29e3210;  1 drivers
v0x55b1e2526470_0 .net/s "mul", 31 0, L_0x55b1e29e3030;  1 drivers
v0x55b1e25262f0_0 .net "sum", 31 0, L_0x55b1e29e30d0;  1 drivers
v0x55b1e2583b60_0 .net "wgt", 7 0, L_0x55b1e29e3370;  1 drivers
L_0x55b1e29e2ef0 .extend/s 32, L_0x55b1e29e3210;
L_0x55b1e29e2f90 .extend/s 32, L_0x55b1e29e3370;
L_0x55b1e29e3030 .arith/mult 32, L_0x55b1e29e2ef0, L_0x55b1e29e2f90;
L_0x55b1e29e30d0 .arith/sum 32, L_0x55b1e29e3030, L_0x55b1e29e3460;
S_0x55b1e2975510 .scope generate, "U_MAC[5]" "U_MAC[5]" 5 22, 5 22 0, S_0x55b1e267a260;
 .timescale 0 0;
P_0x55b1e292dd00 .param/l "i" 0 5 22, +C4<0101>;
S_0x55b1e2977460 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e2975510;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2568cc0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e2568d00 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e2568d40 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2521060_0 .net/s "a", 31 0, L_0x55b1e29e3590;  1 drivers
v0x55b1e24e4c10_0 .net "acc", 31 0, L_0x55b1e29e3ba0;  1 drivers
v0x55b1e251ca30_0 .net/s "b", 31 0, L_0x55b1e29e3630;  1 drivers
v0x55b1e24e49d0_0 .net/s "c", 31 0, L_0x55b1e29e3ba0;  alias, 1 drivers
v0x55b1e24e4850_0 .net "inp", 7 0, L_0x55b1e29e3930;  1 drivers
v0x55b1e25857e0_0 .net/s "mul", 31 0, L_0x55b1e29e36d0;  1 drivers
v0x55b1e2584500_0 .net "sum", 31 0, L_0x55b1e29e37c0;  1 drivers
v0x55b1e2521ea0_0 .net "wgt", 7 0, L_0x55b1e29e3a20;  1 drivers
L_0x55b1e29e3590 .extend/s 32, L_0x55b1e29e3930;
L_0x55b1e29e3630 .extend/s 32, L_0x55b1e29e3a20;
L_0x55b1e29e36d0 .arith/mult 32, L_0x55b1e29e3590, L_0x55b1e29e3630;
L_0x55b1e29e37c0 .arith/sum 32, L_0x55b1e29e36d0, L_0x55b1e29e3ba0;
S_0x55b1e29793b0 .scope generate, "U_MAC[6]" "U_MAC[6]" 5 22, 5 22 0, S_0x55b1e267a260;
 .timescale 0 0;
P_0x55b1e2914830 .param/l "i" 0 5 22, +C4<0110>;
S_0x55b1e297b300 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e29793b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e253a410 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e253a450 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e253a490 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e25605c0_0 .net/s "a", 31 0, L_0x55b1e29e3c40;  1 drivers
v0x55b1e25643e0_0 .net "acc", 31 0, L_0x55b1e29e42b0;  1 drivers
v0x55b1e25646d0_0 .net/s "b", 31 0, L_0x55b1e29e3ce0;  1 drivers
v0x55b1e2521420_0 .net/s "c", 31 0, L_0x55b1e29e42b0;  alias, 1 drivers
v0x55b1e2521860_0 .net "inp", 7 0, L_0x55b1e29e4030;  1 drivers
v0x55b1e2520d70_0 .net/s "mul", 31 0, L_0x55b1e29e3d80;  1 drivers
v0x55b1e25211e0_0 .net "sum", 31 0, L_0x55b1e29e3ec0;  1 drivers
v0x55b1e25602d0_0 .net "wgt", 7 0, L_0x55b1e29e41c0;  1 drivers
L_0x55b1e29e3c40 .extend/s 32, L_0x55b1e29e4030;
L_0x55b1e29e3ce0 .extend/s 32, L_0x55b1e29e41c0;
L_0x55b1e29e3d80 .arith/mult 32, L_0x55b1e29e3c40, L_0x55b1e29e3ce0;
L_0x55b1e29e3ec0 .arith/sum 32, L_0x55b1e29e3d80, L_0x55b1e29e42b0;
S_0x55b1e297d250 .scope generate, "U_MAC[7]" "U_MAC[7]" 5 22, 5 22 0, S_0x55b1e267a260;
 .timescale 0 0;
P_0x55b1e28fc800 .param/l "i" 0 5 22, +C4<0111>;
S_0x55b1e297f1a0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e297d250;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2794900 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e2794940 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e2794980 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2577640_0 .net/s "a", 31 0, L_0x55b1e29e4120;  1 drivers
v0x55b1e2576670_0 .net "acc", 31 0, L_0x55b1e29e49c0;  1 drivers
v0x55b1e2577340_0 .net/s "b", 31 0, L_0x55b1e29e4400;  1 drivers
v0x55b1e25764f0_0 .net/s "c", 31 0, L_0x55b1e29e49c0;  alias, 1 drivers
v0x55b1e2577950_0 .net "inp", 7 0, L_0x55b1e29e4720;  1 drivers
v0x55b1e2576cf0_0 .net/s "mul", 31 0, L_0x55b1e29e44a0;  1 drivers
v0x55b1e25774c0_0 .net "sum", 31 0, L_0x55b1e29e45e0;  1 drivers
v0x55b1e25761d0_0 .net "wgt", 7 0, L_0x55b1e29e4810;  1 drivers
L_0x55b1e29e4120 .extend/s 32, L_0x55b1e29e4720;
L_0x55b1e29e4400 .extend/s 32, L_0x55b1e29e4810;
L_0x55b1e29e44a0 .arith/mult 32, L_0x55b1e29e4120, L_0x55b1e29e4400;
L_0x55b1e29e45e0 .arith/sum 32, L_0x55b1e29e44a0, L_0x55b1e29e49c0;
S_0x55b1e29810f0 .scope generate, "U_MAC[8]" "U_MAC[8]" 5 22, 5 22 0, S_0x55b1e267a260;
 .timescale 0 0;
P_0x55b1e2945af0 .param/l "i" 0 5 22, +C4<01000>;
S_0x55b1e2973b30 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e29810f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27b4a00 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e27b4a40 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e27b4a80 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2568900_0 .net/s "a", 31 0, L_0x55b1e29e4a60;  1 drivers
v0x55b1e2568780_0 .net "acc", 31 0, L_0x55b1e29e50d0;  1 drivers
v0x55b1e25777c0_0 .net/s "b", 31 0, L_0x55b1e29e4b00;  1 drivers
v0x55b1e25768b0_0 .net/s "c", 31 0, L_0x55b1e29e50d0;  alias, 1 drivers
v0x55b1e2575ed0_0 .net "inp", 7 0, L_0x55b1e29e4e20;  1 drivers
v0x55b1e2575d50_0 .net/s "mul", 31 0, L_0x55b1e29e4ba0;  1 drivers
v0x55b1e2577ae0_0 .net "sum", 31 0, L_0x55b1e29e4ce0;  1 drivers
v0x55b1e2568460_0 .net "wgt", 7 0, L_0x55b1e29e4fe0;  1 drivers
L_0x55b1e29e4a60 .extend/s 32, L_0x55b1e29e4e20;
L_0x55b1e29e4b00 .extend/s 32, L_0x55b1e29e4fe0;
L_0x55b1e29e4ba0 .arith/mult 32, L_0x55b1e29e4a60, L_0x55b1e29e4b00;
L_0x55b1e29e4ce0 .arith/sum 32, L_0x55b1e29e4ba0, L_0x55b1e29e50d0;
S_0x55b1e296b250 .scope generate, "U_MAC[9]" "U_MAC[9]" 5 22, 5 22 0, S_0x55b1e267a260;
 .timescale 0 0;
P_0x55b1e28cde40 .param/l "i" 0 5 22, +C4<01001>;
S_0x55b1e296d1a0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e296b250;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27d26b0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e27d26f0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e27d2730 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2539ed0_0 .net/s "a", 31 0, L_0x55b1e29e5250;  1 drivers
v0x55b1e253b330_0 .net "acc", 31 0, L_0x55b1e29e58e0;  1 drivers
v0x55b1e253a6d0_0 .net/s "b", 31 0, L_0x55b1e29e52f0;  1 drivers
v0x55b1e253aea0_0 .net/s "c", 31 0, L_0x55b1e29e58e0;  alias, 1 drivers
v0x55b1e256aa70_0 .net "inp", 7 0, L_0x55b1e29e5610;  1 drivers
v0x55b1e2568b40_0 .net/s "mul", 31 0, L_0x55b1e29e5390;  1 drivers
v0x55b1e2568f80_0 .net "sum", 31 0, L_0x55b1e29e54d0;  1 drivers
v0x55b1e253ad20_0 .net "wgt", 7 0, L_0x55b1e29e5700;  1 drivers
L_0x55b1e29e5250 .extend/s 32, L_0x55b1e29e5610;
L_0x55b1e29e52f0 .extend/s 32, L_0x55b1e29e5700;
L_0x55b1e29e5390 .arith/mult 32, L_0x55b1e29e5250, L_0x55b1e29e52f0;
L_0x55b1e29e54d0 .arith/sum 32, L_0x55b1e29e5390, L_0x55b1e29e58e0;
S_0x55b1e296f410 .scope generate, "U_MAC[10]" "U_MAC[10]" 5 22, 5 22 0, S_0x55b1e267a260;
 .timescale 0 0;
P_0x55b1e28b56a0 .param/l "i" 0 5 22, +C4<01010>;
S_0x55b1e2971480 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e296f410;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27d47b0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e27d47f0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e27d4830 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e253a290_0 .net/s "a", 31 0, L_0x55b1e29e5980;  1 drivers
v0x55b1e25398b0_0 .net "acc", 31 0, L_0x55b1e29e6020;  1 drivers
v0x55b1e2539730_0 .net/s "b", 31 0, L_0x55b1e29e5a20;  1 drivers
v0x55b1e253b4c0_0 .net/s "c", 31 0, L_0x55b1e29e6020;  alias, 1 drivers
v0x55b1e2539bb0_0 .net "inp", 7 0, L_0x55b1e29e5d40;  1 drivers
v0x55b1e253b020_0 .net/s "mul", 31 0, L_0x55b1e29e5ac0;  1 drivers
v0x55b1e253a050_0 .net "sum", 31 0, L_0x55b1e29e5c00;  1 drivers
v0x55b1e253b1a0_0 .net "wgt", 7 0, L_0x55b1e29e5f30;  1 drivers
L_0x55b1e29e5980 .extend/s 32, L_0x55b1e29e5d40;
L_0x55b1e29e5a20 .extend/s 32, L_0x55b1e29e5f30;
L_0x55b1e29e5ac0 .arith/mult 32, L_0x55b1e29e5980, L_0x55b1e29e5a20;
L_0x55b1e29e5c00 .arith/sum 32, L_0x55b1e29e5ac0, L_0x55b1e29e6020;
S_0x55b1e2972240 .scope generate, "U_MAC[11]" "U_MAC[11]" 5 22, 5 22 0, S_0x55b1e267a260;
 .timescale 0 0;
P_0x55b1e289f5c0 .param/l "i" 0 5 22, +C4<01011>;
S_0x55b1e2972550 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e2972240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27f4450 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e27f4490 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e27f44d0 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2556090_0 .net/s "a", 31 0, L_0x55b1e29e61d0;  1 drivers
v0x55b1e25563e0_0 .net "acc", 31 0, L_0x55b1e29e6890;  1 drivers
v0x55b1e2556280_0 .net/s "b", 31 0, L_0x55b1e29e6270;  1 drivers
v0x55b1e298de70_0 .net/s "c", 31 0, L_0x55b1e29e6890;  alias, 1 drivers
v0x55b1e251c790_0 .net "inp", 7 0, L_0x55b1e29e6590;  1 drivers
v0x55b1e2576030_0 .net/s "mul", 31 0, L_0x55b1e29e6310;  1 drivers
v0x55b1e2539a10_0 .net "sum", 31 0, L_0x55b1e29e6450;  1 drivers
v0x55b1e2557800_0 .net "wgt", 7 0, L_0x55b1e29e6680;  1 drivers
L_0x55b1e29e61d0 .extend/s 32, L_0x55b1e29e6590;
L_0x55b1e29e6270 .extend/s 32, L_0x55b1e29e6680;
L_0x55b1e29e6310 .arith/mult 32, L_0x55b1e29e61d0, L_0x55b1e29e6270;
L_0x55b1e29e6450 .arith/sum 32, L_0x55b1e29e6310, L_0x55b1e29e6890;
S_0x55b1e2973800 .scope generate, "U_MAC[12]" "U_MAC[12]" 5 22, 5 22 0, S_0x55b1e267a260;
 .timescale 0 0;
P_0x55b1e288b670 .param/l "i" 0 5 22, +C4<01100>;
S_0x55b1e2969300 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e2973800;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2813fb0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e2813ff0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e2814030 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2833ae0_0 .net/s "a", 31 0, L_0x55b1e29e6930;  1 drivers
v0x55b1e2853610_0 .net "acc", 31 0, L_0x55b1e29e6f10;  1 drivers
v0x55b1e2873140_0 .net/s "b", 31 0, L_0x55b1e29e69d0;  1 drivers
v0x55b1e2892c70_0 .net/s "c", 31 0, L_0x55b1e29e6f10;  alias, 1 drivers
v0x55b1e28b27a0_0 .net "inp", 7 0, L_0x55b1e29e6cf0;  1 drivers
v0x55b1e28d22d0_0 .net/s "mul", 31 0, L_0x55b1e29e6a70;  1 drivers
v0x55b1e28f1e00_0 .net "sum", 31 0, L_0x55b1e29e6bb0;  1 drivers
v0x55b1e2911930_0 .net "wgt", 7 0, L_0x55b1e29e6770;  1 drivers
L_0x55b1e29e6930 .extend/s 32, L_0x55b1e29e6cf0;
L_0x55b1e29e69d0 .extend/s 32, L_0x55b1e29e6770;
L_0x55b1e29e6a70 .arith/mult 32, L_0x55b1e29e6930, L_0x55b1e29e69d0;
L_0x55b1e29e6bb0 .arith/sum 32, L_0x55b1e29e6a70, L_0x55b1e29e6f10;
S_0x55b1e295b7d0 .scope generate, "U_MAC[13]" "U_MAC[13]" 5 22, 5 22 0, S_0x55b1e267a260;
 .timescale 0 0;
P_0x55b1e2892d30 .param/l "i" 0 5 22, +C4<01101>;
S_0x55b1e295d720 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e295b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2931460 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e29314a0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e29314e0 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2950f90_0 .net/s "a", 31 0, L_0x55b1e29e70f0;  1 drivers
v0x55b1e2970ac0_0 .net "acc", 31 0, L_0x55b1e29e7ba0;  1 drivers
v0x55b1e2989fd0_0 .net/s "b", 31 0, L_0x55b1e29e7190;  1 drivers
v0x55b1e2988080_0 .net/s "c", 31 0, L_0x55b1e29e7ba0;  alias, 1 drivers
v0x55b1e2986130_0 .net "inp", 7 0, L_0x55b1e29e74b0;  1 drivers
v0x55b1e29841e0_0 .net/s "mul", 31 0, L_0x55b1e29e7230;  1 drivers
v0x55b1e2982290_0 .net "sum", 31 0, L_0x55b1e29e7370;  1 drivers
v0x55b1e2980340_0 .net "wgt", 7 0, L_0x55b1e29e79b0;  1 drivers
L_0x55b1e29e70f0 .extend/s 32, L_0x55b1e29e74b0;
L_0x55b1e29e7190 .extend/s 32, L_0x55b1e29e79b0;
L_0x55b1e29e7230 .arith/mult 32, L_0x55b1e29e70f0, L_0x55b1e29e7190;
L_0x55b1e29e7370 .arith/sum 32, L_0x55b1e29e7230, L_0x55b1e29e7ba0;
S_0x55b1e295f670 .scope generate, "U_MAC[14]" "U_MAC[14]" 5 22, 5 22 0, S_0x55b1e267a260;
 .timescale 0 0;
P_0x55b1e2982370 .param/l "i" 0 5 22, +C4<01110>;
S_0x55b1e29615c0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e295f670;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e297e3f0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e297e430 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e297e470 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e297c4a0_0 .net/s "a", 31 0, L_0x55b1e29e7c40;  1 drivers
v0x55b1e297a550_0 .net "acc", 31 0, L_0x55b1e29e8340;  1 drivers
v0x55b1e2978600_0 .net/s "b", 31 0, L_0x55b1e29e7ce0;  1 drivers
v0x55b1e29766b0_0 .net/s "c", 31 0, L_0x55b1e29e8340;  alias, 1 drivers
v0x55b1e2974760_0 .net "inp", 7 0, L_0x55b1e29e8000;  1 drivers
v0x55b1e296e340_0 .net/s "mul", 31 0, L_0x55b1e29e7d80;  1 drivers
v0x55b1e296c3f0_0 .net "sum", 31 0, L_0x55b1e29e7ec0;  1 drivers
v0x55b1e296a4a0_0 .net "wgt", 7 0, L_0x55b1e29e8250;  1 drivers
L_0x55b1e29e7c40 .extend/s 32, L_0x55b1e29e8000;
L_0x55b1e29e7ce0 .extend/s 32, L_0x55b1e29e8250;
L_0x55b1e29e7d80 .arith/mult 32, L_0x55b1e29e7c40, L_0x55b1e29e7ce0;
L_0x55b1e29e7ec0 .arith/sum 32, L_0x55b1e29e7d80, L_0x55b1e29e8340;
S_0x55b1e2963510 .scope generate, "U_MAC[15]" "U_MAC[15]" 5 22, 5 22 0, S_0x55b1e267a260;
 .timescale 0 0;
P_0x55b1e296c4d0 .param/l "i" 0 5 22, +C4<01111>;
S_0x55b1e2965460 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e2963510;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2968550 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e2968590 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e29685d0 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2966600_0 .net/s "a", 31 0, L_0x55b1e29e8550;  1 drivers
v0x55b1e29646b0_0 .net "acc", 31 0, L_0x55b1e29e8c70;  1 drivers
v0x55b1e2962760_0 .net/s "b", 31 0, L_0x55b1e29e85f0;  1 drivers
v0x55b1e2960810_0 .net/s "c", 31 0, L_0x55b1e29e8c70;  alias, 1 drivers
v0x55b1e295e8c0_0 .net "inp", 7 0, L_0x55b1e29e8910;  1 drivers
v0x55b1e295c970_0 .net/s "mul", 31 0, L_0x55b1e29e8690;  1 drivers
v0x55b1e295aa20_0 .net "sum", 31 0, L_0x55b1e29e87d0;  1 drivers
v0x55b1e2958ad0_0 .net "wgt", 7 0, L_0x55b1e29e8a00;  1 drivers
L_0x55b1e29e8550 .extend/s 32, L_0x55b1e29e8910;
L_0x55b1e29e85f0 .extend/s 32, L_0x55b1e29e8a00;
L_0x55b1e29e8690 .arith/mult 32, L_0x55b1e29e8550, L_0x55b1e29e85f0;
L_0x55b1e29e87d0 .arith/sum 32, L_0x55b1e29e8690, L_0x55b1e29e8c70;
S_0x55b1e29673b0 .scope generate, "U_Systolic_Array[1]" "U_Systolic_Array[1]" 4 20, 4 20 0, S_0x55b1e2679db0;
 .timescale 0 0;
P_0x55b1e294c9a0 .param/l "i" 0 4 20, +C4<01>;
S_0x55b1e2959880 .scope generate, "ROW_LUT" "ROW_LUT" 4 21, 4 21 0, S_0x55b1e29673b0;
 .timescale 0 0;
S_0x55b1e2951950 .scope module, "LUT" "systolic_row_lut" 4 32, 5 1 0, S_0x55b1e2959880;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "i_row";
    .port_info 1 /INPUT 128 "w_row";
    .port_info 2 /INPUT 32 "a_ele";
    .port_info 3 /OUTPUT 32 "o_ele";
P_0x55b1e27d3060 .param/l "ACC_DEPTH" 0 5 7, +C4<00000000000000000000000000010000>;
P_0x55b1e27d30a0 .param/l "ACC_WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x55b1e27d30e0 .param/l "A_T_WIDTH" 0 5 10, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e27d3120 .param/l "INP_DEPTH" 0 5 5, +C4<00000000000000000000000000010000>;
P_0x55b1e27d3160 .param/l "INP_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
P_0x55b1e27d31a0 .param/l "I_T_WIDTH" 0 5 8, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e27d31e0 .param/l "WGT_DEPTH" 0 5 6, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e27d3220 .param/l "WGT_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27d3260 .param/l "W_T_WIDTH" 0 5 9, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e2801d80_0 .net "a_ele", 31 0, L_0x55b1e29f1710;  1 drivers
v0x55b1e27ffe30_0 .net "i_row", 127 0, v0x55b1e29df9d0_0;  alias, 1 drivers
v0x55b1e27fdee0_0 .net "o_ele", 31 0, L_0x55b1e29f15d0;  1 drivers
v0x55b1e27fbf90_0 .net "sum", 511 0, L_0x55b1e29f0d80;  1 drivers
v0x55b1e27fa040_0 .net "w_row", 127 0, L_0x55b1e29f1670;  1 drivers
L_0x55b1e29e9a60 .part v0x55b1e29df9d0_0, 0, 8;
L_0x55b1e29e9b50 .part L_0x55b1e29f1670, 0, 8;
L_0x55b1e29ea000 .part v0x55b1e29df9d0_0, 8, 8;
L_0x55b1e29ea0f0 .part L_0x55b1e29f1670, 8, 8;
L_0x55b1e29ea230 .part L_0x55b1e29f0d80, 0, 32;
L_0x55b1e29ea690 .part v0x55b1e29df9d0_0, 16, 8;
L_0x55b1e29ea7c0 .part L_0x55b1e29f1670, 16, 8;
L_0x55b1e29ea8b0 .part L_0x55b1e29f0d80, 32, 32;
L_0x55b1e29eadb0 .part v0x55b1e29df9d0_0, 24, 8;
L_0x55b1e29eaea0 .part L_0x55b1e29f1670, 24, 8;
L_0x55b1e29eaff0 .part L_0x55b1e29f0d80, 64, 32;
L_0x55b1e29eb3b0 .part v0x55b1e29df9d0_0, 32, 8;
L_0x55b1e29eb510 .part L_0x55b1e29f1670, 32, 8;
L_0x55b1e29eb600 .part L_0x55b1e29f0d80, 96, 32;
L_0x55b1e29ebb20 .part v0x55b1e29df9d0_0, 40, 8;
L_0x55b1e29ebc10 .part L_0x55b1e29f1670, 40, 8;
L_0x55b1e29ebd90 .part L_0x55b1e29f0d80, 128, 32;
L_0x55b1e29ec1f0 .part v0x55b1e29df9d0_0, 48, 8;
L_0x55b1e29ec380 .part L_0x55b1e29f1670, 48, 8;
L_0x55b1e29ec470 .part L_0x55b1e29f0d80, 160, 32;
L_0x55b1e29ec8e0 .part v0x55b1e29df9d0_0, 56, 8;
L_0x55b1e29ec9d0 .part L_0x55b1e29f1670, 56, 8;
L_0x55b1e29ecb80 .part L_0x55b1e29f0d80, 192, 32;
L_0x55b1e29ecfe0 .part v0x55b1e29df9d0_0, 64, 8;
L_0x55b1e29ed1a0 .part L_0x55b1e29f1670, 64, 8;
L_0x55b1e29ed290 .part L_0x55b1e29f0d80, 224, 32;
L_0x55b1e29ed7d0 .part v0x55b1e29df9d0_0, 72, 8;
L_0x55b1e29ed8c0 .part L_0x55b1e29f1670, 72, 8;
L_0x55b1e29edaa0 .part L_0x55b1e29f0d80, 256, 32;
L_0x55b1e29edf00 .part v0x55b1e29df9d0_0, 80, 8;
L_0x55b1e29ee0f0 .part L_0x55b1e29f1670, 80, 8;
L_0x55b1e29ee1e0 .part L_0x55b1e29f0d80, 288, 32;
L_0x55b1e29ee750 .part v0x55b1e29df9d0_0, 88, 8;
L_0x55b1e29ee840 .part L_0x55b1e29f1670, 88, 8;
L_0x55b1e29eea50 .part L_0x55b1e29f0d80, 320, 32;
L_0x55b1e29eeeb0 .part v0x55b1e29df9d0_0, 96, 8;
L_0x55b1e29ee930 .part L_0x55b1e29f1670, 96, 8;
L_0x55b1e29ef0d0 .part L_0x55b1e29f0d80, 352, 32;
L_0x55b1e29ef670 .part v0x55b1e29df9d0_0, 104, 8;
L_0x55b1e29ef760 .part L_0x55b1e29f1670, 104, 8;
L_0x55b1e29ef9a0 .part L_0x55b1e29f0d80, 384, 32;
L_0x55b1e29efe30 .part v0x55b1e29df9d0_0, 112, 8;
L_0x55b1e29f0080 .part L_0x55b1e29f1670, 112, 8;
L_0x55b1e29f0170 .part L_0x55b1e29f0d80, 416, 32;
L_0x55b1e29f0770 .part v0x55b1e29df9d0_0, 120, 8;
L_0x55b1e29f0860 .part L_0x55b1e29f1670, 120, 8;
L_0x55b1e29f0ce0 .part L_0x55b1e29f0d80, 448, 32;
LS_0x55b1e29f0d80_0_0 .concat8 [ 32 32 32 32], L_0x55b1e29e9970, L_0x55b1e29e9ec0, L_0x55b1e29ea550, L_0x55b1e29eac70;
LS_0x55b1e29f0d80_0_4 .concat8 [ 32 32 32 32], L_0x55b1e29eb270, L_0x55b1e29eb9e0, L_0x55b1e29ec0b0, L_0x55b1e29ec7a0;
LS_0x55b1e29f0d80_0_8 .concat8 [ 32 32 32 32], L_0x55b1e29ecea0, L_0x55b1e29ed690, L_0x55b1e29eddc0, L_0x55b1e29ee610;
LS_0x55b1e29f0d80_0_12 .concat8 [ 32 32 32 32], L_0x55b1e29eed70, L_0x55b1e29ef530, L_0x55b1e29efcc0, L_0x55b1e29f0600;
L_0x55b1e29f0d80 .concat8 [ 128 128 128 128], LS_0x55b1e29f0d80_0_0, LS_0x55b1e29f0d80_0_4, LS_0x55b1e29f0d80_0_8, LS_0x55b1e29f0d80_0_12;
L_0x55b1e29f15d0 .part L_0x55b1e29f0d80, 480, 32;
S_0x55b1e2952710 .scope generate, "U_MAC[0]" "U_MAC[0]" 5 22, 5 22 0, S_0x55b1e2951950;
 .timescale 0 0;
P_0x55b1e284c010 .param/l "i" 0 5 22, +C4<00>;
S_0x55b1e2952a20 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e2952710;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2948a20 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e2948a60 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e2948aa0 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2946ad0_0 .net/s "a", 31 0, L_0x55b1e29e9740;  1 drivers
v0x55b1e2944b80_0 .net "acc", 31 0, L_0x55b1e29f1710;  alias, 1 drivers
v0x55b1e2942c30_0 .net/s "b", 31 0, L_0x55b1e29e97e0;  1 drivers
v0x55b1e2940ce0_0 .net/s "c", 31 0, L_0x55b1e29f1710;  alias, 1 drivers
v0x55b1e293ed90_0 .net "inp", 7 0, L_0x55b1e29e9a60;  1 drivers
v0x55b1e293ce40_0 .net/s "mul", 31 0, L_0x55b1e29e9880;  1 drivers
v0x55b1e293aef0_0 .net "sum", 31 0, L_0x55b1e29e9970;  1 drivers
v0x55b1e2938fa0_0 .net "wgt", 7 0, L_0x55b1e29e9b50;  1 drivers
L_0x55b1e29e9740 .extend/s 32, L_0x55b1e29e9a60;
L_0x55b1e29e97e0 .extend/s 32, L_0x55b1e29e9b50;
L_0x55b1e29e9880 .arith/mult 32, L_0x55b1e29e9740, L_0x55b1e29e97e0;
L_0x55b1e29e9970 .arith/sum 32, L_0x55b1e29e9880, L_0x55b1e29f1710;
S_0x55b1e2953cd0 .scope generate, "U_MAC[1]" "U_MAC[1]" 5 22, 5 22 0, S_0x55b1e2951950;
 .timescale 0 0;
P_0x55b1e293afd0 .param/l "i" 0 5 22, +C4<01>;
S_0x55b1e2954000 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e2953cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2937050 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e2937090 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e29370d0 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2935100_0 .net/s "a", 31 0, L_0x55b1e29e9c40;  1 drivers
v0x55b1e292ece0_0 .net "acc", 31 0, L_0x55b1e29ea230;  1 drivers
v0x55b1e292cd90_0 .net/s "b", 31 0, L_0x55b1e29e9ce0;  1 drivers
v0x55b1e292ae40_0 .net/s "c", 31 0, L_0x55b1e29ea230;  alias, 1 drivers
v0x55b1e2928ef0_0 .net "inp", 7 0, L_0x55b1e29ea000;  1 drivers
v0x55b1e2926fa0_0 .net/s "mul", 31 0, L_0x55b1e29e9d80;  1 drivers
v0x55b1e2925050_0 .net "sum", 31 0, L_0x55b1e29e9ec0;  1 drivers
v0x55b1e2923100_0 .net "wgt", 7 0, L_0x55b1e29ea0f0;  1 drivers
L_0x55b1e29e9c40 .extend/s 32, L_0x55b1e29ea000;
L_0x55b1e29e9ce0 .extend/s 32, L_0x55b1e29ea0f0;
L_0x55b1e29e9d80 .arith/mult 32, L_0x55b1e29e9c40, L_0x55b1e29e9ce0;
L_0x55b1e29e9ec0 .arith/sum 32, L_0x55b1e29e9d80, L_0x55b1e29ea230;
S_0x55b1e29559e0 .scope generate, "U_MAC[2]" "U_MAC[2]" 5 22, 5 22 0, S_0x55b1e2951950;
 .timescale 0 0;
P_0x55b1e2925130 .param/l "i" 0 5 22, +C4<010>;
S_0x55b1e2957930 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e29559e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29211b0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e29211f0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e2921230 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e291f260_0 .net/s "a", 31 0, L_0x55b1e29ea2d0;  1 drivers
v0x55b1e291d310_0 .net "acc", 31 0, L_0x55b1e29ea8b0;  1 drivers
v0x55b1e291b3c0_0 .net/s "b", 31 0, L_0x55b1e29ea370;  1 drivers
v0x55b1e2919470_0 .net/s "c", 31 0, L_0x55b1e29ea8b0;  alias, 1 drivers
v0x55b1e2917520_0 .net "inp", 7 0, L_0x55b1e29ea690;  1 drivers
v0x55b1e29155d0_0 .net/s "mul", 31 0, L_0x55b1e29ea410;  1 drivers
v0x55b1e290f1b0_0 .net "sum", 31 0, L_0x55b1e29ea550;  1 drivers
v0x55b1e290d260_0 .net "wgt", 7 0, L_0x55b1e29ea7c0;  1 drivers
L_0x55b1e29ea2d0 .extend/s 32, L_0x55b1e29ea690;
L_0x55b1e29ea370 .extend/s 32, L_0x55b1e29ea7c0;
L_0x55b1e29ea410 .arith/mult 32, L_0x55b1e29ea2d0, L_0x55b1e29ea370;
L_0x55b1e29ea550 .arith/sum 32, L_0x55b1e29ea410, L_0x55b1e29ea8b0;
S_0x55b1e294f8e0 .scope generate, "U_MAC[3]" "U_MAC[3]" 5 22, 5 22 0, S_0x55b1e2951950;
 .timescale 0 0;
P_0x55b1e290f290 .param/l "i" 0 5 22, +C4<011>;
S_0x55b1e2941a90 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e294f8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e290b310 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e290b350 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e290b390 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e29093c0_0 .net/s "a", 31 0, L_0x55b1e29ea9f0;  1 drivers
v0x55b1e2907470_0 .net "acc", 31 0, L_0x55b1e29eaff0;  1 drivers
v0x55b1e2905520_0 .net/s "b", 31 0, L_0x55b1e29eaa90;  1 drivers
v0x55b1e29035d0_0 .net/s "c", 31 0, L_0x55b1e29eaff0;  alias, 1 drivers
v0x55b1e2901680_0 .net "inp", 7 0, L_0x55b1e29eadb0;  1 drivers
v0x55b1e28ff730_0 .net/s "mul", 31 0, L_0x55b1e29eab30;  1 drivers
v0x55b1e28fd7e0_0 .net "sum", 31 0, L_0x55b1e29eac70;  1 drivers
v0x55b1e28fb890_0 .net "wgt", 7 0, L_0x55b1e29eaea0;  1 drivers
L_0x55b1e29ea9f0 .extend/s 32, L_0x55b1e29eadb0;
L_0x55b1e29eaa90 .extend/s 32, L_0x55b1e29eaea0;
L_0x55b1e29eab30 .arith/mult 32, L_0x55b1e29ea9f0, L_0x55b1e29eaa90;
L_0x55b1e29eac70 .arith/sum 32, L_0x55b1e29eab30, L_0x55b1e29eaff0;
S_0x55b1e29439e0 .scope generate, "U_MAC[4]" "U_MAC[4]" 5 22, 5 22 0, S_0x55b1e2951950;
 .timescale 0 0;
P_0x55b1e2905600 .param/l "i" 0 5 22, +C4<0100>;
S_0x55b1e2945930 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e29439e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28f9940 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e28f9980 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e28f99c0 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e28f79f0_0 .net/s "a", 31 0, L_0x55b1e29eb090;  1 drivers
v0x55b1e28f5aa0_0 .net "acc", 31 0, L_0x55b1e29eb600;  1 drivers
v0x55b1e28ef680_0 .net/s "b", 31 0, L_0x55b1e29eb130;  1 drivers
v0x55b1e28ed730_0 .net/s "c", 31 0, L_0x55b1e29eb600;  alias, 1 drivers
v0x55b1e28eb7e0_0 .net "inp", 7 0, L_0x55b1e29eb3b0;  1 drivers
v0x55b1e28e9890_0 .net/s "mul", 31 0, L_0x55b1e29eb1d0;  1 drivers
v0x55b1e28e7940_0 .net "sum", 31 0, L_0x55b1e29eb270;  1 drivers
v0x55b1e28e59f0_0 .net "wgt", 7 0, L_0x55b1e29eb510;  1 drivers
L_0x55b1e29eb090 .extend/s 32, L_0x55b1e29eb3b0;
L_0x55b1e29eb130 .extend/s 32, L_0x55b1e29eb510;
L_0x55b1e29eb1d0 .arith/mult 32, L_0x55b1e29eb090, L_0x55b1e29eb130;
L_0x55b1e29eb270 .arith/sum 32, L_0x55b1e29eb1d0, L_0x55b1e29eb600;
S_0x55b1e2947880 .scope generate, "U_MAC[5]" "U_MAC[5]" 5 22, 5 22 0, S_0x55b1e2951950;
 .timescale 0 0;
P_0x55b1e28e7a20 .param/l "i" 0 5 22, +C4<0101>;
S_0x55b1e29497d0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e2947880;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28e3aa0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e28e3ae0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e28e3b20 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e28e1b50_0 .net/s "a", 31 0, L_0x55b1e29eb7b0;  1 drivers
v0x55b1e28dfc00_0 .net "acc", 31 0, L_0x55b1e29ebd90;  1 drivers
v0x55b1e28ddcb0_0 .net/s "b", 31 0, L_0x55b1e29eb850;  1 drivers
v0x55b1e28dbd60_0 .net/s "c", 31 0, L_0x55b1e29ebd90;  alias, 1 drivers
v0x55b1e28d9e10_0 .net "inp", 7 0, L_0x55b1e29ebb20;  1 drivers
v0x55b1e28d7ec0_0 .net/s "mul", 31 0, L_0x55b1e29eb8f0;  1 drivers
v0x55b1e28d5f70_0 .net "sum", 31 0, L_0x55b1e29eb9e0;  1 drivers
v0x55b1e28cfb50_0 .net "wgt", 7 0, L_0x55b1e29ebc10;  1 drivers
L_0x55b1e29eb7b0 .extend/s 32, L_0x55b1e29ebb20;
L_0x55b1e29eb850 .extend/s 32, L_0x55b1e29ebc10;
L_0x55b1e29eb8f0 .arith/mult 32, L_0x55b1e29eb7b0, L_0x55b1e29eb850;
L_0x55b1e29eb9e0 .arith/sum 32, L_0x55b1e29eb8f0, L_0x55b1e29ebd90;
S_0x55b1e294b720 .scope generate, "U_MAC[6]" "U_MAC[6]" 5 22, 5 22 0, S_0x55b1e2951950;
 .timescale 0 0;
P_0x55b1e28d6050 .param/l "i" 0 5 22, +C4<0110>;
S_0x55b1e294d670 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e294b720;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28cdc00 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e28cdc40 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e28cdc80 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e28cbcb0_0 .net/s "a", 31 0, L_0x55b1e29ebe30;  1 drivers
v0x55b1e28c9d60_0 .net "acc", 31 0, L_0x55b1e29ec470;  1 drivers
v0x55b1e28c7e10_0 .net/s "b", 31 0, L_0x55b1e29ebed0;  1 drivers
v0x55b1e28c5ec0_0 .net/s "c", 31 0, L_0x55b1e29ec470;  alias, 1 drivers
v0x55b1e28c3f70_0 .net "inp", 7 0, L_0x55b1e29ec1f0;  1 drivers
v0x55b1e28c2020_0 .net/s "mul", 31 0, L_0x55b1e29ebf70;  1 drivers
v0x55b1e28c00d0_0 .net "sum", 31 0, L_0x55b1e29ec0b0;  1 drivers
v0x55b1e28be180_0 .net "wgt", 7 0, L_0x55b1e29ec380;  1 drivers
L_0x55b1e29ebe30 .extend/s 32, L_0x55b1e29ec1f0;
L_0x55b1e29ebed0 .extend/s 32, L_0x55b1e29ec380;
L_0x55b1e29ebf70 .arith/mult 32, L_0x55b1e29ebe30, L_0x55b1e29ebed0;
L_0x55b1e29ec0b0 .arith/sum 32, L_0x55b1e29ebf70, L_0x55b1e29ec470;
S_0x55b1e293fb40 .scope generate, "U_MAC[7]" "U_MAC[7]" 5 22, 5 22 0, S_0x55b1e2951950;
 .timescale 0 0;
P_0x55b1e28c01b0 .param/l "i" 0 5 22, +C4<0111>;
S_0x55b1e29341a0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e293fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28bc230 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e28bc270 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e28bc2b0 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e28ba2e0_0 .net/s "a", 31 0, L_0x55b1e29ec2e0;  1 drivers
v0x55b1e28b8390_0 .net "acc", 31 0, L_0x55b1e29ecb80;  1 drivers
v0x55b1e28b6440_0 .net/s "b", 31 0, L_0x55b1e29ec5c0;  1 drivers
v0x55b1e28b0020_0 .net/s "c", 31 0, L_0x55b1e29ecb80;  alias, 1 drivers
v0x55b1e28ae0d0_0 .net "inp", 7 0, L_0x55b1e29ec8e0;  1 drivers
v0x55b1e28ac180_0 .net/s "mul", 31 0, L_0x55b1e29ec660;  1 drivers
v0x55b1e28aa230_0 .net "sum", 31 0, L_0x55b1e29ec7a0;  1 drivers
v0x55b1e28a82e0_0 .net "wgt", 7 0, L_0x55b1e29ec9d0;  1 drivers
L_0x55b1e29ec2e0 .extend/s 32, L_0x55b1e29ec8e0;
L_0x55b1e29ec5c0 .extend/s 32, L_0x55b1e29ec9d0;
L_0x55b1e29ec660 .arith/mult 32, L_0x55b1e29ec2e0, L_0x55b1e29ec5c0;
L_0x55b1e29ec7a0 .arith/sum 32, L_0x55b1e29ec660, L_0x55b1e29ecb80;
S_0x55b1e29344d0 .scope generate, "U_MAC[8]" "U_MAC[8]" 5 22, 5 22 0, S_0x55b1e2951950;
 .timescale 0 0;
P_0x55b1e28fd8c0 .param/l "i" 0 5 22, +C4<01000>;
S_0x55b1e2935eb0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e29344d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28a6390 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e28a63d0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e28a6410 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e28a4440_0 .net/s "a", 31 0, L_0x55b1e29ecc20;  1 drivers
v0x55b1e28a24f0_0 .net "acc", 31 0, L_0x55b1e29ed290;  1 drivers
v0x55b1e28a05a0_0 .net/s "b", 31 0, L_0x55b1e29eccc0;  1 drivers
v0x55b1e289e650_0 .net/s "c", 31 0, L_0x55b1e29ed290;  alias, 1 drivers
v0x55b1e289c700_0 .net "inp", 7 0, L_0x55b1e29ecfe0;  1 drivers
v0x55b1e289a7b0_0 .net/s "mul", 31 0, L_0x55b1e29ecd60;  1 drivers
v0x55b1e2898860_0 .net "sum", 31 0, L_0x55b1e29ecea0;  1 drivers
v0x55b1e2896910_0 .net "wgt", 7 0, L_0x55b1e29ed1a0;  1 drivers
L_0x55b1e29ecc20 .extend/s 32, L_0x55b1e29ecfe0;
L_0x55b1e29eccc0 .extend/s 32, L_0x55b1e29ed1a0;
L_0x55b1e29ecd60 .arith/mult 32, L_0x55b1e29ecc20, L_0x55b1e29eccc0;
L_0x55b1e29ecea0 .arith/sum 32, L_0x55b1e29ecd60, L_0x55b1e29ed290;
S_0x55b1e2937e00 .scope generate, "U_MAC[9]" "U_MAC[9]" 5 22, 5 22 0, S_0x55b1e2951950;
 .timescale 0 0;
P_0x55b1e2898940 .param/l "i" 0 5 22, +C4<01001>;
S_0x55b1e2939d50 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e2937e00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28904f0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e2890530 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e2890570 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e288e5a0_0 .net/s "a", 31 0, L_0x55b1e29ed410;  1 drivers
v0x55b1e288c650_0 .net "acc", 31 0, L_0x55b1e29edaa0;  1 drivers
v0x55b1e288a700_0 .net/s "b", 31 0, L_0x55b1e29ed4b0;  1 drivers
v0x55b1e28887b0_0 .net/s "c", 31 0, L_0x55b1e29edaa0;  alias, 1 drivers
v0x55b1e2886860_0 .net "inp", 7 0, L_0x55b1e29ed7d0;  1 drivers
v0x55b1e2884910_0 .net/s "mul", 31 0, L_0x55b1e29ed550;  1 drivers
v0x55b1e28829c0_0 .net "sum", 31 0, L_0x55b1e29ed690;  1 drivers
v0x55b1e2880a70_0 .net "wgt", 7 0, L_0x55b1e29ed8c0;  1 drivers
L_0x55b1e29ed410 .extend/s 32, L_0x55b1e29ed7d0;
L_0x55b1e29ed4b0 .extend/s 32, L_0x55b1e29ed8c0;
L_0x55b1e29ed550 .arith/mult 32, L_0x55b1e29ed410, L_0x55b1e29ed4b0;
L_0x55b1e29ed690 .arith/sum 32, L_0x55b1e29ed550, L_0x55b1e29edaa0;
S_0x55b1e293bca0 .scope generate, "U_MAC[10]" "U_MAC[10]" 5 22, 5 22 0, S_0x55b1e2951950;
 .timescale 0 0;
P_0x55b1e2882aa0 .param/l "i" 0 5 22, +C4<01010>;
S_0x55b1e293dbf0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e293bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e287eb20 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e287eb60 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e287eba0 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e287cbd0_0 .net/s "a", 31 0, L_0x55b1e29edb40;  1 drivers
v0x55b1e287ac80_0 .net "acc", 31 0, L_0x55b1e29ee1e0;  1 drivers
v0x55b1e2878d30_0 .net/s "b", 31 0, L_0x55b1e29edbe0;  1 drivers
v0x55b1e2876de0_0 .net/s "c", 31 0, L_0x55b1e29ee1e0;  alias, 1 drivers
v0x55b1e28709c0_0 .net "inp", 7 0, L_0x55b1e29edf00;  1 drivers
v0x55b1e286ea70_0 .net/s "mul", 31 0, L_0x55b1e29edc80;  1 drivers
v0x55b1e286cb20_0 .net "sum", 31 0, L_0x55b1e29eddc0;  1 drivers
v0x55b1e286abd0_0 .net "wgt", 7 0, L_0x55b1e29ee0f0;  1 drivers
L_0x55b1e29edb40 .extend/s 32, L_0x55b1e29edf00;
L_0x55b1e29edbe0 .extend/s 32, L_0x55b1e29ee0f0;
L_0x55b1e29edc80 .arith/mult 32, L_0x55b1e29edb40, L_0x55b1e29edbe0;
L_0x55b1e29eddc0 .arith/sum 32, L_0x55b1e29edc80, L_0x55b1e29ee1e0;
S_0x55b1e2932ef0 .scope generate, "U_MAC[11]" "U_MAC[11]" 5 22, 5 22 0, S_0x55b1e2951950;
 .timescale 0 0;
P_0x55b1e286cc00 .param/l "i" 0 5 22, +C4<01011>;
S_0x55b1e2927d50 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e2932ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2868c80 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e2868cc0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e2868d00 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2866d30_0 .net/s "a", 31 0, L_0x55b1e29ee390;  1 drivers
v0x55b1e2864de0_0 .net "acc", 31 0, L_0x55b1e29eea50;  1 drivers
v0x55b1e2862e90_0 .net/s "b", 31 0, L_0x55b1e29ee430;  1 drivers
v0x55b1e2860f40_0 .net/s "c", 31 0, L_0x55b1e29eea50;  alias, 1 drivers
v0x55b1e285eff0_0 .net "inp", 7 0, L_0x55b1e29ee750;  1 drivers
v0x55b1e285d0a0_0 .net/s "mul", 31 0, L_0x55b1e29ee4d0;  1 drivers
v0x55b1e285b150_0 .net "sum", 31 0, L_0x55b1e29ee610;  1 drivers
v0x55b1e2859200_0 .net "wgt", 7 0, L_0x55b1e29ee840;  1 drivers
L_0x55b1e29ee390 .extend/s 32, L_0x55b1e29ee750;
L_0x55b1e29ee430 .extend/s 32, L_0x55b1e29ee840;
L_0x55b1e29ee4d0 .arith/mult 32, L_0x55b1e29ee390, L_0x55b1e29ee430;
L_0x55b1e29ee610 .arith/sum 32, L_0x55b1e29ee4d0, L_0x55b1e29eea50;
S_0x55b1e2929ca0 .scope generate, "U_MAC[12]" "U_MAC[12]" 5 22, 5 22 0, S_0x55b1e2951950;
 .timescale 0 0;
P_0x55b1e285b230 .param/l "i" 0 5 22, +C4<01100>;
S_0x55b1e292bbf0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e2929ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28572b0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e28572f0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e2857330 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2850e90_0 .net/s "a", 31 0, L_0x55b1e29eeaf0;  1 drivers
v0x55b1e284ef40_0 .net "acc", 31 0, L_0x55b1e29ef0d0;  1 drivers
v0x55b1e284cff0_0 .net/s "b", 31 0, L_0x55b1e29eeb90;  1 drivers
v0x55b1e284b0a0_0 .net/s "c", 31 0, L_0x55b1e29ef0d0;  alias, 1 drivers
v0x55b1e2849150_0 .net "inp", 7 0, L_0x55b1e29eeeb0;  1 drivers
v0x55b1e2847200_0 .net/s "mul", 31 0, L_0x55b1e29eec30;  1 drivers
v0x55b1e28452b0_0 .net "sum", 31 0, L_0x55b1e29eed70;  1 drivers
v0x55b1e2843360_0 .net "wgt", 7 0, L_0x55b1e29ee930;  1 drivers
L_0x55b1e29eeaf0 .extend/s 32, L_0x55b1e29eeeb0;
L_0x55b1e29eeb90 .extend/s 32, L_0x55b1e29ee930;
L_0x55b1e29eec30 .arith/mult 32, L_0x55b1e29eeaf0, L_0x55b1e29eeb90;
L_0x55b1e29eed70 .arith/sum 32, L_0x55b1e29eec30, L_0x55b1e29ef0d0;
S_0x55b1e292db40 .scope generate, "U_MAC[13]" "U_MAC[13]" 5 22, 5 22 0, S_0x55b1e2951950;
 .timescale 0 0;
P_0x55b1e2845390 .param/l "i" 0 5 22, +C4<01101>;
S_0x55b1e292fdb0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e292db40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2841410 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e2841450 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e2841490 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e283f4c0_0 .net/s "a", 31 0, L_0x55b1e29ef2b0;  1 drivers
v0x55b1e283d570_0 .net "acc", 31 0, L_0x55b1e29ef9a0;  1 drivers
v0x55b1e283b620_0 .net/s "b", 31 0, L_0x55b1e29ef350;  1 drivers
v0x55b1e28396d0_0 .net/s "c", 31 0, L_0x55b1e29ef9a0;  alias, 1 drivers
v0x55b1e2837780_0 .net "inp", 7 0, L_0x55b1e29ef670;  1 drivers
v0x55b1e2831360_0 .net/s "mul", 31 0, L_0x55b1e29ef3f0;  1 drivers
v0x55b1e282f410_0 .net "sum", 31 0, L_0x55b1e29ef530;  1 drivers
v0x55b1e282d4c0_0 .net "wgt", 7 0, L_0x55b1e29ef760;  1 drivers
L_0x55b1e29ef2b0 .extend/s 32, L_0x55b1e29ef670;
L_0x55b1e29ef350 .extend/s 32, L_0x55b1e29ef760;
L_0x55b1e29ef3f0 .arith/mult 32, L_0x55b1e29ef2b0, L_0x55b1e29ef350;
L_0x55b1e29ef530 .arith/sum 32, L_0x55b1e29ef3f0, L_0x55b1e29ef9a0;
S_0x55b1e2931e20 .scope generate, "U_MAC[14]" "U_MAC[14]" 5 22, 5 22 0, S_0x55b1e2951950;
 .timescale 0 0;
P_0x55b1e282f4f0 .param/l "i" 0 5 22, +C4<01110>;
S_0x55b1e2932be0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e2931e20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e282b570 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e282b5b0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e282b5f0 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2829620_0 .net/s "a", 31 0, L_0x55b1e29efa40;  1 drivers
v0x55b1e28276d0_0 .net "acc", 31 0, L_0x55b1e29f0170;  1 drivers
v0x55b1e2825780_0 .net/s "b", 31 0, L_0x55b1e29efae0;  1 drivers
v0x55b1e2823830_0 .net/s "c", 31 0, L_0x55b1e29f0170;  alias, 1 drivers
v0x55b1e28218e0_0 .net "inp", 7 0, L_0x55b1e29efe30;  1 drivers
v0x55b1e281f990_0 .net/s "mul", 31 0, L_0x55b1e29efb80;  1 drivers
v0x55b1e281da40_0 .net "sum", 31 0, L_0x55b1e29efcc0;  1 drivers
v0x55b1e281baf0_0 .net "wgt", 7 0, L_0x55b1e29f0080;  1 drivers
L_0x55b1e29efa40 .extend/s 32, L_0x55b1e29efe30;
L_0x55b1e29efae0 .extend/s 32, L_0x55b1e29f0080;
L_0x55b1e29efb80 .arith/mult 32, L_0x55b1e29efa40, L_0x55b1e29efae0;
L_0x55b1e29efcc0 .arith/sum 32, L_0x55b1e29efb80, L_0x55b1e29f0170;
S_0x55b1e2925e00 .scope generate, "U_MAC[15]" "U_MAC[15]" 5 22, 5 22 0, S_0x55b1e2951950;
 .timescale 0 0;
P_0x55b1e281db20 .param/l "i" 0 5 22, +C4<01111>;
S_0x55b1e29182d0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e2925e00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2819ba0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e2819be0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e2819c20 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2817c50_0 .net/s "a", 31 0, L_0x55b1e29f0380;  1 drivers
v0x55b1e280f8b0_0 .net "acc", 31 0, L_0x55b1e29f0ce0;  1 drivers
v0x55b1e280d960_0 .net/s "b", 31 0, L_0x55b1e29f0420;  1 drivers
v0x55b1e280ba10_0 .net/s "c", 31 0, L_0x55b1e29f0ce0;  alias, 1 drivers
v0x55b1e2809ac0_0 .net "inp", 7 0, L_0x55b1e29f0770;  1 drivers
v0x55b1e2807b70_0 .net/s "mul", 31 0, L_0x55b1e29f04c0;  1 drivers
v0x55b1e2805c20_0 .net "sum", 31 0, L_0x55b1e29f0600;  1 drivers
v0x55b1e2803cd0_0 .net "wgt", 7 0, L_0x55b1e29f0860;  1 drivers
L_0x55b1e29f0380 .extend/s 32, L_0x55b1e29f0770;
L_0x55b1e29f0420 .extend/s 32, L_0x55b1e29f0860;
L_0x55b1e29f04c0 .arith/mult 32, L_0x55b1e29f0380, L_0x55b1e29f0420;
L_0x55b1e29f0600 .arith/sum 32, L_0x55b1e29f04c0, L_0x55b1e29f0ce0;
S_0x55b1e291a220 .scope generate, "U_Systolic_Array[2]" "U_Systolic_Array[2]" 4 20, 4 20 0, S_0x55b1e2679db0;
 .timescale 0 0;
P_0x55b1e280f990 .param/l "i" 0 4 20, +C4<010>;
S_0x55b1e291c170 .scope generate, "ROW_LUT" "ROW_LUT" 4 21, 4 21 0, S_0x55b1e291a220;
 .timescale 0 0;
S_0x55b1e291e0c0 .scope module, "LUT" "systolic_row_lut" 4 32, 5 1 0, S_0x55b1e291c170;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "i_row";
    .port_info 1 /INPUT 128 "w_row";
    .port_info 2 /INPUT 32 "a_ele";
    .port_info 3 /OUTPUT 32 "o_ele";
P_0x55b1e298bf20 .param/l "ACC_DEPTH" 0 5 7, +C4<00000000000000000000000000010000>;
P_0x55b1e298bf60 .param/l "ACC_WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x55b1e298bfa0 .param/l "A_T_WIDTH" 0 5 10, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e298bfe0 .param/l "INP_DEPTH" 0 5 5, +C4<00000000000000000000000000010000>;
P_0x55b1e298c020 .param/l "INP_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
P_0x55b1e298c060 .param/l "I_T_WIDTH" 0 5 8, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e298c0a0 .param/l "WGT_DEPTH" 0 5 6, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e298c0e0 .param/l "WGT_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x55b1e298c120 .param/l "W_T_WIDTH" 0 5 9, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e28b2960_0 .net "a_ele", 31 0, L_0x55b1e29f9df0;  1 drivers
v0x55b1e28ae6c0_0 .net "i_row", 127 0, v0x55b1e29df9d0_0;  alias, 1 drivers
v0x55b1e28ac770_0 .net "o_ele", 31 0, L_0x55b1e29f9cb0;  1 drivers
v0x55b1e28aa820_0 .net "sum", 511 0, L_0x55b1e29f9460;  1 drivers
v0x55b1e28a88d0_0 .net "w_row", 127 0, L_0x55b1e29f9d50;  1 drivers
L_0x55b1e29f1ad0 .part v0x55b1e29df9d0_0, 0, 8;
L_0x55b1e29f1bc0 .part L_0x55b1e29f9d50, 0, 8;
L_0x55b1e29f2070 .part v0x55b1e29df9d0_0, 8, 8;
L_0x55b1e29f2160 .part L_0x55b1e29f9d50, 8, 8;
L_0x55b1e29f22a0 .part L_0x55b1e29f9460, 0, 32;
L_0x55b1e29f2700 .part v0x55b1e29df9d0_0, 16, 8;
L_0x55b1e29f2830 .part L_0x55b1e29f9d50, 16, 8;
L_0x55b1e29f2920 .part L_0x55b1e29f9460, 32, 32;
L_0x55b1e29f2e20 .part v0x55b1e29df9d0_0, 24, 8;
L_0x55b1e29f2f10 .part L_0x55b1e29f9d50, 24, 8;
L_0x55b1e29f3090 .part L_0x55b1e29f9460, 64, 32;
L_0x55b1e29f3450 .part v0x55b1e29df9d0_0, 32, 8;
L_0x55b1e29f35b0 .part L_0x55b1e29f9d50, 32, 8;
L_0x55b1e29f36a0 .part L_0x55b1e29f9460, 96, 32;
L_0x55b1e29f3b40 .part v0x55b1e29df9d0_0, 40, 8;
L_0x55b1e29f3c30 .part L_0x55b1e29f9d50, 40, 8;
L_0x55b1e29f3db0 .part L_0x55b1e29f9460, 128, 32;
L_0x55b1e29f4210 .part v0x55b1e29df9d0_0, 48, 8;
L_0x55b1e29f43a0 .part L_0x55b1e29f9d50, 48, 8;
L_0x55b1e29f4490 .part L_0x55b1e29f9460, 160, 32;
L_0x55b1e29f4900 .part v0x55b1e29df9d0_0, 56, 8;
L_0x55b1e29f49f0 .part L_0x55b1e29f9d50, 56, 8;
L_0x55b1e29f4ba0 .part L_0x55b1e29f9460, 192, 32;
L_0x55b1e29f5000 .part v0x55b1e29df9d0_0, 64, 8;
L_0x55b1e29f51c0 .part L_0x55b1e29f9d50, 64, 8;
L_0x55b1e29f52b0 .part L_0x55b1e29f9460, 224, 32;
L_0x55b1e29f57f0 .part v0x55b1e29df9d0_0, 72, 8;
L_0x55b1e29f58e0 .part L_0x55b1e29f9d50, 72, 8;
L_0x55b1e29f5ac0 .part L_0x55b1e29f9460, 256, 32;
L_0x55b1e29f5f20 .part v0x55b1e29df9d0_0, 80, 8;
L_0x55b1e29f60c0 .part L_0x55b1e29f9d50, 80, 8;
L_0x55b1e29f6160 .part L_0x55b1e29f9460, 288, 32;
L_0x55b1e29f6680 .part v0x55b1e29df9d0_0, 88, 8;
L_0x55b1e29f6770 .part L_0x55b1e29f9d50, 88, 8;
L_0x55b1e29f6980 .part L_0x55b1e29f9460, 320, 32;
L_0x55b1e29f6de0 .part v0x55b1e29df9d0_0, 96, 8;
L_0x55b1e29f6860 .part L_0x55b1e29f9d50, 96, 8;
L_0x55b1e29f7000 .part L_0x55b1e29f9460, 352, 32;
L_0x55b1e29f75a0 .part v0x55b1e29df9d0_0, 104, 8;
L_0x55b1e29f7ea0 .part L_0x55b1e29f9d50, 104, 8;
L_0x55b1e29f80e0 .part L_0x55b1e29f9460, 384, 32;
L_0x55b1e29f8540 .part v0x55b1e29df9d0_0, 112, 8;
L_0x55b1e29f8790 .part L_0x55b1e29f9d50, 112, 8;
L_0x55b1e29f8880 .part L_0x55b1e29f9460, 416, 32;
L_0x55b1e29f8e50 .part v0x55b1e29df9d0_0, 120, 8;
L_0x55b1e29f8f40 .part L_0x55b1e29f9d50, 120, 8;
L_0x55b1e29f93c0 .part L_0x55b1e29f9460, 448, 32;
LS_0x55b1e29f9460_0_0 .concat8 [ 32 32 32 32], L_0x55b1e29f19e0, L_0x55b1e29f1f30, L_0x55b1e29f25c0, L_0x55b1e29f2ce0;
LS_0x55b1e29f9460_0_4 .concat8 [ 32 32 32 32], L_0x55b1e29f3310, L_0x55b1e29f3a00, L_0x55b1e29f40d0, L_0x55b1e29f47c0;
LS_0x55b1e29f9460_0_8 .concat8 [ 32 32 32 32], L_0x55b1e29f4ec0, L_0x55b1e29f56b0, L_0x55b1e29f5de0, L_0x55b1e29f6540;
LS_0x55b1e29f9460_0_12 .concat8 [ 32 32 32 32], L_0x55b1e29f6ca0, L_0x55b1e29f7460, L_0x55b1e29f8400, L_0x55b1e29f8d10;
L_0x55b1e29f9460 .concat8 [ 128 128 128 128], LS_0x55b1e29f9460_0_0, LS_0x55b1e29f9460_0_4, LS_0x55b1e29f9460_0_8, LS_0x55b1e29f9460_0_12;
L_0x55b1e29f9cb0 .part L_0x55b1e29f9460, 480, 32;
S_0x55b1e2920010 .scope generate, "U_MAC[0]" "U_MAC[0]" 5 22, 5 22 0, S_0x55b1e291e0c0;
 .timescale 0 0;
P_0x55b1e27b9750 .param/l "i" 0 5 22, +C4<00>;
S_0x55b1e2921f60 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e2920010;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27f80f0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e27f8130 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e27f8170 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e27efd50_0 .net/s "a", 31 0, L_0x55b1e29f17b0;  1 drivers
v0x55b1e27ede00_0 .net "acc", 31 0, L_0x55b1e29f9df0;  alias, 1 drivers
v0x55b1e27ebeb0_0 .net/s "b", 31 0, L_0x55b1e29f1850;  1 drivers
v0x55b1e27e9f60_0 .net/s "c", 31 0, L_0x55b1e29f9df0;  alias, 1 drivers
v0x55b1e27e8010_0 .net "inp", 7 0, L_0x55b1e29f1ad0;  1 drivers
v0x55b1e27e60c0_0 .net/s "mul", 31 0, L_0x55b1e29f18f0;  1 drivers
v0x55b1e27e4170_0 .net "sum", 31 0, L_0x55b1e29f19e0;  1 drivers
v0x55b1e27e2220_0 .net "wgt", 7 0, L_0x55b1e29f1bc0;  1 drivers
L_0x55b1e29f17b0 .extend/s 32, L_0x55b1e29f1ad0;
L_0x55b1e29f1850 .extend/s 32, L_0x55b1e29f1bc0;
L_0x55b1e29f18f0 .arith/mult 32, L_0x55b1e29f17b0, L_0x55b1e29f1850;
L_0x55b1e29f19e0 .arith/sum 32, L_0x55b1e29f18f0, L_0x55b1e29f9df0;
S_0x55b1e2923eb0 .scope generate, "U_MAC[1]" "U_MAC[1]" 5 22, 5 22 0, S_0x55b1e291e0c0;
 .timescale 0 0;
P_0x55b1e27e4250 .param/l "i" 0 5 22, +C4<01>;
S_0x55b1e2916380 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e2923eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27e02d0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e27e0310 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e27e0350 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e27de380_0 .net/s "a", 31 0, L_0x55b1e29f1cb0;  1 drivers
v0x55b1e27dc430_0 .net "acc", 31 0, L_0x55b1e29f22a0;  1 drivers
v0x55b1e27da4e0_0 .net/s "b", 31 0, L_0x55b1e29f1d50;  1 drivers
v0x55b1e27d8590_0 .net/s "c", 31 0, L_0x55b1e29f22a0;  alias, 1 drivers
v0x55b1e27d1ef0_0 .net "inp", 7 0, L_0x55b1e29f2070;  1 drivers
v0x55b1e27cffa0_0 .net/s "mul", 31 0, L_0x55b1e29f1df0;  1 drivers
v0x55b1e27ce050_0 .net "sum", 31 0, L_0x55b1e29f1f30;  1 drivers
v0x55b1e27cc100_0 .net "wgt", 7 0, L_0x55b1e29f2160;  1 drivers
L_0x55b1e29f1cb0 .extend/s 32, L_0x55b1e29f2070;
L_0x55b1e29f1d50 .extend/s 32, L_0x55b1e29f2160;
L_0x55b1e29f1df0 .arith/mult 32, L_0x55b1e29f1cb0, L_0x55b1e29f1d50;
L_0x55b1e29f1f30 .arith/sum 32, L_0x55b1e29f1df0, L_0x55b1e29f22a0;
S_0x55b1e290e010 .scope generate, "U_MAC[2]" "U_MAC[2]" 5 22, 5 22 0, S_0x55b1e291e0c0;
 .timescale 0 0;
P_0x55b1e27ce130 .param/l "i" 0 5 22, +C4<010>;
S_0x55b1e2910280 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e290e010;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27c8260 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e27c82a0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e27c82e0 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e27c6310_0 .net/s "a", 31 0, L_0x55b1e29f2340;  1 drivers
v0x55b1e27c2470_0 .net "acc", 31 0, L_0x55b1e29f2920;  1 drivers
v0x55b1e27c0520_0 .net/s "b", 31 0, L_0x55b1e29f23e0;  1 drivers
v0x55b1e27be5d0_0 .net/s "c", 31 0, L_0x55b1e29f2920;  alias, 1 drivers
v0x55b1e27bc680_0 .net "inp", 7 0, L_0x55b1e29f2700;  1 drivers
v0x55b1e27ba730_0 .net/s "mul", 31 0, L_0x55b1e29f2480;  1 drivers
v0x55b1e27b87e0_0 .net "sum", 31 0, L_0x55b1e29f25c0;  1 drivers
v0x55b1e27b1ea0_0 .net "wgt", 7 0, L_0x55b1e29f2830;  1 drivers
L_0x55b1e29f2340 .extend/s 32, L_0x55b1e29f2700;
L_0x55b1e29f23e0 .extend/s 32, L_0x55b1e29f2830;
L_0x55b1e29f2480 .arith/mult 32, L_0x55b1e29f2340, L_0x55b1e29f23e0;
L_0x55b1e29f25c0 .arith/sum 32, L_0x55b1e29f2480, L_0x55b1e29f2920;
S_0x55b1e29122f0 .scope generate, "U_MAC[3]" "U_MAC[3]" 5 22, 5 22 0, S_0x55b1e291e0c0;
 .timescale 0 0;
P_0x55b1e27b88c0 .param/l "i" 0 5 22, +C4<011>;
S_0x55b1e29130b0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e29122f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27aff50 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e27aff90 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e27affd0 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e27ae000_0 .net/s "a", 31 0, L_0x55b1e29f2a60;  1 drivers
v0x55b1e27ac0b0_0 .net "acc", 31 0, L_0x55b1e29f3090;  1 drivers
v0x55b1e27aa160_0 .net/s "b", 31 0, L_0x55b1e29f2b00;  1 drivers
v0x55b1e27a8210_0 .net/s "c", 31 0, L_0x55b1e29f3090;  alias, 1 drivers
v0x55b1e27a62c0_0 .net "inp", 7 0, L_0x55b1e29f2e20;  1 drivers
v0x55b1e27a42c0_0 .net/s "mul", 31 0, L_0x55b1e29f2ba0;  1 drivers
v0x55b1e27a2370_0 .net "sum", 31 0, L_0x55b1e29f2ce0;  1 drivers
v0x55b1e27a0420_0 .net "wgt", 7 0, L_0x55b1e29f2f10;  1 drivers
L_0x55b1e29f2a60 .extend/s 32, L_0x55b1e29f2e20;
L_0x55b1e29f2b00 .extend/s 32, L_0x55b1e29f2f10;
L_0x55b1e29f2ba0 .arith/mult 32, L_0x55b1e29f2a60, L_0x55b1e29f2b00;
L_0x55b1e29f2ce0 .arith/sum 32, L_0x55b1e29f2ba0, L_0x55b1e29f3090;
S_0x55b1e29133c0 .scope generate, "U_MAC[4]" "U_MAC[4]" 5 22, 5 22 0, S_0x55b1e291e0c0;
 .timescale 0 0;
P_0x55b1e27aa220 .param/l "i" 0 5 22, +C4<0100>;
S_0x55b1e2914670 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e29133c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e279e4d0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e279e510 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e279e550 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e279c580_0 .net/s "a", 31 0, L_0x55b1e29f3130;  1 drivers
v0x55b1e279a630_0 .net "acc", 31 0, L_0x55b1e29f36a0;  1 drivers
v0x55b1e27986e0_0 .net/s "b", 31 0, L_0x55b1e29f31d0;  1 drivers
v0x55b1e298c510_0 .net/s "c", 31 0, L_0x55b1e29f36a0;  alias, 1 drivers
v0x55b1e298a5c0_0 .net "inp", 7 0, L_0x55b1e29f3450;  1 drivers
v0x55b1e2988670_0 .net/s "mul", 31 0, L_0x55b1e29f3270;  1 drivers
v0x55b1e2986720_0 .net "sum", 31 0, L_0x55b1e29f3310;  1 drivers
v0x55b1e29847d0_0 .net "wgt", 7 0, L_0x55b1e29f35b0;  1 drivers
L_0x55b1e29f3130 .extend/s 32, L_0x55b1e29f3450;
L_0x55b1e29f31d0 .extend/s 32, L_0x55b1e29f35b0;
L_0x55b1e29f3270 .arith/mult 32, L_0x55b1e29f3130, L_0x55b1e29f31d0;
L_0x55b1e29f3310 .arith/sum 32, L_0x55b1e29f3270, L_0x55b1e29f36a0;
S_0x55b1e29149a0 .scope generate, "U_MAC[5]" "U_MAC[5]" 5 22, 5 22 0, S_0x55b1e291e0c0;
 .timescale 0 0;
P_0x55b1e2986800 .param/l "i" 0 5 22, +C4<0101>;
S_0x55b1e290c0c0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e29149a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2982880 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e29828c0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e2982900 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e2980930_0 .net/s "a", 31 0, L_0x55b1e29f37d0;  1 drivers
v0x55b1e297e9e0_0 .net "acc", 31 0, L_0x55b1e29f3db0;  1 drivers
v0x55b1e297ca90_0 .net/s "b", 31 0, L_0x55b1e29f3870;  1 drivers
v0x55b1e297ab40_0 .net/s "c", 31 0, L_0x55b1e29f3db0;  alias, 1 drivers
v0x55b1e2978bf0_0 .net "inp", 7 0, L_0x55b1e29f3b40;  1 drivers
v0x55b1e2976ca0_0 .net/s "mul", 31 0, L_0x55b1e29f3910;  1 drivers
v0x55b1e2974d50_0 .net "sum", 31 0, L_0x55b1e29f3a00;  1 drivers
v0x55b1e2973040_0 .net "wgt", 7 0, L_0x55b1e29f3c30;  1 drivers
L_0x55b1e29f37d0 .extend/s 32, L_0x55b1e29f3b40;
L_0x55b1e29f3870 .extend/s 32, L_0x55b1e29f3c30;
L_0x55b1e29f3910 .arith/mult 32, L_0x55b1e29f37d0, L_0x55b1e29f3870;
L_0x55b1e29f3a00 .arith/sum 32, L_0x55b1e29f3910, L_0x55b1e29f3db0;
S_0x55b1e28fe590 .scope generate, "U_MAC[6]" "U_MAC[6]" 5 22, 5 22 0, S_0x55b1e291e0c0;
 .timescale 0 0;
P_0x55b1e297eac0 .param/l "i" 0 5 22, +C4<0110>;
S_0x55b1e29004e0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e28fe590;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2970c80 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e2970cc0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e2970d00 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e296c9e0_0 .net/s "a", 31 0, L_0x55b1e29f3e50;  1 drivers
v0x55b1e296aa90_0 .net "acc", 31 0, L_0x55b1e29f4490;  1 drivers
v0x55b1e2968b40_0 .net/s "b", 31 0, L_0x55b1e29f3ef0;  1 drivers
v0x55b1e2966bf0_0 .net/s "c", 31 0, L_0x55b1e29f4490;  alias, 1 drivers
v0x55b1e2964ca0_0 .net "inp", 7 0, L_0x55b1e29f4210;  1 drivers
v0x55b1e2962d50_0 .net/s "mul", 31 0, L_0x55b1e29f3f90;  1 drivers
v0x55b1e2960e00_0 .net "sum", 31 0, L_0x55b1e29f40d0;  1 drivers
v0x55b1e295eeb0_0 .net "wgt", 7 0, L_0x55b1e29f43a0;  1 drivers
L_0x55b1e29f3e50 .extend/s 32, L_0x55b1e29f4210;
L_0x55b1e29f3ef0 .extend/s 32, L_0x55b1e29f43a0;
L_0x55b1e29f3f90 .arith/mult 32, L_0x55b1e29f3e50, L_0x55b1e29f3ef0;
L_0x55b1e29f40d0 .arith/sum 32, L_0x55b1e29f3f90, L_0x55b1e29f4490;
S_0x55b1e2902430 .scope generate, "U_MAC[7]" "U_MAC[7]" 5 22, 5 22 0, S_0x55b1e291e0c0;
 .timescale 0 0;
P_0x55b1e296ab70 .param/l "i" 0 5 22, +C4<0111>;
S_0x55b1e2904380 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e2902430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e295cf60 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e295cfa0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e295cfe0 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e295b010_0 .net/s "a", 31 0, L_0x55b1e29f4300;  1 drivers
v0x55b1e29590c0_0 .net "acc", 31 0, L_0x55b1e29f4ba0;  1 drivers
v0x55b1e2957170_0 .net/s "b", 31 0, L_0x55b1e29f45e0;  1 drivers
v0x55b1e2955220_0 .net/s "c", 31 0, L_0x55b1e29f4ba0;  alias, 1 drivers
v0x55b1e2953510_0 .net "inp", 7 0, L_0x55b1e29f4900;  1 drivers
v0x55b1e2951150_0 .net/s "mul", 31 0, L_0x55b1e29f4680;  1 drivers
v0x55b1e294ceb0_0 .net "sum", 31 0, L_0x55b1e29f47c0;  1 drivers
v0x55b1e294af60_0 .net "wgt", 7 0, L_0x55b1e29f49f0;  1 drivers
L_0x55b1e29f4300 .extend/s 32, L_0x55b1e29f4900;
L_0x55b1e29f45e0 .extend/s 32, L_0x55b1e29f49f0;
L_0x55b1e29f4680 .arith/mult 32, L_0x55b1e29f4300, L_0x55b1e29f45e0;
L_0x55b1e29f47c0 .arith/sum 32, L_0x55b1e29f4680, L_0x55b1e29f4ba0;
S_0x55b1e29062d0 .scope generate, "U_MAC[8]" "U_MAC[8]" 5 22, 5 22 0, S_0x55b1e291e0c0;
 .timescale 0 0;
P_0x55b1e27a2450 .param/l "i" 0 5 22, +C4<01000>;
S_0x55b1e2908220 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e29062d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2949010 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e2949050 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e2949090 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e29470c0_0 .net/s "a", 31 0, L_0x55b1e29f4c40;  1 drivers
v0x55b1e2945170_0 .net "acc", 31 0, L_0x55b1e29f52b0;  1 drivers
v0x55b1e2943220_0 .net/s "b", 31 0, L_0x55b1e29f4ce0;  1 drivers
v0x55b1e29412d0_0 .net/s "c", 31 0, L_0x55b1e29f52b0;  alias, 1 drivers
v0x55b1e293f380_0 .net "inp", 7 0, L_0x55b1e29f5000;  1 drivers
v0x55b1e293d430_0 .net/s "mul", 31 0, L_0x55b1e29f4d80;  1 drivers
v0x55b1e293b4e0_0 .net "sum", 31 0, L_0x55b1e29f4ec0;  1 drivers
v0x55b1e2939590_0 .net "wgt", 7 0, L_0x55b1e29f51c0;  1 drivers
L_0x55b1e29f4c40 .extend/s 32, L_0x55b1e29f5000;
L_0x55b1e29f4ce0 .extend/s 32, L_0x55b1e29f51c0;
L_0x55b1e29f4d80 .arith/mult 32, L_0x55b1e29f4c40, L_0x55b1e29f4ce0;
L_0x55b1e29f4ec0 .arith/sum 32, L_0x55b1e29f4d80, L_0x55b1e29f52b0;
S_0x55b1e290a170 .scope generate, "U_MAC[9]" "U_MAC[9]" 5 22, 5 22 0, S_0x55b1e291e0c0;
 .timescale 0 0;
P_0x55b1e29471a0 .param/l "i" 0 5 22, +C4<01001>;
S_0x55b1e28fc640 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e290a170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2937640 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e2937680 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e29376c0 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e29356f0_0 .net/s "a", 31 0, L_0x55b1e29f5430;  1 drivers
v0x55b1e29339e0_0 .net "acc", 31 0, L_0x55b1e29f5ac0;  1 drivers
v0x55b1e2931620_0 .net/s "b", 31 0, L_0x55b1e29f54d0;  1 drivers
v0x55b1e292d380_0 .net/s "c", 31 0, L_0x55b1e29f5ac0;  alias, 1 drivers
v0x55b1e292b430_0 .net "inp", 7 0, L_0x55b1e29f57f0;  1 drivers
v0x55b1e29294e0_0 .net/s "mul", 31 0, L_0x55b1e29f5570;  1 drivers
v0x55b1e2927590_0 .net "sum", 31 0, L_0x55b1e29f56b0;  1 drivers
v0x55b1e2925640_0 .net "wgt", 7 0, L_0x55b1e29f58e0;  1 drivers
L_0x55b1e29f5430 .extend/s 32, L_0x55b1e29f57f0;
L_0x55b1e29f54d0 .extend/s 32, L_0x55b1e29f58e0;
L_0x55b1e29f5570 .arith/mult 32, L_0x55b1e29f5430, L_0x55b1e29f54d0;
L_0x55b1e29f56b0 .arith/sum 32, L_0x55b1e29f5570, L_0x55b1e29f5ac0;
S_0x55b1e28f3580 .scope generate, "U_MAC[10]" "U_MAC[10]" 5 22, 5 22 0, S_0x55b1e291e0c0;
 .timescale 0 0;
P_0x55b1e29357d0 .param/l "i" 0 5 22, +C4<01010>;
S_0x55b1e28f3890 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e28f3580;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29236f0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e2923730 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e2923770 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e29217a0_0 .net/s "a", 31 0, L_0x55b1e29f5b60;  1 drivers
v0x55b1e291f850_0 .net "acc", 31 0, L_0x55b1e29f6160;  1 drivers
v0x55b1e291d900_0 .net/s "b", 31 0, L_0x55b1e29f5c00;  1 drivers
v0x55b1e291b9b0_0 .net/s "c", 31 0, L_0x55b1e29f6160;  alias, 1 drivers
v0x55b1e2919a60_0 .net "inp", 7 0, L_0x55b1e29f5f20;  1 drivers
v0x55b1e2917b10_0 .net/s "mul", 31 0, L_0x55b1e29f5ca0;  1 drivers
v0x55b1e2915bc0_0 .net "sum", 31 0, L_0x55b1e29f5de0;  1 drivers
v0x55b1e2913eb0_0 .net "wgt", 7 0, L_0x55b1e29f60c0;  1 drivers
L_0x55b1e29f5b60 .extend/s 32, L_0x55b1e29f5f20;
L_0x55b1e29f5c00 .extend/s 32, L_0x55b1e29f60c0;
L_0x55b1e29f5ca0 .arith/mult 32, L_0x55b1e29f5b60, L_0x55b1e29f5c00;
L_0x55b1e29f5de0 .arith/sum 32, L_0x55b1e29f5ca0, L_0x55b1e29f6160;
S_0x55b1e28f4b40 .scope generate, "U_MAC[11]" "U_MAC[11]" 5 22, 5 22 0, S_0x55b1e291e0c0;
 .timescale 0 0;
P_0x55b1e2921880 .param/l "i" 0 5 22, +C4<01011>;
S_0x55b1e28f4e70 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e28f4b40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2911af0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e2911b30 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e2911b70 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e290d850_0 .net/s "a", 31 0, L_0x55b1e29f6310;  1 drivers
v0x55b1e290b900_0 .net "acc", 31 0, L_0x55b1e29f6980;  1 drivers
v0x55b1e29099b0_0 .net/s "b", 31 0, L_0x55b1e29f63b0;  1 drivers
v0x55b1e2907a60_0 .net/s "c", 31 0, L_0x55b1e29f6980;  alias, 1 drivers
v0x55b1e2905b10_0 .net "inp", 7 0, L_0x55b1e29f6680;  1 drivers
v0x55b1e2903bc0_0 .net/s "mul", 31 0, L_0x55b1e29f6450;  1 drivers
v0x55b1e2901c70_0 .net "sum", 31 0, L_0x55b1e29f6540;  1 drivers
v0x55b1e28ffd20_0 .net "wgt", 7 0, L_0x55b1e29f6770;  1 drivers
L_0x55b1e29f6310 .extend/s 32, L_0x55b1e29f6680;
L_0x55b1e29f63b0 .extend/s 32, L_0x55b1e29f6770;
L_0x55b1e29f6450 .arith/mult 32, L_0x55b1e29f6310, L_0x55b1e29f63b0;
L_0x55b1e29f6540 .arith/sum 32, L_0x55b1e29f6450, L_0x55b1e29f6980;
S_0x55b1e28f6850 .scope generate, "U_MAC[12]" "U_MAC[12]" 5 22, 5 22 0, S_0x55b1e291e0c0;
 .timescale 0 0;
P_0x55b1e290d930 .param/l "i" 0 5 22, +C4<01100>;
S_0x55b1e28f87a0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e28f6850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28fddd0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e28fde10 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e28fde50 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e28fbe80_0 .net/s "a", 31 0, L_0x55b1e29f6a20;  1 drivers
v0x55b1e28f9f30_0 .net "acc", 31 0, L_0x55b1e29f7000;  1 drivers
v0x55b1e28f7fe0_0 .net/s "b", 31 0, L_0x55b1e29f6ac0;  1 drivers
v0x55b1e28f6090_0 .net/s "c", 31 0, L_0x55b1e29f7000;  alias, 1 drivers
v0x55b1e28f4380_0 .net "inp", 7 0, L_0x55b1e29f6de0;  1 drivers
v0x55b1e28f1fc0_0 .net/s "mul", 31 0, L_0x55b1e29f6b60;  1 drivers
v0x55b1e28edd20_0 .net "sum", 31 0, L_0x55b1e29f6ca0;  1 drivers
v0x55b1e28ebdd0_0 .net "wgt", 7 0, L_0x55b1e29f6860;  1 drivers
L_0x55b1e29f6a20 .extend/s 32, L_0x55b1e29f6de0;
L_0x55b1e29f6ac0 .extend/s 32, L_0x55b1e29f6860;
L_0x55b1e29f6b60 .arith/mult 32, L_0x55b1e29f6a20, L_0x55b1e29f6ac0;
L_0x55b1e29f6ca0 .arith/sum 32, L_0x55b1e29f6b60, L_0x55b1e29f7000;
S_0x55b1e28fa6f0 .scope generate, "U_MAC[13]" "U_MAC[13]" 5 22, 5 22 0, S_0x55b1e291e0c0;
 .timescale 0 0;
P_0x55b1e28fbf60 .param/l "i" 0 5 22, +C4<01101>;
S_0x55b1e28f27c0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e28fa6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28e9e80 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e28e9ec0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e28e9f00 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e28e7f30_0 .net/s "a", 31 0, L_0x55b1e29f71e0;  1 drivers
v0x55b1e28e5fe0_0 .net "acc", 31 0, L_0x55b1e29f80e0;  1 drivers
v0x55b1e28e4090_0 .net/s "b", 31 0, L_0x55b1e29f7280;  1 drivers
v0x55b1e28e2140_0 .net/s "c", 31 0, L_0x55b1e29f80e0;  alias, 1 drivers
v0x55b1e28e01f0_0 .net "inp", 7 0, L_0x55b1e29f75a0;  1 drivers
v0x55b1e28de2a0_0 .net/s "mul", 31 0, L_0x55b1e29f7320;  1 drivers
v0x55b1e28dc350_0 .net "sum", 31 0, L_0x55b1e29f7460;  1 drivers
v0x55b1e28da400_0 .net "wgt", 7 0, L_0x55b1e29f7ea0;  1 drivers
L_0x55b1e29f71e0 .extend/s 32, L_0x55b1e29f75a0;
L_0x55b1e29f7280 .extend/s 32, L_0x55b1e29f7ea0;
L_0x55b1e29f7320 .arith/mult 32, L_0x55b1e29f71e0, L_0x55b1e29f7280;
L_0x55b1e29f7460 .arith/sum 32, L_0x55b1e29f7320, L_0x55b1e29f80e0;
S_0x55b1e28e4850 .scope generate, "U_MAC[14]" "U_MAC[14]" 5 22, 5 22 0, S_0x55b1e291e0c0;
 .timescale 0 0;
P_0x55b1e28e8010 .param/l "i" 0 5 22, +C4<01110>;
S_0x55b1e28e67a0 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e28e4850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28d84b0 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e28d84f0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e28d8530 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e28d6560_0 .net/s "a", 31 0, L_0x55b1e29f8180;  1 drivers
v0x55b1e28d4850_0 .net "acc", 31 0, L_0x55b1e29f8880;  1 drivers
v0x55b1e28d2490_0 .net/s "b", 31 0, L_0x55b1e29f8220;  1 drivers
v0x55b1e28ce1f0_0 .net/s "c", 31 0, L_0x55b1e29f8880;  alias, 1 drivers
v0x55b1e28cc2a0_0 .net "inp", 7 0, L_0x55b1e29f8540;  1 drivers
v0x55b1e28ca350_0 .net/s "mul", 31 0, L_0x55b1e29f82c0;  1 drivers
v0x55b1e28c8400_0 .net "sum", 31 0, L_0x55b1e29f8400;  1 drivers
v0x55b1e28c64b0_0 .net "wgt", 7 0, L_0x55b1e29f8790;  1 drivers
L_0x55b1e29f8180 .extend/s 32, L_0x55b1e29f8540;
L_0x55b1e29f8220 .extend/s 32, L_0x55b1e29f8790;
L_0x55b1e29f82c0 .arith/mult 32, L_0x55b1e29f8180, L_0x55b1e29f8220;
L_0x55b1e29f8400 .arith/sum 32, L_0x55b1e29f82c0, L_0x55b1e29f8880;
S_0x55b1e28e86f0 .scope generate, "U_MAC[15]" "U_MAC[15]" 5 22, 5 22 0, S_0x55b1e291e0c0;
 .timescale 0 0;
P_0x55b1e28d6640 .param/l "i" 0 5 22, +C4<01111>;
S_0x55b1e28ea640 .scope module, "U_MAC_LUT" "mac_lut" 5 23, 6 28 0, S_0x55b1e28e86f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28c4560 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_0x55b1e28c45a0 .param/l "INP_WIDTH" 0 6 29, +C4<00000000000000000000000000001000>;
P_0x55b1e28c45e0 .param/l "WGT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
v0x55b1e28c2610_0 .net/s "a", 31 0, L_0x55b1e29f8a90;  1 drivers
v0x55b1e28c06c0_0 .net "acc", 31 0, L_0x55b1e29f93c0;  1 drivers
v0x55b1e28be770_0 .net/s "b", 31 0, L_0x55b1e29f8b30;  1 drivers
v0x55b1e28bc820_0 .net/s "c", 31 0, L_0x55b1e29f93c0;  alias, 1 drivers
v0x55b1e28ba8d0_0 .net "inp", 7 0, L_0x55b1e29f8e50;  1 drivers
v0x55b1e28b8980_0 .net/s "mul", 31 0, L_0x55b1e29f8bd0;  1 drivers
v0x55b1e28b6a30_0 .net "sum", 31 0, L_0x55b1e29f8d10;  1 drivers
v0x55b1e28b4d20_0 .net "wgt", 7 0, L_0x55b1e29f8f40;  1 drivers
L_0x55b1e29f8a90 .extend/s 32, L_0x55b1e29f8e50;
L_0x55b1e29f8b30 .extend/s 32, L_0x55b1e29f8f40;
L_0x55b1e29f8bd0 .arith/mult 32, L_0x55b1e29f8a90, L_0x55b1e29f8b30;
L_0x55b1e29f8d10 .arith/sum 32, L_0x55b1e29f8bd0, L_0x55b1e29f93c0;
S_0x55b1e28ec590 .scope generate, "U_Systolic_Array[3]" "U_Systolic_Array[3]" 4 20, 4 20 0, S_0x55b1e2679db0;
 .timescale 0 0;
P_0x55b1e28b8a60 .param/l "i" 0 4 20, +C4<011>;
S_0x55b1e28ee4e0 .scope generate, "ROW_DSP" "ROW_DSP" 4 21, 4 21 0, S_0x55b1e28ec590;
 .timescale 0 0;
S_0x55b1e28f0750 .scope module, "DSP" "systolic_row_dsp" 4 49, 5 37 0, S_0x55b1e28ee4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "i_row";
    .port_info 1 /INPUT 128 "w_row";
    .port_info 2 /INPUT 32 "a_ele";
    .port_info 3 /OUTPUT 32 "o_ele";
P_0x55b1e27b2f30 .param/l "ACC_DEPTH" 0 5 43, +C4<00000000000000000000000000010000>;
P_0x55b1e27b2f70 .param/l "ACC_WIDTH" 0 5 40, +C4<00000000000000000000000000100000>;
P_0x55b1e27b2fb0 .param/l "A_T_WIDTH" 0 5 46, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e27b2ff0 .param/l "BLOCK_IN" 0 5 47, +C4<00000000000000000000000000010000>;
P_0x55b1e27b3030 .param/l "INP_DEPTH" 0 5 41, +C4<00000000000000000000000000010000>;
P_0x55b1e27b3070 .param/l "INP_WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
P_0x55b1e27b30b0 .param/l "I_T_WIDTH" 0 5 44, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e27b30f0 .param/l "WGT_DEPTH" 0 5 42, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e27b3130 .param/l "WGT_WIDTH" 0 5 39, +C4<00000000000000000000000000001000>;
P_0x55b1e27b3170 .param/l "W_T_WIDTH" 0 5 45, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e2988980_0 .net "a_ele", 31 0, L_0x55b1e2a01e40;  1 drivers
v0x55b1e2987e60_0 .net "i_row", 127 0, v0x55b1e29df9d0_0;  alias, 1 drivers
v0x55b1e2987f20_0 .net "o_ele", 31 0, L_0x55b1e2a01d00;  1 drivers
v0x55b1e2987b50_0 .net "sum", 511 0, L_0x55b1e2a014b0;  1 drivers
v0x55b1e2987210_0 .net "w_row", 127 0, L_0x55b1e2a01da0;  1 drivers
L_0x55b1e29fa1f0 .part v0x55b1e29df9d0_0, 0, 8;
L_0x55b1e29fa2e0 .part L_0x55b1e2a01da0, 0, 8;
L_0x55b1e29fa790 .part v0x55b1e29df9d0_0, 8, 8;
L_0x55b1e29fa880 .part L_0x55b1e2a01da0, 8, 8;
L_0x55b1e29fa9c0 .part L_0x55b1e2a014b0, 0, 32;
L_0x55b1e29fae20 .part v0x55b1e29df9d0_0, 16, 8;
L_0x55b1e29faf50 .part L_0x55b1e2a01da0, 16, 8;
L_0x55b1e29fb040 .part L_0x55b1e2a014b0, 32, 32;
L_0x55b1e29fb540 .part v0x55b1e29df9d0_0, 24, 8;
L_0x55b1e29fb630 .part L_0x55b1e2a01da0, 24, 8;
L_0x55b1e29fb780 .part L_0x55b1e2a014b0, 64, 32;
L_0x55b1e29fbb40 .part v0x55b1e29df9d0_0, 32, 8;
L_0x55b1e29fbca0 .part L_0x55b1e2a01da0, 32, 8;
L_0x55b1e29fbd90 .part L_0x55b1e2a014b0, 96, 32;
L_0x55b1e29fc2b0 .part v0x55b1e29df9d0_0, 40, 8;
L_0x55b1e29fc3a0 .part L_0x55b1e2a01da0, 40, 8;
L_0x55b1e29fc520 .part L_0x55b1e2a014b0, 128, 32;
L_0x55b1e29fc980 .part v0x55b1e29df9d0_0, 48, 8;
L_0x55b1e29fcb10 .part L_0x55b1e2a01da0, 48, 8;
L_0x55b1e29fcc00 .part L_0x55b1e2a014b0, 160, 32;
L_0x55b1e29fd070 .part v0x55b1e29df9d0_0, 56, 8;
L_0x55b1e29fd160 .part L_0x55b1e2a01da0, 56, 8;
L_0x55b1e29fd310 .part L_0x55b1e2a014b0, 192, 32;
L_0x55b1e29fd770 .part v0x55b1e29df9d0_0, 64, 8;
L_0x55b1e29fd930 .part L_0x55b1e2a01da0, 64, 8;
L_0x55b1e29fda20 .part L_0x55b1e2a014b0, 224, 32;
L_0x55b1e29fdf60 .part v0x55b1e29df9d0_0, 72, 8;
L_0x55b1e29fe050 .part L_0x55b1e2a01da0, 72, 8;
L_0x55b1e29fe230 .part L_0x55b1e2a014b0, 256, 32;
L_0x55b1e29fe690 .part v0x55b1e29df9d0_0, 80, 8;
L_0x55b1e29fe880 .part L_0x55b1e2a01da0, 80, 8;
L_0x55b1e29fe970 .part L_0x55b1e2a014b0, 288, 32;
L_0x55b1e29feee0 .part v0x55b1e29df9d0_0, 88, 8;
L_0x55b1e29fefd0 .part L_0x55b1e2a01da0, 88, 8;
L_0x55b1e29ff1e0 .part L_0x55b1e2a014b0, 320, 32;
L_0x55b1e29ff640 .part v0x55b1e29df9d0_0, 96, 8;
L_0x55b1e29ff0c0 .part L_0x55b1e2a01da0, 96, 8;
L_0x55b1e29ff860 .part L_0x55b1e2a014b0, 352, 32;
L_0x55b1e29ffe00 .part v0x55b1e29df9d0_0, 104, 8;
L_0x55b1e29ffef0 .part L_0x55b1e2a01da0, 104, 8;
L_0x55b1e2a00130 .part L_0x55b1e2a014b0, 384, 32;
L_0x55b1e2a00590 .part v0x55b1e29df9d0_0, 112, 8;
L_0x55b1e2a007e0 .part L_0x55b1e2a01da0, 112, 8;
L_0x55b1e2a008d0 .part L_0x55b1e2a014b0, 416, 32;
L_0x55b1e2a00ea0 .part v0x55b1e29df9d0_0, 120, 8;
L_0x55b1e2a00f90 .part L_0x55b1e2a01da0, 120, 8;
L_0x55b1e2a01410 .part L_0x55b1e2a014b0, 448, 32;
LS_0x55b1e2a014b0_0_0 .concat8 [ 32 32 32 32], L_0x55b1e29fa100, L_0x55b1e29fa650, L_0x55b1e29face0, L_0x55b1e29fb400;
LS_0x55b1e2a014b0_0_4 .concat8 [ 32 32 32 32], L_0x55b1e29fba00, L_0x55b1e29fc170, L_0x55b1e29fc840, L_0x55b1e29fcf30;
LS_0x55b1e2a014b0_0_8 .concat8 [ 32 32 32 32], L_0x55b1e29fd630, L_0x55b1e29fde20, L_0x55b1e29fe550, L_0x55b1e29feda0;
LS_0x55b1e2a014b0_0_12 .concat8 [ 32 32 32 32], L_0x55b1e29ff500, L_0x55b1e29ffcc0, L_0x55b1e2a00450, L_0x55b1e2a00d60;
L_0x55b1e2a014b0 .concat8 [ 128 128 128 128], LS_0x55b1e2a014b0_0_0, LS_0x55b1e2a014b0_0_4, LS_0x55b1e2a014b0_0_8, LS_0x55b1e2a014b0_0_12;
L_0x55b1e2a01d00 .part L_0x55b1e2a014b0, 480, 32;
S_0x55b1e28d5340 .scope generate, "U_MAC[0]" "U_MAC[0]" 5 58, 5 58 0, S_0x55b1e28f0750;
 .timescale 0 0;
P_0x55b1e25706e0 .param/l "i" 0 5 58, +C4<00>;
S_0x55b1e28d6d20 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28d5340;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28a6980 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28a69c0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28a6a00 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28a4a30_0 .net/s "a", 31 0, L_0x55b1e29f9ed0;  1 drivers
v0x55b1e28a2ae0_0 .net "acc", 31 0, L_0x55b1e2a01e40;  alias, 1 drivers
v0x55b1e28a0b90_0 .net/s "b", 31 0, L_0x55b1e29f9f70;  1 drivers
v0x55b1e289ec40_0 .net/s "c", 31 0, L_0x55b1e2a01e40;  alias, 1 drivers
v0x55b1e289ccf0_0 .net "inp", 7 0, L_0x55b1e29fa1f0;  1 drivers
v0x55b1e289ada0_0 .net/s "mul", 31 0, L_0x55b1e29fa010;  1 drivers
v0x55b1e2898e50_0 .net "sum", 31 0, L_0x55b1e29fa100;  1 drivers
v0x55b1e2896f00_0 .net "wgt", 7 0, L_0x55b1e29fa2e0;  1 drivers
L_0x55b1e29f9ed0 .extend/s 32, L_0x55b1e29fa1f0;
L_0x55b1e29f9f70 .extend/s 32, L_0x55b1e29fa2e0;
L_0x55b1e29fa010 .arith/mult 32, L_0x55b1e29f9ed0, L_0x55b1e29f9f70;
L_0x55b1e29fa100 .arith/sum 32, L_0x55b1e29fa010, L_0x55b1e2a01e40;
S_0x55b1e28d8c70 .scope generate, "U_MAC[1]" "U_MAC[1]" 5 58, 5 58 0, S_0x55b1e28f0750;
 .timescale 0 0;
P_0x55b1e289ae80 .param/l "i" 0 5 58, +C4<01>;
S_0x55b1e28dabc0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28d8c70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28951f0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2895230 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2895270 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2892e30_0 .net/s "a", 31 0, L_0x55b1e29fa3d0;  1 drivers
v0x55b1e288eb90_0 .net "acc", 31 0, L_0x55b1e29fa9c0;  1 drivers
v0x55b1e288cc40_0 .net/s "b", 31 0, L_0x55b1e29fa470;  1 drivers
v0x55b1e288acf0_0 .net/s "c", 31 0, L_0x55b1e29fa9c0;  alias, 1 drivers
v0x55b1e2888da0_0 .net "inp", 7 0, L_0x55b1e29fa790;  1 drivers
v0x55b1e2886e50_0 .net/s "mul", 31 0, L_0x55b1e29fa510;  1 drivers
v0x55b1e2884f00_0 .net "sum", 31 0, L_0x55b1e29fa650;  1 drivers
v0x55b1e2882fb0_0 .net "wgt", 7 0, L_0x55b1e29fa880;  1 drivers
L_0x55b1e29fa3d0 .extend/s 32, L_0x55b1e29fa790;
L_0x55b1e29fa470 .extend/s 32, L_0x55b1e29fa880;
L_0x55b1e29fa510 .arith/mult 32, L_0x55b1e29fa3d0, L_0x55b1e29fa470;
L_0x55b1e29fa650 .arith/sum 32, L_0x55b1e29fa510, L_0x55b1e29fa9c0;
S_0x55b1e28dcb10 .scope generate, "U_MAC[2]" "U_MAC[2]" 5 58, 5 58 0, S_0x55b1e28f0750;
 .timescale 0 0;
P_0x55b1e288ec70 .param/l "i" 0 5 58, +C4<010>;
S_0x55b1e28dea60 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28dcb10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2881060 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28810a0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28810e0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e287f110_0 .net/s "a", 31 0, L_0x55b1e29faa60;  1 drivers
v0x55b1e287d1c0_0 .net "acc", 31 0, L_0x55b1e29fb040;  1 drivers
v0x55b1e287b270_0 .net/s "b", 31 0, L_0x55b1e29fab00;  1 drivers
v0x55b1e2879320_0 .net/s "c", 31 0, L_0x55b1e29fb040;  alias, 1 drivers
v0x55b1e28773d0_0 .net "inp", 7 0, L_0x55b1e29fae20;  1 drivers
v0x55b1e28756c0_0 .net/s "mul", 31 0, L_0x55b1e29faba0;  1 drivers
v0x55b1e2873300_0 .net "sum", 31 0, L_0x55b1e29face0;  1 drivers
v0x55b1e286f060_0 .net "wgt", 7 0, L_0x55b1e29faf50;  1 drivers
L_0x55b1e29faa60 .extend/s 32, L_0x55b1e29fae20;
L_0x55b1e29fab00 .extend/s 32, L_0x55b1e29faf50;
L_0x55b1e29faba0 .arith/mult 32, L_0x55b1e29faa60, L_0x55b1e29fab00;
L_0x55b1e29face0 .arith/sum 32, L_0x55b1e29faba0, L_0x55b1e29fb040;
S_0x55b1e28e09b0 .scope generate, "U_MAC[3]" "U_MAC[3]" 5 58, 5 58 0, S_0x55b1e28f0750;
 .timescale 0 0;
P_0x55b1e287b360 .param/l "i" 0 5 58, +C4<011>;
S_0x55b1e28d5010 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28e09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e286d110 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e286d150 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e286d190 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e286b1c0_0 .net/s "a", 31 0, L_0x55b1e29fb180;  1 drivers
v0x55b1e2869270_0 .net "acc", 31 0, L_0x55b1e29fb780;  1 drivers
v0x55b1e2867320_0 .net/s "b", 31 0, L_0x55b1e29fb220;  1 drivers
v0x55b1e28653d0_0 .net/s "c", 31 0, L_0x55b1e29fb780;  alias, 1 drivers
v0x55b1e2863480_0 .net "inp", 7 0, L_0x55b1e29fb540;  1 drivers
v0x55b1e2861530_0 .net/s "mul", 31 0, L_0x55b1e29fb2c0;  1 drivers
v0x55b1e285f5e0_0 .net "sum", 31 0, L_0x55b1e29fb400;  1 drivers
v0x55b1e285d690_0 .net "wgt", 7 0, L_0x55b1e29fb630;  1 drivers
L_0x55b1e29fb180 .extend/s 32, L_0x55b1e29fb540;
L_0x55b1e29fb220 .extend/s 32, L_0x55b1e29fb630;
L_0x55b1e29fb2c0 .arith/mult 32, L_0x55b1e29fb180, L_0x55b1e29fb220;
L_0x55b1e29fb400 .arith/sum 32, L_0x55b1e29fb2c0, L_0x55b1e29fb780;
S_0x55b1e28cab10 .scope generate, "U_MAC[4]" "U_MAC[4]" 5 58, 5 58 0, S_0x55b1e28f0750;
 .timescale 0 0;
P_0x55b1e2861610 .param/l "i" 0 5 58, +C4<0100>;
S_0x55b1e28cca60 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28cab10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e285b740 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e285b780 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e285b7c0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28597f0_0 .net/s "a", 31 0, L_0x55b1e29fb820;  1 drivers
v0x55b1e28578a0_0 .net "acc", 31 0, L_0x55b1e29fbd90;  1 drivers
v0x55b1e2855b90_0 .net/s "b", 31 0, L_0x55b1e29fb8c0;  1 drivers
v0x55b1e28537d0_0 .net/s "c", 31 0, L_0x55b1e29fbd90;  alias, 1 drivers
v0x55b1e284f530_0 .net "inp", 7 0, L_0x55b1e29fbb40;  1 drivers
v0x55b1e284d5e0_0 .net/s "mul", 31 0, L_0x55b1e29fb960;  1 drivers
v0x55b1e284b690_0 .net "sum", 31 0, L_0x55b1e29fba00;  1 drivers
v0x55b1e2849740_0 .net "wgt", 7 0, L_0x55b1e29fbca0;  1 drivers
L_0x55b1e29fb820 .extend/s 32, L_0x55b1e29fbb40;
L_0x55b1e29fb8c0 .extend/s 32, L_0x55b1e29fbca0;
L_0x55b1e29fb960 .arith/mult 32, L_0x55b1e29fb820, L_0x55b1e29fb8c0;
L_0x55b1e29fba00 .arith/sum 32, L_0x55b1e29fb960, L_0x55b1e29fbd90;
S_0x55b1e28ce9b0 .scope generate, "U_MAC[5]" "U_MAC[5]" 5 58, 5 58 0, S_0x55b1e28f0750;
 .timescale 0 0;
P_0x55b1e2857980 .param/l "i" 0 5 58, +C4<0101>;
S_0x55b1e28d0c20 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28ce9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28477f0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2847830 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2847870 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28458a0_0 .net/s "a", 31 0, L_0x55b1e29fbf40;  1 drivers
v0x55b1e2843950_0 .net "acc", 31 0, L_0x55b1e29fc520;  1 drivers
v0x55b1e2841a00_0 .net/s "b", 31 0, L_0x55b1e29fbfe0;  1 drivers
v0x55b1e283fab0_0 .net/s "c", 31 0, L_0x55b1e29fc520;  alias, 1 drivers
v0x55b1e283db60_0 .net "inp", 7 0, L_0x55b1e29fc2b0;  1 drivers
v0x55b1e283bc10_0 .net/s "mul", 31 0, L_0x55b1e29fc080;  1 drivers
v0x55b1e2839cc0_0 .net "sum", 31 0, L_0x55b1e29fc170;  1 drivers
v0x55b1e2837d70_0 .net "wgt", 7 0, L_0x55b1e29fc3a0;  1 drivers
L_0x55b1e29fbf40 .extend/s 32, L_0x55b1e29fc2b0;
L_0x55b1e29fbfe0 .extend/s 32, L_0x55b1e29fc3a0;
L_0x55b1e29fc080 .arith/mult 32, L_0x55b1e29fbf40, L_0x55b1e29fbfe0;
L_0x55b1e29fc170 .arith/sum 32, L_0x55b1e29fc080, L_0x55b1e29fc520;
S_0x55b1e28d2c90 .scope generate, "U_MAC[6]" "U_MAC[6]" 5 58, 5 58 0, S_0x55b1e28f0750;
 .timescale 0 0;
P_0x55b1e2841af0 .param/l "i" 0 5 58, +C4<0110>;
S_0x55b1e28d3a50 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28d2c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2836060 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28360a0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28360e0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2833ca0_0 .net/s "a", 31 0, L_0x55b1e29fc5c0;  1 drivers
v0x55b1e282fa00_0 .net "acc", 31 0, L_0x55b1e29fcc00;  1 drivers
v0x55b1e282dab0_0 .net/s "b", 31 0, L_0x55b1e29fc660;  1 drivers
v0x55b1e282bb60_0 .net/s "c", 31 0, L_0x55b1e29fcc00;  alias, 1 drivers
v0x55b1e2829c10_0 .net "inp", 7 0, L_0x55b1e29fc980;  1 drivers
v0x55b1e2827cc0_0 .net/s "mul", 31 0, L_0x55b1e29fc700;  1 drivers
v0x55b1e2825d70_0 .net "sum", 31 0, L_0x55b1e29fc840;  1 drivers
v0x55b1e2823e20_0 .net "wgt", 7 0, L_0x55b1e29fcb10;  1 drivers
L_0x55b1e29fc5c0 .extend/s 32, L_0x55b1e29fc980;
L_0x55b1e29fc660 .extend/s 32, L_0x55b1e29fcb10;
L_0x55b1e29fc700 .arith/mult 32, L_0x55b1e29fc5c0, L_0x55b1e29fc660;
L_0x55b1e29fc840 .arith/sum 32, L_0x55b1e29fc700, L_0x55b1e29fcc00;
S_0x55b1e28d3d60 .scope generate, "U_MAC[7]" "U_MAC[7]" 5 58, 5 58 0, S_0x55b1e28f0750;
 .timescale 0 0;
P_0x55b1e282dba0 .param/l "i" 0 5 58, +C4<0111>;
S_0x55b1e28c8bc0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28d3d60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2821ed0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2821f10 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2821f50 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e281ff80_0 .net/s "a", 31 0, L_0x55b1e29fca70;  1 drivers
v0x55b1e281e030_0 .net "acc", 31 0, L_0x55b1e29fd310;  1 drivers
v0x55b1e281c0e0_0 .net/s "b", 31 0, L_0x55b1e29fcd50;  1 drivers
v0x55b1e281a190_0 .net/s "c", 31 0, L_0x55b1e29fd310;  alias, 1 drivers
v0x55b1e2818240_0 .net "inp", 7 0, L_0x55b1e29fd070;  1 drivers
v0x55b1e2816530_0 .net/s "mul", 31 0, L_0x55b1e29fcdf0;  1 drivers
v0x55b1e2814170_0 .net "sum", 31 0, L_0x55b1e29fcf30;  1 drivers
v0x55b1e280fea0_0 .net "wgt", 7 0, L_0x55b1e29fd160;  1 drivers
L_0x55b1e29fca70 .extend/s 32, L_0x55b1e29fd070;
L_0x55b1e29fcd50 .extend/s 32, L_0x55b1e29fd160;
L_0x55b1e29fcdf0 .arith/mult 32, L_0x55b1e29fca70, L_0x55b1e29fcd50;
L_0x55b1e29fcf30 .arith/sum 32, L_0x55b1e29fcdf0, L_0x55b1e29fd310;
S_0x55b1e28bb090 .scope generate, "U_MAC[8]" "U_MAC[8]" 5 58, 5 58 0, S_0x55b1e28f0750;
 .timescale 0 0;
P_0x55b1e281e110 .param/l "i" 0 5 58, +C4<01000>;
S_0x55b1e28bcfe0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28bb090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e280df50 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e280df90 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e280dfd0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e280a0b0_0 .net/s "a", 31 0, L_0x55b1e29fd3b0;  1 drivers
v0x55b1e2808160_0 .net "acc", 31 0, L_0x55b1e29fda20;  1 drivers
v0x55b1e2806210_0 .net/s "b", 31 0, L_0x55b1e29fd450;  1 drivers
v0x55b1e28042c0_0 .net/s "c", 31 0, L_0x55b1e29fda20;  alias, 1 drivers
v0x55b1e2802370_0 .net "inp", 7 0, L_0x55b1e29fd770;  1 drivers
v0x55b1e2800420_0 .net/s "mul", 31 0, L_0x55b1e29fd4f0;  1 drivers
v0x55b1e27fe4d0_0 .net "sum", 31 0, L_0x55b1e29fd630;  1 drivers
v0x55b1e27fc580_0 .net "wgt", 7 0, L_0x55b1e29fd930;  1 drivers
L_0x55b1e29fd3b0 .extend/s 32, L_0x55b1e29fd770;
L_0x55b1e29fd450 .extend/s 32, L_0x55b1e29fd930;
L_0x55b1e29fd4f0 .arith/mult 32, L_0x55b1e29fd3b0, L_0x55b1e29fd450;
L_0x55b1e29fd630 .arith/sum 32, L_0x55b1e29fd4f0, L_0x55b1e29fda20;
S_0x55b1e28bef30 .scope generate, "U_MAC[9]" "U_MAC[9]" 5 58, 5 58 0, S_0x55b1e28f0750;
 .timescale 0 0;
P_0x55b1e2808240 .param/l "i" 0 5 58, +C4<01001>;
S_0x55b1e28c0e80 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28bef30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27fa630 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27fa670 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27fa6b0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27f86e0_0 .net/s "a", 31 0, L_0x55b1e29fdba0;  1 drivers
v0x55b1e27f69d0_0 .net "acc", 31 0, L_0x55b1e29fe230;  1 drivers
v0x55b1e27f4610_0 .net/s "b", 31 0, L_0x55b1e29fdc40;  1 drivers
v0x55b1e27f0340_0 .net/s "c", 31 0, L_0x55b1e29fe230;  alias, 1 drivers
v0x55b1e27ee3f0_0 .net "inp", 7 0, L_0x55b1e29fdf60;  1 drivers
v0x55b1e27ec4a0_0 .net/s "mul", 31 0, L_0x55b1e29fdce0;  1 drivers
v0x55b1e27ea550_0 .net "sum", 31 0, L_0x55b1e29fde20;  1 drivers
v0x55b1e27e8600_0 .net "wgt", 7 0, L_0x55b1e29fe050;  1 drivers
L_0x55b1e29fdba0 .extend/s 32, L_0x55b1e29fdf60;
L_0x55b1e29fdc40 .extend/s 32, L_0x55b1e29fe050;
L_0x55b1e29fdce0 .arith/mult 32, L_0x55b1e29fdba0, L_0x55b1e29fdc40;
L_0x55b1e29fde20 .arith/sum 32, L_0x55b1e29fdce0, L_0x55b1e29fe230;
S_0x55b1e28c2dd0 .scope generate, "U_MAC[10]" "U_MAC[10]" 5 58, 5 58 0, S_0x55b1e28f0750;
 .timescale 0 0;
P_0x55b1e27f6ab0 .param/l "i" 0 5 58, +C4<01010>;
S_0x55b1e28c4d20 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28c2dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27e66b0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27e66f0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27e6730 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27e4760_0 .net/s "a", 31 0, L_0x55b1e29fe2d0;  1 drivers
v0x55b1e27e2810_0 .net "acc", 31 0, L_0x55b1e29fe970;  1 drivers
v0x55b1e27e08c0_0 .net/s "b", 31 0, L_0x55b1e29fe370;  1 drivers
v0x55b1e27de970_0 .net/s "c", 31 0, L_0x55b1e29fe970;  alias, 1 drivers
v0x55b1e27dca20_0 .net "inp", 7 0, L_0x55b1e29fe690;  1 drivers
v0x55b1e27daad0_0 .net/s "mul", 31 0, L_0x55b1e29fe410;  1 drivers
v0x55b1e27d8b80_0 .net "sum", 31 0, L_0x55b1e29fe550;  1 drivers
v0x55b1e27d6e70_0 .net "wgt", 7 0, L_0x55b1e29fe880;  1 drivers
L_0x55b1e29fe2d0 .extend/s 32, L_0x55b1e29fe690;
L_0x55b1e29fe370 .extend/s 32, L_0x55b1e29fe880;
L_0x55b1e29fe410 .arith/mult 32, L_0x55b1e29fe2d0, L_0x55b1e29fe370;
L_0x55b1e29fe550 .arith/sum 32, L_0x55b1e29fe410, L_0x55b1e29fe970;
S_0x55b1e28c6c70 .scope generate, "U_MAC[11]" "U_MAC[11]" 5 58, 5 58 0, S_0x55b1e28f0750;
 .timescale 0 0;
P_0x55b1e27e09b0 .param/l "i" 0 5 58, +C4<01011>;
S_0x55b1e28b9140 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28c6c70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27d4a10 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27d4a50 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27d4a90 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27d0590_0 .net/s "a", 31 0, L_0x55b1e29feb20;  1 drivers
v0x55b1e27ce640_0 .net "acc", 31 0, L_0x55b1e29ff1e0;  1 drivers
v0x55b1e27cc6f0_0 .net/s "b", 31 0, L_0x55b1e29febc0;  1 drivers
v0x55b1e27ca7a0_0 .net/s "c", 31 0, L_0x55b1e29ff1e0;  alias, 1 drivers
v0x55b1e27c8850_0 .net "inp", 7 0, L_0x55b1e29feee0;  1 drivers
v0x55b1e27c6900_0 .net/s "mul", 31 0, L_0x55b1e29fec60;  1 drivers
v0x55b1e27c49b0_0 .net "sum", 31 0, L_0x55b1e29feda0;  1 drivers
v0x55b1e27c2a60_0 .net "wgt", 7 0, L_0x55b1e29fefd0;  1 drivers
L_0x55b1e29feb20 .extend/s 32, L_0x55b1e29feee0;
L_0x55b1e29febc0 .extend/s 32, L_0x55b1e29fefd0;
L_0x55b1e29fec60 .arith/mult 32, L_0x55b1e29feb20, L_0x55b1e29febc0;
L_0x55b1e29feda0 .arith/sum 32, L_0x55b1e29fec60, L_0x55b1e29ff1e0;
S_0x55b1e28b10f0 .scope generate, "U_MAC[12]" "U_MAC[12]" 5 58, 5 58 0, S_0x55b1e28f0750;
 .timescale 0 0;
P_0x55b1e27cc7e0 .param/l "i" 0 5 58, +C4<01100>;
S_0x55b1e28b3160 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28b10f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27c0b10 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27c0b50 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27c0b90 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27bebc0_0 .net/s "a", 31 0, L_0x55b1e29ff280;  1 drivers
v0x55b1e27bcc70_0 .net "acc", 31 0, L_0x55b1e29ff860;  1 drivers
v0x55b1e27bad20_0 .net/s "b", 31 0, L_0x55b1e29ff320;  1 drivers
v0x55b1e27b8dd0_0 .net/s "c", 31 0, L_0x55b1e29ff860;  alias, 1 drivers
v0x55b1e27b70c0_0 .net "inp", 7 0, L_0x55b1e29ff640;  1 drivers
v0x55b1e27b4c60_0 .net/s "mul", 31 0, L_0x55b1e29ff3c0;  1 drivers
v0x55b1e27b0540_0 .net "sum", 31 0, L_0x55b1e29ff500;  1 drivers
v0x55b1e27ae5f0_0 .net "wgt", 7 0, L_0x55b1e29ff0c0;  1 drivers
L_0x55b1e29ff280 .extend/s 32, L_0x55b1e29ff640;
L_0x55b1e29ff320 .extend/s 32, L_0x55b1e29ff0c0;
L_0x55b1e29ff3c0 .arith/mult 32, L_0x55b1e29ff280, L_0x55b1e29ff320;
L_0x55b1e29ff500 .arith/sum 32, L_0x55b1e29ff3c0, L_0x55b1e29ff860;
S_0x55b1e28b3f20 .scope generate, "U_MAC[13]" "U_MAC[13]" 5 58, 5 58 0, S_0x55b1e28f0750;
 .timescale 0 0;
P_0x55b1e27bcd50 .param/l "i" 0 5 58, +C4<01101>;
S_0x55b1e28b4230 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28b3f20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27ac6a0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27ac6e0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27ac720 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27aa750_0 .net/s "a", 31 0, L_0x55b1e29ffa40;  1 drivers
v0x55b1e27a8800_0 .net "acc", 31 0, L_0x55b1e2a00130;  1 drivers
v0x55b1e27a68b0_0 .net/s "b", 31 0, L_0x55b1e29ffae0;  1 drivers
v0x55b1e27a4960_0 .net/s "c", 31 0, L_0x55b1e2a00130;  alias, 1 drivers
v0x55b1e27a2960_0 .net "inp", 7 0, L_0x55b1e29ffe00;  1 drivers
v0x55b1e27a0a10_0 .net/s "mul", 31 0, L_0x55b1e29ffb80;  1 drivers
v0x55b1e279eac0_0 .net "sum", 31 0, L_0x55b1e29ffcc0;  1 drivers
v0x55b1e279cb70_0 .net "wgt", 7 0, L_0x55b1e29ffef0;  1 drivers
L_0x55b1e29ffa40 .extend/s 32, L_0x55b1e29ffe00;
L_0x55b1e29ffae0 .extend/s 32, L_0x55b1e29ffef0;
L_0x55b1e29ffb80 .arith/mult 32, L_0x55b1e29ffa40, L_0x55b1e29ffae0;
L_0x55b1e29ffcc0 .arith/sum 32, L_0x55b1e29ffb80, L_0x55b1e2a00130;
S_0x55b1e28b54e0 .scope generate, "U_MAC[14]" "U_MAC[14]" 5 58, 5 58 0, S_0x55b1e28f0750;
 .timescale 0 0;
P_0x55b1e27a69a0 .param/l "i" 0 5 58, +C4<01110>;
S_0x55b1e28b5810 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28b54e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e279ac20 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e279ac60 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e279aca0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2798cd0_0 .net/s "a", 31 0, L_0x55b1e2a001d0;  1 drivers
v0x55b1e2796fc0_0 .net "acc", 31 0, L_0x55b1e2a008d0;  1 drivers
v0x55b1e2992920_0 .net/s "b", 31 0, L_0x55b1e2a00270;  1 drivers
v0x55b1e2992230_0 .net/s "c", 31 0, L_0x55b1e2a008d0;  alias, 1 drivers
v0x55b1e298dc50_0 .net "inp", 7 0, L_0x55b1e2a00590;  1 drivers
v0x55b1e298d940_0 .net/s "mul", 31 0, L_0x55b1e2a00310;  1 drivers
v0x55b1e298d000_0 .net "sum", 31 0, L_0x55b1e2a00450;  1 drivers
v0x55b1e298c820_0 .net "wgt", 7 0, L_0x55b1e2a007e0;  1 drivers
L_0x55b1e2a001d0 .extend/s 32, L_0x55b1e2a00590;
L_0x55b1e2a00270 .extend/s 32, L_0x55b1e2a007e0;
L_0x55b1e2a00310 .arith/mult 32, L_0x55b1e2a001d0, L_0x55b1e2a00270;
L_0x55b1e2a00450 .arith/sum 32, L_0x55b1e2a00310, L_0x55b1e2a008d0;
S_0x55b1e28b71f0 .scope generate, "U_MAC[15]" "U_MAC[15]" 5 58, 5 58 0, S_0x55b1e28f0750;
 .timescale 0 0;
P_0x55b1e27970a0 .param/l "i" 0 5 58, +C4<01111>;
S_0x55b1e28aee80 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28b71f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e298bd00 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e298bd40 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e298bd80 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e298b9f0_0 .net/s "a", 31 0, L_0x55b1e2a00ae0;  1 drivers
v0x55b1e298b0b0_0 .net "acc", 31 0, L_0x55b1e2a01410;  1 drivers
v0x55b1e298a8d0_0 .net/s "b", 31 0, L_0x55b1e2a00b80;  1 drivers
v0x55b1e2989db0_0 .net/s "c", 31 0, L_0x55b1e2a01410;  alias, 1 drivers
v0x55b1e2989aa0_0 .net "inp", 7 0, L_0x55b1e2a00ea0;  1 drivers
v0x55b1e2989b60_0 .net/s "mul", 31 0, L_0x55b1e2a00c20;  1 drivers
v0x55b1e2989160_0 .net "sum", 31 0, L_0x55b1e2a00d60;  1 drivers
v0x55b1e2989220_0 .net "wgt", 7 0, L_0x55b1e2a00f90;  1 drivers
L_0x55b1e2a00ae0 .extend/s 32, L_0x55b1e2a00ea0;
L_0x55b1e2a00b80 .extend/s 32, L_0x55b1e2a00f90;
L_0x55b1e2a00c20 .arith/mult 32, L_0x55b1e2a00ae0, L_0x55b1e2a00b80;
L_0x55b1e2a00d60 .arith/sum 32, L_0x55b1e2a00c20, L_0x55b1e2a01410;
S_0x55b1e28a1350 .scope generate, "U_Systolic_Array[4]" "U_Systolic_Array[4]" 4 20, 4 20 0, S_0x55b1e2679db0;
 .timescale 0 0;
P_0x55b1e2540250 .param/l "i" 0 4 20, +C4<0100>;
S_0x55b1e28a32a0 .scope generate, "ROW_DSP" "ROW_DSP" 4 21, 4 21 0, S_0x55b1e28a1350;
 .timescale 0 0;
S_0x55b1e28a51f0 .scope module, "DSP" "systolic_row_dsp" 4 49, 5 37 0, S_0x55b1e28a32a0;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "i_row";
    .port_info 1 /INPUT 128 "w_row";
    .port_info 2 /INPUT 32 "a_ele";
    .port_info 3 /OUTPUT 32 "o_ele";
P_0x55b1e2972d10 .param/l "ACC_DEPTH" 0 5 43, +C4<00000000000000000000000000010000>;
P_0x55b1e2972d50 .param/l "ACC_WIDTH" 0 5 40, +C4<00000000000000000000000000100000>;
P_0x55b1e2972d90 .param/l "A_T_WIDTH" 0 5 46, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e2972dd0 .param/l "BLOCK_IN" 0 5 47, +C4<00000000000000000000000000010000>;
P_0x55b1e2972e10 .param/l "INP_DEPTH" 0 5 41, +C4<00000000000000000000000000010000>;
P_0x55b1e2972e50 .param/l "INP_WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
P_0x55b1e2972e90 .param/l "I_T_WIDTH" 0 5 44, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e2972ed0 .param/l "WGT_DEPTH" 0 5 42, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e2972f10 .param/l "WGT_WIDTH" 0 5 39, +C4<00000000000000000000000000001000>;
P_0x55b1e2972f50 .param/l "W_T_WIDTH" 0 5 45, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e293a9c0_0 .net "a_ele", 31 0, L_0x55b1e2a09df0;  1 drivers
v0x55b1e293a080_0 .net "i_row", 127 0, v0x55b1e29df9d0_0;  alias, 1 drivers
v0x55b1e293a140_0 .net "o_ele", 31 0, L_0x55b1e2a09cb0;  1 drivers
v0x55b1e29398a0_0 .net "sum", 511 0, L_0x55b1e2a09460;  1 drivers
v0x55b1e2939960_0 .net "w_row", 127 0, L_0x55b1e2a09d50;  1 drivers
L_0x55b1e2a02200 .part v0x55b1e29df9d0_0, 0, 8;
L_0x55b1e2a022f0 .part L_0x55b1e2a09d50, 0, 8;
L_0x55b1e2a027a0 .part v0x55b1e29df9d0_0, 8, 8;
L_0x55b1e2a02890 .part L_0x55b1e2a09d50, 8, 8;
L_0x55b1e2a029d0 .part L_0x55b1e2a09460, 0, 32;
L_0x55b1e2a02e30 .part v0x55b1e29df9d0_0, 16, 8;
L_0x55b1e2a02f20 .part L_0x55b1e2a09d50, 16, 8;
L_0x55b1e2a03010 .part L_0x55b1e2a09460, 32, 32;
L_0x55b1e2a03510 .part v0x55b1e29df9d0_0, 24, 8;
L_0x55b1e2a03600 .part L_0x55b1e2a09d50, 24, 8;
L_0x55b1e2a03780 .part L_0x55b1e2a09460, 64, 32;
L_0x55b1e2a03b40 .part v0x55b1e29df9d0_0, 32, 8;
L_0x55b1e2a03ca0 .part L_0x55b1e2a09d50, 32, 8;
L_0x55b1e2a03d90 .part L_0x55b1e2a09460, 96, 32;
L_0x55b1e2a04230 .part v0x55b1e29df9d0_0, 40, 8;
L_0x55b1e2a04320 .part L_0x55b1e2a09d50, 40, 8;
L_0x55b1e2a044a0 .part L_0x55b1e2a09460, 128, 32;
L_0x55b1e2a04900 .part v0x55b1e29df9d0_0, 48, 8;
L_0x55b1e2a04a90 .part L_0x55b1e2a09d50, 48, 8;
L_0x55b1e2a04b80 .part L_0x55b1e2a09460, 160, 32;
L_0x55b1e2a04ff0 .part v0x55b1e29df9d0_0, 56, 8;
L_0x55b1e2a050e0 .part L_0x55b1e2a09d50, 56, 8;
L_0x55b1e2a05290 .part L_0x55b1e2a09460, 192, 32;
L_0x55b1e2a056f0 .part v0x55b1e29df9d0_0, 64, 8;
L_0x55b1e2a058b0 .part L_0x55b1e2a09d50, 64, 8;
L_0x55b1e2a059a0 .part L_0x55b1e2a09460, 224, 32;
L_0x55b1e2a05ee0 .part v0x55b1e29df9d0_0, 72, 8;
L_0x55b1e2a05fd0 .part L_0x55b1e2a09d50, 72, 8;
L_0x55b1e2a061b0 .part L_0x55b1e2a09460, 256, 32;
L_0x55b1e2a06610 .part v0x55b1e29df9d0_0, 80, 8;
L_0x55b1e2a06800 .part L_0x55b1e2a09d50, 80, 8;
L_0x55b1e2a068f0 .part L_0x55b1e2a09460, 288, 32;
L_0x55b1e2a06e60 .part v0x55b1e29df9d0_0, 88, 8;
L_0x55b1e2a06f50 .part L_0x55b1e2a09d50, 88, 8;
L_0x55b1e2a07160 .part L_0x55b1e2a09460, 320, 32;
L_0x55b1e2a075c0 .part v0x55b1e29df9d0_0, 96, 8;
L_0x55b1e2a07040 .part L_0x55b1e2a09d50, 96, 8;
L_0x55b1e2a077e0 .part L_0x55b1e2a09460, 352, 32;
L_0x55b1e2a07d80 .part v0x55b1e29df9d0_0, 104, 8;
L_0x55b1e2a07e70 .part L_0x55b1e2a09d50, 104, 8;
L_0x55b1e2a080b0 .part L_0x55b1e2a09460, 384, 32;
L_0x55b1e2a08510 .part v0x55b1e29df9d0_0, 112, 8;
L_0x55b1e2a08760 .part L_0x55b1e2a09d50, 112, 8;
L_0x55b1e2a08850 .part L_0x55b1e2a09460, 416, 32;
L_0x55b1e2a08e50 .part v0x55b1e29df9d0_0, 120, 8;
L_0x55b1e2a08f40 .part L_0x55b1e2a09d50, 120, 8;
L_0x55b1e2a093c0 .part L_0x55b1e2a09460, 448, 32;
LS_0x55b1e2a09460_0_0 .concat8 [ 32 32 32 32], L_0x55b1e2a02110, L_0x55b1e2a02660, L_0x55b1e2a02cf0, L_0x55b1e2a033d0;
LS_0x55b1e2a09460_0_4 .concat8 [ 32 32 32 32], L_0x55b1e2a03a00, L_0x55b1e2a040f0, L_0x55b1e2a047c0, L_0x55b1e2a04eb0;
LS_0x55b1e2a09460_0_8 .concat8 [ 32 32 32 32], L_0x55b1e2a055b0, L_0x55b1e2a05da0, L_0x55b1e2a064d0, L_0x55b1e2a06d20;
LS_0x55b1e2a09460_0_12 .concat8 [ 32 32 32 32], L_0x55b1e2a07480, L_0x55b1e2a07c40, L_0x55b1e2a083d0, L_0x55b1e2a08ce0;
L_0x55b1e2a09460 .concat8 [ 128 128 128 128], LS_0x55b1e2a09460_0_0, LS_0x55b1e2a09460_0_4, LS_0x55b1e2a09460_0_8, LS_0x55b1e2a09460_0_12;
L_0x55b1e2a09cb0 .part L_0x55b1e2a09460, 480, 32;
S_0x55b1e28a7140 .scope generate, "U_MAC[0]" "U_MAC[0]" 5 58, 5 58 0, S_0x55b1e28a51f0;
 .timescale 0 0;
P_0x55b1e255a5e0 .param/l "i" 0 5 58, +C4<00>;
S_0x55b1e28a9090 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28a7140;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2986a30 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2986a70 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2986ab0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2985f10_0 .net/s "a", 31 0, L_0x55b1e2a01f30;  1 drivers
v0x55b1e2985c00_0 .net "acc", 31 0, L_0x55b1e2a09df0;  alias, 1 drivers
v0x55b1e29852c0_0 .net/s "b", 31 0, L_0x55b1e2a01fd0;  1 drivers
v0x55b1e2985380_0 .net/s "c", 31 0, L_0x55b1e2a09df0;  alias, 1 drivers
v0x55b1e2984ae0_0 .net "inp", 7 0, L_0x55b1e2a02200;  1 drivers
v0x55b1e2983fc0_0 .net/s "mul", 31 0, L_0x55b1e2a02070;  1 drivers
v0x55b1e2983cb0_0 .net "sum", 31 0, L_0x55b1e2a02110;  1 drivers
v0x55b1e2983370_0 .net "wgt", 7 0, L_0x55b1e2a022f0;  1 drivers
L_0x55b1e2a01f30 .extend/s 32, L_0x55b1e2a02200;
L_0x55b1e2a01fd0 .extend/s 32, L_0x55b1e2a022f0;
L_0x55b1e2a02070 .arith/mult 32, L_0x55b1e2a01f30, L_0x55b1e2a01fd0;
L_0x55b1e2a02110 .arith/sum 32, L_0x55b1e2a02070, L_0x55b1e2a09df0;
S_0x55b1e28aafe0 .scope generate, "U_MAC[1]" "U_MAC[1]" 5 58, 5 58 0, S_0x55b1e28a51f0;
 .timescale 0 0;
P_0x55b1e2986010 .param/l "i" 0 5 58, +C4<01>;
S_0x55b1e28acf30 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28aafe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2982b90 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2982bd0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2982c10 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2982070_0 .net/s "a", 31 0, L_0x55b1e2a023e0;  1 drivers
v0x55b1e2981d60_0 .net "acc", 31 0, L_0x55b1e2a029d0;  1 drivers
v0x55b1e2981420_0 .net/s "b", 31 0, L_0x55b1e2a02480;  1 drivers
v0x55b1e29814e0_0 .net/s "c", 31 0, L_0x55b1e2a029d0;  alias, 1 drivers
v0x55b1e2980c40_0 .net "inp", 7 0, L_0x55b1e2a027a0;  1 drivers
v0x55b1e2980120_0 .net/s "mul", 31 0, L_0x55b1e2a02520;  1 drivers
v0x55b1e297fe10_0 .net "sum", 31 0, L_0x55b1e2a02660;  1 drivers
v0x55b1e297f4d0_0 .net "wgt", 7 0, L_0x55b1e2a02890;  1 drivers
L_0x55b1e2a023e0 .extend/s 32, L_0x55b1e2a027a0;
L_0x55b1e2a02480 .extend/s 32, L_0x55b1e2a02890;
L_0x55b1e2a02520 .arith/mult 32, L_0x55b1e2a023e0, L_0x55b1e2a02480;
L_0x55b1e2a02660 .arith/sum 32, L_0x55b1e2a02520, L_0x55b1e2a029d0;
S_0x55b1e289f400 .scope generate, "U_MAC[2]" "U_MAC[2]" 5 58, 5 58 0, S_0x55b1e28a51f0;
 .timescale 0 0;
P_0x55b1e2980d50 .param/l "i" 0 5 58, +C4<010>;
S_0x55b1e2894700 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e289f400;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e297ecf0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e297ed30 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e297ed70 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e297e1d0_0 .net/s "a", 31 0, L_0x55b1e2a02a70;  1 drivers
v0x55b1e297dec0_0 .net "acc", 31 0, L_0x55b1e2a03010;  1 drivers
v0x55b1e297d580_0 .net/s "b", 31 0, L_0x55b1e2a02b10;  1 drivers
v0x55b1e297cda0_0 .net/s "c", 31 0, L_0x55b1e2a03010;  alias, 1 drivers
v0x55b1e297c280_0 .net "inp", 7 0, L_0x55b1e2a02e30;  1 drivers
v0x55b1e297bf70_0 .net/s "mul", 31 0, L_0x55b1e2a02bb0;  1 drivers
v0x55b1e297b630_0 .net "sum", 31 0, L_0x55b1e2a02cf0;  1 drivers
v0x55b1e297ae50_0 .net "wgt", 7 0, L_0x55b1e2a02f20;  1 drivers
L_0x55b1e2a02a70 .extend/s 32, L_0x55b1e2a02e30;
L_0x55b1e2a02b10 .extend/s 32, L_0x55b1e2a02f20;
L_0x55b1e2a02bb0 .arith/mult 32, L_0x55b1e2a02a70, L_0x55b1e2a02b10;
L_0x55b1e2a02cf0 .arith/sum 32, L_0x55b1e2a02bb0, L_0x55b1e2a03010;
S_0x55b1e28959b0 .scope generate, "U_MAC[3]" "U_MAC[3]" 5 58, 5 58 0, S_0x55b1e28a51f0;
 .timescale 0 0;
P_0x55b1e297e2d0 .param/l "i" 0 5 58, +C4<011>;
S_0x55b1e2895ce0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28959b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e297a330 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e297a370 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e297a3b0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e297a020_0 .net/s "a", 31 0, L_0x55b1e2a03150;  1 drivers
v0x55b1e29796e0_0 .net "acc", 31 0, L_0x55b1e2a03780;  1 drivers
v0x55b1e2978f00_0 .net/s "b", 31 0, L_0x55b1e2a031f0;  1 drivers
v0x55b1e29783e0_0 .net/s "c", 31 0, L_0x55b1e2a03780;  alias, 1 drivers
v0x55b1e29780d0_0 .net "inp", 7 0, L_0x55b1e2a03510;  1 drivers
v0x55b1e2977790_0 .net/s "mul", 31 0, L_0x55b1e2a03290;  1 drivers
v0x55b1e2976fb0_0 .net "sum", 31 0, L_0x55b1e2a033d0;  1 drivers
v0x55b1e29764d0_0 .net "wgt", 7 0, L_0x55b1e2a03600;  1 drivers
L_0x55b1e2a03150 .extend/s 32, L_0x55b1e2a03510;
L_0x55b1e2a031f0 .extend/s 32, L_0x55b1e2a03600;
L_0x55b1e2a03290 .arith/mult 32, L_0x55b1e2a03150, L_0x55b1e2a031f0;
L_0x55b1e2a033d0 .arith/sum 32, L_0x55b1e2a03290, L_0x55b1e2a03780;
S_0x55b1e28976c0 .scope generate, "U_MAC[4]" "U_MAC[4]" 5 58, 5 58 0, S_0x55b1e28a51f0;
 .timescale 0 0;
P_0x55b1e29784d0 .param/l "i" 0 5 58, +C4<0100>;
S_0x55b1e2899610 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28976c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2975840 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2975880 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29758c0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2975060_0 .net/s "a", 31 0, L_0x55b1e2a03820;  1 drivers
v0x55b1e2974580_0 .net "acc", 31 0, L_0x55b1e2a03d90;  1 drivers
v0x55b1e2973350_0 .net/s "b", 31 0, L_0x55b1e2a038c0;  1 drivers
v0x55b1e29717b0_0 .net/s "c", 31 0, L_0x55b1e2a03d90;  alias, 1 drivers
v0x55b1e2970fd0_0 .net "inp", 7 0, L_0x55b1e2a03b40;  1 drivers
v0x55b1e29704d0_0 .net/s "mul", 31 0, L_0x55b1e2a03960;  1 drivers
v0x55b1e2970070_0 .net "sum", 31 0, L_0x55b1e2a03a00;  1 drivers
v0x55b1e296e120_0 .net "wgt", 7 0, L_0x55b1e2a03ca0;  1 drivers
L_0x55b1e2a03820 .extend/s 32, L_0x55b1e2a03b40;
L_0x55b1e2a038c0 .extend/s 32, L_0x55b1e2a03ca0;
L_0x55b1e2a03960 .arith/mult 32, L_0x55b1e2a03820, L_0x55b1e2a038c0;
L_0x55b1e2a03a00 .arith/sum 32, L_0x55b1e2a03960, L_0x55b1e2a03d90;
S_0x55b1e289b560 .scope generate, "U_MAC[5]" "U_MAC[5]" 5 58, 5 58 0, S_0x55b1e28a51f0;
 .timescale 0 0;
P_0x55b1e2975160 .param/l "i" 0 5 58, +C4<0101>;
S_0x55b1e289d4b0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e289b560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e296de10 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e296de50 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e296de90 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e296d4d0_0 .net/s "a", 31 0, L_0x55b1e2a03ec0;  1 drivers
v0x55b1e296ccf0_0 .net "acc", 31 0, L_0x55b1e2a044a0;  1 drivers
v0x55b1e296c1d0_0 .net/s "b", 31 0, L_0x55b1e2a03f60;  1 drivers
v0x55b1e296bec0_0 .net/s "c", 31 0, L_0x55b1e2a044a0;  alias, 1 drivers
v0x55b1e296b580_0 .net "inp", 7 0, L_0x55b1e2a04230;  1 drivers
v0x55b1e296ada0_0 .net/s "mul", 31 0, L_0x55b1e2a04000;  1 drivers
v0x55b1e296a280_0 .net "sum", 31 0, L_0x55b1e2a040f0;  1 drivers
v0x55b1e2969f70_0 .net "wgt", 7 0, L_0x55b1e2a04320;  1 drivers
L_0x55b1e2a03ec0 .extend/s 32, L_0x55b1e2a04230;
L_0x55b1e2a03f60 .extend/s 32, L_0x55b1e2a04320;
L_0x55b1e2a04000 .arith/mult 32, L_0x55b1e2a03ec0, L_0x55b1e2a03f60;
L_0x55b1e2a040f0 .arith/sum 32, L_0x55b1e2a04000, L_0x55b1e2a044a0;
S_0x55b1e28943f0 .scope generate, "U_MAC[6]" "U_MAC[6]" 5 58, 5 58 0, S_0x55b1e28a51f0;
 .timescale 0 0;
P_0x55b1e296d5d0 .param/l "i" 0 5 58, +C4<0110>;
S_0x55b1e2887610 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28943f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2969630 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2969670 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29696b0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2968e50_0 .net/s "a", 31 0, L_0x55b1e2a04540;  1 drivers
v0x55b1e2968330_0 .net "acc", 31 0, L_0x55b1e2a04b80;  1 drivers
v0x55b1e2968020_0 .net/s "b", 31 0, L_0x55b1e2a045e0;  1 drivers
v0x55b1e29676e0_0 .net/s "c", 31 0, L_0x55b1e2a04b80;  alias, 1 drivers
v0x55b1e2966f00_0 .net "inp", 7 0, L_0x55b1e2a04900;  1 drivers
v0x55b1e2966fc0_0 .net/s "mul", 31 0, L_0x55b1e2a04680;  1 drivers
v0x55b1e29663e0_0 .net "sum", 31 0, L_0x55b1e2a047c0;  1 drivers
v0x55b1e29664a0_0 .net "wgt", 7 0, L_0x55b1e2a04a90;  1 drivers
L_0x55b1e2a04540 .extend/s 32, L_0x55b1e2a04900;
L_0x55b1e2a045e0 .extend/s 32, L_0x55b1e2a04a90;
L_0x55b1e2a04680 .arith/mult 32, L_0x55b1e2a04540, L_0x55b1e2a045e0;
L_0x55b1e2a047c0 .arith/sum 32, L_0x55b1e2a04680, L_0x55b1e2a04b80;
S_0x55b1e2889560 .scope generate, "U_MAC[7]" "U_MAC[7]" 5 58, 5 58 0, S_0x55b1e28a51f0;
 .timescale 0 0;
P_0x55b1e2985ce0 .param/l "i" 0 5 58, +C4<0111>;
S_0x55b1e288b4b0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2889560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29660d0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2966110 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2966150 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2965790_0 .net/s "a", 31 0, L_0x55b1e2a049f0;  1 drivers
v0x55b1e2964fb0_0 .net "acc", 31 0, L_0x55b1e2a05290;  1 drivers
v0x55b1e2964490_0 .net/s "b", 31 0, L_0x55b1e2a04cd0;  1 drivers
v0x55b1e2964180_0 .net/s "c", 31 0, L_0x55b1e2a05290;  alias, 1 drivers
v0x55b1e2963840_0 .net "inp", 7 0, L_0x55b1e2a04ff0;  1 drivers
v0x55b1e2963060_0 .net/s "mul", 31 0, L_0x55b1e2a04d70;  1 drivers
v0x55b1e2962540_0 .net "sum", 31 0, L_0x55b1e2a04eb0;  1 drivers
v0x55b1e2962230_0 .net "wgt", 7 0, L_0x55b1e2a050e0;  1 drivers
L_0x55b1e2a049f0 .extend/s 32, L_0x55b1e2a04ff0;
L_0x55b1e2a04cd0 .extend/s 32, L_0x55b1e2a050e0;
L_0x55b1e2a04d70 .arith/mult 32, L_0x55b1e2a049f0, L_0x55b1e2a04cd0;
L_0x55b1e2a04eb0 .arith/sum 32, L_0x55b1e2a04d70, L_0x55b1e2a05290;
S_0x55b1e288d400 .scope generate, "U_MAC[8]" "U_MAC[8]" 5 58, 5 58 0, S_0x55b1e28a51f0;
 .timescale 0 0;
P_0x55b1e2978ff0 .param/l "i" 0 5 58, +C4<01000>;
S_0x55b1e288f350 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e288d400;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29618f0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2961930 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2961970 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29605f0_0 .net/s "a", 31 0, L_0x55b1e2a05330;  1 drivers
v0x55b1e29606b0_0 .net "acc", 31 0, L_0x55b1e2a059a0;  1 drivers
v0x55b1e29602e0_0 .net/s "b", 31 0, L_0x55b1e2a053d0;  1 drivers
v0x55b1e295f9a0_0 .net/s "c", 31 0, L_0x55b1e2a059a0;  alias, 1 drivers
v0x55b1e295f1c0_0 .net "inp", 7 0, L_0x55b1e2a056f0;  1 drivers
v0x55b1e295e6a0_0 .net/s "mul", 31 0, L_0x55b1e2a05470;  1 drivers
v0x55b1e295e390_0 .net "sum", 31 0, L_0x55b1e2a055b0;  1 drivers
v0x55b1e295da50_0 .net "wgt", 7 0, L_0x55b1e2a058b0;  1 drivers
L_0x55b1e2a05330 .extend/s 32, L_0x55b1e2a056f0;
L_0x55b1e2a053d0 .extend/s 32, L_0x55b1e2a058b0;
L_0x55b1e2a05470 .arith/mult 32, L_0x55b1e2a05330, L_0x55b1e2a053d0;
L_0x55b1e2a055b0 .arith/sum 32, L_0x55b1e2a05470, L_0x55b1e2a059a0;
S_0x55b1e28915c0 .scope generate, "U_MAC[9]" "U_MAC[9]" 5 58, 5 58 0, S_0x55b1e28a51f0;
 .timescale 0 0;
P_0x55b1e29603d0 .param/l "i" 0 5 58, +C4<01001>;
S_0x55b1e2893630 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28915c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e295d270 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e295d2b0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e295d2f0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e295c750_0 .net/s "a", 31 0, L_0x55b1e2a05b20;  1 drivers
v0x55b1e295c440_0 .net "acc", 31 0, L_0x55b1e2a061b0;  1 drivers
v0x55b1e295bb00_0 .net/s "b", 31 0, L_0x55b1e2a05bc0;  1 drivers
v0x55b1e295b320_0 .net/s "c", 31 0, L_0x55b1e2a061b0;  alias, 1 drivers
v0x55b1e295a800_0 .net "inp", 7 0, L_0x55b1e2a05ee0;  1 drivers
v0x55b1e295a4f0_0 .net/s "mul", 31 0, L_0x55b1e2a05c60;  1 drivers
v0x55b1e2959bb0_0 .net "sum", 31 0, L_0x55b1e2a05da0;  1 drivers
v0x55b1e29593d0_0 .net "wgt", 7 0, L_0x55b1e2a05fd0;  1 drivers
L_0x55b1e2a05b20 .extend/s 32, L_0x55b1e2a05ee0;
L_0x55b1e2a05bc0 .extend/s 32, L_0x55b1e2a05fd0;
L_0x55b1e2a05c60 .arith/mult 32, L_0x55b1e2a05b20, L_0x55b1e2a05bc0;
L_0x55b1e2a05da0 .arith/sum 32, L_0x55b1e2a05c60, L_0x55b1e2a061b0;
S_0x55b1e28856c0 .scope generate, "U_MAC[10]" "U_MAC[10]" 5 58, 5 58 0, S_0x55b1e28a51f0;
 .timescale 0 0;
P_0x55b1e295c850 .param/l "i" 0 5 58, +C4<01010>;
S_0x55b1e2877b90 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28856c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29588b0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29588f0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2958930 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29585a0_0 .net/s "a", 31 0, L_0x55b1e2a06250;  1 drivers
v0x55b1e2957c60_0 .net "acc", 31 0, L_0x55b1e2a068f0;  1 drivers
v0x55b1e2957480_0 .net/s "b", 31 0, L_0x55b1e2a062f0;  1 drivers
v0x55b1e29569a0_0 .net/s "c", 31 0, L_0x55b1e2a068f0;  alias, 1 drivers
v0x55b1e2955d10_0 .net "inp", 7 0, L_0x55b1e2a06610;  1 drivers
v0x55b1e2955530_0 .net/s "mul", 31 0, L_0x55b1e2a06390;  1 drivers
v0x55b1e2954a50_0 .net "sum", 31 0, L_0x55b1e2a064d0;  1 drivers
v0x55b1e2953820_0 .net "wgt", 7 0, L_0x55b1e2a06800;  1 drivers
L_0x55b1e2a06250 .extend/s 32, L_0x55b1e2a06610;
L_0x55b1e2a062f0 .extend/s 32, L_0x55b1e2a06800;
L_0x55b1e2a06390 .arith/mult 32, L_0x55b1e2a06250, L_0x55b1e2a062f0;
L_0x55b1e2a064d0 .arith/sum 32, L_0x55b1e2a06390, L_0x55b1e2a068f0;
S_0x55b1e2879ae0 .scope generate, "U_MAC[11]" "U_MAC[11]" 5 58, 5 58 0, S_0x55b1e28a51f0;
 .timescale 0 0;
P_0x55b1e2957570 .param/l "i" 0 5 58, +C4<01011>;
S_0x55b1e287ba30 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2879ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2951c80 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2951cc0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2951d00 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29514a0_0 .net/s "a", 31 0, L_0x55b1e2a06aa0;  1 drivers
v0x55b1e29509a0_0 .net "acc", 31 0, L_0x55b1e2a07160;  1 drivers
v0x55b1e2950540_0 .net/s "b", 31 0, L_0x55b1e2a06b40;  1 drivers
v0x55b1e294e5f0_0 .net/s "c", 31 0, L_0x55b1e2a07160;  alias, 1 drivers
v0x55b1e294e2e0_0 .net "inp", 7 0, L_0x55b1e2a06e60;  1 drivers
v0x55b1e294d9a0_0 .net/s "mul", 31 0, L_0x55b1e2a06be0;  1 drivers
v0x55b1e294d1c0_0 .net "sum", 31 0, L_0x55b1e2a06d20;  1 drivers
v0x55b1e294c6a0_0 .net "wgt", 7 0, L_0x55b1e2a06f50;  1 drivers
L_0x55b1e2a06aa0 .extend/s 32, L_0x55b1e2a06e60;
L_0x55b1e2a06b40 .extend/s 32, L_0x55b1e2a06f50;
L_0x55b1e2a06be0 .arith/mult 32, L_0x55b1e2a06aa0, L_0x55b1e2a06b40;
L_0x55b1e2a06d20 .arith/sum 32, L_0x55b1e2a06be0, L_0x55b1e2a07160;
S_0x55b1e287d980 .scope generate, "U_MAC[12]" "U_MAC[12]" 5 58, 5 58 0, S_0x55b1e28a51f0;
 .timescale 0 0;
P_0x55b1e2950650 .param/l "i" 0 5 58, +C4<01100>;
S_0x55b1e287f8d0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e287d980;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e294c390 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e294c3d0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e294c410 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e294ba50_0 .net/s "a", 31 0, L_0x55b1e2a07200;  1 drivers
v0x55b1e294b270_0 .net "acc", 31 0, L_0x55b1e2a077e0;  1 drivers
v0x55b1e294a750_0 .net/s "b", 31 0, L_0x55b1e2a072a0;  1 drivers
v0x55b1e294a810_0 .net/s "c", 31 0, L_0x55b1e2a077e0;  alias, 1 drivers
v0x55b1e294a440_0 .net "inp", 7 0, L_0x55b1e2a075c0;  1 drivers
v0x55b1e2949b00_0 .net/s "mul", 31 0, L_0x55b1e2a07340;  1 drivers
v0x55b1e2949320_0 .net "sum", 31 0, L_0x55b1e2a07480;  1 drivers
v0x55b1e2948800_0 .net "wgt", 7 0, L_0x55b1e2a07040;  1 drivers
L_0x55b1e2a07200 .extend/s 32, L_0x55b1e2a075c0;
L_0x55b1e2a072a0 .extend/s 32, L_0x55b1e2a07040;
L_0x55b1e2a07340 .arith/mult 32, L_0x55b1e2a07200, L_0x55b1e2a072a0;
L_0x55b1e2a07480 .arith/sum 32, L_0x55b1e2a07340, L_0x55b1e2a077e0;
S_0x55b1e2881820 .scope generate, "U_MAC[13]" "U_MAC[13]" 5 58, 5 58 0, S_0x55b1e28a51f0;
 .timescale 0 0;
P_0x55b1e2950aa0 .param/l "i" 0 5 58, +C4<01101>;
S_0x55b1e2883770 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2881820;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29484f0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2948530 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2948570 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2947c50_0 .net/s "a", 31 0, L_0x55b1e2a079c0;  1 drivers
v0x55b1e29473f0_0 .net "acc", 31 0, L_0x55b1e2a080b0;  1 drivers
v0x55b1e29468b0_0 .net/s "b", 31 0, L_0x55b1e2a07a60;  1 drivers
v0x55b1e29465a0_0 .net/s "c", 31 0, L_0x55b1e2a080b0;  alias, 1 drivers
v0x55b1e2945c60_0 .net "inp", 7 0, L_0x55b1e2a07d80;  1 drivers
v0x55b1e2945480_0 .net/s "mul", 31 0, L_0x55b1e2a07b00;  1 drivers
v0x55b1e2944960_0 .net "sum", 31 0, L_0x55b1e2a07c40;  1 drivers
v0x55b1e2944650_0 .net "wgt", 7 0, L_0x55b1e2a07e70;  1 drivers
L_0x55b1e2a079c0 .extend/s 32, L_0x55b1e2a07d80;
L_0x55b1e2a07a60 .extend/s 32, L_0x55b1e2a07e70;
L_0x55b1e2a07b00 .arith/mult 32, L_0x55b1e2a079c0, L_0x55b1e2a07a60;
L_0x55b1e2a07c40 .arith/sum 32, L_0x55b1e2a07b00, L_0x55b1e2a080b0;
S_0x55b1e28761b0 .scope generate, "U_MAC[14]" "U_MAC[14]" 5 58, 5 58 0, S_0x55b1e28a51f0;
 .timescale 0 0;
P_0x55b1e29469a0 .param/l "i" 0 5 58, +C4<01110>;
S_0x55b1e286d8d0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28761b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2943d10 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2943d50 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2943d90 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2942a10_0 .net/s "a", 31 0, L_0x55b1e2a08150;  1 drivers
v0x55b1e2942700_0 .net "acc", 31 0, L_0x55b1e2a08850;  1 drivers
v0x55b1e2941dc0_0 .net/s "b", 31 0, L_0x55b1e2a081f0;  1 drivers
v0x55b1e29415e0_0 .net/s "c", 31 0, L_0x55b1e2a08850;  alias, 1 drivers
v0x55b1e2940ac0_0 .net "inp", 7 0, L_0x55b1e2a08510;  1 drivers
v0x55b1e2940b80_0 .net/s "mul", 31 0, L_0x55b1e2a08290;  1 drivers
v0x55b1e29407b0_0 .net "sum", 31 0, L_0x55b1e2a083d0;  1 drivers
v0x55b1e293fe70_0 .net "wgt", 7 0, L_0x55b1e2a08760;  1 drivers
L_0x55b1e2a08150 .extend/s 32, L_0x55b1e2a08510;
L_0x55b1e2a081f0 .extend/s 32, L_0x55b1e2a08760;
L_0x55b1e2a08290 .arith/mult 32, L_0x55b1e2a08150, L_0x55b1e2a081f0;
L_0x55b1e2a083d0 .arith/sum 32, L_0x55b1e2a08290, L_0x55b1e2a08850;
S_0x55b1e286f820 .scope generate, "U_MAC[15]" "U_MAC[15]" 5 58, 5 58 0, S_0x55b1e28a51f0;
 .timescale 0 0;
P_0x55b1e2941eb0 .param/l "i" 0 5 58, +C4<01111>;
S_0x55b1e2871a90 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e286f820;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e293f690 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e293f6d0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e293f710 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e293e860_0 .net/s "a", 31 0, L_0x55b1e2a08a60;  1 drivers
v0x55b1e293df20_0 .net "acc", 31 0, L_0x55b1e2a093c0;  1 drivers
v0x55b1e293d740_0 .net/s "b", 31 0, L_0x55b1e2a08b00;  1 drivers
v0x55b1e293cc20_0 .net/s "c", 31 0, L_0x55b1e2a093c0;  alias, 1 drivers
v0x55b1e293c910_0 .net "inp", 7 0, L_0x55b1e2a08e50;  1 drivers
v0x55b1e293bfd0_0 .net/s "mul", 31 0, L_0x55b1e2a08ba0;  1 drivers
v0x55b1e293b7f0_0 .net "sum", 31 0, L_0x55b1e2a08ce0;  1 drivers
v0x55b1e293acd0_0 .net "wgt", 7 0, L_0x55b1e2a08f40;  1 drivers
L_0x55b1e2a08a60 .extend/s 32, L_0x55b1e2a08e50;
L_0x55b1e2a08b00 .extend/s 32, L_0x55b1e2a08f40;
L_0x55b1e2a08ba0 .arith/mult 32, L_0x55b1e2a08a60, L_0x55b1e2a08b00;
L_0x55b1e2a08ce0 .arith/sum 32, L_0x55b1e2a08ba0, L_0x55b1e2a093c0;
S_0x55b1e2873b00 .scope generate, "U_Systolic_Array[5]" "U_Systolic_Array[5]" 4 20, 4 20 0, S_0x55b1e2679db0;
 .timescale 0 0;
P_0x55b1e293cd10 .param/l "i" 0 4 20, +C4<0101>;
S_0x55b1e28748c0 .scope generate, "ROW_DSP" "ROW_DSP" 4 21, 4 21 0, S_0x55b1e2873b00;
 .timescale 0 0;
S_0x55b1e2874bd0 .scope module, "DSP" "systolic_row_dsp" 4 49, 5 37 0, S_0x55b1e28748c0;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "i_row";
    .port_info 1 /INPUT 128 "w_row";
    .port_info 2 /INPUT 32 "a_ele";
    .port_info 3 /OUTPUT 32 "o_ele";
P_0x55b1e27b2200 .param/l "ACC_DEPTH" 0 5 43, +C4<00000000000000000000000000010000>;
P_0x55b1e27b2240 .param/l "ACC_WIDTH" 0 5 40, +C4<00000000000000000000000000100000>;
P_0x55b1e27b2280 .param/l "A_T_WIDTH" 0 5 46, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e27b22c0 .param/l "BLOCK_IN" 0 5 47, +C4<00000000000000000000000000010000>;
P_0x55b1e27b2300 .param/l "INP_DEPTH" 0 5 41, +C4<00000000000000000000000000010000>;
P_0x55b1e27b2340 .param/l "INP_WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
P_0x55b1e27b2380 .param/l "I_T_WIDTH" 0 5 44, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e27b23c0 .param/l "WGT_DEPTH" 0 5 42, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e27b2400 .param/l "WGT_WIDTH" 0 5 39, +C4<00000000000000000000000000001000>;
P_0x55b1e27b2440 .param/l "W_T_WIDTH" 0 5 45, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e28e2c30_0 .net "a_ele", 31 0, L_0x55b1e2a11cf0;  1 drivers
v0x55b1e28e2450_0 .net "i_row", 127 0, v0x55b1e29df9d0_0;  alias, 1 drivers
v0x55b1e28e2510_0 .net "o_ele", 31 0, L_0x55b1e2a11bb0;  1 drivers
v0x55b1e28e1930_0 .net "sum", 511 0, L_0x55b1e2a11360;  1 drivers
v0x55b1e28e19f0_0 .net "w_row", 127 0, L_0x55b1e2a11c50;  1 drivers
L_0x55b1e2a0a160 .part v0x55b1e29df9d0_0, 0, 8;
L_0x55b1e2a0a250 .part L_0x55b1e2a11c50, 0, 8;
L_0x55b1e2a0a700 .part v0x55b1e29df9d0_0, 8, 8;
L_0x55b1e2a0a7f0 .part L_0x55b1e2a11c50, 8, 8;
L_0x55b1e2a0a930 .part L_0x55b1e2a11360, 0, 32;
L_0x55b1e2a0ad90 .part v0x55b1e29df9d0_0, 16, 8;
L_0x55b1e2a0ae80 .part L_0x55b1e2a11c50, 16, 8;
L_0x55b1e2a0af70 .part L_0x55b1e2a11360, 32, 32;
L_0x55b1e2a0b470 .part v0x55b1e29df9d0_0, 24, 8;
L_0x55b1e2a0b560 .part L_0x55b1e2a11c50, 24, 8;
L_0x55b1e2a0b6b0 .part L_0x55b1e2a11360, 64, 32;
L_0x55b1e2a0ba70 .part v0x55b1e29df9d0_0, 32, 8;
L_0x55b1e2a0bbd0 .part L_0x55b1e2a11c50, 32, 8;
L_0x55b1e2a0bcc0 .part L_0x55b1e2a11360, 96, 32;
L_0x55b1e2a0c160 .part v0x55b1e29df9d0_0, 40, 8;
L_0x55b1e2a0c250 .part L_0x55b1e2a11c50, 40, 8;
L_0x55b1e2a0c3d0 .part L_0x55b1e2a11360, 128, 32;
L_0x55b1e2a0c830 .part v0x55b1e29df9d0_0, 48, 8;
L_0x55b1e2a0c9c0 .part L_0x55b1e2a11c50, 48, 8;
L_0x55b1e2a0cab0 .part L_0x55b1e2a11360, 160, 32;
L_0x55b1e2a0cf20 .part v0x55b1e29df9d0_0, 56, 8;
L_0x55b1e2a0d010 .part L_0x55b1e2a11c50, 56, 8;
L_0x55b1e2a0d1c0 .part L_0x55b1e2a11360, 192, 32;
L_0x55b1e2a0d620 .part v0x55b1e29df9d0_0, 64, 8;
L_0x55b1e2a0d7e0 .part L_0x55b1e2a11c50, 64, 8;
L_0x55b1e2a0d8d0 .part L_0x55b1e2a11360, 224, 32;
L_0x55b1e2a0de10 .part v0x55b1e29df9d0_0, 72, 8;
L_0x55b1e2a0df00 .part L_0x55b1e2a11c50, 72, 8;
L_0x55b1e2a0e0e0 .part L_0x55b1e2a11360, 256, 32;
L_0x55b1e2a0e540 .part v0x55b1e29df9d0_0, 80, 8;
L_0x55b1e2a0e730 .part L_0x55b1e2a11c50, 80, 8;
L_0x55b1e2a0e820 .part L_0x55b1e2a11360, 288, 32;
L_0x55b1e2a0ed90 .part v0x55b1e29df9d0_0, 88, 8;
L_0x55b1e2a0ee80 .part L_0x55b1e2a11c50, 88, 8;
L_0x55b1e2a0f090 .part L_0x55b1e2a11360, 320, 32;
L_0x55b1e2a0f4f0 .part v0x55b1e29df9d0_0, 96, 8;
L_0x55b1e2a0ef70 .part L_0x55b1e2a11c50, 96, 8;
L_0x55b1e2a0f710 .part L_0x55b1e2a11360, 352, 32;
L_0x55b1e2a0fcb0 .part v0x55b1e29df9d0_0, 104, 8;
L_0x55b1e2a0fda0 .part L_0x55b1e2a11c50, 104, 8;
L_0x55b1e2a0ffe0 .part L_0x55b1e2a11360, 384, 32;
L_0x55b1e2a10440 .part v0x55b1e29df9d0_0, 112, 8;
L_0x55b1e2a10690 .part L_0x55b1e2a11c50, 112, 8;
L_0x55b1e2a10780 .part L_0x55b1e2a11360, 416, 32;
L_0x55b1e2a10d50 .part v0x55b1e29df9d0_0, 120, 8;
L_0x55b1e2a10e40 .part L_0x55b1e2a11c50, 120, 8;
L_0x55b1e2a112c0 .part L_0x55b1e2a11360, 448, 32;
LS_0x55b1e2a11360_0_0 .concat8 [ 32 32 32 32], L_0x55b1e2a0a070, L_0x55b1e2a0a5c0, L_0x55b1e2a0ac50, L_0x55b1e2a0b330;
LS_0x55b1e2a11360_0_4 .concat8 [ 32 32 32 32], L_0x55b1e2a0b930, L_0x55b1e2a0c020, L_0x55b1e2a0c6f0, L_0x55b1e2a0cde0;
LS_0x55b1e2a11360_0_8 .concat8 [ 32 32 32 32], L_0x55b1e2a0d4e0, L_0x55b1e2a0dcd0, L_0x55b1e2a0e400, L_0x55b1e2a0ec50;
LS_0x55b1e2a11360_0_12 .concat8 [ 32 32 32 32], L_0x55b1e2a0f3b0, L_0x55b1e2a0fb70, L_0x55b1e2a10300, L_0x55b1e2a10c10;
L_0x55b1e2a11360 .concat8 [ 128 128 128 128], LS_0x55b1e2a11360_0_0, LS_0x55b1e2a11360_0_4, LS_0x55b1e2a11360_0_8, LS_0x55b1e2a11360_0_12;
L_0x55b1e2a11bb0 .part L_0x55b1e2a11360, 480, 32;
S_0x55b1e2875e80 .scope generate, "U_MAC[0]" "U_MAC[0]" 5 58, 5 58 0, S_0x55b1e2874bd0;
 .timescale 0 0;
P_0x55b1e2936e70 .param/l "i" 0 5 58, +C4<00>;
S_0x55b1e286b980 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2875e80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29361e0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2936220 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2936260 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2934fc0_0 .net/s "a", 31 0, L_0x55b1e2a09e90;  1 drivers
v0x55b1e2933cf0_0 .net "acc", 31 0, L_0x55b1e2a11cf0;  alias, 1 drivers
v0x55b1e2932150_0 .net/s "b", 31 0, L_0x55b1e2a09f30;  1 drivers
v0x55b1e2931970_0 .net/s "c", 31 0, L_0x55b1e2a11cf0;  alias, 1 drivers
v0x55b1e2930e70_0 .net "inp", 7 0, L_0x55b1e2a0a160;  1 drivers
v0x55b1e2930a10_0 .net/s "mul", 31 0, L_0x55b1e2a09fd0;  1 drivers
v0x55b1e292eac0_0 .net "sum", 31 0, L_0x55b1e2a0a070;  1 drivers
v0x55b1e292e7b0_0 .net "wgt", 7 0, L_0x55b1e2a0a250;  1 drivers
L_0x55b1e2a09e90 .extend/s 32, L_0x55b1e2a0a160;
L_0x55b1e2a09f30 .extend/s 32, L_0x55b1e2a0a250;
L_0x55b1e2a09fd0 .arith/mult 32, L_0x55b1e2a09e90, L_0x55b1e2a09f30;
L_0x55b1e2a0a070 .arith/sum 32, L_0x55b1e2a09fd0, L_0x55b1e2a11cf0;
S_0x55b1e285de50 .scope generate, "U_MAC[1]" "U_MAC[1]" 5 58, 5 58 0, S_0x55b1e2874bd0;
 .timescale 0 0;
P_0x55b1e2932240 .param/l "i" 0 5 58, +C4<01>;
S_0x55b1e285fda0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e285de50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e292de70 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e292deb0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e292def0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e292d700_0 .net/s "a", 31 0, L_0x55b1e2a0a340;  1 drivers
v0x55b1e292cb70_0 .net "acc", 31 0, L_0x55b1e2a0a930;  1 drivers
v0x55b1e292cc30_0 .net/s "b", 31 0, L_0x55b1e2a0a3e0;  1 drivers
v0x55b1e292c8b0_0 .net/s "c", 31 0, L_0x55b1e2a0a930;  alias, 1 drivers
v0x55b1e292bf20_0 .net "inp", 7 0, L_0x55b1e2a0a700;  1 drivers
v0x55b1e292b740_0 .net/s "mul", 31 0, L_0x55b1e2a0a480;  1 drivers
v0x55b1e292ac20_0 .net "sum", 31 0, L_0x55b1e2a0a5c0;  1 drivers
v0x55b1e292a910_0 .net "wgt", 7 0, L_0x55b1e2a0a7f0;  1 drivers
L_0x55b1e2a0a340 .extend/s 32, L_0x55b1e2a0a700;
L_0x55b1e2a0a3e0 .extend/s 32, L_0x55b1e2a0a7f0;
L_0x55b1e2a0a480 .arith/mult 32, L_0x55b1e2a0a340, L_0x55b1e2a0a3e0;
L_0x55b1e2a0a5c0 .arith/sum 32, L_0x55b1e2a0a480, L_0x55b1e2a0a930;
S_0x55b1e2861cf0 .scope generate, "U_MAC[2]" "U_MAC[2]" 5 58, 5 58 0, S_0x55b1e2874bd0;
 .timescale 0 0;
P_0x55b1e292b820 .param/l "i" 0 5 58, +C4<010>;
S_0x55b1e2863c40 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2861cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e292a020 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e292a060 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e292a0a0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2928d70_0 .net/s "a", 31 0, L_0x55b1e2a0a9d0;  1 drivers
v0x55b1e29289e0_0 .net "acc", 31 0, L_0x55b1e2a0af70;  1 drivers
v0x55b1e2928080_0 .net/s "b", 31 0, L_0x55b1e2a0aa70;  1 drivers
v0x55b1e29278a0_0 .net/s "c", 31 0, L_0x55b1e2a0af70;  alias, 1 drivers
v0x55b1e2926d80_0 .net "inp", 7 0, L_0x55b1e2a0ad90;  1 drivers
v0x55b1e2926a70_0 .net/s "mul", 31 0, L_0x55b1e2a0ab10;  1 drivers
v0x55b1e2926130_0 .net "sum", 31 0, L_0x55b1e2a0ac50;  1 drivers
v0x55b1e2925950_0 .net "wgt", 7 0, L_0x55b1e2a0ae80;  1 drivers
L_0x55b1e2a0a9d0 .extend/s 32, L_0x55b1e2a0ad90;
L_0x55b1e2a0aa70 .extend/s 32, L_0x55b1e2a0ae80;
L_0x55b1e2a0ab10 .arith/mult 32, L_0x55b1e2a0a9d0, L_0x55b1e2a0aa70;
L_0x55b1e2a0ac50 .arith/sum 32, L_0x55b1e2a0ab10, L_0x55b1e2a0af70;
S_0x55b1e2865b90 .scope generate, "U_MAC[3]" "U_MAC[3]" 5 58, 5 58 0, S_0x55b1e2874bd0;
 .timescale 0 0;
P_0x55b1e2928170 .param/l "i" 0 5 58, +C4<011>;
S_0x55b1e2867ae0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2865b90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2924e30 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2924e70 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2924eb0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29241e0_0 .net/s "a", 31 0, L_0x55b1e2a0b0b0;  1 drivers
v0x55b1e2923a00_0 .net "acc", 31 0, L_0x55b1e2a0b6b0;  1 drivers
v0x55b1e2922ee0_0 .net/s "b", 31 0, L_0x55b1e2a0b150;  1 drivers
v0x55b1e2922bd0_0 .net/s "c", 31 0, L_0x55b1e2a0b6b0;  alias, 1 drivers
v0x55b1e2922290_0 .net "inp", 7 0, L_0x55b1e2a0b470;  1 drivers
v0x55b1e2922350_0 .net/s "mul", 31 0, L_0x55b1e2a0b1f0;  1 drivers
v0x55b1e2921ab0_0 .net "sum", 31 0, L_0x55b1e2a0b330;  1 drivers
v0x55b1e2920f90_0 .net "wgt", 7 0, L_0x55b1e2a0b560;  1 drivers
L_0x55b1e2a0b0b0 .extend/s 32, L_0x55b1e2a0b470;
L_0x55b1e2a0b150 .extend/s 32, L_0x55b1e2a0b560;
L_0x55b1e2a0b1f0 .arith/mult 32, L_0x55b1e2a0b0b0, L_0x55b1e2a0b150;
L_0x55b1e2a0b330 .arith/sum 32, L_0x55b1e2a0b1f0, L_0x55b1e2a0b6b0;
S_0x55b1e2869a30 .scope generate, "U_MAC[4]" "U_MAC[4]" 5 58, 5 58 0, S_0x55b1e2874bd0;
 .timescale 0 0;
P_0x55b1e2922cc0 .param/l "i" 0 5 58, +C4<0100>;
S_0x55b1e285bf00 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2869a30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2920c80 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2920cc0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2920d00 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e291fb60_0 .net/s "a", 31 0, L_0x55b1e2a0b750;  1 drivers
v0x55b1e291f040_0 .net "acc", 31 0, L_0x55b1e2a0bcc0;  1 drivers
v0x55b1e291ed30_0 .net/s "b", 31 0, L_0x55b1e2a0b7f0;  1 drivers
v0x55b1e291e3f0_0 .net/s "c", 31 0, L_0x55b1e2a0bcc0;  alias, 1 drivers
v0x55b1e291dc10_0 .net "inp", 7 0, L_0x55b1e2a0ba70;  1 drivers
v0x55b1e291dcd0_0 .net/s "mul", 31 0, L_0x55b1e2a0b890;  1 drivers
v0x55b1e291d0f0_0 .net "sum", 31 0, L_0x55b1e2a0b930;  1 drivers
v0x55b1e291cde0_0 .net "wgt", 7 0, L_0x55b1e2a0bbd0;  1 drivers
L_0x55b1e2a0b750 .extend/s 32, L_0x55b1e2a0ba70;
L_0x55b1e2a0b7f0 .extend/s 32, L_0x55b1e2a0bbd0;
L_0x55b1e2a0b890 .arith/mult 32, L_0x55b1e2a0b750, L_0x55b1e2a0b7f0;
L_0x55b1e2a0b930 .arith/sum 32, L_0x55b1e2a0b890, L_0x55b1e2a0bcc0;
S_0x55b1e2853fd0 .scope generate, "U_MAC[5]" "U_MAC[5]" 5 58, 5 58 0, S_0x55b1e2874bd0;
 .timescale 0 0;
P_0x55b1e291ee40 .param/l "i" 0 5 58, +C4<0101>;
S_0x55b1e2854d90 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2853fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e291c4a0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e291c4e0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e291c520 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e291b1a0_0 .net/s "a", 31 0, L_0x55b1e2a0bdf0;  1 drivers
v0x55b1e291ae90_0 .net "acc", 31 0, L_0x55b1e2a0c3d0;  1 drivers
v0x55b1e291a550_0 .net/s "b", 31 0, L_0x55b1e2a0be90;  1 drivers
v0x55b1e2919d70_0 .net/s "c", 31 0, L_0x55b1e2a0c3d0;  alias, 1 drivers
v0x55b1e2919250_0 .net "inp", 7 0, L_0x55b1e2a0c160;  1 drivers
v0x55b1e2919310_0 .net/s "mul", 31 0, L_0x55b1e2a0bf30;  1 drivers
v0x55b1e2918f40_0 .net "sum", 31 0, L_0x55b1e2a0c020;  1 drivers
v0x55b1e2919000_0 .net "wgt", 7 0, L_0x55b1e2a0c250;  1 drivers
L_0x55b1e2a0bdf0 .extend/s 32, L_0x55b1e2a0c160;
L_0x55b1e2a0be90 .extend/s 32, L_0x55b1e2a0c250;
L_0x55b1e2a0bf30 .arith/mult 32, L_0x55b1e2a0bdf0, L_0x55b1e2a0be90;
L_0x55b1e2a0c020 .arith/sum 32, L_0x55b1e2a0bf30, L_0x55b1e2a0c3d0;
S_0x55b1e28550a0 .scope generate, "U_MAC[6]" "U_MAC[6]" 5 58, 5 58 0, S_0x55b1e2874bd0;
 .timescale 0 0;
P_0x55b1e2918600 .param/l "i" 0 5 58, +C4<0110>;
S_0x55b1e2856350 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28550a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2917e20 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2917e60 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2917ea0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2916750_0 .net/s "a", 31 0, L_0x55b1e2a0c470;  1 drivers
v0x55b1e2915ed0_0 .net "acc", 31 0, L_0x55b1e2a0cab0;  1 drivers
v0x55b1e29153f0_0 .net/s "b", 31 0, L_0x55b1e2a0c510;  1 drivers
v0x55b1e29141c0_0 .net/s "c", 31 0, L_0x55b1e2a0cab0;  alias, 1 drivers
v0x55b1e2912620_0 .net "inp", 7 0, L_0x55b1e2a0c830;  1 drivers
v0x55b1e2911e40_0 .net/s "mul", 31 0, L_0x55b1e2a0c5b0;  1 drivers
v0x55b1e2911340_0 .net "sum", 31 0, L_0x55b1e2a0c6f0;  1 drivers
v0x55b1e2910ee0_0 .net "wgt", 7 0, L_0x55b1e2a0c9c0;  1 drivers
L_0x55b1e2a0c470 .extend/s 32, L_0x55b1e2a0c830;
L_0x55b1e2a0c510 .extend/s 32, L_0x55b1e2a0c9c0;
L_0x55b1e2a0c5b0 .arith/mult 32, L_0x55b1e2a0c470, L_0x55b1e2a0c510;
L_0x55b1e2a0c6f0 .arith/sum 32, L_0x55b1e2a0c5b0, L_0x55b1e2a0cab0;
S_0x55b1e2856680 .scope generate, "U_MAC[7]" "U_MAC[7]" 5 58, 5 58 0, S_0x55b1e2874bd0;
 .timescale 0 0;
P_0x55b1e29154e0 .param/l "i" 0 5 58, +C4<0111>;
S_0x55b1e2858060 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2856680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e290ef90 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e290efd0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e290f010 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e290ecf0_0 .net/s "a", 31 0, L_0x55b1e2a0c920;  1 drivers
v0x55b1e290e340_0 .net "acc", 31 0, L_0x55b1e2a0d1c0;  1 drivers
v0x55b1e290e400_0 .net/s "b", 31 0, L_0x55b1e2a0cc00;  1 drivers
v0x55b1e290dbb0_0 .net/s "c", 31 0, L_0x55b1e2a0d1c0;  alias, 1 drivers
v0x55b1e290d040_0 .net "inp", 7 0, L_0x55b1e2a0cf20;  1 drivers
v0x55b1e290cd30_0 .net/s "mul", 31 0, L_0x55b1e2a0cca0;  1 drivers
v0x55b1e290c3f0_0 .net "sum", 31 0, L_0x55b1e2a0cde0;  1 drivers
v0x55b1e290bc10_0 .net "wgt", 7 0, L_0x55b1e2a0d010;  1 drivers
L_0x55b1e2a0c920 .extend/s 32, L_0x55b1e2a0cf20;
L_0x55b1e2a0cc00 .extend/s 32, L_0x55b1e2a0d010;
L_0x55b1e2a0cca0 .arith/mult 32, L_0x55b1e2a0c920, L_0x55b1e2a0cc00;
L_0x55b1e2a0cde0 .arith/sum 32, L_0x55b1e2a0cca0, L_0x55b1e2a0d1c0;
S_0x55b1e2859fb0 .scope generate, "U_MAC[8]" "U_MAC[8]" 5 58, 5 58 0, S_0x55b1e2874bd0;
 .timescale 0 0;
P_0x55b1e2922fd0 .param/l "i" 0 5 58, +C4<01000>;
S_0x55b1e2851f60 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2859fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e290b110 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e290b150 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e290b190 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e290a540_0 .net/s "a", 31 0, L_0x55b1e2a0d260;  1 drivers
v0x55b1e2909d00_0 .net "acc", 31 0, L_0x55b1e2a0d8d0;  1 drivers
v0x55b1e29091a0_0 .net/s "b", 31 0, L_0x55b1e2a0d300;  1 drivers
v0x55b1e2908e90_0 .net/s "c", 31 0, L_0x55b1e2a0d8d0;  alias, 1 drivers
v0x55b1e2908550_0 .net "inp", 7 0, L_0x55b1e2a0d620;  1 drivers
v0x55b1e2907d70_0 .net/s "mul", 31 0, L_0x55b1e2a0d3a0;  1 drivers
v0x55b1e2907250_0 .net "sum", 31 0, L_0x55b1e2a0d4e0;  1 drivers
v0x55b1e2906f40_0 .net "wgt", 7 0, L_0x55b1e2a0d7e0;  1 drivers
L_0x55b1e2a0d260 .extend/s 32, L_0x55b1e2a0d620;
L_0x55b1e2a0d300 .extend/s 32, L_0x55b1e2a0d7e0;
L_0x55b1e2a0d3a0 .arith/mult 32, L_0x55b1e2a0d260, L_0x55b1e2a0d300;
L_0x55b1e2a0d4e0 .arith/sum 32, L_0x55b1e2a0d3a0, L_0x55b1e2a0d8d0;
S_0x55b1e2844110 .scope generate, "U_MAC[9]" "U_MAC[9]" 5 58, 5 58 0, S_0x55b1e2874bd0;
 .timescale 0 0;
P_0x55b1e2909290 .param/l "i" 0 5 58, +C4<01001>;
S_0x55b1e2846060 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2844110;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2906600 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2906640 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2906680 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2905300_0 .net/s "a", 31 0, L_0x55b1e2a0da50;  1 drivers
v0x55b1e2904ff0_0 .net "acc", 31 0, L_0x55b1e2a0e0e0;  1 drivers
v0x55b1e29046b0_0 .net/s "b", 31 0, L_0x55b1e2a0daf0;  1 drivers
v0x55b1e2903ed0_0 .net/s "c", 31 0, L_0x55b1e2a0e0e0;  alias, 1 drivers
v0x55b1e29033b0_0 .net "inp", 7 0, L_0x55b1e2a0de10;  1 drivers
v0x55b1e29030a0_0 .net/s "mul", 31 0, L_0x55b1e2a0db90;  1 drivers
v0x55b1e2902760_0 .net "sum", 31 0, L_0x55b1e2a0dcd0;  1 drivers
v0x55b1e2901f80_0 .net "wgt", 7 0, L_0x55b1e2a0df00;  1 drivers
L_0x55b1e2a0da50 .extend/s 32, L_0x55b1e2a0de10;
L_0x55b1e2a0daf0 .extend/s 32, L_0x55b1e2a0df00;
L_0x55b1e2a0db90 .arith/mult 32, L_0x55b1e2a0da50, L_0x55b1e2a0daf0;
L_0x55b1e2a0dcd0 .arith/sum 32, L_0x55b1e2a0db90, L_0x55b1e2a0e0e0;
S_0x55b1e2847fb0 .scope generate, "U_MAC[10]" "U_MAC[10]" 5 58, 5 58 0, S_0x55b1e2874bd0;
 .timescale 0 0;
P_0x55b1e2905400 .param/l "i" 0 5 58, +C4<01010>;
S_0x55b1e2849f00 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2847fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2901460 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29014a0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29014e0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29011c0_0 .net/s "a", 31 0, L_0x55b1e2a0e180;  1 drivers
v0x55b1e2900810_0 .net "acc", 31 0, L_0x55b1e2a0e820;  1 drivers
v0x55b1e2900030_0 .net/s "b", 31 0, L_0x55b1e2a0e220;  1 drivers
v0x55b1e28ff510_0 .net/s "c", 31 0, L_0x55b1e2a0e820;  alias, 1 drivers
v0x55b1e28ff200_0 .net "inp", 7 0, L_0x55b1e2a0e540;  1 drivers
v0x55b1e28ff2c0_0 .net/s "mul", 31 0, L_0x55b1e2a0e2c0;  1 drivers
v0x55b1e28fe8c0_0 .net "sum", 31 0, L_0x55b1e2a0e400;  1 drivers
v0x55b1e28fe0e0_0 .net "wgt", 7 0, L_0x55b1e2a0e730;  1 drivers
L_0x55b1e2a0e180 .extend/s 32, L_0x55b1e2a0e540;
L_0x55b1e2a0e220 .extend/s 32, L_0x55b1e2a0e730;
L_0x55b1e2a0e2c0 .arith/mult 32, L_0x55b1e2a0e180, L_0x55b1e2a0e220;
L_0x55b1e2a0e400 .arith/sum 32, L_0x55b1e2a0e2c0, L_0x55b1e2a0e820;
S_0x55b1e284be50 .scope generate, "U_MAC[11]" "U_MAC[11]" 5 58, 5 58 0, S_0x55b1e2874bd0;
 .timescale 0 0;
P_0x55b1e29008f0 .param/l "i" 0 5 58, +C4<01011>;
S_0x55b1e284dda0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e284be50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28fd610 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28fd650 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28fd690 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28fca10_0 .net/s "a", 31 0, L_0x55b1e2a0e9d0;  1 drivers
v0x55b1e28fc190_0 .net "acc", 31 0, L_0x55b1e2a0f090;  1 drivers
v0x55b1e28fc250_0 .net/s "b", 31 0, L_0x55b1e2a0ea70;  1 drivers
v0x55b1e28fb6c0_0 .net/s "c", 31 0, L_0x55b1e2a0f090;  alias, 1 drivers
v0x55b1e28fb360_0 .net "inp", 7 0, L_0x55b1e2a0ed90;  1 drivers
v0x55b1e28faa20_0 .net/s "mul", 31 0, L_0x55b1e2a0eb10;  1 drivers
v0x55b1e28fa240_0 .net "sum", 31 0, L_0x55b1e2a0ec50;  1 drivers
v0x55b1e28f9720_0 .net "wgt", 7 0, L_0x55b1e2a0ee80;  1 drivers
L_0x55b1e2a0e9d0 .extend/s 32, L_0x55b1e2a0ed90;
L_0x55b1e2a0ea70 .extend/s 32, L_0x55b1e2a0ee80;
L_0x55b1e2a0eb10 .arith/mult 32, L_0x55b1e2a0e9d0, L_0x55b1e2a0ea70;
L_0x55b1e2a0ec50 .arith/sum 32, L_0x55b1e2a0eb10, L_0x55b1e2a0f090;
S_0x55b1e284fcf0 .scope generate, "U_MAC[12]" "U_MAC[12]" 5 58, 5 58 0, S_0x55b1e2874bd0;
 .timescale 0 0;
P_0x55b1e28fab00 .param/l "i" 0 5 58, +C4<01100>;
S_0x55b1e28421c0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e284fcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28f9480 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28f94c0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28f9500 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28f8390_0 .net/s "a", 31 0, L_0x55b1e2a0f130;  1 drivers
v0x55b1e28f7810_0 .net "acc", 31 0, L_0x55b1e2a0f710;  1 drivers
v0x55b1e28f6b80_0 .net/s "b", 31 0, L_0x55b1e2a0f1d0;  1 drivers
v0x55b1e28f63a0_0 .net/s "c", 31 0, L_0x55b1e2a0f710;  alias, 1 drivers
v0x55b1e28f58c0_0 .net "inp", 7 0, L_0x55b1e2a0f4f0;  1 drivers
v0x55b1e28f4690_0 .net/s "mul", 31 0, L_0x55b1e2a0f270;  1 drivers
v0x55b1e28f2af0_0 .net "sum", 31 0, L_0x55b1e2a0f3b0;  1 drivers
v0x55b1e28f2310_0 .net "wgt", 7 0, L_0x55b1e2a0ef70;  1 drivers
L_0x55b1e2a0f130 .extend/s 32, L_0x55b1e2a0f4f0;
L_0x55b1e2a0f1d0 .extend/s 32, L_0x55b1e2a0ef70;
L_0x55b1e2a0f270 .arith/mult 32, L_0x55b1e2a0f130, L_0x55b1e2a0f1d0;
L_0x55b1e2a0f3b0 .arith/sum 32, L_0x55b1e2a0f270, L_0x55b1e2a0f710;
S_0x55b1e2836820 .scope generate, "U_MAC[13]" "U_MAC[13]" 5 58, 5 58 0, S_0x55b1e2874bd0;
 .timescale 0 0;
P_0x55b1e28f6c90 .param/l "i" 0 5 58, +C4<01101>;
S_0x55b1e2836b50 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2836820;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28f1810 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28f1850 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28f1890 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28f1450_0 .net/s "a", 31 0, L_0x55b1e2a0f8f0;  1 drivers
v0x55b1e28ef480_0 .net "acc", 31 0, L_0x55b1e2a0ffe0;  1 drivers
v0x55b1e28ef150_0 .net/s "b", 31 0, L_0x55b1e2a0f990;  1 drivers
v0x55b1e28ee810_0 .net/s "c", 31 0, L_0x55b1e2a0ffe0;  alias, 1 drivers
v0x55b1e28ee030_0 .net "inp", 7 0, L_0x55b1e2a0fcb0;  1 drivers
v0x55b1e28ed510_0 .net/s "mul", 31 0, L_0x55b1e2a0fa30;  1 drivers
v0x55b1e28ed200_0 .net "sum", 31 0, L_0x55b1e2a0fb70;  1 drivers
v0x55b1e28ec8c0_0 .net "wgt", 7 0, L_0x55b1e2a0fda0;  1 drivers
L_0x55b1e2a0f8f0 .extend/s 32, L_0x55b1e2a0fcb0;
L_0x55b1e2a0f990 .extend/s 32, L_0x55b1e2a0fda0;
L_0x55b1e2a0fa30 .arith/mult 32, L_0x55b1e2a0f8f0, L_0x55b1e2a0f990;
L_0x55b1e2a0fb70 .arith/sum 32, L_0x55b1e2a0fa30, L_0x55b1e2a0ffe0;
S_0x55b1e2838530 .scope generate, "U_MAC[14]" "U_MAC[14]" 5 58, 5 58 0, S_0x55b1e2874bd0;
 .timescale 0 0;
P_0x55b1e28ef240 .param/l "i" 0 5 58, +C4<01110>;
S_0x55b1e283a480 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2838530;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28ec0e0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28ec120 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28ec160 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28eb2b0_0 .net/s "a", 31 0, L_0x55b1e2a10080;  1 drivers
v0x55b1e28ea970_0 .net "acc", 31 0, L_0x55b1e2a10780;  1 drivers
v0x55b1e28ea190_0 .net/s "b", 31 0, L_0x55b1e2a10120;  1 drivers
v0x55b1e28e9670_0 .net/s "c", 31 0, L_0x55b1e2a10780;  alias, 1 drivers
v0x55b1e28e9360_0 .net "inp", 7 0, L_0x55b1e2a10440;  1 drivers
v0x55b1e28e9420_0 .net/s "mul", 31 0, L_0x55b1e2a101c0;  1 drivers
v0x55b1e28e8a20_0 .net "sum", 31 0, L_0x55b1e2a10300;  1 drivers
v0x55b1e28e8240_0 .net "wgt", 7 0, L_0x55b1e2a10690;  1 drivers
L_0x55b1e2a10080 .extend/s 32, L_0x55b1e2a10440;
L_0x55b1e2a10120 .extend/s 32, L_0x55b1e2a10690;
L_0x55b1e2a101c0 .arith/mult 32, L_0x55b1e2a10080, L_0x55b1e2a10120;
L_0x55b1e2a10300 .arith/sum 32, L_0x55b1e2a101c0, L_0x55b1e2a10780;
S_0x55b1e283c3d0 .scope generate, "U_MAC[15]" "U_MAC[15]" 5 58, 5 58 0, S_0x55b1e2874bd0;
 .timescale 0 0;
P_0x55b1e28ea280 .param/l "i" 0 5 58, +C4<01111>;
S_0x55b1e283e320 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e283c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28e7720 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28e7760 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28e77a0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28e6ad0_0 .net/s "a", 31 0, L_0x55b1e2a10990;  1 drivers
v0x55b1e28e62f0_0 .net "acc", 31 0, L_0x55b1e2a112c0;  1 drivers
v0x55b1e28e57d0_0 .net/s "b", 31 0, L_0x55b1e2a10a30;  1 drivers
v0x55b1e28e54c0_0 .net/s "c", 31 0, L_0x55b1e2a112c0;  alias, 1 drivers
v0x55b1e28e4b80_0 .net "inp", 7 0, L_0x55b1e2a10d50;  1 drivers
v0x55b1e28e43a0_0 .net/s "mul", 31 0, L_0x55b1e2a10ad0;  1 drivers
v0x55b1e28e3880_0 .net "sum", 31 0, L_0x55b1e2a10c10;  1 drivers
v0x55b1e28e3570_0 .net "wgt", 7 0, L_0x55b1e2a10e40;  1 drivers
L_0x55b1e2a10990 .extend/s 32, L_0x55b1e2a10d50;
L_0x55b1e2a10a30 .extend/s 32, L_0x55b1e2a10e40;
L_0x55b1e2a10ad0 .arith/mult 32, L_0x55b1e2a10990, L_0x55b1e2a10a30;
L_0x55b1e2a10c10 .arith/sum 32, L_0x55b1e2a10ad0, L_0x55b1e2a112c0;
S_0x55b1e2840270 .scope generate, "U_Systolic_Array[6]" "U_Systolic_Array[6]" 4 20, 4 20 0, S_0x55b1e2679db0;
 .timescale 0 0;
P_0x55b1e28e63d0 .param/l "i" 0 4 20, +C4<0110>;
S_0x55b1e2835570 .scope generate, "ROW_DSP" "ROW_DSP" 4 21, 4 21 0, S_0x55b1e2840270;
 .timescale 0 0;
S_0x55b1e282a3d0 .scope module, "DSP" "systolic_row_dsp" 4 49, 5 37 0, S_0x55b1e2835570;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "i_row";
    .port_info 1 /INPUT 128 "w_row";
    .port_info 2 /INPUT 32 "a_ele";
    .port_info 3 /OUTPUT 32 "o_ele";
P_0x55b1e28316c0 .param/l "ACC_DEPTH" 0 5 43, +C4<00000000000000000000000000010000>;
P_0x55b1e2831700 .param/l "ACC_WIDTH" 0 5 40, +C4<00000000000000000000000000100000>;
P_0x55b1e2831740 .param/l "A_T_WIDTH" 0 5 46, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e2831780 .param/l "BLOCK_IN" 0 5 47, +C4<00000000000000000000000000010000>;
P_0x55b1e28317c0 .param/l "INP_DEPTH" 0 5 41, +C4<00000000000000000000000000010000>;
P_0x55b1e2831800 .param/l "INP_WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
P_0x55b1e2831840 .param/l "I_T_WIDTH" 0 5 44, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e2831880 .param/l "WGT_DEPTH" 0 5 42, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e28318c0 .param/l "WGT_WIDTH" 0 5 39, +C4<00000000000000000000000000001000>;
P_0x55b1e2831900 .param/l "W_T_WIDTH" 0 5 45, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e288a4e0_0 .net "a_ele", 31 0, L_0x55b1e2a1a1c0;  1 drivers
v0x55b1e288a1d0_0 .net "i_row", 127 0, v0x55b1e29df9d0_0;  alias, 1 drivers
v0x55b1e288a290_0 .net "o_ele", 31 0, L_0x55b1e2a1a080;  1 drivers
v0x55b1e2889890_0 .net "sum", 511 0, L_0x55b1e2a19740;  1 drivers
v0x55b1e28890b0_0 .net "w_row", 127 0, L_0x55b1e2a1a120;  1 drivers
L_0x55b1e2a12120 .part v0x55b1e29df9d0_0, 0, 8;
L_0x55b1e2a12210 .part L_0x55b1e2a1a120, 0, 8;
L_0x55b1e2a126c0 .part v0x55b1e29df9d0_0, 8, 8;
L_0x55b1e2a127b0 .part L_0x55b1e2a1a120, 8, 8;
L_0x55b1e2a128f0 .part L_0x55b1e2a19740, 0, 32;
L_0x55b1e2a12d50 .part v0x55b1e29df9d0_0, 16, 8;
L_0x55b1e2a12e40 .part L_0x55b1e2a1a120, 16, 8;
L_0x55b1e2a12f30 .part L_0x55b1e2a19740, 32, 32;
L_0x55b1e2a13430 .part v0x55b1e29df9d0_0, 24, 8;
L_0x55b1e2a13520 .part L_0x55b1e2a1a120, 24, 8;
L_0x55b1e2a13610 .part L_0x55b1e2a19740, 64, 32;
L_0x55b1e2a139d0 .part v0x55b1e29df9d0_0, 32, 8;
L_0x55b1e2a13b30 .part L_0x55b1e2a1a120, 32, 8;
L_0x55b1e2a13c20 .part L_0x55b1e2a19740, 96, 32;
L_0x55b1e2a14030 .part v0x55b1e29df9d0_0, 40, 8;
L_0x55b1e2a14120 .part L_0x55b1e2a1a120, 40, 8;
L_0x55b1e2a142a0 .part L_0x55b1e2a19740, 128, 32;
L_0x55b1e2a14700 .part v0x55b1e29df9d0_0, 48, 8;
L_0x55b1e2a14890 .part L_0x55b1e2a1a120, 48, 8;
L_0x55b1e2a14980 .part L_0x55b1e2a19740, 160, 32;
L_0x55b1e2a14df0 .part v0x55b1e29df9d0_0, 56, 8;
L_0x55b1e2a14ee0 .part L_0x55b1e2a1a120, 56, 8;
L_0x55b1e2a14a20 .part L_0x55b1e2a19740, 192, 32;
L_0x55b1e2a15450 .part v0x55b1e29df9d0_0, 64, 8;
L_0x55b1e2a15610 .part L_0x55b1e2a1a120, 64, 8;
L_0x55b1e2a15700 .part L_0x55b1e2a19740, 224, 32;
L_0x55b1e2a15c40 .part v0x55b1e29df9d0_0, 72, 8;
L_0x55b1e2a15d30 .part L_0x55b1e2a1a120, 72, 8;
L_0x55b1e2a15f10 .part L_0x55b1e2a19740, 256, 32;
L_0x55b1e2a16370 .part v0x55b1e29df9d0_0, 80, 8;
L_0x55b1e2a16560 .part L_0x55b1e2a1a120, 80, 8;
L_0x55b1e2a16650 .part L_0x55b1e2a19740, 288, 32;
L_0x55b1e2a16bc0 .part v0x55b1e29df9d0_0, 88, 8;
L_0x55b1e2a16cb0 .part L_0x55b1e2a1a120, 88, 8;
L_0x55b1e2a16ec0 .part L_0x55b1e2a19740, 320, 32;
L_0x55b1e2a171e0 .part v0x55b1e29df9d0_0, 96, 8;
L_0x55b1e2a16da0 .part L_0x55b1e2a1a120, 96, 8;
L_0x55b1e2a173b0 .part L_0x55b1e2a19740, 352, 32;
L_0x55b1e2a17860 .part v0x55b1e29df9d0_0, 104, 8;
L_0x55b1e29f7690 .part L_0x55b1e2a1a120, 104, 8;
L_0x55b1e29f78d0 .part L_0x55b1e2a19740, 384, 32;
L_0x55b1e29f7d30 .part v0x55b1e29df9d0_0, 112, 8;
L_0x55b1e2a18ac0 .part L_0x55b1e2a1a120, 112, 8;
L_0x55b1e2a18b60 .part L_0x55b1e2a19740, 416, 32;
L_0x55b1e2a19130 .part v0x55b1e29df9d0_0, 120, 8;
L_0x55b1e2a19220 .part L_0x55b1e2a1a120, 120, 8;
L_0x55b1e2a196a0 .part L_0x55b1e2a19740, 448, 32;
LS_0x55b1e2a19740_0_0 .concat8 [ 32 32 32 32], L_0x55b1e2a12030, L_0x55b1e2a12580, L_0x55b1e2a12c10, L_0x55b1e2a132f0;
LS_0x55b1e2a19740_0_4 .concat8 [ 32 32 32 32], L_0x55b1e2a13890, L_0x55b1e2a13ef0, L_0x55b1e2a145c0, L_0x55b1e2a14cb0;
LS_0x55b1e2a19740_0_8 .concat8 [ 32 32 32 32], L_0x55b1e2a15310, L_0x55b1e2a15b00, L_0x55b1e2a16230, L_0x55b1e2a16a80;
LS_0x55b1e2a19740_0_12 .concat8 [ 32 32 32 32], L_0x55b1e2a17140, L_0x55b1e2a17720, L_0x55b1e29f7bf0, L_0x55b1e2a18ff0;
L_0x55b1e2a19740 .concat8 [ 128 128 128 128], LS_0x55b1e2a19740_0_0, LS_0x55b1e2a19740_0_4, LS_0x55b1e2a19740_0_8, LS_0x55b1e2a19740_0_12;
L_0x55b1e2a1a080 .part L_0x55b1e2a19740, 480, 32;
S_0x55b1e282c320 .scope generate, "U_MAC[0]" "U_MAC[0]" 5 58, 5 58 0, S_0x55b1e282a3d0;
 .timescale 0 0;
P_0x55b1e28df740 .param/l "i" 0 5 58, +C4<00>;
S_0x55b1e282e270 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e282c320;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28dede0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28dee20 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28dee60 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28ddb30_0 .net/s "a", 31 0, L_0x55b1e2a11e00;  1 drivers
v0x55b1e28dd780_0 .net "acc", 31 0, L_0x55b1e2a1a1c0;  alias, 1 drivers
v0x55b1e28dd840_0 .net/s "b", 31 0, L_0x55b1e2a11ea0;  1 drivers
v0x55b1e28dce90_0 .net/s "c", 31 0, L_0x55b1e2a1a1c0;  alias, 1 drivers
v0x55b1e28dc660_0 .net "inp", 7 0, L_0x55b1e2a12120;  1 drivers
v0x55b1e28dbb40_0 .net/s "mul", 31 0, L_0x55b1e2a11f40;  1 drivers
v0x55b1e28db830_0 .net "sum", 31 0, L_0x55b1e2a12030;  1 drivers
v0x55b1e28daef0_0 .net "wgt", 7 0, L_0x55b1e2a12210;  1 drivers
L_0x55b1e2a11e00 .extend/s 32, L_0x55b1e2a12120;
L_0x55b1e2a11ea0 .extend/s 32, L_0x55b1e2a12210;
L_0x55b1e2a11f40 .arith/mult 32, L_0x55b1e2a11e00, L_0x55b1e2a11ea0;
L_0x55b1e2a12030 .arith/sum 32, L_0x55b1e2a11f40, L_0x55b1e2a1a1c0;
S_0x55b1e28301c0 .scope generate, "U_MAC[1]" "U_MAC[1]" 5 58, 5 58 0, S_0x55b1e282a3d0;
 .timescale 0 0;
P_0x55b1e28dbc40 .param/l "i" 0 5 58, +C4<01>;
S_0x55b1e2832430 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28301c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28da760 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28da7a0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28da7e0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28d9980_0 .net/s "a", 31 0, L_0x55b1e2a12300;  1 drivers
v0x55b1e28d8fc0_0 .net "acc", 31 0, L_0x55b1e2a128f0;  1 drivers
v0x55b1e28d87c0_0 .net/s "b", 31 0, L_0x55b1e2a123a0;  1 drivers
v0x55b1e28d7ce0_0 .net/s "c", 31 0, L_0x55b1e2a128f0;  alias, 1 drivers
v0x55b1e28d7050_0 .net "inp", 7 0, L_0x55b1e2a126c0;  1 drivers
v0x55b1e28d6870_0 .net/s "mul", 31 0, L_0x55b1e2a12440;  1 drivers
v0x55b1e28d5d90_0 .net "sum", 31 0, L_0x55b1e2a12580;  1 drivers
v0x55b1e28d4b60_0 .net "wgt", 7 0, L_0x55b1e2a127b0;  1 drivers
L_0x55b1e2a12300 .extend/s 32, L_0x55b1e2a126c0;
L_0x55b1e2a123a0 .extend/s 32, L_0x55b1e2a127b0;
L_0x55b1e2a12440 .arith/mult 32, L_0x55b1e2a12300, L_0x55b1e2a123a0;
L_0x55b1e2a12580 .arith/sum 32, L_0x55b1e2a12440, L_0x55b1e2a128f0;
S_0x55b1e28344a0 .scope generate, "U_MAC[2]" "U_MAC[2]" 5 58, 5 58 0, S_0x55b1e282a3d0;
 .timescale 0 0;
P_0x55b1e28d88b0 .param/l "i" 0 5 58, +C4<010>;
S_0x55b1e2835260 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28344a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28d2fc0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28d3000 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28d3040 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28d1ce0_0 .net/s "a", 31 0, L_0x55b1e2a12990;  1 drivers
v0x55b1e28d1880_0 .net "acc", 31 0, L_0x55b1e2a12f30;  1 drivers
v0x55b1e28cf930_0 .net/s "b", 31 0, L_0x55b1e2a12a30;  1 drivers
v0x55b1e28cf620_0 .net/s "c", 31 0, L_0x55b1e2a12f30;  alias, 1 drivers
v0x55b1e28cece0_0 .net "inp", 7 0, L_0x55b1e2a12d50;  1 drivers
v0x55b1e28ce500_0 .net/s "mul", 31 0, L_0x55b1e2a12ad0;  1 drivers
v0x55b1e28cd9e0_0 .net "sum", 31 0, L_0x55b1e2a12c10;  1 drivers
v0x55b1e28cd6d0_0 .net "wgt", 7 0, L_0x55b1e2a12e40;  1 drivers
L_0x55b1e2a12990 .extend/s 32, L_0x55b1e2a12d50;
L_0x55b1e2a12a30 .extend/s 32, L_0x55b1e2a12e40;
L_0x55b1e2a12ad0 .arith/mult 32, L_0x55b1e2a12990, L_0x55b1e2a12a30;
L_0x55b1e2a12c10 .arith/sum 32, L_0x55b1e2a12ad0, L_0x55b1e2a12f30;
S_0x55b1e2828480 .scope generate, "U_MAC[3]" "U_MAC[3]" 5 58, 5 58 0, S_0x55b1e282a3d0;
 .timescale 0 0;
P_0x55b1e28d1de0 .param/l "i" 0 5 58, +C4<011>;
S_0x55b1e281a950 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2828480;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28ccd90 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28ccdd0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28cce10 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28cc620_0 .net/s "a", 31 0, L_0x55b1e2a13070;  1 drivers
v0x55b1e28cba90_0 .net "acc", 31 0, L_0x55b1e2a13610;  1 drivers
v0x55b1e28cbb50_0 .net/s "b", 31 0, L_0x55b1e2a13110;  1 drivers
v0x55b1e28cb7a0_0 .net/s "c", 31 0, L_0x55b1e2a13610;  alias, 1 drivers
v0x55b1e28cae40_0 .net "inp", 7 0, L_0x55b1e2a13430;  1 drivers
v0x55b1e28caf00_0 .net/s "mul", 31 0, L_0x55b1e2a131b0;  1 drivers
v0x55b1e28ca6a0_0 .net "sum", 31 0, L_0x55b1e2a132f0;  1 drivers
v0x55b1e28c9b40_0 .net "wgt", 7 0, L_0x55b1e2a13520;  1 drivers
L_0x55b1e2a13070 .extend/s 32, L_0x55b1e2a13430;
L_0x55b1e2a13110 .extend/s 32, L_0x55b1e2a13520;
L_0x55b1e2a131b0 .arith/mult 32, L_0x55b1e2a13070, L_0x55b1e2a13110;
L_0x55b1e2a132f0 .arith/sum 32, L_0x55b1e2a131b0, L_0x55b1e2a13610;
S_0x55b1e281c8a0 .scope generate, "U_MAC[4]" "U_MAC[4]" 5 58, 5 58 0, S_0x55b1e282a3d0;
 .timescale 0 0;
P_0x55b1e28c98f0 .param/l "i" 0 5 58, +C4<0100>;
S_0x55b1e281e7f0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e281c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28c8f80 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28c8fc0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28c9000 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28c7cb0_0 .net/s "a", 31 0, L_0x55b1e2a136b0;  1 drivers
v0x55b1e28c7940_0 .net "acc", 31 0, L_0x55b1e2a13c20;  1 drivers
v0x55b1e28c6fa0_0 .net/s "b", 31 0, L_0x55b1e2a13750;  1 drivers
v0x55b1e28c67c0_0 .net/s "c", 31 0, L_0x55b1e2a13c20;  alias, 1 drivers
v0x55b1e28c5ca0_0 .net "inp", 7 0, L_0x55b1e2a139d0;  1 drivers
v0x55b1e28c5990_0 .net/s "mul", 31 0, L_0x55b1e2a137f0;  1 drivers
v0x55b1e28c5050_0 .net "sum", 31 0, L_0x55b1e2a13890;  1 drivers
v0x55b1e28c4870_0 .net "wgt", 7 0, L_0x55b1e2a13b30;  1 drivers
L_0x55b1e2a136b0 .extend/s 32, L_0x55b1e2a139d0;
L_0x55b1e2a13750 .extend/s 32, L_0x55b1e2a13b30;
L_0x55b1e2a137f0 .arith/mult 32, L_0x55b1e2a136b0, L_0x55b1e2a13750;
L_0x55b1e2a13890 .arith/sum 32, L_0x55b1e2a137f0, L_0x55b1e2a13c20;
S_0x55b1e2820740 .scope generate, "U_MAC[5]" "U_MAC[5]" 5 58, 5 58 0, S_0x55b1e282a3d0;
 .timescale 0 0;
P_0x55b1e28c68d0 .param/l "i" 0 5 58, +C4<0101>;
S_0x55b1e2822690 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2820740;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28c3d50 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28c3d90 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28c3dd0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28c3100_0 .net/s "a", 31 0, L_0x55b1e2a13cc0;  1 drivers
v0x55b1e28c2920_0 .net "acc", 31 0, L_0x55b1e2a142a0;  1 drivers
v0x55b1e28c1e00_0 .net/s "b", 31 0, L_0x55b1e2a13d60;  1 drivers
v0x55b1e28c1af0_0 .net/s "c", 31 0, L_0x55b1e2a142a0;  alias, 1 drivers
v0x55b1e28c11b0_0 .net "inp", 7 0, L_0x55b1e2a14030;  1 drivers
v0x55b1e28c09d0_0 .net/s "mul", 31 0, L_0x55b1e2a13e00;  1 drivers
v0x55b1e28bfeb0_0 .net "sum", 31 0, L_0x55b1e2a13ef0;  1 drivers
v0x55b1e28bfba0_0 .net "wgt", 7 0, L_0x55b1e2a14120;  1 drivers
L_0x55b1e2a13cc0 .extend/s 32, L_0x55b1e2a14030;
L_0x55b1e2a13d60 .extend/s 32, L_0x55b1e2a14120;
L_0x55b1e2a13e00 .arith/mult 32, L_0x55b1e2a13cc0, L_0x55b1e2a13d60;
L_0x55b1e2a13ef0 .arith/sum 32, L_0x55b1e2a13e00, L_0x55b1e2a142a0;
S_0x55b1e28245e0 .scope generate, "U_MAC[6]" "U_MAC[6]" 5 58, 5 58 0, S_0x55b1e282a3d0;
 .timescale 0 0;
P_0x55b1e28c3200 .param/l "i" 0 5 58, +C4<0110>;
S_0x55b1e2826530 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28245e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28bf260 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28bf2a0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28bf2e0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28beaf0_0 .net/s "a", 31 0, L_0x55b1e2a14340;  1 drivers
v0x55b1e28bdf60_0 .net "acc", 31 0, L_0x55b1e2a14980;  1 drivers
v0x55b1e28be020_0 .net/s "b", 31 0, L_0x55b1e2a143e0;  1 drivers
v0x55b1e28bdca0_0 .net/s "c", 31 0, L_0x55b1e2a14980;  alias, 1 drivers
v0x55b1e28bd310_0 .net "inp", 7 0, L_0x55b1e2a14700;  1 drivers
v0x55b1e28bcb30_0 .net/s "mul", 31 0, L_0x55b1e2a14480;  1 drivers
v0x55b1e28bc010_0 .net "sum", 31 0, L_0x55b1e2a145c0;  1 drivers
v0x55b1e28bbd00_0 .net "wgt", 7 0, L_0x55b1e2a14890;  1 drivers
L_0x55b1e2a14340 .extend/s 32, L_0x55b1e2a14700;
L_0x55b1e2a143e0 .extend/s 32, L_0x55b1e2a14890;
L_0x55b1e2a14480 .arith/mult 32, L_0x55b1e2a14340, L_0x55b1e2a143e0;
L_0x55b1e2a145c0 .arith/sum 32, L_0x55b1e2a14480, L_0x55b1e2a14980;
S_0x55b1e2818a00 .scope generate, "U_MAC[7]" "U_MAC[7]" 5 58, 5 58 0, S_0x55b1e282a3d0;
 .timescale 0 0;
P_0x55b1e28bcc10 .param/l "i" 0 5 58, +C4<0111>;
S_0x55b1e280e710 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2818a00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28bb430 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28bb470 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28bb4b0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28ba160_0 .net/s "a", 31 0, L_0x55b1e2a147f0;  1 drivers
v0x55b1e28b9df0_0 .net "acc", 31 0, L_0x55b1e2a14a20;  1 drivers
v0x55b1e28b9470_0 .net/s "b", 31 0, L_0x55b1e2a14ad0;  1 drivers
v0x55b1e28b8c90_0 .net/s "c", 31 0, L_0x55b1e2a14a20;  alias, 1 drivers
v0x55b1e28b81b0_0 .net "inp", 7 0, L_0x55b1e2a14df0;  1 drivers
v0x55b1e28b7520_0 .net/s "mul", 31 0, L_0x55b1e2a14b70;  1 drivers
v0x55b1e28b6d40_0 .net "sum", 31 0, L_0x55b1e2a14cb0;  1 drivers
v0x55b1e28b6260_0 .net "wgt", 7 0, L_0x55b1e2a14ee0;  1 drivers
L_0x55b1e2a147f0 .extend/s 32, L_0x55b1e2a14df0;
L_0x55b1e2a14ad0 .extend/s 32, L_0x55b1e2a14ee0;
L_0x55b1e2a14b70 .arith/mult 32, L_0x55b1e2a147f0, L_0x55b1e2a14ad0;
L_0x55b1e2a14cb0 .arith/sum 32, L_0x55b1e2a14b70, L_0x55b1e2a14a20;
S_0x55b1e2810660 .scope generate, "U_MAC[8]" "U_MAC[8]" 5 58, 5 58 0, S_0x55b1e282a3d0;
 .timescale 0 0;
P_0x55b1e28c98a0 .param/l "i" 0 5 58, +C4<01000>;
S_0x55b1e2814970 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2810660;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28b5030 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28b5070 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28b50b0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28b2d20_0 .net/s "a", 31 0, L_0x55b1e2a15090;  1 drivers
v0x55b1e28b21b0_0 .net "acc", 31 0, L_0x55b1e2a15700;  1 drivers
v0x55b1e28b1d50_0 .net/s "b", 31 0, L_0x55b1e2a15130;  1 drivers
v0x55b1e28b1e10_0 .net/s "c", 31 0, L_0x55b1e2a15700;  alias, 1 drivers
v0x55b1e28afe00_0 .net "inp", 7 0, L_0x55b1e2a15450;  1 drivers
v0x55b1e28afaf0_0 .net/s "mul", 31 0, L_0x55b1e2a151d0;  1 drivers
v0x55b1e28af1b0_0 .net "sum", 31 0, L_0x55b1e2a15310;  1 drivers
v0x55b1e28ae9d0_0 .net "wgt", 7 0, L_0x55b1e2a15610;  1 drivers
L_0x55b1e2a15090 .extend/s 32, L_0x55b1e2a15450;
L_0x55b1e2a15130 .extend/s 32, L_0x55b1e2a15610;
L_0x55b1e2a151d0 .arith/mult 32, L_0x55b1e2a15090, L_0x55b1e2a15130;
L_0x55b1e2a15310 .arith/sum 32, L_0x55b1e2a151d0, L_0x55b1e2a15700;
S_0x55b1e2815730 .scope generate, "U_MAC[9]" "U_MAC[9]" 5 58, 5 58 0, S_0x55b1e282a3d0;
 .timescale 0 0;
P_0x55b1e28afbd0 .param/l "i" 0 5 58, +C4<01001>;
S_0x55b1e2815a40 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2815730;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28adf20 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28adf60 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28adfa0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28ad300_0 .net/s "a", 31 0, L_0x55b1e2a15880;  1 drivers
v0x55b1e28aca80_0 .net "acc", 31 0, L_0x55b1e2a15f10;  1 drivers
v0x55b1e28abf60_0 .net/s "b", 31 0, L_0x55b1e2a15920;  1 drivers
v0x55b1e28abc50_0 .net/s "c", 31 0, L_0x55b1e2a15f10;  alias, 1 drivers
v0x55b1e28ab310_0 .net "inp", 7 0, L_0x55b1e2a15c40;  1 drivers
v0x55b1e28aab30_0 .net/s "mul", 31 0, L_0x55b1e2a159c0;  1 drivers
v0x55b1e28aa010_0 .net "sum", 31 0, L_0x55b1e2a15b00;  1 drivers
v0x55b1e28a9d00_0 .net "wgt", 7 0, L_0x55b1e2a15d30;  1 drivers
L_0x55b1e2a15880 .extend/s 32, L_0x55b1e2a15c40;
L_0x55b1e2a15920 .extend/s 32, L_0x55b1e2a15d30;
L_0x55b1e2a159c0 .arith/mult 32, L_0x55b1e2a15880, L_0x55b1e2a15920;
L_0x55b1e2a15b00 .arith/sum 32, L_0x55b1e2a159c0, L_0x55b1e2a15f10;
S_0x55b1e2816cf0 .scope generate, "U_MAC[10]" "U_MAC[10]" 5 58, 5 58 0, S_0x55b1e282a3d0;
 .timescale 0 0;
P_0x55b1e28ac070 .param/l "i" 0 5 58, +C4<01010>;
S_0x55b1e2817020 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2816cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28a93c0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28a9400 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28a9440 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28a8c80_0 .net/s "a", 31 0, L_0x55b1e2a15fb0;  1 drivers
v0x55b1e28a80e0_0 .net "acc", 31 0, L_0x55b1e2a16650;  1 drivers
v0x55b1e28a7db0_0 .net/s "b", 31 0, L_0x55b1e2a16050;  1 drivers
v0x55b1e28a7470_0 .net/s "c", 31 0, L_0x55b1e2a16650;  alias, 1 drivers
v0x55b1e28a6c90_0 .net "inp", 7 0, L_0x55b1e2a16370;  1 drivers
v0x55b1e28a6170_0 .net/s "mul", 31 0, L_0x55b1e2a160f0;  1 drivers
v0x55b1e28a5e60_0 .net "sum", 31 0, L_0x55b1e2a16230;  1 drivers
v0x55b1e28a5520_0 .net "wgt", 7 0, L_0x55b1e2a16560;  1 drivers
L_0x55b1e2a15fb0 .extend/s 32, L_0x55b1e2a16370;
L_0x55b1e2a16050 .extend/s 32, L_0x55b1e2a16560;
L_0x55b1e2a160f0 .arith/mult 32, L_0x55b1e2a15fb0, L_0x55b1e2a16050;
L_0x55b1e2a16230 .arith/sum 32, L_0x55b1e2a160f0, L_0x55b1e2a16650;
S_0x55b1e280c7c0 .scope generate, "U_MAC[11]" "U_MAC[11]" 5 58, 5 58 0, S_0x55b1e282a3d0;
 .timescale 0 0;
P_0x55b1e28a7ea0 .param/l "i" 0 5 58, +C4<01011>;
S_0x55b1e27fec90 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e280c7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28a4d40 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28a4d80 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28a4dc0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28a3f10_0 .net/s "a", 31 0, L_0x55b1e2a16800;  1 drivers
v0x55b1e28a35d0_0 .net "acc", 31 0, L_0x55b1e2a16ec0;  1 drivers
v0x55b1e28a2df0_0 .net/s "b", 31 0, L_0x55b1e2a168a0;  1 drivers
v0x55b1e28a22d0_0 .net/s "c", 31 0, L_0x55b1e2a16ec0;  alias, 1 drivers
v0x55b1e28a1fc0_0 .net "inp", 7 0, L_0x55b1e2a16bc0;  1 drivers
v0x55b1e28a2080_0 .net/s "mul", 31 0, L_0x55b1e2a16940;  1 drivers
v0x55b1e28a1680_0 .net "sum", 31 0, L_0x55b1e2a16a80;  1 drivers
v0x55b1e28a0ea0_0 .net "wgt", 7 0, L_0x55b1e2a16cb0;  1 drivers
L_0x55b1e2a16800 .extend/s 32, L_0x55b1e2a16bc0;
L_0x55b1e2a168a0 .extend/s 32, L_0x55b1e2a16cb0;
L_0x55b1e2a16940 .arith/mult 32, L_0x55b1e2a16800, L_0x55b1e2a168a0;
L_0x55b1e2a16a80 .arith/sum 32, L_0x55b1e2a16940, L_0x55b1e2a16ec0;
S_0x55b1e2800be0 .scope generate, "U_MAC[12]" "U_MAC[12]" 5 58, 5 58 0, S_0x55b1e282a3d0;
 .timescale 0 0;
P_0x55b1e28a2ee0 .param/l "i" 0 5 58, +C4<01100>;
S_0x55b1e2802b30 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2800be0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28a0380 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28a03c0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28a0400 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e289f730_0 .net/s "a", 31 0, L_0x55b1e2a16f60;  1 drivers
v0x55b1e289ef50_0 .net "acc", 31 0, L_0x55b1e2a173b0;  1 drivers
v0x55b1e289e430_0 .net/s "b", 31 0, L_0x55b1e2a17000;  1 drivers
v0x55b1e289e120_0 .net/s "c", 31 0, L_0x55b1e2a173b0;  alias, 1 drivers
v0x55b1e289d7e0_0 .net "inp", 7 0, L_0x55b1e2a171e0;  1 drivers
v0x55b1e289d000_0 .net/s "mul", 31 0, L_0x55b1e2a170a0;  1 drivers
v0x55b1e289c4e0_0 .net "sum", 31 0, L_0x55b1e2a17140;  1 drivers
v0x55b1e289c1d0_0 .net "wgt", 7 0, L_0x55b1e2a16da0;  1 drivers
L_0x55b1e2a16f60 .extend/s 32, L_0x55b1e2a171e0;
L_0x55b1e2a17000 .extend/s 32, L_0x55b1e2a16da0;
L_0x55b1e2a170a0 .arith/mult 32, L_0x55b1e2a16f60, L_0x55b1e2a17000;
L_0x55b1e2a17140 .arith/sum 32, L_0x55b1e2a170a0, L_0x55b1e2a173b0;
S_0x55b1e2804a80 .scope generate, "U_MAC[13]" "U_MAC[13]" 5 58, 5 58 0, S_0x55b1e282a3d0;
 .timescale 0 0;
P_0x55b1e289f830 .param/l "i" 0 5 58, +C4<01101>;
S_0x55b1e28069d0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2804a80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e289b890 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e289b8d0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e289b910 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e289b120_0 .net/s "a", 31 0, L_0x55b1e2a17280;  1 drivers
v0x55b1e289a590_0 .net "acc", 31 0, L_0x55b1e29f78d0;  1 drivers
v0x55b1e289a280_0 .net/s "b", 31 0, L_0x55b1e2a17590;  1 drivers
v0x55b1e2899940_0 .net/s "c", 31 0, L_0x55b1e29f78d0;  alias, 1 drivers
v0x55b1e2899160_0 .net "inp", 7 0, L_0x55b1e2a17860;  1 drivers
v0x55b1e2899220_0 .net/s "mul", 31 0, L_0x55b1e2a17630;  1 drivers
v0x55b1e2898680_0 .net "sum", 31 0, L_0x55b1e2a17720;  1 drivers
v0x55b1e28979f0_0 .net "wgt", 7 0, L_0x55b1e29f7690;  1 drivers
L_0x55b1e2a17280 .extend/s 32, L_0x55b1e2a17860;
L_0x55b1e2a17590 .extend/s 32, L_0x55b1e29f7690;
L_0x55b1e2a17630 .arith/mult 32, L_0x55b1e2a17280, L_0x55b1e2a17590;
L_0x55b1e2a17720 .arith/sum 32, L_0x55b1e2a17630, L_0x55b1e29f78d0;
S_0x55b1e2808920 .scope generate, "U_MAC[14]" "U_MAC[14]" 5 58, 5 58 0, S_0x55b1e282a3d0;
 .timescale 0 0;
P_0x55b1e289a670 .param/l "i" 0 5 58, +C4<01110>;
S_0x55b1e280a870 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2808920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2897260 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28972a0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28972e0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28955a0_0 .net/s "a", 31 0, L_0x55b1e29f7970;  1 drivers
v0x55b1e2893960_0 .net "acc", 31 0, L_0x55b1e2a18b60;  1 drivers
v0x55b1e2893a20_0 .net/s "b", 31 0, L_0x55b1e29f7a10;  1 drivers
v0x55b1e28931d0_0 .net/s "c", 31 0, L_0x55b1e2a18b60;  alias, 1 drivers
v0x55b1e2892680_0 .net "inp", 7 0, L_0x55b1e29f7d30;  1 drivers
v0x55b1e2892220_0 .net/s "mul", 31 0, L_0x55b1e29f7ab0;  1 drivers
v0x55b1e28902d0_0 .net "sum", 31 0, L_0x55b1e29f7bf0;  1 drivers
v0x55b1e288ffc0_0 .net "wgt", 7 0, L_0x55b1e2a18ac0;  1 drivers
L_0x55b1e29f7970 .extend/s 32, L_0x55b1e29f7d30;
L_0x55b1e29f7a10 .extend/s 32, L_0x55b1e2a18ac0;
L_0x55b1e29f7ab0 .arith/mult 32, L_0x55b1e29f7970, L_0x55b1e29f7a10;
L_0x55b1e29f7bf0 .arith/sum 32, L_0x55b1e29f7ab0, L_0x55b1e2a18b60;
S_0x55b1e27fcd40 .scope generate, "U_MAC[15]" "U_MAC[15]" 5 58, 5 58 0, S_0x55b1e282a3d0;
 .timescale 0 0;
P_0x55b1e2892300 .param/l "i" 0 5 58, +C4<01111>;
S_0x55b1e27f4e10 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27fcd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e288f6f0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e288f730 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e288f770 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e288e420_0 .net/s "a", 31 0, L_0x55b1e2a18d70;  1 drivers
v0x55b1e288e070_0 .net "acc", 31 0, L_0x55b1e2a196a0;  1 drivers
v0x55b1e288d730_0 .net/s "b", 31 0, L_0x55b1e2a18e10;  1 drivers
v0x55b1e288cf50_0 .net/s "c", 31 0, L_0x55b1e2a196a0;  alias, 1 drivers
v0x55b1e288c430_0 .net "inp", 7 0, L_0x55b1e2a19130;  1 drivers
v0x55b1e288c120_0 .net/s "mul", 31 0, L_0x55b1e2a18eb0;  1 drivers
v0x55b1e288b7e0_0 .net "sum", 31 0, L_0x55b1e2a18ff0;  1 drivers
v0x55b1e288b000_0 .net "wgt", 7 0, L_0x55b1e2a19220;  1 drivers
L_0x55b1e2a18d70 .extend/s 32, L_0x55b1e2a19130;
L_0x55b1e2a18e10 .extend/s 32, L_0x55b1e2a19220;
L_0x55b1e2a18eb0 .arith/mult 32, L_0x55b1e2a18d70, L_0x55b1e2a18e10;
L_0x55b1e2a18ff0 .arith/sum 32, L_0x55b1e2a18eb0, L_0x55b1e2a196a0;
S_0x55b1e27f5bd0 .scope generate, "U_Systolic_Array[7]" "U_Systolic_Array[7]" 4 20, 4 20 0, S_0x55b1e2679db0;
 .timescale 0 0;
P_0x55b1e288e150 .param/l "i" 0 4 20, +C4<0111>;
S_0x55b1e27f5ee0 .scope generate, "ROW_DSP" "ROW_DSP" 4 21, 4 21 0, S_0x55b1e27f5bd0;
 .timescale 0 0;
S_0x55b1e27f7190 .scope module, "DSP" "systolic_row_dsp" 4 49, 5 37 0, S_0x55b1e27f5ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "i_row";
    .port_info 1 /INPUT 128 "w_row";
    .port_info 2 /INPUT 32 "a_ele";
    .port_info 3 /OUTPUT 32 "o_ele";
P_0x55b1e28511f0 .param/l "ACC_DEPTH" 0 5 43, +C4<00000000000000000000000000010000>;
P_0x55b1e2851230 .param/l "ACC_WIDTH" 0 5 40, +C4<00000000000000000000000000100000>;
P_0x55b1e2851270 .param/l "A_T_WIDTH" 0 5 46, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e28512b0 .param/l "BLOCK_IN" 0 5 47, +C4<00000000000000000000000000010000>;
P_0x55b1e28512f0 .param/l "INP_DEPTH" 0 5 41, +C4<00000000000000000000000000010000>;
P_0x55b1e2851330 .param/l "INP_WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
P_0x55b1e2851370 .param/l "I_T_WIDTH" 0 5 44, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e28513b0 .param/l "WGT_DEPTH" 0 5 42, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e28513f0 .param/l "WGT_WIDTH" 0 5 39, +C4<00000000000000000000000000001000>;
P_0x55b1e2851430 .param/l "W_T_WIDTH" 0 5 45, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e2833ff0_0 .net "a_ele", 31 0, L_0x55b1e2a21610;  1 drivers
v0x55b1e28334f0_0 .net "i_row", 127 0, v0x55b1e29df9d0_0;  alias, 1 drivers
v0x55b1e28335b0_0 .net "o_ele", 31 0, L_0x55b1e2a20ce0;  1 drivers
v0x55b1e2833090_0 .net "sum", 511 0, L_0x55b1e2a205f0;  1 drivers
v0x55b1e2831140_0 .net "w_row", 127 0, L_0x55b1e2a20d80;  1 drivers
L_0x55b1e2a1a600 .part v0x55b1e29df9d0_0, 0, 8;
L_0x55b1e2a1a6f0 .part L_0x55b1e2a20d80, 0, 8;
L_0x55b1e2a1aba0 .part v0x55b1e29df9d0_0, 8, 8;
L_0x55b1e2a1ac90 .part L_0x55b1e2a20d80, 8, 8;
L_0x55b1e2a1add0 .part L_0x55b1e2a205f0, 0, 32;
L_0x55b1e2a1b230 .part v0x55b1e29df9d0_0, 16, 8;
L_0x55b1e2a1b320 .part L_0x55b1e2a20d80, 16, 8;
L_0x55b1e2a1b410 .part L_0x55b1e2a205f0, 32, 32;
L_0x55b1e2a1b910 .part v0x55b1e29df9d0_0, 24, 8;
L_0x55b1e2a1ba00 .part L_0x55b1e2a20d80, 24, 8;
L_0x55b1e2a1bb50 .part L_0x55b1e2a205f0, 64, 32;
L_0x55b1e2a1bf10 .part v0x55b1e29df9d0_0, 32, 8;
L_0x55b1e2a1c000 .part L_0x55b1e2a20d80, 32, 8;
L_0x55b1e2a1c0f0 .part L_0x55b1e2a205f0, 96, 32;
L_0x55b1e2a1c610 .part v0x55b1e29df9d0_0, 40, 8;
L_0x55b1e2a1c700 .part L_0x55b1e2a20d80, 40, 8;
L_0x55b1e2a1c880 .part L_0x55b1e2a205f0, 128, 32;
L_0x55b1e2a1cce0 .part v0x55b1e29df9d0_0, 48, 8;
L_0x55b1e2a1ce70 .part L_0x55b1e2a20d80, 48, 8;
L_0x55b1e2a1cf60 .part L_0x55b1e2a205f0, 160, 32;
L_0x55b1e2a1d3d0 .part v0x55b1e29df9d0_0, 56, 8;
L_0x55b1e2a1d4c0 .part L_0x55b1e2a20d80, 56, 8;
L_0x55b1e2a1d000 .part L_0x55b1e2a205f0, 192, 32;
L_0x55b1e2a1da30 .part v0x55b1e29df9d0_0, 64, 8;
L_0x55b1e2a1d5b0 .part L_0x55b1e2a20d80, 64, 8;
L_0x55b1e2a1dc40 .part L_0x55b1e2a205f0, 224, 32;
L_0x55b1e2a1e0e0 .part v0x55b1e29df9d0_0, 72, 8;
L_0x55b1e2a1e1d0 .part L_0x55b1e2a20d80, 72, 8;
L_0x55b1e2a1dce0 .part L_0x55b1e2a205f0, 256, 32;
L_0x55b1e2a1e770 .part v0x55b1e29df9d0_0, 80, 8;
L_0x55b1e2a1e2c0 .part L_0x55b1e2a20d80, 80, 8;
L_0x55b1e2a1e960 .part L_0x55b1e2a205f0, 288, 32;
L_0x55b1e2a1ede0 .part v0x55b1e29df9d0_0, 88, 8;
L_0x55b1e2a1eed0 .part L_0x55b1e2a20d80, 88, 8;
L_0x55b1e2a1f0e0 .part L_0x55b1e2a205f0, 320, 32;
L_0x55b1e2a1f540 .part v0x55b1e29df9d0_0, 96, 8;
L_0x55b1e2a1efc0 .part L_0x55b1e2a20d80, 96, 8;
L_0x55b1e2a1f760 .part L_0x55b1e2a205f0, 352, 32;
L_0x55b1e2a1fc10 .part v0x55b1e29df9d0_0, 104, 8;
L_0x55b1e2a1fd00 .part L_0x55b1e2a20d80, 104, 8;
L_0x55b1e2a1f800 .part L_0x55b1e2a205f0, 384, 32;
L_0x55b1e2a20260 .part v0x55b1e29df9d0_0, 112, 8;
L_0x55b1e2a1fdf0 .part L_0x55b1e2a20d80, 112, 8;
L_0x55b1e2a204b0 .part L_0x55b1e2a205f0, 416, 32;
L_0x55b1e2a208f0 .part v0x55b1e29df9d0_0, 120, 8;
L_0x55b1e2a209e0 .part L_0x55b1e2a20d80, 120, 8;
L_0x55b1e2a20550 .part L_0x55b1e2a205f0, 448, 32;
LS_0x55b1e2a205f0_0_0 .concat8 [ 32 32 32 32], L_0x55b1e2a1a510, L_0x55b1e2a1aa60, L_0x55b1e2a1b0f0, L_0x55b1e2a1b7d0;
LS_0x55b1e2a205f0_0_4 .concat8 [ 32 32 32 32], L_0x55b1e2a1bdd0, L_0x55b1e2a1c4d0, L_0x55b1e2a1cba0, L_0x55b1e2a1d290;
LS_0x55b1e2a205f0_0_8 .concat8 [ 32 32 32 32], L_0x55b1e2a1d8f0, L_0x55b1e2a1dfa0, L_0x55b1e2a1e630, L_0x55b1e2a1eca0;
LS_0x55b1e2a205f0_0_12 .concat8 [ 32 32 32 32], L_0x55b1e2a1f400, L_0x55b1e2a1fad0, L_0x55b1e2a20120, L_0x55b1e2a207b0;
L_0x55b1e2a205f0 .concat8 [ 128 128 128 128], LS_0x55b1e2a205f0_0_0, LS_0x55b1e2a205f0_0_4, LS_0x55b1e2a205f0_0_8, LS_0x55b1e2a205f0_0_12;
L_0x55b1e2a20ce0 .part L_0x55b1e2a205f0, 480, 32;
S_0x55b1e27f74c0 .scope generate, "U_MAC[0]" "U_MAC[0]" 5 58, 5 58 0, S_0x55b1e27f7190;
 .timescale 0 0;
P_0x55b1e2887250 .param/l "i" 0 5 58, +C4<00>;
S_0x55b1e27f8ea0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27f74c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2886330 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2886370 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28863b0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2885210_0 .net/s "a", 31 0, L_0x55b1e2a1a2e0;  1 drivers
v0x55b1e28846f0_0 .net "acc", 31 0, L_0x55b1e2a21610;  alias, 1 drivers
v0x55b1e28843e0_0 .net/s "b", 31 0, L_0x55b1e2a1a380;  1 drivers
v0x55b1e2883aa0_0 .net/s "c", 31 0, L_0x55b1e2a21610;  alias, 1 drivers
v0x55b1e28832c0_0 .net "inp", 7 0, L_0x55b1e2a1a600;  1 drivers
v0x55b1e2883380_0 .net/s "mul", 31 0, L_0x55b1e2a1a420;  1 drivers
v0x55b1e28827a0_0 .net "sum", 31 0, L_0x55b1e2a1a510;  1 drivers
v0x55b1e2882860_0 .net "wgt", 7 0, L_0x55b1e2a1a6f0;  1 drivers
L_0x55b1e2a1a2e0 .extend/s 32, L_0x55b1e2a1a600;
L_0x55b1e2a1a380 .extend/s 32, L_0x55b1e2a1a6f0;
L_0x55b1e2a1a420 .arith/mult 32, L_0x55b1e2a1a2e0, L_0x55b1e2a1a380;
L_0x55b1e2a1a510 .arith/sum 32, L_0x55b1e2a1a420, L_0x55b1e2a21610;
S_0x55b1e27fadf0 .scope generate, "U_MAC[1]" "U_MAC[1]" 5 58, 5 58 0, S_0x55b1e27f7190;
 .timescale 0 0;
P_0x55b1e28824b0 .param/l "i" 0 5 58, +C4<01>;
S_0x55b1e27f0b00 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27fadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2881b50 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2881b90 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2881bd0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28808f0_0 .net/s "a", 31 0, L_0x55b1e2a1a7e0;  1 drivers
v0x55b1e2880540_0 .net "acc", 31 0, L_0x55b1e2a1add0;  1 drivers
v0x55b1e287fc00_0 .net/s "b", 31 0, L_0x55b1e2a1a880;  1 drivers
v0x55b1e287f420_0 .net/s "c", 31 0, L_0x55b1e2a1add0;  alias, 1 drivers
v0x55b1e287e900_0 .net "inp", 7 0, L_0x55b1e2a1aba0;  1 drivers
v0x55b1e287e5f0_0 .net/s "mul", 31 0, L_0x55b1e2a1a920;  1 drivers
v0x55b1e287dcb0_0 .net "sum", 31 0, L_0x55b1e2a1aa60;  1 drivers
v0x55b1e287d4d0_0 .net "wgt", 7 0, L_0x55b1e2a1ac90;  1 drivers
L_0x55b1e2a1a7e0 .extend/s 32, L_0x55b1e2a1aba0;
L_0x55b1e2a1a880 .extend/s 32, L_0x55b1e2a1ac90;
L_0x55b1e2a1a920 .arith/mult 32, L_0x55b1e2a1a7e0, L_0x55b1e2a1a880;
L_0x55b1e2a1aa60 .arith/sum 32, L_0x55b1e2a1a920, L_0x55b1e2a1add0;
S_0x55b1e27e2fd0 .scope generate, "U_MAC[2]" "U_MAC[2]" 5 58, 5 58 0, S_0x55b1e27f7190;
 .timescale 0 0;
P_0x55b1e287fcf0 .param/l "i" 0 5 58, +C4<010>;
S_0x55b1e27e4f20 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27e2fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e287c9b0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e287c9f0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e287ca30 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e287c740_0 .net/s "a", 31 0, L_0x55b1e2a1ae70;  1 drivers
v0x55b1e287bd60_0 .net "acc", 31 0, L_0x55b1e2a1b410;  1 drivers
v0x55b1e287be20_0 .net/s "b", 31 0, L_0x55b1e2a1af10;  1 drivers
v0x55b1e287b5d0_0 .net/s "c", 31 0, L_0x55b1e2a1b410;  alias, 1 drivers
v0x55b1e287aa60_0 .net "inp", 7 0, L_0x55b1e2a1b230;  1 drivers
v0x55b1e287a750_0 .net/s "mul", 31 0, L_0x55b1e2a1afb0;  1 drivers
v0x55b1e2879e10_0 .net "sum", 31 0, L_0x55b1e2a1b0f0;  1 drivers
v0x55b1e2879630_0 .net "wgt", 7 0, L_0x55b1e2a1b320;  1 drivers
L_0x55b1e2a1ae70 .extend/s 32, L_0x55b1e2a1b230;
L_0x55b1e2a1af10 .extend/s 32, L_0x55b1e2a1b320;
L_0x55b1e2a1afb0 .arith/mult 32, L_0x55b1e2a1ae70, L_0x55b1e2a1af10;
L_0x55b1e2a1b0f0 .arith/sum 32, L_0x55b1e2a1afb0, L_0x55b1e2a1b410;
S_0x55b1e27e6e70 .scope generate, "U_MAC[3]" "U_MAC[3]" 5 58, 5 58 0, S_0x55b1e27f7190;
 .timescale 0 0;
P_0x55b1e287a830 .param/l "i" 0 5 58, +C4<011>;
S_0x55b1e27e8dc0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27e6e70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2878bc0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2878c00 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2878c40 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2877780_0 .net/s "a", 31 0, L_0x55b1e2a1b550;  1 drivers
v0x55b1e2876c00_0 .net "acc", 31 0, L_0x55b1e2a1bb50;  1 drivers
v0x55b1e28759d0_0 .net/s "b", 31 0, L_0x55b1e2a1b5f0;  1 drivers
v0x55b1e2873e30_0 .net/s "c", 31 0, L_0x55b1e2a1bb50;  alias, 1 drivers
v0x55b1e2873650_0 .net "inp", 7 0, L_0x55b1e2a1b910;  1 drivers
v0x55b1e2872b50_0 .net/s "mul", 31 0, L_0x55b1e2a1b690;  1 drivers
v0x55b1e28726f0_0 .net "sum", 31 0, L_0x55b1e2a1b7d0;  1 drivers
v0x55b1e28707a0_0 .net "wgt", 7 0, L_0x55b1e2a1ba00;  1 drivers
L_0x55b1e2a1b550 .extend/s 32, L_0x55b1e2a1b910;
L_0x55b1e2a1b5f0 .extend/s 32, L_0x55b1e2a1ba00;
L_0x55b1e2a1b690 .arith/mult 32, L_0x55b1e2a1b550, L_0x55b1e2a1b5f0;
L_0x55b1e2a1b7d0 .arith/sum 32, L_0x55b1e2a1b690, L_0x55b1e2a1bb50;
S_0x55b1e27ead10 .scope generate, "U_MAC[4]" "U_MAC[4]" 5 58, 5 58 0, S_0x55b1e27f7190;
 .timescale 0 0;
P_0x55b1e2873f20 .param/l "i" 0 5 58, +C4<0100>;
S_0x55b1e27ecc60 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27ead10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2870490 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28704d0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2870510 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e286f370_0 .net/s "a", 31 0, L_0x55b1e2a1bbf0;  1 drivers
v0x55b1e286e850_0 .net "acc", 31 0, L_0x55b1e2a1c0f0;  1 drivers
v0x55b1e286e540_0 .net/s "b", 31 0, L_0x55b1e2a1bc90;  1 drivers
v0x55b1e286dc00_0 .net/s "c", 31 0, L_0x55b1e2a1c0f0;  alias, 1 drivers
v0x55b1e286d420_0 .net "inp", 7 0, L_0x55b1e2a1bf10;  1 drivers
v0x55b1e286c900_0 .net/s "mul", 31 0, L_0x55b1e2a1bd30;  1 drivers
v0x55b1e286c5f0_0 .net "sum", 31 0, L_0x55b1e2a1bdd0;  1 drivers
v0x55b1e286bcb0_0 .net "wgt", 7 0, L_0x55b1e2a1c000;  1 drivers
L_0x55b1e2a1bbf0 .extend/s 32, L_0x55b1e2a1bf10;
L_0x55b1e2a1bc90 .extend/s 32, L_0x55b1e2a1c000;
L_0x55b1e2a1bd30 .arith/mult 32, L_0x55b1e2a1bbf0, L_0x55b1e2a1bc90;
L_0x55b1e2a1bdd0 .arith/sum 32, L_0x55b1e2a1bd30, L_0x55b1e2a1c0f0;
S_0x55b1e27eebb0 .scope generate, "U_MAC[5]" "U_MAC[5]" 5 58, 5 58 0, S_0x55b1e27f7190;
 .timescale 0 0;
P_0x55b1e286f470 .param/l "i" 0 5 58, +C4<0101>;
S_0x55b1e27e1080 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27eebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e286b4d0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e286b510 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e286b550 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e286a9b0_0 .net/s "a", 31 0, L_0x55b1e2a1c2a0;  1 drivers
v0x55b1e286a6a0_0 .net "acc", 31 0, L_0x55b1e2a1c880;  1 drivers
v0x55b1e2869d60_0 .net/s "b", 31 0, L_0x55b1e2a1c340;  1 drivers
v0x55b1e2869580_0 .net/s "c", 31 0, L_0x55b1e2a1c880;  alias, 1 drivers
v0x55b1e2868a60_0 .net "inp", 7 0, L_0x55b1e2a1c610;  1 drivers
v0x55b1e2868750_0 .net/s "mul", 31 0, L_0x55b1e2a1c3e0;  1 drivers
v0x55b1e2867e10_0 .net "sum", 31 0, L_0x55b1e2a1c4d0;  1 drivers
v0x55b1e2867630_0 .net "wgt", 7 0, L_0x55b1e2a1c700;  1 drivers
L_0x55b1e2a1c2a0 .extend/s 32, L_0x55b1e2a1c610;
L_0x55b1e2a1c340 .extend/s 32, L_0x55b1e2a1c700;
L_0x55b1e2a1c3e0 .arith/mult 32, L_0x55b1e2a1c2a0, L_0x55b1e2a1c340;
L_0x55b1e2a1c4d0 .arith/sum 32, L_0x55b1e2a1c3e0, L_0x55b1e2a1c880;
S_0x55b1e27d6380 .scope generate, "U_MAC[6]" "U_MAC[6]" 5 58, 5 58 0, S_0x55b1e27f7190;
 .timescale 0 0;
P_0x55b1e2869e50 .param/l "i" 0 5 58, +C4<0110>;
S_0x55b1e27d7630 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27d6380;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2866b10 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2866b50 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2866b90 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28668a0_0 .net/s "a", 31 0, L_0x55b1e2a1c920;  1 drivers
v0x55b1e2865ec0_0 .net "acc", 31 0, L_0x55b1e2a1cf60;  1 drivers
v0x55b1e2865f80_0 .net/s "b", 31 0, L_0x55b1e2a1c9c0;  1 drivers
v0x55b1e2865730_0 .net/s "c", 31 0, L_0x55b1e2a1cf60;  alias, 1 drivers
v0x55b1e2864bc0_0 .net "inp", 7 0, L_0x55b1e2a1cce0;  1 drivers
v0x55b1e28648b0_0 .net/s "mul", 31 0, L_0x55b1e2a1ca60;  1 drivers
v0x55b1e2863f70_0 .net "sum", 31 0, L_0x55b1e2a1cba0;  1 drivers
v0x55b1e2863790_0 .net "wgt", 7 0, L_0x55b1e2a1ce70;  1 drivers
L_0x55b1e2a1c920 .extend/s 32, L_0x55b1e2a1cce0;
L_0x55b1e2a1c9c0 .extend/s 32, L_0x55b1e2a1ce70;
L_0x55b1e2a1ca60 .arith/mult 32, L_0x55b1e2a1c920, L_0x55b1e2a1c9c0;
L_0x55b1e2a1cba0 .arith/sum 32, L_0x55b1e2a1ca60, L_0x55b1e2a1cf60;
S_0x55b1e27d7960 .scope generate, "U_MAC[7]" "U_MAC[7]" 5 58, 5 58 0, S_0x55b1e27f7190;
 .timescale 0 0;
P_0x55b1e2864990 .param/l "i" 0 5 58, +C4<0111>;
S_0x55b1e27d9340 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27d7960;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2862ce0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2862d20 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2862d60 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28620c0_0 .net/s "a", 31 0, L_0x55b1e2a1cdd0;  1 drivers
v0x55b1e2861840_0 .net "acc", 31 0, L_0x55b1e2a1d000;  1 drivers
v0x55b1e2860d20_0 .net/s "b", 31 0, L_0x55b1e2a1d0b0;  1 drivers
v0x55b1e2860a10_0 .net/s "c", 31 0, L_0x55b1e2a1d000;  alias, 1 drivers
v0x55b1e28600d0_0 .net "inp", 7 0, L_0x55b1e2a1d3d0;  1 drivers
v0x55b1e285f8f0_0 .net/s "mul", 31 0, L_0x55b1e2a1d150;  1 drivers
v0x55b1e285edd0_0 .net "sum", 31 0, L_0x55b1e2a1d290;  1 drivers
v0x55b1e285eac0_0 .net "wgt", 7 0, L_0x55b1e2a1d4c0;  1 drivers
L_0x55b1e2a1cdd0 .extend/s 32, L_0x55b1e2a1d3d0;
L_0x55b1e2a1d0b0 .extend/s 32, L_0x55b1e2a1d4c0;
L_0x55b1e2a1d150 .arith/mult 32, L_0x55b1e2a1cdd0, L_0x55b1e2a1d0b0;
L_0x55b1e2a1d290 .arith/sum 32, L_0x55b1e2a1d150, L_0x55b1e2a1d000;
S_0x55b1e27db290 .scope generate, "U_MAC[8]" "U_MAC[8]" 5 58, 5 58 0, S_0x55b1e27f7190;
 .timescale 0 0;
P_0x55b1e2875ae0 .param/l "i" 0 5 58, +C4<01000>;
S_0x55b1e27dd1e0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27db290;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e285e180 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e285e1c0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e285e200 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e285ce80_0 .net/s "a", 31 0, L_0x55b1e2a1d670;  1 drivers
v0x55b1e285cb70_0 .net "acc", 31 0, L_0x55b1e2a1dc40;  1 drivers
v0x55b1e285c230_0 .net/s "b", 31 0, L_0x55b1e2a1d710;  1 drivers
v0x55b1e285ba50_0 .net/s "c", 31 0, L_0x55b1e2a1dc40;  alias, 1 drivers
v0x55b1e285af30_0 .net "inp", 7 0, L_0x55b1e2a1da30;  1 drivers
v0x55b1e285ac20_0 .net/s "mul", 31 0, L_0x55b1e2a1d7b0;  1 drivers
v0x55b1e285a2e0_0 .net "sum", 31 0, L_0x55b1e2a1d8f0;  1 drivers
v0x55b1e2859b00_0 .net "wgt", 7 0, L_0x55b1e2a1d5b0;  1 drivers
L_0x55b1e2a1d670 .extend/s 32, L_0x55b1e2a1da30;
L_0x55b1e2a1d710 .extend/s 32, L_0x55b1e2a1d5b0;
L_0x55b1e2a1d7b0 .arith/mult 32, L_0x55b1e2a1d670, L_0x55b1e2a1d710;
L_0x55b1e2a1d8f0 .arith/sum 32, L_0x55b1e2a1d7b0, L_0x55b1e2a1dc40;
S_0x55b1e27df130 .scope generate, "U_MAC[9]" "U_MAC[9]" 5 58, 5 58 0, S_0x55b1e27f7190;
 .timescale 0 0;
P_0x55b1e285c320 .param/l "i" 0 5 58, +C4<01001>;
S_0x55b1e27d6070 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27df130;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2859020 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2859060 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28590a0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2858430_0 .net/s "a", 31 0, L_0x55b1e2a1db20;  1 drivers
v0x55b1e2857bb0_0 .net "acc", 31 0, L_0x55b1e2a1dce0;  1 drivers
v0x55b1e2857c70_0 .net/s "b", 31 0, L_0x55b1e2a1ddc0;  1 drivers
v0x55b1e2857120_0 .net/s "c", 31 0, L_0x55b1e2a1dce0;  alias, 1 drivers
v0x55b1e2855ea0_0 .net "inp", 7 0, L_0x55b1e2a1e0e0;  1 drivers
v0x55b1e2854300_0 .net/s "mul", 31 0, L_0x55b1e2a1de60;  1 drivers
v0x55b1e2853b20_0 .net "sum", 31 0, L_0x55b1e2a1dfa0;  1 drivers
v0x55b1e2853020_0 .net "wgt", 7 0, L_0x55b1e2a1e1d0;  1 drivers
L_0x55b1e2a1db20 .extend/s 32, L_0x55b1e2a1e0e0;
L_0x55b1e2a1ddc0 .extend/s 32, L_0x55b1e2a1e1d0;
L_0x55b1e2a1de60 .arith/mult 32, L_0x55b1e2a1db20, L_0x55b1e2a1ddc0;
L_0x55b1e2a1dfa0 .arith/sum 32, L_0x55b1e2a1de60, L_0x55b1e2a1dce0;
S_0x55b1e27c9010 .scope generate, "U_MAC[10]" "U_MAC[10]" 5 58, 5 58 0, S_0x55b1e27f7190;
 .timescale 0 0;
P_0x55b1e28543e0 .param/l "i" 0 5 58, +C4<01010>;
S_0x55b1e27caf60 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27c9010;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2852c30 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2852c70 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2852cb0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2850a00_0 .net/s "a", 31 0, L_0x55b1e2a1e3b0;  1 drivers
v0x55b1e2850020_0 .net "acc", 31 0, L_0x55b1e2a1e960;  1 drivers
v0x55b1e284f840_0 .net/s "b", 31 0, L_0x55b1e2a1e450;  1 drivers
v0x55b1e284ed20_0 .net/s "c", 31 0, L_0x55b1e2a1e960;  alias, 1 drivers
v0x55b1e284ea10_0 .net "inp", 7 0, L_0x55b1e2a1e770;  1 drivers
v0x55b1e284e0d0_0 .net/s "mul", 31 0, L_0x55b1e2a1e4f0;  1 drivers
v0x55b1e284d8f0_0 .net "sum", 31 0, L_0x55b1e2a1e630;  1 drivers
v0x55b1e284cdd0_0 .net "wgt", 7 0, L_0x55b1e2a1e2c0;  1 drivers
L_0x55b1e2a1e3b0 .extend/s 32, L_0x55b1e2a1e770;
L_0x55b1e2a1e450 .extend/s 32, L_0x55b1e2a1e2c0;
L_0x55b1e2a1e4f0 .arith/mult 32, L_0x55b1e2a1e3b0, L_0x55b1e2a1e450;
L_0x55b1e2a1e630 .arith/sum 32, L_0x55b1e2a1e4f0, L_0x55b1e2a1e960;
S_0x55b1e27cceb0 .scope generate, "U_MAC[11]" "U_MAC[11]" 5 58, 5 58 0, S_0x55b1e27f7190;
 .timescale 0 0;
P_0x55b1e284f950 .param/l "i" 0 5 58, +C4<01011>;
S_0x55b1e27cee00 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27cceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e284cac0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e284cb00 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e284cb40 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e284c220_0 .net/s "a", 31 0, L_0x55b1e2a1e860;  1 drivers
v0x55b1e284b9c0_0 .net "acc", 31 0, L_0x55b1e2a1f0e0;  1 drivers
v0x55b1e284ae80_0 .net/s "b", 31 0, L_0x55b1e2a1eb10;  1 drivers
v0x55b1e284ab70_0 .net/s "c", 31 0, L_0x55b1e2a1f0e0;  alias, 1 drivers
v0x55b1e284a230_0 .net "inp", 7 0, L_0x55b1e2a1ede0;  1 drivers
v0x55b1e2849a50_0 .net/s "mul", 31 0, L_0x55b1e2a1ebb0;  1 drivers
v0x55b1e2848f30_0 .net "sum", 31 0, L_0x55b1e2a1eca0;  1 drivers
v0x55b1e2848c20_0 .net "wgt", 7 0, L_0x55b1e2a1eed0;  1 drivers
L_0x55b1e2a1e860 .extend/s 32, L_0x55b1e2a1ede0;
L_0x55b1e2a1eb10 .extend/s 32, L_0x55b1e2a1eed0;
L_0x55b1e2a1ebb0 .arith/mult 32, L_0x55b1e2a1e860, L_0x55b1e2a1eb10;
L_0x55b1e2a1eca0 .arith/sum 32, L_0x55b1e2a1ebb0, L_0x55b1e2a1f0e0;
S_0x55b1e27d0d50 .scope generate, "U_MAC[12]" "U_MAC[12]" 5 58, 5 58 0, S_0x55b1e27f7190;
 .timescale 0 0;
P_0x55b1e284af70 .param/l "i" 0 5 58, +C4<01100>;
S_0x55b1e27d3da0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27d0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28482e0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2848320 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2848360 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2846fe0_0 .net/s "a", 31 0, L_0x55b1e2a1f180;  1 drivers
v0x55b1e2846cd0_0 .net "acc", 31 0, L_0x55b1e2a1f760;  1 drivers
v0x55b1e2846390_0 .net/s "b", 31 0, L_0x55b1e2a1f220;  1 drivers
v0x55b1e2845bb0_0 .net/s "c", 31 0, L_0x55b1e2a1f760;  alias, 1 drivers
v0x55b1e2845090_0 .net "inp", 7 0, L_0x55b1e2a1f540;  1 drivers
v0x55b1e2845150_0 .net/s "mul", 31 0, L_0x55b1e2a1f2c0;  1 drivers
v0x55b1e2844d80_0 .net "sum", 31 0, L_0x55b1e2a1f400;  1 drivers
v0x55b1e2844440_0 .net "wgt", 7 0, L_0x55b1e2a1efc0;  1 drivers
L_0x55b1e2a1f180 .extend/s 32, L_0x55b1e2a1f540;
L_0x55b1e2a1f220 .extend/s 32, L_0x55b1e2a1efc0;
L_0x55b1e2a1f2c0 .arith/mult 32, L_0x55b1e2a1f180, L_0x55b1e2a1f220;
L_0x55b1e2a1f400 .arith/sum 32, L_0x55b1e2a1f2c0, L_0x55b1e2a1f760;
S_0x55b1e27d52b0 .scope generate, "U_MAC[13]" "U_MAC[13]" 5 58, 5 58 0, S_0x55b1e27f7190;
 .timescale 0 0;
P_0x55b1e2846480 .param/l "i" 0 5 58, +C4<01101>;
S_0x55b1e27c70c0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27d52b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2843c60 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2843ca0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2843ce0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2842e30_0 .net/s "a", 31 0, L_0x55b1e2a1f630;  1 drivers
v0x55b1e28424f0_0 .net "acc", 31 0, L_0x55b1e2a1f800;  1 drivers
v0x55b1e2841d10_0 .net/s "b", 31 0, L_0x55b1e2a1f940;  1 drivers
v0x55b1e28411f0_0 .net/s "c", 31 0, L_0x55b1e2a1f800;  alias, 1 drivers
v0x55b1e2840ee0_0 .net "inp", 7 0, L_0x55b1e2a1fc10;  1 drivers
v0x55b1e28405a0_0 .net/s "mul", 31 0, L_0x55b1e2a1f9e0;  1 drivers
v0x55b1e283fdc0_0 .net "sum", 31 0, L_0x55b1e2a1fad0;  1 drivers
v0x55b1e283f2a0_0 .net "wgt", 7 0, L_0x55b1e2a1fd00;  1 drivers
L_0x55b1e2a1f630 .extend/s 32, L_0x55b1e2a1fc10;
L_0x55b1e2a1f940 .extend/s 32, L_0x55b1e2a1fd00;
L_0x55b1e2a1f9e0 .arith/mult 32, L_0x55b1e2a1f630, L_0x55b1e2a1f940;
L_0x55b1e2a1fad0 .arith/sum 32, L_0x55b1e2a1f9e0, L_0x55b1e2a1f800;
S_0x55b1e27b9590 .scope generate, "U_MAC[14]" "U_MAC[14]" 5 58, 5 58 0, S_0x55b1e27f7190;
 .timescale 0 0;
P_0x55b1e2842f30 .param/l "i" 0 5 58, +C4<01110>;
S_0x55b1e27bb4e0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27b9590;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e283ef90 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e283efd0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e283f010 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e283e6c0_0 .net/s "a", 31 0, L_0x55b1e2a1f8a0;  1 drivers
v0x55b1e283de70_0 .net "acc", 31 0, L_0x55b1e2a204b0;  1 drivers
v0x55b1e283d350_0 .net/s "b", 31 0, L_0x55b1e2a1ff40;  1 drivers
v0x55b1e283d040_0 .net/s "c", 31 0, L_0x55b1e2a204b0;  alias, 1 drivers
v0x55b1e283c700_0 .net "inp", 7 0, L_0x55b1e2a20260;  1 drivers
v0x55b1e283c7c0_0 .net/s "mul", 31 0, L_0x55b1e2a1ffe0;  1 drivers
v0x55b1e283bf20_0 .net "sum", 31 0, L_0x55b1e2a20120;  1 drivers
v0x55b1e283b400_0 .net "wgt", 7 0, L_0x55b1e2a1fdf0;  1 drivers
L_0x55b1e2a1f8a0 .extend/s 32, L_0x55b1e2a20260;
L_0x55b1e2a1ff40 .extend/s 32, L_0x55b1e2a1fdf0;
L_0x55b1e2a1ffe0 .arith/mult 32, L_0x55b1e2a1f8a0, L_0x55b1e2a1ff40;
L_0x55b1e2a20120 .arith/sum 32, L_0x55b1e2a1ffe0, L_0x55b1e2a204b0;
S_0x55b1e27bd430 .scope generate, "U_MAC[15]" "U_MAC[15]" 5 58, 5 58 0, S_0x55b1e27f7190;
 .timescale 0 0;
P_0x55b1e283df50 .param/l "i" 0 5 58, +C4<01111>;
S_0x55b1e27bf380 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27bd430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e283b140 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e283b180 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e283b1c0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e283a070_0 .net/s "a", 31 0, L_0x55b1e2a20350;  1 drivers
v0x55b1e28394f0_0 .net "acc", 31 0, L_0x55b1e2a20550;  1 drivers
v0x55b1e28395b0_0 .net/s "b", 31 0, L_0x55b1e2a203f0;  1 drivers
v0x55b1e28388b0_0 .net/s "c", 31 0, L_0x55b1e2a20550;  alias, 1 drivers
v0x55b1e2838080_0 .net "inp", 7 0, L_0x55b1e2a208f0;  1 drivers
v0x55b1e28375a0_0 .net/s "mul", 31 0, L_0x55b1e2a206c0;  1 drivers
v0x55b1e2836370_0 .net "sum", 31 0, L_0x55b1e2a207b0;  1 drivers
v0x55b1e28347d0_0 .net "wgt", 7 0, L_0x55b1e2a209e0;  1 drivers
L_0x55b1e2a20350 .extend/s 32, L_0x55b1e2a208f0;
L_0x55b1e2a203f0 .extend/s 32, L_0x55b1e2a209e0;
L_0x55b1e2a206c0 .arith/mult 32, L_0x55b1e2a20350, L_0x55b1e2a203f0;
L_0x55b1e2a207b0 .arith/sum 32, L_0x55b1e2a206c0, L_0x55b1e2a20550;
S_0x55b1e27c12d0 .scope generate, "U_Systolic_Array[8]" "U_Systolic_Array[8]" 4 20, 4 20 0, S_0x55b1e2679db0;
 .timescale 0 0;
P_0x55b1e253cb60 .param/l "i" 0 4 20, +C4<01000>;
S_0x55b1e27c3220 .scope generate, "ROW_DSP" "ROW_DSP" 4 21, 4 21 0, S_0x55b1e27c12d0;
 .timescale 0 0;
S_0x55b1e27c5170 .scope module, "DSP" "systolic_row_dsp" 4 49, 5 37 0, S_0x55b1e27c3220;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "i_row";
    .port_info 1 /INPUT 128 "w_row";
    .port_info 2 /INPUT 32 "a_ele";
    .port_info 3 /OUTPUT 32 "o_ele";
P_0x55b1e2870d20 .param/l "ACC_DEPTH" 0 5 43, +C4<00000000000000000000000000010000>;
P_0x55b1e2870d60 .param/l "ACC_WIDTH" 0 5 40, +C4<00000000000000000000000000100000>;
P_0x55b1e2870da0 .param/l "A_T_WIDTH" 0 5 46, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e2870de0 .param/l "BLOCK_IN" 0 5 47, +C4<00000000000000000000000000010000>;
P_0x55b1e2870e20 .param/l "INP_DEPTH" 0 5 41, +C4<00000000000000000000000000010000>;
P_0x55b1e2870e60 .param/l "INP_WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
P_0x55b1e2870ea0 .param/l "I_T_WIDTH" 0 5 44, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e2870ee0 .param/l "WGT_DEPTH" 0 5 42, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e2870f20 .param/l "WGT_WIDTH" 0 5 39, +C4<00000000000000000000000000001000>;
P_0x55b1e2870f60 .param/l "W_T_WIDTH" 0 5 45, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e27dd510_0 .net "a_ele", 31 0, L_0x55b1e2a289f0;  1 drivers
v0x55b1e27dcd30_0 .net "i_row", 127 0, v0x55b1e29df9d0_0;  alias, 1 drivers
v0x55b1e27dcdf0_0 .net "o_ele", 31 0, L_0x55b1e2a27fd0;  1 drivers
v0x55b1e27dc210_0 .net "sum", 511 0, L_0x55b1e2a278e0;  1 drivers
v0x55b1e27dbf00_0 .net "w_row", 127 0, L_0x55b1e2a28070;  1 drivers
L_0x55b1e2a21a60 .part v0x55b1e29df9d0_0, 0, 8;
L_0x55b1e2a21b50 .part L_0x55b1e2a28070, 0, 8;
L_0x55b1e2a22000 .part v0x55b1e29df9d0_0, 8, 8;
L_0x55b1e2a220f0 .part L_0x55b1e2a28070, 8, 8;
L_0x55b1e2a22230 .part L_0x55b1e2a278e0, 0, 32;
L_0x55b1e2a22690 .part v0x55b1e29df9d0_0, 16, 8;
L_0x55b1e2a22780 .part L_0x55b1e2a28070, 16, 8;
L_0x55b1e2a22870 .part L_0x55b1e2a278e0, 32, 32;
L_0x55b1e2a22d70 .part v0x55b1e29df9d0_0, 24, 8;
L_0x55b1e2a22e60 .part L_0x55b1e2a28070, 24, 8;
L_0x55b1e2a22f50 .part L_0x55b1e2a278e0, 64, 32;
L_0x55b1e2a23310 .part v0x55b1e29df9d0_0, 32, 8;
L_0x55b1e2a23400 .part L_0x55b1e2a28070, 32, 8;
L_0x55b1e2a234f0 .part L_0x55b1e2a278e0, 96, 32;
L_0x55b1e2a23900 .part v0x55b1e29df9d0_0, 40, 8;
L_0x55b1e2a239f0 .part L_0x55b1e2a28070, 40, 8;
L_0x55b1e2a23b70 .part L_0x55b1e2a278e0, 128, 32;
L_0x55b1e2a23fd0 .part v0x55b1e29df9d0_0, 48, 8;
L_0x55b1e2a24160 .part L_0x55b1e2a28070, 48, 8;
L_0x55b1e2a24250 .part L_0x55b1e2a278e0, 160, 32;
L_0x55b1e2a246c0 .part v0x55b1e29df9d0_0, 56, 8;
L_0x55b1e2a247b0 .part L_0x55b1e2a28070, 56, 8;
L_0x55b1e2a242f0 .part L_0x55b1e2a278e0, 192, 32;
L_0x55b1e2a24d20 .part v0x55b1e29df9d0_0, 64, 8;
L_0x55b1e2a248a0 .part L_0x55b1e2a28070, 64, 8;
L_0x55b1e2a24f30 .part L_0x55b1e2a278e0, 224, 32;
L_0x55b1e2a253d0 .part v0x55b1e29df9d0_0, 72, 8;
L_0x55b1e2a254c0 .part L_0x55b1e2a28070, 72, 8;
L_0x55b1e2a24fd0 .part L_0x55b1e2a278e0, 256, 32;
L_0x55b1e2a25a60 .part v0x55b1e29df9d0_0, 80, 8;
L_0x55b1e2a255b0 .part L_0x55b1e2a28070, 80, 8;
L_0x55b1e2a25c50 .part L_0x55b1e2a278e0, 288, 32;
L_0x55b1e2a260d0 .part v0x55b1e29df9d0_0, 88, 8;
L_0x55b1e2a261c0 .part L_0x55b1e2a28070, 88, 8;
L_0x55b1e2a263d0 .part L_0x55b1e2a278e0, 320, 32;
L_0x55b1e2a26830 .part v0x55b1e29df9d0_0, 96, 8;
L_0x55b1e2a262b0 .part L_0x55b1e2a28070, 96, 8;
L_0x55b1e2a26a50 .part L_0x55b1e2a278e0, 352, 32;
L_0x55b1e2a26f00 .part v0x55b1e29df9d0_0, 104, 8;
L_0x55b1e2a26ff0 .part L_0x55b1e2a28070, 104, 8;
L_0x55b1e2a26af0 .part L_0x55b1e2a278e0, 384, 32;
L_0x55b1e2a27550 .part v0x55b1e29df9d0_0, 112, 8;
L_0x55b1e2a270e0 .part L_0x55b1e2a28070, 112, 8;
L_0x55b1e2a277a0 .part L_0x55b1e2a278e0, 416, 32;
L_0x55b1e2a27be0 .part v0x55b1e29df9d0_0, 120, 8;
L_0x55b1e2a27cd0 .part L_0x55b1e2a28070, 120, 8;
L_0x55b1e2a27840 .part L_0x55b1e2a278e0, 448, 32;
LS_0x55b1e2a278e0_0_0 .concat8 [ 32 32 32 32], L_0x55b1e2a21970, L_0x55b1e2a21ec0, L_0x55b1e2a22550, L_0x55b1e2a22c30;
LS_0x55b1e2a278e0_0_4 .concat8 [ 32 32 32 32], L_0x55b1e2a231d0, L_0x55b1e2a237c0, L_0x55b1e2a23e90, L_0x55b1e2a24580;
LS_0x55b1e2a278e0_0_8 .concat8 [ 32 32 32 32], L_0x55b1e2a24be0, L_0x55b1e2a25290, L_0x55b1e2a25920, L_0x55b1e2a25f90;
LS_0x55b1e2a278e0_0_12 .concat8 [ 32 32 32 32], L_0x55b1e2a266f0, L_0x55b1e2a26dc0, L_0x55b1e2a27410, L_0x55b1e2a27aa0;
L_0x55b1e2a278e0 .concat8 [ 128 128 128 128], LS_0x55b1e2a278e0_0_0, LS_0x55b1e2a278e0_0_4, LS_0x55b1e2a278e0_0_8, LS_0x55b1e2a278e0_0_12;
L_0x55b1e2a27fd0 .part L_0x55b1e2a278e0, 480, 32;
S_0x55b1e27ace60 .scope generate, "U_MAC[0]" "U_MAC[0]" 5 58, 5 58 0, S_0x55b1e27c5170;
 .timescale 0 0;
P_0x55b1e282e610 .param/l "i" 0 5 58, +C4<00>;
S_0x55b1e27aedb0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27ace60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e282de10 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e282de50 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e282de90 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e282d030_0 .net/s "a", 31 0, L_0x55b1e2a21740;  1 drivers
v0x55b1e282c650_0 .net "acc", 31 0, L_0x55b1e2a289f0;  alias, 1 drivers
v0x55b1e282c710_0 .net/s "b", 31 0, L_0x55b1e2a217e0;  1 drivers
v0x55b1e282be90_0 .net/s "c", 31 0, L_0x55b1e2a289f0;  alias, 1 drivers
v0x55b1e282b350_0 .net "inp", 7 0, L_0x55b1e2a21a60;  1 drivers
v0x55b1e282b410_0 .net/s "mul", 31 0, L_0x55b1e2a21880;  1 drivers
v0x55b1e282b080_0 .net "sum", 31 0, L_0x55b1e2a21970;  1 drivers
v0x55b1e282a700_0 .net "wgt", 7 0, L_0x55b1e2a21b50;  1 drivers
L_0x55b1e2a21740 .extend/s 32, L_0x55b1e2a21a60;
L_0x55b1e2a217e0 .extend/s 32, L_0x55b1e2a21b50;
L_0x55b1e2a21880 .arith/mult 32, L_0x55b1e2a21740, L_0x55b1e2a217e0;
L_0x55b1e2a21970 .arith/sum 32, L_0x55b1e2a21880, L_0x55b1e2a289f0;
S_0x55b1e27b0d00 .scope generate, "U_MAC[1]" "U_MAC[1]" 5 58, 5 58 0, S_0x55b1e27c5170;
 .timescale 0 0;
P_0x55b1e2829fb0 .param/l "i" 0 5 58, +C4<01>;
S_0x55b1e27b5500 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27b0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2829450 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2829490 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28294d0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2828850_0 .net/s "a", 31 0, L_0x55b1e2a21c40;  1 drivers
v0x55b1e2827ff0_0 .net "acc", 31 0, L_0x55b1e2a22230;  1 drivers
v0x55b1e28274b0_0 .net/s "b", 31 0, L_0x55b1e2a21ce0;  1 drivers
v0x55b1e28271a0_0 .net/s "c", 31 0, L_0x55b1e2a22230;  alias, 1 drivers
v0x55b1e2826860_0 .net "inp", 7 0, L_0x55b1e2a22000;  1 drivers
v0x55b1e2826080_0 .net/s "mul", 31 0, L_0x55b1e2a21d80;  1 drivers
v0x55b1e2825560_0 .net "sum", 31 0, L_0x55b1e2a21ec0;  1 drivers
v0x55b1e2825250_0 .net "wgt", 7 0, L_0x55b1e2a220f0;  1 drivers
L_0x55b1e2a21c40 .extend/s 32, L_0x55b1e2a22000;
L_0x55b1e2a21ce0 .extend/s 32, L_0x55b1e2a220f0;
L_0x55b1e2a21d80 .arith/mult 32, L_0x55b1e2a21c40, L_0x55b1e2a21ce0;
L_0x55b1e2a21ec0 .arith/sum 32, L_0x55b1e2a21d80, L_0x55b1e2a22230;
S_0x55b1e27b62c0 .scope generate, "U_MAC[2]" "U_MAC[2]" 5 58, 5 58 0, S_0x55b1e27c5170;
 .timescale 0 0;
P_0x55b1e28275a0 .param/l "i" 0 5 58, +C4<010>;
S_0x55b1e27b65d0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27b62c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2824910 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2824950 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2824990 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2823610_0 .net/s "a", 31 0, L_0x55b1e2a222d0;  1 drivers
v0x55b1e2823300_0 .net "acc", 31 0, L_0x55b1e2a22870;  1 drivers
v0x55b1e28229c0_0 .net/s "b", 31 0, L_0x55b1e2a22370;  1 drivers
v0x55b1e28221e0_0 .net/s "c", 31 0, L_0x55b1e2a22870;  alias, 1 drivers
v0x55b1e28216c0_0 .net "inp", 7 0, L_0x55b1e2a22690;  1 drivers
v0x55b1e28213b0_0 .net/s "mul", 31 0, L_0x55b1e2a22410;  1 drivers
v0x55b1e2820a70_0 .net "sum", 31 0, L_0x55b1e2a22550;  1 drivers
v0x55b1e2820290_0 .net "wgt", 7 0, L_0x55b1e2a22780;  1 drivers
L_0x55b1e2a222d0 .extend/s 32, L_0x55b1e2a22690;
L_0x55b1e2a22370 .extend/s 32, L_0x55b1e2a22780;
L_0x55b1e2a22410 .arith/mult 32, L_0x55b1e2a222d0, L_0x55b1e2a22370;
L_0x55b1e2a22550 .arith/sum 32, L_0x55b1e2a22410, L_0x55b1e2a22870;
S_0x55b1e27b7880 .scope generate, "U_MAC[3]" "U_MAC[3]" 5 58, 5 58 0, S_0x55b1e27c5170;
 .timescale 0 0;
P_0x55b1e2823710 .param/l "i" 0 5 58, +C4<011>;
S_0x55b1e27aaf10 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27b7880;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e281f770 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e281f7b0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e281f7f0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e281f4d0_0 .net/s "a", 31 0, L_0x55b1e2a229b0;  1 drivers
v0x55b1e281eb20_0 .net "acc", 31 0, L_0x55b1e2a22f50;  1 drivers
v0x55b1e281ebe0_0 .net/s "b", 31 0, L_0x55b1e2a22a50;  1 drivers
v0x55b1e281e360_0 .net/s "c", 31 0, L_0x55b1e2a22f50;  alias, 1 drivers
v0x55b1e281d820_0 .net "inp", 7 0, L_0x55b1e2a22d70;  1 drivers
v0x55b1e281d8e0_0 .net/s "mul", 31 0, L_0x55b1e2a22af0;  1 drivers
v0x55b1e281d550_0 .net "sum", 31 0, L_0x55b1e2a22c30;  1 drivers
v0x55b1e281cbd0_0 .net "wgt", 7 0, L_0x55b1e2a22e60;  1 drivers
L_0x55b1e2a229b0 .extend/s 32, L_0x55b1e2a22d70;
L_0x55b1e2a22a50 .extend/s 32, L_0x55b1e2a22e60;
L_0x55b1e2a22af0 .arith/mult 32, L_0x55b1e2a229b0, L_0x55b1e2a22a50;
L_0x55b1e2a22c30 .arith/sum 32, L_0x55b1e2a22af0, L_0x55b1e2a22f50;
S_0x55b1e279d330 .scope generate, "U_MAC[4]" "U_MAC[4]" 5 58, 5 58 0, S_0x55b1e27c5170;
 .timescale 0 0;
P_0x55b1e281c4b0 .param/l "i" 0 5 58, +C4<0100>;
S_0x55b1e279f280 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e279d330;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e281b960 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e281b9a0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e281b9e0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e281ad40_0 .net/s "a", 31 0, L_0x55b1e2a22ff0;  1 drivers
v0x55b1e281a500_0 .net "acc", 31 0, L_0x55b1e2a234f0;  1 drivers
v0x55b1e28199c0_0 .net/s "b", 31 0, L_0x55b1e2a23090;  1 drivers
v0x55b1e2818d30_0 .net/s "c", 31 0, L_0x55b1e2a234f0;  alias, 1 drivers
v0x55b1e2818550_0 .net "inp", 7 0, L_0x55b1e2a23310;  1 drivers
v0x55b1e2817a70_0 .net/s "mul", 31 0, L_0x55b1e2a23130;  1 drivers
v0x55b1e2816840_0 .net "sum", 31 0, L_0x55b1e2a231d0;  1 drivers
v0x55b1e2814ca0_0 .net "wgt", 7 0, L_0x55b1e2a23400;  1 drivers
L_0x55b1e2a22ff0 .extend/s 32, L_0x55b1e2a23310;
L_0x55b1e2a23090 .extend/s 32, L_0x55b1e2a23400;
L_0x55b1e2a23130 .arith/mult 32, L_0x55b1e2a22ff0, L_0x55b1e2a23090;
L_0x55b1e2a231d0 .arith/sum 32, L_0x55b1e2a23130, L_0x55b1e2a234f0;
S_0x55b1e27a11d0 .scope generate, "U_MAC[5]" "U_MAC[5]" 5 58, 5 58 0, S_0x55b1e27c5170;
 .timescale 0 0;
P_0x55b1e2818e40 .param/l "i" 0 5 58, +C4<0101>;
S_0x55b1e27a3120 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27a11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28144c0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2814500 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2814540 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2813560_0 .net/s "a", 31 0, L_0x55b1e2a23590;  1 drivers
v0x55b1e28115e0_0 .net "acc", 31 0, L_0x55b1e2a23b70;  1 drivers
v0x55b1e28112d0_0 .net/s "b", 31 0, L_0x55b1e2a23630;  1 drivers
v0x55b1e2810990_0 .net/s "c", 31 0, L_0x55b1e2a23b70;  alias, 1 drivers
v0x55b1e28101b0_0 .net "inp", 7 0, L_0x55b1e2a23900;  1 drivers
v0x55b1e280f690_0 .net/s "mul", 31 0, L_0x55b1e2a236d0;  1 drivers
v0x55b1e280f380_0 .net "sum", 31 0, L_0x55b1e2a237c0;  1 drivers
v0x55b1e280ea40_0 .net "wgt", 7 0, L_0x55b1e2a239f0;  1 drivers
L_0x55b1e2a23590 .extend/s 32, L_0x55b1e2a23900;
L_0x55b1e2a23630 .extend/s 32, L_0x55b1e2a239f0;
L_0x55b1e2a236d0 .arith/mult 32, L_0x55b1e2a23590, L_0x55b1e2a23630;
L_0x55b1e2a237c0 .arith/sum 32, L_0x55b1e2a236d0, L_0x55b1e2a23b70;
S_0x55b1e27a5120 .scope generate, "U_MAC[6]" "U_MAC[6]" 5 58, 5 58 0, S_0x55b1e27c5170;
 .timescale 0 0;
P_0x55b1e2813660 .param/l "i" 0 5 58, +C4<0110>;
S_0x55b1e27a7070 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27a5120;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e280e260 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e280e2a0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e280e2e0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e280d7b0_0 .net/s "a", 31 0, L_0x55b1e2a23c10;  1 drivers
v0x55b1e280d430_0 .net "acc", 31 0, L_0x55b1e2a24250;  1 drivers
v0x55b1e280d4f0_0 .net/s "b", 31 0, L_0x55b1e2a23cb0;  1 drivers
v0x55b1e280cb40_0 .net/s "c", 31 0, L_0x55b1e2a24250;  alias, 1 drivers
v0x55b1e280c310_0 .net "inp", 7 0, L_0x55b1e2a23fd0;  1 drivers
v0x55b1e280b7f0_0 .net/s "mul", 31 0, L_0x55b1e2a23d50;  1 drivers
v0x55b1e280b4e0_0 .net "sum", 31 0, L_0x55b1e2a23e90;  1 drivers
v0x55b1e280aba0_0 .net "wgt", 7 0, L_0x55b1e2a24160;  1 drivers
L_0x55b1e2a23c10 .extend/s 32, L_0x55b1e2a23fd0;
L_0x55b1e2a23cb0 .extend/s 32, L_0x55b1e2a24160;
L_0x55b1e2a23d50 .arith/mult 32, L_0x55b1e2a23c10, L_0x55b1e2a23cb0;
L_0x55b1e2a23e90 .arith/sum 32, L_0x55b1e2a23d50, L_0x55b1e2a24250;
S_0x55b1e27a8fc0 .scope generate, "U_MAC[7]" "U_MAC[7]" 5 58, 5 58 0, S_0x55b1e27c5170;
 .timescale 0 0;
P_0x55b1e280b8d0 .param/l "i" 0 5 58, +C4<0111>;
S_0x55b1e279b3e0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27a8fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e280a430 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e280a470 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e280a4b0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2809630_0 .net/s "a", 31 0, L_0x55b1e2a240c0;  1 drivers
v0x55b1e2808c90_0 .net "acc", 31 0, L_0x55b1e2a242f0;  1 drivers
v0x55b1e2808470_0 .net/s "b", 31 0, L_0x55b1e2a243a0;  1 drivers
v0x55b1e2807950_0 .net/s "c", 31 0, L_0x55b1e2a242f0;  alias, 1 drivers
v0x55b1e2807640_0 .net "inp", 7 0, L_0x55b1e2a246c0;  1 drivers
v0x55b1e2806d00_0 .net/s "mul", 31 0, L_0x55b1e2a24440;  1 drivers
v0x55b1e2806520_0 .net "sum", 31 0, L_0x55b1e2a24580;  1 drivers
v0x55b1e2805a00_0 .net "wgt", 7 0, L_0x55b1e2a247b0;  1 drivers
L_0x55b1e2a240c0 .extend/s 32, L_0x55b1e2a246c0;
L_0x55b1e2a243a0 .extend/s 32, L_0x55b1e2a247b0;
L_0x55b1e2a24440 .arith/mult 32, L_0x55b1e2a240c0, L_0x55b1e2a243a0;
L_0x55b1e2a24580 .arith/sum 32, L_0x55b1e2a24440, L_0x55b1e2a242f0;
S_0x55b1e28e2900 .scope generate, "U_MAC[8]" "U_MAC[8]" 5 58, 5 58 0, S_0x55b1e27c5170;
 .timescale 0 0;
P_0x55b1e281c460 .param/l "i" 0 5 58, +C4<01000>;
S_0x55b1e2795400 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28e2900;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28056f0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2805730 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2805770 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2804640_0 .net/s "a", 31 0, L_0x55b1e2a24960;  1 drivers
v0x55b1e2803ab0_0 .net "acc", 31 0, L_0x55b1e2a24f30;  1 drivers
v0x55b1e28037a0_0 .net/s "b", 31 0, L_0x55b1e2a24a00;  1 drivers
v0x55b1e2803860_0 .net/s "c", 31 0, L_0x55b1e2a24f30;  alias, 1 drivers
v0x55b1e2802e60_0 .net "inp", 7 0, L_0x55b1e2a24d20;  1 drivers
v0x55b1e2802680_0 .net/s "mul", 31 0, L_0x55b1e2a24aa0;  1 drivers
v0x55b1e2801b60_0 .net "sum", 31 0, L_0x55b1e2a24be0;  1 drivers
v0x55b1e2801850_0 .net "wgt", 7 0, L_0x55b1e2a248a0;  1 drivers
L_0x55b1e2a24960 .extend/s 32, L_0x55b1e2a24d20;
L_0x55b1e2a24a00 .extend/s 32, L_0x55b1e2a248a0;
L_0x55b1e2a24aa0 .arith/mult 32, L_0x55b1e2a24960, L_0x55b1e2a24a00;
L_0x55b1e2a24be0 .arith/sum 32, L_0x55b1e2a24aa0, L_0x55b1e2a24f30;
S_0x55b1e27961c0 .scope generate, "U_MAC[9]" "U_MAC[9]" 5 58, 5 58 0, S_0x55b1e27c5170;
 .timescale 0 0;
P_0x55b1e2802760 .param/l "i" 0 5 58, +C4<01001>;
S_0x55b1e27964d0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27961c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2800f80 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2800fc0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2801000 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27ffcb0_0 .net/s "a", 31 0, L_0x55b1e2a24e10;  1 drivers
v0x55b1e27ff900_0 .net "acc", 31 0, L_0x55b1e2a24fd0;  1 drivers
v0x55b1e27fefc0_0 .net/s "b", 31 0, L_0x55b1e2a250b0;  1 drivers
v0x55b1e27fe7e0_0 .net/s "c", 31 0, L_0x55b1e2a24fd0;  alias, 1 drivers
v0x55b1e27fdcc0_0 .net "inp", 7 0, L_0x55b1e2a253d0;  1 drivers
v0x55b1e27fd9b0_0 .net/s "mul", 31 0, L_0x55b1e2a25150;  1 drivers
v0x55b1e27fd070_0 .net "sum", 31 0, L_0x55b1e2a25290;  1 drivers
v0x55b1e27fc890_0 .net "wgt", 7 0, L_0x55b1e2a254c0;  1 drivers
L_0x55b1e2a24e10 .extend/s 32, L_0x55b1e2a253d0;
L_0x55b1e2a250b0 .extend/s 32, L_0x55b1e2a254c0;
L_0x55b1e2a25150 .arith/mult 32, L_0x55b1e2a24e10, L_0x55b1e2a250b0;
L_0x55b1e2a25290 .arith/sum 32, L_0x55b1e2a25150, L_0x55b1e2a24fd0;
S_0x55b1e2797780 .scope generate, "U_MAC[10]" "U_MAC[10]" 5 58, 5 58 0, S_0x55b1e27c5170;
 .timescale 0 0;
P_0x55b1e27ff0d0 .param/l "i" 0 5 58, +C4<01010>;
S_0x55b1e2797ab0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2797780;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27fbd70 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27fbdb0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27fbdf0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27fbb00_0 .net/s "a", 31 0, L_0x55b1e2a256a0;  1 drivers
v0x55b1e27fb140_0 .net "acc", 31 0, L_0x55b1e2a25c50;  1 drivers
v0x55b1e27fa940_0 .net/s "b", 31 0, L_0x55b1e2a25740;  1 drivers
v0x55b1e27f9e60_0 .net/s "c", 31 0, L_0x55b1e2a25c50;  alias, 1 drivers
v0x55b1e27f91d0_0 .net "inp", 7 0, L_0x55b1e2a25a60;  1 drivers
v0x55b1e27f89f0_0 .net/s "mul", 31 0, L_0x55b1e2a257e0;  1 drivers
v0x55b1e27f7f10_0 .net "sum", 31 0, L_0x55b1e2a25920;  1 drivers
v0x55b1e27f6ce0_0 .net "wgt", 7 0, L_0x55b1e2a255b0;  1 drivers
L_0x55b1e2a256a0 .extend/s 32, L_0x55b1e2a25a60;
L_0x55b1e2a25740 .extend/s 32, L_0x55b1e2a255b0;
L_0x55b1e2a257e0 .arith/mult 32, L_0x55b1e2a256a0, L_0x55b1e2a25740;
L_0x55b1e2a25920 .arith/sum 32, L_0x55b1e2a257e0, L_0x55b1e2a25c50;
S_0x55b1e2799490 .scope generate, "U_MAC[11]" "U_MAC[11]" 5 58, 5 58 0, S_0x55b1e27c5170;
 .timescale 0 0;
P_0x55b1e27faa30 .param/l "i" 0 5 58, +C4<01011>;
S_0x55b1e27b7bb0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2799490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27f5140 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27f5180 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27f51c0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27f3e60_0 .net/s "a", 31 0, L_0x55b1e2a25b50;  1 drivers
v0x55b1e27f3a00_0 .net "acc", 31 0, L_0x55b1e2a263d0;  1 drivers
v0x55b1e27f1a80_0 .net/s "b", 31 0, L_0x55b1e2a25e00;  1 drivers
v0x55b1e27f1770_0 .net/s "c", 31 0, L_0x55b1e2a263d0;  alias, 1 drivers
v0x55b1e27f0e30_0 .net "inp", 7 0, L_0x55b1e2a260d0;  1 drivers
v0x55b1e27f0ef0_0 .net/s "mul", 31 0, L_0x55b1e2a25ea0;  1 drivers
v0x55b1e27f0650_0 .net "sum", 31 0, L_0x55b1e2a25f90;  1 drivers
v0x55b1e27efb30_0 .net "wgt", 7 0, L_0x55b1e2a261c0;  1 drivers
L_0x55b1e2a25b50 .extend/s 32, L_0x55b1e2a260d0;
L_0x55b1e2a25e00 .extend/s 32, L_0x55b1e2a261c0;
L_0x55b1e2a25ea0 .arith/mult 32, L_0x55b1e2a25b50, L_0x55b1e2a25e00;
L_0x55b1e2a25f90 .arith/sum 32, L_0x55b1e2a25ea0, L_0x55b1e2a263d0;
S_0x55b1e2811800 .scope generate, "U_MAC[12]" "U_MAC[12]" 5 58, 5 58 0, S_0x55b1e27c5170;
 .timescale 0 0;
P_0x55b1e27f1b70 .param/l "i" 0 5 58, +C4<01100>;
S_0x55b1e27f1ca0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2811800;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27ef820 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27ef860 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27ef8a0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27ee700_0 .net/s "a", 31 0, L_0x55b1e2a26470;  1 drivers
v0x55b1e27edbe0_0 .net "acc", 31 0, L_0x55b1e2a26a50;  1 drivers
v0x55b1e27ed8d0_0 .net/s "b", 31 0, L_0x55b1e2a26510;  1 drivers
v0x55b1e27ecf90_0 .net/s "c", 31 0, L_0x55b1e2a26a50;  alias, 1 drivers
v0x55b1e27ec7b0_0 .net "inp", 7 0, L_0x55b1e2a26830;  1 drivers
v0x55b1e27ebc90_0 .net/s "mul", 31 0, L_0x55b1e2a265b0;  1 drivers
v0x55b1e27eb980_0 .net "sum", 31 0, L_0x55b1e2a266f0;  1 drivers
v0x55b1e27eb040_0 .net "wgt", 7 0, L_0x55b1e2a262b0;  1 drivers
L_0x55b1e2a26470 .extend/s 32, L_0x55b1e2a26830;
L_0x55b1e2a26510 .extend/s 32, L_0x55b1e2a262b0;
L_0x55b1e2a265b0 .arith/mult 32, L_0x55b1e2a26470, L_0x55b1e2a26510;
L_0x55b1e2a266f0 .arith/sum 32, L_0x55b1e2a265b0, L_0x55b1e2a26a50;
S_0x55b1e29761a0 .scope generate, "U_MAC[13]" "U_MAC[13]" 5 58, 5 58 0, S_0x55b1e27c5170;
 .timescale 0 0;
P_0x55b1e27ee800 .param/l "i" 0 5 58, +C4<01101>;
S_0x55b1e2974250 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29761a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27ea860 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27ea8a0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27ea8e0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27e9db0_0 .net/s "a", 31 0, L_0x55b1e2a26920;  1 drivers
v0x55b1e27e9a30_0 .net "acc", 31 0, L_0x55b1e2a26af0;  1 drivers
v0x55b1e27e90f0_0 .net/s "b", 31 0, L_0x55b1e2a26c30;  1 drivers
v0x55b1e27e8910_0 .net/s "c", 31 0, L_0x55b1e2a26af0;  alias, 1 drivers
v0x55b1e27e7df0_0 .net "inp", 7 0, L_0x55b1e2a26f00;  1 drivers
v0x55b1e27e7eb0_0 .net/s "mul", 31 0, L_0x55b1e2a26cd0;  1 drivers
v0x55b1e27e7ae0_0 .net "sum", 31 0, L_0x55b1e2a26dc0;  1 drivers
v0x55b1e27e71a0_0 .net "wgt", 7 0, L_0x55b1e2a26ff0;  1 drivers
L_0x55b1e2a26920 .extend/s 32, L_0x55b1e2a26f00;
L_0x55b1e2a26c30 .extend/s 32, L_0x55b1e2a26ff0;
L_0x55b1e2a26cd0 .arith/mult 32, L_0x55b1e2a26920, L_0x55b1e2a26c30;
L_0x55b1e2a26dc0 .arith/sum 32, L_0x55b1e2a26cd0, L_0x55b1e2a26af0;
S_0x55b1e2956670 .scope generate, "U_MAC[14]" "U_MAC[14]" 5 58, 5 58 0, S_0x55b1e27c5170;
 .timescale 0 0;
P_0x55b1e27e8a00 .param/l "i" 0 5 58, +C4<01110>;
S_0x55b1e2954720 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2956670;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27e69c0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27e6a00 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27e6a40 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27e5b90_0 .net/s "a", 31 0, L_0x55b1e2a26b90;  1 drivers
v0x55b1e27e5250_0 .net "acc", 31 0, L_0x55b1e2a277a0;  1 drivers
v0x55b1e27e4a70_0 .net/s "b", 31 0, L_0x55b1e2a27230;  1 drivers
v0x55b1e27e3f50_0 .net/s "c", 31 0, L_0x55b1e2a277a0;  alias, 1 drivers
v0x55b1e27e3c40_0 .net "inp", 7 0, L_0x55b1e2a27550;  1 drivers
v0x55b1e27e3d00_0 .net/s "mul", 31 0, L_0x55b1e2a272d0;  1 drivers
v0x55b1e27e3300_0 .net "sum", 31 0, L_0x55b1e2a27410;  1 drivers
v0x55b1e27e33c0_0 .net "wgt", 7 0, L_0x55b1e2a270e0;  1 drivers
L_0x55b1e2a26b90 .extend/s 32, L_0x55b1e2a27550;
L_0x55b1e2a27230 .extend/s 32, L_0x55b1e2a270e0;
L_0x55b1e2a272d0 .arith/mult 32, L_0x55b1e2a26b90, L_0x55b1e2a27230;
L_0x55b1e2a27410 .arith/sum 32, L_0x55b1e2a272d0, L_0x55b1e2a277a0;
S_0x55b1e2936b40 .scope generate, "U_MAC[15]" "U_MAC[15]" 5 58, 5 58 0, S_0x55b1e27c5170;
 .timescale 0 0;
P_0x55b1e27e2b20 .param/l "i" 0 5 58, +C4<01111>;
S_0x55b1e2934bf0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2936b40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27e2000 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27e2040 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27e2080 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27e13b0_0 .net/s "a", 31 0, L_0x55b1e2a27640;  1 drivers
v0x55b1e27e0bd0_0 .net "acc", 31 0, L_0x55b1e2a27840;  1 drivers
v0x55b1e27e00b0_0 .net/s "b", 31 0, L_0x55b1e2a276e0;  1 drivers
v0x55b1e27dfda0_0 .net/s "c", 31 0, L_0x55b1e2a27840;  alias, 1 drivers
v0x55b1e27df460_0 .net "inp", 7 0, L_0x55b1e2a27be0;  1 drivers
v0x55b1e27dec80_0 .net/s "mul", 31 0, L_0x55b1e2a279b0;  1 drivers
v0x55b1e27de160_0 .net "sum", 31 0, L_0x55b1e2a27aa0;  1 drivers
v0x55b1e27dde50_0 .net "wgt", 7 0, L_0x55b1e2a27cd0;  1 drivers
L_0x55b1e2a27640 .extend/s 32, L_0x55b1e2a27be0;
L_0x55b1e2a276e0 .extend/s 32, L_0x55b1e2a27cd0;
L_0x55b1e2a279b0 .arith/mult 32, L_0x55b1e2a27640, L_0x55b1e2a276e0;
L_0x55b1e2a27aa0 .arith/sum 32, L_0x55b1e2a279b0, L_0x55b1e2a27840;
S_0x55b1e2917010 .scope generate, "U_Systolic_Array[9]" "U_Systolic_Array[9]" 4 20, 4 20 0, S_0x55b1e2679db0;
 .timescale 0 0;
P_0x55b1e27e1490 .param/l "i" 0 4 20, +C4<01001>;
S_0x55b1e29150c0 .scope generate, "ROW_DSP" "ROW_DSP" 4 21, 4 21 0, S_0x55b1e2917010;
 .timescale 0 0;
S_0x55b1e28f74e0 .scope module, "DSP" "systolic_row_dsp" 4 49, 5 37 0, S_0x55b1e29150c0;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "i_row";
    .port_info 1 /INPUT 128 "w_row";
    .port_info 2 /INPUT 32 "a_ele";
    .port_info 3 /OUTPUT 32 "o_ele";
P_0x55b1e2890850 .param/l "ACC_DEPTH" 0 5 43, +C4<00000000000000000000000000010000>;
P_0x55b1e2890890 .param/l "ACC_WIDTH" 0 5 40, +C4<00000000000000000000000000100000>;
P_0x55b1e28908d0 .param/l "A_T_WIDTH" 0 5 46, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e2890910 .param/l "BLOCK_IN" 0 5 47, +C4<00000000000000000000000000010000>;
P_0x55b1e2890950 .param/l "INP_DEPTH" 0 5 41, +C4<00000000000000000000000000010000>;
P_0x55b1e2890990 .param/l "INP_WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
P_0x55b1e28909d0 .param/l "I_T_WIDTH" 0 5 44, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e2890a10 .param/l "WGT_DEPTH" 0 5 42, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e2890a50 .param/l "WGT_WIDTH" 0 5 39, +C4<00000000000000000000000000001000>;
P_0x55b1e2890a90 .param/l "W_T_WIDTH" 0 5 45, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e27bc9e0_0 .net "a_ele", 31 0, L_0x55b1e2a2fcf0;  1 drivers
v0x55b1e27bcac0_0 .net "i_row", 127 0, v0x55b1e29df9d0_0;  alias, 1 drivers
v0x55b1e27bcb80_0 .net "o_ele", 31 0, L_0x55b1e2a2f3c0;  1 drivers
v0x55b1e27be930_0 .net "sum", 511 0, L_0x55b1e2a2ecd0;  1 drivers
v0x55b1e27bea10_0 .net "w_row", 127 0, L_0x55b1e2a2f460;  1 drivers
L_0x55b1e2a28e50 .part v0x55b1e29df9d0_0, 0, 8;
L_0x55b1e2a28f40 .part L_0x55b1e2a2f460, 0, 8;
L_0x55b1e2a293f0 .part v0x55b1e29df9d0_0, 8, 8;
L_0x55b1e2a294e0 .part L_0x55b1e2a2f460, 8, 8;
L_0x55b1e2a29620 .part L_0x55b1e2a2ecd0, 0, 32;
L_0x55b1e2a29a80 .part v0x55b1e29df9d0_0, 16, 8;
L_0x55b1e2a29b70 .part L_0x55b1e2a2f460, 16, 8;
L_0x55b1e2a29c60 .part L_0x55b1e2a2ecd0, 32, 32;
L_0x55b1e2a2a160 .part v0x55b1e29df9d0_0, 24, 8;
L_0x55b1e2a2a250 .part L_0x55b1e2a2f460, 24, 8;
L_0x55b1e2a2a340 .part L_0x55b1e2a2ecd0, 64, 32;
L_0x55b1e2a2a700 .part v0x55b1e29df9d0_0, 32, 8;
L_0x55b1e2a2a7f0 .part L_0x55b1e2a2f460, 32, 8;
L_0x55b1e2a2a8e0 .part L_0x55b1e2a2ecd0, 96, 32;
L_0x55b1e2a2acf0 .part v0x55b1e29df9d0_0, 40, 8;
L_0x55b1e2a2ade0 .part L_0x55b1e2a2f460, 40, 8;
L_0x55b1e2a2af60 .part L_0x55b1e2a2ecd0, 128, 32;
L_0x55b1e2a2b3c0 .part v0x55b1e29df9d0_0, 48, 8;
L_0x55b1e2a2b550 .part L_0x55b1e2a2f460, 48, 8;
L_0x55b1e2a2b640 .part L_0x55b1e2a2ecd0, 160, 32;
L_0x55b1e2a2bab0 .part v0x55b1e29df9d0_0, 56, 8;
L_0x55b1e2a2bba0 .part L_0x55b1e2a2f460, 56, 8;
L_0x55b1e2a2b6e0 .part L_0x55b1e2a2ecd0, 192, 32;
L_0x55b1e2a2c110 .part v0x55b1e29df9d0_0, 64, 8;
L_0x55b1e2a2bc90 .part L_0x55b1e2a2f460, 64, 8;
L_0x55b1e2a2c320 .part L_0x55b1e2a2ecd0, 224, 32;
L_0x55b1e2a2c7c0 .part v0x55b1e29df9d0_0, 72, 8;
L_0x55b1e2a2c8b0 .part L_0x55b1e2a2f460, 72, 8;
L_0x55b1e2a2c3c0 .part L_0x55b1e2a2ecd0, 256, 32;
L_0x55b1e2a2ce50 .part v0x55b1e29df9d0_0, 80, 8;
L_0x55b1e2a2c9a0 .part L_0x55b1e2a2f460, 80, 8;
L_0x55b1e2a2d040 .part L_0x55b1e2a2ecd0, 288, 32;
L_0x55b1e2a2d4c0 .part v0x55b1e29df9d0_0, 88, 8;
L_0x55b1e2a2d5b0 .part L_0x55b1e2a2f460, 88, 8;
L_0x55b1e2a2d7c0 .part L_0x55b1e2a2ecd0, 320, 32;
L_0x55b1e2a2dc20 .part v0x55b1e29df9d0_0, 96, 8;
L_0x55b1e2a2d6a0 .part L_0x55b1e2a2f460, 96, 8;
L_0x55b1e2a2de40 .part L_0x55b1e2a2ecd0, 352, 32;
L_0x55b1e2a2e2f0 .part v0x55b1e29df9d0_0, 104, 8;
L_0x55b1e2a2e3e0 .part L_0x55b1e2a2f460, 104, 8;
L_0x55b1e2a2dee0 .part L_0x55b1e2a2ecd0, 384, 32;
L_0x55b1e2a2e940 .part v0x55b1e29df9d0_0, 112, 8;
L_0x55b1e2a2e4d0 .part L_0x55b1e2a2f460, 112, 8;
L_0x55b1e2a2eb90 .part L_0x55b1e2a2ecd0, 416, 32;
L_0x55b1e2a2efd0 .part v0x55b1e29df9d0_0, 120, 8;
L_0x55b1e2a2f0c0 .part L_0x55b1e2a2f460, 120, 8;
L_0x55b1e2a2ec30 .part L_0x55b1e2a2ecd0, 448, 32;
LS_0x55b1e2a2ecd0_0_0 .concat8 [ 32 32 32 32], L_0x55b1e2a28d60, L_0x55b1e2a292b0, L_0x55b1e2a29940, L_0x55b1e2a2a020;
LS_0x55b1e2a2ecd0_0_4 .concat8 [ 32 32 32 32], L_0x55b1e2a2a5c0, L_0x55b1e2a2abb0, L_0x55b1e2a2b280, L_0x55b1e2a2b970;
LS_0x55b1e2a2ecd0_0_8 .concat8 [ 32 32 32 32], L_0x55b1e2a2bfd0, L_0x55b1e2a2c680, L_0x55b1e2a2cd10, L_0x55b1e2a2d380;
LS_0x55b1e2a2ecd0_0_12 .concat8 [ 32 32 32 32], L_0x55b1e2a2dae0, L_0x55b1e2a2e1b0, L_0x55b1e2a2e800, L_0x55b1e2a2ee90;
L_0x55b1e2a2ecd0 .concat8 [ 128 128 128 128], LS_0x55b1e2a2ecd0_0_0, LS_0x55b1e2a2ecd0_0_4, LS_0x55b1e2a2ecd0_0_8, LS_0x55b1e2a2ecd0_0_12;
L_0x55b1e2a2f3c0 .part L_0x55b1e2a2ecd0, 480, 32;
S_0x55b1e28f5590 .scope generate, "U_MAC[0]" "U_MAC[0]" 5 58, 5 58 0, S_0x55b1e28f74e0;
 .timescale 0 0;
P_0x55b1e27d96c0 .param/l "i" 0 5 58, +C4<00>;
S_0x55b1e28d79b0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28f5590;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27d8e90 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27d8ed0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27d8f10 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27d7220_0 .net/s "a", 31 0, L_0x55b1e2a28b30;  1 drivers
v0x55b1e27d55e0_0 .net "acc", 31 0, L_0x55b1e2a2fcf0;  alias, 1 drivers
v0x55b1e27d4d60_0 .net/s "b", 31 0, L_0x55b1e2a28bd0;  1 drivers
v0x55b1e27d41c0_0 .net/s "c", 31 0, L_0x55b1e2a2fcf0;  alias, 1 drivers
v0x55b1e27d2e70_0 .net "inp", 7 0, L_0x55b1e2a28e50;  1 drivers
v0x55b1e27d1cd0_0 .net/s "mul", 31 0, L_0x55b1e2a28c70;  1 drivers
v0x55b1e27d19c0_0 .net "sum", 31 0, L_0x55b1e2a28d60;  1 drivers
v0x55b1e27d1080_0 .net "wgt", 7 0, L_0x55b1e2a28f40;  1 drivers
L_0x55b1e2a28b30 .extend/s 32, L_0x55b1e2a28e50;
L_0x55b1e2a28bd0 .extend/s 32, L_0x55b1e2a28f40;
L_0x55b1e2a28c70 .arith/mult 32, L_0x55b1e2a28b30, L_0x55b1e2a28bd0;
L_0x55b1e2a28d60 .arith/sum 32, L_0x55b1e2a28c70, L_0x55b1e2a2fcf0;
S_0x55b1e28d5a60 .scope generate, "U_MAC[1]" "U_MAC[1]" 5 58, 5 58 0, S_0x55b1e28f74e0;
 .timescale 0 0;
P_0x55b1e27d4e50 .param/l "i" 0 5 58, +C4<01>;
S_0x55b1e28b7e80 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28d5a60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27d08a0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27d08e0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27d0920 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27cfdf0_0 .net/s "a", 31 0, L_0x55b1e2a29030;  1 drivers
v0x55b1e27cfa70_0 .net "acc", 31 0, L_0x55b1e2a29620;  1 drivers
v0x55b1e27cf130_0 .net/s "b", 31 0, L_0x55b1e2a290d0;  1 drivers
v0x55b1e27cf1f0_0 .net/s "c", 31 0, L_0x55b1e2a29620;  alias, 1 drivers
v0x55b1e27ce950_0 .net "inp", 7 0, L_0x55b1e2a293f0;  1 drivers
v0x55b1e27ce9f0_0 .net/s "mul", 31 0, L_0x55b1e2a29170;  1 drivers
v0x55b1e27cde50_0 .net "sum", 31 0, L_0x55b1e2a292b0;  1 drivers
v0x55b1e27cdb20_0 .net "wgt", 7 0, L_0x55b1e2a294e0;  1 drivers
L_0x55b1e2a29030 .extend/s 32, L_0x55b1e2a293f0;
L_0x55b1e2a290d0 .extend/s 32, L_0x55b1e2a294e0;
L_0x55b1e2a29170 .arith/mult 32, L_0x55b1e2a29030, L_0x55b1e2a290d0;
L_0x55b1e2a292b0 .arith/sum 32, L_0x55b1e2a29170, L_0x55b1e2a29620;
S_0x55b1e28b5f30 .scope generate, "U_MAC[2]" "U_MAC[2]" 5 58, 5 58 0, S_0x55b1e28f74e0;
 .timescale 0 0;
P_0x55b1e27cd1e0 .param/l "i" 0 5 58, +C4<010>;
S_0x55b1e2898350 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28b5f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27cca00 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27cca40 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27cca80 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27cbbd0_0 .net/s "a", 31 0, L_0x55b1e2a296c0;  1 drivers
v0x55b1e27cb290_0 .net "acc", 31 0, L_0x55b1e2a29c60;  1 drivers
v0x55b1e27caab0_0 .net/s "b", 31 0, L_0x55b1e2a29760;  1 drivers
v0x55b1e27c9f90_0 .net/s "c", 31 0, L_0x55b1e2a29c60;  alias, 1 drivers
v0x55b1e27c9c80_0 .net "inp", 7 0, L_0x55b1e2a29a80;  1 drivers
v0x55b1e27c9340_0 .net/s "mul", 31 0, L_0x55b1e2a29800;  1 drivers
v0x55b1e27c8b60_0 .net "sum", 31 0, L_0x55b1e2a29940;  1 drivers
v0x55b1e27c8040_0 .net "wgt", 7 0, L_0x55b1e2a29b70;  1 drivers
L_0x55b1e2a296c0 .extend/s 32, L_0x55b1e2a29a80;
L_0x55b1e2a29760 .extend/s 32, L_0x55b1e2a29b70;
L_0x55b1e2a29800 .arith/mult 32, L_0x55b1e2a296c0, L_0x55b1e2a29760;
L_0x55b1e2a29940 .arith/sum 32, L_0x55b1e2a29800, L_0x55b1e2a29c60;
S_0x55b1e2896400 .scope generate, "U_MAC[3]" "U_MAC[3]" 5 58, 5 58 0, S_0x55b1e28f74e0;
 .timescale 0 0;
P_0x55b1e27cbcd0 .param/l "i" 0 5 58, +C4<011>;
S_0x55b1e2878820 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2896400;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27c7d30 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27c7d70 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27c7db0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27c7490_0 .net/s "a", 31 0, L_0x55b1e2a29da0;  1 drivers
v0x55b1e27c6c50_0 .net "acc", 31 0, L_0x55b1e2a2a340;  1 drivers
v0x55b1e27c60f0_0 .net/s "b", 31 0, L_0x55b1e2a29e40;  1 drivers
v0x55b1e27c5de0_0 .net/s "c", 31 0, L_0x55b1e2a2a340;  alias, 1 drivers
v0x55b1e27c54a0_0 .net "inp", 7 0, L_0x55b1e2a2a160;  1 drivers
v0x55b1e27c4cc0_0 .net/s "mul", 31 0, L_0x55b1e2a29ee0;  1 drivers
v0x55b1e27c41a0_0 .net "sum", 31 0, L_0x55b1e2a2a020;  1 drivers
v0x55b1e27c3e90_0 .net "wgt", 7 0, L_0x55b1e2a2a250;  1 drivers
L_0x55b1e2a29da0 .extend/s 32, L_0x55b1e2a2a160;
L_0x55b1e2a29e40 .extend/s 32, L_0x55b1e2a2a250;
L_0x55b1e2a29ee0 .arith/mult 32, L_0x55b1e2a29da0, L_0x55b1e2a29e40;
L_0x55b1e2a2a020 .arith/sum 32, L_0x55b1e2a29ee0, L_0x55b1e2a2a340;
S_0x55b1e28768d0 .scope generate, "U_MAC[4]" "U_MAC[4]" 5 58, 5 58 0, S_0x55b1e28f74e0;
 .timescale 0 0;
P_0x55b1e27c5ed0 .param/l "i" 0 5 58, +C4<0100>;
S_0x55b1e2858cf0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28768d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27c3550 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27c3590 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27c35d0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27c2250_0 .net/s "a", 31 0, L_0x55b1e2a2a3e0;  1 drivers
v0x55b1e27c1f40_0 .net "acc", 31 0, L_0x55b1e2a2a8e0;  1 drivers
v0x55b1e27c1600_0 .net/s "b", 31 0, L_0x55b1e2a2a480;  1 drivers
v0x55b1e27c0e20_0 .net/s "c", 31 0, L_0x55b1e2a2a8e0;  alias, 1 drivers
v0x55b1e27c0300_0 .net "inp", 7 0, L_0x55b1e2a2a700;  1 drivers
v0x55b1e27c03c0_0 .net/s "mul", 31 0, L_0x55b1e2a2a520;  1 drivers
v0x55b1e27bfff0_0 .net "sum", 31 0, L_0x55b1e2a2a5c0;  1 drivers
v0x55b1e27bf6b0_0 .net "wgt", 7 0, L_0x55b1e2a2a7f0;  1 drivers
L_0x55b1e2a2a3e0 .extend/s 32, L_0x55b1e2a2a700;
L_0x55b1e2a2a480 .extend/s 32, L_0x55b1e2a2a7f0;
L_0x55b1e2a2a520 .arith/mult 32, L_0x55b1e2a2a3e0, L_0x55b1e2a2a480;
L_0x55b1e2a2a5c0 .arith/sum 32, L_0x55b1e2a2a520, L_0x55b1e2a2a8e0;
S_0x55b1e2856da0 .scope generate, "U_MAC[5]" "U_MAC[5]" 5 58, 5 58 0, S_0x55b1e28f74e0;
 .timescale 0 0;
P_0x55b1e27c16f0 .param/l "i" 0 5 58, +C4<0101>;
S_0x55b1e28391c0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2856da0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27beed0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27bef10 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27bef50 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27be0a0_0 .net/s "a", 31 0, L_0x55b1e2a2a980;  1 drivers
v0x55b1e27bd760_0 .net "acc", 31 0, L_0x55b1e2a2af60;  1 drivers
v0x55b1e27bcf80_0 .net/s "b", 31 0, L_0x55b1e2a2aa20;  1 drivers
v0x55b1e27bc460_0 .net/s "c", 31 0, L_0x55b1e2a2af60;  alias, 1 drivers
v0x55b1e27bc150_0 .net "inp", 7 0, L_0x55b1e2a2acf0;  1 drivers
v0x55b1e27bb810_0 .net/s "mul", 31 0, L_0x55b1e2a2aac0;  1 drivers
v0x55b1e27bb030_0 .net "sum", 31 0, L_0x55b1e2a2abb0;  1 drivers
v0x55b1e27ba550_0 .net "wgt", 7 0, L_0x55b1e2a2ade0;  1 drivers
L_0x55b1e2a2a980 .extend/s 32, L_0x55b1e2a2acf0;
L_0x55b1e2a2aa20 .extend/s 32, L_0x55b1e2a2ade0;
L_0x55b1e2a2aac0 .arith/mult 32, L_0x55b1e2a2a980, L_0x55b1e2a2aa20;
L_0x55b1e2a2abb0 .arith/sum 32, L_0x55b1e2a2aac0, L_0x55b1e2a2af60;
S_0x55b1e2837270 .scope generate, "U_MAC[6]" "U_MAC[6]" 5 58, 5 58 0, S_0x55b1e28f74e0;
 .timescale 0 0;
P_0x55b1e27be1a0 .param/l "i" 0 5 58, +C4<0110>;
S_0x55b1e2819690 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2837270;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27b98c0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27b9900 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27b9940 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27b90e0_0 .net/s "a", 31 0, L_0x55b1e2a2b000;  1 drivers
v0x55b1e27b9180_0 .net "acc", 31 0, L_0x55b1e2a2b640;  1 drivers
v0x55b1e27b8620_0 .net/s "b", 31 0, L_0x55b1e2a2b0a0;  1 drivers
v0x55b1e27b73d0_0 .net/s "c", 31 0, L_0x55b1e2a2b640;  alias, 1 drivers
v0x55b1e27b5830_0 .net "inp", 7 0, L_0x55b1e2a2b3c0;  1 drivers
v0x55b1e27b58f0_0 .net/s "mul", 31 0, L_0x55b1e2a2b140;  1 drivers
v0x55b1e27b4fb0_0 .net "sum", 31 0, L_0x55b1e2a2b280;  1 drivers
v0x55b1e27b4410_0 .net "wgt", 7 0, L_0x55b1e2a2b550;  1 drivers
L_0x55b1e2a2b000 .extend/s 32, L_0x55b1e2a2b3c0;
L_0x55b1e2a2b0a0 .extend/s 32, L_0x55b1e2a2b550;
L_0x55b1e2a2b140 .arith/mult 32, L_0x55b1e2a2b000, L_0x55b1e2a2b0a0;
L_0x55b1e2a2b280 .arith/sum 32, L_0x55b1e2a2b140, L_0x55b1e2a2b640;
S_0x55b1e2817740 .scope generate, "U_MAC[7]" "U_MAC[7]" 5 58, 5 58 0, S_0x55b1e28f74e0;
 .timescale 0 0;
P_0x55b1e27b3fb0 .param/l "i" 0 5 58, +C4<0111>;
S_0x55b1e27f9b30 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2817740;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27b2770 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27b27b0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27b27f0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27b1970_0 .net/s "a", 31 0, L_0x55b1e2a2b4b0;  1 drivers
v0x55b1e27b1030_0 .net "acc", 31 0, L_0x55b1e2a2b6e0;  1 drivers
v0x55b1e27b0850_0 .net/s "b", 31 0, L_0x55b1e2a2b790;  1 drivers
v0x55b1e27afd30_0 .net/s "c", 31 0, L_0x55b1e2a2b6e0;  alias, 1 drivers
v0x55b1e27afa20_0 .net "inp", 7 0, L_0x55b1e2a2bab0;  1 drivers
v0x55b1e27af0e0_0 .net/s "mul", 31 0, L_0x55b1e2a2b830;  1 drivers
v0x55b1e27ae900_0 .net "sum", 31 0, L_0x55b1e2a2b970;  1 drivers
v0x55b1e27adde0_0 .net "wgt", 7 0, L_0x55b1e2a2bba0;  1 drivers
L_0x55b1e2a2b4b0 .extend/s 32, L_0x55b1e2a2bab0;
L_0x55b1e2a2b790 .extend/s 32, L_0x55b1e2a2bba0;
L_0x55b1e2a2b830 .arith/mult 32, L_0x55b1e2a2b4b0, L_0x55b1e2a2b790;
L_0x55b1e2a2b970 .arith/sum 32, L_0x55b1e2a2b830, L_0x55b1e2a2b6e0;
S_0x55b1e27f7be0 .scope generate, "U_MAC[8]" "U_MAC[8]" 5 58, 5 58 0, S_0x55b1e28f74e0;
 .timescale 0 0;
P_0x55b1e27c61e0 .param/l "i" 0 5 58, +C4<01000>;
S_0x55b1e27d9fd0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27f7be0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27adad0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27adb10 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27adb50 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27ad200_0 .net/s "a", 31 0, L_0x55b1e2a2bd50;  1 drivers
v0x55b1e27ac9b0_0 .net "acc", 31 0, L_0x55b1e2a2c320;  1 drivers
v0x55b1e27abe90_0 .net/s "b", 31 0, L_0x55b1e2a2bdf0;  1 drivers
v0x55b1e27abf50_0 .net/s "c", 31 0, L_0x55b1e2a2c320;  alias, 1 drivers
v0x55b1e27abb80_0 .net "inp", 7 0, L_0x55b1e2a2c110;  1 drivers
v0x55b1e27ab240_0 .net/s "mul", 31 0, L_0x55b1e2a2be90;  1 drivers
v0x55b1e27aaa60_0 .net "sum", 31 0, L_0x55b1e2a2bfd0;  1 drivers
v0x55b1e27a9f40_0 .net "wgt", 7 0, L_0x55b1e2a2bc90;  1 drivers
L_0x55b1e2a2bd50 .extend/s 32, L_0x55b1e2a2c110;
L_0x55b1e2a2bdf0 .extend/s 32, L_0x55b1e2a2bc90;
L_0x55b1e2a2be90 .arith/mult 32, L_0x55b1e2a2bd50, L_0x55b1e2a2bdf0;
L_0x55b1e2a2bfd0 .arith/sum 32, L_0x55b1e2a2be90, L_0x55b1e2a2c320;
S_0x55b1e27d8080 .scope generate, "U_MAC[9]" "U_MAC[9]" 5 58, 5 58 0, S_0x55b1e28f74e0;
 .timescale 0 0;
P_0x55b1e27aca90 .param/l "i" 0 5 58, +C4<01001>;
S_0x55b1e27ba220 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27d8080;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27a9c30 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27a9c70 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27a9cb0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27a8b10_0 .net/s "a", 31 0, L_0x55b1e2a2c200;  1 drivers
v0x55b1e27a7ff0_0 .net "acc", 31 0, L_0x55b1e2a2c3c0;  1 drivers
v0x55b1e27a7ce0_0 .net/s "b", 31 0, L_0x55b1e2a2c4a0;  1 drivers
v0x55b1e27a73a0_0 .net/s "c", 31 0, L_0x55b1e2a2c3c0;  alias, 1 drivers
v0x55b1e27a6bc0_0 .net "inp", 7 0, L_0x55b1e2a2c7c0;  1 drivers
v0x55b1e27a60a0_0 .net/s "mul", 31 0, L_0x55b1e2a2c540;  1 drivers
v0x55b1e27a5d90_0 .net "sum", 31 0, L_0x55b1e2a2c680;  1 drivers
v0x55b1e27a5450_0 .net "wgt", 7 0, L_0x55b1e2a2c8b0;  1 drivers
L_0x55b1e2a2c200 .extend/s 32, L_0x55b1e2a2c7c0;
L_0x55b1e2a2c4a0 .extend/s 32, L_0x55b1e2a2c8b0;
L_0x55b1e2a2c540 .arith/mult 32, L_0x55b1e2a2c200, L_0x55b1e2a2c4a0;
L_0x55b1e2a2c680 .arith/sum 32, L_0x55b1e2a2c540, L_0x55b1e2a2c3c0;
S_0x55b1e27b82d0 .scope generate, "U_MAC[10]" "U_MAC[10]" 5 58, 5 58 0, S_0x55b1e28f74e0;
 .timescale 0 0;
P_0x55b1e27a8c10 .param/l "i" 0 5 58, +C4<01010>;
S_0x55b1e279a120 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27b82d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27a4c70 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27a4cb0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27a4cf0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27a4110_0 .net/s "a", 31 0, L_0x55b1e2a2ca90;  1 drivers
v0x55b1e27a3d90_0 .net "acc", 31 0, L_0x55b1e2a2d040;  1 drivers
v0x55b1e27a3450_0 .net/s "b", 31 0, L_0x55b1e2a2cb30;  1 drivers
v0x55b1e27a3510_0 .net/s "c", 31 0, L_0x55b1e2a2d040;  alias, 1 drivers
v0x55b1e27a2c70_0 .net "inp", 7 0, L_0x55b1e2a2ce50;  1 drivers
v0x55b1e27a2150_0 .net/s "mul", 31 0, L_0x55b1e2a2cbd0;  1 drivers
v0x55b1e27a1e40_0 .net "sum", 31 0, L_0x55b1e2a2cd10;  1 drivers
v0x55b1e27a1500_0 .net "wgt", 7 0, L_0x55b1e2a2c9a0;  1 drivers
L_0x55b1e2a2ca90 .extend/s 32, L_0x55b1e2a2ce50;
L_0x55b1e2a2cb30 .extend/s 32, L_0x55b1e2a2c9a0;
L_0x55b1e2a2cbd0 .arith/mult 32, L_0x55b1e2a2ca90, L_0x55b1e2a2cb30;
L_0x55b1e2a2cd10 .arith/sum 32, L_0x55b1e2a2cbd0, L_0x55b1e2a2d040;
S_0x55b1e27981d0 .scope generate, "U_MAC[11]" "U_MAC[11]" 5 58, 5 58 0, S_0x55b1e28f74e0;
 .timescale 0 0;
P_0x55b1e27a2230 .param/l "i" 0 5 58, +C4<01011>;
S_0x55b1e2812850 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27981d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27a0d70 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27a0db0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27a0df0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e279ff90_0 .net/s "a", 31 0, L_0x55b1e2a2cf40;  1 drivers
v0x55b1e279f5b0_0 .net "acc", 31 0, L_0x55b1e2a2d7c0;  1 drivers
v0x55b1e279edd0_0 .net/s "b", 31 0, L_0x55b1e2a2d1f0;  1 drivers
v0x55b1e279e2b0_0 .net/s "c", 31 0, L_0x55b1e2a2d7c0;  alias, 1 drivers
v0x55b1e279dfa0_0 .net "inp", 7 0, L_0x55b1e2a2d4c0;  1 drivers
v0x55b1e279d660_0 .net/s "mul", 31 0, L_0x55b1e2a2d290;  1 drivers
v0x55b1e279ce80_0 .net "sum", 31 0, L_0x55b1e2a2d380;  1 drivers
v0x55b1e279c360_0 .net "wgt", 7 0, L_0x55b1e2a2d5b0;  1 drivers
L_0x55b1e2a2cf40 .extend/s 32, L_0x55b1e2a2d4c0;
L_0x55b1e2a2d1f0 .extend/s 32, L_0x55b1e2a2d5b0;
L_0x55b1e2a2d290 .arith/mult 32, L_0x55b1e2a2cf40, L_0x55b1e2a2d1f0;
L_0x55b1e2a2d380 .arith/sum 32, L_0x55b1e2a2d290, L_0x55b1e2a2d7c0;
S_0x55b1e27f2cf0 .scope generate, "U_MAC[12]" "U_MAC[12]" 5 58, 5 58 0, S_0x55b1e28f74e0;
 .timescale 0 0;
P_0x55b1e279eec0 .param/l "i" 0 5 58, +C4<01100>;
S_0x55b1e27d2900 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27f2cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e279c050 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e279c090 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e279c0d0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e279b7b0_0 .net/s "a", 31 0, L_0x55b1e2a2d860;  1 drivers
v0x55b1e279af30_0 .net "acc", 31 0, L_0x55b1e2a2de40;  1 drivers
v0x55b1e279a450_0 .net/s "b", 31 0, L_0x55b1e2a2d900;  1 drivers
v0x55b1e27997c0_0 .net/s "c", 31 0, L_0x55b1e2a2de40;  alias, 1 drivers
v0x55b1e2798fe0_0 .net "inp", 7 0, L_0x55b1e2a2dc20;  1 drivers
v0x55b1e2798500_0 .net/s "mul", 31 0, L_0x55b1e2a2d9a0;  1 drivers
v0x55b1e27972d0_0 .net "sum", 31 0, L_0x55b1e2a2dae0;  1 drivers
v0x55b1e2795730_0 .net "wgt", 7 0, L_0x55b1e2a2d6a0;  1 drivers
L_0x55b1e2a2d860 .extend/s 32, L_0x55b1e2a2dc20;
L_0x55b1e2a2d900 .extend/s 32, L_0x55b1e2a2d6a0;
L_0x55b1e2a2d9a0 .arith/mult 32, L_0x55b1e2a2d860, L_0x55b1e2a2d900;
L_0x55b1e2a2dae0 .arith/sum 32, L_0x55b1e2a2d9a0, L_0x55b1e2a2de40;
S_0x55b1e298ec70 .scope generate, "U_MAC[13]" "U_MAC[13]" 5 58, 5 58 0, S_0x55b1e28f74e0;
 .timescale 0 0;
P_0x55b1e279a540 .param/l "i" 0 5 58, +C4<01101>;
S_0x55b1e2798a40 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e298ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2794eb0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2794ef0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2794f30 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29905f0_0 .net/s "a", 31 0, L_0x55b1e2a2dd10;  1 drivers
v0x55b1e27ca1b0_0 .net "acc", 31 0, L_0x55b1e2a2dee0;  1 drivers
v0x55b1e27c43c0_0 .net/s "b", 31 0, L_0x55b1e2a2e020;  1 drivers
v0x55b1e279a990_0 .net/s "c", 31 0, L_0x55b1e2a2dee0;  alias, 1 drivers
v0x55b1e279aa80_0 .net "inp", 7 0, L_0x55b1e2a2e2f0;  1 drivers
v0x55b1e279c8e0_0 .net/s "mul", 31 0, L_0x55b1e2a2e0c0;  1 drivers
v0x55b1e279c9c0_0 .net "sum", 31 0, L_0x55b1e2a2e1b0;  1 drivers
v0x55b1e279e830_0 .net "wgt", 7 0, L_0x55b1e2a2e3e0;  1 drivers
L_0x55b1e2a2dd10 .extend/s 32, L_0x55b1e2a2e2f0;
L_0x55b1e2a2e020 .extend/s 32, L_0x55b1e2a2e3e0;
L_0x55b1e2a2e0c0 .arith/mult 32, L_0x55b1e2a2dd10, L_0x55b1e2a2e020;
L_0x55b1e2a2e1b0 .arith/sum 32, L_0x55b1e2a2e0c0, L_0x55b1e2a2dee0;
S_0x55b1e27a0780 .scope generate, "U_MAC[14]" "U_MAC[14]" 5 58, 5 58 0, S_0x55b1e28f74e0;
 .timescale 0 0;
P_0x55b1e29906d0 .param/l "i" 0 5 58, +C4<01110>;
S_0x55b1e27a26d0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27a0780;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e279e990 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e279e9d0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e279ea10 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27a47e0_0 .net/s "a", 31 0, L_0x55b1e2a2df80;  1 drivers
v0x55b1e27a6620_0 .net "acc", 31 0, L_0x55b1e2a2eb90;  1 drivers
v0x55b1e27a6700_0 .net/s "b", 31 0, L_0x55b1e2a2e620;  1 drivers
v0x55b1e27a67c0_0 .net/s "c", 31 0, L_0x55b1e2a2eb90;  alias, 1 drivers
v0x55b1e27a8570_0 .net "inp", 7 0, L_0x55b1e2a2e940;  1 drivers
v0x55b1e27a8660_0 .net/s "mul", 31 0, L_0x55b1e2a2e6c0;  1 drivers
v0x55b1e27aa4c0_0 .net "sum", 31 0, L_0x55b1e2a2e800;  1 drivers
v0x55b1e27aa5a0_0 .net "wgt", 7 0, L_0x55b1e2a2e4d0;  1 drivers
L_0x55b1e2a2df80 .extend/s 32, L_0x55b1e2a2e940;
L_0x55b1e2a2e620 .extend/s 32, L_0x55b1e2a2e4d0;
L_0x55b1e2a2e6c0 .arith/mult 32, L_0x55b1e2a2df80, L_0x55b1e2a2e620;
L_0x55b1e2a2e800 .arith/sum 32, L_0x55b1e2a2e6c0, L_0x55b1e2a2eb90;
S_0x55b1e27ac410 .scope generate, "U_MAC[15]" "U_MAC[15]" 5 58, 5 58 0, S_0x55b1e28f74e0;
 .timescale 0 0;
P_0x55b1e27a8740 .param/l "i" 0 5 58, +C4<01111>;
S_0x55b1e27ae3d0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27ac410;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2796d80 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2796dc0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2796e00 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27b0350_0 .net/s "a", 31 0, L_0x55b1e2a2ea30;  1 drivers
v0x55b1e27b0430_0 .net "acc", 31 0, L_0x55b1e2a2ec30;  1 drivers
v0x55b1e27b3680_0 .net/s "b", 31 0, L_0x55b1e2a2ead0;  1 drivers
v0x55b1e27b3750_0 .net/s "c", 31 0, L_0x55b1e2a2ec30;  alias, 1 drivers
v0x55b1e27b8b40_0 .net "inp", 7 0, L_0x55b1e2a2efd0;  1 drivers
v0x55b1e27b8c50_0 .net/s "mul", 31 0, L_0x55b1e2a2eda0;  1 drivers
v0x55b1e27baa90_0 .net "sum", 31 0, L_0x55b1e2a2ee90;  1 drivers
v0x55b1e27bab70_0 .net "wgt", 7 0, L_0x55b1e2a2f0c0;  1 drivers
L_0x55b1e2a2ea30 .extend/s 32, L_0x55b1e2a2efd0;
L_0x55b1e2a2ead0 .extend/s 32, L_0x55b1e2a2f0c0;
L_0x55b1e2a2eda0 .arith/mult 32, L_0x55b1e2a2ea30, L_0x55b1e2a2ead0;
L_0x55b1e2a2ee90 .arith/sum 32, L_0x55b1e2a2eda0, L_0x55b1e2a2ec30;
S_0x55b1e27c0880 .scope generate, "U_Systolic_Array[10]" "U_Systolic_Array[10]" 4 20, 4 20 0, S_0x55b1e2679db0;
 .timescale 0 0;
P_0x55b1e27c27d0 .param/l "i" 0 4 20, +C4<01010>;
S_0x55b1e27c4720 .scope generate, "ROW_DSP" "ROW_DSP" 4 21, 4 21 0, S_0x55b1e27c0880;
 .timescale 0 0;
S_0x55b1e27c6670 .scope module, "DSP" "systolic_row_dsp" 4 49, 5 37 0, S_0x55b1e27c4720;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "i_row";
    .port_info 1 /INPUT 128 "w_row";
    .port_info 2 /INPUT 32 "a_ele";
    .port_info 3 /OUTPUT 32 "o_ele";
P_0x55b1e28b0380 .param/l "ACC_DEPTH" 0 5 43, +C4<00000000000000000000000000010000>;
P_0x55b1e28b03c0 .param/l "ACC_WIDTH" 0 5 40, +C4<00000000000000000000000000100000>;
P_0x55b1e28b0400 .param/l "A_T_WIDTH" 0 5 46, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e28b0440 .param/l "BLOCK_IN" 0 5 47, +C4<00000000000000000000000000010000>;
P_0x55b1e28b0480 .param/l "INP_DEPTH" 0 5 41, +C4<00000000000000000000000000010000>;
P_0x55b1e28b04c0 .param/l "INP_WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
P_0x55b1e28b0500 .param/l "I_T_WIDTH" 0 5 44, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e28b0540 .param/l "WGT_DEPTH" 0 5 42, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e28b0580 .param/l "WGT_WIDTH" 0 5 39, +C4<00000000000000000000000000001000>;
P_0x55b1e28b05c0 .param/l "W_T_WIDTH" 0 5 45, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e28b4a90_0 .net "a_ele", 31 0, L_0x55b1e2a36ff0;  1 drivers
v0x55b1e28b4ba0_0 .net "i_row", 127 0, v0x55b1e29df9d0_0;  alias, 1 drivers
v0x55b1e28cdf60_0 .net "o_ele", 31 0, L_0x55b1e2a366c0;  1 drivers
v0x55b1e28ce020_0 .net "sum", 511 0, L_0x55b1e2a35fd0;  1 drivers
v0x55b1e28ce100_0 .net "w_row", 127 0, L_0x55b1e2a36760;  1 drivers
L_0x55b1e2a300c0 .part v0x55b1e29df9d0_0, 0, 8;
L_0x55b1e2a301b0 .part L_0x55b1e2a36760, 0, 8;
L_0x55b1e2a30660 .part v0x55b1e29df9d0_0, 8, 8;
L_0x55b1e2a30750 .part L_0x55b1e2a36760, 8, 8;
L_0x55b1e2a30890 .part L_0x55b1e2a35fd0, 0, 32;
L_0x55b1e2a30cf0 .part v0x55b1e29df9d0_0, 16, 8;
L_0x55b1e2a30de0 .part L_0x55b1e2a36760, 16, 8;
L_0x55b1e2a30ed0 .part L_0x55b1e2a35fd0, 32, 32;
L_0x55b1e2a313d0 .part v0x55b1e29df9d0_0, 24, 8;
L_0x55b1e2a314c0 .part L_0x55b1e2a36760, 24, 8;
L_0x55b1e2a315b0 .part L_0x55b1e2a35fd0, 64, 32;
L_0x55b1e2a31970 .part v0x55b1e29df9d0_0, 32, 8;
L_0x55b1e2a31a60 .part L_0x55b1e2a36760, 32, 8;
L_0x55b1e2a31b50 .part L_0x55b1e2a35fd0, 96, 32;
L_0x55b1e2a31ff0 .part v0x55b1e29df9d0_0, 40, 8;
L_0x55b1e2a320e0 .part L_0x55b1e2a36760, 40, 8;
L_0x55b1e2a32260 .part L_0x55b1e2a35fd0, 128, 32;
L_0x55b1e2a326c0 .part v0x55b1e29df9d0_0, 48, 8;
L_0x55b1e2a32850 .part L_0x55b1e2a36760, 48, 8;
L_0x55b1e2a32940 .part L_0x55b1e2a35fd0, 160, 32;
L_0x55b1e2a32db0 .part v0x55b1e29df9d0_0, 56, 8;
L_0x55b1e2a32ea0 .part L_0x55b1e2a36760, 56, 8;
L_0x55b1e2a329e0 .part L_0x55b1e2a35fd0, 192, 32;
L_0x55b1e2a33410 .part v0x55b1e29df9d0_0, 64, 8;
L_0x55b1e2a32f90 .part L_0x55b1e2a36760, 64, 8;
L_0x55b1e2a33620 .part L_0x55b1e2a35fd0, 224, 32;
L_0x55b1e2a33ac0 .part v0x55b1e29df9d0_0, 72, 8;
L_0x55b1e2a33bb0 .part L_0x55b1e2a36760, 72, 8;
L_0x55b1e2a336c0 .part L_0x55b1e2a35fd0, 256, 32;
L_0x55b1e2a34150 .part v0x55b1e29df9d0_0, 80, 8;
L_0x55b1e2a33ca0 .part L_0x55b1e2a36760, 80, 8;
L_0x55b1e2a34340 .part L_0x55b1e2a35fd0, 288, 32;
L_0x55b1e2a347c0 .part v0x55b1e29df9d0_0, 88, 8;
L_0x55b1e2a348b0 .part L_0x55b1e2a36760, 88, 8;
L_0x55b1e2a34ac0 .part L_0x55b1e2a35fd0, 320, 32;
L_0x55b1e2a34f20 .part v0x55b1e29df9d0_0, 96, 8;
L_0x55b1e2a349a0 .part L_0x55b1e2a36760, 96, 8;
L_0x55b1e2a35140 .part L_0x55b1e2a35fd0, 352, 32;
L_0x55b1e2a355f0 .part v0x55b1e29df9d0_0, 104, 8;
L_0x55b1e2a356e0 .part L_0x55b1e2a36760, 104, 8;
L_0x55b1e2a351e0 .part L_0x55b1e2a35fd0, 384, 32;
L_0x55b1e2a35c40 .part v0x55b1e29df9d0_0, 112, 8;
L_0x55b1e2a357d0 .part L_0x55b1e2a36760, 112, 8;
L_0x55b1e2a35e90 .part L_0x55b1e2a35fd0, 416, 32;
L_0x55b1e2a362d0 .part v0x55b1e29df9d0_0, 120, 8;
L_0x55b1e2a363c0 .part L_0x55b1e2a36760, 120, 8;
L_0x55b1e2a35f30 .part L_0x55b1e2a35fd0, 448, 32;
LS_0x55b1e2a35fd0_0_0 .concat8 [ 32 32 32 32], L_0x55b1e2a2ffd0, L_0x55b1e2a30520, L_0x55b1e2a30bb0, L_0x55b1e2a31290;
LS_0x55b1e2a35fd0_0_4 .concat8 [ 32 32 32 32], L_0x55b1e2a31830, L_0x55b1e2a31eb0, L_0x55b1e2a32580, L_0x55b1e2a32c70;
LS_0x55b1e2a35fd0_0_8 .concat8 [ 32 32 32 32], L_0x55b1e2a332d0, L_0x55b1e2a33980, L_0x55b1e2a34010, L_0x55b1e2a34680;
LS_0x55b1e2a35fd0_0_12 .concat8 [ 32 32 32 32], L_0x55b1e2a34de0, L_0x55b1e2a354b0, L_0x55b1e2a35b00, L_0x55b1e2a36190;
L_0x55b1e2a35fd0 .concat8 [ 128 128 128 128], LS_0x55b1e2a35fd0_0_0, LS_0x55b1e2a35fd0_0_4, LS_0x55b1e2a35fd0_0_8, LS_0x55b1e2a35fd0_0_12;
L_0x55b1e2a366c0 .part L_0x55b1e2a35fd0, 480, 32;
S_0x55b1e27ca560 .scope generate, "U_MAC[0]" "U_MAC[0]" 5 58, 5 58 0, S_0x55b1e27c6670;
 .timescale 0 0;
P_0x55b1e27cc600 .param/l "i" 0 5 58, +C4<00>;
S_0x55b1e27ce3b0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27ca560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27b6e30 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27b6e70 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27b6eb0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27d0300_0 .net/s "a", 31 0, L_0x55b1e2a28a90;  1 drivers
v0x55b1e27d03e0_0 .net "acc", 31 0, L_0x55b1e2a36ff0;  alias, 1 drivers
v0x55b1e27d2250_0 .net/s "b", 31 0, L_0x55b1e2a2fe40;  1 drivers
v0x55b1e27d2310_0 .net/s "c", 31 0, L_0x55b1e2a36ff0;  alias, 1 drivers
v0x55b1e27d88f0_0 .net "inp", 7 0, L_0x55b1e2a300c0;  1 drivers
v0x55b1e27d8a00_0 .net/s "mul", 31 0, L_0x55b1e2a2fee0;  1 drivers
v0x55b1e27da840_0 .net "sum", 31 0, L_0x55b1e2a2ffd0;  1 drivers
v0x55b1e27da920_0 .net "wgt", 7 0, L_0x55b1e2a301b0;  1 drivers
L_0x55b1e2a28a90 .extend/s 32, L_0x55b1e2a300c0;
L_0x55b1e2a2fe40 .extend/s 32, L_0x55b1e2a301b0;
L_0x55b1e2a2fee0 .arith/mult 32, L_0x55b1e2a28a90, L_0x55b1e2a2fe40;
L_0x55b1e2a2ffd0 .arith/sum 32, L_0x55b1e2a2fee0, L_0x55b1e2a36ff0;
S_0x55b1e27dc790 .scope generate, "U_MAC[1]" "U_MAC[1]" 5 58, 5 58 0, S_0x55b1e27c6670;
 .timescale 0 0;
P_0x55b1e27dc960 .param/l "i" 0 5 58, +C4<01>;
S_0x55b1e27de6e0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27dc790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27e0630 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27e0670 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27e06b0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27e2580_0 .net/s "a", 31 0, L_0x55b1e2a302a0;  1 drivers
v0x55b1e27e2660_0 .net "acc", 31 0, L_0x55b1e2a30890;  1 drivers
v0x55b1e27e44d0_0 .net/s "b", 31 0, L_0x55b1e2a30340;  1 drivers
v0x55b1e27e45c0_0 .net/s "c", 31 0, L_0x55b1e2a30890;  alias, 1 drivers
v0x55b1e27e6420_0 .net "inp", 7 0, L_0x55b1e2a30660;  1 drivers
v0x55b1e27e6530_0 .net/s "mul", 31 0, L_0x55b1e2a303e0;  1 drivers
v0x55b1e27e8370_0 .net "sum", 31 0, L_0x55b1e2a30520;  1 drivers
v0x55b1e27e8450_0 .net "wgt", 7 0, L_0x55b1e2a30750;  1 drivers
L_0x55b1e2a302a0 .extend/s 32, L_0x55b1e2a30660;
L_0x55b1e2a30340 .extend/s 32, L_0x55b1e2a30750;
L_0x55b1e2a303e0 .arith/mult 32, L_0x55b1e2a302a0, L_0x55b1e2a30340;
L_0x55b1e2a30520 .arith/sum 32, L_0x55b1e2a303e0, L_0x55b1e2a30890;
S_0x55b1e27ea2c0 .scope generate, "U_MAC[2]" "U_MAC[2]" 5 58, 5 58 0, S_0x55b1e27c6670;
 .timescale 0 0;
P_0x55b1e27ea470 .param/l "i" 0 5 58, +C4<010>;
S_0x55b1e27ec210 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27ea2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e27ee160 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e27ee1a0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e27ee1e0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27f00b0_0 .net/s "a", 31 0, L_0x55b1e2a30930;  1 drivers
v0x55b1e27f01b0_0 .net "acc", 31 0, L_0x55b1e2a30ed0;  1 drivers
v0x55b1e27f8450_0 .net/s "b", 31 0, L_0x55b1e2a309d0;  1 drivers
v0x55b1e27f8540_0 .net/s "c", 31 0, L_0x55b1e2a30ed0;  alias, 1 drivers
v0x55b1e27fa3a0_0 .net "inp", 7 0, L_0x55b1e2a30cf0;  1 drivers
v0x55b1e27fa4b0_0 .net/s "mul", 31 0, L_0x55b1e2a30a70;  1 drivers
v0x55b1e27fc2f0_0 .net "sum", 31 0, L_0x55b1e2a30bb0;  1 drivers
v0x55b1e27fc3d0_0 .net "wgt", 7 0, L_0x55b1e2a30de0;  1 drivers
L_0x55b1e2a30930 .extend/s 32, L_0x55b1e2a30cf0;
L_0x55b1e2a309d0 .extend/s 32, L_0x55b1e2a30de0;
L_0x55b1e2a30a70 .arith/mult 32, L_0x55b1e2a30930, L_0x55b1e2a309d0;
L_0x55b1e2a30bb0 .arith/sum 32, L_0x55b1e2a30a70, L_0x55b1e2a30ed0;
S_0x55b1e27fe240 .scope generate, "U_MAC[3]" "U_MAC[3]" 5 58, 5 58 0, S_0x55b1e27c6670;
 .timescale 0 0;
P_0x55b1e27fe3f0 .param/l "i" 0 5 58, +C4<011>;
S_0x55b1e2800190 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27fe240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28020e0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2802120 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2802160 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28040a0_0 .net/s "a", 31 0, L_0x55b1e2a31010;  1 drivers
v0x55b1e28041a0_0 .net "acc", 31 0, L_0x55b1e2a315b0;  1 drivers
v0x55b1e2805f80_0 .net/s "b", 31 0, L_0x55b1e2a310b0;  1 drivers
v0x55b1e2806090_0 .net/s "c", 31 0, L_0x55b1e2a315b0;  alias, 1 drivers
v0x55b1e2807ed0_0 .net "inp", 7 0, L_0x55b1e2a313d0;  1 drivers
v0x55b1e2808000_0 .net/s "mul", 31 0, L_0x55b1e2a31150;  1 drivers
v0x55b1e2809e20_0 .net "sum", 31 0, L_0x55b1e2a31290;  1 drivers
v0x55b1e2809f00_0 .net "wgt", 7 0, L_0x55b1e2a314c0;  1 drivers
L_0x55b1e2a31010 .extend/s 32, L_0x55b1e2a313d0;
L_0x55b1e2a310b0 .extend/s 32, L_0x55b1e2a314c0;
L_0x55b1e2a31150 .arith/mult 32, L_0x55b1e2a31010, L_0x55b1e2a310b0;
L_0x55b1e2a31290 .arith/sum 32, L_0x55b1e2a31150, L_0x55b1e2a315b0;
S_0x55b1e280bd70 .scope generate, "U_MAC[4]" "U_MAC[4]" 5 58, 5 58 0, S_0x55b1e27c6670;
 .timescale 0 0;
P_0x55b1e280bf50 .param/l "i" 0 5 58, +C4<0100>;
S_0x55b1e280dce0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e280bd70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e280fc10 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e280fc50 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e280fc90 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2818050_0 .net/s "a", 31 0, L_0x55b1e2a31650;  1 drivers
v0x55b1e2818150_0 .net "acc", 31 0, L_0x55b1e2a31b50;  1 drivers
v0x55b1e2819f00_0 .net/s "b", 31 0, L_0x55b1e2a316f0;  1 drivers
v0x55b1e2819ff0_0 .net/s "c", 31 0, L_0x55b1e2a31b50;  alias, 1 drivers
v0x55b1e281be50_0 .net "inp", 7 0, L_0x55b1e2a31970;  1 drivers
v0x55b1e281bf60_0 .net/s "mul", 31 0, L_0x55b1e2a31790;  1 drivers
v0x55b1e281dda0_0 .net "sum", 31 0, L_0x55b1e2a31830;  1 drivers
v0x55b1e281de80_0 .net "wgt", 7 0, L_0x55b1e2a31a60;  1 drivers
L_0x55b1e2a31650 .extend/s 32, L_0x55b1e2a31970;
L_0x55b1e2a316f0 .extend/s 32, L_0x55b1e2a31a60;
L_0x55b1e2a31790 .arith/mult 32, L_0x55b1e2a31650, L_0x55b1e2a316f0;
L_0x55b1e2a31830 .arith/sum 32, L_0x55b1e2a31790, L_0x55b1e2a31b50;
S_0x55b1e281fcf0 .scope generate, "U_MAC[5]" "U_MAC[5]" 5 58, 5 58 0, S_0x55b1e27c6670;
 .timescale 0 0;
P_0x55b1e281fea0 .param/l "i" 0 5 58, +C4<0101>;
S_0x55b1e2821c40 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e281fcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2823b90 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2823bd0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2823c10 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2825b80_0 .net/s "a", 31 0, L_0x55b1e2a31c80;  1 drivers
v0x55b1e2825c80_0 .net "acc", 31 0, L_0x55b1e2a32260;  1 drivers
v0x55b1e2827a30_0 .net/s "b", 31 0, L_0x55b1e2a31d20;  1 drivers
v0x55b1e2827b00_0 .net/s "c", 31 0, L_0x55b1e2a32260;  alias, 1 drivers
v0x55b1e2829980_0 .net "inp", 7 0, L_0x55b1e2a31ff0;  1 drivers
v0x55b1e2829a90_0 .net/s "mul", 31 0, L_0x55b1e2a31dc0;  1 drivers
v0x55b1e282b8d0_0 .net "sum", 31 0, L_0x55b1e2a31eb0;  1 drivers
v0x55b1e282b9b0_0 .net "wgt", 7 0, L_0x55b1e2a320e0;  1 drivers
L_0x55b1e2a31c80 .extend/s 32, L_0x55b1e2a31ff0;
L_0x55b1e2a31d20 .extend/s 32, L_0x55b1e2a320e0;
L_0x55b1e2a31dc0 .arith/mult 32, L_0x55b1e2a31c80, L_0x55b1e2a31d20;
L_0x55b1e2a31eb0 .arith/sum 32, L_0x55b1e2a31dc0, L_0x55b1e2a32260;
S_0x55b1e282d820 .scope generate, "U_MAC[6]" "U_MAC[6]" 5 58, 5 58 0, S_0x55b1e27c6670;
 .timescale 0 0;
P_0x55b1e282d9d0 .param/l "i" 0 5 58, +C4<0110>;
S_0x55b1e28162a0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e282d820;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e282f770 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e282f7b0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e282f7f0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2837b50_0 .net/s "a", 31 0, L_0x55b1e2a32300;  1 drivers
v0x55b1e2837c50_0 .net "acc", 31 0, L_0x55b1e2a32940;  1 drivers
v0x55b1e2839a30_0 .net/s "b", 31 0, L_0x55b1e2a323a0;  1 drivers
v0x55b1e2839b40_0 .net/s "c", 31 0, L_0x55b1e2a32940;  alias, 1 drivers
v0x55b1e283b980_0 .net "inp", 7 0, L_0x55b1e2a326c0;  1 drivers
v0x55b1e283bab0_0 .net/s "mul", 31 0, L_0x55b1e2a32440;  1 drivers
v0x55b1e283d8d0_0 .net "sum", 31 0, L_0x55b1e2a32580;  1 drivers
v0x55b1e283d9b0_0 .net "wgt", 7 0, L_0x55b1e2a32850;  1 drivers
L_0x55b1e2a32300 .extend/s 32, L_0x55b1e2a326c0;
L_0x55b1e2a323a0 .extend/s 32, L_0x55b1e2a32850;
L_0x55b1e2a32440 .arith/mult 32, L_0x55b1e2a32300, L_0x55b1e2a323a0;
L_0x55b1e2a32580 .arith/sum 32, L_0x55b1e2a32440, L_0x55b1e2a32940;
S_0x55b1e283f820 .scope generate, "U_MAC[7]" "U_MAC[7]" 5 58, 5 58 0, S_0x55b1e27c6670;
 .timescale 0 0;
P_0x55b1e283fa00 .param/l "i" 0 5 58, +C4<0111>;
S_0x55b1e2841790 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e283f820;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28436c0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2843700 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2843740 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2845680_0 .net/s "a", 31 0, L_0x55b1e2a327b0;  1 drivers
v0x55b1e2845780_0 .net "acc", 31 0, L_0x55b1e2a329e0;  1 drivers
v0x55b1e2847560_0 .net/s "b", 31 0, L_0x55b1e2a32a90;  1 drivers
v0x55b1e2847650_0 .net/s "c", 31 0, L_0x55b1e2a329e0;  alias, 1 drivers
v0x55b1e28494b0_0 .net "inp", 7 0, L_0x55b1e2a32db0;  1 drivers
v0x55b1e28495c0_0 .net/s "mul", 31 0, L_0x55b1e2a32b30;  1 drivers
v0x55b1e284b400_0 .net "sum", 31 0, L_0x55b1e2a32c70;  1 drivers
v0x55b1e284b4e0_0 .net "wgt", 7 0, L_0x55b1e2a32ea0;  1 drivers
L_0x55b1e2a327b0 .extend/s 32, L_0x55b1e2a32db0;
L_0x55b1e2a32a90 .extend/s 32, L_0x55b1e2a32ea0;
L_0x55b1e2a32b30 .arith/mult 32, L_0x55b1e2a327b0, L_0x55b1e2a32a90;
L_0x55b1e2a32c70 .arith/sum 32, L_0x55b1e2a32b30, L_0x55b1e2a329e0;
S_0x55b1e284d350 .scope generate, "U_MAC[8]" "U_MAC[8]" 5 58, 5 58 0, S_0x55b1e27c6670;
 .timescale 0 0;
P_0x55b1e284d500 .param/l "i" 0 5 58, +C4<01000>;
S_0x55b1e2835dd0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e284d350;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e284f2a0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e284f2e0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e284f320 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28576d0_0 .net/s "a", 31 0, L_0x55b1e2a33050;  1 drivers
v0x55b1e2859560_0 .net "acc", 31 0, L_0x55b1e2a33620;  1 drivers
v0x55b1e2859640_0 .net/s "b", 31 0, L_0x55b1e2a330f0;  1 drivers
v0x55b1e285b4b0_0 .net/s "c", 31 0, L_0x55b1e2a33620;  alias, 1 drivers
v0x55b1e285b5a0_0 .net "inp", 7 0, L_0x55b1e2a33410;  1 drivers
v0x55b1e285d400_0 .net/s "mul", 31 0, L_0x55b1e2a33190;  1 drivers
v0x55b1e285d4e0_0 .net "sum", 31 0, L_0x55b1e2a332d0;  1 drivers
v0x55b1e285f350_0 .net "wgt", 7 0, L_0x55b1e2a32f90;  1 drivers
L_0x55b1e2a33050 .extend/s 32, L_0x55b1e2a33410;
L_0x55b1e2a330f0 .extend/s 32, L_0x55b1e2a32f90;
L_0x55b1e2a33190 .arith/mult 32, L_0x55b1e2a33050, L_0x55b1e2a330f0;
L_0x55b1e2a332d0 .arith/sum 32, L_0x55b1e2a33190, L_0x55b1e2a33620;
S_0x55b1e28612a0 .scope generate, "U_MAC[9]" "U_MAC[9]" 5 58, 5 58 0, S_0x55b1e27c6670;
 .timescale 0 0;
P_0x55b1e2859730 .param/l "i" 0 5 58, +C4<01001>;
S_0x55b1e28631f0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28612a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e285f4b0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e285f4f0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e285f530 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2865280_0 .net/s "a", 31 0, L_0x55b1e2a33500;  1 drivers
v0x55b1e2867090_0 .net "acc", 31 0, L_0x55b1e2a336c0;  1 drivers
v0x55b1e2867170_0 .net/s "b", 31 0, L_0x55b1e2a337a0;  1 drivers
v0x55b1e2868fe0_0 .net/s "c", 31 0, L_0x55b1e2a336c0;  alias, 1 drivers
v0x55b1e28690d0_0 .net "inp", 7 0, L_0x55b1e2a33ac0;  1 drivers
v0x55b1e286af30_0 .net/s "mul", 31 0, L_0x55b1e2a33840;  1 drivers
v0x55b1e286b010_0 .net "sum", 31 0, L_0x55b1e2a33980;  1 drivers
v0x55b1e286ce80_0 .net "wgt", 7 0, L_0x55b1e2a33bb0;  1 drivers
L_0x55b1e2a33500 .extend/s 32, L_0x55b1e2a33ac0;
L_0x55b1e2a337a0 .extend/s 32, L_0x55b1e2a33bb0;
L_0x55b1e2a33840 .arith/mult 32, L_0x55b1e2a33500, L_0x55b1e2a337a0;
L_0x55b1e2a33980 .arith/sum 32, L_0x55b1e2a33840, L_0x55b1e2a336c0;
S_0x55b1e2855900 .scope generate, "U_MAC[10]" "U_MAC[10]" 5 58, 5 58 0, S_0x55b1e27c6670;
 .timescale 0 0;
P_0x55b1e2867260 .param/l "i" 0 5 58, +C4<01010>;
S_0x55b1e286edd0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2855900;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e286cfe0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e286d020 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e286d060 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2879090_0 .net/s "a", 31 0, L_0x55b1e2a33d90;  1 drivers
v0x55b1e2879190_0 .net "acc", 31 0, L_0x55b1e2a34340;  1 drivers
v0x55b1e287afe0_0 .net/s "b", 31 0, L_0x55b1e2a33e30;  1 drivers
v0x55b1e287b0d0_0 .net/s "c", 31 0, L_0x55b1e2a34340;  alias, 1 drivers
v0x55b1e287cf30_0 .net "inp", 7 0, L_0x55b1e2a34150;  1 drivers
v0x55b1e287d040_0 .net/s "mul", 31 0, L_0x55b1e2a33ed0;  1 drivers
v0x55b1e287ee80_0 .net "sum", 31 0, L_0x55b1e2a34010;  1 drivers
v0x55b1e287ef60_0 .net "wgt", 7 0, L_0x55b1e2a33ca0;  1 drivers
L_0x55b1e2a33d90 .extend/s 32, L_0x55b1e2a34150;
L_0x55b1e2a33e30 .extend/s 32, L_0x55b1e2a33ca0;
L_0x55b1e2a33ed0 .arith/mult 32, L_0x55b1e2a33d90, L_0x55b1e2a33e30;
L_0x55b1e2a34010 .arith/sum 32, L_0x55b1e2a33ed0, L_0x55b1e2a34340;
S_0x55b1e2880dd0 .scope generate, "U_MAC[11]" "U_MAC[11]" 5 58, 5 58 0, S_0x55b1e27c6670;
 .timescale 0 0;
P_0x55b1e2880f80 .param/l "i" 0 5 58, +C4<01011>;
S_0x55b1e2882d20 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2880dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2884c70 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2884cb0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2884cf0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2886c30_0 .net/s "a", 31 0, L_0x55b1e2a34240;  1 drivers
v0x55b1e2886d10_0 .net "acc", 31 0, L_0x55b1e2a34ac0;  1 drivers
v0x55b1e2888b10_0 .net/s "b", 31 0, L_0x55b1e2a344f0;  1 drivers
v0x55b1e2888c00_0 .net/s "c", 31 0, L_0x55b1e2a34ac0;  alias, 1 drivers
v0x55b1e288aa60_0 .net "inp", 7 0, L_0x55b1e2a347c0;  1 drivers
v0x55b1e288ab40_0 .net/s "mul", 31 0, L_0x55b1e2a34590;  1 drivers
v0x55b1e288c9b0_0 .net "sum", 31 0, L_0x55b1e2a34680;  1 drivers
v0x55b1e288ca90_0 .net "wgt", 7 0, L_0x55b1e2a348b0;  1 drivers
L_0x55b1e2a34240 .extend/s 32, L_0x55b1e2a347c0;
L_0x55b1e2a344f0 .extend/s 32, L_0x55b1e2a348b0;
L_0x55b1e2a34590 .arith/mult 32, L_0x55b1e2a34240, L_0x55b1e2a344f0;
L_0x55b1e2a34680 .arith/sum 32, L_0x55b1e2a34590, L_0x55b1e2a34ac0;
S_0x55b1e2875430 .scope generate, "U_MAC[12]" "U_MAC[12]" 5 58, 5 58 0, S_0x55b1e27c6670;
 .timescale 0 0;
P_0x55b1e287b1c0 .param/l "i" 0 5 58, +C4<01100>;
S_0x55b1e288e900 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2875430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2896c70 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2896cb0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2896cf0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2898c30_0 .net/s "a", 31 0, L_0x55b1e2a34b60;  1 drivers
v0x55b1e2898d30_0 .net "acc", 31 0, L_0x55b1e2a35140;  1 drivers
v0x55b1e289ab10_0 .net/s "b", 31 0, L_0x55b1e2a34c00;  1 drivers
v0x55b1e289ac20_0 .net/s "c", 31 0, L_0x55b1e2a35140;  alias, 1 drivers
v0x55b1e289ca60_0 .net "inp", 7 0, L_0x55b1e2a34f20;  1 drivers
v0x55b1e289cb70_0 .net/s "mul", 31 0, L_0x55b1e2a34ca0;  1 drivers
v0x55b1e289e9b0_0 .net "sum", 31 0, L_0x55b1e2a34de0;  1 drivers
v0x55b1e289ea90_0 .net "wgt", 7 0, L_0x55b1e2a349a0;  1 drivers
L_0x55b1e2a34b60 .extend/s 32, L_0x55b1e2a34f20;
L_0x55b1e2a34c00 .extend/s 32, L_0x55b1e2a349a0;
L_0x55b1e2a34ca0 .arith/mult 32, L_0x55b1e2a34b60, L_0x55b1e2a34c00;
L_0x55b1e2a34de0 .arith/sum 32, L_0x55b1e2a34ca0, L_0x55b1e2a35140;
S_0x55b1e28a0900 .scope generate, "U_MAC[13]" "U_MAC[13]" 5 58, 5 58 0, S_0x55b1e27c6670;
 .timescale 0 0;
P_0x55b1e28a0ab0 .param/l "i" 0 5 58, +C4<01101>;
S_0x55b1e28a2850 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28a0900;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28a47a0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28a47e0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28a4820 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28a66f0_0 .net/s "a", 31 0, L_0x55b1e2a35010;  1 drivers
v0x55b1e28a67f0_0 .net "acc", 31 0, L_0x55b1e2a351e0;  1 drivers
v0x55b1e28a8640_0 .net/s "b", 31 0, L_0x55b1e2a35320;  1 drivers
v0x55b1e28a8730_0 .net/s "c", 31 0, L_0x55b1e2a351e0;  alias, 1 drivers
v0x55b1e28aa590_0 .net "inp", 7 0, L_0x55b1e2a355f0;  1 drivers
v0x55b1e28aa6a0_0 .net/s "mul", 31 0, L_0x55b1e2a353c0;  1 drivers
v0x55b1e28ac4e0_0 .net "sum", 31 0, L_0x55b1e2a354b0;  1 drivers
v0x55b1e28ac5c0_0 .net "wgt", 7 0, L_0x55b1e2a356e0;  1 drivers
L_0x55b1e2a35010 .extend/s 32, L_0x55b1e2a355f0;
L_0x55b1e2a35320 .extend/s 32, L_0x55b1e2a356e0;
L_0x55b1e2a353c0 .arith/mult 32, L_0x55b1e2a35010, L_0x55b1e2a35320;
L_0x55b1e2a354b0 .arith/sum 32, L_0x55b1e2a353c0, L_0x55b1e2a351e0;
S_0x55b1e2894f60 .scope generate, "U_MAC[14]" "U_MAC[14]" 5 58, 5 58 0, S_0x55b1e27c6670;
 .timescale 0 0;
P_0x55b1e2895110 .param/l "i" 0 5 58, +C4<01110>;
S_0x55b1e28ae430 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2894f60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28b67a0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28b67e0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28b6820 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28b8790_0 .net/s "a", 31 0, L_0x55b1e2a35280;  1 drivers
v0x55b1e28b8890_0 .net "acc", 31 0, L_0x55b1e2a35e90;  1 drivers
v0x55b1e28ba640_0 .net/s "b", 31 0, L_0x55b1e2a35920;  1 drivers
v0x55b1e28ba710_0 .net/s "c", 31 0, L_0x55b1e2a35e90;  alias, 1 drivers
v0x55b1e28bc590_0 .net "inp", 7 0, L_0x55b1e2a35c40;  1 drivers
v0x55b1e28bc6a0_0 .net/s "mul", 31 0, L_0x55b1e2a359c0;  1 drivers
v0x55b1e28be4e0_0 .net "sum", 31 0, L_0x55b1e2a35b00;  1 drivers
v0x55b1e28be5c0_0 .net "wgt", 7 0, L_0x55b1e2a357d0;  1 drivers
L_0x55b1e2a35280 .extend/s 32, L_0x55b1e2a35c40;
L_0x55b1e2a35920 .extend/s 32, L_0x55b1e2a357d0;
L_0x55b1e2a359c0 .arith/mult 32, L_0x55b1e2a35280, L_0x55b1e2a35920;
L_0x55b1e2a35b00 .arith/sum 32, L_0x55b1e2a359c0, L_0x55b1e2a35e90;
S_0x55b1e28c0430 .scope generate, "U_MAC[15]" "U_MAC[15]" 5 58, 5 58 0, S_0x55b1e27c6670;
 .timescale 0 0;
P_0x55b1e28c05e0 .param/l "i" 0 5 58, +C4<01111>;
S_0x55b1e28c2380 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28c0430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28c42d0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28c4310 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28c4350 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28c6290_0 .net/s "a", 31 0, L_0x55b1e2a35d30;  1 drivers
v0x55b1e28c6390_0 .net "acc", 31 0, L_0x55b1e2a35f30;  1 drivers
v0x55b1e28c8170_0 .net/s "b", 31 0, L_0x55b1e2a35dd0;  1 drivers
v0x55b1e28c8280_0 .net/s "c", 31 0, L_0x55b1e2a35f30;  alias, 1 drivers
v0x55b1e28ca0c0_0 .net "inp", 7 0, L_0x55b1e2a362d0;  1 drivers
v0x55b1e28ca1f0_0 .net/s "mul", 31 0, L_0x55b1e2a360a0;  1 drivers
v0x55b1e28cc010_0 .net "sum", 31 0, L_0x55b1e2a36190;  1 drivers
v0x55b1e28cc0f0_0 .net "wgt", 7 0, L_0x55b1e2a363c0;  1 drivers
L_0x55b1e2a35d30 .extend/s 32, L_0x55b1e2a362d0;
L_0x55b1e2a35dd0 .extend/s 32, L_0x55b1e2a363c0;
L_0x55b1e2a360a0 .arith/mult 32, L_0x55b1e2a35d30, L_0x55b1e2a35dd0;
L_0x55b1e2a36190 .arith/sum 32, L_0x55b1e2a360a0, L_0x55b1e2a35f30;
S_0x55b1e28d62d0 .scope generate, "U_Systolic_Array[11]" "U_Systolic_Array[11]" 4 20, 4 20 0, S_0x55b1e2679db0;
 .timescale 0 0;
P_0x55b1e28d8220 .param/l "i" 0 4 20, +C4<01011>;
S_0x55b1e28da170 .scope generate, "ROW_DSP" "ROW_DSP" 4 21, 4 21 0, S_0x55b1e28d62d0;
 .timescale 0 0;
S_0x55b1e28dc0c0 .scope module, "DSP" "systolic_row_dsp" 4 49, 5 37 0, S_0x55b1e28da170;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "i_row";
    .port_info 1 /INPUT 128 "w_row";
    .port_info 2 /INPUT 32 "a_ele";
    .port_info 3 /OUTPUT 32 "o_ele";
P_0x55b1e28cfeb0 .param/l "ACC_DEPTH" 0 5 43, +C4<00000000000000000000000000010000>;
P_0x55b1e28cfef0 .param/l "ACC_WIDTH" 0 5 40, +C4<00000000000000000000000000100000>;
P_0x55b1e28cff30 .param/l "A_T_WIDTH" 0 5 46, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e28cff70 .param/l "BLOCK_IN" 0 5 47, +C4<00000000000000000000000000010000>;
P_0x55b1e28cffb0 .param/l "INP_DEPTH" 0 5 41, +C4<00000000000000000000000000010000>;
P_0x55b1e28cfff0 .param/l "INP_WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
P_0x55b1e28d0030 .param/l "I_T_WIDTH" 0 5 44, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e28d0070 .param/l "WGT_DEPTH" 0 5 42, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e28d00b0 .param/l "WGT_WIDTH" 0 5 39, +C4<00000000000000000000000000001000>;
P_0x55b1e28d00f0 .param/l "W_T_WIDTH" 0 5 45, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e2525b90_0 .net "a_ele", 31 0, L_0x55b1e2a3e310;  1 drivers
v0x55b1e2525cc0_0 .net "i_row", 127 0, v0x55b1e29df9d0_0;  alias, 1 drivers
v0x55b1e2525d80_0 .net "o_ele", 31 0, L_0x55b1e2a3d9e0;  1 drivers
v0x55b1e2525e40_0 .net "sum", 511 0, L_0x55b1e2a3d2f0;  1 drivers
v0x55b1e2559850_0 .net "w_row", 127 0, L_0x55b1e2a3da80;  1 drivers
L_0x55b1e2a373d0 .part v0x55b1e29df9d0_0, 0, 8;
L_0x55b1e2a374c0 .part L_0x55b1e2a3da80, 0, 8;
L_0x55b1e2a37970 .part v0x55b1e29df9d0_0, 8, 8;
L_0x55b1e2a37a60 .part L_0x55b1e2a3da80, 8, 8;
L_0x55b1e2a37ba0 .part L_0x55b1e2a3d2f0, 0, 32;
L_0x55b1e2a37fb0 .part v0x55b1e29df9d0_0, 16, 8;
L_0x55b1e2a38050 .part L_0x55b1e2a3da80, 16, 8;
L_0x55b1e2a380f0 .part L_0x55b1e2a3d2f0, 32, 32;
L_0x55b1e2a385a0 .part v0x55b1e29df9d0_0, 24, 8;
L_0x55b1e2a38690 .part L_0x55b1e2a3da80, 24, 8;
L_0x55b1e2a387e0 .part L_0x55b1e2a3d2f0, 64, 32;
L_0x55b1e2a38ba0 .part v0x55b1e29df9d0_0, 32, 8;
L_0x55b1e2a38d00 .part L_0x55b1e2a3da80, 32, 8;
L_0x55b1e2a38df0 .part L_0x55b1e2a3d2f0, 96, 32;
L_0x55b1e2a39310 .part v0x55b1e29df9d0_0, 40, 8;
L_0x55b1e2a39400 .part L_0x55b1e2a3da80, 40, 8;
L_0x55b1e2a39580 .part L_0x55b1e2a3d2f0, 128, 32;
L_0x55b1e2a399e0 .part v0x55b1e29df9d0_0, 48, 8;
L_0x55b1e2a39b70 .part L_0x55b1e2a3da80, 48, 8;
L_0x55b1e2a39c60 .part L_0x55b1e2a3d2f0, 160, 32;
L_0x55b1e2a3a0d0 .part v0x55b1e29df9d0_0, 56, 8;
L_0x55b1e2a3a1c0 .part L_0x55b1e2a3da80, 56, 8;
L_0x55b1e2a39d00 .part L_0x55b1e2a3d2f0, 192, 32;
L_0x55b1e2a3a730 .part v0x55b1e29df9d0_0, 64, 8;
L_0x55b1e2a3a2b0 .part L_0x55b1e2a3da80, 64, 8;
L_0x55b1e2a3a940 .part L_0x55b1e2a3d2f0, 224, 32;
L_0x55b1e2a3ade0 .part v0x55b1e29df9d0_0, 72, 8;
L_0x55b1e2a3aed0 .part L_0x55b1e2a3da80, 72, 8;
L_0x55b1e2a3a9e0 .part L_0x55b1e2a3d2f0, 256, 32;
L_0x55b1e2a3b470 .part v0x55b1e29df9d0_0, 80, 8;
L_0x55b1e2a3afc0 .part L_0x55b1e2a3da80, 80, 8;
L_0x55b1e2a3b660 .part L_0x55b1e2a3d2f0, 288, 32;
L_0x55b1e2a3bae0 .part v0x55b1e29df9d0_0, 88, 8;
L_0x55b1e2a3bbd0 .part L_0x55b1e2a3da80, 88, 8;
L_0x55b1e2a3bde0 .part L_0x55b1e2a3d2f0, 320, 32;
L_0x55b1e2a3c240 .part v0x55b1e29df9d0_0, 96, 8;
L_0x55b1e2a3bcc0 .part L_0x55b1e2a3da80, 96, 8;
L_0x55b1e2a3c460 .part L_0x55b1e2a3d2f0, 352, 32;
L_0x55b1e2a3c910 .part v0x55b1e29df9d0_0, 104, 8;
L_0x55b1e2a3ca00 .part L_0x55b1e2a3da80, 104, 8;
L_0x55b1e2a3c500 .part L_0x55b1e2a3d2f0, 384, 32;
L_0x55b1e2a3cf60 .part v0x55b1e29df9d0_0, 112, 8;
L_0x55b1e2a3caf0 .part L_0x55b1e2a3da80, 112, 8;
L_0x55b1e2a3d1b0 .part L_0x55b1e2a3d2f0, 416, 32;
L_0x55b1e2a3d5f0 .part v0x55b1e29df9d0_0, 120, 8;
L_0x55b1e2a3d6e0 .part L_0x55b1e2a3da80, 120, 8;
L_0x55b1e2a3d250 .part L_0x55b1e2a3d2f0, 448, 32;
LS_0x55b1e2a3d2f0_0_0 .concat8 [ 32 32 32 32], L_0x55b1e2a372e0, L_0x55b1e2a37830, L_0x55b1e2a37ec0, L_0x55b1e2a38460;
LS_0x55b1e2a3d2f0_0_4 .concat8 [ 32 32 32 32], L_0x55b1e2a38a60, L_0x55b1e2a391d0, L_0x55b1e2a398a0, L_0x55b1e2a39f90;
LS_0x55b1e2a3d2f0_0_8 .concat8 [ 32 32 32 32], L_0x55b1e2a3a5f0, L_0x55b1e2a3aca0, L_0x55b1e2a3b330, L_0x55b1e2a3b9a0;
LS_0x55b1e2a3d2f0_0_12 .concat8 [ 32 32 32 32], L_0x55b1e2a3c100, L_0x55b1e2a3c7d0, L_0x55b1e2a3ce20, L_0x55b1e2a3d4b0;
L_0x55b1e2a3d2f0 .concat8 [ 128 128 128 128], LS_0x55b1e2a3d2f0_0_0, LS_0x55b1e2a3d2f0_0_4, LS_0x55b1e2a3d2f0_0_8, LS_0x55b1e2a3d2f0_0_12;
L_0x55b1e2a3d9e0 .part L_0x55b1e2a3d2f0, 480, 32;
S_0x55b1e28dff60 .scope generate, "U_MAC[0]" "U_MAC[0]" 5 58, 5 58 0, S_0x55b1e28dc0c0;
 .timescale 0 0;
P_0x55b1e28e1f90 .param/l "i" 0 5 58, +C4<00>;
S_0x55b1e28e3e00 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28dff60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28e5d50 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28e5d90 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28e5dd0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28e7ca0_0 .net/s "a", 31 0, L_0x55b1e2a2fd90;  1 drivers
v0x55b1e28e7d80_0 .net "acc", 31 0, L_0x55b1e2a3e310;  alias, 1 drivers
v0x55b1e28e9bf0_0 .net/s "b", 31 0, L_0x55b1e2a37150;  1 drivers
v0x55b1e28e9ce0_0 .net/s "c", 31 0, L_0x55b1e2a3e310;  alias, 1 drivers
v0x55b1e28ebb40_0 .net "inp", 7 0, L_0x55b1e2a373d0;  1 drivers
v0x55b1e28ebc00_0 .net/s "mul", 31 0, L_0x55b1e2a371f0;  1 drivers
v0x55b1e28ebce0_0 .net "sum", 31 0, L_0x55b1e2a372e0;  1 drivers
v0x55b1e28d45c0_0 .net "wgt", 7 0, L_0x55b1e2a374c0;  1 drivers
L_0x55b1e2a2fd90 .extend/s 32, L_0x55b1e2a373d0;
L_0x55b1e2a37150 .extend/s 32, L_0x55b1e2a374c0;
L_0x55b1e2a371f0 .arith/mult 32, L_0x55b1e2a2fd90, L_0x55b1e2a37150;
L_0x55b1e2a372e0 .arith/sum 32, L_0x55b1e2a371f0, L_0x55b1e2a3e310;
S_0x55b1e28eda90 .scope generate, "U_MAC[1]" "U_MAC[1]" 5 58, 5 58 0, S_0x55b1e28dc0c0;
 .timescale 0 0;
P_0x55b1e28e7e60 .param/l "i" 0 5 58, +C4<01>;
S_0x55b1e28f5e00 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28eda90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28f7d50 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28f7d90 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28f7dd0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28f9ca0_0 .net/s "a", 31 0, L_0x55b1e2a375b0;  1 drivers
v0x55b1e28f9da0_0 .net "acc", 31 0, L_0x55b1e2a37ba0;  1 drivers
v0x55b1e28fbbf0_0 .net/s "b", 31 0, L_0x55b1e2a37650;  1 drivers
v0x55b1e28fbce0_0 .net/s "c", 31 0, L_0x55b1e2a37ba0;  alias, 1 drivers
v0x55b1e28fdb40_0 .net "inp", 7 0, L_0x55b1e2a37970;  1 drivers
v0x55b1e28fdc50_0 .net/s "mul", 31 0, L_0x55b1e2a376f0;  1 drivers
v0x55b1e28ffa90_0 .net "sum", 31 0, L_0x55b1e2a37830;  1 drivers
v0x55b1e28ffb70_0 .net "wgt", 7 0, L_0x55b1e2a37a60;  1 drivers
L_0x55b1e2a375b0 .extend/s 32, L_0x55b1e2a37970;
L_0x55b1e2a37650 .extend/s 32, L_0x55b1e2a37a60;
L_0x55b1e2a376f0 .arith/mult 32, L_0x55b1e2a375b0, L_0x55b1e2a37650;
L_0x55b1e2a37830 .arith/sum 32, L_0x55b1e2a376f0, L_0x55b1e2a37ba0;
S_0x55b1e29019e0 .scope generate, "U_MAC[2]" "U_MAC[2]" 5 58, 5 58 0, S_0x55b1e28dc0c0;
 .timescale 0 0;
P_0x55b1e2901b90 .param/l "i" 0 5 58, +C4<010>;
S_0x55b1e2903930 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29019e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2905880 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29058c0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2905900 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29077d0_0 .net/s "a", 31 0, L_0x55b1e2a37c40;  1 drivers
v0x55b1e29078d0_0 .net "acc", 31 0, L_0x55b1e2a380f0;  1 drivers
v0x55b1e2909720_0 .net/s "b", 31 0, L_0x55b1e2a37ce0;  1 drivers
v0x55b1e29097e0_0 .net/s "c", 31 0, L_0x55b1e2a380f0;  alias, 1 drivers
v0x55b1e290b670_0 .net "inp", 7 0, L_0x55b1e2a37fb0;  1 drivers
v0x55b1e290b780_0 .net/s "mul", 31 0, L_0x55b1e2a37d80;  1 drivers
v0x55b1e28f40f0_0 .net "sum", 31 0, L_0x55b1e2a37ec0;  1 drivers
v0x55b1e28f41d0_0 .net "wgt", 7 0, L_0x55b1e2a38050;  1 drivers
L_0x55b1e2a37c40 .extend/s 32, L_0x55b1e2a37fb0;
L_0x55b1e2a37ce0 .extend/s 32, L_0x55b1e2a38050;
L_0x55b1e2a37d80 .arith/mult 32, L_0x55b1e2a37c40, L_0x55b1e2a37ce0;
L_0x55b1e2a37ec0 .arith/sum 32, L_0x55b1e2a37d80, L_0x55b1e2a380f0;
S_0x55b1e290d5c0 .scope generate, "U_MAC[3]" "U_MAC[3]" 5 58, 5 58 0, S_0x55b1e28dc0c0;
 .timescale 0 0;
P_0x55b1e290d770 .param/l "i" 0 5 58, +C4<011>;
S_0x55b1e2915930 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e290d5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2917880 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29178c0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2917900 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29197d0_0 .net/s "a", 31 0, L_0x55b1e2a381e0;  1 drivers
v0x55b1e29198b0_0 .net "acc", 31 0, L_0x55b1e2a387e0;  1 drivers
v0x55b1e291b720_0 .net/s "b", 31 0, L_0x55b1e2a38280;  1 drivers
v0x55b1e291b7e0_0 .net/s "c", 31 0, L_0x55b1e2a387e0;  alias, 1 drivers
v0x55b1e291d670_0 .net "inp", 7 0, L_0x55b1e2a385a0;  1 drivers
v0x55b1e291d780_0 .net/s "mul", 31 0, L_0x55b1e2a38320;  1 drivers
v0x55b1e291f5c0_0 .net "sum", 31 0, L_0x55b1e2a38460;  1 drivers
v0x55b1e291f6a0_0 .net "wgt", 7 0, L_0x55b1e2a38690;  1 drivers
L_0x55b1e2a381e0 .extend/s 32, L_0x55b1e2a385a0;
L_0x55b1e2a38280 .extend/s 32, L_0x55b1e2a38690;
L_0x55b1e2a38320 .arith/mult 32, L_0x55b1e2a381e0, L_0x55b1e2a38280;
L_0x55b1e2a38460 .arith/sum 32, L_0x55b1e2a38320, L_0x55b1e2a387e0;
S_0x55b1e2921510 .scope generate, "U_MAC[4]" "U_MAC[4]" 5 58, 5 58 0, S_0x55b1e28dc0c0;
 .timescale 0 0;
P_0x55b1e2915b10 .param/l "i" 0 5 58, +C4<0100>;
S_0x55b1e2923460 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2921510;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29253b0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29253f0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2925430 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2927300_0 .net/s "a", 31 0, L_0x55b1e2a38880;  1 drivers
v0x55b1e29273e0_0 .net "acc", 31 0, L_0x55b1e2a38df0;  1 drivers
v0x55b1e2929250_0 .net/s "b", 31 0, L_0x55b1e2a38920;  1 drivers
v0x55b1e2929310_0 .net/s "c", 31 0, L_0x55b1e2a38df0;  alias, 1 drivers
v0x55b1e292b1a0_0 .net "inp", 7 0, L_0x55b1e2a38ba0;  1 drivers
v0x55b1e292b2b0_0 .net/s "mul", 31 0, L_0x55b1e2a389c0;  1 drivers
v0x55b1e2913c20_0 .net "sum", 31 0, L_0x55b1e2a38a60;  1 drivers
v0x55b1e2913d00_0 .net "wgt", 7 0, L_0x55b1e2a38d00;  1 drivers
L_0x55b1e2a38880 .extend/s 32, L_0x55b1e2a38ba0;
L_0x55b1e2a38920 .extend/s 32, L_0x55b1e2a38d00;
L_0x55b1e2a389c0 .arith/mult 32, L_0x55b1e2a38880, L_0x55b1e2a38920;
L_0x55b1e2a38a60 .arith/sum 32, L_0x55b1e2a389c0, L_0x55b1e2a38df0;
S_0x55b1e292d0f0 .scope generate, "U_MAC[5]" "U_MAC[5]" 5 58, 5 58 0, S_0x55b1e28dc0c0;
 .timescale 0 0;
P_0x55b1e292d2a0 .param/l "i" 0 5 58, +C4<0101>;
S_0x55b1e2935460 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e292d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29373b0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29373f0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2937430 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2939300_0 .net/s "a", 31 0, L_0x55b1e2a38fa0;  1 drivers
v0x55b1e29393e0_0 .net "acc", 31 0, L_0x55b1e2a39580;  1 drivers
v0x55b1e293b250_0 .net/s "b", 31 0, L_0x55b1e2a39040;  1 drivers
v0x55b1e293b310_0 .net/s "c", 31 0, L_0x55b1e2a39580;  alias, 1 drivers
v0x55b1e293d1a0_0 .net "inp", 7 0, L_0x55b1e2a39310;  1 drivers
v0x55b1e293d2b0_0 .net/s "mul", 31 0, L_0x55b1e2a390e0;  1 drivers
v0x55b1e293f0f0_0 .net "sum", 31 0, L_0x55b1e2a391d0;  1 drivers
v0x55b1e293f1d0_0 .net "wgt", 7 0, L_0x55b1e2a39400;  1 drivers
L_0x55b1e2a38fa0 .extend/s 32, L_0x55b1e2a39310;
L_0x55b1e2a39040 .extend/s 32, L_0x55b1e2a39400;
L_0x55b1e2a390e0 .arith/mult 32, L_0x55b1e2a38fa0, L_0x55b1e2a39040;
L_0x55b1e2a391d0 .arith/sum 32, L_0x55b1e2a390e0, L_0x55b1e2a39580;
S_0x55b1e2941040 .scope generate, "U_MAC[6]" "U_MAC[6]" 5 58, 5 58 0, S_0x55b1e28dc0c0;
 .timescale 0 0;
P_0x55b1e29411f0 .param/l "i" 0 5 58, +C4<0110>;
S_0x55b1e2942f90 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2941040;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2944ee0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2944f20 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2944f60 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2946e30_0 .net/s "a", 31 0, L_0x55b1e2a39620;  1 drivers
v0x55b1e2946f10_0 .net "acc", 31 0, L_0x55b1e2a39c60;  1 drivers
v0x55b1e2948d80_0 .net/s "b", 31 0, L_0x55b1e2a396c0;  1 drivers
v0x55b1e2948e70_0 .net/s "c", 31 0, L_0x55b1e2a39c60;  alias, 1 drivers
v0x55b1e294acd0_0 .net "inp", 7 0, L_0x55b1e2a399e0;  1 drivers
v0x55b1e294ade0_0 .net/s "mul", 31 0, L_0x55b1e2a39760;  1 drivers
v0x55b1e2933750_0 .net "sum", 31 0, L_0x55b1e2a398a0;  1 drivers
v0x55b1e2933830_0 .net "wgt", 7 0, L_0x55b1e2a39b70;  1 drivers
L_0x55b1e2a39620 .extend/s 32, L_0x55b1e2a399e0;
L_0x55b1e2a396c0 .extend/s 32, L_0x55b1e2a39b70;
L_0x55b1e2a39760 .arith/mult 32, L_0x55b1e2a39620, L_0x55b1e2a396c0;
L_0x55b1e2a398a0 .arith/sum 32, L_0x55b1e2a39760, L_0x55b1e2a39c60;
S_0x55b1e294cc20 .scope generate, "U_MAC[7]" "U_MAC[7]" 5 58, 5 58 0, S_0x55b1e28dc0c0;
 .timescale 0 0;
P_0x55b1e294cdd0 .param/l "i" 0 5 58, +C4<0111>;
S_0x55b1e2954f90 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e294cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2956ee0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2956f20 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2956f60 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2958ea0_0 .net/s "a", 31 0, L_0x55b1e2a39ad0;  1 drivers
v0x55b1e2958fa0_0 .net "acc", 31 0, L_0x55b1e2a39d00;  1 drivers
v0x55b1e295ad80_0 .net/s "b", 31 0, L_0x55b1e2a39db0;  1 drivers
v0x55b1e295ae90_0 .net/s "c", 31 0, L_0x55b1e2a39d00;  alias, 1 drivers
v0x55b1e295ccd0_0 .net "inp", 7 0, L_0x55b1e2a3a0d0;  1 drivers
v0x55b1e295ce00_0 .net/s "mul", 31 0, L_0x55b1e2a39e50;  1 drivers
v0x55b1e295ec20_0 .net "sum", 31 0, L_0x55b1e2a39f90;  1 drivers
v0x55b1e295ed00_0 .net "wgt", 7 0, L_0x55b1e2a3a1c0;  1 drivers
L_0x55b1e2a39ad0 .extend/s 32, L_0x55b1e2a3a0d0;
L_0x55b1e2a39db0 .extend/s 32, L_0x55b1e2a3a1c0;
L_0x55b1e2a39e50 .arith/mult 32, L_0x55b1e2a39ad0, L_0x55b1e2a39db0;
L_0x55b1e2a39f90 .arith/sum 32, L_0x55b1e2a39e50, L_0x55b1e2a39d00;
S_0x55b1e2960b70 .scope generate, "U_MAC[8]" "U_MAC[8]" 5 58, 5 58 0, S_0x55b1e28dc0c0;
 .timescale 0 0;
P_0x55b1e29216c0 .param/l "i" 0 5 58, +C4<01000>;
S_0x55b1e2962ac0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2960b70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2964a10 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2964a50 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2964a90 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2966990_0 .net/s "a", 31 0, L_0x55b1e2a3a370;  1 drivers
v0x55b1e2966a90_0 .net "acc", 31 0, L_0x55b1e2a3a940;  1 drivers
v0x55b1e29688b0_0 .net/s "b", 31 0, L_0x55b1e2a3a410;  1 drivers
v0x55b1e2968970_0 .net/s "c", 31 0, L_0x55b1e2a3a940;  alias, 1 drivers
v0x55b1e296a800_0 .net "inp", 7 0, L_0x55b1e2a3a730;  1 drivers
v0x55b1e296a910_0 .net/s "mul", 31 0, L_0x55b1e2a3a4b0;  1 drivers
v0x55b1e2953280_0 .net "sum", 31 0, L_0x55b1e2a3a5f0;  1 drivers
v0x55b1e2953360_0 .net "wgt", 7 0, L_0x55b1e2a3a2b0;  1 drivers
L_0x55b1e2a3a370 .extend/s 32, L_0x55b1e2a3a730;
L_0x55b1e2a3a410 .extend/s 32, L_0x55b1e2a3a2b0;
L_0x55b1e2a3a4b0 .arith/mult 32, L_0x55b1e2a3a370, L_0x55b1e2a3a410;
L_0x55b1e2a3a5f0 .arith/sum 32, L_0x55b1e2a3a4b0, L_0x55b1e2a3a940;
S_0x55b1e296c750 .scope generate, "U_MAC[9]" "U_MAC[9]" 5 58, 5 58 0, S_0x55b1e28dc0c0;
 .timescale 0 0;
P_0x55b1e296c900 .param/l "i" 0 5 58, +C4<01001>;
S_0x55b1e2974ac0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e296c750;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2976a10 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2976a50 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2976a90 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29789d0_0 .net/s "a", 31 0, L_0x55b1e2a3a820;  1 drivers
v0x55b1e2978ad0_0 .net "acc", 31 0, L_0x55b1e2a3a9e0;  1 drivers
v0x55b1e297a8b0_0 .net/s "b", 31 0, L_0x55b1e2a3aac0;  1 drivers
v0x55b1e297a9c0_0 .net/s "c", 31 0, L_0x55b1e2a3a9e0;  alias, 1 drivers
v0x55b1e297c800_0 .net "inp", 7 0, L_0x55b1e2a3ade0;  1 drivers
v0x55b1e297c910_0 .net/s "mul", 31 0, L_0x55b1e2a3ab60;  1 drivers
v0x55b1e297e750_0 .net "sum", 31 0, L_0x55b1e2a3aca0;  1 drivers
v0x55b1e297e830_0 .net "wgt", 7 0, L_0x55b1e2a3aed0;  1 drivers
L_0x55b1e2a3a820 .extend/s 32, L_0x55b1e2a3ade0;
L_0x55b1e2a3aac0 .extend/s 32, L_0x55b1e2a3aed0;
L_0x55b1e2a3ab60 .arith/mult 32, L_0x55b1e2a3a820, L_0x55b1e2a3aac0;
L_0x55b1e2a3aca0 .arith/sum 32, L_0x55b1e2a3ab60, L_0x55b1e2a3a9e0;
S_0x55b1e29806a0 .scope generate, "U_MAC[10]" "U_MAC[10]" 5 58, 5 58 0, S_0x55b1e28dc0c0;
 .timescale 0 0;
P_0x55b1e2980850 .param/l "i" 0 5 58, +C4<01010>;
S_0x55b1e29825f0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29806a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2984540 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2984580 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29845c0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2986530_0 .net/s "a", 31 0, L_0x55b1e2a3b0b0;  1 drivers
v0x55b1e2986630_0 .net "acc", 31 0, L_0x55b1e2a3b660;  1 drivers
v0x55b1e29883e0_0 .net/s "b", 31 0, L_0x55b1e2a3b150;  1 drivers
v0x55b1e29884d0_0 .net/s "c", 31 0, L_0x55b1e2a3b660;  alias, 1 drivers
v0x55b1e298a330_0 .net "inp", 7 0, L_0x55b1e2a3b470;  1 drivers
v0x55b1e298a460_0 .net/s "mul", 31 0, L_0x55b1e2a3b1f0;  1 drivers
v0x55b1e298c280_0 .net "sum", 31 0, L_0x55b1e2a3b330;  1 drivers
v0x55b1e298c360_0 .net "wgt", 7 0, L_0x55b1e2a3afc0;  1 drivers
L_0x55b1e2a3b0b0 .extend/s 32, L_0x55b1e2a3b470;
L_0x55b1e2a3b150 .extend/s 32, L_0x55b1e2a3afc0;
L_0x55b1e2a3b1f0 .arith/mult 32, L_0x55b1e2a3b0b0, L_0x55b1e2a3b150;
L_0x55b1e2a3b330 .arith/sum 32, L_0x55b1e2a3b1f0, L_0x55b1e2a3b660;
S_0x55b1e28ef9e0 .scope generate, "U_MAC[11]" "U_MAC[11]" 5 58, 5 58 0, S_0x55b1e28dc0c0;
 .timescale 0 0;
P_0x55b1e28efbc0 .param/l "i" 0 5 58, +C4<01011>;
S_0x55b1e290f510 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28ef9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e290f6f0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e290f730 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e290f770 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e292f040_0 .net/s "a", 31 0, L_0x55b1e2a3b560;  1 drivers
v0x55b1e292f140_0 .net "acc", 31 0, L_0x55b1e2a3bde0;  1 drivers
v0x55b1e292f220_0 .net/s "b", 31 0, L_0x55b1e2a3b810;  1 drivers
v0x55b1e294eb70_0 .net/s "c", 31 0, L_0x55b1e2a3bde0;  alias, 1 drivers
v0x55b1e294ec60_0 .net "inp", 7 0, L_0x55b1e2a3bae0;  1 drivers
v0x55b1e294ed70_0 .net/s "mul", 31 0, L_0x55b1e2a3b8b0;  1 drivers
v0x55b1e296e6a0_0 .net "sum", 31 0, L_0x55b1e2a3b9a0;  1 drivers
v0x55b1e296e780_0 .net "wgt", 7 0, L_0x55b1e2a3bbd0;  1 drivers
L_0x55b1e2a3b560 .extend/s 32, L_0x55b1e2a3bae0;
L_0x55b1e2a3b810 .extend/s 32, L_0x55b1e2a3bbd0;
L_0x55b1e2a3b8b0 .arith/mult 32, L_0x55b1e2a3b560, L_0x55b1e2a3b810;
L_0x55b1e2a3b9a0 .arith/sum 32, L_0x55b1e2a3b8b0, L_0x55b1e2a3bde0;
S_0x55b1e298e1d0 .scope generate, "U_MAC[12]" "U_MAC[12]" 5 58, 5 58 0, S_0x55b1e28dc0c0;
 .timescale 0 0;
P_0x55b1e298e3d0 .param/l "i" 0 5 58, +C4<01100>;
S_0x55b1e298e7f0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e298e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e298e9d0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e298ea10 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e298ea50 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e296e8e0_0 .net/s "a", 31 0, L_0x55b1e2a3be80;  1 drivers
v0x55b1e2811b40_0 .net "acc", 31 0, L_0x55b1e2a3c460;  1 drivers
v0x55b1e2811c20_0 .net/s "b", 31 0, L_0x55b1e2a3bf20;  1 drivers
v0x55b1e2811d10_0 .net/s "c", 31 0, L_0x55b1e2a3c460;  alias, 1 drivers
v0x55b1e2811e00_0 .net "inp", 7 0, L_0x55b1e2a3c240;  1 drivers
v0x55b1e27f2030_0 .net/s "mul", 31 0, L_0x55b1e2a3bfc0;  1 drivers
v0x55b1e27f2110_0 .net "sum", 31 0, L_0x55b1e2a3c100;  1 drivers
v0x55b1e27f21f0_0 .net "wgt", 7 0, L_0x55b1e2a3bcc0;  1 drivers
L_0x55b1e2a3be80 .extend/s 32, L_0x55b1e2a3c240;
L_0x55b1e2a3bf20 .extend/s 32, L_0x55b1e2a3bcc0;
L_0x55b1e2a3bfc0 .arith/mult 32, L_0x55b1e2a3be80, L_0x55b1e2a3bf20;
L_0x55b1e2a3c100 .arith/sum 32, L_0x55b1e2a3bfc0, L_0x55b1e2a3c460;
S_0x55b1e27d36d0 .scope generate, "U_MAC[13]" "U_MAC[13]" 5 58, 5 58 0, S_0x55b1e28dc0c0;
 .timescale 0 0;
P_0x55b1e27d38d0 .param/l "i" 0 5 58, +C4<01101>;
S_0x55b1e2555b00 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e27d36d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2555ce0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2555d20 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2555d60 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e27d39b0_0 .net/s "a", 31 0, L_0x55b1e2a3c330;  1 drivers
v0x55b1e2539190_0 .net "acc", 31 0, L_0x55b1e2a3c500;  1 drivers
v0x55b1e2539270_0 .net/s "b", 31 0, L_0x55b1e2a3c640;  1 drivers
v0x55b1e2539360_0 .net/s "c", 31 0, L_0x55b1e2a3c500;  alias, 1 drivers
v0x55b1e2539450_0 .net "inp", 7 0, L_0x55b1e2a3c910;  1 drivers
v0x55b1e2539560_0 .net/s "mul", 31 0, L_0x55b1e2a3c6e0;  1 drivers
v0x55b1e2567eb0_0 .net "sum", 31 0, L_0x55b1e2a3c7d0;  1 drivers
v0x55b1e2567f90_0 .net "wgt", 7 0, L_0x55b1e2a3ca00;  1 drivers
L_0x55b1e2a3c330 .extend/s 32, L_0x55b1e2a3c910;
L_0x55b1e2a3c640 .extend/s 32, L_0x55b1e2a3ca00;
L_0x55b1e2a3c6e0 .arith/mult 32, L_0x55b1e2a3c330, L_0x55b1e2a3c640;
L_0x55b1e2a3c7d0 .arith/sum 32, L_0x55b1e2a3c6e0, L_0x55b1e2a3c500;
S_0x55b1e25680f0 .scope generate, "U_MAC[14]" "U_MAC[14]" 5 58, 5 58 0, S_0x55b1e28dc0c0;
 .timescale 0 0;
P_0x55b1e25682f0 .param/l "i" 0 5 58, +C4<01110>;
S_0x55b1e25757f0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e25680f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e25759d0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2575a10 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2575a50 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e256e550_0 .net/s "a", 31 0, L_0x55b1e2a3c5a0;  1 drivers
v0x55b1e256e650_0 .net "acc", 31 0, L_0x55b1e2a3d1b0;  1 drivers
v0x55b1e256e730_0 .net/s "b", 31 0, L_0x55b1e2a3cc40;  1 drivers
v0x55b1e256e820_0 .net/s "c", 31 0, L_0x55b1e2a3d1b0;  alias, 1 drivers
v0x55b1e255fca0_0 .net "inp", 7 0, L_0x55b1e2a3cf60;  1 drivers
v0x55b1e255fd90_0 .net/s "mul", 31 0, L_0x55b1e2a3cce0;  1 drivers
v0x55b1e255fe70_0 .net "sum", 31 0, L_0x55b1e2a3ce20;  1 drivers
v0x55b1e255ff50_0 .net "wgt", 7 0, L_0x55b1e2a3caf0;  1 drivers
L_0x55b1e2a3c5a0 .extend/s 32, L_0x55b1e2a3cf60;
L_0x55b1e2a3cc40 .extend/s 32, L_0x55b1e2a3caf0;
L_0x55b1e2a3cce0 .arith/mult 32, L_0x55b1e2a3c5a0, L_0x55b1e2a3cc40;
L_0x55b1e2a3ce20 .arith/sum 32, L_0x55b1e2a3cce0, L_0x55b1e2a3d1b0;
S_0x55b1e2563db0 .scope generate, "U_MAC[15]" "U_MAC[15]" 5 58, 5 58 0, S_0x55b1e28dc0c0;
 .timescale 0 0;
P_0x55b1e2563fb0 .param/l "i" 0 5 58, +C4<01111>;
S_0x55b1e2564090 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2563db0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e25207a0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e25207e0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2520820 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2520a30_0 .net/s "a", 31 0, L_0x55b1e2a3d050;  1 drivers
v0x55b1e2520b30_0 .net "acc", 31 0, L_0x55b1e2a3d250;  1 drivers
v0x55b1e2583630_0 .net/s "b", 31 0, L_0x55b1e2a3d0f0;  1 drivers
v0x55b1e2583720_0 .net/s "c", 31 0, L_0x55b1e2a3d250;  alias, 1 drivers
v0x55b1e2583810_0 .net "inp", 7 0, L_0x55b1e2a3d5f0;  1 drivers
v0x55b1e2583920_0 .net/s "mul", 31 0, L_0x55b1e2a3d3c0;  1 drivers
v0x55b1e2583a00_0 .net "sum", 31 0, L_0x55b1e2a3d4b0;  1 drivers
v0x55b1e2525a30_0 .net "wgt", 7 0, L_0x55b1e2a3d6e0;  1 drivers
L_0x55b1e2a3d050 .extend/s 32, L_0x55b1e2a3d5f0;
L_0x55b1e2a3d0f0 .extend/s 32, L_0x55b1e2a3d6e0;
L_0x55b1e2a3d3c0 .arith/mult 32, L_0x55b1e2a3d050, L_0x55b1e2a3d0f0;
L_0x55b1e2a3d4b0 .arith/sum 32, L_0x55b1e2a3d3c0, L_0x55b1e2a3d250;
S_0x55b1e2559a00 .scope generate, "U_Systolic_Array[12]" "U_Systolic_Array[12]" 4 20, 4 20 0, S_0x55b1e2679db0;
 .timescale 0 0;
P_0x55b1e2559c00 .param/l "i" 0 4 20, +C4<01100>;
S_0x55b1e27f2490 .scope generate, "ROW_DSP" "ROW_DSP" 4 21, 4 21 0, S_0x55b1e2559a00;
 .timescale 0 0;
S_0x55b1e27f2670 .scope module, "DSP" "systolic_row_dsp" 4 49, 5 37 0, S_0x55b1e27f2490;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "i_row";
    .port_info 1 /INPUT 128 "w_row";
    .port_info 2 /INPUT 32 "a_ele";
    .port_info 3 /OUTPUT 32 "o_ele";
P_0x55b1e27f2850 .param/l "ACC_DEPTH" 0 5 43, +C4<00000000000000000000000000010000>;
P_0x55b1e27f2890 .param/l "ACC_WIDTH" 0 5 40, +C4<00000000000000000000000000100000>;
P_0x55b1e27f28d0 .param/l "A_T_WIDTH" 0 5 46, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e27f2910 .param/l "BLOCK_IN" 0 5 47, +C4<00000000000000000000000000010000>;
P_0x55b1e27f2950 .param/l "INP_DEPTH" 0 5 41, +C4<00000000000000000000000000010000>;
P_0x55b1e27f2990 .param/l "INP_WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
P_0x55b1e27f29d0 .param/l "I_T_WIDTH" 0 5 44, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e27f2a10 .param/l "WGT_DEPTH" 0 5 42, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e27f2a50 .param/l "WGT_WIDTH" 0 5 39, +C4<00000000000000000000000000001000>;
P_0x55b1e27f2a90 .param/l "W_T_WIDTH" 0 5 45, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e29ad890_0 .net "a_ele", 31 0, L_0x55b1e2a45630;  1 drivers
v0x55b1e29ad9c0_0 .net "i_row", 127 0, v0x55b1e29df9d0_0;  alias, 1 drivers
v0x55b1e29ada80_0 .net "o_ele", 31 0, L_0x55b1e2a44d00;  1 drivers
v0x55b1e29adb40_0 .net "sum", 511 0, L_0x55b1e2a44610;  1 drivers
v0x55b1e29adc20_0 .net "w_row", 127 0, L_0x55b1e2a44da0;  1 drivers
L_0x55b1e2a3e700 .part v0x55b1e29df9d0_0, 0, 8;
L_0x55b1e2a3e7f0 .part L_0x55b1e2a44da0, 0, 8;
L_0x55b1e2a3eca0 .part v0x55b1e29df9d0_0, 8, 8;
L_0x55b1e2a3ed90 .part L_0x55b1e2a44da0, 8, 8;
L_0x55b1e2a3eed0 .part L_0x55b1e2a44610, 0, 32;
L_0x55b1e2a3f330 .part v0x55b1e29df9d0_0, 16, 8;
L_0x55b1e2a3f420 .part L_0x55b1e2a44da0, 16, 8;
L_0x55b1e2a3f510 .part L_0x55b1e2a44610, 32, 32;
L_0x55b1e2a3fa10 .part v0x55b1e29df9d0_0, 24, 8;
L_0x55b1e2a3fb00 .part L_0x55b1e2a44da0, 24, 8;
L_0x55b1e2a3fbf0 .part L_0x55b1e2a44610, 64, 32;
L_0x55b1e2a3ffb0 .part v0x55b1e29df9d0_0, 32, 8;
L_0x55b1e2a400a0 .part L_0x55b1e2a44da0, 32, 8;
L_0x55b1e2a40190 .part L_0x55b1e2a44610, 96, 32;
L_0x55b1e2a40630 .part v0x55b1e29df9d0_0, 40, 8;
L_0x55b1e2a40720 .part L_0x55b1e2a44da0, 40, 8;
L_0x55b1e2a408a0 .part L_0x55b1e2a44610, 128, 32;
L_0x55b1e2a40d00 .part v0x55b1e29df9d0_0, 48, 8;
L_0x55b1e2a40e90 .part L_0x55b1e2a44da0, 48, 8;
L_0x55b1e2a40f80 .part L_0x55b1e2a44610, 160, 32;
L_0x55b1e2a413f0 .part v0x55b1e29df9d0_0, 56, 8;
L_0x55b1e2a414e0 .part L_0x55b1e2a44da0, 56, 8;
L_0x55b1e2a41020 .part L_0x55b1e2a44610, 192, 32;
L_0x55b1e2a41a50 .part v0x55b1e29df9d0_0, 64, 8;
L_0x55b1e2a415d0 .part L_0x55b1e2a44da0, 64, 8;
L_0x55b1e2a41c60 .part L_0x55b1e2a44610, 224, 32;
L_0x55b1e2a42100 .part v0x55b1e29df9d0_0, 72, 8;
L_0x55b1e2a421f0 .part L_0x55b1e2a44da0, 72, 8;
L_0x55b1e2a41d00 .part L_0x55b1e2a44610, 256, 32;
L_0x55b1e2a42790 .part v0x55b1e29df9d0_0, 80, 8;
L_0x55b1e2a422e0 .part L_0x55b1e2a44da0, 80, 8;
L_0x55b1e2a42980 .part L_0x55b1e2a44610, 288, 32;
L_0x55b1e2a42e00 .part v0x55b1e29df9d0_0, 88, 8;
L_0x55b1e2a42ef0 .part L_0x55b1e2a44da0, 88, 8;
L_0x55b1e2a43100 .part L_0x55b1e2a44610, 320, 32;
L_0x55b1e2a43560 .part v0x55b1e29df9d0_0, 96, 8;
L_0x55b1e2a42fe0 .part L_0x55b1e2a44da0, 96, 8;
L_0x55b1e2a43780 .part L_0x55b1e2a44610, 352, 32;
L_0x55b1e2a43c30 .part v0x55b1e29df9d0_0, 104, 8;
L_0x55b1e2a43d20 .part L_0x55b1e2a44da0, 104, 8;
L_0x55b1e2a43820 .part L_0x55b1e2a44610, 384, 32;
L_0x55b1e2a44280 .part v0x55b1e29df9d0_0, 112, 8;
L_0x55b1e2a43e10 .part L_0x55b1e2a44da0, 112, 8;
L_0x55b1e2a444d0 .part L_0x55b1e2a44610, 416, 32;
L_0x55b1e2a44910 .part v0x55b1e29df9d0_0, 120, 8;
L_0x55b1e2a44a00 .part L_0x55b1e2a44da0, 120, 8;
L_0x55b1e2a44570 .part L_0x55b1e2a44610, 448, 32;
LS_0x55b1e2a44610_0_0 .concat8 [ 32 32 32 32], L_0x55b1e2a3e610, L_0x55b1e2a3eb60, L_0x55b1e2a3f1f0, L_0x55b1e2a3f8d0;
LS_0x55b1e2a44610_0_4 .concat8 [ 32 32 32 32], L_0x55b1e2a3fe70, L_0x55b1e2a404f0, L_0x55b1e2a40bc0, L_0x55b1e2a412b0;
LS_0x55b1e2a44610_0_8 .concat8 [ 32 32 32 32], L_0x55b1e2a41910, L_0x55b1e2a41fc0, L_0x55b1e2a42650, L_0x55b1e2a42cc0;
LS_0x55b1e2a44610_0_12 .concat8 [ 32 32 32 32], L_0x55b1e2a43420, L_0x55b1e2a43af0, L_0x55b1e2a44140, L_0x55b1e2a447d0;
L_0x55b1e2a44610 .concat8 [ 128 128 128 128], LS_0x55b1e2a44610_0_0, LS_0x55b1e2a44610_0_4, LS_0x55b1e2a44610_0_8, LS_0x55b1e2a44610_0_12;
L_0x55b1e2a44d00 .part L_0x55b1e2a44610, 480, 32;
S_0x55b1e28123a0 .scope generate, "U_MAC[0]" "U_MAC[0]" 5 58, 5 58 0, S_0x55b1e27f2670;
 .timescale 0 0;
P_0x55b1e28126d0 .param/l "i" 0 5 58, +C4<00>;
S_0x55b1e294f100 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28123a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e294f2e0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e294f320 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e294f360 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e294f5f0_0 .net/s "a", 31 0, L_0x55b1e2a37090;  1 drivers
v0x55b1e294f6f0_0 .net "acc", 31 0, L_0x55b1e2a45630;  alias, 1 drivers
v0x55b1e292f540_0 .net/s "b", 31 0, L_0x55b1e2a3e480;  1 drivers
v0x55b1e292f610_0 .net/s "c", 31 0, L_0x55b1e2a45630;  alias, 1 drivers
v0x55b1e292f700_0 .net "inp", 7 0, L_0x55b1e2a3e700;  1 drivers
v0x55b1e292f810_0 .net/s "mul", 31 0, L_0x55b1e2a3e520;  1 drivers
v0x55b1e292f8f0_0 .net "sum", 31 0, L_0x55b1e2a3e610;  1 drivers
v0x55b1e292f9d0_0 .net "wgt", 7 0, L_0x55b1e2a3e7f0;  1 drivers
L_0x55b1e2a37090 .extend/s 32, L_0x55b1e2a3e700;
L_0x55b1e2a3e480 .extend/s 32, L_0x55b1e2a3e7f0;
L_0x55b1e2a3e520 .arith/mult 32, L_0x55b1e2a37090, L_0x55b1e2a3e480;
L_0x55b1e2a3e610 .arith/sum 32, L_0x55b1e2a3e520, L_0x55b1e2a45630;
S_0x55b1e292fb30 .scope generate, "U_MAC[1]" "U_MAC[1]" 5 58, 5 58 0, S_0x55b1e27f2670;
 .timescale 0 0;
P_0x55b1e290faa0 .param/l "i" 0 5 58, +C4<01>;
S_0x55b1e290fb60 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e292fb30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e290fd40 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e290fd80 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e290fdc0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2910020_0 .net/s "a", 31 0, L_0x55b1e2a3e8e0;  1 drivers
v0x55b1e28efee0_0 .net "acc", 31 0, L_0x55b1e2a3eed0;  1 drivers
v0x55b1e28effc0_0 .net/s "b", 31 0, L_0x55b1e2a3e980;  1 drivers
v0x55b1e28f00b0_0 .net/s "c", 31 0, L_0x55b1e2a3eed0;  alias, 1 drivers
v0x55b1e28f01a0_0 .net "inp", 7 0, L_0x55b1e2a3eca0;  1 drivers
v0x55b1e28f02b0_0 .net/s "mul", 31 0, L_0x55b1e2a3ea20;  1 drivers
v0x55b1e28f0390_0 .net "sum", 31 0, L_0x55b1e2a3eb60;  1 drivers
v0x55b1e28f0470_0 .net "wgt", 7 0, L_0x55b1e2a3ed90;  1 drivers
L_0x55b1e2a3e8e0 .extend/s 32, L_0x55b1e2a3eca0;
L_0x55b1e2a3e980 .extend/s 32, L_0x55b1e2a3ed90;
L_0x55b1e2a3ea20 .arith/mult 32, L_0x55b1e2a3e8e0, L_0x55b1e2a3e980;
L_0x55b1e2a3eb60 .arith/sum 32, L_0x55b1e2a3ea20, L_0x55b1e2a3eed0;
S_0x55b1e28d03b0 .scope generate, "U_MAC[2]" "U_MAC[2]" 5 58, 5 58 0, S_0x55b1e27f2670;
 .timescale 0 0;
P_0x55b1e28d05b0 .param/l "i" 0 5 58, +C4<010>;
S_0x55b1e28d0670 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e28d03b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e28d0850 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e28d0890 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e28d08d0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e28b0880_0 .net/s "a", 31 0, L_0x55b1e2a3ef70;  1 drivers
v0x55b1e28b0980_0 .net "acc", 31 0, L_0x55b1e2a3f510;  1 drivers
v0x55b1e28b0a60_0 .net/s "b", 31 0, L_0x55b1e2a3f010;  1 drivers
v0x55b1e28b0b50_0 .net/s "c", 31 0, L_0x55b1e2a3f510;  alias, 1 drivers
v0x55b1e28b0c40_0 .net "inp", 7 0, L_0x55b1e2a3f330;  1 drivers
v0x55b1e28b0d50_0 .net/s "mul", 31 0, L_0x55b1e2a3f0b0;  1 drivers
v0x55b1e28b0e30_0 .net "sum", 31 0, L_0x55b1e2a3f1f0;  1 drivers
v0x55b1e28b0f10_0 .net "wgt", 7 0, L_0x55b1e2a3f420;  1 drivers
L_0x55b1e2a3ef70 .extend/s 32, L_0x55b1e2a3f330;
L_0x55b1e2a3f010 .extend/s 32, L_0x55b1e2a3f420;
L_0x55b1e2a3f0b0 .arith/mult 32, L_0x55b1e2a3ef70, L_0x55b1e2a3f010;
L_0x55b1e2a3f1f0 .arith/sum 32, L_0x55b1e2a3f0b0, L_0x55b1e2a3f510;
S_0x55b1e2890d50 .scope generate, "U_MAC[3]" "U_MAC[3]" 5 58, 5 58 0, S_0x55b1e27f2670;
 .timescale 0 0;
P_0x55b1e2890f50 .param/l "i" 0 5 58, +C4<011>;
S_0x55b1e2891030 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2890d50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2891210 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2891250 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2891290 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2871220_0 .net/s "a", 31 0, L_0x55b1e2a3f650;  1 drivers
v0x55b1e2871300_0 .net "acc", 31 0, L_0x55b1e2a3fbf0;  1 drivers
v0x55b1e28713e0_0 .net/s "b", 31 0, L_0x55b1e2a3f6f0;  1 drivers
v0x55b1e28714d0_0 .net/s "c", 31 0, L_0x55b1e2a3fbf0;  alias, 1 drivers
v0x55b1e28715c0_0 .net "inp", 7 0, L_0x55b1e2a3fa10;  1 drivers
v0x55b1e28716d0_0 .net/s "mul", 31 0, L_0x55b1e2a3f790;  1 drivers
v0x55b1e28717b0_0 .net "sum", 31 0, L_0x55b1e2a3f8d0;  1 drivers
v0x55b1e2871890_0 .net "wgt", 7 0, L_0x55b1e2a3fb00;  1 drivers
L_0x55b1e2a3f650 .extend/s 32, L_0x55b1e2a3fa10;
L_0x55b1e2a3f6f0 .extend/s 32, L_0x55b1e2a3fb00;
L_0x55b1e2a3f790 .arith/mult 32, L_0x55b1e2a3f650, L_0x55b1e2a3f6f0;
L_0x55b1e2a3f8d0 .arith/sum 32, L_0x55b1e2a3f790, L_0x55b1e2a3fbf0;
S_0x55b1e2851750 .scope generate, "U_MAC[4]" "U_MAC[4]" 5 58, 5 58 0, S_0x55b1e27f2670;
 .timescale 0 0;
P_0x55b1e28519a0 .param/l "i" 0 5 58, +C4<0100>;
S_0x55b1e2851a80 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e2851750;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e2851c60 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e2851ca0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e2851ce0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e2831c90_0 .net/s "a", 31 0, L_0x55b1e2a3fc90;  1 drivers
v0x55b1e2831d90_0 .net "acc", 31 0, L_0x55b1e2a40190;  1 drivers
v0x55b1e2831e70_0 .net/s "b", 31 0, L_0x55b1e2a3fd30;  1 drivers
v0x55b1e2831f60_0 .net/s "c", 31 0, L_0x55b1e2a40190;  alias, 1 drivers
v0x55b1e2832050_0 .net "inp", 7 0, L_0x55b1e2a3ffb0;  1 drivers
v0x55b1e2832160_0 .net/s "mul", 31 0, L_0x55b1e2a3fdd0;  1 drivers
v0x55b1e2832240_0 .net "sum", 31 0, L_0x55b1e2a3fe70;  1 drivers
v0x55b1e296eba0_0 .net "wgt", 7 0, L_0x55b1e2a400a0;  1 drivers
L_0x55b1e2a3fc90 .extend/s 32, L_0x55b1e2a3ffb0;
L_0x55b1e2a3fd30 .extend/s 32, L_0x55b1e2a400a0;
L_0x55b1e2a3fdd0 .arith/mult 32, L_0x55b1e2a3fc90, L_0x55b1e2a3fd30;
L_0x55b1e2a3fe70 .arith/sum 32, L_0x55b1e2a3fdd0, L_0x55b1e2a40190;
S_0x55b1e296ece0 .scope generate, "U_MAC[5]" "U_MAC[5]" 5 58, 5 58 0, S_0x55b1e27f2670;
 .timescale 0 0;
P_0x55b1e296eee0 .param/l "i" 0 5 58, +C4<0101>;
S_0x55b1e296efc0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e296ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e296f1a0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e296f1e0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e296f220 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29a34c0_0 .net/s "a", 31 0, L_0x55b1e2a402c0;  1 drivers
v0x55b1e29a35c0_0 .net "acc", 31 0, L_0x55b1e2a408a0;  1 drivers
v0x55b1e29a36a0_0 .net/s "b", 31 0, L_0x55b1e2a40360;  1 drivers
v0x55b1e29a3790_0 .net/s "c", 31 0, L_0x55b1e2a408a0;  alias, 1 drivers
v0x55b1e29a3880_0 .net "inp", 7 0, L_0x55b1e2a40630;  1 drivers
v0x55b1e29a3990_0 .net/s "mul", 31 0, L_0x55b1e2a40400;  1 drivers
v0x55b1e29a3a70_0 .net "sum", 31 0, L_0x55b1e2a404f0;  1 drivers
v0x55b1e29a3b50_0 .net "wgt", 7 0, L_0x55b1e2a40720;  1 drivers
L_0x55b1e2a402c0 .extend/s 32, L_0x55b1e2a40630;
L_0x55b1e2a40360 .extend/s 32, L_0x55b1e2a40720;
L_0x55b1e2a40400 .arith/mult 32, L_0x55b1e2a402c0, L_0x55b1e2a40360;
L_0x55b1e2a404f0 .arith/sum 32, L_0x55b1e2a40400, L_0x55b1e2a408a0;
S_0x55b1e29a3cb0 .scope generate, "U_MAC[6]" "U_MAC[6]" 5 58, 5 58 0, S_0x55b1e27f2670;
 .timescale 0 0;
P_0x55b1e29a3eb0 .param/l "i" 0 5 58, +C4<0110>;
S_0x55b1e29a3f90 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29a3cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29a4170 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29a41b0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29a41f0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29a4450_0 .net/s "a", 31 0, L_0x55b1e2a40940;  1 drivers
v0x55b1e29a4550_0 .net "acc", 31 0, L_0x55b1e2a40f80;  1 drivers
v0x55b1e29a4630_0 .net/s "b", 31 0, L_0x55b1e2a409e0;  1 drivers
v0x55b1e29a4720_0 .net/s "c", 31 0, L_0x55b1e2a40f80;  alias, 1 drivers
v0x55b1e29a4810_0 .net "inp", 7 0, L_0x55b1e2a40d00;  1 drivers
v0x55b1e29a4920_0 .net/s "mul", 31 0, L_0x55b1e2a40a80;  1 drivers
v0x55b1e29a4a00_0 .net "sum", 31 0, L_0x55b1e2a40bc0;  1 drivers
v0x55b1e29a4ae0_0 .net "wgt", 7 0, L_0x55b1e2a40e90;  1 drivers
L_0x55b1e2a40940 .extend/s 32, L_0x55b1e2a40d00;
L_0x55b1e2a409e0 .extend/s 32, L_0x55b1e2a40e90;
L_0x55b1e2a40a80 .arith/mult 32, L_0x55b1e2a40940, L_0x55b1e2a409e0;
L_0x55b1e2a40bc0 .arith/sum 32, L_0x55b1e2a40a80, L_0x55b1e2a40f80;
S_0x55b1e29a4c40 .scope generate, "U_MAC[7]" "U_MAC[7]" 5 58, 5 58 0, S_0x55b1e27f2670;
 .timescale 0 0;
P_0x55b1e29a4e40 .param/l "i" 0 5 58, +C4<0111>;
S_0x55b1e29a4f20 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29a4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29a5100 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29a5140 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29a5180 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29a53e0_0 .net/s "a", 31 0, L_0x55b1e2a40df0;  1 drivers
v0x55b1e29a54e0_0 .net "acc", 31 0, L_0x55b1e2a41020;  1 drivers
v0x55b1e29a55c0_0 .net/s "b", 31 0, L_0x55b1e2a410d0;  1 drivers
v0x55b1e29a56b0_0 .net/s "c", 31 0, L_0x55b1e2a41020;  alias, 1 drivers
v0x55b1e29a57a0_0 .net "inp", 7 0, L_0x55b1e2a413f0;  1 drivers
v0x55b1e29a58b0_0 .net/s "mul", 31 0, L_0x55b1e2a41170;  1 drivers
v0x55b1e29a5990_0 .net "sum", 31 0, L_0x55b1e2a412b0;  1 drivers
v0x55b1e29a5a70_0 .net "wgt", 7 0, L_0x55b1e2a414e0;  1 drivers
L_0x55b1e2a40df0 .extend/s 32, L_0x55b1e2a413f0;
L_0x55b1e2a410d0 .extend/s 32, L_0x55b1e2a414e0;
L_0x55b1e2a41170 .arith/mult 32, L_0x55b1e2a40df0, L_0x55b1e2a410d0;
L_0x55b1e2a412b0 .arith/sum 32, L_0x55b1e2a41170, L_0x55b1e2a41020;
S_0x55b1e29a5bd0 .scope generate, "U_MAC[8]" "U_MAC[8]" 5 58, 5 58 0, S_0x55b1e27f2670;
 .timescale 0 0;
P_0x55b1e2851950 .param/l "i" 0 5 58, +C4<01000>;
S_0x55b1e29a5e60 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29a5bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29a6040 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29a6080 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29a60c0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29a63b0_0 .net/s "a", 31 0, L_0x55b1e2a41690;  1 drivers
v0x55b1e29a64b0_0 .net "acc", 31 0, L_0x55b1e2a41c60;  1 drivers
v0x55b1e29a6590_0 .net/s "b", 31 0, L_0x55b1e2a41730;  1 drivers
v0x55b1e29a6680_0 .net/s "c", 31 0, L_0x55b1e2a41c60;  alias, 1 drivers
v0x55b1e29a6770_0 .net "inp", 7 0, L_0x55b1e2a41a50;  1 drivers
v0x55b1e29a6880_0 .net/s "mul", 31 0, L_0x55b1e2a417d0;  1 drivers
v0x55b1e29a6960_0 .net "sum", 31 0, L_0x55b1e2a41910;  1 drivers
v0x55b1e29a6a40_0 .net "wgt", 7 0, L_0x55b1e2a415d0;  1 drivers
L_0x55b1e2a41690 .extend/s 32, L_0x55b1e2a41a50;
L_0x55b1e2a41730 .extend/s 32, L_0x55b1e2a415d0;
L_0x55b1e2a417d0 .arith/mult 32, L_0x55b1e2a41690, L_0x55b1e2a41730;
L_0x55b1e2a41910 .arith/sum 32, L_0x55b1e2a417d0, L_0x55b1e2a41c60;
S_0x55b1e29a6ba0 .scope generate, "U_MAC[9]" "U_MAC[9]" 5 58, 5 58 0, S_0x55b1e27f2670;
 .timescale 0 0;
P_0x55b1e29a6da0 .param/l "i" 0 5 58, +C4<01001>;
S_0x55b1e29a6e80 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29a6ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29a7060 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29a70a0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29a70e0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29a7340_0 .net/s "a", 31 0, L_0x55b1e2a41b40;  1 drivers
v0x55b1e29a7440_0 .net "acc", 31 0, L_0x55b1e2a41d00;  1 drivers
v0x55b1e29a7520_0 .net/s "b", 31 0, L_0x55b1e2a41de0;  1 drivers
v0x55b1e29a7610_0 .net/s "c", 31 0, L_0x55b1e2a41d00;  alias, 1 drivers
v0x55b1e29a7700_0 .net "inp", 7 0, L_0x55b1e2a42100;  1 drivers
v0x55b1e29a7810_0 .net/s "mul", 31 0, L_0x55b1e2a41e80;  1 drivers
v0x55b1e29a78f0_0 .net "sum", 31 0, L_0x55b1e2a41fc0;  1 drivers
v0x55b1e29a79d0_0 .net "wgt", 7 0, L_0x55b1e2a421f0;  1 drivers
L_0x55b1e2a41b40 .extend/s 32, L_0x55b1e2a42100;
L_0x55b1e2a41de0 .extend/s 32, L_0x55b1e2a421f0;
L_0x55b1e2a41e80 .arith/mult 32, L_0x55b1e2a41b40, L_0x55b1e2a41de0;
L_0x55b1e2a41fc0 .arith/sum 32, L_0x55b1e2a41e80, L_0x55b1e2a41d00;
S_0x55b1e29a7b30 .scope generate, "U_MAC[10]" "U_MAC[10]" 5 58, 5 58 0, S_0x55b1e27f2670;
 .timescale 0 0;
P_0x55b1e29a7d30 .param/l "i" 0 5 58, +C4<01010>;
S_0x55b1e29a7e10 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29a7b30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29a7ff0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29a8030 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29a8070 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29a82d0_0 .net/s "a", 31 0, L_0x55b1e2a423d0;  1 drivers
v0x55b1e29a83d0_0 .net "acc", 31 0, L_0x55b1e2a42980;  1 drivers
v0x55b1e29a84b0_0 .net/s "b", 31 0, L_0x55b1e2a42470;  1 drivers
v0x55b1e29a85a0_0 .net/s "c", 31 0, L_0x55b1e2a42980;  alias, 1 drivers
v0x55b1e29a8690_0 .net "inp", 7 0, L_0x55b1e2a42790;  1 drivers
v0x55b1e29a87a0_0 .net/s "mul", 31 0, L_0x55b1e2a42510;  1 drivers
v0x55b1e29a8880_0 .net "sum", 31 0, L_0x55b1e2a42650;  1 drivers
v0x55b1e29a8960_0 .net "wgt", 7 0, L_0x55b1e2a422e0;  1 drivers
L_0x55b1e2a423d0 .extend/s 32, L_0x55b1e2a42790;
L_0x55b1e2a42470 .extend/s 32, L_0x55b1e2a422e0;
L_0x55b1e2a42510 .arith/mult 32, L_0x55b1e2a423d0, L_0x55b1e2a42470;
L_0x55b1e2a42650 .arith/sum 32, L_0x55b1e2a42510, L_0x55b1e2a42980;
S_0x55b1e29a8ac0 .scope generate, "U_MAC[11]" "U_MAC[11]" 5 58, 5 58 0, S_0x55b1e27f2670;
 .timescale 0 0;
P_0x55b1e29a8cc0 .param/l "i" 0 5 58, +C4<01011>;
S_0x55b1e29a8da0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29a8ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29a8f80 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29a8fc0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29a9000 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29a9260_0 .net/s "a", 31 0, L_0x55b1e2a42880;  1 drivers
v0x55b1e29a9360_0 .net "acc", 31 0, L_0x55b1e2a43100;  1 drivers
v0x55b1e29a9440_0 .net/s "b", 31 0, L_0x55b1e2a42b30;  1 drivers
v0x55b1e29a9530_0 .net/s "c", 31 0, L_0x55b1e2a43100;  alias, 1 drivers
v0x55b1e29a9620_0 .net "inp", 7 0, L_0x55b1e2a42e00;  1 drivers
v0x55b1e29a9730_0 .net/s "mul", 31 0, L_0x55b1e2a42bd0;  1 drivers
v0x55b1e29a9810_0 .net "sum", 31 0, L_0x55b1e2a42cc0;  1 drivers
v0x55b1e29a98f0_0 .net "wgt", 7 0, L_0x55b1e2a42ef0;  1 drivers
L_0x55b1e2a42880 .extend/s 32, L_0x55b1e2a42e00;
L_0x55b1e2a42b30 .extend/s 32, L_0x55b1e2a42ef0;
L_0x55b1e2a42bd0 .arith/mult 32, L_0x55b1e2a42880, L_0x55b1e2a42b30;
L_0x55b1e2a42cc0 .arith/sum 32, L_0x55b1e2a42bd0, L_0x55b1e2a43100;
S_0x55b1e29a9a50 .scope generate, "U_MAC[12]" "U_MAC[12]" 5 58, 5 58 0, S_0x55b1e27f2670;
 .timescale 0 0;
P_0x55b1e29a9c50 .param/l "i" 0 5 58, +C4<01100>;
S_0x55b1e29a9d30 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29a9a50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29a9f10 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29a9f50 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29a9f90 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29aa1f0_0 .net/s "a", 31 0, L_0x55b1e2a431a0;  1 drivers
v0x55b1e29aa2f0_0 .net "acc", 31 0, L_0x55b1e2a43780;  1 drivers
v0x55b1e29aa3d0_0 .net/s "b", 31 0, L_0x55b1e2a43240;  1 drivers
v0x55b1e29aa4c0_0 .net/s "c", 31 0, L_0x55b1e2a43780;  alias, 1 drivers
v0x55b1e29aa5b0_0 .net "inp", 7 0, L_0x55b1e2a43560;  1 drivers
v0x55b1e29aa6c0_0 .net/s "mul", 31 0, L_0x55b1e2a432e0;  1 drivers
v0x55b1e29aa7a0_0 .net "sum", 31 0, L_0x55b1e2a43420;  1 drivers
v0x55b1e29aa880_0 .net "wgt", 7 0, L_0x55b1e2a42fe0;  1 drivers
L_0x55b1e2a431a0 .extend/s 32, L_0x55b1e2a43560;
L_0x55b1e2a43240 .extend/s 32, L_0x55b1e2a42fe0;
L_0x55b1e2a432e0 .arith/mult 32, L_0x55b1e2a431a0, L_0x55b1e2a43240;
L_0x55b1e2a43420 .arith/sum 32, L_0x55b1e2a432e0, L_0x55b1e2a43780;
S_0x55b1e29aa9e0 .scope generate, "U_MAC[13]" "U_MAC[13]" 5 58, 5 58 0, S_0x55b1e27f2670;
 .timescale 0 0;
P_0x55b1e29aabe0 .param/l "i" 0 5 58, +C4<01101>;
S_0x55b1e29aacc0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29aa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29aaea0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29aaee0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29aaf20 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29ab180_0 .net/s "a", 31 0, L_0x55b1e2a43650;  1 drivers
v0x55b1e29ab280_0 .net "acc", 31 0, L_0x55b1e2a43820;  1 drivers
v0x55b1e29ab360_0 .net/s "b", 31 0, L_0x55b1e2a43960;  1 drivers
v0x55b1e29ab450_0 .net/s "c", 31 0, L_0x55b1e2a43820;  alias, 1 drivers
v0x55b1e29ab540_0 .net "inp", 7 0, L_0x55b1e2a43c30;  1 drivers
v0x55b1e29ab650_0 .net/s "mul", 31 0, L_0x55b1e2a43a00;  1 drivers
v0x55b1e29ab730_0 .net "sum", 31 0, L_0x55b1e2a43af0;  1 drivers
v0x55b1e29ab810_0 .net "wgt", 7 0, L_0x55b1e2a43d20;  1 drivers
L_0x55b1e2a43650 .extend/s 32, L_0x55b1e2a43c30;
L_0x55b1e2a43960 .extend/s 32, L_0x55b1e2a43d20;
L_0x55b1e2a43a00 .arith/mult 32, L_0x55b1e2a43650, L_0x55b1e2a43960;
L_0x55b1e2a43af0 .arith/sum 32, L_0x55b1e2a43a00, L_0x55b1e2a43820;
S_0x55b1e29ab970 .scope generate, "U_MAC[14]" "U_MAC[14]" 5 58, 5 58 0, S_0x55b1e27f2670;
 .timescale 0 0;
P_0x55b1e29abb70 .param/l "i" 0 5 58, +C4<01110>;
S_0x55b1e29abc50 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29ab970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29abe30 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29abe70 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29abeb0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29ac110_0 .net/s "a", 31 0, L_0x55b1e2a438c0;  1 drivers
v0x55b1e29ac210_0 .net "acc", 31 0, L_0x55b1e2a444d0;  1 drivers
v0x55b1e29ac2f0_0 .net/s "b", 31 0, L_0x55b1e2a43f60;  1 drivers
v0x55b1e29ac3e0_0 .net/s "c", 31 0, L_0x55b1e2a444d0;  alias, 1 drivers
v0x55b1e29ac4d0_0 .net "inp", 7 0, L_0x55b1e2a44280;  1 drivers
v0x55b1e29ac5e0_0 .net/s "mul", 31 0, L_0x55b1e2a44000;  1 drivers
v0x55b1e29ac6c0_0 .net "sum", 31 0, L_0x55b1e2a44140;  1 drivers
v0x55b1e29ac7a0_0 .net "wgt", 7 0, L_0x55b1e2a43e10;  1 drivers
L_0x55b1e2a438c0 .extend/s 32, L_0x55b1e2a44280;
L_0x55b1e2a43f60 .extend/s 32, L_0x55b1e2a43e10;
L_0x55b1e2a44000 .arith/mult 32, L_0x55b1e2a438c0, L_0x55b1e2a43f60;
L_0x55b1e2a44140 .arith/sum 32, L_0x55b1e2a44000, L_0x55b1e2a444d0;
S_0x55b1e29ac900 .scope generate, "U_MAC[15]" "U_MAC[15]" 5 58, 5 58 0, S_0x55b1e27f2670;
 .timescale 0 0;
P_0x55b1e29acb00 .param/l "i" 0 5 58, +C4<01111>;
S_0x55b1e29acbe0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29ac900;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29acdc0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29ace00 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29ace40 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29ad0a0_0 .net/s "a", 31 0, L_0x55b1e2a44370;  1 drivers
v0x55b1e29ad1a0_0 .net "acc", 31 0, L_0x55b1e2a44570;  1 drivers
v0x55b1e29ad280_0 .net/s "b", 31 0, L_0x55b1e2a44410;  1 drivers
v0x55b1e29ad370_0 .net/s "c", 31 0, L_0x55b1e2a44570;  alias, 1 drivers
v0x55b1e29ad460_0 .net "inp", 7 0, L_0x55b1e2a44910;  1 drivers
v0x55b1e29ad570_0 .net/s "mul", 31 0, L_0x55b1e2a446e0;  1 drivers
v0x55b1e29ad650_0 .net "sum", 31 0, L_0x55b1e2a447d0;  1 drivers
v0x55b1e29ad730_0 .net "wgt", 7 0, L_0x55b1e2a44a00;  1 drivers
L_0x55b1e2a44370 .extend/s 32, L_0x55b1e2a44910;
L_0x55b1e2a44410 .extend/s 32, L_0x55b1e2a44a00;
L_0x55b1e2a446e0 .arith/mult 32, L_0x55b1e2a44370, L_0x55b1e2a44410;
L_0x55b1e2a447d0 .arith/sum 32, L_0x55b1e2a446e0, L_0x55b1e2a44570;
S_0x55b1e29addd0 .scope generate, "U_Systolic_Array[13]" "U_Systolic_Array[13]" 4 20, 4 20 0, S_0x55b1e2679db0;
 .timescale 0 0;
P_0x55b1e29adfd0 .param/l "i" 0 4 20, +C4<01101>;
S_0x55b1e29ae0b0 .scope generate, "ROW_DSP" "ROW_DSP" 4 21, 4 21 0, S_0x55b1e29addd0;
 .timescale 0 0;
S_0x55b1e29ae290 .scope module, "DSP" "systolic_row_dsp" 4 49, 5 37 0, S_0x55b1e29ae0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "i_row";
    .port_info 1 /INPUT 128 "w_row";
    .port_info 2 /INPUT 32 "a_ele";
    .port_info 3 /OUTPUT 32 "o_ele";
P_0x55b1e29ae490 .param/l "ACC_DEPTH" 0 5 43, +C4<00000000000000000000000000010000>;
P_0x55b1e29ae4d0 .param/l "ACC_WIDTH" 0 5 40, +C4<00000000000000000000000000100000>;
P_0x55b1e29ae510 .param/l "A_T_WIDTH" 0 5 46, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e29ae550 .param/l "BLOCK_IN" 0 5 47, +C4<00000000000000000000000000010000>;
P_0x55b1e29ae590 .param/l "INP_DEPTH" 0 5 41, +C4<00000000000000000000000000010000>;
P_0x55b1e29ae5d0 .param/l "INP_WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
P_0x55b1e29ae610 .param/l "I_T_WIDTH" 0 5 44, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e29ae650 .param/l "WGT_DEPTH" 0 5 42, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e29ae690 .param/l "WGT_WIDTH" 0 5 39, +C4<00000000000000000000000000001000>;
P_0x55b1e29ae6d0 .param/l "W_T_WIDTH" 0 5 45, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e29bca60_0 .net "a_ele", 31 0, L_0x55b1e2679380;  1 drivers
v0x55b1e29bcb90_0 .net "i_row", 127 0, v0x55b1e29df9d0_0;  alias, 1 drivers
v0x55b1e29bcc50_0 .net "o_ele", 31 0, L_0x55b1e2a4c030;  1 drivers
v0x55b1e29bcd10_0 .net "sum", 511 0, L_0x55b1e2a4b940;  1 drivers
v0x55b1e29bcdf0_0 .net "w_row", 127 0, L_0x55b1e2a4c0d0;  1 drivers
L_0x55b1e2a45a30 .part v0x55b1e29df9d0_0, 0, 8;
L_0x55b1e2a45b20 .part L_0x55b1e2a4c0d0, 0, 8;
L_0x55b1e2a45fd0 .part v0x55b1e29df9d0_0, 8, 8;
L_0x55b1e2a460c0 .part L_0x55b1e2a4c0d0, 8, 8;
L_0x55b1e2a46200 .part L_0x55b1e2a4b940, 0, 32;
L_0x55b1e2a46660 .part v0x55b1e29df9d0_0, 16, 8;
L_0x55b1e2a46750 .part L_0x55b1e2a4c0d0, 16, 8;
L_0x55b1e2a46840 .part L_0x55b1e2a4b940, 32, 32;
L_0x55b1e2a46d40 .part v0x55b1e29df9d0_0, 24, 8;
L_0x55b1e2a46e30 .part L_0x55b1e2a4c0d0, 24, 8;
L_0x55b1e2a46f20 .part L_0x55b1e2a4b940, 64, 32;
L_0x55b1e2a472e0 .part v0x55b1e29df9d0_0, 32, 8;
L_0x55b1e2a473d0 .part L_0x55b1e2a4c0d0, 32, 8;
L_0x55b1e2a474c0 .part L_0x55b1e2a4b940, 96, 32;
L_0x55b1e2a47960 .part v0x55b1e29df9d0_0, 40, 8;
L_0x55b1e2a47a50 .part L_0x55b1e2a4c0d0, 40, 8;
L_0x55b1e2a47bd0 .part L_0x55b1e2a4b940, 128, 32;
L_0x55b1e2a48030 .part v0x55b1e29df9d0_0, 48, 8;
L_0x55b1e2a481c0 .part L_0x55b1e2a4c0d0, 48, 8;
L_0x55b1e2a482b0 .part L_0x55b1e2a4b940, 160, 32;
L_0x55b1e2a48720 .part v0x55b1e29df9d0_0, 56, 8;
L_0x55b1e2a48810 .part L_0x55b1e2a4c0d0, 56, 8;
L_0x55b1e2a48350 .part L_0x55b1e2a4b940, 192, 32;
L_0x55b1e2a48d80 .part v0x55b1e29df9d0_0, 64, 8;
L_0x55b1e2a48900 .part L_0x55b1e2a4c0d0, 64, 8;
L_0x55b1e2a48f90 .part L_0x55b1e2a4b940, 224, 32;
L_0x55b1e2a49430 .part v0x55b1e29df9d0_0, 72, 8;
L_0x55b1e2a49520 .part L_0x55b1e2a4c0d0, 72, 8;
L_0x55b1e2a49030 .part L_0x55b1e2a4b940, 256, 32;
L_0x55b1e2a49ac0 .part v0x55b1e29df9d0_0, 80, 8;
L_0x55b1e2a49610 .part L_0x55b1e2a4c0d0, 80, 8;
L_0x55b1e2a49cb0 .part L_0x55b1e2a4b940, 288, 32;
L_0x55b1e2a4a130 .part v0x55b1e29df9d0_0, 88, 8;
L_0x55b1e2a4a220 .part L_0x55b1e2a4c0d0, 88, 8;
L_0x55b1e2a4a430 .part L_0x55b1e2a4b940, 320, 32;
L_0x55b1e2a4a890 .part v0x55b1e29df9d0_0, 96, 8;
L_0x55b1e2a4a310 .part L_0x55b1e2a4c0d0, 96, 8;
L_0x55b1e2a4aab0 .part L_0x55b1e2a4b940, 352, 32;
L_0x55b1e2a4af60 .part v0x55b1e29df9d0_0, 104, 8;
L_0x55b1e2a4b050 .part L_0x55b1e2a4c0d0, 104, 8;
L_0x55b1e2a4ab50 .part L_0x55b1e2a4b940, 384, 32;
L_0x55b1e2a4b5b0 .part v0x55b1e29df9d0_0, 112, 8;
L_0x55b1e2a4b140 .part L_0x55b1e2a4c0d0, 112, 8;
L_0x55b1e2a4b800 .part L_0x55b1e2a4b940, 416, 32;
L_0x55b1e2a4bc40 .part v0x55b1e29df9d0_0, 120, 8;
L_0x55b1e2a4bd30 .part L_0x55b1e2a4c0d0, 120, 8;
L_0x55b1e2a4b8a0 .part L_0x55b1e2a4b940, 448, 32;
LS_0x55b1e2a4b940_0_0 .concat8 [ 32 32 32 32], L_0x55b1e2a45940, L_0x55b1e2a45e90, L_0x55b1e2a46520, L_0x55b1e2a46c00;
LS_0x55b1e2a4b940_0_4 .concat8 [ 32 32 32 32], L_0x55b1e2a471a0, L_0x55b1e2a47820, L_0x55b1e2a47ef0, L_0x55b1e2a485e0;
LS_0x55b1e2a4b940_0_8 .concat8 [ 32 32 32 32], L_0x55b1e2a48c40, L_0x55b1e2a492f0, L_0x55b1e2a49980, L_0x55b1e2a49ff0;
LS_0x55b1e2a4b940_0_12 .concat8 [ 32 32 32 32], L_0x55b1e2a4a750, L_0x55b1e2a4ae20, L_0x55b1e2a4b470, L_0x55b1e2a4bb00;
L_0x55b1e2a4b940 .concat8 [ 128 128 128 128], LS_0x55b1e2a4b940_0_0, LS_0x55b1e2a4b940_0_4, LS_0x55b1e2a4b940_0_8, LS_0x55b1e2a4b940_0_12;
L_0x55b1e2a4c030 .part L_0x55b1e2a4b940, 480, 32;
S_0x55b1e29aebf0 .scope generate, "U_MAC[0]" "U_MAC[0]" 5 58, 5 58 0, S_0x55b1e29ae290;
 .timescale 0 0;
P_0x55b1e29aef20 .param/l "i" 0 5 58, +C4<00>;
S_0x55b1e29af000 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29aebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29af1e0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29af220 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29af260 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29af4f0_0 .net/s "a", 31 0, L_0x55b1e2a3e3b0;  1 drivers
v0x55b1e29af5f0_0 .net "acc", 31 0, L_0x55b1e2679380;  alias, 1 drivers
v0x55b1e29af6d0_0 .net/s "b", 31 0, L_0x55b1e2a457b0;  1 drivers
v0x55b1e29af7c0_0 .net/s "c", 31 0, L_0x55b1e2679380;  alias, 1 drivers
v0x55b1e29af8b0_0 .net "inp", 7 0, L_0x55b1e2a45a30;  1 drivers
v0x55b1e29af9c0_0 .net/s "mul", 31 0, L_0x55b1e2a45850;  1 drivers
v0x55b1e29afaa0_0 .net "sum", 31 0, L_0x55b1e2a45940;  1 drivers
v0x55b1e29afb80_0 .net "wgt", 7 0, L_0x55b1e2a45b20;  1 drivers
L_0x55b1e2a3e3b0 .extend/s 32, L_0x55b1e2a45a30;
L_0x55b1e2a457b0 .extend/s 32, L_0x55b1e2a45b20;
L_0x55b1e2a45850 .arith/mult 32, L_0x55b1e2a3e3b0, L_0x55b1e2a457b0;
L_0x55b1e2a45940 .arith/sum 32, L_0x55b1e2a45850, L_0x55b1e2679380;
S_0x55b1e29afce0 .scope generate, "U_MAC[1]" "U_MAC[1]" 5 58, 5 58 0, S_0x55b1e29ae290;
 .timescale 0 0;
P_0x55b1e29aff00 .param/l "i" 0 5 58, +C4<01>;
S_0x55b1e29affc0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29afce0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29b01a0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29b01e0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29b0220 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29b0480_0 .net/s "a", 31 0, L_0x55b1e2a45c10;  1 drivers
v0x55b1e29b0580_0 .net "acc", 31 0, L_0x55b1e2a46200;  1 drivers
v0x55b1e29b0660_0 .net/s "b", 31 0, L_0x55b1e2a45cb0;  1 drivers
v0x55b1e29b0750_0 .net/s "c", 31 0, L_0x55b1e2a46200;  alias, 1 drivers
v0x55b1e29b0840_0 .net "inp", 7 0, L_0x55b1e2a45fd0;  1 drivers
v0x55b1e29b0950_0 .net/s "mul", 31 0, L_0x55b1e2a45d50;  1 drivers
v0x55b1e29b0a30_0 .net "sum", 31 0, L_0x55b1e2a45e90;  1 drivers
v0x55b1e29b0b10_0 .net "wgt", 7 0, L_0x55b1e2a460c0;  1 drivers
L_0x55b1e2a45c10 .extend/s 32, L_0x55b1e2a45fd0;
L_0x55b1e2a45cb0 .extend/s 32, L_0x55b1e2a460c0;
L_0x55b1e2a45d50 .arith/mult 32, L_0x55b1e2a45c10, L_0x55b1e2a45cb0;
L_0x55b1e2a45e90 .arith/sum 32, L_0x55b1e2a45d50, L_0x55b1e2a46200;
S_0x55b1e29b0c70 .scope generate, "U_MAC[2]" "U_MAC[2]" 5 58, 5 58 0, S_0x55b1e29ae290;
 .timescale 0 0;
P_0x55b1e29b0e70 .param/l "i" 0 5 58, +C4<010>;
S_0x55b1e29b0f30 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29b0c70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29b1110 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29b1150 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29b1190 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29b1420_0 .net/s "a", 31 0, L_0x55b1e2a462a0;  1 drivers
v0x55b1e29b1520_0 .net "acc", 31 0, L_0x55b1e2a46840;  1 drivers
v0x55b1e29b1600_0 .net/s "b", 31 0, L_0x55b1e2a46340;  1 drivers
v0x55b1e29b16f0_0 .net/s "c", 31 0, L_0x55b1e2a46840;  alias, 1 drivers
v0x55b1e29b17e0_0 .net "inp", 7 0, L_0x55b1e2a46660;  1 drivers
v0x55b1e29b18f0_0 .net/s "mul", 31 0, L_0x55b1e2a463e0;  1 drivers
v0x55b1e29b19d0_0 .net "sum", 31 0, L_0x55b1e2a46520;  1 drivers
v0x55b1e29b1ab0_0 .net "wgt", 7 0, L_0x55b1e2a46750;  1 drivers
L_0x55b1e2a462a0 .extend/s 32, L_0x55b1e2a46660;
L_0x55b1e2a46340 .extend/s 32, L_0x55b1e2a46750;
L_0x55b1e2a463e0 .arith/mult 32, L_0x55b1e2a462a0, L_0x55b1e2a46340;
L_0x55b1e2a46520 .arith/sum 32, L_0x55b1e2a463e0, L_0x55b1e2a46840;
S_0x55b1e29b1c10 .scope generate, "U_MAC[3]" "U_MAC[3]" 5 58, 5 58 0, S_0x55b1e29ae290;
 .timescale 0 0;
P_0x55b1e29b1e10 .param/l "i" 0 5 58, +C4<011>;
S_0x55b1e29b1ef0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29b1c10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29b20d0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29b2110 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29b2150 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29b23b0_0 .net/s "a", 31 0, L_0x55b1e2a46980;  1 drivers
v0x55b1e29b24b0_0 .net "acc", 31 0, L_0x55b1e2a46f20;  1 drivers
v0x55b1e29b2590_0 .net/s "b", 31 0, L_0x55b1e2a46a20;  1 drivers
v0x55b1e29b2680_0 .net/s "c", 31 0, L_0x55b1e2a46f20;  alias, 1 drivers
v0x55b1e29b2770_0 .net "inp", 7 0, L_0x55b1e2a46d40;  1 drivers
v0x55b1e29b2880_0 .net/s "mul", 31 0, L_0x55b1e2a46ac0;  1 drivers
v0x55b1e29b2960_0 .net "sum", 31 0, L_0x55b1e2a46c00;  1 drivers
v0x55b1e29b2a40_0 .net "wgt", 7 0, L_0x55b1e2a46e30;  1 drivers
L_0x55b1e2a46980 .extend/s 32, L_0x55b1e2a46d40;
L_0x55b1e2a46a20 .extend/s 32, L_0x55b1e2a46e30;
L_0x55b1e2a46ac0 .arith/mult 32, L_0x55b1e2a46980, L_0x55b1e2a46a20;
L_0x55b1e2a46c00 .arith/sum 32, L_0x55b1e2a46ac0, L_0x55b1e2a46f20;
S_0x55b1e29b2ba0 .scope generate, "U_MAC[4]" "U_MAC[4]" 5 58, 5 58 0, S_0x55b1e29ae290;
 .timescale 0 0;
P_0x55b1e29b2df0 .param/l "i" 0 5 58, +C4<0100>;
S_0x55b1e29b2ed0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29b2ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29b30b0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29b30f0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29b3130 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29b3360_0 .net/s "a", 31 0, L_0x55b1e2a46fc0;  1 drivers
v0x55b1e29b3460_0 .net "acc", 31 0, L_0x55b1e2a474c0;  1 drivers
v0x55b1e29b3540_0 .net/s "b", 31 0, L_0x55b1e2a47060;  1 drivers
v0x55b1e29b3630_0 .net/s "c", 31 0, L_0x55b1e2a474c0;  alias, 1 drivers
v0x55b1e29b3720_0 .net "inp", 7 0, L_0x55b1e2a472e0;  1 drivers
v0x55b1e29b3830_0 .net/s "mul", 31 0, L_0x55b1e2a47100;  1 drivers
v0x55b1e29b3910_0 .net "sum", 31 0, L_0x55b1e2a471a0;  1 drivers
v0x55b1e29b39f0_0 .net "wgt", 7 0, L_0x55b1e2a473d0;  1 drivers
L_0x55b1e2a46fc0 .extend/s 32, L_0x55b1e2a472e0;
L_0x55b1e2a47060 .extend/s 32, L_0x55b1e2a473d0;
L_0x55b1e2a47100 .arith/mult 32, L_0x55b1e2a46fc0, L_0x55b1e2a47060;
L_0x55b1e2a471a0 .arith/sum 32, L_0x55b1e2a47100, L_0x55b1e2a474c0;
S_0x55b1e29b3b50 .scope generate, "U_MAC[5]" "U_MAC[5]" 5 58, 5 58 0, S_0x55b1e29ae290;
 .timescale 0 0;
P_0x55b1e29b3d50 .param/l "i" 0 5 58, +C4<0101>;
S_0x55b1e29b3e30 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29b3b50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29b3fc0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29b4000 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29b4040 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29b4090_0 .net/s "a", 31 0, L_0x55b1e2a475f0;  1 drivers
v0x55b1e29b4130_0 .net "acc", 31 0, L_0x55b1e2a47bd0;  1 drivers
v0x55b1e29b41d0_0 .net/s "b", 31 0, L_0x55b1e2a47690;  1 drivers
v0x55b1e29b4270_0 .net/s "c", 31 0, L_0x55b1e2a47bd0;  alias, 1 drivers
v0x55b1e29b4310_0 .net "inp", 7 0, L_0x55b1e2a47960;  1 drivers
v0x55b1e29b43b0_0 .net/s "mul", 31 0, L_0x55b1e2a47730;  1 drivers
v0x55b1e29b4450_0 .net "sum", 31 0, L_0x55b1e2a47820;  1 drivers
v0x55b1e29b44f0_0 .net "wgt", 7 0, L_0x55b1e2a47a50;  1 drivers
L_0x55b1e2a475f0 .extend/s 32, L_0x55b1e2a47960;
L_0x55b1e2a47690 .extend/s 32, L_0x55b1e2a47a50;
L_0x55b1e2a47730 .arith/mult 32, L_0x55b1e2a475f0, L_0x55b1e2a47690;
L_0x55b1e2a47820 .arith/sum 32, L_0x55b1e2a47730, L_0x55b1e2a47bd0;
S_0x55b1e29b4590 .scope generate, "U_MAC[6]" "U_MAC[6]" 5 58, 5 58 0, S_0x55b1e29ae290;
 .timescale 0 0;
P_0x55b1e27985e0 .param/l "i" 0 5 58, +C4<0110>;
S_0x55b1e29b4720 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29b4590;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29b48b0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29b48f0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29b4930 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29b4980_0 .net/s "a", 31 0, L_0x55b1e2a47c70;  1 drivers
v0x55b1e29b4a20_0 .net "acc", 31 0, L_0x55b1e2a482b0;  1 drivers
v0x55b1e29b4ac0_0 .net/s "b", 31 0, L_0x55b1e2a47d10;  1 drivers
v0x55b1e29b4b60_0 .net/s "c", 31 0, L_0x55b1e2a482b0;  alias, 1 drivers
v0x55b1e29b4c00_0 .net "inp", 7 0, L_0x55b1e2a48030;  1 drivers
v0x55b1e29b4ca0_0 .net/s "mul", 31 0, L_0x55b1e2a47db0;  1 drivers
v0x55b1e29b4d40_0 .net "sum", 31 0, L_0x55b1e2a47ef0;  1 drivers
v0x55b1e29b4de0_0 .net "wgt", 7 0, L_0x55b1e2a481c0;  1 drivers
L_0x55b1e2a47c70 .extend/s 32, L_0x55b1e2a48030;
L_0x55b1e2a47d10 .extend/s 32, L_0x55b1e2a481c0;
L_0x55b1e2a47db0 .arith/mult 32, L_0x55b1e2a47c70, L_0x55b1e2a47d10;
L_0x55b1e2a47ef0 .arith/sum 32, L_0x55b1e2a47db0, L_0x55b1e2a482b0;
S_0x55b1e29b4e80 .scope generate, "U_MAC[7]" "U_MAC[7]" 5 58, 5 58 0, S_0x55b1e29ae290;
 .timescale 0 0;
P_0x55b1e285f9d0 .param/l "i" 0 5 58, +C4<0111>;
S_0x55b1e29b5010 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29b4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29b51a0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29b51e0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29b5220 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29b5270_0 .net/s "a", 31 0, L_0x55b1e2a48120;  1 drivers
v0x55b1e29b5310_0 .net "acc", 31 0, L_0x55b1e2a48350;  1 drivers
v0x55b1e29b53b0_0 .net/s "b", 31 0, L_0x55b1e2a48400;  1 drivers
v0x55b1e29b5450_0 .net/s "c", 31 0, L_0x55b1e2a48350;  alias, 1 drivers
v0x55b1e29b54f0_0 .net "inp", 7 0, L_0x55b1e2a48720;  1 drivers
v0x55b1e29b5590_0 .net/s "mul", 31 0, L_0x55b1e2a484a0;  1 drivers
v0x55b1e29b5630_0 .net "sum", 31 0, L_0x55b1e2a485e0;  1 drivers
v0x55b1e29b56d0_0 .net "wgt", 7 0, L_0x55b1e2a48810;  1 drivers
L_0x55b1e2a48120 .extend/s 32, L_0x55b1e2a48720;
L_0x55b1e2a48400 .extend/s 32, L_0x55b1e2a48810;
L_0x55b1e2a484a0 .arith/mult 32, L_0x55b1e2a48120, L_0x55b1e2a48400;
L_0x55b1e2a485e0 .arith/sum 32, L_0x55b1e2a484a0, L_0x55b1e2a48350;
S_0x55b1e29b5770 .scope generate, "U_MAC[8]" "U_MAC[8]" 5 58, 5 58 0, S_0x55b1e29ae290;
 .timescale 0 0;
P_0x55b1e29b2da0 .param/l "i" 0 5 58, +C4<01000>;
S_0x55b1e29b5900 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29b5770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29b5a90 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29b5ad0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29b5b10 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29b5bf0_0 .net/s "a", 31 0, L_0x55b1e2a489c0;  1 drivers
v0x55b1e29b5c90_0 .net "acc", 31 0, L_0x55b1e2a48f90;  1 drivers
v0x55b1e29b5d30_0 .net/s "b", 31 0, L_0x55b1e2a48a60;  1 drivers
v0x55b1e29b5dd0_0 .net/s "c", 31 0, L_0x55b1e2a48f90;  alias, 1 drivers
v0x55b1e29b5e70_0 .net "inp", 7 0, L_0x55b1e2a48d80;  1 drivers
v0x55b1e29b5f10_0 .net/s "mul", 31 0, L_0x55b1e2a48b00;  1 drivers
v0x55b1e29b5fb0_0 .net "sum", 31 0, L_0x55b1e2a48c40;  1 drivers
v0x55b1e29b6050_0 .net "wgt", 7 0, L_0x55b1e2a48900;  1 drivers
L_0x55b1e2a489c0 .extend/s 32, L_0x55b1e2a48d80;
L_0x55b1e2a48a60 .extend/s 32, L_0x55b1e2a48900;
L_0x55b1e2a48b00 .arith/mult 32, L_0x55b1e2a489c0, L_0x55b1e2a48a60;
L_0x55b1e2a48c40 .arith/sum 32, L_0x55b1e2a48b00, L_0x55b1e2a48f90;
S_0x55b1e29b60f0 .scope generate, "U_MAC[9]" "U_MAC[9]" 5 58, 5 58 0, S_0x55b1e29ae290;
 .timescale 0 0;
P_0x55b1e253f630 .param/l "i" 0 5 58, +C4<01001>;
S_0x55b1e29b6280 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29b60f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29b6410 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29b6450 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29b6490 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29b6550_0 .net/s "a", 31 0, L_0x55b1e2a48e70;  1 drivers
v0x55b1e29b6610_0 .net "acc", 31 0, L_0x55b1e2a49030;  1 drivers
v0x55b1e29b66f0_0 .net/s "b", 31 0, L_0x55b1e2a49110;  1 drivers
v0x55b1e29b67e0_0 .net/s "c", 31 0, L_0x55b1e2a49030;  alias, 1 drivers
v0x55b1e29b68d0_0 .net "inp", 7 0, L_0x55b1e2a49430;  1 drivers
v0x55b1e29b69e0_0 .net/s "mul", 31 0, L_0x55b1e2a491b0;  1 drivers
v0x55b1e29b6ac0_0 .net "sum", 31 0, L_0x55b1e2a492f0;  1 drivers
v0x55b1e29b6ba0_0 .net "wgt", 7 0, L_0x55b1e2a49520;  1 drivers
L_0x55b1e2a48e70 .extend/s 32, L_0x55b1e2a49430;
L_0x55b1e2a49110 .extend/s 32, L_0x55b1e2a49520;
L_0x55b1e2a491b0 .arith/mult 32, L_0x55b1e2a48e70, L_0x55b1e2a49110;
L_0x55b1e2a492f0 .arith/sum 32, L_0x55b1e2a491b0, L_0x55b1e2a49030;
S_0x55b1e29b6d00 .scope generate, "U_MAC[10]" "U_MAC[10]" 5 58, 5 58 0, S_0x55b1e29ae290;
 .timescale 0 0;
P_0x55b1e29b6f00 .param/l "i" 0 5 58, +C4<01010>;
S_0x55b1e29b6fe0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29b6d00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29b71c0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29b7200 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29b7240 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29b74a0_0 .net/s "a", 31 0, L_0x55b1e2a49700;  1 drivers
v0x55b1e29b75a0_0 .net "acc", 31 0, L_0x55b1e2a49cb0;  1 drivers
v0x55b1e29b7680_0 .net/s "b", 31 0, L_0x55b1e2a497a0;  1 drivers
v0x55b1e29b7770_0 .net/s "c", 31 0, L_0x55b1e2a49cb0;  alias, 1 drivers
v0x55b1e29b7860_0 .net "inp", 7 0, L_0x55b1e2a49ac0;  1 drivers
v0x55b1e29b7970_0 .net/s "mul", 31 0, L_0x55b1e2a49840;  1 drivers
v0x55b1e29b7a50_0 .net "sum", 31 0, L_0x55b1e2a49980;  1 drivers
v0x55b1e29b7b30_0 .net "wgt", 7 0, L_0x55b1e2a49610;  1 drivers
L_0x55b1e2a49700 .extend/s 32, L_0x55b1e2a49ac0;
L_0x55b1e2a497a0 .extend/s 32, L_0x55b1e2a49610;
L_0x55b1e2a49840 .arith/mult 32, L_0x55b1e2a49700, L_0x55b1e2a497a0;
L_0x55b1e2a49980 .arith/sum 32, L_0x55b1e2a49840, L_0x55b1e2a49cb0;
S_0x55b1e29b7c90 .scope generate, "U_MAC[11]" "U_MAC[11]" 5 58, 5 58 0, S_0x55b1e29ae290;
 .timescale 0 0;
P_0x55b1e29b7e90 .param/l "i" 0 5 58, +C4<01011>;
S_0x55b1e29b7f70 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29b7c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29b8150 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29b8190 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29b81d0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29b8430_0 .net/s "a", 31 0, L_0x55b1e2a49bb0;  1 drivers
v0x55b1e29b8530_0 .net "acc", 31 0, L_0x55b1e2a4a430;  1 drivers
v0x55b1e29b8610_0 .net/s "b", 31 0, L_0x55b1e2a49e60;  1 drivers
v0x55b1e29b8700_0 .net/s "c", 31 0, L_0x55b1e2a4a430;  alias, 1 drivers
v0x55b1e29b87f0_0 .net "inp", 7 0, L_0x55b1e2a4a130;  1 drivers
v0x55b1e29b8900_0 .net/s "mul", 31 0, L_0x55b1e2a49f00;  1 drivers
v0x55b1e29b89e0_0 .net "sum", 31 0, L_0x55b1e2a49ff0;  1 drivers
v0x55b1e29b8ac0_0 .net "wgt", 7 0, L_0x55b1e2a4a220;  1 drivers
L_0x55b1e2a49bb0 .extend/s 32, L_0x55b1e2a4a130;
L_0x55b1e2a49e60 .extend/s 32, L_0x55b1e2a4a220;
L_0x55b1e2a49f00 .arith/mult 32, L_0x55b1e2a49bb0, L_0x55b1e2a49e60;
L_0x55b1e2a49ff0 .arith/sum 32, L_0x55b1e2a49f00, L_0x55b1e2a4a430;
S_0x55b1e29b8c20 .scope generate, "U_MAC[12]" "U_MAC[12]" 5 58, 5 58 0, S_0x55b1e29ae290;
 .timescale 0 0;
P_0x55b1e29b8e20 .param/l "i" 0 5 58, +C4<01100>;
S_0x55b1e29b8f00 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29b8c20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29b90e0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29b9120 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29b9160 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29b93c0_0 .net/s "a", 31 0, L_0x55b1e2a4a4d0;  1 drivers
v0x55b1e29b94c0_0 .net "acc", 31 0, L_0x55b1e2a4aab0;  1 drivers
v0x55b1e29b95a0_0 .net/s "b", 31 0, L_0x55b1e2a4a570;  1 drivers
v0x55b1e29b9690_0 .net/s "c", 31 0, L_0x55b1e2a4aab0;  alias, 1 drivers
v0x55b1e29b9780_0 .net "inp", 7 0, L_0x55b1e2a4a890;  1 drivers
v0x55b1e29b9890_0 .net/s "mul", 31 0, L_0x55b1e2a4a610;  1 drivers
v0x55b1e29b9970_0 .net "sum", 31 0, L_0x55b1e2a4a750;  1 drivers
v0x55b1e29b9a50_0 .net "wgt", 7 0, L_0x55b1e2a4a310;  1 drivers
L_0x55b1e2a4a4d0 .extend/s 32, L_0x55b1e2a4a890;
L_0x55b1e2a4a570 .extend/s 32, L_0x55b1e2a4a310;
L_0x55b1e2a4a610 .arith/mult 32, L_0x55b1e2a4a4d0, L_0x55b1e2a4a570;
L_0x55b1e2a4a750 .arith/sum 32, L_0x55b1e2a4a610, L_0x55b1e2a4aab0;
S_0x55b1e29b9bb0 .scope generate, "U_MAC[13]" "U_MAC[13]" 5 58, 5 58 0, S_0x55b1e29ae290;
 .timescale 0 0;
P_0x55b1e29b9db0 .param/l "i" 0 5 58, +C4<01101>;
S_0x55b1e29b9e90 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29b9bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29ba070 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29ba0b0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29ba0f0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29ba350_0 .net/s "a", 31 0, L_0x55b1e2a4a980;  1 drivers
v0x55b1e29ba450_0 .net "acc", 31 0, L_0x55b1e2a4ab50;  1 drivers
v0x55b1e29ba530_0 .net/s "b", 31 0, L_0x55b1e2a4ac90;  1 drivers
v0x55b1e29ba620_0 .net/s "c", 31 0, L_0x55b1e2a4ab50;  alias, 1 drivers
v0x55b1e29ba710_0 .net "inp", 7 0, L_0x55b1e2a4af60;  1 drivers
v0x55b1e29ba820_0 .net/s "mul", 31 0, L_0x55b1e2a4ad30;  1 drivers
v0x55b1e29ba900_0 .net "sum", 31 0, L_0x55b1e2a4ae20;  1 drivers
v0x55b1e29ba9e0_0 .net "wgt", 7 0, L_0x55b1e2a4b050;  1 drivers
L_0x55b1e2a4a980 .extend/s 32, L_0x55b1e2a4af60;
L_0x55b1e2a4ac90 .extend/s 32, L_0x55b1e2a4b050;
L_0x55b1e2a4ad30 .arith/mult 32, L_0x55b1e2a4a980, L_0x55b1e2a4ac90;
L_0x55b1e2a4ae20 .arith/sum 32, L_0x55b1e2a4ad30, L_0x55b1e2a4ab50;
S_0x55b1e29bab40 .scope generate, "U_MAC[14]" "U_MAC[14]" 5 58, 5 58 0, S_0x55b1e29ae290;
 .timescale 0 0;
P_0x55b1e29bad40 .param/l "i" 0 5 58, +C4<01110>;
S_0x55b1e29bae20 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29bab40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29bb000 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29bb040 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29bb080 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29bb2e0_0 .net/s "a", 31 0, L_0x55b1e2a4abf0;  1 drivers
v0x55b1e29bb3e0_0 .net "acc", 31 0, L_0x55b1e2a4b800;  1 drivers
v0x55b1e29bb4c0_0 .net/s "b", 31 0, L_0x55b1e2a4b290;  1 drivers
v0x55b1e29bb5b0_0 .net/s "c", 31 0, L_0x55b1e2a4b800;  alias, 1 drivers
v0x55b1e29bb6a0_0 .net "inp", 7 0, L_0x55b1e2a4b5b0;  1 drivers
v0x55b1e29bb7b0_0 .net/s "mul", 31 0, L_0x55b1e2a4b330;  1 drivers
v0x55b1e29bb890_0 .net "sum", 31 0, L_0x55b1e2a4b470;  1 drivers
v0x55b1e29bb970_0 .net "wgt", 7 0, L_0x55b1e2a4b140;  1 drivers
L_0x55b1e2a4abf0 .extend/s 32, L_0x55b1e2a4b5b0;
L_0x55b1e2a4b290 .extend/s 32, L_0x55b1e2a4b140;
L_0x55b1e2a4b330 .arith/mult 32, L_0x55b1e2a4abf0, L_0x55b1e2a4b290;
L_0x55b1e2a4b470 .arith/sum 32, L_0x55b1e2a4b330, L_0x55b1e2a4b800;
S_0x55b1e29bbad0 .scope generate, "U_MAC[15]" "U_MAC[15]" 5 58, 5 58 0, S_0x55b1e29ae290;
 .timescale 0 0;
P_0x55b1e29bbcd0 .param/l "i" 0 5 58, +C4<01111>;
S_0x55b1e29bbdb0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29bbad0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29bbf90 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29bbfd0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29bc010 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29bc270_0 .net/s "a", 31 0, L_0x55b1e2a4b6a0;  1 drivers
v0x55b1e29bc370_0 .net "acc", 31 0, L_0x55b1e2a4b8a0;  1 drivers
v0x55b1e29bc450_0 .net/s "b", 31 0, L_0x55b1e2a4b740;  1 drivers
v0x55b1e29bc540_0 .net/s "c", 31 0, L_0x55b1e2a4b8a0;  alias, 1 drivers
v0x55b1e29bc630_0 .net "inp", 7 0, L_0x55b1e2a4bc40;  1 drivers
v0x55b1e29bc740_0 .net/s "mul", 31 0, L_0x55b1e2a4ba10;  1 drivers
v0x55b1e29bc820_0 .net "sum", 31 0, L_0x55b1e2a4bb00;  1 drivers
v0x55b1e29bc900_0 .net "wgt", 7 0, L_0x55b1e2a4bd30;  1 drivers
L_0x55b1e2a4b6a0 .extend/s 32, L_0x55b1e2a4bc40;
L_0x55b1e2a4b740 .extend/s 32, L_0x55b1e2a4bd30;
L_0x55b1e2a4ba10 .arith/mult 32, L_0x55b1e2a4b6a0, L_0x55b1e2a4b740;
L_0x55b1e2a4bb00 .arith/sum 32, L_0x55b1e2a4ba10, L_0x55b1e2a4b8a0;
S_0x55b1e29bcfa0 .scope generate, "U_Systolic_Array[14]" "U_Systolic_Array[14]" 4 20, 4 20 0, S_0x55b1e2679db0;
 .timescale 0 0;
P_0x55b1e29bd1a0 .param/l "i" 0 4 20, +C4<01110>;
S_0x55b1e29bd280 .scope generate, "ROW_DSP" "ROW_DSP" 4 21, 4 21 0, S_0x55b1e29bcfa0;
 .timescale 0 0;
S_0x55b1e29bd460 .scope module, "DSP" "systolic_row_dsp" 4 49, 5 37 0, S_0x55b1e29bd280;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "i_row";
    .port_info 1 /INPUT 128 "w_row";
    .port_info 2 /INPUT 32 "a_ele";
    .port_info 3 /OUTPUT 32 "o_ele";
P_0x55b1e29bd660 .param/l "ACC_DEPTH" 0 5 43, +C4<00000000000000000000000000010000>;
P_0x55b1e29bd6a0 .param/l "ACC_WIDTH" 0 5 40, +C4<00000000000000000000000000100000>;
P_0x55b1e29bd6e0 .param/l "A_T_WIDTH" 0 5 46, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e29bd720 .param/l "BLOCK_IN" 0 5 47, +C4<00000000000000000000000000010000>;
P_0x55b1e29bd760 .param/l "INP_DEPTH" 0 5 41, +C4<00000000000000000000000000010000>;
P_0x55b1e29bd7a0 .param/l "INP_WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
P_0x55b1e29bd7e0 .param/l "I_T_WIDTH" 0 5 44, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e29bd820 .param/l "WGT_DEPTH" 0 5 42, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e29bd860 .param/l "WGT_WIDTH" 0 5 39, +C4<00000000000000000000000000001000>;
P_0x55b1e29bd8a0 .param/l "W_T_WIDTH" 0 5 45, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e29cd890_0 .net "a_ele", 31 0, L_0x55b1e2a54cf0;  1 drivers
v0x55b1e29cd9c0_0 .net "i_row", 127 0, v0x55b1e29df9d0_0;  alias, 1 drivers
v0x55b1e29cda80_0 .net "o_ele", 31 0, L_0x55b1e2a18770;  1 drivers
v0x55b1e29cdb40_0 .net "sum", 511 0, L_0x55b1e2a18240;  1 drivers
v0x55b1e29cdc20_0 .net "w_row", 127 0, L_0x55b1e2a18810;  1 drivers
L_0x55b1e2a4ce90 .part v0x55b1e29df9d0_0, 0, 8;
L_0x55b1e2a4cf80 .part L_0x55b1e2a18810, 0, 8;
L_0x55b1e2a4d430 .part v0x55b1e29df9d0_0, 8, 8;
L_0x55b1e2a4d520 .part L_0x55b1e2a18810, 8, 8;
L_0x55b1e2a4d660 .part L_0x55b1e2a18240, 0, 32;
L_0x55b1e2a4dac0 .part v0x55b1e29df9d0_0, 16, 8;
L_0x55b1e2a4dbb0 .part L_0x55b1e2a18810, 16, 8;
L_0x55b1e2a4dca0 .part L_0x55b1e2a18240, 32, 32;
L_0x55b1e2a4e1a0 .part v0x55b1e29df9d0_0, 24, 8;
L_0x55b1e2a4e290 .part L_0x55b1e2a18810, 24, 8;
L_0x55b1e2a4e380 .part L_0x55b1e2a18240, 64, 32;
L_0x55b1e2a4e740 .part v0x55b1e29df9d0_0, 32, 8;
L_0x55b1e2a4e830 .part L_0x55b1e2a18810, 32, 8;
L_0x55b1e2a4e920 .part L_0x55b1e2a18240, 96, 32;
L_0x55b1e2a4edc0 .part v0x55b1e29df9d0_0, 40, 8;
L_0x55b1e2a4eeb0 .part L_0x55b1e2a18810, 40, 8;
L_0x55b1e2a4f030 .part L_0x55b1e2a18240, 128, 32;
L_0x55b1e2a4f490 .part v0x55b1e29df9d0_0, 48, 8;
L_0x55b1e2a4f620 .part L_0x55b1e2a18810, 48, 8;
L_0x55b1e2a4f710 .part L_0x55b1e2a18240, 160, 32;
L_0x55b1e2a4fb80 .part v0x55b1e29df9d0_0, 56, 8;
L_0x55b1e2a4fc70 .part L_0x55b1e2a18810, 56, 8;
L_0x55b1e2a4f7b0 .part L_0x55b1e2a18240, 192, 32;
L_0x55b1e2a501e0 .part v0x55b1e29df9d0_0, 64, 8;
L_0x55b1e2a4fd60 .part L_0x55b1e2a18810, 64, 8;
L_0x55b1e2a503f0 .part L_0x55b1e2a18240, 224, 32;
L_0x55b1e2a50890 .part v0x55b1e29df9d0_0, 72, 8;
L_0x55b1e2a50980 .part L_0x55b1e2a18810, 72, 8;
L_0x55b1e2a50490 .part L_0x55b1e2a18240, 256, 32;
L_0x55b1e2a50f20 .part v0x55b1e29df9d0_0, 80, 8;
L_0x55b1e2a50a70 .part L_0x55b1e2a18810, 80, 8;
L_0x55b1e2a51110 .part L_0x55b1e2a18240, 288, 32;
L_0x55b1e2a51590 .part v0x55b1e29df9d0_0, 88, 8;
L_0x55b1e2a51680 .part L_0x55b1e2a18810, 88, 8;
L_0x55b1e2a51890 .part L_0x55b1e2a18240, 320, 32;
L_0x55b1e2a51cf0 .part v0x55b1e29df9d0_0, 96, 8;
L_0x55b1e2a51770 .part L_0x55b1e2a18810, 96, 8;
L_0x55b1e2a51f10 .part L_0x55b1e2a18240, 352, 32;
L_0x55b1e2a523c0 .part v0x55b1e29df9d0_0, 104, 8;
L_0x55b1e2a17950 .part L_0x55b1e2a18810, 104, 8;
L_0x55b1e2a51fb0 .part L_0x55b1e2a18240, 384, 32;
L_0x55b1e2a17eb0 .part v0x55b1e29df9d0_0, 112, 8;
L_0x55b1e2a17a40 .part L_0x55b1e2a18810, 112, 8;
L_0x55b1e2a18100 .part L_0x55b1e2a18240, 416, 32;
L_0x55b1e2a18590 .part v0x55b1e29df9d0_0, 120, 8;
L_0x55b1e2a18680 .part L_0x55b1e2a18810, 120, 8;
L_0x55b1e2a181a0 .part L_0x55b1e2a18240, 448, 32;
LS_0x55b1e2a18240_0_0 .concat8 [ 32 32 32 32], L_0x55b1e2a4cda0, L_0x55b1e2a4d2f0, L_0x55b1e2a4d980, L_0x55b1e2a4e060;
LS_0x55b1e2a18240_0_4 .concat8 [ 32 32 32 32], L_0x55b1e2a4e600, L_0x55b1e2a4ec80, L_0x55b1e2a4f350, L_0x55b1e2a4fa40;
LS_0x55b1e2a18240_0_8 .concat8 [ 32 32 32 32], L_0x55b1e2a500a0, L_0x55b1e2a50750, L_0x55b1e2a50de0, L_0x55b1e2a51450;
LS_0x55b1e2a18240_0_12 .concat8 [ 32 32 32 32], L_0x55b1e2a51bb0, L_0x55b1e2a52280, L_0x55b1e2a17d70, L_0x55b1e2a18450;
L_0x55b1e2a18240 .concat8 [ 128 128 128 128], LS_0x55b1e2a18240_0_0, LS_0x55b1e2a18240_0_4, LS_0x55b1e2a18240_0_8, LS_0x55b1e2a18240_0_12;
L_0x55b1e2a18770 .part L_0x55b1e2a18240, 480, 32;
S_0x55b1e29bddc0 .scope generate, "U_MAC[0]" "U_MAC[0]" 5 58, 5 58 0, S_0x55b1e29bd460;
 .timescale 0 0;
P_0x55b1e29be0f0 .param/l "i" 0 5 58, +C4<00>;
S_0x55b1e29be1d0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29bddc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29be3b0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29be3f0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29be430 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29be6c0_0 .net/s "a", 31 0, L_0x55b1e2a456d0;  1 drivers
v0x55b1e29be7c0_0 .net "acc", 31 0, L_0x55b1e2a54cf0;  alias, 1 drivers
v0x55b1e29be8a0_0 .net/s "b", 31 0, L_0x55b1e2a4cc60;  1 drivers
v0x55b1e29be990_0 .net/s "c", 31 0, L_0x55b1e2a54cf0;  alias, 1 drivers
v0x55b1e29bea80_0 .net "inp", 7 0, L_0x55b1e2a4ce90;  1 drivers
v0x55b1e29beb90_0 .net/s "mul", 31 0, L_0x55b1e2a4cd00;  1 drivers
v0x55b1e29bec70_0 .net "sum", 31 0, L_0x55b1e2a4cda0;  1 drivers
v0x55b1e29bed50_0 .net "wgt", 7 0, L_0x55b1e2a4cf80;  1 drivers
L_0x55b1e2a456d0 .extend/s 32, L_0x55b1e2a4ce90;
L_0x55b1e2a4cc60 .extend/s 32, L_0x55b1e2a4cf80;
L_0x55b1e2a4cd00 .arith/mult 32, L_0x55b1e2a456d0, L_0x55b1e2a4cc60;
L_0x55b1e2a4cda0 .arith/sum 32, L_0x55b1e2a4cd00, L_0x55b1e2a54cf0;
S_0x55b1e29beeb0 .scope generate, "U_MAC[1]" "U_MAC[1]" 5 58, 5 58 0, S_0x55b1e29bd460;
 .timescale 0 0;
P_0x55b1e29bf0d0 .param/l "i" 0 5 58, +C4<01>;
S_0x55b1e29bf190 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29beeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29bf370 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29bf3b0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29bf3f0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29bf650_0 .net/s "a", 31 0, L_0x55b1e2a4d070;  1 drivers
v0x55b1e29bf750_0 .net "acc", 31 0, L_0x55b1e2a4d660;  1 drivers
v0x55b1e29bf830_0 .net/s "b", 31 0, L_0x55b1e2a4d110;  1 drivers
v0x55b1e29bf920_0 .net/s "c", 31 0, L_0x55b1e2a4d660;  alias, 1 drivers
v0x55b1e29bfa10_0 .net "inp", 7 0, L_0x55b1e2a4d430;  1 drivers
v0x55b1e29bfb20_0 .net/s "mul", 31 0, L_0x55b1e2a4d1b0;  1 drivers
v0x55b1e29bfc00_0 .net "sum", 31 0, L_0x55b1e2a4d2f0;  1 drivers
v0x55b1e29bfce0_0 .net "wgt", 7 0, L_0x55b1e2a4d520;  1 drivers
L_0x55b1e2a4d070 .extend/s 32, L_0x55b1e2a4d430;
L_0x55b1e2a4d110 .extend/s 32, L_0x55b1e2a4d520;
L_0x55b1e2a4d1b0 .arith/mult 32, L_0x55b1e2a4d070, L_0x55b1e2a4d110;
L_0x55b1e2a4d2f0 .arith/sum 32, L_0x55b1e2a4d1b0, L_0x55b1e2a4d660;
S_0x55b1e29bfe40 .scope generate, "U_MAC[2]" "U_MAC[2]" 5 58, 5 58 0, S_0x55b1e29bd460;
 .timescale 0 0;
P_0x55b1e29c0040 .param/l "i" 0 5 58, +C4<010>;
S_0x55b1e29c0100 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29bfe40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29c02e0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29c0320 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29c0360 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29c05f0_0 .net/s "a", 31 0, L_0x55b1e2a4d700;  1 drivers
v0x55b1e29c06f0_0 .net "acc", 31 0, L_0x55b1e2a4dca0;  1 drivers
v0x55b1e29c07d0_0 .net/s "b", 31 0, L_0x55b1e2a4d7a0;  1 drivers
v0x55b1e29c08c0_0 .net/s "c", 31 0, L_0x55b1e2a4dca0;  alias, 1 drivers
v0x55b1e29c09b0_0 .net "inp", 7 0, L_0x55b1e2a4dac0;  1 drivers
v0x55b1e29c0ac0_0 .net/s "mul", 31 0, L_0x55b1e2a4d840;  1 drivers
v0x55b1e29c0ba0_0 .net "sum", 31 0, L_0x55b1e2a4d980;  1 drivers
v0x55b1e29c0c80_0 .net "wgt", 7 0, L_0x55b1e2a4dbb0;  1 drivers
L_0x55b1e2a4d700 .extend/s 32, L_0x55b1e2a4dac0;
L_0x55b1e2a4d7a0 .extend/s 32, L_0x55b1e2a4dbb0;
L_0x55b1e2a4d840 .arith/mult 32, L_0x55b1e2a4d700, L_0x55b1e2a4d7a0;
L_0x55b1e2a4d980 .arith/sum 32, L_0x55b1e2a4d840, L_0x55b1e2a4dca0;
S_0x55b1e29c0de0 .scope generate, "U_MAC[3]" "U_MAC[3]" 5 58, 5 58 0, S_0x55b1e29bd460;
 .timescale 0 0;
P_0x55b1e29c0fe0 .param/l "i" 0 5 58, +C4<011>;
S_0x55b1e29c10c0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29c0de0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29c12a0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29c12e0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29c1320 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29c1580_0 .net/s "a", 31 0, L_0x55b1e2a4dde0;  1 drivers
v0x55b1e29c1680_0 .net "acc", 31 0, L_0x55b1e2a4e380;  1 drivers
v0x55b1e29c1760_0 .net/s "b", 31 0, L_0x55b1e2a4de80;  1 drivers
v0x55b1e29c1850_0 .net/s "c", 31 0, L_0x55b1e2a4e380;  alias, 1 drivers
v0x55b1e29c1940_0 .net "inp", 7 0, L_0x55b1e2a4e1a0;  1 drivers
v0x55b1e29c1a50_0 .net/s "mul", 31 0, L_0x55b1e2a4df20;  1 drivers
v0x55b1e29c1b30_0 .net "sum", 31 0, L_0x55b1e2a4e060;  1 drivers
v0x55b1e29c1c10_0 .net "wgt", 7 0, L_0x55b1e2a4e290;  1 drivers
L_0x55b1e2a4dde0 .extend/s 32, L_0x55b1e2a4e1a0;
L_0x55b1e2a4de80 .extend/s 32, L_0x55b1e2a4e290;
L_0x55b1e2a4df20 .arith/mult 32, L_0x55b1e2a4dde0, L_0x55b1e2a4de80;
L_0x55b1e2a4e060 .arith/sum 32, L_0x55b1e2a4df20, L_0x55b1e2a4e380;
S_0x55b1e29c1d70 .scope generate, "U_MAC[4]" "U_MAC[4]" 5 58, 5 58 0, S_0x55b1e29bd460;
 .timescale 0 0;
P_0x55b1e29c1fc0 .param/l "i" 0 5 58, +C4<0100>;
S_0x55b1e29c20a0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29c1d70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29c2280 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29c22c0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29c2300 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29c2530_0 .net/s "a", 31 0, L_0x55b1e2a4e420;  1 drivers
v0x55b1e29c2630_0 .net "acc", 31 0, L_0x55b1e2a4e920;  1 drivers
v0x55b1e29c2710_0 .net/s "b", 31 0, L_0x55b1e2a4e4c0;  1 drivers
v0x55b1e29c2800_0 .net/s "c", 31 0, L_0x55b1e2a4e920;  alias, 1 drivers
v0x55b1e29c28f0_0 .net "inp", 7 0, L_0x55b1e2a4e740;  1 drivers
v0x55b1e29c2a00_0 .net/s "mul", 31 0, L_0x55b1e2a4e560;  1 drivers
v0x55b1e29c2ae0_0 .net "sum", 31 0, L_0x55b1e2a4e600;  1 drivers
v0x55b1e29c2bc0_0 .net "wgt", 7 0, L_0x55b1e2a4e830;  1 drivers
L_0x55b1e2a4e420 .extend/s 32, L_0x55b1e2a4e740;
L_0x55b1e2a4e4c0 .extend/s 32, L_0x55b1e2a4e830;
L_0x55b1e2a4e560 .arith/mult 32, L_0x55b1e2a4e420, L_0x55b1e2a4e4c0;
L_0x55b1e2a4e600 .arith/sum 32, L_0x55b1e2a4e560, L_0x55b1e2a4e920;
S_0x55b1e29c2d20 .scope generate, "U_MAC[5]" "U_MAC[5]" 5 58, 5 58 0, S_0x55b1e29bd460;
 .timescale 0 0;
P_0x55b1e29c2f20 .param/l "i" 0 5 58, +C4<0101>;
S_0x55b1e29c3000 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29c2d20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29c31e0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29c3220 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29c3260 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29c34c0_0 .net/s "a", 31 0, L_0x55b1e2a4ea50;  1 drivers
v0x55b1e29c35c0_0 .net "acc", 31 0, L_0x55b1e2a4f030;  1 drivers
v0x55b1e29c36a0_0 .net/s "b", 31 0, L_0x55b1e2a4eaf0;  1 drivers
v0x55b1e29c3790_0 .net/s "c", 31 0, L_0x55b1e2a4f030;  alias, 1 drivers
v0x55b1e29c3880_0 .net "inp", 7 0, L_0x55b1e2a4edc0;  1 drivers
v0x55b1e29c3990_0 .net/s "mul", 31 0, L_0x55b1e2a4eb90;  1 drivers
v0x55b1e29c3a70_0 .net "sum", 31 0, L_0x55b1e2a4ec80;  1 drivers
v0x55b1e29c3b50_0 .net "wgt", 7 0, L_0x55b1e2a4eeb0;  1 drivers
L_0x55b1e2a4ea50 .extend/s 32, L_0x55b1e2a4edc0;
L_0x55b1e2a4eaf0 .extend/s 32, L_0x55b1e2a4eeb0;
L_0x55b1e2a4eb90 .arith/mult 32, L_0x55b1e2a4ea50, L_0x55b1e2a4eaf0;
L_0x55b1e2a4ec80 .arith/sum 32, L_0x55b1e2a4eb90, L_0x55b1e2a4f030;
S_0x55b1e29c3cb0 .scope generate, "U_MAC[6]" "U_MAC[6]" 5 58, 5 58 0, S_0x55b1e29bd460;
 .timescale 0 0;
P_0x55b1e29c3eb0 .param/l "i" 0 5 58, +C4<0110>;
S_0x55b1e29c3f90 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29c3cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29c4170 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29c41b0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29c41f0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29c4450_0 .net/s "a", 31 0, L_0x55b1e2a4f0d0;  1 drivers
v0x55b1e29c4550_0 .net "acc", 31 0, L_0x55b1e2a4f710;  1 drivers
v0x55b1e29c4630_0 .net/s "b", 31 0, L_0x55b1e2a4f170;  1 drivers
v0x55b1e29c4720_0 .net/s "c", 31 0, L_0x55b1e2a4f710;  alias, 1 drivers
v0x55b1e29c4810_0 .net "inp", 7 0, L_0x55b1e2a4f490;  1 drivers
v0x55b1e29c4920_0 .net/s "mul", 31 0, L_0x55b1e2a4f210;  1 drivers
v0x55b1e29c4a00_0 .net "sum", 31 0, L_0x55b1e2a4f350;  1 drivers
v0x55b1e29c4ae0_0 .net "wgt", 7 0, L_0x55b1e2a4f620;  1 drivers
L_0x55b1e2a4f0d0 .extend/s 32, L_0x55b1e2a4f490;
L_0x55b1e2a4f170 .extend/s 32, L_0x55b1e2a4f620;
L_0x55b1e2a4f210 .arith/mult 32, L_0x55b1e2a4f0d0, L_0x55b1e2a4f170;
L_0x55b1e2a4f350 .arith/sum 32, L_0x55b1e2a4f210, L_0x55b1e2a4f710;
S_0x55b1e29c4c40 .scope generate, "U_MAC[7]" "U_MAC[7]" 5 58, 5 58 0, S_0x55b1e29bd460;
 .timescale 0 0;
P_0x55b1e29c4e40 .param/l "i" 0 5 58, +C4<0111>;
S_0x55b1e29c4f20 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29c4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29c5100 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29c5140 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29c5180 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29c53e0_0 .net/s "a", 31 0, L_0x55b1e2a4f580;  1 drivers
v0x55b1e29c54e0_0 .net "acc", 31 0, L_0x55b1e2a4f7b0;  1 drivers
v0x55b1e29c55c0_0 .net/s "b", 31 0, L_0x55b1e2a4f860;  1 drivers
v0x55b1e29c56b0_0 .net/s "c", 31 0, L_0x55b1e2a4f7b0;  alias, 1 drivers
v0x55b1e29c57a0_0 .net "inp", 7 0, L_0x55b1e2a4fb80;  1 drivers
v0x55b1e29c58b0_0 .net/s "mul", 31 0, L_0x55b1e2a4f900;  1 drivers
v0x55b1e29c5990_0 .net "sum", 31 0, L_0x55b1e2a4fa40;  1 drivers
v0x55b1e29c5a70_0 .net "wgt", 7 0, L_0x55b1e2a4fc70;  1 drivers
L_0x55b1e2a4f580 .extend/s 32, L_0x55b1e2a4fb80;
L_0x55b1e2a4f860 .extend/s 32, L_0x55b1e2a4fc70;
L_0x55b1e2a4f900 .arith/mult 32, L_0x55b1e2a4f580, L_0x55b1e2a4f860;
L_0x55b1e2a4fa40 .arith/sum 32, L_0x55b1e2a4f900, L_0x55b1e2a4f7b0;
S_0x55b1e29c5bd0 .scope generate, "U_MAC[8]" "U_MAC[8]" 5 58, 5 58 0, S_0x55b1e29bd460;
 .timescale 0 0;
P_0x55b1e29c1f70 .param/l "i" 0 5 58, +C4<01000>;
S_0x55b1e29c5e60 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29c5bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29c6040 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29c6080 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29c60c0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29c63b0_0 .net/s "a", 31 0, L_0x55b1e2a4fe20;  1 drivers
v0x55b1e29c64b0_0 .net "acc", 31 0, L_0x55b1e2a503f0;  1 drivers
v0x55b1e29c6590_0 .net/s "b", 31 0, L_0x55b1e2a4fec0;  1 drivers
v0x55b1e29c6680_0 .net/s "c", 31 0, L_0x55b1e2a503f0;  alias, 1 drivers
v0x55b1e29c6770_0 .net "inp", 7 0, L_0x55b1e2a501e0;  1 drivers
v0x55b1e29c6880_0 .net/s "mul", 31 0, L_0x55b1e2a4ff60;  1 drivers
v0x55b1e29c6960_0 .net "sum", 31 0, L_0x55b1e2a500a0;  1 drivers
v0x55b1e29c6a40_0 .net "wgt", 7 0, L_0x55b1e2a4fd60;  1 drivers
L_0x55b1e2a4fe20 .extend/s 32, L_0x55b1e2a501e0;
L_0x55b1e2a4fec0 .extend/s 32, L_0x55b1e2a4fd60;
L_0x55b1e2a4ff60 .arith/mult 32, L_0x55b1e2a4fe20, L_0x55b1e2a4fec0;
L_0x55b1e2a500a0 .arith/sum 32, L_0x55b1e2a4ff60, L_0x55b1e2a503f0;
S_0x55b1e29c6ba0 .scope generate, "U_MAC[9]" "U_MAC[9]" 5 58, 5 58 0, S_0x55b1e29bd460;
 .timescale 0 0;
P_0x55b1e29c6da0 .param/l "i" 0 5 58, +C4<01001>;
S_0x55b1e29c6e80 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29c6ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29c7060 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29c70a0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29c70e0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29c7340_0 .net/s "a", 31 0, L_0x55b1e2a502d0;  1 drivers
v0x55b1e29c7440_0 .net "acc", 31 0, L_0x55b1e2a50490;  1 drivers
v0x55b1e29c7520_0 .net/s "b", 31 0, L_0x55b1e2a50570;  1 drivers
v0x55b1e29c7610_0 .net/s "c", 31 0, L_0x55b1e2a50490;  alias, 1 drivers
v0x55b1e29c7700_0 .net "inp", 7 0, L_0x55b1e2a50890;  1 drivers
v0x55b1e29c7810_0 .net/s "mul", 31 0, L_0x55b1e2a50610;  1 drivers
v0x55b1e29c78f0_0 .net "sum", 31 0, L_0x55b1e2a50750;  1 drivers
v0x55b1e29c79d0_0 .net "wgt", 7 0, L_0x55b1e2a50980;  1 drivers
L_0x55b1e2a502d0 .extend/s 32, L_0x55b1e2a50890;
L_0x55b1e2a50570 .extend/s 32, L_0x55b1e2a50980;
L_0x55b1e2a50610 .arith/mult 32, L_0x55b1e2a502d0, L_0x55b1e2a50570;
L_0x55b1e2a50750 .arith/sum 32, L_0x55b1e2a50610, L_0x55b1e2a50490;
S_0x55b1e29c7b30 .scope generate, "U_MAC[10]" "U_MAC[10]" 5 58, 5 58 0, S_0x55b1e29bd460;
 .timescale 0 0;
P_0x55b1e29c7d30 .param/l "i" 0 5 58, +C4<01010>;
S_0x55b1e29c7e10 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29c7b30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29c7ff0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29c8030 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29c8070 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29c82d0_0 .net/s "a", 31 0, L_0x55b1e2a50b60;  1 drivers
v0x55b1e29c83d0_0 .net "acc", 31 0, L_0x55b1e2a51110;  1 drivers
v0x55b1e29c84b0_0 .net/s "b", 31 0, L_0x55b1e2a50c00;  1 drivers
v0x55b1e29c85a0_0 .net/s "c", 31 0, L_0x55b1e2a51110;  alias, 1 drivers
v0x55b1e29c8690_0 .net "inp", 7 0, L_0x55b1e2a50f20;  1 drivers
v0x55b1e29c87a0_0 .net/s "mul", 31 0, L_0x55b1e2a50ca0;  1 drivers
v0x55b1e29c8880_0 .net "sum", 31 0, L_0x55b1e2a50de0;  1 drivers
v0x55b1e29c8960_0 .net "wgt", 7 0, L_0x55b1e2a50a70;  1 drivers
L_0x55b1e2a50b60 .extend/s 32, L_0x55b1e2a50f20;
L_0x55b1e2a50c00 .extend/s 32, L_0x55b1e2a50a70;
L_0x55b1e2a50ca0 .arith/mult 32, L_0x55b1e2a50b60, L_0x55b1e2a50c00;
L_0x55b1e2a50de0 .arith/sum 32, L_0x55b1e2a50ca0, L_0x55b1e2a51110;
S_0x55b1e29c8ac0 .scope generate, "U_MAC[11]" "U_MAC[11]" 5 58, 5 58 0, S_0x55b1e29bd460;
 .timescale 0 0;
P_0x55b1e29c8cc0 .param/l "i" 0 5 58, +C4<01011>;
S_0x55b1e29c8da0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29c8ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29c8f80 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29c8fc0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29c9000 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29c9260_0 .net/s "a", 31 0, L_0x55b1e2a51010;  1 drivers
v0x55b1e29c9360_0 .net "acc", 31 0, L_0x55b1e2a51890;  1 drivers
v0x55b1e29c9440_0 .net/s "b", 31 0, L_0x55b1e2a512c0;  1 drivers
v0x55b1e29c9530_0 .net/s "c", 31 0, L_0x55b1e2a51890;  alias, 1 drivers
v0x55b1e29c9620_0 .net "inp", 7 0, L_0x55b1e2a51590;  1 drivers
v0x55b1e29c9730_0 .net/s "mul", 31 0, L_0x55b1e2a51360;  1 drivers
v0x55b1e29c9810_0 .net "sum", 31 0, L_0x55b1e2a51450;  1 drivers
v0x55b1e29c98f0_0 .net "wgt", 7 0, L_0x55b1e2a51680;  1 drivers
L_0x55b1e2a51010 .extend/s 32, L_0x55b1e2a51590;
L_0x55b1e2a512c0 .extend/s 32, L_0x55b1e2a51680;
L_0x55b1e2a51360 .arith/mult 32, L_0x55b1e2a51010, L_0x55b1e2a512c0;
L_0x55b1e2a51450 .arith/sum 32, L_0x55b1e2a51360, L_0x55b1e2a51890;
S_0x55b1e29c9a50 .scope generate, "U_MAC[12]" "U_MAC[12]" 5 58, 5 58 0, S_0x55b1e29bd460;
 .timescale 0 0;
P_0x55b1e29c9c50 .param/l "i" 0 5 58, +C4<01100>;
S_0x55b1e29c9d30 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29c9a50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29c9f10 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29c9f50 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29c9f90 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29ca1f0_0 .net/s "a", 31 0, L_0x55b1e2a51930;  1 drivers
v0x55b1e29ca2f0_0 .net "acc", 31 0, L_0x55b1e2a51f10;  1 drivers
v0x55b1e29ca3d0_0 .net/s "b", 31 0, L_0x55b1e2a519d0;  1 drivers
v0x55b1e29ca4c0_0 .net/s "c", 31 0, L_0x55b1e2a51f10;  alias, 1 drivers
v0x55b1e29ca5b0_0 .net "inp", 7 0, L_0x55b1e2a51cf0;  1 drivers
v0x55b1e29ca6c0_0 .net/s "mul", 31 0, L_0x55b1e2a51a70;  1 drivers
v0x55b1e29ca7a0_0 .net "sum", 31 0, L_0x55b1e2a51bb0;  1 drivers
v0x55b1e29ca880_0 .net "wgt", 7 0, L_0x55b1e2a51770;  1 drivers
L_0x55b1e2a51930 .extend/s 32, L_0x55b1e2a51cf0;
L_0x55b1e2a519d0 .extend/s 32, L_0x55b1e2a51770;
L_0x55b1e2a51a70 .arith/mult 32, L_0x55b1e2a51930, L_0x55b1e2a519d0;
L_0x55b1e2a51bb0 .arith/sum 32, L_0x55b1e2a51a70, L_0x55b1e2a51f10;
S_0x55b1e29ca9e0 .scope generate, "U_MAC[13]" "U_MAC[13]" 5 58, 5 58 0, S_0x55b1e29bd460;
 .timescale 0 0;
P_0x55b1e29cabe0 .param/l "i" 0 5 58, +C4<01101>;
S_0x55b1e29cacc0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29ca9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29caea0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29caee0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29caf20 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29cb180_0 .net/s "a", 31 0, L_0x55b1e2a51de0;  1 drivers
v0x55b1e29cb280_0 .net "acc", 31 0, L_0x55b1e2a51fb0;  1 drivers
v0x55b1e29cb360_0 .net/s "b", 31 0, L_0x55b1e2a520f0;  1 drivers
v0x55b1e29cb450_0 .net/s "c", 31 0, L_0x55b1e2a51fb0;  alias, 1 drivers
v0x55b1e29cb540_0 .net "inp", 7 0, L_0x55b1e2a523c0;  1 drivers
v0x55b1e29cb650_0 .net/s "mul", 31 0, L_0x55b1e2a52190;  1 drivers
v0x55b1e29cb730_0 .net "sum", 31 0, L_0x55b1e2a52280;  1 drivers
v0x55b1e29cb810_0 .net "wgt", 7 0, L_0x55b1e2a17950;  1 drivers
L_0x55b1e2a51de0 .extend/s 32, L_0x55b1e2a523c0;
L_0x55b1e2a520f0 .extend/s 32, L_0x55b1e2a17950;
L_0x55b1e2a52190 .arith/mult 32, L_0x55b1e2a51de0, L_0x55b1e2a520f0;
L_0x55b1e2a52280 .arith/sum 32, L_0x55b1e2a52190, L_0x55b1e2a51fb0;
S_0x55b1e29cb970 .scope generate, "U_MAC[14]" "U_MAC[14]" 5 58, 5 58 0, S_0x55b1e29bd460;
 .timescale 0 0;
P_0x55b1e29cbb70 .param/l "i" 0 5 58, +C4<01110>;
S_0x55b1e29cbc50 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29cb970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29cbe30 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29cbe70 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29cbeb0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29cc110_0 .net/s "a", 31 0, L_0x55b1e2a52050;  1 drivers
v0x55b1e29cc210_0 .net "acc", 31 0, L_0x55b1e2a18100;  1 drivers
v0x55b1e29cc2f0_0 .net/s "b", 31 0, L_0x55b1e2a17b90;  1 drivers
v0x55b1e29cc3e0_0 .net/s "c", 31 0, L_0x55b1e2a18100;  alias, 1 drivers
v0x55b1e29cc4d0_0 .net "inp", 7 0, L_0x55b1e2a17eb0;  1 drivers
v0x55b1e29cc5e0_0 .net/s "mul", 31 0, L_0x55b1e2a17c30;  1 drivers
v0x55b1e29cc6c0_0 .net "sum", 31 0, L_0x55b1e2a17d70;  1 drivers
v0x55b1e29cc7a0_0 .net "wgt", 7 0, L_0x55b1e2a17a40;  1 drivers
L_0x55b1e2a52050 .extend/s 32, L_0x55b1e2a17eb0;
L_0x55b1e2a17b90 .extend/s 32, L_0x55b1e2a17a40;
L_0x55b1e2a17c30 .arith/mult 32, L_0x55b1e2a52050, L_0x55b1e2a17b90;
L_0x55b1e2a17d70 .arith/sum 32, L_0x55b1e2a17c30, L_0x55b1e2a18100;
S_0x55b1e29cc900 .scope generate, "U_MAC[15]" "U_MAC[15]" 5 58, 5 58 0, S_0x55b1e29bd460;
 .timescale 0 0;
P_0x55b1e29ccb00 .param/l "i" 0 5 58, +C4<01111>;
S_0x55b1e29ccbe0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29cc900;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29ccdc0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29cce00 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29cce40 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29cd0a0_0 .net/s "a", 31 0, L_0x55b1e2a17fa0;  1 drivers
v0x55b1e29cd1a0_0 .net "acc", 31 0, L_0x55b1e2a181a0;  1 drivers
v0x55b1e29cd280_0 .net/s "b", 31 0, L_0x55b1e2a18040;  1 drivers
v0x55b1e29cd370_0 .net/s "c", 31 0, L_0x55b1e2a181a0;  alias, 1 drivers
v0x55b1e29cd460_0 .net "inp", 7 0, L_0x55b1e2a18590;  1 drivers
v0x55b1e29cd570_0 .net/s "mul", 31 0, L_0x55b1e2a18310;  1 drivers
v0x55b1e29cd650_0 .net "sum", 31 0, L_0x55b1e2a18450;  1 drivers
v0x55b1e29cd730_0 .net "wgt", 7 0, L_0x55b1e2a18680;  1 drivers
L_0x55b1e2a17fa0 .extend/s 32, L_0x55b1e2a18590;
L_0x55b1e2a18040 .extend/s 32, L_0x55b1e2a18680;
L_0x55b1e2a18310 .arith/mult 32, L_0x55b1e2a17fa0, L_0x55b1e2a18040;
L_0x55b1e2a18450 .arith/sum 32, L_0x55b1e2a18310, L_0x55b1e2a181a0;
S_0x55b1e29cddd0 .scope generate, "U_Systolic_Array[15]" "U_Systolic_Array[15]" 4 20, 4 20 0, S_0x55b1e2679db0;
 .timescale 0 0;
P_0x55b1e29cdfd0 .param/l "i" 0 4 20, +C4<01111>;
S_0x55b1e29ce0b0 .scope generate, "ROW_DSP" "ROW_DSP" 4 21, 4 21 0, S_0x55b1e29cddd0;
 .timescale 0 0;
S_0x55b1e29ce290 .scope module, "DSP" "systolic_row_dsp" 4 49, 5 37 0, S_0x55b1e29ce0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "i_row";
    .port_info 1 /INPUT 128 "w_row";
    .port_info 2 /INPUT 32 "a_ele";
    .port_info 3 /OUTPUT 32 "o_ele";
P_0x55b1e29ce490 .param/l "ACC_DEPTH" 0 5 43, +C4<00000000000000000000000000010000>;
P_0x55b1e29ce4d0 .param/l "ACC_WIDTH" 0 5 40, +C4<00000000000000000000000000100000>;
P_0x55b1e29ce510 .param/l "A_T_WIDTH" 0 5 46, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55b1e29ce550 .param/l "BLOCK_IN" 0 5 47, +C4<00000000000000000000000000010000>;
P_0x55b1e29ce590 .param/l "INP_DEPTH" 0 5 41, +C4<00000000000000000000000000010000>;
P_0x55b1e29ce5d0 .param/l "INP_WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
P_0x55b1e29ce610 .param/l "I_T_WIDTH" 0 5 44, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x55b1e29ce650 .param/l "WGT_DEPTH" 0 5 42, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0x55b1e29ce690 .param/l "WGT_WIDTH" 0 5 39, +C4<00000000000000000000000000001000>;
P_0x55b1e29ce6d0 .param/l "W_T_WIDTH" 0 5 45, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e29de550_0 .net "a_ele", 31 0, L_0x55b1e2a5c050;  1 drivers
v0x55b1e29de680_0 .net "i_row", 127 0, v0x55b1e29df9d0_0;  alias, 1 drivers
v0x55b1e29de740_0 .net "o_ele", 31 0, L_0x55b1e2a5b720;  1 drivers
v0x55b1e29de800_0 .net "sum", 511 0, L_0x55b1e2a5b030;  1 drivers
v0x55b1e29de8e0_0 .net "w_row", 127 0, L_0x55b1e2a5b7c0;  1 drivers
L_0x55b1e2a550c0 .part v0x55b1e29df9d0_0, 0, 8;
L_0x55b1e2a551b0 .part L_0x55b1e2a5b7c0, 0, 8;
L_0x55b1e2a55660 .part v0x55b1e29df9d0_0, 8, 8;
L_0x55b1e2a55750 .part L_0x55b1e2a5b7c0, 8, 8;
L_0x55b1e2a55890 .part L_0x55b1e2a5b030, 0, 32;
L_0x55b1e2a55cf0 .part v0x55b1e29df9d0_0, 16, 8;
L_0x55b1e2a55de0 .part L_0x55b1e2a5b7c0, 16, 8;
L_0x55b1e2a55ed0 .part L_0x55b1e2a5b030, 32, 32;
L_0x55b1e2a563d0 .part v0x55b1e29df9d0_0, 24, 8;
L_0x55b1e2a564c0 .part L_0x55b1e2a5b7c0, 24, 8;
L_0x55b1e2a56610 .part L_0x55b1e2a5b030, 64, 32;
L_0x55b1e2a569d0 .part v0x55b1e29df9d0_0, 32, 8;
L_0x55b1e2a56b30 .part L_0x55b1e2a5b7c0, 32, 8;
L_0x55b1e2a56c20 .part L_0x55b1e2a5b030, 96, 32;
L_0x55b1e2a57140 .part v0x55b1e29df9d0_0, 40, 8;
L_0x55b1e2a57230 .part L_0x55b1e2a5b7c0, 40, 8;
L_0x55b1e2a573b0 .part L_0x55b1e2a5b030, 128, 32;
L_0x55b1e2a57810 .part v0x55b1e29df9d0_0, 48, 8;
L_0x55b1e2a579a0 .part L_0x55b1e2a5b7c0, 48, 8;
L_0x55b1e2a57a90 .part L_0x55b1e2a5b030, 160, 32;
L_0x55b1e2a57f00 .part v0x55b1e29df9d0_0, 56, 8;
L_0x55b1e2a57ff0 .part L_0x55b1e2a5b7c0, 56, 8;
L_0x55b1e2a57b30 .part L_0x55b1e2a5b030, 192, 32;
L_0x55b1e2a58560 .part v0x55b1e29df9d0_0, 64, 8;
L_0x55b1e2a580e0 .part L_0x55b1e2a5b7c0, 64, 8;
L_0x55b1e2a58770 .part L_0x55b1e2a5b030, 224, 32;
L_0x55b1e2a58c10 .part v0x55b1e29df9d0_0, 72, 8;
L_0x55b1e2a58d00 .part L_0x55b1e2a5b7c0, 72, 8;
L_0x55b1e2a58810 .part L_0x55b1e2a5b030, 256, 32;
L_0x55b1e2a591b0 .part v0x55b1e29df9d0_0, 80, 8;
L_0x55b1e2a58df0 .part L_0x55b1e2a5b7c0, 80, 8;
L_0x55b1e2a593a0 .part L_0x55b1e2a5b030, 288, 32;
L_0x55b1e2a59820 .part v0x55b1e29df9d0_0, 88, 8;
L_0x55b1e2a59910 .part L_0x55b1e2a5b7c0, 88, 8;
L_0x55b1e2a59b20 .part L_0x55b1e2a5b030, 320, 32;
L_0x55b1e2a59f80 .part v0x55b1e29df9d0_0, 96, 8;
L_0x55b1e2a59a00 .part L_0x55b1e2a5b7c0, 96, 8;
L_0x55b1e2a5a1a0 .part L_0x55b1e2a5b030, 352, 32;
L_0x55b1e2a5a650 .part v0x55b1e29df9d0_0, 104, 8;
L_0x55b1e2a5a740 .part L_0x55b1e2a5b7c0, 104, 8;
L_0x55b1e2a5a240 .part L_0x55b1e2a5b030, 384, 32;
L_0x55b1e2a5aca0 .part v0x55b1e29df9d0_0, 112, 8;
L_0x55b1e2a5a830 .part L_0x55b1e2a5b7c0, 112, 8;
L_0x55b1e2a5aef0 .part L_0x55b1e2a5b030, 416, 32;
L_0x55b1e2a5b330 .part v0x55b1e29df9d0_0, 120, 8;
L_0x55b1e2a5b420 .part L_0x55b1e2a5b7c0, 120, 8;
L_0x55b1e2a5af90 .part L_0x55b1e2a5b030, 448, 32;
LS_0x55b1e2a5b030_0_0 .concat8 [ 32 32 32 32], L_0x55b1e2a54fd0, L_0x55b1e2a55520, L_0x55b1e2a55bb0, L_0x55b1e2a56290;
LS_0x55b1e2a5b030_0_4 .concat8 [ 32 32 32 32], L_0x55b1e2a56890, L_0x55b1e2a57000, L_0x55b1e2a576d0, L_0x55b1e2a57dc0;
LS_0x55b1e2a5b030_0_8 .concat8 [ 32 32 32 32], L_0x55b1e2a58420, L_0x55b1e2a58ad0, L_0x55b1e2a590c0, L_0x55b1e2a596e0;
LS_0x55b1e2a5b030_0_12 .concat8 [ 32 32 32 32], L_0x55b1e2a59e40, L_0x55b1e2a5a510, L_0x55b1e2a5ab60, L_0x55b1e2a5b1f0;
L_0x55b1e2a5b030 .concat8 [ 128 128 128 128], LS_0x55b1e2a5b030_0_0, LS_0x55b1e2a5b030_0_4, LS_0x55b1e2a5b030_0_8, LS_0x55b1e2a5b030_0_12;
L_0x55b1e2a5b720 .part L_0x55b1e2a5b030, 480, 32;
S_0x55b1e29cebf0 .scope generate, "U_MAC[0]" "U_MAC[0]" 5 58, 5 58 0, S_0x55b1e29ce290;
 .timescale 0 0;
P_0x55b1e29cef20 .param/l "i" 0 5 58, +C4<00>;
S_0x55b1e29cf000 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29cebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29cf1e0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29cf220 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29cf260 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29cf4f0_0 .net/s "a", 31 0, L_0x55b1e2a4cb70;  1 drivers
v0x55b1e29cf5f0_0 .net "acc", 31 0, L_0x55b1e2a5c050;  alias, 1 drivers
v0x55b1e29cf6d0_0 .net/s "b", 31 0, L_0x55b1e2a54e90;  1 drivers
v0x55b1e29cf7c0_0 .net/s "c", 31 0, L_0x55b1e2a5c050;  alias, 1 drivers
v0x55b1e29cf8b0_0 .net "inp", 7 0, L_0x55b1e2a550c0;  1 drivers
v0x55b1e29cf9c0_0 .net/s "mul", 31 0, L_0x55b1e2a54f30;  1 drivers
v0x55b1e29cfaa0_0 .net "sum", 31 0, L_0x55b1e2a54fd0;  1 drivers
v0x55b1e29cfb80_0 .net "wgt", 7 0, L_0x55b1e2a551b0;  1 drivers
L_0x55b1e2a4cb70 .extend/s 32, L_0x55b1e2a550c0;
L_0x55b1e2a54e90 .extend/s 32, L_0x55b1e2a551b0;
L_0x55b1e2a54f30 .arith/mult 32, L_0x55b1e2a4cb70, L_0x55b1e2a54e90;
L_0x55b1e2a54fd0 .arith/sum 32, L_0x55b1e2a54f30, L_0x55b1e2a5c050;
S_0x55b1e29cfce0 .scope generate, "U_MAC[1]" "U_MAC[1]" 5 58, 5 58 0, S_0x55b1e29ce290;
 .timescale 0 0;
P_0x55b1e29cff00 .param/l "i" 0 5 58, +C4<01>;
S_0x55b1e29cffc0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29cfce0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29d01a0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29d01e0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29d0220 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29d0480_0 .net/s "a", 31 0, L_0x55b1e2a552a0;  1 drivers
v0x55b1e29d0580_0 .net "acc", 31 0, L_0x55b1e2a55890;  1 drivers
v0x55b1e29d0660_0 .net/s "b", 31 0, L_0x55b1e2a55340;  1 drivers
v0x55b1e29d0750_0 .net/s "c", 31 0, L_0x55b1e2a55890;  alias, 1 drivers
v0x55b1e29d0840_0 .net "inp", 7 0, L_0x55b1e2a55660;  1 drivers
v0x55b1e29d0950_0 .net/s "mul", 31 0, L_0x55b1e2a553e0;  1 drivers
v0x55b1e29d0a30_0 .net "sum", 31 0, L_0x55b1e2a55520;  1 drivers
v0x55b1e29d0b10_0 .net "wgt", 7 0, L_0x55b1e2a55750;  1 drivers
L_0x55b1e2a552a0 .extend/s 32, L_0x55b1e2a55660;
L_0x55b1e2a55340 .extend/s 32, L_0x55b1e2a55750;
L_0x55b1e2a553e0 .arith/mult 32, L_0x55b1e2a552a0, L_0x55b1e2a55340;
L_0x55b1e2a55520 .arith/sum 32, L_0x55b1e2a553e0, L_0x55b1e2a55890;
S_0x55b1e29d0c70 .scope generate, "U_MAC[2]" "U_MAC[2]" 5 58, 5 58 0, S_0x55b1e29ce290;
 .timescale 0 0;
P_0x55b1e29d0e70 .param/l "i" 0 5 58, +C4<010>;
S_0x55b1e29d0f30 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29d0c70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29d1110 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29d1150 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29d1190 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29d1420_0 .net/s "a", 31 0, L_0x55b1e2a55930;  1 drivers
v0x55b1e29d1520_0 .net "acc", 31 0, L_0x55b1e2a55ed0;  1 drivers
v0x55b1e29d1600_0 .net/s "b", 31 0, L_0x55b1e2a559d0;  1 drivers
v0x55b1e29d16f0_0 .net/s "c", 31 0, L_0x55b1e2a55ed0;  alias, 1 drivers
v0x55b1e29d17e0_0 .net "inp", 7 0, L_0x55b1e2a55cf0;  1 drivers
v0x55b1e29d18f0_0 .net/s "mul", 31 0, L_0x55b1e2a55a70;  1 drivers
v0x55b1e29d19d0_0 .net "sum", 31 0, L_0x55b1e2a55bb0;  1 drivers
v0x55b1e29d1ab0_0 .net "wgt", 7 0, L_0x55b1e2a55de0;  1 drivers
L_0x55b1e2a55930 .extend/s 32, L_0x55b1e2a55cf0;
L_0x55b1e2a559d0 .extend/s 32, L_0x55b1e2a55de0;
L_0x55b1e2a55a70 .arith/mult 32, L_0x55b1e2a55930, L_0x55b1e2a559d0;
L_0x55b1e2a55bb0 .arith/sum 32, L_0x55b1e2a55a70, L_0x55b1e2a55ed0;
S_0x55b1e29d1c10 .scope generate, "U_MAC[3]" "U_MAC[3]" 5 58, 5 58 0, S_0x55b1e29ce290;
 .timescale 0 0;
P_0x55b1e29d1e10 .param/l "i" 0 5 58, +C4<011>;
S_0x55b1e29d1ef0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29d1c10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29d20d0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29d2110 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29d2150 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29d23b0_0 .net/s "a", 31 0, L_0x55b1e2a56010;  1 drivers
v0x55b1e29d24b0_0 .net "acc", 31 0, L_0x55b1e2a56610;  1 drivers
v0x55b1e29d2590_0 .net/s "b", 31 0, L_0x55b1e2a560b0;  1 drivers
v0x55b1e29d2680_0 .net/s "c", 31 0, L_0x55b1e2a56610;  alias, 1 drivers
v0x55b1e29d2770_0 .net "inp", 7 0, L_0x55b1e2a563d0;  1 drivers
v0x55b1e29d2880_0 .net/s "mul", 31 0, L_0x55b1e2a56150;  1 drivers
v0x55b1e29d2960_0 .net "sum", 31 0, L_0x55b1e2a56290;  1 drivers
v0x55b1e29d2a40_0 .net "wgt", 7 0, L_0x55b1e2a564c0;  1 drivers
L_0x55b1e2a56010 .extend/s 32, L_0x55b1e2a563d0;
L_0x55b1e2a560b0 .extend/s 32, L_0x55b1e2a564c0;
L_0x55b1e2a56150 .arith/mult 32, L_0x55b1e2a56010, L_0x55b1e2a560b0;
L_0x55b1e2a56290 .arith/sum 32, L_0x55b1e2a56150, L_0x55b1e2a56610;
S_0x55b1e29d2ba0 .scope generate, "U_MAC[4]" "U_MAC[4]" 5 58, 5 58 0, S_0x55b1e29ce290;
 .timescale 0 0;
P_0x55b1e29d2df0 .param/l "i" 0 5 58, +C4<0100>;
S_0x55b1e29d2ed0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29d2ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29d30b0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29d30f0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29d3130 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29d3360_0 .net/s "a", 31 0, L_0x55b1e2a566b0;  1 drivers
v0x55b1e29d3460_0 .net "acc", 31 0, L_0x55b1e2a56c20;  1 drivers
v0x55b1e29d3540_0 .net/s "b", 31 0, L_0x55b1e2a56750;  1 drivers
v0x55b1e29d3630_0 .net/s "c", 31 0, L_0x55b1e2a56c20;  alias, 1 drivers
v0x55b1e29d3720_0 .net "inp", 7 0, L_0x55b1e2a569d0;  1 drivers
v0x55b1e29d3830_0 .net/s "mul", 31 0, L_0x55b1e2a567f0;  1 drivers
v0x55b1e29d3910_0 .net "sum", 31 0, L_0x55b1e2a56890;  1 drivers
v0x55b1e29d39f0_0 .net "wgt", 7 0, L_0x55b1e2a56b30;  1 drivers
L_0x55b1e2a566b0 .extend/s 32, L_0x55b1e2a569d0;
L_0x55b1e2a56750 .extend/s 32, L_0x55b1e2a56b30;
L_0x55b1e2a567f0 .arith/mult 32, L_0x55b1e2a566b0, L_0x55b1e2a56750;
L_0x55b1e2a56890 .arith/sum 32, L_0x55b1e2a567f0, L_0x55b1e2a56c20;
S_0x55b1e29d3b50 .scope generate, "U_MAC[5]" "U_MAC[5]" 5 58, 5 58 0, S_0x55b1e29ce290;
 .timescale 0 0;
P_0x55b1e29d3d50 .param/l "i" 0 5 58, +C4<0101>;
S_0x55b1e29d3e30 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29d3b50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29d4010 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29d4050 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29d4090 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29d42f0_0 .net/s "a", 31 0, L_0x55b1e2a56dd0;  1 drivers
v0x55b1e29d43f0_0 .net "acc", 31 0, L_0x55b1e2a573b0;  1 drivers
v0x55b1e29d44d0_0 .net/s "b", 31 0, L_0x55b1e2a56e70;  1 drivers
v0x55b1e29d45c0_0 .net/s "c", 31 0, L_0x55b1e2a573b0;  alias, 1 drivers
v0x55b1e29d46b0_0 .net "inp", 7 0, L_0x55b1e2a57140;  1 drivers
v0x55b1e29d47c0_0 .net/s "mul", 31 0, L_0x55b1e2a56f10;  1 drivers
v0x55b1e29d48a0_0 .net "sum", 31 0, L_0x55b1e2a57000;  1 drivers
v0x55b1e29d4980_0 .net "wgt", 7 0, L_0x55b1e2a57230;  1 drivers
L_0x55b1e2a56dd0 .extend/s 32, L_0x55b1e2a57140;
L_0x55b1e2a56e70 .extend/s 32, L_0x55b1e2a57230;
L_0x55b1e2a56f10 .arith/mult 32, L_0x55b1e2a56dd0, L_0x55b1e2a56e70;
L_0x55b1e2a57000 .arith/sum 32, L_0x55b1e2a56f10, L_0x55b1e2a573b0;
S_0x55b1e29d4ae0 .scope generate, "U_MAC[6]" "U_MAC[6]" 5 58, 5 58 0, S_0x55b1e29ce290;
 .timescale 0 0;
P_0x55b1e29d4ce0 .param/l "i" 0 5 58, +C4<0110>;
S_0x55b1e29d4dc0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29d4ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29d4fa0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29d4fe0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29d5020 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29d50e0_0 .net/s "a", 31 0, L_0x55b1e2a57450;  1 drivers
v0x55b1e29d51e0_0 .net "acc", 31 0, L_0x55b1e2a57a90;  1 drivers
v0x55b1e29d52c0_0 .net/s "b", 31 0, L_0x55b1e2a574f0;  1 drivers
v0x55b1e29d53b0_0 .net/s "c", 31 0, L_0x55b1e2a57a90;  alias, 1 drivers
v0x55b1e29d54a0_0 .net "inp", 7 0, L_0x55b1e2a57810;  1 drivers
v0x55b1e29d55b0_0 .net/s "mul", 31 0, L_0x55b1e2a57590;  1 drivers
v0x55b1e29d5690_0 .net "sum", 31 0, L_0x55b1e2a576d0;  1 drivers
v0x55b1e29d5770_0 .net "wgt", 7 0, L_0x55b1e2a579a0;  1 drivers
L_0x55b1e2a57450 .extend/s 32, L_0x55b1e2a57810;
L_0x55b1e2a574f0 .extend/s 32, L_0x55b1e2a579a0;
L_0x55b1e2a57590 .arith/mult 32, L_0x55b1e2a57450, L_0x55b1e2a574f0;
L_0x55b1e2a576d0 .arith/sum 32, L_0x55b1e2a57590, L_0x55b1e2a57a90;
S_0x55b1e29d58d0 .scope generate, "U_MAC[7]" "U_MAC[7]" 5 58, 5 58 0, S_0x55b1e29ce290;
 .timescale 0 0;
P_0x55b1e29d5ad0 .param/l "i" 0 5 58, +C4<0111>;
S_0x55b1e29d5bb0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29d58d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29d5d90 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29d5dd0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29d5e10 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29d60a0_0 .net/s "a", 31 0, L_0x55b1e2a57900;  1 drivers
v0x55b1e29d61a0_0 .net "acc", 31 0, L_0x55b1e2a57b30;  1 drivers
v0x55b1e29d6280_0 .net/s "b", 31 0, L_0x55b1e2a57be0;  1 drivers
v0x55b1e29d6370_0 .net/s "c", 31 0, L_0x55b1e2a57b30;  alias, 1 drivers
v0x55b1e29d6460_0 .net "inp", 7 0, L_0x55b1e2a57f00;  1 drivers
v0x55b1e29d6570_0 .net/s "mul", 31 0, L_0x55b1e2a57c80;  1 drivers
v0x55b1e29d6650_0 .net "sum", 31 0, L_0x55b1e2a57dc0;  1 drivers
v0x55b1e29d6730_0 .net "wgt", 7 0, L_0x55b1e2a57ff0;  1 drivers
L_0x55b1e2a57900 .extend/s 32, L_0x55b1e2a57f00;
L_0x55b1e2a57be0 .extend/s 32, L_0x55b1e2a57ff0;
L_0x55b1e2a57c80 .arith/mult 32, L_0x55b1e2a57900, L_0x55b1e2a57be0;
L_0x55b1e2a57dc0 .arith/sum 32, L_0x55b1e2a57c80, L_0x55b1e2a57b30;
S_0x55b1e29d6890 .scope generate, "U_MAC[8]" "U_MAC[8]" 5 58, 5 58 0, S_0x55b1e29ce290;
 .timescale 0 0;
P_0x55b1e29d2da0 .param/l "i" 0 5 58, +C4<01000>;
S_0x55b1e29d6b20 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29d6890;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29d6d00 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29d6d40 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29d6d80 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29d7070_0 .net/s "a", 31 0, L_0x55b1e2a581a0;  1 drivers
v0x55b1e29d7170_0 .net "acc", 31 0, L_0x55b1e2a58770;  1 drivers
v0x55b1e29d7250_0 .net/s "b", 31 0, L_0x55b1e2a58240;  1 drivers
v0x55b1e29d7340_0 .net/s "c", 31 0, L_0x55b1e2a58770;  alias, 1 drivers
v0x55b1e29d7430_0 .net "inp", 7 0, L_0x55b1e2a58560;  1 drivers
v0x55b1e29d7540_0 .net/s "mul", 31 0, L_0x55b1e2a582e0;  1 drivers
v0x55b1e29d7620_0 .net "sum", 31 0, L_0x55b1e2a58420;  1 drivers
v0x55b1e29d7700_0 .net "wgt", 7 0, L_0x55b1e2a580e0;  1 drivers
L_0x55b1e2a581a0 .extend/s 32, L_0x55b1e2a58560;
L_0x55b1e2a58240 .extend/s 32, L_0x55b1e2a580e0;
L_0x55b1e2a582e0 .arith/mult 32, L_0x55b1e2a581a0, L_0x55b1e2a58240;
L_0x55b1e2a58420 .arith/sum 32, L_0x55b1e2a582e0, L_0x55b1e2a58770;
S_0x55b1e29d7860 .scope generate, "U_MAC[9]" "U_MAC[9]" 5 58, 5 58 0, S_0x55b1e29ce290;
 .timescale 0 0;
P_0x55b1e29d7a60 .param/l "i" 0 5 58, +C4<01001>;
S_0x55b1e29d7b40 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29d7860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29d7d20 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29d7d60 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29d7da0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29d8000_0 .net/s "a", 31 0, L_0x55b1e2a58650;  1 drivers
v0x55b1e29d8100_0 .net "acc", 31 0, L_0x55b1e2a58810;  1 drivers
v0x55b1e29d81e0_0 .net/s "b", 31 0, L_0x55b1e2a588f0;  1 drivers
v0x55b1e29d82d0_0 .net/s "c", 31 0, L_0x55b1e2a58810;  alias, 1 drivers
v0x55b1e29d83c0_0 .net "inp", 7 0, L_0x55b1e2a58c10;  1 drivers
v0x55b1e29d84d0_0 .net/s "mul", 31 0, L_0x55b1e2a58990;  1 drivers
v0x55b1e29d85b0_0 .net "sum", 31 0, L_0x55b1e2a58ad0;  1 drivers
v0x55b1e29d8690_0 .net "wgt", 7 0, L_0x55b1e2a58d00;  1 drivers
L_0x55b1e2a58650 .extend/s 32, L_0x55b1e2a58c10;
L_0x55b1e2a588f0 .extend/s 32, L_0x55b1e2a58d00;
L_0x55b1e2a58990 .arith/mult 32, L_0x55b1e2a58650, L_0x55b1e2a588f0;
L_0x55b1e2a58ad0 .arith/sum 32, L_0x55b1e2a58990, L_0x55b1e2a58810;
S_0x55b1e29d87f0 .scope generate, "U_MAC[10]" "U_MAC[10]" 5 58, 5 58 0, S_0x55b1e29ce290;
 .timescale 0 0;
P_0x55b1e29d89f0 .param/l "i" 0 5 58, +C4<01010>;
S_0x55b1e29d8ad0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29d87f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29d8cb0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29d8cf0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29d8d30 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29d8f90_0 .net/s "a", 31 0, L_0x55b1e2a58ee0;  1 drivers
v0x55b1e29d9090_0 .net "acc", 31 0, L_0x55b1e2a593a0;  1 drivers
v0x55b1e29d9170_0 .net/s "b", 31 0, L_0x55b1e2a58f80;  1 drivers
v0x55b1e29d9260_0 .net/s "c", 31 0, L_0x55b1e2a593a0;  alias, 1 drivers
v0x55b1e29d9350_0 .net "inp", 7 0, L_0x55b1e2a591b0;  1 drivers
v0x55b1e29d9460_0 .net/s "mul", 31 0, L_0x55b1e2a59020;  1 drivers
v0x55b1e29d9540_0 .net "sum", 31 0, L_0x55b1e2a590c0;  1 drivers
v0x55b1e29d9620_0 .net "wgt", 7 0, L_0x55b1e2a58df0;  1 drivers
L_0x55b1e2a58ee0 .extend/s 32, L_0x55b1e2a591b0;
L_0x55b1e2a58f80 .extend/s 32, L_0x55b1e2a58df0;
L_0x55b1e2a59020 .arith/mult 32, L_0x55b1e2a58ee0, L_0x55b1e2a58f80;
L_0x55b1e2a590c0 .arith/sum 32, L_0x55b1e2a59020, L_0x55b1e2a593a0;
S_0x55b1e29d9780 .scope generate, "U_MAC[11]" "U_MAC[11]" 5 58, 5 58 0, S_0x55b1e29ce290;
 .timescale 0 0;
P_0x55b1e29d9980 .param/l "i" 0 5 58, +C4<01011>;
S_0x55b1e29d9a60 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29d9780;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29d9c40 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29d9c80 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29d9cc0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29d9f20_0 .net/s "a", 31 0, L_0x55b1e2a592a0;  1 drivers
v0x55b1e29da020_0 .net "acc", 31 0, L_0x55b1e2a59b20;  1 drivers
v0x55b1e29da100_0 .net/s "b", 31 0, L_0x55b1e2a59550;  1 drivers
v0x55b1e29da1f0_0 .net/s "c", 31 0, L_0x55b1e2a59b20;  alias, 1 drivers
v0x55b1e29da2e0_0 .net "inp", 7 0, L_0x55b1e2a59820;  1 drivers
v0x55b1e29da3f0_0 .net/s "mul", 31 0, L_0x55b1e2a595f0;  1 drivers
v0x55b1e29da4d0_0 .net "sum", 31 0, L_0x55b1e2a596e0;  1 drivers
v0x55b1e29da5b0_0 .net "wgt", 7 0, L_0x55b1e2a59910;  1 drivers
L_0x55b1e2a592a0 .extend/s 32, L_0x55b1e2a59820;
L_0x55b1e2a59550 .extend/s 32, L_0x55b1e2a59910;
L_0x55b1e2a595f0 .arith/mult 32, L_0x55b1e2a592a0, L_0x55b1e2a59550;
L_0x55b1e2a596e0 .arith/sum 32, L_0x55b1e2a595f0, L_0x55b1e2a59b20;
S_0x55b1e29da710 .scope generate, "U_MAC[12]" "U_MAC[12]" 5 58, 5 58 0, S_0x55b1e29ce290;
 .timescale 0 0;
P_0x55b1e29da910 .param/l "i" 0 5 58, +C4<01100>;
S_0x55b1e29da9f0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29da710;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29dabd0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29dac10 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29dac50 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29daeb0_0 .net/s "a", 31 0, L_0x55b1e2a59bc0;  1 drivers
v0x55b1e29dafb0_0 .net "acc", 31 0, L_0x55b1e2a5a1a0;  1 drivers
v0x55b1e29db090_0 .net/s "b", 31 0, L_0x55b1e2a59c60;  1 drivers
v0x55b1e29db180_0 .net/s "c", 31 0, L_0x55b1e2a5a1a0;  alias, 1 drivers
v0x55b1e29db270_0 .net "inp", 7 0, L_0x55b1e2a59f80;  1 drivers
v0x55b1e29db380_0 .net/s "mul", 31 0, L_0x55b1e2a59d00;  1 drivers
v0x55b1e29db460_0 .net "sum", 31 0, L_0x55b1e2a59e40;  1 drivers
v0x55b1e29db540_0 .net "wgt", 7 0, L_0x55b1e2a59a00;  1 drivers
L_0x55b1e2a59bc0 .extend/s 32, L_0x55b1e2a59f80;
L_0x55b1e2a59c60 .extend/s 32, L_0x55b1e2a59a00;
L_0x55b1e2a59d00 .arith/mult 32, L_0x55b1e2a59bc0, L_0x55b1e2a59c60;
L_0x55b1e2a59e40 .arith/sum 32, L_0x55b1e2a59d00, L_0x55b1e2a5a1a0;
S_0x55b1e29db6a0 .scope generate, "U_MAC[13]" "U_MAC[13]" 5 58, 5 58 0, S_0x55b1e29ce290;
 .timescale 0 0;
P_0x55b1e29db8a0 .param/l "i" 0 5 58, +C4<01101>;
S_0x55b1e29db980 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29db6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29dbb60 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29dbba0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29dbbe0 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29dbe40_0 .net/s "a", 31 0, L_0x55b1e2a5a070;  1 drivers
v0x55b1e29dbf40_0 .net "acc", 31 0, L_0x55b1e2a5a240;  1 drivers
v0x55b1e29dc020_0 .net/s "b", 31 0, L_0x55b1e2a5a380;  1 drivers
v0x55b1e29dc110_0 .net/s "c", 31 0, L_0x55b1e2a5a240;  alias, 1 drivers
v0x55b1e29dc200_0 .net "inp", 7 0, L_0x55b1e2a5a650;  1 drivers
v0x55b1e29dc310_0 .net/s "mul", 31 0, L_0x55b1e2a5a420;  1 drivers
v0x55b1e29dc3f0_0 .net "sum", 31 0, L_0x55b1e2a5a510;  1 drivers
v0x55b1e29dc4d0_0 .net "wgt", 7 0, L_0x55b1e2a5a740;  1 drivers
L_0x55b1e2a5a070 .extend/s 32, L_0x55b1e2a5a650;
L_0x55b1e2a5a380 .extend/s 32, L_0x55b1e2a5a740;
L_0x55b1e2a5a420 .arith/mult 32, L_0x55b1e2a5a070, L_0x55b1e2a5a380;
L_0x55b1e2a5a510 .arith/sum 32, L_0x55b1e2a5a420, L_0x55b1e2a5a240;
S_0x55b1e29dc630 .scope generate, "U_MAC[14]" "U_MAC[14]" 5 58, 5 58 0, S_0x55b1e29ce290;
 .timescale 0 0;
P_0x55b1e29dc830 .param/l "i" 0 5 58, +C4<01110>;
S_0x55b1e29dc910 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29dc630;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29dcaf0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29dcb30 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29dcb70 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29dcdd0_0 .net/s "a", 31 0, L_0x55b1e2a5a2e0;  1 drivers
v0x55b1e29dced0_0 .net "acc", 31 0, L_0x55b1e2a5aef0;  1 drivers
v0x55b1e29dcfb0_0 .net/s "b", 31 0, L_0x55b1e2a5a980;  1 drivers
v0x55b1e29dd0a0_0 .net/s "c", 31 0, L_0x55b1e2a5aef0;  alias, 1 drivers
v0x55b1e29dd190_0 .net "inp", 7 0, L_0x55b1e2a5aca0;  1 drivers
v0x55b1e29dd2a0_0 .net/s "mul", 31 0, L_0x55b1e2a5aa20;  1 drivers
v0x55b1e29dd380_0 .net "sum", 31 0, L_0x55b1e2a5ab60;  1 drivers
v0x55b1e29dd460_0 .net "wgt", 7 0, L_0x55b1e2a5a830;  1 drivers
L_0x55b1e2a5a2e0 .extend/s 32, L_0x55b1e2a5aca0;
L_0x55b1e2a5a980 .extend/s 32, L_0x55b1e2a5a830;
L_0x55b1e2a5aa20 .arith/mult 32, L_0x55b1e2a5a2e0, L_0x55b1e2a5a980;
L_0x55b1e2a5ab60 .arith/sum 32, L_0x55b1e2a5aa20, L_0x55b1e2a5aef0;
S_0x55b1e29dd5c0 .scope generate, "U_MAC[15]" "U_MAC[15]" 5 58, 5 58 0, S_0x55b1e29ce290;
 .timescale 0 0;
P_0x55b1e29dd7c0 .param/l "i" 0 5 58, +C4<01111>;
S_0x55b1e29dd8a0 .scope module, "U_MAC_DSP" "mac_dsp" 5 59, 6 2 0, S_0x55b1e29dd5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "wgt";
    .port_info 2 /INPUT 32 "acc";
    .port_info 3 /OUTPUT 32 "sum";
P_0x55b1e29dda80 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x55b1e29ddac0 .param/l "INP_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55b1e29ddb00 .param/l "WGT_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55b1e29ddd60_0 .net/s "a", 31 0, L_0x55b1e2a5ad90;  1 drivers
v0x55b1e29dde60_0 .net "acc", 31 0, L_0x55b1e2a5af90;  1 drivers
v0x55b1e29ddf40_0 .net/s "b", 31 0, L_0x55b1e2a5ae30;  1 drivers
v0x55b1e29de030_0 .net/s "c", 31 0, L_0x55b1e2a5af90;  alias, 1 drivers
v0x55b1e29de120_0 .net "inp", 7 0, L_0x55b1e2a5b330;  1 drivers
v0x55b1e29de230_0 .net/s "mul", 31 0, L_0x55b1e2a5b100;  1 drivers
v0x55b1e29de310_0 .net "sum", 31 0, L_0x55b1e2a5b1f0;  1 drivers
v0x55b1e29de3f0_0 .net "wgt", 7 0, L_0x55b1e2a5b420;  1 drivers
L_0x55b1e2a5ad90 .extend/s 32, L_0x55b1e2a5b330;
L_0x55b1e2a5ae30 .extend/s 32, L_0x55b1e2a5b420;
L_0x55b1e2a5b100 .arith/mult 32, L_0x55b1e2a5ad90, L_0x55b1e2a5ae30;
L_0x55b1e2a5b1f0 .arith/sum 32, L_0x55b1e2a5b100, L_0x55b1e2a5af90;
S_0x55b1e29df080 .scope module, "inp_mem" "bram_sp" 3 30, 7 4 0, S_0x55b1e2679c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "addr";
    .port_info 4 /INPUT 128 "din";
    .port_info 5 /OUTPUT 128 "dout";
P_0x55b1e29df280 .param/l "DEPTH" 0 7 6, +C4<00000000000000000000000000000001>;
P_0x55b1e29df2c0 .param/str "FILE" 0 7 7, "/home/sjson/work/tvm_project/vta-gemm-core/sim/mem/inp_mem.mem";
P_0x55b1e29df300 .param/l "WIDTH" 0 7 5, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
v0x55b1e29df770_0 .net "addr", 0 0, L_0x55b1e2a6ca40;  1 drivers
v0x55b1e29df850_0 .net "clk", 0 0, v0x55b1e29e1130_0;  1 drivers
o0x7fc4089da6f8 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b1e29df910_0 .net "din", 127 0, o0x7fc4089da6f8;  0 drivers
v0x55b1e29df9d0_0 .var "dout", 127 0;
v0x55b1e29dfa90_0 .net "en", 0 0, L_0x55b1e2a6c860;  1 drivers
v0x55b1e29dfba0 .array "ram", 0 0, 127 0;
v0x55b1e29dfc80_0 .net "we", 0 0, L_0x55b1e2a6c950;  1 drivers
E_0x55b1e28757c0 .event posedge, v0x55b1e29df850_0;
S_0x55b1e29dfe00 .scope module, "wgt_mem" "bram_sp" 3 43, 7 4 0, S_0x55b1e2679c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "addr";
    .port_info 4 /INPUT 2048 "din";
    .port_info 5 /OUTPUT 2048 "dout";
P_0x55b1e29dffe0 .param/l "DEPTH" 0 7 6, +C4<00000000000000000000000000000001>;
P_0x55b1e29e0020 .param/str "FILE" 0 7 7, "/home/sjson/work/tvm_project/vta-gemm-core/sim/mem/wgt_mem.mem";
P_0x55b1e29e0060 .param/l "WIDTH" 0 7 5, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000>;
v0x55b1e29e04d0_0 .net "addr", 0 0, L_0x55b1e2a6cd60;  1 drivers
v0x55b1e29e0590_0 .net "clk", 0 0, v0x55b1e29e1130_0;  alias, 1 drivers
o0x7fc4089da908 .functor BUFZ 2048, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b1e29e0650_0 .net "din", 2047 0, o0x7fc4089da908;  0 drivers
v0x55b1e29e06f0_0 .var "dout", 2047 0;
v0x55b1e29e07c0_0 .net "en", 0 0, L_0x55b1e2a6cb80;  1 drivers
v0x55b1e29e0860 .array "ram", 0 0, 2047 0;
v0x55b1e29e0940_0 .net "we", 0 0, L_0x55b1e2a6cc70;  1 drivers
    .scope S_0x55b1e29df080;
T_0 ;
    %vpi_call/w 7 21 "$readmemh", P_0x55b1e29df2c0, v0x55b1e29dfba0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55b1e29df080;
T_1 ;
    %wait E_0x55b1e28757c0;
    %load/vec4 v0x55b1e29dfa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55b1e29dfc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55b1e29df910_0;
    %load/vec4 v0x55b1e29df770_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1e29dfba0, 0, 4;
T_1.2 ;
    %load/vec4 v0x55b1e29df770_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55b1e29dfba0, 4;
    %assign/vec4 v0x55b1e29df9d0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b1e29dfe00;
T_2 ;
    %vpi_call/w 7 21 "$readmemh", P_0x55b1e29e0020, v0x55b1e29e0860 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55b1e29dfe00;
T_3 ;
    %wait E_0x55b1e28757c0;
    %load/vec4 v0x55b1e29e07c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55b1e29e0940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55b1e29e0650_0;
    %load/vec4 v0x55b1e29e04d0_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1e29e0860, 0, 4;
T_3.2 ;
    %load/vec4 v0x55b1e29e04d0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55b1e29e0860, 4;
    %assign/vec4 v0x55b1e29e06f0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b1e2679c20;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x55b1e29e1130_0;
    %inv;
    %store/vec4 v0x55b1e29e1130_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b1e2679c20;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b1e29e1130_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 3 58 "$stop" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "/home/sjson/work/tvm_project/vta-gemm-core/sim/tb_gemm_op.v";
    "/home/sjson/work/tvm_project/vta-gemm-core/rtl/gemm_op.v";
    "/home/sjson/work/tvm_project/vta-gemm-core/rtl/systolic_row.v";
    "/home/sjson/work/tvm_project/vta-gemm-core/rtl/proc_elem.v";
    "/home/sjson/work/tvm_project/vta-gemm-core/rtl/memory.v";
