// Seed: 2048645213
module module_0 ();
  initial disable id_1;
  wire id_2;
  ;
  assign module_1.id_13 = 0;
  assign id_1 = id_2 + id_2;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    output tri id_2,
    input tri1 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    input tri id_7,
    input wor id_8,
    output supply1 id_9,
    output supply1 id_10,
    output tri id_11,
    input wor id_12,
    output tri id_13
);
  uwire \id_15 = -1;
  parameter id_16 = 1;
  module_0 modCall_1 ();
  parameter id_17 = 1;
endmodule
