

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_5u_config5_s'
================================================================
* Date:           Mon Apr 28 18:56:02 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  15.647 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       53|  60.000 ns|  1.590 us|    2|   53|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+
        |                                                                                   |                                                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                  Pipeline                 |
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min   |    max   | min | max |                    Type                   |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+
        |call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_195         |shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s                |        0|        0|      0 ns|      0 ns|    1|    1|                                        yes|
        |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319  |dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s  |       50|       51|  1.500 us|  1.530 us|   50|   50|  loop rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    443|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        1|   5|   1313|   1914|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     66|    -|
|Register         |        -|   -|    434|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   5|   1747|   2423|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   5|      4|     11|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319  |dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s  |        1|   5|  800|  1298|    0|
    |call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_195         |shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s                |        0|   0|  513|   616|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                              |                                                                        |        1|   5| 1313|  1914|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln303_fu_532_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln307_fu_579_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln313_fu_609_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln318_fu_556_p2              |         +|   0|  0|  39|          32|          32|
    |and_ln284_3_fu_491_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln284_fu_485_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state3                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_condition_335                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_464                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_call_state3    |       and|   0|  0|   2|           1|           1|
    |icmp_ln284_7_fu_447_p2           |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln284_8_fu_463_p2           |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln284_9_fu_479_p2           |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln284_fu_429_p2             |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln303_fu_537_p2             |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln307_fu_584_p2             |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln313_fu_596_p2             |      icmp|   0|  0|  39|          32|           3|
    |select_ln313_fu_601_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln318_fu_549_p3           |    select|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 443|         357|          98|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  17|          4|    1|          4|
    |ap_phi_mux_storemerge_phi_fu_188_p4  |  13|          3|   32|         96|
    |layer5_out_blk_n                     |   9|          2|    1|          2|
    |pX_2                                 |   9|          2|   32|         64|
    |pY_2                                 |   9|          2|   32|         64|
    |sX_2                                 |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  66|         15|  130|        294|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln284_3_reg_644                                                                             |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                       |   3|   0|    3|          0|
    |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln284_reg_630                                                                              |   1|   0|    1|          0|
    |pX_2                                                                                            |  32|   0|   32|          0|
    |pY_2                                                                                            |  32|   0|   32|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73            |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74            |   6|   0|    6|          0|
    |sX_2                                                                                            |  32|   0|   32|          0|
    |sY_2                                                                                            |  32|   0|   32|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28                    |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29                    |   6|   0|    6|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           | 434|   0|  434|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,5u>,config5>|  return value|
|in_elem_0_0_0_0_0_val      |   in|    6|     ap_none|                                                   in_elem_0_0_0_0_0_val|        scalar|
|in_elem_0_1_0_0_0_val      |   in|    6|     ap_none|                                                   in_elem_0_1_0_0_0_val|        scalar|
|layer5_out_din             |  out|   95|     ap_fifo|                                                              layer5_out|       pointer|
|layer5_out_full_n          |   in|    1|     ap_fifo|                                                              layer5_out|       pointer|
|layer5_out_write           |  out|    1|     ap_fifo|                                                              layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    9|     ap_fifo|                                                              layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    9|     ap_fifo|                                                              layer5_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

