# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../parcial_23.gen/sources_1/ip/lifoBlockRam/lifoBlockRam_sim_netlist.vhdl" \
"../../../../parcial_23.srcs/sources_1/imports/Downloads/lifo.vhd" \
"../../../../parcial_23.srcs/sim_1/imports/2023/lifo_tb.vhd" \

# Do not sort compile order
nosort
