# riscv-iitg
4-stage pipeline microarchitecture based on RISC-V ISA. The core supports base integer instructions RV32I and the multiplication extension M.
