# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1090 0.000512 1024 1 1960 29184 2.48586 1.73814 84.5845 52.6146 141.534 141.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1090 0.000512 1024 1 1960 29088 2.48499 1.73283 102.479 52.5818 159.397 159.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1090 0.000512 1024 1 1960 28800 2.46349 1.71709 106.574 52.2513 163.12 163.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1090 0.000512 1024 1 1960 28800 2.47197 1.73024 98.3083 52.3613 154.985 155.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1090 0.000512 1024 1 1960 28800 2.50192 1.72522 99.4349 52.3358 156.111 156.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1090 0.000512 1024 1 1960 28672 2.46374 1.71213 101.233 52.1948 157.722 157.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1090 0.000512 1024 1 1960 28800 2.49242 1.73008 103.117 52.6692 160.122 160.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1090 0.000512 1024 1 1960 29184 2.48384 1.74285 101.983 52.5684 158.895 158.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1090 0.000512 1024 1 1960 28416 2.46995 1.71523 99.0092 51.9724 155.282 155.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1090 0.000512 1024 1 1960 28000 2.48678 1.70784 106.109 52.1327 162.547 162.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1090 0.000512 1024 1 1960 27648 2.45107 1.69088 118.229 51.3583 173.84 173.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1090 0.000512 1024 1 1965 29184 2.46966 1.73491 85.4834 52.3917 142.192 142.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1090 0.000512 1024 1 1965 29120 2.4807 1.72883 86.3409 52.4161 143.08 143.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1090 0.000512 1024 1 1965 29184 2.47562 1.73466 87.0167 52.5537 143.893 143.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1090 0.000512 1024 1 1965 29344 2.49056 1.73123 87.9974 52.7255 145.06 145.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1090 0.000512 1024 1 1965 29184 2.48224 1.73875 90.3052 52.6223 147.263 147.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1090 0.000512 1024 1 1965 29088 2.48931 1.73046 103.466 52.5809 160.38 160.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1090 0.000512 1024 1 1965 28800 2.46675 1.72074 100.964 52.3729 157.636 157.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1090 0.000512 1024 1 1965 28800 2.46845 1.73158 107.078 52.2984 163.69 163.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1090 0.000512 1024 1 1965 28800 2.50269 1.72685 108.747 52.543 165.628 165.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1090 0.000512 1024 1 1965 28672 2.45859 1.71037 106.868 52.6471 163.796 163.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1090 0.000512 1024 1 1965 28800 2.49334 1.73056 107.226 52.5141 164.074 164.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1090 0.000512 1024 1 1965 29184 2.48058 1.74451 103.353 52.6959 160.388 160.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1090 0.000512 1024 1 1965 28416 2.46592 1.71229 110.406 51.9792 166.674 166.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1090 0.000512 1024 1 1965 28000 2.48416 1.71213 116.489 51.9739 172.771 172.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1090 0.000512 1024 1 1965 27648 2.45715 1.6896 104.876 51.4931 160.629 160.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1090 0.000512 1024 1 1960 29184 2.46989 1.73421 81.0346 52.5911 137.945 138.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1090 0.000512 1024 1 1960 29120 2.48461 1.7319 91.0075 52.5731 147.908 147.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1090 0.000512 1024 1 1960 29184 2.47194 1.73507 86.2755 52.5058 143.1 143.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1090 0.000512 1024 1 1960 29120 2.49526 1.73757 87.5115 52.5525 144.41 144.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1090 0.000512 1024 1 1960 29184 2.48154 1.74214 86.2547 52.6465 143.24 143.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1090 0.000512 1024 1 1960 29088 2.48672 1.73059 110.122 52.3915 166.843 166.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1090 0.000512 1024 1 1960 28800 2.46374 1.72243 77.4658 52.1121 133.878 133.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1090 0.000512 1024 1 1960 28800 2.47203 1.72 108.539 52.4067 165.255 165.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1090 0.000512 1024 1 1960 28160 2.46147 1.7111 73.6057 51.9301 129.825 129.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1090 0.000512 1024 1 1960 28800 2.47046 1.73056 100.14 52.3073 156.764 156.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1090 0.000512 1024 1 1960 28416 2.46678 1.71389 70.3417 51.9646 126.602 126.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1090 0.000512 1024 1 1960 28800 2.50381 1.72595 102.223 52.541 159.108 159.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1090 0.000512 1024 1 1960 28000 2.48614 1.70698 71.2557 52.1058 127.671 127.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1090 0.000512 1024 1 1960 28672 2.45747 1.7121 127.122 52.0402 183.447 183.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1090 0.000512 1024 1 1960 28672 2.46563 1.71997 82.7426 52.1778 139.221 139.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1090 0.000512 1024 1 1960 28800 2.49354 1.73194 124.015 52.5127 180.865 180.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1090 0.000512 1024 1 1960 27840 2.47706 1.71197 81.7445 52.0334 138.079 138.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1090 0.000512 1024 1 1960 29184 2.488 1.73891 123.313 52.5687 180.228 180.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1090 0.000512 1024 1 1960 27648 2.45744 1.69811 79.5393 51.3661 135.173 135.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1090 0.000512 1024 1 1960 28416 2.468 1.71421 106.362 51.9591 162.62 162.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1090 0.000512 1024 1 1960 27648 2.49856 1.72307 72.1706 52.2236 128.732 128.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1090 0.000512 1024 1 1960 28000 2.48448 1.70819 110.112 52.1061 166.522 166.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1090 0.000512 1024 1 1960 27200 2.50179 1.72006 78.7902 52.3736 135.498 135.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1090 0.000512 1024 1 1968 29184 2.46979 1.73418 81.7103 52.4407 138.469 138.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1090 0.000512 1024 1 1968 29120 2.48538 1.73027 86.013 52.5349 142.881 142.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1090 0.000512 1024 1 1968 29184 2.4705 1.73466 85.3134 53.002 142.635 142.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1090 0.000512 1024 1 1968 28800 2.4712 1.73261 56.4939 52.5151 113.327 113.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1090 0.000512 1024 1 1968 29120 2.49574 1.7327 97.2039 52.6857 154.233 154.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1090 0.000512 1024 1 1968 28672 2.45984 1.71008 63.4523 52.1969 119.932 120.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1090 0.000512 1024 1 1968 29184 2.48006 1.73466 93.9228 52.648 150.898 150.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1090 0.000512 1024 1 1968 29184 2.48864 1.74362 62.115 52.7374 119.196 119.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1090 0.000512 1024 1 1968 29088 2.48675 1.72851 105.866 52.5837 162.778 162.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1090 0.000512 1024 1 1968 28800 2.46579 1.7176 75.8737 52.3237 132.494 132.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1090 0.000512 1024 1 1968 28800 2.46762 1.72269 101.038 52.4096 157.748 157.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1090 0.000512 1024 1 1968 28160 2.4609 1.71082 70.5024 52.0778 126.865 126.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1090 0.000512 1024 1 1968 28800 2.47242 1.73203 123.57 52.3434 180.23 180.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1090 0.000512 1024 1 1968 28416 2.46787 1.71414 79.3571 52.1317 135.783 135.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1090 0.000512 1024 1 1968 28800 2.49485 1.72624 123.561 52.3218 180.213 180.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1090 0.000512 1024 1 1968 28000 2.4839 1.70918 82.3699 51.9824 138.658 138.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1090 0.000512 1024 1 1968 28672 2.45984 1.70803 118.558 52.0302 174.87 174.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1090 0.000512 1024 1 1968 28672 2.46627 1.71843 79.5761 52.6277 136.502 136.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1090 0.000512 1024 1 1968 28800 2.49773 1.73456 111.815 52.682 168.846 168.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1090 0.000512 1024 1 1968 27840 2.47203 1.71376 75.9061 52.0187 132.222 132.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1090 0.000512 1024 1 1968 29184 2.48512 1.73805 110.625 52.5653 167.528 167.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1090 0.000512 1024 1 1968 27648 2.45789 1.69165 73.7566 51.3683 129.391 129.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1090 0.000512 1024 1 1975 28928 2.47296 1.73466 90.9494 52.6031 147.87 147.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1090 0.000512 1024 1 1975 28960 2.48861 1.73088 82.7645 52.4124 139.508 139.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1090 0.000512 1024 1 1975 28800 2.46723 1.72202 54.1611 52.2022 110.667 110.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1090 0.000512 1024 1 1975 28992 2.47645 1.7367 88.8484 52.5486 145.723 145.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1090 0.000512 1024 1 1975 28800 2.47194 1.73875 59.0101 52.8124 116.146 116.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1090 0.000512 1024 1 1975 28896 2.49949 1.73152 93.2134 52.5478 150.105 150.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1090 0.000512 1024 1 1975 28224 2.46819 1.712 60.4159 52.198 116.908 116.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1090 0.000512 1024 1 1975 28928 2.48221 1.73696 94.9212 52.4813 151.736 151.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1090 0.000512 1024 1 1975 28672 2.49232 1.74285 63.3432 52.5747 120.265 120.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1090 0.000512 1024 1 1975 28800 2.49206 1.73261 107.807 52.4506 164.591 164.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1090 0.000512 1024 1 1975 28224 2.47565 1.71472 74.7757 52.3249 131.403 131.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1090 0.000512 1024 1 1975 28800 2.46989 1.72022 102.349 52.4057 159.057 159.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1090 0.000512 1024 1 1975 28160 2.46122 1.71008 71.3305 51.9309 127.544 127.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1090 0.000512 1024 1 1975 28800 2.47418 1.73117 122.878 52.3016 179.498 179.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1090 0.000512 1024 1 1975 28416 2.47018 1.71622 79.94 51.9178 136.16 136.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1090 0.000512 1024 1 1975 28800 2.5033 1.72602 124.777 52.5414 181.664 181.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1090 0.000512 1024 1 1975 28000 2.48749 1.71008 82.8881 52.1366 139.336 139.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1090 0.000512 1024 1 1975 28224 2.46621 1.71008 113.287 52.042 169.619 169.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1090 0.000512 1024 1 1975 27776 2.4895 1.72298 75.9137 52.1754 132.415 132.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1090 0.000512 1024 1 1975 28800 2.50278 1.73178 111.366 52.5079 168.224 168.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1090 0.000512 1024 1 1975 27840 2.47619 1.71088 76.072 52.0293 132.403 132.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1090 0.000512 1024 1 1975 28672 2.49446 1.74179 112.271 52.577 169.197 169.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1090 0.000512 1024 1 1975 27648 2.45664 1.68816 75.1092 51.3701 130.737 130.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1090 0.000512 1024 1 1952 29184 2.47363 1.7367 80.2936 52.5864 137.204 137.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1090 0.000512 1024 1 1952 29184 2.47734 1.73875 52.9981 52.6525 109.983 110.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1090 0.000512 1024 1 1952 29120 2.48221 1.72854 82.8017 52.4188 139.548 139.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1090 0.000512 1024 1 1952 28800 2.46829 1.71738 54.6617 52.3738 111.337 111.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1090 0.000512 1024 1 1952 29184 2.47978 1.7367 92.0941 52.6759 149.101 149.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1090 0.000512 1024 1 1952 28800 2.47162 1.73152 57.1846 52.48 113.986 114.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1090 0.000512 1024 1 1952 29120 2.49917 1.73603 86.6141 52.511 143.474 143.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1090 0.000512 1024 1 1952 28672 2.45885 1.71139 56.0397 52.1812 112.511 112.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1090 0.000512 1024 1 1952 28224 2.47437 1.69987 46.7464 51.8057 102.841 102.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1090 0.000512 1024 1 1952 29184 2.48352 1.73894 88.2373 52.4914 145.064 145.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1090 0.000512 1024 1 1952 29184 2.48038 1.7465 58.8622 52.5771 115.781 115.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1090 0.000512 1024 1 1952 28416 2.47165 1.71418 48.5594 51.9665 104.826 104.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1090 0.000512 1024 1 1952 29088 2.48211 1.73056 124.153 52.3996 180.885 180.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1090 0.000512 1024 1 1952 28800 2.45754 1.71386 79.9599 52.169 136.411 136.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1090 0.000512 1024 1 1952 27648 2.47242 1.68506 64.9928 51.609 120.874 120.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1090 0.000512 1024 1 1952 28800 2.4665 1.71693 119.365 52.3777 176.04 176.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1090 0.000512 1024 1 1952 28160 2.46406 1.71187 80.1478 51.9302 136.367 136.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1090 0.000512 1024 1 1952 27840 2.47197 1.71402 63.7853 52.0436 120.128 120.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1090 0.000512 1024 1 1952 28800 2.46781 1.73069 105.802 52.3013 162.415 162.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1090 0.000512 1024 1 1952 28416 2.46768 1.71418 74.0693 52.1347 130.497 130.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1090 0.000512 1024 1 1952 27648 2.46118 1.69843 64.3869 51.6651 120.327 120.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1090 0.000512 1024 1 1952 28800 2.5071 1.72566 111.357 52.509 168.215 168.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1090 0.000512 1024 1 1952 28000 2.48986 1.71008 74.8895 52.1347 131.341 131.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1090 0.000512 1024 1 1952 27600 2.52106 1.71226 64.3982 52.2397 120.987 121.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1090 0.000512 1024 1 1952 28672 2.46106 1.71014 104.978 52.0439 161.309 161.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1090 0.000512 1024 1 1952 28672 2.46899 1.72182 74.8175 52.1858 131.338 131.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1090 0.000512 1024 1 1952 26880 2.44326 1.67322 60.6218 51.2876 116.14 116.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1090 0.000512 1024 1 1952 28800 2.50262 1.72992 108.599 53.638 166.586 166.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1090 0.000512 1024 1 1952 27840 2.47418 1.71219 73.6498 52.0319 129.982 130.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1090 0.000512 1024 1 1952 27360 2.44634 1.6647 62.1455 50.8999 117.271 117.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1090 0.000512 1024 1 1952 29184 2.48704 1.74205 105.914 52.5755 162.834 162.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1090 0.000512 1024 1 1952 27648 2.45974 1.69203 74.7194 51.3257 130.311 130.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1090 0.000512 1024 1 1952 27648 2.50048 1.72384 62.6585 52.229 119.223 119.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1090 0.000512 1024 1 1960 28928 2.47744 1.73469 82.5267 52.4419 139.297 139.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1090 0.000512 1024 1 1960 28928 2.48358 1.74 55.0245 53.58 112.942 113.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1090 0.000512 1024 1 1960 28800 2.48902 1.72851 91.0291 52.5354 147.897 147.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1090 0.000512 1024 1 1960 28480 2.4727 1.71805 60.2296 52.3944 116.927 117.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1090 0.000512 1024 1 1960 28800 2.4984 1.72896 50.7388 52.479 107.554 107.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1090 0.000512 1024 1 1960 28992 2.48333 1.73421 86.9979 53.0021 144.329 144.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1090 0.000512 1024 1 1960 28800 2.4711 1.72858 56.6633 52.5195 113.492 113.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1090 0.000512 1024 1 1960 28224 2.46986 1.71277 46.7701 52.1629 103.23 103.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1090 0.000512 1024 1 1960 28896 2.50054 1.72934 116.229 52.6863 173.258 173.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1090 0.000512 1024 1 1960 28224 2.46867 1.70973 73.2052 52.0337 129.526 129.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1090 0.000512 1024 1 1960 28224 2.47811 1.70029 62.6306 51.9335 118.856 118.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1090 0.000512 1024 1 1960 28928 2.48685 1.73744 111.958 52.6117 168.908 168.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1090 0.000512 1024 1 1960 28672 2.49328 1.74304 71.0098 52.7332 128.094 128.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1090 0.000512 1024 1 1960 28416 2.46934 1.71706 57.4251 52.1313 113.856 113.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1090 0.000512 1024 1 1960 28800 2.49085 1.73056 112.146 52.4619 168.949 169.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1090 0.000512 1024 1 1960 28224 2.47952 1.71395 76.9715 52.1575 133.432 133.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1090 0.000512 1024 1 1960 27648 2.47491 1.68634 66.7317 51.4334 122.436 122.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1090 0.000512 1024 1 1960 27648 2.46141 1.69779 59.834 51.7037 115.813 115.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1090 0.000512 1024 1 1960 28480 2.47488 1.72224 109.418 52.3962 166.128 166.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1090 0.000512 1024 1 1960 28160 2.45843 1.71533 75.0001 51.884 131.169 131.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1090 0.000512 1024 1 1960 27840 2.48163 1.71232 64.9052 52.0343 121.252 121.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1090 0.000512 1024 1 1960 28160 2.48403 1.7184 59.9599 52.2805 116.558 116.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1090 0.000512 1024 1 1960 28800 2.47101 1.7305 106.524 52.3619 163.2 163.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1090 0.000512 1024 1 1960 28416 2.4736 1.71395 73.5582 52.1314 129.985 130.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1090 0.000512 1024 1 1960 27648 2.46579 1.69939 61.2854 51.535 117.098 117.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1090 0.000512 1024 1 1960 27648 2.4968 1.72608 57.0506 52.3909 113.776 113.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1090 0.000512 1024 1 1960 28800 2.49856 1.72246 107.689 52.3225 164.353 164.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1090 0.000512 1024 1 1960 28000 2.48422 1.71427 77.6841 51.9851 133.98 134.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1090 0.000512 1024 1 1960 27600 2.51312 1.71622 64.0697 52.1207 120.534 120.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1090 0.000512 1024 1 1960 27200 2.50509 1.71846 59.3796 52.2269 115.944 116.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1090 0.000512 1024 1 1968 28928 2.47098 1.73501 91.0801 52.437 147.836 147.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1090 0.000512 1024 1 1968 28928 2.4815 1.74122 57.4288 52.5295 114.297 114.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1090 0.000512 1024 1 1968 28800 2.47254 1.73261 47.7265 52.5172 104.56 104.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1090 0.000512 1024 1 1968 28800 2.48912 1.72803 85.8827 52.3679 142.581 142.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1090 0.000512 1024 1 1968 28480 2.47485 1.72237 55.903 52.2499 112.469 112.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1090 0.000512 1024 1 1968 28800 2.50173 1.73056 47.4388 52.5186 104.305 104.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1090 0.000512 1024 1 1968 28992 2.47907 1.73667 113.519 52.5439 170.39 170.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1090 0.000512 1024 1 1968 28800 2.47005 1.72877 72.3831 52.5205 129.218 129.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1090 0.000512 1024 1 1968 28224 2.47053 1.71827 60.8274 52.1604 117.289 117.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1090 0.000512 1024 1 1968 28416 2.47107 1.71546 52.187 52.0954 108.584 108.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1090 0.000512 1024 1 1968 28896 2.50109 1.73056 111.094 52.6895 168.125 168.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1090 0.000512 1024 1 1968 28224 2.47075 1.71597 69.0815 51.9788 125.357 125.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1090 0.000512 1024 1 1968 28224 2.47446 1.69949 57.6344 51.8144 113.738 113.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1090 0.000512 1024 1 1968 27776 2.48739 1.71882 50.1788 52.309 106.806 106.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1090 0.000512 1024 1 1968 28928 2.4856 1.73808 104.534 52.4935 161.365 161.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1090 0.000512 1024 1 1968 28672 2.49542 1.74016 68.3348 52.5724 125.256 125.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1090 0.000512 1024 1 1968 28416 2.4711 1.7129 56.7639 51.9753 113.038 113.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1090 0.000512 1024 1 1968 27648 2.46157 1.6937 50.0924 51.3728 105.732 105.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1090 0.000512 1024 1 1968 28800 2.49197 1.73085 106.775 52.4508 163.565 163.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1090 0.000512 1024 1 1968 28224 2.47859 1.71654 74.334 52.1704 130.812 130.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1090 0.000512 1024 1 1968 27648 2.47235 1.68528 62.2212 51.4316 117.927 118.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1090 0.000512 1024 1 1968 27648 2.4633 1.69811 59.6079 51.7406 115.63 115.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1090 0.000512 1024 1 1968 28480 2.47226 1.71827 106.108 52.2445 162.66 162.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1090 0.000512 1024 1 1968 28160 2.46768 1.71322 73.4143 51.9156 129.628 129.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1090 0.000512 1024 1 1968 27840 2.47293 1.71094 62.5099 52.6192 119.43 119.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1090 0.000512 1024 1 1968 28160 2.48115 1.7193 58.5537 52.1401 115.011 115.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1090 0.000512 1024 1 2000 28672 2.47782 1.73466 92.1646 52.3849 148.881 148.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1090 0.000512 1024 1 2000 28672 2.49446 1.7408 61.6911 52.613 118.65 118.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1090 0.000512 1024 1 2000 28416 2.48419 1.73216 50.9325 52.3496 107.613 107.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1090 0.000512 1024 1 2000 28640 2.49136 1.72832 86.7209 52.358 143.411 143.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1090 0.000512 1024 1 2000 28480 2.4752 1.71965 56.8977 52.2493 113.456 113.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1090 0.000512 1024 1 2000 28320 2.50893 1.73466 47.9611 52.5256 104.841 104.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1090 0.000512 1024 1 2000 28160 2.46579 1.71373 41.8327 51.9238 98.0494 98.1462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1090 0.000512 1024 1 2000 28608 2.48477 1.73597 115.09 52.5395 171.965 172.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1090 0.000512 1024 1 2000 28416 2.48326 1.73299 71.863 52.3551 128.55 128.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1090 0.000512 1024 1 2000 28224 2.47494 1.71542 60.2643 52.3298 116.899 116.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1090 0.000512 1024 1 2000 27648 2.48794 1.7152 51.3716 51.9741 107.662 107.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1090 0.000512 1024 1 2000 28672 2.50438 1.73261 110.363 52.5657 167.282 167.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1090 0.000512 1024 1 2000 28224 2.47347 1.70829 69.3321 51.992 125.618 125.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1090 0.000512 1024 1 2000 27552 2.48813 1.69984 56.4588 51.9623 112.725 112.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1090 0.000512 1024 1 2000 27776 2.48867 1.71968 50.2754 52.3492 106.949 107.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1090 0.000512 1024 1 2000 28672 2.48803 1.73466 103.63 52.4912 160.457 160.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1090 0.000512 1024 1 2000 28672 2.49674 1.74394 70.0944 52.698 127.146 127.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1090 0.000512 1024 1 2000 27648 2.48886 1.7167 57.7992 51.9197 114.045 114.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1090 0.000512 1024 1 2000 27648 2.45606 1.68966 51.8576 51.3152 107.432 107.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1090 0.000512 1024 1 2000 28512 2.4968 1.72739 112.257 52.5811 169.178 169.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1090 0.000512 1024 1 2000 28224 2.47523 1.71498 78.221 52.0935 134.621 134.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1090 0.000512 1024 1 2000 27648 2.47171 1.68957 65.794 51.6447 121.709 121.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1090 0.000512 1024 1 2000 27648 2.46182 1.69872 61.3517 51.5298 117.156 117.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1090 0.000512 1024 1 2000 25920 2.47178 1.66672 54.734 50.892 109.878 109.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1090 0.000512 1024 1 2000 28480 2.47869 1.71827 108.104 52.4081 164.825 164.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1090 0.000512 1024 1 2000 28160 2.46726 1.71622 77.1328 51.9156 133.348 133.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1090 0.000512 1024 1 2000 27840 2.47686 1.71136 64.6007 52.0236 120.93 121.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1090 0.000512 1024 1 2000 28160 2.48784 1.72218 60.1439 52.1458 116.616 116.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1090 0.000512 1024 1 2000 27200 2.50522 1.716 59.9458 52.2405 116.514 116.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1090 0.000512 1024 1 1980 28672 2.47946 1.73549 85.8432 52.4273 142.599 142.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1090 0.000512 1024 1 1980 28672 2.49037 1.74064 56.6989 52.6138 113.66 113.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1090 0.000512 1024 1 1980 28416 2.48486 1.72963 46.782 52.3089 103.42 103.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1090 0.000512 1024 1 1980 28672 2.49834 1.74166 42.0134 52.5769 98.949 99.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1090 0.000512 1024 1 1980 28640 2.49155 1.72867 114.204 52.538 171.076 171.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1090 0.000512 1024 1 1980 28480 2.47347 1.72032 71.0715 52.2447 127.623 127.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1090 0.000512 1024 1 1980 28320 2.51024 1.73261 59.8948 52.6441 116.895 116.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1090 0.000512 1024 1 1980 28160 2.46579 1.70995 51.7902 52.0878 108.169 108.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1090 0.000512 1024 1 1980 28800 2.48272 1.73466 110.005 52.6968 167.031 167.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1090 0.000512 1024 1 1980 28416 2.48816 1.73078 68.543 52.3472 125.224 125.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1090 0.000512 1024 1 1980 28224 2.46989 1.71203 56.9009 52.2902 113.484 113.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1090 0.000512 1024 1 1980 27648 2.48262 1.71213 49.4671 52.1325 105.906 106.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1090 0.000512 1024 1 1980 27840 2.47603 1.71043 44.623 52.04 100.965 101.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1090 0.000512 1024 1 1980 28672 2.51085 1.73242 100.628 53.5683 158.559 158.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1090 0.000512 1024 1 1980 28224 2.46688 1.71098 65.8565 52.1611 122.307 122.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1090 0.000512 1024 1 1980 27552 2.48736 1.69882 54.3214 51.8124 110.436 110.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1090 0.000512 1024 1 1980 27776 2.49018 1.71968 48.54 52.3068 105.173 105.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1090 0.000512 1024 1 1980 26880 2.49936 1.69424 41.7931 51.6494 97.7487 97.8435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1090 0.000512 1024 1 1980 28672 2.49059 1.73699 97.533 52.4778 154.354 154.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1090 0.000512 1024 1 1980 28672 2.5024 1.7449 67.1267 52.5493 124.039 124.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1090 0.000512 1024 1 1980 27648 2.49011 1.71219 54.8442 52.0958 111.254 111.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1090 0.000512 1024 1 1980 27648 2.46269 1.69056 49.0301 51.3721 104.667 104.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1090 0.000512 1024 1 1980 28160 2.48362 1.72096 46.314 52.2682 102.898 102.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1090 0.000512 1024 1 1984 29056 2.47293 1.73469 84.6372 52.3817 141.341 141.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1090 0.000512 1024 1 1984 28928 2.48685 1.73875 55.5789 52.4929 112.408 112.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1090 0.000512 1024 1 1984 28800 2.4752 1.73261 46.5512 52.3558 103.231 103.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1090 0.000512 1024 1 1984 28672 2.49933 1.73741 40.9953 52.5775 97.9223 98.0152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1090 0.000512 1024 1 1984 29120 2.48829 1.7272 112.324 52.4139 169.066 169.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1090 0.000512 1024 1 1984 28800 2.47226 1.71891 69.5815 52.4105 126.295 126.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1090 0.000512 1024 1 1984 28800 2.5001 1.73216 56.9236 52.5237 113.793 113.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1090 0.000512 1024 1 1984 28160 2.46374 1.7153 49.916 51.8764 106.087 106.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1090 0.000512 1024 1 1984 28000 2.48541 1.71478 44.5166 51.9709 100.802 100.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1090 0.000512 1024 1 1984 29184 2.47626 1.73398 106.473 52.5381 163.334 163.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1090 0.000512 1024 1 1984 28800 2.47219 1.73261 66.7902 52.3489 123.459 123.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1090 0.000512 1024 1 1984 28800 2.46413 1.7143 55.8556 52.169 112.32 112.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1090 0.000512 1024 1 1984 28416 2.46829 1.72829 49.545 51.9618 105.818 105.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1090 0.000512 1024 1 1984 27840 2.47427 1.71245 42.047 52.0392 98.3895 98.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1090 0.000512 1024 1 1984 29120 2.49882 1.73318 98.6131 53.0339 155.992 156.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1090 0.000512 1024 1 1984 28672 2.45821 1.71622 63.9273 52.1671 120.384 120.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1090 0.000512 1024 1 1984 28224 2.47869 1.69766 53.4718 51.7998 109.556 109.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1090 0.000512 1024 1 1984 28672 2.46989 1.72032 47.7815 52.1321 104.22 104.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1090 0.000512 1024 1 1984 28000 2.47734 1.69923 41.9185 51.6039 97.8138 97.9055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1090 0.000512 1024 1 1984 28928 2.48886 1.736 97.0995 52.6145 154.053 154.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1090 0.000512 1024 1 1984 28672 2.49654 1.7449 65.2795 52.5595 122.194 122.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1090 0.000512 1024 1 1984 28416 2.4727 1.71827 54.7682 51.9682 111.039 111.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1090 0.000512 1024 1 1984 27648 2.4575 1.68864 48.0166 51.3078 103.586 103.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1090 0.000512 1024 1 1984 28160 2.48006 1.72048 45.5659 52.2642 102.148 102.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1090 0.000512 1024 1 1984 27648 2.51008 1.72442 42.2243 52.2226 98.7962 98.8878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1090 0.000512 1024 1 2048 28864 2.48813 1.73302 86.6468 52.5459 143.526 143.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1090 0.000512 1024 1 2048 28672 2.47811 1.7312 97.6571 52.574 154.553 154.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1090 0.000512 1024 1 2048 28672 2.49021 1.73744 65.406 52.6251 122.374 122.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1090 0.000512 1024 1 2048 28416 2.48298 1.7336 54.0734 52.3562 110.758 110.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1090 0.000512 1024 1 2048 28672 2.50061 1.7408 47.8594 52.5745 104.791 104.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1090 0.000512 1024 1 2048 28160 2.46554 1.7159 44.1204 51.9284 100.348 100.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1090 0.000512 1024 1 2048 27648 2.49062 1.71642 40.3878 51.9262 96.6359 96.7271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1090 0.000512 1024 1 2048 27776 2.49203 1.72032 37.9106 52.1405 94.377 94.4694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1090 0.000512 1024 1 2048 27648 2.45978 1.69322 35.7056 51.4925 91.4617 91.5524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1090 0.000512 1024 1 1980 27776 2.48451 1.72237 34.2426 52.1778 90.7354 90.8263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1090 0.000512 1024 1 1984 28672 2.46406 1.72237 34.5082 52.3107 91.114 91.2061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1090 0.000512 1024 1 2000 26880 2.49334 1.6937 33.7307 51.6573 89.6907 89.7809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1090 0.000512 1024 1 1968 28000 2.47008 1.69578 34.1988 51.783 90.2622 90.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1090 0.000512 1024 1 1952 29184 2.48742 1.7408 39.5914 52.5172 96.4507 96.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1090 0.000512 1024 1 1952 26880 2.51418 1.72934 52.7801 52.3637 109.5 109.593
