library ieee;
USE ieee.std_logic_1164.ALL;

entity ORNBits is
	GENERIC( n : integer := 32);
	port(A : in std_logic_vector(n-1 downto 0);
	B : in std_logic_vector(n-1 downto 0);
	res : out std_logic_vector(n-1 downto 0));
end ORNBits;



architecture structural of ORNBits is

COMPONENT oneBitAdder
	PORT(
		i_CarryIn		: IN	STD_LOGIC;
		i_Ai, i_Bi		: IN	STD_LOGIC;
		o_Sum, o_CarryOut	: OUT	STD_LOGIC);
END COMPONENT;

begin
	AD : 
	
	GEN: for i in n-1 downto 0 generate
		
	end generate GEN;
	
end structural;