static void master_clk_init(struct clk *clk)\r\n{\r\nclk->rate *= pll1rate[(__raw_readw(FREQCR) >> 8) & 0x0003] * pll2_mult;\r\n}\r\nstatic unsigned long module_clk_recalc(struct clk *clk)\r\n{\r\nint idx = (__raw_readw(FREQCR) & 0x0007);\r\nreturn clk->parent->rate / pfc_divisors[idx];\r\n}\r\nstatic unsigned long bus_clk_recalc(struct clk *clk)\r\n{\r\nint idx = (__raw_readw(FREQCR) & 0x0007);\r\nreturn clk->parent->rate / pfc_divisors[idx-2];\r\n}\r\nvoid __init arch_init_clk_ops(struct clk_ops **ops, int idx)\r\n{\r\nif (test_mode_pin(MODE_PIN1))\r\npll2_mult = 4;\r\nelse if (test_mode_pin(MODE_PIN0))\r\npll2_mult = 2;\r\nelse\r\npll2_mult = 1;\r\nif (idx < ARRAY_SIZE(sh7203_clk_ops))\r\n*ops = sh7203_clk_ops[idx];\r\n}
