Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov  2 18:41:50 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hx711_zynq_wrapper_control_sets_placed.rpt
| Design       : hx711_zynq_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    31 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |            5 |
|      5 |            3 |
|      6 |            1 |
|      8 |            1 |
|     10 |            1 |
|     13 |            3 |
|     14 |            2 |
|    16+ |           13 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              95 |           27 |
| No           | No                    | Yes                    |              11 |            4 |
| No           | Yes                   | No                     |              30 |           14 |
| Yes          | No                    | No                     |             240 |           52 |
| Yes          | No                    | Yes                    |              49 |           13 |
| Yes          | Yes                   | No                     |              62 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                                        Enable Signal                                                                       |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                  | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                 |                                                                                                                                                         |                1 |              2 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | hx711_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                3 |              4 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                1 |              4 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                 |                                                                                                                                                         |                2 |              4 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                             |                                                                                                                                                         |                2 |              4 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                    | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                            | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0             | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                               | hx711_zynq_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                   | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                    |                                                                                                                                                         |                5 |             13 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                  |                                                                                                                                                         |                6 |             13 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                       |                                                                                                                                                         |                4 |             13 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                        |                                                                                                                                                         |                2 |             14 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                               |                                                                                                                                                         |                2 |             14 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                           |                                                                                                                                                         |                3 |             16 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                             |                                                                                                                                                         |                4 |             17 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                 |                                                                                                                                                         |                3 |             17 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0                                                                  |                7 |             19 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/trans_en                                                                              | hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0                                                                  |                6 |             24 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/E[0]                                                                                  | hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0                                                                  |                7 |             25 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0] |                                                                                                                                                         |                4 |             27 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                             |                                                                                                                                                         |                4 |             27 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                          | hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0                                                                  |                8 |             32 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                          |                                                                                                                                                         |                8 |             32 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                               |                                                                                                                                                         |                8 |             45 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 | hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                        |                                                                                                                                                         |               10 |             45 |
|  hx711_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            |                                                                                                                                                         |               28 |             96 |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


