// Seed: 573754834
macromodule module_0 #(
    parameter id_9 = 32'd20
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wand id_4;
  output tri id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  id_6 :
  assert property (@(-1 or posedge id_2) id_5 - id_4)
  else;
  assign id_3 = -1;
  tri1 id_7;
  ;
  always $clog2(80);
  ;
  assign id_7 = 1;
  uwire id_8, _id_9, id_10, id_11;
  assign id_8 = 1'b0;
  logic ["" : (  -1  )] id_12;
  ;
  wire [id_9 : -1] id_13;
  assign id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  output tri0 id_30;
  input wire id_29;
  inout wire id_28;
  input wire id_27;
  input wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  module_0 modCall_1 (
      id_6,
      id_28,
      id_23,
      id_5
  );
  assign modCall_1.id_3 = 0;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_30 = -1;
endmodule
