
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Sep  8 16:53:08 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1476.891 ; gain = 55.836 ; free physical = 15191 ; free virtual = 24680
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multicycle_pipeline_0_0/design_1_multicycle_pipeline_0_0.dcp' for cell 'design_1_i/multicycle_pipeline_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1881.594 ; gain = 0.000 ; free physical = 14733 ; free virtual = 24262
INFO: [Netlist 29-17] Analyzing 502 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.109 ; gain = 0.000 ; free physical = 14596 ; free virtual = 24127
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2222.109 ; gain = 721.398 ; free physical = 14595 ; free virtual = 24126
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2222.109 ; gain = 0.000 ; free physical = 14549 ; free virtual = 24131

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1891f933b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2671.527 ; gain = 449.418 ; free physical = 14125 ; free virtual = 23690

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1891f933b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2990.301 ; gain = 0.000 ; free physical = 13806 ; free virtual = 23371

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1891f933b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2990.301 ; gain = 0.000 ; free physical = 13806 ; free virtual = 23371
Phase 1 Initialization | Checksum: 1891f933b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2990.301 ; gain = 0.000 ; free physical = 13806 ; free virtual = 23371

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1891f933b

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2990.301 ; gain = 0.000 ; free physical = 13801 ; free virtual = 23366

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1891f933b

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2990.301 ; gain = 0.000 ; free physical = 13802 ; free virtual = 23368
Phase 2 Timer Update And Timing Data Collection | Checksum: 1891f933b

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2990.301 ; gain = 0.000 ; free physical = 13802 ; free virtual = 23368

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 12 inverters resulting in an inversion of 124 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1ea566845

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2990.301 ; gain = 0.000 ; free physical = 13802 ; free virtual = 23367
Retarget | Checksum: 1ea566845
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 41 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 19c66e67b

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2990.301 ; gain = 0.000 ; free physical = 13802 ; free virtual = 23367
Constant propagation | Checksum: 19c66e67b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1eeb12303

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2990.301 ; gain = 0.000 ; free physical = 13801 ; free virtual = 23366
Sweep | Checksum: 1eeb12303
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 109 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1eeb12303

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2990.301 ; gain = 0.000 ; free physical = 13805 ; free virtual = 23370
BUFG optimization | Checksum: 1eeb12303
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1eeb12303

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2990.301 ; gain = 0.000 ; free physical = 13805 ; free virtual = 23370
Shift Register Optimization | Checksum: 1eeb12303
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1489cad29

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2990.301 ; gain = 0.000 ; free physical = 13805 ; free virtual = 23370
Post Processing Netlist | Checksum: 1489cad29
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 10b3ab931

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2990.301 ; gain = 0.000 ; free physical = 13805 ; free virtual = 23370

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2990.301 ; gain = 0.000 ; free physical = 13805 ; free virtual = 23370
Phase 9.2 Verifying Netlist Connectivity | Checksum: 10b3ab931

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2990.301 ; gain = 0.000 ; free physical = 13805 ; free virtual = 23370
Phase 9 Finalization | Checksum: 10b3ab931

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2990.301 ; gain = 0.000 ; free physical = 13805 ; free virtual = 23370
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              41  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             109  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 10b3ab931

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2990.301 ; gain = 0.000 ; free physical = 13805 ; free virtual = 23370

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 96 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 64 newly gated: 0 Total Ports: 192
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 16b388dc3

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13629 ; free virtual = 23194
Ending Power Optimization Task | Checksum: 16b388dc3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3243.176 ; gain = 252.875 ; free physical = 13629 ; free virtual = 23194

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1e1702944

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13613 ; free virtual = 23189
Ending Final Cleanup Task | Checksum: 1e1702944

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13613 ; free virtual = 23189

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13613 ; free virtual = 23189
Ending Netlist Obfuscation Task | Checksum: 1e1702944

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13613 ; free virtual = 23189
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3243.176 ; gain = 1021.066 ; free physical = 13613 ; free virtual = 23189
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13633 ; free virtual = 23204
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13633 ; free virtual = 23204
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13633 ; free virtual = 23204
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13632 ; free virtual = 23203
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13632 ; free virtual = 23203
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13632 ; free virtual = 23204
Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13632 ; free virtual = 23204
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13577 ; free virtual = 23147
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 117a73b12

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13577 ; free virtual = 23147
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13577 ; free virtual = 23147

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16a07a42

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13580 ; free virtual = 23152

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1106263f2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13615 ; free virtual = 23158

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1106263f2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13615 ; free virtual = 23158
Phase 1 Placer Initialization | Checksum: 1106263f2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13615 ; free virtual = 23158

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b3c99b58

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13654 ; free virtual = 23197

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ee498484

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13654 ; free virtual = 23196

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ee498484

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13654 ; free virtual = 23196

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 151a16f00

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13697 ; free virtual = 23235

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 6 LUTNM shape to break, 311 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 3, total 6, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 131 nets or LUTs. Breaked 6 LUTs, combined 125 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13690 ; free virtual = 23229

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            6  |            125  |                   131  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |            125  |                   131  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b6ea1936

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13675 ; free virtual = 23222
Phase 2.4 Global Placement Core | Checksum: 1f32213d7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13651 ; free virtual = 23210
Phase 2 Global Placement | Checksum: 1f32213d7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13651 ; free virtual = 23210

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e71af6d7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13651 ; free virtual = 23210

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15b3e97d1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13654 ; free virtual = 23210

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a2fa96c5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13654 ; free virtual = 23210

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e7fc8739

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13654 ; free virtual = 23210

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1fc309c42

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13661 ; free virtual = 23199

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 128f22b3c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13653 ; free virtual = 23201

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12426fbdb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13655 ; free virtual = 23203

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 27e9e03f8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13655 ; free virtual = 23203

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 199cff798

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13641 ; free virtual = 23187
Phase 3 Detail Placement | Checksum: 199cff798

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13641 ; free virtual = 23187

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d16d056a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.319 | TNS=-655.100 |
Phase 1 Physical Synthesis Initialization | Checksum: 24ed15bee

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13634 ; free virtual = 23180
INFO: [Place 46-33] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1ffa13e4b

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13634 ; free virtual = 23180
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d16d056a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13634 ; free virtual = 23180

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.730. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1552b810d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13645 ; free virtual = 23204

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13645 ; free virtual = 23204
Phase 4.1 Post Commit Optimization | Checksum: 1552b810d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13645 ; free virtual = 23204

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1552b810d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13645 ; free virtual = 23204

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1552b810d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13645 ; free virtual = 23204
Phase 4.3 Placer Reporting | Checksum: 1552b810d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13645 ; free virtual = 23204

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13645 ; free virtual = 23204

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13645 ; free virtual = 23204
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 156ef3a30

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13645 ; free virtual = 23204
Ending Placer Task | Checksum: 123a3aedc

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13645 ; free virtual = 23204
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13645 ; free virtual = 23204
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13598 ; free virtual = 23157
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13596 ; free virtual = 23155
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13605 ; free virtual = 23164
Wrote PlaceDB: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13578 ; free virtual = 23146
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13578 ; free virtual = 23146
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13578 ; free virtual = 23147
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13578 ; free virtual = 23147
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13578 ; free virtual = 23148
Write Physdb Complete: Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13578 ; free virtual = 23148
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13545 ; free virtual = 23096
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.37s |  WALL: 0.83s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13545 ; free virtual = 23096

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.730 | TNS=-437.971 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e6801d08

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13448 ; free virtual = 23083
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.730 | TNS=-437.971 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1e6801d08

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13421 ; free virtual = 23074

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.730 | TNS=-437.971 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_16[13]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_2_0_1_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.665 | TNS=-437.828 |
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_16[11]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_2_0_1_i_6_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.651 | TNS=-437.509 |
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_16[14]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_2_0_1_i_3__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.643 | TNS=-437.474 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_21[14]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_2_0_6_i_18_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.632 | TNS=-437.331 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_28[13]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_3_0_5_i_4__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.628 | TNS=-437.020 |
INFO: [Physopt 32-81] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_34_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.573 | TNS=-437.101 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_12[14]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_1_0_5_i_3__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.563 | TNS=-436.706 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_10[14]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_1_0_3_i_3__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.558 | TNS=-436.166 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_20[13]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_2_0_5_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.556 | TNS=-435.850 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_2[13]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_3_i_4__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.555 | TNS=-435.473 |
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_16[12]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_2_0_1_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.539 | TNS=-435.415 |
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_20[11]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_2_0_5_i_6_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.537 | TNS=-435.120 |
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_21[3]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_2_0_6_i_29_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_45_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.536 | TNS=-434.802 |
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_12[13]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_1_0_5_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.535 | TNS=-434.328 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/add_ln89_fu_12281_p2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_to_d_instruction_3_fu_788_reg[25]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_to_d_instruction_3_fu_788_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_to_d_instruction_3_fu_788_reg[6]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_type_fu_720[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_type_fu_720[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.500 | TNS=-416.204 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_to_d_instruction_3_fu_788_reg[3][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_to_d_instruction_3_fu_788_reg[3][1]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[18]_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_type_fu_720[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.464 | TNS=-408.629 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[1]_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[1]_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_to_d_instruction_3_fu_788_reg[3][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.448 | TNS=-399.054 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[2]_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[2]_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_to_d_instruction_3_fu_788_reg[3][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.429 | TNS=-382.922 |
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_to_d_instruction_3_fu_788_reg[3][1]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[18]_i_3_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_type_fu_720[1]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.424 | TNS=-382.519 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_type_fu_720[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477_reg[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.355 | TNS=-350.745 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477_reg[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477_reg[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.323 | TNS=-334.880 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[4]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[4]_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_type_fu_720[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.314 | TNS=-332.430 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477_reg[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.314 | TNS=-332.430 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_30_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_30_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/ap_phi_reg_pp0_iter1_is_reg_computed_84_reg_5911[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.301 | TNS=-328.250 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_64_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_64_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.300 | TNS=-328.165 |
INFO: [Physopt 32-81] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_64_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_64_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.292 | TNS=-325.641 |
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_41_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_41_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_64_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.290 | TNS=-322.763 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[4]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.280 | TNS=-319.303 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_65_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.269 | TNS=-311.731 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477_reg[0]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.266 | TNS=-310.390 |
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_64_n_0_repN_1.  Re-placed instance design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_64_replica_1_comp
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_64_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.261 | TNS=-308.158 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_52_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.256 | TNS=-306.078 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/ap_phi_reg_pp0_iter1_is_reg_computed_84_reg_5911[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_12[11].  Re-placed instance design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_1_0_5_i_6
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_12[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.254 | TNS=-306.000 |
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_28[11].  Re-placed instance design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_3_0_5_i_6
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_28[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.252 | TNS=-305.988 |
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_28[14]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_3_0_5_i_3__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_34_n_0_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.251 | TNS=-305.475 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_11[14]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_1_0_4_i_18_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.248 | TNS=-305.055 |
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_10[13]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_1_0_3_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.243 | TNS=-304.774 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_19[14]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_2_0_4_i_3__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.242 | TNS=-304.293 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_28[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/multicycle_pipeline_0/inst/rd_fu_764[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/rd_fu_764[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.241 | TNS=-303.905 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/rd_fu_764[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/add_ln89_fu_12281_p2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_to_d_instruction_3_fu_788_reg[25]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.215 | TNS=-298.177 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_to_d_instruction_3_fu_788_reg[25]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_to_d_instruction_3_fu_788_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.203 | TNS=-293.264 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/add_ln89_fu_12281_p2[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_to_d_instruction_3_fu_788_reg[3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_type_fu_720[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477_reg[0]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477_reg[0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.182 | TNS=-284.125 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477_reg[0]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_16[4].  Re-placed instance design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_2_0_1_i_13
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_16[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.179 | TNS=-283.943 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_28[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/has_no_dest_fu_760. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.179 | TNS=-283.943 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13545 ; free virtual = 23129
Phase 3 Critical Path Optimization | Checksum: 12f52f6d2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:13 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13545 ; free virtual = 23129

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.179 | TNS=-283.943 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_28[11]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_3_0_5_i_6_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.177 | TNS=-283.603 |
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_28[9]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_3_0_5_i_8_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_39_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.172 | TNS=-283.413 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_21[9]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_2_0_6_i_23_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_39_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.172 | TNS=-282.978 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_5[11]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_6_i_6__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.172 | TNS=-282.428 |
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_28[10]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_3_0_5_i_7_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_38_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.169 | TNS=-282.235 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_12[12]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_1_0_5_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.166 | TNS=-281.853 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_13[13]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_1_0_6_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.166 | TNS=-281.581 |
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_5[12]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_6_i_5__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.162 | TNS=-281.314 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/add_ln89_fu_12281_p2[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[1]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[1]_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_to_d_instruction_3_fu_788_reg[3][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.161 | TNS=-280.595 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[2]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[2]_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_to_d_instruction_3_fu_788_reg[3][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.160 | TNS=-280.250 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/add_ln89_fu_12281_p2[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_imm_fu_716[15]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_type_fu_720[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477_reg[0]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477_reg[0]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_3_reg_16477[0]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_28[8].  Re-placed instance design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_3_0_5_i_9
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_28[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.159 | TNS=-279.973 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/add_ln89_fu_12281_p2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_21[12].  Re-placed instance design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_2_0_6_i_20
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_21[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.158 | TNS=-279.726 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/add_ln89_fu_12281_p2[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_4[14].  Re-placed instance design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_5_i_3__0
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_4[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.156 | TNS=-279.322 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/add_ln89_fu_12281_p2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_5[9].  Re-placed instance design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_6_i_8
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_5[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.153 | TNS=-279.025 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/add_ln89_fu_12281_p2[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_28[7].  Re-placed instance design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_3_0_5_i_10
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_28[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.152 | TNS=-278.693 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/code_ram_q0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_13[8].  Re-placed instance design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_1_0_6_i_9
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_13[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.151 | TNS=-278.357 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/mem_reg_0_0_0_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/add_ln89_fu_12281_p2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_from_f_next_pc_fu_792_reg[14]_21[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/has_no_dest_fu_760. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.151 | TNS=-278.357 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13549 ; free virtual = 23131
Phase 4 Critical Path Optimization | Checksum: 1b4a4409e

Time (s): cpu = 00:01:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13549 ; free virtual = 23131
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13549 ; free virtual = 23131
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.151 | TNS=-278.357 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.579  |        159.614  |            4  |              0  |                    59  |           0  |           2  |  00:00:17  |
|  Total          |          0.579  |        159.614  |            4  |              0  |                    59  |           0  |           3  |  00:00:17  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13549 ; free virtual = 23131
Ending Physical Synthesis Task | Checksum: 1a7122f63

Time (s): cpu = 00:01:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13549 ; free virtual = 23131
INFO: [Common 17-83] Releasing license: Implementation
386 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:19 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13549 ; free virtual = 23131
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13549 ; free virtual = 23131
Wrote PlaceDB: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13546 ; free virtual = 23137
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13546 ; free virtual = 23137
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13546 ; free virtual = 23137
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13546 ; free virtual = 23137
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13546 ; free virtual = 23138
Write Physdb Complete: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13546 ; free virtual = 23138
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a5d64797 ConstDB: 0 ShapeSum: 27943e8c RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: f555e0c2 | NumContArr: cb0ab57f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 345b28b7b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13466 ; free virtual = 23067

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 345b28b7b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13471 ; free virtual = 23069

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 345b28b7b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13471 ; free virtual = 23069
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2cc6ad856

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13437 ; free virtual = 23035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.928 | TNS=-183.369| WHS=-0.147 | THS=-25.579|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6011
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6011
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26b86ddd1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13431 ; free virtual = 23019

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 26b86ddd1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3243.176 ; gain = 0.000 ; free physical = 13431 ; free virtual = 23019

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 29e009ae4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 3302.242 ; gain = 59.066 ; free physical = 13160 ; free virtual = 22790
Phase 4 Initial Routing | Checksum: 29e009ae4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 3302.242 ; gain = 59.066 ; free physical = 13160 ; free virtual = 22790
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                              |
+====================+===================+==================================================================================================+
| clk_fpga_0         | clk_fpga_0        | design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_3/ADDRBWRADDR[14] |
+--------------------+-------------------+--------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1361
 Number of Nodes with overlaps = 292
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.015 | TNS=-660.290| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 23f9b1916

Time (s): cpu = 00:01:26 ; elapsed = 00:00:45 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13326 ; free virtual = 22944

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.954 | TNS=-603.990| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2a98cf541

Time (s): cpu = 00:01:50 ; elapsed = 00:01:05 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13233 ; free virtual = 22883

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 205
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.214 | TNS=-713.523| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1e461eec5

Time (s): cpu = 00:02:17 ; elapsed = 00:01:27 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13250 ; free virtual = 22883
Phase 5 Rip-up And Reroute | Checksum: 1e461eec5

Time (s): cpu = 00:02:17 ; elapsed = 00:01:27 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13250 ; free virtual = 22883

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24bf89bdb

Time (s): cpu = 00:02:18 ; elapsed = 00:01:27 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13252 ; free virtual = 22885
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.838 | TNS=-558.139| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2131275e2

Time (s): cpu = 00:02:22 ; elapsed = 00:01:28 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13248 ; free virtual = 22881

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2131275e2

Time (s): cpu = 00:02:22 ; elapsed = 00:01:28 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13248 ; free virtual = 22881
Phase 6 Delay and Skew Optimization | Checksum: 2131275e2

Time (s): cpu = 00:02:22 ; elapsed = 00:01:28 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13248 ; free virtual = 22881

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.838 | TNS=-555.964| WHS=0.026  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2fca447fe

Time (s): cpu = 00:02:23 ; elapsed = 00:01:28 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13248 ; free virtual = 22881
Phase 7 Post Hold Fix | Checksum: 2fca447fe

Time (s): cpu = 00:02:23 ; elapsed = 00:01:28 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13248 ; free virtual = 22881

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.70348 %
  Global Horizontal Routing Utilization  = 3.84263 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2fca447fe

Time (s): cpu = 00:02:23 ; elapsed = 00:01:28 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13248 ; free virtual = 22881

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2fca447fe

Time (s): cpu = 00:02:23 ; elapsed = 00:01:28 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13248 ; free virtual = 22881

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 27e5ab13e

Time (s): cpu = 00:02:24 ; elapsed = 00:01:28 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13250 ; free virtual = 22884

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 27e5ab13e

Time (s): cpu = 00:02:24 ; elapsed = 00:01:29 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13250 ; free virtual = 22884

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.838 | TNS=-555.964| WHS=0.026  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 27e5ab13e

Time (s): cpu = 00:02:24 ; elapsed = 00:01:29 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13250 ; free virtual = 22884
Total Elapsed time in route_design: 88.52 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 11c9ed87a

Time (s): cpu = 00:02:24 ; elapsed = 00:01:29 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13250 ; free virtual = 22884
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 11c9ed87a

Time (s): cpu = 00:02:24 ; elapsed = 00:01:29 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13250 ; free virtual = 22884

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
406 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:26 ; elapsed = 00:01:30 . Memory (MB): peak = 3326.305 ; gain = 83.129 ; free physical = 13250 ; free virtual = 22884
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
426 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3414.348 ; gain = 88.043 ; free physical = 13174 ; free virtual = 22811
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3414.348 ; gain = 0.000 ; free physical = 13190 ; free virtual = 22827
Wrote PlaceDB: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3414.348 ; gain = 0.000 ; free physical = 13186 ; free virtual = 22831
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3414.348 ; gain = 0.000 ; free physical = 13186 ; free virtual = 22831
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3414.348 ; gain = 0.000 ; free physical = 13185 ; free virtual = 22833
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3414.348 ; gain = 0.000 ; free physical = 13177 ; free virtual = 22825
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3414.348 ; gain = 0.000 ; free physical = 13177 ; free virtual = 22826
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3414.348 ; gain = 0.000 ; free physical = 13177 ; free virtual = 22826
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
437 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 3589.656 ; gain = 175.309 ; free physical = 12953 ; free virtual = 22597
INFO: [Common 17-206] Exiting Vivado at Sun Sep  8 16:56:33 2024...
