

================================================================
== Vivado HLS Report for 'mat_mul'
================================================================
* Date:           Sun Dec 16 18:08:40 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        mat_mul
* Solution:       mat_mul
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  820201|  820201|  820201|  820201|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  820200|  820200|      8202|          -|          -|   100|    no    |
        | + Loop 1.1      |    8200|    8200|        82|          -|          -|   100|    no    |
        |  ++ Loop 1.1.1  |      80|      80|         8|          -|          -|    10|    no    |
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|     245|    117|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|     143|    321|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    101|
|Register         |        -|      -|     226|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     614|    539|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |mat_mul_wrap_fmulbkb_U2  |mat_mul_wrap_fmulbkb  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |mat_mul_wrap_mac_cud_U3  |mat_mul_wrap_mac_cud  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_124_p2        |     +    |      0|  26|  12|           7|           1|
    |j_1_fu_151_p2        |     +    |      0|  26|  12|           7|           1|
    |k_1_8_fu_163_p2      |     +    |      0|  26|  12|           7|           4|
    |k_1_9_fu_183_p2      |     +    |      0|  26|  12|           7|           4|
    |next_mul_fu_112_p2   |     +    |      0|  47|  19|          14|           7|
    |tmp_1_fu_134_p2      |     +    |      0|  47|  19|          14|          14|
    |tmp_2_fu_177_p2      |     +    |      0|  47|  19|          14|          14|
    |exitcond1_fu_145_p2  |   icmp   |      0|   0|   4|           7|           6|
    |exitcond2_fu_118_p2  |   icmp   |      0|   0|   4|           7|           6|
    |exitcond_fu_157_p2   |   icmp   |      0|   0|   4|           7|           6|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 245| 117|          91|          63|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  65|         12|    1|         12|
    |i_reg_63        |   9|          2|    7|         14|
    |j_reg_86        |   9|          2|    7|         14|
    |k_reg_97        |   9|          2|    7|         14|
    |phi_mul_reg_74  |   9|          2|   14|         28|
    +----------------+----+-----------+-----+-----------+
    |Total           | 101|         20|   36|         82|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  11|   0|   11|          0|
    |i_1_reg_212           |   7|   0|    7|          0|
    |i_reg_63              |   7|   0|    7|          0|
    |j_1_reg_230           |   7|   0|    7|          0|
    |j_cast1_cast_reg_217  |   7|   0|   14|          7|
    |j_reg_86              |   7|   0|    7|          0|
    |k_1_9_reg_248         |   7|   0|    7|          0|
    |k_reg_97              |   7|   0|    7|          0|
    |matA_load_reg_263     |  32|   0|   32|          0|
    |matB_load_reg_268     |  32|   0|   32|          0|
    |matC_addr_reg_222     |  14|   0|   14|          0|
    |next_mul_reg_204      |  14|   0|   14|          0|
    |phi_mul_reg_74        |  14|   0|   14|          0|
    |tmp_2_reg_238         |  14|   0|   14|          0|
    |tmp_4_reg_243         |  14|   0|   14|          0|
    |tmp_9_reg_273         |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 226|   0|  233|          7|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |    mat_mul   | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |    mat_mul   | return value |
|ap_start       |  in |    1| ap_ctrl_hs |    mat_mul   | return value |
|ap_done        | out |    1| ap_ctrl_hs |    mat_mul   | return value |
|ap_idle        | out |    1| ap_ctrl_hs |    mat_mul   | return value |
|ap_ready       | out |    1| ap_ctrl_hs |    mat_mul   | return value |
|matA_address0  | out |   14|  ap_memory |     matA     |     array    |
|matA_ce0       | out |    1|  ap_memory |     matA     |     array    |
|matA_q0        |  in |   32|  ap_memory |     matA     |     array    |
|matB_address0  | out |   14|  ap_memory |     matB     |     array    |
|matB_ce0       | out |    1|  ap_memory |     matB     |     array    |
|matB_q0        |  in |   32|  ap_memory |     matB     |     array    |
|matC_address0  | out |   14|  ap_memory |     matC     |     array    |
|matC_ce0       | out |    1|  ap_memory |     matC     |     array    |
|matC_we0       | out |    1|  ap_memory |     matC     |     array    |
|matC_d0        | out |   32|  ap_memory |     matC     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

