-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    col_sum_i : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_o : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_o_ap_vld : OUT STD_LOGIC;
    col_sum_16_i : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_16_o : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_16_o_ap_vld : OUT STD_LOGIC;
    col_sum_32_i : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_32_o : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_32_o_ap_vld : OUT STD_LOGIC;
    col_sum_48_i : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_48_o : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_48_o_ap_vld : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln90_fu_212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln91_fu_248_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln91_reg_454 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln91_reg_454_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal col_sum_1_fu_347_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sum_1_reg_467 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln93_fu_396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln93_reg_478 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln93_1_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln93_1_reg_482 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln93_2_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln93_2_reg_486 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln93_fu_290_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal j_fu_96 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln91_fu_295_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_100 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln90_fu_260_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten111_fu_104 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln90_9_fu_218_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_indvar_flatten111_load : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln93_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred143_state3 : BOOLEAN;
    signal ap_predicate_pred160_state4 : BOOLEAN;
    signal ap_predicate_pred166_state4 : BOOLEAN;
    signal ap_predicate_pred180_state3 : BOOLEAN;
    signal ap_predicate_pred189_state4 : BOOLEAN;
    signal ap_predicate_pred193_state4 : BOOLEAN;
    signal ap_predicate_pred205_state3 : BOOLEAN;
    signal ap_predicate_pred214_state4 : BOOLEAN;
    signal ap_predicate_pred218_state4 : BOOLEAN;
    signal ap_predicate_pred237_state3 : BOOLEAN;
    signal ap_predicate_pred248_state4 : BOOLEAN;
    signal ap_predicate_pred252_state4 : BOOLEAN;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local : STD_LOGIC;
    signal tmp_fu_240_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln90_fu_230_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln90_fu_234_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln93_fu_268_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln2_fu_272_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_282_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln90_fu_256_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_16_fu_316_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_fu_316_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln93_1_fu_343_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sum_1_fu_347_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln93_1_fu_343_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln93_fu_339_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln93_1_fu_353_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_34_fu_365_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_382_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln93_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln93_1_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_417 : BOOLEAN;
    signal ap_condition_425 : BOOLEAN;
    signal ap_condition_433 : BOOLEAN;
    signal ap_condition_441 : BOOLEAN;
    signal tmp_16_fu_316_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_fu_316_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_fu_316_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_fu_316_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_sparsemux_9_6_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_9_6_24_1_1_U4519 : component top_kernel_sparsemux_9_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "010000",
        din1_WIDTH => 24,
        CASE2 => "100000",
        din2_WIDTH => 24,
        CASE3 => "110000",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_i,
        din1 => col_sum_16_i,
        din2 => col_sum_32_i,
        din3 => col_sum_48_i,
        def => tmp_16_fu_316_p9,
        sel => select_ln91_reg_454,
        dout => tmp_16_fu_316_p11);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    i_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln90_fu_212_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_100 <= select_ln90_fu_260_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_100 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten111_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln90_fu_212_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten111_fu_104 <= add_ln90_9_fu_218_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten111_fu_104 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln90_fu_212_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_96 <= add_ln91_fu_295_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_96 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln93_1_reg_482 <= and_ln93_1_fu_408_p2;
                and_ln93_reg_478 <= and_ln93_fu_396_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    ap_predicate_pred143_state3 <= (select_ln91_reg_454 = ap_const_lv6_20);
                    ap_predicate_pred180_state3 <= (select_ln91_reg_454 = ap_const_lv6_10);
                    ap_predicate_pred205_state3 <= (select_ln91_reg_454 = ap_const_lv6_0);
                    ap_predicate_pred237_state3 <= (not((select_ln91_reg_454 = ap_const_lv6_0)) and not((select_ln91_reg_454 = ap_const_lv6_10)) and not((select_ln91_reg_454 = ap_const_lv6_20)));
                col_sum_1_reg_467 <= col_sum_1_fu_347_p2;
                select_ln91_reg_454 <= select_ln91_fu_248_p3;
                select_ln91_reg_454_pp0_iter1_reg <= select_ln91_reg_454;
                xor_ln93_2_reg_486 <= xor_ln93_2_fu_414_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                    ap_predicate_pred160_state4 <= ((xor_ln93_2_reg_486 = ap_const_lv1_1) and (select_ln91_reg_454_pp0_iter1_reg = ap_const_lv6_20) and (ap_const_lv1_1 = and_ln93_1_reg_482) and (ap_const_lv1_0 = and_ln93_reg_478));
                    ap_predicate_pred166_state4 <= ((xor_ln93_2_reg_486 = ap_const_lv1_1) and (select_ln91_reg_454_pp0_iter1_reg = ap_const_lv6_20) and (ap_const_lv1_1 = and_ln93_reg_478));
                    ap_predicate_pred189_state4 <= ((xor_ln93_2_reg_486 = ap_const_lv1_1) and (select_ln91_reg_454_pp0_iter1_reg = ap_const_lv6_10) and (ap_const_lv1_1 = and_ln93_1_reg_482) and (ap_const_lv1_0 = and_ln93_reg_478));
                    ap_predicate_pred193_state4 <= ((xor_ln93_2_reg_486 = ap_const_lv1_1) and (select_ln91_reg_454_pp0_iter1_reg = ap_const_lv6_10) and (ap_const_lv1_1 = and_ln93_reg_478));
                    ap_predicate_pred214_state4 <= ((xor_ln93_2_reg_486 = ap_const_lv1_1) and (select_ln91_reg_454_pp0_iter1_reg = ap_const_lv6_0) and (ap_const_lv1_1 = and_ln93_1_reg_482) and (ap_const_lv1_0 = and_ln93_reg_478));
                    ap_predicate_pred218_state4 <= ((xor_ln93_2_reg_486 = ap_const_lv1_1) and (select_ln91_reg_454_pp0_iter1_reg = ap_const_lv6_0) and (ap_const_lv1_1 = and_ln93_reg_478));
                    ap_predicate_pred248_state4 <= (not((select_ln91_reg_454_pp0_iter1_reg = ap_const_lv6_0)) and not((select_ln91_reg_454_pp0_iter1_reg = ap_const_lv6_10)) and not((select_ln91_reg_454_pp0_iter1_reg = ap_const_lv6_20)) and (xor_ln93_2_reg_486 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln93_1_reg_482) and (ap_const_lv1_0 = and_ln93_reg_478));
                    ap_predicate_pred252_state4 <= (not((select_ln91_reg_454_pp0_iter1_reg = ap_const_lv6_0)) and not((select_ln91_reg_454_pp0_iter1_reg = ap_const_lv6_10)) and not((select_ln91_reg_454_pp0_iter1_reg = ap_const_lv6_20)) and (xor_ln93_2_reg_486 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln93_reg_478));
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln90_9_fu_218_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten111_load) + unsigned(ap_const_lv11_1));
    add_ln90_fu_234_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv9_1));
    add_ln91_fu_295_p2 <= std_logic_vector(unsigned(zext_ln90_fu_256_p1) + unsigned(ap_const_lv7_10));
    add_ln93_1_fu_353_p2 <= std_logic_vector(signed(sext_ln93_1_fu_343_p1) + signed(sext_ln93_fu_339_p1));
    and_ln93_1_fu_408_p2 <= (xor_ln93_1_fu_402_p2 and tmp_34_fu_365_p3);
    and_ln93_fu_396_p2 <= (xor_ln93_fu_390_p2 and tmp_35_fu_382_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_417_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln91_reg_454, icmp_ln93_fu_359_p2)
    begin
                ap_condition_417 <= ((select_ln91_reg_454 = ap_const_lv6_10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_fu_359_p2 = ap_const_lv1_1));
    end process;


    ap_condition_425_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln91_reg_454, icmp_ln93_fu_359_p2)
    begin
                ap_condition_425 <= ((select_ln91_reg_454 = ap_const_lv6_20) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_fu_359_p2 = ap_const_lv1_1));
    end process;


    ap_condition_433_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln91_reg_454, icmp_ln93_fu_359_p2)
    begin
                ap_condition_433 <= (not((select_ln91_reg_454 = ap_const_lv6_0)) and not((select_ln91_reg_454 = ap_const_lv6_10)) and not((select_ln91_reg_454 = ap_const_lv6_20)) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_fu_359_p2 = ap_const_lv1_1));
    end process;


    ap_condition_441_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln91_reg_454, icmp_ln93_fu_359_p2)
    begin
                ap_condition_441 <= ((select_ln91_reg_454 = ap_const_lv6_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_fu_359_p2 = ap_const_lv1_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln90_fu_212_p2)
    begin
        if (((icmp_ln90_fu_212_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_100)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_100;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten111_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten111_fu_104)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten111_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_indvar_flatten111_load <= indvar_flatten111_fu_104;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_96, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_96;
        end if; 
    end process;


    col_sum_16_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, col_sum_16_i, col_sum_1_reg_467, ap_block_pp0_stage0_01001, ap_predicate_pred180_state3, ap_predicate_pred189_state4, ap_predicate_pred193_state4, ap_condition_417)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_01001)) then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred193_state4 = ap_const_boolean_1))) then 
                col_sum_16_o <= ap_const_lv24_7FFFFF;
            elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred189_state4 = ap_const_boolean_1))) then 
                col_sum_16_o <= ap_const_lv24_800000;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred180_state3 = ap_const_boolean_1))) then 
                col_sum_16_o <= col_sum_1_reg_467;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                col_sum_16_o <= ap_const_lv24_0;
            else 
                col_sum_16_o <= col_sum_16_i;
            end if;
        else 
            col_sum_16_o <= col_sum_16_i;
        end if; 
    end process;


    col_sum_16_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, select_ln91_reg_454, icmp_ln93_fu_359_p2, ap_predicate_pred180_state3, ap_predicate_pred189_state4, ap_predicate_pred193_state4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred193_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred189_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred180_state3 = ap_const_boolean_1)) or ((select_ln91_reg_454 = ap_const_lv6_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_fu_359_p2 = ap_const_lv1_1)))) then 
            col_sum_16_o_ap_vld <= ap_const_logic_1;
        else 
            col_sum_16_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_1_fu_347_p0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_q0;
    col_sum_1_fu_347_p2 <= std_logic_vector(signed(col_sum_1_fu_347_p0) + signed(tmp_16_fu_316_p11));

    col_sum_32_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, col_sum_32_i, col_sum_1_reg_467, ap_block_pp0_stage0_01001, ap_predicate_pred143_state3, ap_predicate_pred160_state4, ap_predicate_pred166_state4, ap_condition_425)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_01001)) then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred166_state4 = ap_const_boolean_1))) then 
                col_sum_32_o <= ap_const_lv24_7FFFFF;
            elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred160_state4 = ap_const_boolean_1))) then 
                col_sum_32_o <= ap_const_lv24_800000;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred143_state3 = ap_const_boolean_1))) then 
                col_sum_32_o <= col_sum_1_reg_467;
            elsif ((ap_const_boolean_1 = ap_condition_425)) then 
                col_sum_32_o <= ap_const_lv24_0;
            else 
                col_sum_32_o <= col_sum_32_i;
            end if;
        else 
            col_sum_32_o <= col_sum_32_i;
        end if; 
    end process;


    col_sum_32_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, select_ln91_reg_454, icmp_ln93_fu_359_p2, ap_predicate_pred143_state3, ap_predicate_pred160_state4, ap_predicate_pred166_state4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred166_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred160_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred143_state3 = ap_const_boolean_1)) or ((select_ln91_reg_454 = ap_const_lv6_20) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_fu_359_p2 = ap_const_lv1_1)))) then 
            col_sum_32_o_ap_vld <= ap_const_logic_1;
        else 
            col_sum_32_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    col_sum_48_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, col_sum_48_i, col_sum_1_reg_467, ap_block_pp0_stage0_01001, ap_predicate_pred237_state3, ap_predicate_pred248_state4, ap_predicate_pred252_state4, ap_condition_433)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_01001)) then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred252_state4 = ap_const_boolean_1))) then 
                col_sum_48_o <= ap_const_lv24_7FFFFF;
            elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred248_state4 = ap_const_boolean_1))) then 
                col_sum_48_o <= ap_const_lv24_800000;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred237_state3 = ap_const_boolean_1))) then 
                col_sum_48_o <= col_sum_1_reg_467;
            elsif ((ap_const_boolean_1 = ap_condition_433)) then 
                col_sum_48_o <= ap_const_lv24_0;
            else 
                col_sum_48_o <= col_sum_48_i;
            end if;
        else 
            col_sum_48_o <= col_sum_48_i;
        end if; 
    end process;


    col_sum_48_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, select_ln91_reg_454, icmp_ln93_fu_359_p2, ap_predicate_pred237_state3, ap_predicate_pred248_state4, ap_predicate_pred252_state4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred252_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred248_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred237_state3 = ap_const_boolean_1)) or (not((select_ln91_reg_454 = ap_const_lv6_0)) and not((select_ln91_reg_454 = ap_const_lv6_10)) and not((select_ln91_reg_454 = ap_const_lv6_20)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_fu_359_p2 = ap_const_lv1_1)))) then 
            col_sum_48_o_ap_vld <= ap_const_logic_1;
        else 
            col_sum_48_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    col_sum_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, col_sum_i, col_sum_1_reg_467, ap_block_pp0_stage0_01001, ap_predicate_pred205_state3, ap_predicate_pred214_state4, ap_predicate_pred218_state4, ap_condition_441)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_01001)) then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred218_state4 = ap_const_boolean_1))) then 
                col_sum_o <= ap_const_lv24_7FFFFF;
            elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred214_state4 = ap_const_boolean_1))) then 
                col_sum_o <= ap_const_lv24_800000;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred205_state3 = ap_const_boolean_1))) then 
                col_sum_o <= col_sum_1_reg_467;
            elsif ((ap_const_boolean_1 = ap_condition_441)) then 
                col_sum_o <= ap_const_lv24_0;
            else 
                col_sum_o <= col_sum_i;
            end if;
        else 
            col_sum_o <= col_sum_i;
        end if; 
    end process;


    col_sum_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, select_ln91_reg_454, icmp_ln93_fu_359_p2, ap_predicate_pred205_state3, ap_predicate_pred214_state4, ap_predicate_pred218_state4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred218_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred214_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred205_state3 = ap_const_boolean_1)) or ((select_ln91_reg_454 = ap_const_lv6_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_fu_359_p2 = ap_const_lv1_1)))) then 
            col_sum_o_ap_vld <= ap_const_logic_1;
        else 
            col_sum_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln90_fu_212_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten111_load = ap_const_lv11_400) else "0";
    icmp_ln93_fu_359_p2 <= "1" when (add_ln93_1_fu_353_p2 = ap_const_lv25_0) else "0";
    lshr_ln2_fu_272_p4 <= select_ln91_fu_248_p3(5 downto 4);
    select_ln90_fu_260_p3 <= 
        add_ln90_fu_234_p2 when (tmp_fu_240_p3(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln91_fu_248_p3 <= 
        ap_const_lv6_0 when (tmp_fu_240_p3(0) = '1') else 
        trunc_ln90_fu_230_p1;
    sext_ln93_1_fu_343_p0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_q0;
        sext_ln93_1_fu_343_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln93_1_fu_343_p0),25));

        sext_ln93_fu_339_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_16_fu_316_p11),25));

    tmp_16_fu_316_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_34_fu_365_p3 <= add_ln93_1_fu_353_p2(24 downto 24);
    tmp_35_fu_382_p3 <= col_sum_1_fu_347_p2(23 downto 23);
    tmp_fu_240_p3 <= ap_sig_allocacmp_j_load(6 downto 6);
    tmp_s_fu_282_p3 <= (trunc_ln93_fu_268_p1 & lshr_ln2_fu_272_p4);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0 <= zext_ln93_fu_290_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln90_fu_230_p1 <= ap_sig_allocacmp_j_load(6 - 1 downto 0);
    trunc_ln93_fu_268_p1 <= select_ln90_fu_260_p3(8 - 1 downto 0);
    xor_ln93_1_fu_402_p2 <= (tmp_35_fu_382_p3 xor ap_const_lv1_1);
    xor_ln93_2_fu_414_p2 <= (tmp_35_fu_382_p3 xor tmp_34_fu_365_p3);
    xor_ln93_fu_390_p2 <= (tmp_34_fu_365_p3 xor ap_const_lv1_1);
    zext_ln90_fu_256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln91_fu_248_p3),7));
    zext_ln93_fu_290_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_282_p3),64));
end behav;
