InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 1226 1 1227
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 3659 1235 4894
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 5297 4897 10194
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 1859 10198 12057
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 6505 12062 18567
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 1246 18576 19822
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1281 19830 21111
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3118 21118 24236
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1154 24241 25395
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2939 25401 28340
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3107 28344 31451
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 2987 31455 34442
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1155 34446 35601
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 6661 35606 42267
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 1149 42271 43420
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 1150 43425 44575
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1151 44581 45732
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1151 45740 46891
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1184 46896 48080
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1151 48083 49234
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1171 49239 50410
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1313 50413 51726
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1153 51729 52882
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1156 52887 54043
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1162 54048 55210
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1151 55216 56367
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1152 56371 57523
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1168 57528 58696
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1149 58701 59850
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1167 59882 61049
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1332 61066 62398
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1145 62401 63546
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1151 63552 64703
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1161 64713 65874
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1151 65878 67029
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1146 67034 68180
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1169 68185 69354
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1151 69358 70509
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1168 70513 71681
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1416 71685 73101
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1176 73106 74282
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1225 74289 75514
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1241 75520 76761
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1227 76770 77997
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1222 78005 79227
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1261 79236 80497
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1223 80503 81726
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1256 81733 82989
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1529 82997 84526
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1220 84531 85751
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1223 85759 86982
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1245 86992 88237
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 9844 88245 98089
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1722 98096 99818
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 4424 99825 104249
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3545 104255 107800
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1219 107808 109027
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1233 109034 110267
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2410 110275 112685
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1505 112694 114199
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2486 114209 116695
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2787 116702 119489
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1495 119497 120992
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1682 121000 122682
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2409 122691 125100
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2723 125128 127851
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2945 127857 130802
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1215 130809 132024
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1226 132032 133258
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1241 133263 134504
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2418 134510 136928
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1503 136936 138439
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2426 138447 140873
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2801 140881 143682
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1487 143690 145177
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1687 145184 146871
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2381 146878 149259
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2747 149266 152013
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2845 152020 154865
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1214 154872 156086
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1220 156094 157314
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1259 157323 158582
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2412 158589 161001
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1513 161009 162522
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2547 162531 165078
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2764 165086 167850
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1491 167864 169355
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1697 169363 171060
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2452 171068 173520
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2682 173527 176209
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2807 176216 179023
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1215 179030 180245
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1223 180253 181476
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1240 181483 182723
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2426 182729 185155
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1602 185161 186763
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2455 186770 189225
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2681 189230 191911
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1499 191919 193418
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1746 193424 195170
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2437 195178 197615
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2665 197623 200288
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2742 200294 203036
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1214 203043 204257
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1221 204264 205485
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1244 205493 206737
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2411 206745 209156
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1507 209164 210671
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2395 210679 213074
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2792 213082 215874
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1637 215881 217518
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1692 217526 219218
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2387 219225 221612
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2643 221620 224263
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2813 224274 227087
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1216 227096 228312
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1220 228318 229538
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1240 229544 230784
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2540 230792 233332
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1513 233339 234852
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2413 234860 237273
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2731 237280 240011
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1497 240019 241516
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1705 241523 243228
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2377 243235 245612
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2691 245619 248310
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2762 248316 251078
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1215 251086 252301
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1226 252308 253534
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1243 253570 254813
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2454 254821 257275
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1515 257284 258799
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2412 258807 261219
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2676 261226 263902
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1496 263910 265406
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1712 265421 267133
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2395 267141 269536
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2795 269543 272338
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2795 272345 275140
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1232 275148 276380
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1223 276387 277610
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1239 277616 278855
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1527 278862 280389
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1232 280395 281627
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1833 281634 283467
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3125 283474 286599
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3861 286606 290467
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1814 290474 292288
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1222 292295 293517
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1237 293524 294761
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1218 294768 295986
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1227 295993 297220
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1227 297227 298454
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1224 298461 299685
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1222 299694 300916
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1224 300924 302148
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1372 302158 303530
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1445 303536 304981
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1228 304989 306217
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1223 306224 307447
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1226 307455 308681
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1216 308690 309906
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1216 309913 311129
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1247 311135 312382
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1232 312497 313729
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1220 313736 314956
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1221 314963 316184
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1227 316190 317417
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1223 317424 318647
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1247 318655 319902
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1453 319908 321361
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1443 321368 322811
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1225 322819 324044
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1222 324071 325293
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1260 325300 326560
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1229 326567 327796
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1221 327802 329023
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1253 329035 330288
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1222 330297 331519
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1222 331527 332749
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1228 332757 333985
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1229 334031 335260
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1222 335267 336489
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1277 336496 337773
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1229 337782 339011
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1482 339018 340500
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1227 340507 341734
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1222 341741 342963
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1221 342971 344192
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1215 344200 345415
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1224 345423 346647
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1259 346653 347912
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1204 347921 349125
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 3 349132 349135
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 2 349139 349141
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 2 349146 349148
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 349152 349153
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 349158 349159
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 2 349162 349164
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 349167 349168
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1217 349172 350389
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1242 350397 351639
InceptionV4/Logits/Logits/weights CPU 2 351645 351647
InceptionV4/Logits/Logits/MatMul CPU 15059 351652 366711
InceptionV4/Logits/Logits/biases CPU 70 366730 366800
InceptionV4/Logits/Logits/BiasAdd OpenCL 1924 366804 368728
InceptionV4/Logits/Predictions OpenCL 1847 368735 370582
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 1083 1 1084
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 3650 1091 4741
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 5300 4747 10047
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 1618 10052 11670
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 6478 11675 18153
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 1159 18158 19317
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1183 19321 20504
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3116 20512 23628
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1219 23636 24855
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3016 24868 27884
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3183 27893 31076
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3101 31084 34185
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1219 34192 35411
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 6752 35421 42173
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 1212 42180 43392
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 1217 43400 44617
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1222 44627 45849
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1218 45862 47080
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1251 47088 48339
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1217 48346 49563
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1258 49583 50841
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1511 50848 52359
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1217 52365 53582
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1219 53589 54808
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1241 54815 56056
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1214 56064 57278
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1220 57286 58506
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1259 58514 59773
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1217 59779 60996
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1245 61006 62251
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1547 62258 63805
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1207 63812 65019
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1218 65026 66244
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1241 66258 67499
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1218 67507 68725
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1215 68734 69949
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1252 69956 71208
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1219 71215 72434
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1247 72443 73690
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1500 73697 75197
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1212 75203 76415
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 76424 77641
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1237 77648 78885
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1319 78894 80213
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1222 80221 81443
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1254 81450 82704
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1214 82710 83924
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1253 83931 85184
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1479 85189 86668
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1212 86674 87886
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1219 87894 89113
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1235 89122 90357
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 9823 90366 100189
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1707 100197 101904
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 4380 101911 106291
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3517 106297 109814
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1242 109821 111063
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1272 111071 112343
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2409 112349 114758
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1524 114765 116289
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2484 116297 118781
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2811 118788 121599
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1630 121606 123236
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1635 123245 124880
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2374 124889 127263
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2675 127279 129954
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2866 129961 132827
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1208 132834 134042
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1211 134051 135262
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1235 135270 136505
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2393 136512 138905
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1555 138911 140466
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2368 140473 142841
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2727 142847 145574
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1475 145581 147056
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1662 147063 148725
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2325 148731 151056
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2707 151064 153771
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2798 153776 156574
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1205 156580 157785
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1222 157792 159014
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1236 159021 160257
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2417 160264 162681
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1515 162689 164204
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2391 164210 166601
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2737 166610 169347
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1489 169354 170843
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1697 170851 172548
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2442 172555 174997
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2829 175005 177834
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2848 177840 180688
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 180696 181906
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1216 181913 183129
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1252 183136 184388
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2447 184396 186843
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1494 186849 188343
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2422 188350 190772
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2694 190778 193472
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1489 193479 194968
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1718 194992 196710
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2451 196717 199168
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2657 199176 201833
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2765 201840 204605
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1213 204612 205825
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 205834 207049
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1238 207058 208296
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2425 208304 210729
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1507 210736 212243
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2426 212251 214677
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2663 214686 217349
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1489 217357 218846
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1790 218853 220643
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2417 220650 223067
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2691 223074 225765
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2785 225773 228558
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 228567 229777
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1211 229785 230996
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1238 231003 232241
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2534 232248 234782
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1495 234790 236285
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2399 236292 238691
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2723 238699 241422
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1494 241429 242923
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1672 242930 244602
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2386 244609 246995
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2660 247003 249663
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2815 249669 252484
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1223 252491 253714
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1213 253721 254934
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1245 254953 256198
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2428 256206 258634
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1502 258642 260144
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2415 260152 262567
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2652 262576 265228
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1478 265235 266713
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1684 266721 268405
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2396 268413 270809
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2663 270818 273481
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2763 273488 276251
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1215 276259 277474
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1213 277481 278694
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1243 278701 279944
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1489 279952 281441
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1229 281448 282677
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1812 282684 284496
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3060 284503 287563
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3808 287570 291378
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1839 291385 293224
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1213 293230 294443
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1272 294450 295722
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1217 295730 296947
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1215 296954 298169
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1229 298179 299408
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1222 299416 300638
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1215 300645 301860
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1215 301867 303082
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1217 303088 304305
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1479 304312 305791
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1221 305799 307020
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1218 307026 308244
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1223 308251 309474
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1209 309483 310692
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1216 310699 311915
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1242 311921 313163
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1215 313171 314386
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1210 314394 315604
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1251 315611 316862
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1220 316868 318088
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1222 318096 319318
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1218 319325 320543
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1430 320551 321981
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1425 321987 323412
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1222 323419 324641
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1222 324648 325870
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1217 325878 327095
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1207 327102 328309
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 328316 329533
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1238 329541 330779
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1214 330787 332001
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1213 332008 333221
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1220 333230 334450
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1224 334457 335681
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1215 335688 336903
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1218 336909 338127
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1221 338134 339355
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1438 339361 340799
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1220 340807 342027
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1221 342034 343255
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1218 343262 344480
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1211 344488 345699
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 345707 346922
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1239 346928 348167
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1213 348174 349387
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 2 349394 349396
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 349401 349402
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 2 349407 349409
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 349412 349413
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 349417 349418
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 349424 349425
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 349428 349429
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1204 349433 350637
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1233 350645 351878
InceptionV4/Logits/Logits/weights CPU 2 351884 351886
InceptionV4/Logits/Logits/MatMul CPU 10169 351890 362059
InceptionV4/Logits/Logits/biases CPU 1 362075 362076
InceptionV4/Logits/Logits/BiasAdd OpenCL 1617 362078 363695
InceptionV4/Logits/Predictions OpenCL 1761 363699 365460
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 1084 1 1085
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 3626 1092 4718
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 5331 4723 10054
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 1653 10059 11712
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 6571 11720 18291
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 1226 18300 19526
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1219 19534 20753
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3158 20760 23918
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1223 23925 25148
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3041 25158 28199
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3194 28206 31400
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3262 31408 34670
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1219 34677 35896
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 6743 35904 42647
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 1211 42656 43867
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 1217 43874 45091
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1217 45098 46315
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1223 46326 47549
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1250 47557 48807
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1218 48813 50031
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1255 50038 51293
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1432 51299 52731
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1215 52737 53952
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1216 53960 55176
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1240 55185 56425
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1217 56434 57651
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1214 57658 58872
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1252 58879 60131
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1216 60138 61354
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1250 61362 62612
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1465 62619 64084
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1311 64089 65400
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 65407 66624
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1242 66640 67882
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1222 67890 69112
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1217 69119 70336
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1261 70345 71606
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1217 71613 72830
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1256 72837 74093
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1524 74099 75623
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 75630 76840
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1218 76848 78066
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1238 78074 79312
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1214 79321 80535
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1215 80544 81759
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1255 81767 83022
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1217 83028 84245
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1249 84252 85501
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1476 85508 86984
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1209 86990 88199
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1216 88206 89422
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1237 89430 90667
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 9867 90675 100542
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1721 100551 102272
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 4385 102281 106666
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3539 106672 110211
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1220 110220 111440
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1229 111448 112677
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2417 112686 115103
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1500 115112 116612
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2394 116621 119015
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2789 119023 121812
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1492 121819 123311
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1676 123320 124996
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2405 125004 127409
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2745 127422 130167
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2934 130174 133108
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1213 133116 134329
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1216 134337 135553
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1238 135560 136798
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2413 136805 139218
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1487 139225 140712
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2443 140720 143163
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2927 143171 146098
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1506 146105 147611
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1675 147618 149293
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2380 149300 151680
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2748 151687 154435
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2821 154441 157262
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1208 157269 158477
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 158485 159699
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1242 159708 160950
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2407 160958 163365
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1501 163372 164873
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2398 164881 167279
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2744 167287 170031
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1494 170039 171533
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1687 171540 173227
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2453 173235 175688
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2670 175695 178365
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2816 178371 181187
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1211 181194 182405
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 182412 183626
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1239 183634 184873
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2425 184881 187306
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1505 187314 188819
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2419 188826 191245
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2681 191252 193933
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1496 193939 195435
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1720 195442 197162
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2439 197169 199608
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2813 199615 202428
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2766 202435 205201
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1211 205208 206419
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 206427 207642
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1236 207648 208884
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2443 208893 211336
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1491 211344 212835
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2398 212843 215241
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2677 215249 217926
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1495 217933 219428
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1683 219434 221117
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2401 221124 223525
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2645 223532 226177
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2769 226185 228954
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 228962 230172
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1216 230179 231395
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1238 231401 232639
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2436 232646 235082
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1498 235090 236588
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2405 236595 239000
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2719 239007 241726
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1496 241732 243228
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1673 243235 244908
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2390 244914 247304
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2677 247311 249988
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2766 249994 252760
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1209 252766 253975
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 253983 255197
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1244 255218 256462
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2427 256471 258898
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1608 258906 260514
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2407 260522 262929
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2664 262936 265600
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1493 265608 267101
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1706 267109 268815
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2421 268824 271245
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2630 271252 273882
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2786 273890 276676
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1212 276684 277896
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 277903 279117
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1238 279124 280362
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1517 280369 281886
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1224 281894 283118
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1828 283126 284954
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3085 284961 288046
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3841 288053 291894
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1873 291902 293775
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1212 293782 294994
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1229 295001 296230
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1216 296238 297454
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1244 297462 298706
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1222 298715 299937
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1225 299943 301168
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1213 301177 302390
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1217 302397 303614
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1416 303622 305038
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1431 305045 306476
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1226 306483 307709
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1219 307717 308936
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1218 308943 310161
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1215 310170 311385
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1220 311392 312612
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1243 312619 313862
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1218 313871 315089
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1214 315097 316311
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1222 316318 317540
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1218 317546 318764
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1216 318770 319986
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1214 319994 321208
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1375 321214 322589
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1406 322596 324002
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1217 324010 325227
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1218 325235 326453
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1218 326460 327678
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1206 327686 328892
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 328900 330115
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1246 330121 331367
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1220 331375 332595
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1217 332604 333821
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1219 333828 335047
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1218 335055 336273
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1244 336281 337525
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1216 337531 338747
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1219 338755 339974
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1443 339982 341425
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1221 341431 342652
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1218 342661 343879
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1216 343887 345103
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1207 345112 346319
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1220 346326 347546
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1237 347551 348788
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1209 348796 350005
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 350013 350014
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 350019 350020
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 350025 350026
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 350030 350031
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 350035 350036
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 2 350041 350043
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 350045 350046
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1213 350051 351264
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1236 351272 352508
InceptionV4/Logits/Logits/weights CPU 2 352515 352517
InceptionV4/Logits/Logits/MatMul CPU 11404 352522 363926
InceptionV4/Logits/Logits/biases CPU 2 363945 363947
InceptionV4/Logits/Logits/BiasAdd OpenCL 2039 363952 365991
InceptionV4/Logits/Predictions OpenCL 1840 365998 367838
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 1083 1 1084
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 3661 1090 4751
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 5318 4756 10074
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 1617 10079 11696
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 6487 11701 18188
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 1154 18193 19347
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1185 19351 20536
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3117 20543 23660
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1223 23668 24891
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3043 24901 27944
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3184 27953 31137
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3091 31144 34235
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1218 34241 35459
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 6747 35468 42215
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 1216 42223 43439
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 1216 43446 44662
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1217 44670 45887
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1260 45898 47158
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1251 47166 48417
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1222 48423 49645
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1250 49651 50901
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1463 50906 52369
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1215 52375 53590
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1220 53598 54818
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1241 54825 56066
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1215 56074 57289
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1218 57299 58517
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1260 58525 59785
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1219 59791 61010
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1247 61018 62265
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1485 62272 63757
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 63762 64972
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 64980 66197
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1240 66211 67451
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1217 67458 68675
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1216 68684 69900
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1255 69908 71163
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1218 71169 72387
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1252 72394 73646
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1465 73652 75117
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1212 75124 76336
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 76342 77557
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1239 77563 78802
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1220 78810 80030
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1215 80039 81254
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1249 81261 82510
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1259 82517 83776
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1251 83784 85035
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1471 85042 86513
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1215 86519 87734
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 87743 88958
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1239 88967 90206
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 9835 90214 100049
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1718 100058 101776
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 4359 101784 106143
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3537 106149 109686
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1209 109695 110904
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1229 110913 112142
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2398 112150 114548
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1563 114557 116120
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2409 116129 118538
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2785 118547 121332
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1495 121340 122835
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1673 122844 124517
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2416 124527 126943
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2719 126957 129676
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2908 129683 132591
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1268 132598 133866
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1218 133874 135092
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1242 135099 136341
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2413 136349 138762
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1500 138769 140269
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2468 140276 142744
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2769 142754 145523
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1488 145530 147018
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1675 147024 148699
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2366 148706 151072
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2748 151080 153828
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2829 153835 156664
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 156671 157881
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1216 157888 159104
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1238 159112 160350
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2398 160358 162756
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1511 162764 164275
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2502 164282 166784
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2755 166793 169548
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1491 169556 171047
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1686 171056 172742
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2462 172749 175211
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2670 175219 177889
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2813 177896 180709
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1211 180717 181928
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1213 181935 183148
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1251 183154 184405
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2408 184413 186821
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1492 186828 188320
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2413 188327 190740
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2688 190746 193434
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1499 193441 194940
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1708 194947 196655
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2453 196663 199116
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2652 199124 201776
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2757 201784 204541
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1212 204548 205760
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1212 205768 206980
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1242 206989 208231
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2420 208239 210659
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1492 210666 212158
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2400 212166 214566
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2679 214573 217252
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1487 217260 218747
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1678 218753 220431
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2420 220439 222859
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2795 222866 225661
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2758 225669 228427
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1213 228434 229647
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1211 229653 230864
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1236 230871 232107
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2435 232115 234550
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1576 234559 236135
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2405 236142 238547
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2714 238555 241269
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1515 241276 242791
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1673 242796 244469
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2390 244476 246866
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2664 246873 249537
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2751 249543 252294
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1208 252301 253509
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1212 253516 254728
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1282 254747 256029
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2426 256037 258463
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1492 258472 259964
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2414 259971 262385
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2668 262394 265062
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1499 265069 266568
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1692 266576 268268
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2392 268277 270669
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2658 270677 273335
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2793 273343 276136
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 276144 277354
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 277360 278575
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1246 278581 279827
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1527 279836 281363
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1220 281371 282591
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1886 282598 284484
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3094 284491 287585
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3834 287592 291426
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1777 291432 293209
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1213 293216 294429
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1228 294436 295664
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1217 295672 296889
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1214 296896 298110
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1232 298119 299351
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1225 299358 300583
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1218 300590 301808
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1220 301815 303035
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1219 303042 304261
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1440 304268 305708
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1226 305716 306942
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1217 306949 308166
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1218 308172 309390
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1207 309399 310606
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1216 310613 311829
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1242 311836 313078
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1214 313086 314300
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1214 314308 315522
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1219 315529 316748
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1215 316755 317970
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1214 317978 319192
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1311 319199 320510
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1405 320518 321923
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1400 321929 323329
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1223 323336 324559
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1217 324566 325783
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1214 325790 327004
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 327011 328221
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1221 328229 329450
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1236 329458 330694
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1215 330702 331917
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1218 331924 333142
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1220 333151 334371
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1219 334378 335597
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1222 335605 336827
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1216 336833 338049
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1242 338056 339298
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1460 339304 340764
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1221 340771 341992
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1221 342000 343221
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1216 343227 344443
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1209 344451 345660
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 345666 346883
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1238 346890 348128
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1213 348135 349348
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 2 349356 349358
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 2 349362 349364
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 2 349367 349369
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 2 349372 349374
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 349378 349379
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 349383 349384
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 349388 349389
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1204 349393 350597
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1232 350606 351838
InceptionV4/Logits/Logits/weights CPU 2 351843 351845
InceptionV4/Logits/Logits/MatMul CPU 10275 351851 362126
InceptionV4/Logits/Logits/biases CPU 1 362141 362142
InceptionV4/Logits/Logits/BiasAdd OpenCL 1618 362145 363763
InceptionV4/Logits/Predictions OpenCL 1762 363767 365529
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 1101 0 1101
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 3619 1107 4726
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 5312 4731 10043
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 1658 10048 11706
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 6584 11714 18298
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 1258 18309 19567
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1247 19576 20823
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3188 20830 24018
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1222 24025 25247
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3031 25258 28289
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3205 28295 31500
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3103 31507 34610
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1219 34617 35836
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 6739 35844 42583
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 1211 42591 43802
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 1219 43810 45029
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1215 45036 46251
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1216 46262 47478
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1254 47487 48741
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1218 48747 49965
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1258 49971 51229
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1479 51235 52714
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1218 52720 53938
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1216 53946 55162
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1239 55171 56410
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1219 56419 57638
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1259 57646 58905
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1251 58912 60163
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1219 60170 61389
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1249 61398 62647
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1510 62655 64165
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 64171 65381
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 65389 66604
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1244 66618 67862
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1217 67869 69086
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1215 69095 70310
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1259 70318 71577
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1214 71584 72798
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1250 72806 74056
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1493 74062 75555
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1209 75563 76772
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 76780 77997
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1240 78004 79244
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1216 79254 80470
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1214 80479 81693
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1252 81702 82954
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1215 82960 84175
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1250 84183 85433
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1505 85440 86945
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1214 86951 88165
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 88173 89387
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1239 89396 90635
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 9933 90644 100577
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1719 100585 102304
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 4345 102312 106657
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3547 106664 110211
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1217 110221 111438
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1229 111446 112675
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2405 112682 115087
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1488 115096 116584
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2416 116593 119009
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2775 119017 121792
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1488 121800 123288
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1681 123297 124978
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2401 124986 127387
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2683 127404 130087
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2956 130095 133051
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1214 133058 134272
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 134281 135496
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1238 135501 136739
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2415 136746 139161
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1489 139168 140657
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2404 140664 143068
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2777 143076 145853
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1492 145860 147352
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1672 147360 149032
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2382 149039 151421
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2748 151429 154177
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2828 154183 157011
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1212 157019 158231
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 158239 159453
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1237 159463 160700
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2398 160708 163106
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1497 163112 164609
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2394 164617 167011
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2756 167018 169774
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1499 169783 171282
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1686 171290 172976
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2449 172983 175432
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2685 175439 178124
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2808 178131 180939
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1208 180946 182154
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 182161 183376
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1242 183383 184625
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2430 184631 187061
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1635 187069 188704
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2434 188712 191146
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2692 191152 193844
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1498 193851 195349
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1722 195356 197078
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2434 197085 199519
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2646 199527 202173
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2760 202179 204939
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 204946 206156
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 206162 207376
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1240 207383 208623
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2405 208630 211035
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1604 211043 212647
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2399 212655 215054
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2726 215061 217787
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1496 217794 219290
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1683 219298 220981
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2413 220987 223400
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2641 223409 226050
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2799 226058 228857
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1211 228866 230077
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1219 230084 231303
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1254 231308 232562
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2413 232569 234982
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1498 234990 236488
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2428 236496 238924
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2872 238929 241801
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1496 241808 243304
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1674 243313 244987
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2378 244994 247372
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2677 247379 250056
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2764 250061 252825
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1209 252835 254044
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1216 254053 255269
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1253 255287 256540
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2408 256548 258956
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1510 258965 260475
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2398 260483 262881
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2687 262889 265576
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1489 265584 267073
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1691 267081 268772
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2448 268781 271229
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2655 271237 273892
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2775 273900 276675
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1211 276684 277895
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 277902 279117
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1236 279123 280359
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1509 280367 281876
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1220 281884 283104
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1835 283112 284947
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3097 284954 288051
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3840 288058 291898
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1872 291905 293777
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1212 293785 294997
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1228 295004 296232
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1218 296240 297458
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1216 297465 298681
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1220 298690 299910
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1225 299917 301142
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1214 301150 302364
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1218 302371 303589
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1402 303597 304999
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1431 305006 306437
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1224 306445 307669
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1259 307676 308935
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1220 308942 310162
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1217 310170 311387
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1220 311394 312614
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1243 312620 313863
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1219 313872 315091
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1218 315098 316316
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1218 316324 317542
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1218 317548 318766
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1213 318773 319986
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1218 319995 321213
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1371 321220 322591
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1424 322598 324022
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1223 324029 325252
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1220 325259 326479
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1216 326486 327702
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1249 327709 328958
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 328964 330181
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1245 330187 331432
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1218 331440 332658
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1217 332666 333883
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1219 333892 335111
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1216 335118 336334
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1216 336342 337558
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1216 337565 338781
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1220 338788 340008
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1462 340014 341476
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1224 341483 342707
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1221 342715 343936
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1230 343944 345174
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1206 345182 346388
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 346396 347613
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1240 347619 348859
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1208 348866 350074
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 2 350081 350083
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 2 350087 350089
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 2 350094 350096
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 2 350099 350101
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 2 350105 350107
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 2 350110 350112
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 2 350114 350116
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1214 350120 351334
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1233 351343 352576
InceptionV4/Logits/Logits/weights CPU 2 352582 352584
InceptionV4/Logits/Logits/MatMul CPU 11370 352589 363959
InceptionV4/Logits/Logits/biases CPU 2 363979 363981
InceptionV4/Logits/Logits/BiasAdd OpenCL 1984 363984 365968
InceptionV4/Logits/Predictions OpenCL 1890 365976 367866
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 1086 1 1087
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 3646 1095 4741
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 5312 4746 10058
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 1621 10063 11684
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 6487 11689 18176
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 1151 18182 19333
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1178 19337 20515
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3121 20522 23643
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1222 23650 24872
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3052 24882 27934
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3186 27943 31129
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3153 31136 34289
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1217 34296 35513
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 6752 35522 42274
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 1212 42282 43494
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 1220 43502 44722
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1216 44731 45947
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1216 45959 47175
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1251 47184 48435
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1224 48441 49665
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1250 49672 50922
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1478 50928 52406
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1221 52412 53633
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 53641 54858
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1273 54865 56138
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1214 56147 57361
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1221 57370 58591
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1258 58598 59856
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1215 59862 61077
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1253 61084 62337
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1484 62344 63828
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 63833 65043
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1219 65051 66270
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1240 66285 67525
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1217 67531 68748
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1217 68756 69973
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1252 69981 71233
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1217 71240 72457
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1249 72465 73714
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1473 73720 75193
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1213 75199 76412
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1213 76419 77632
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1235 77639 78874
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1219 78882 80101
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1220 80108 81328
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1251 81335 82586
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1216 82592 83808
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1253 83814 85067
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1494 85073 86567
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 86573 87783
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1218 87791 89009
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1240 89016 90256
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 9970 90264 100234
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1714 100241 101955
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 4360 101962 106322
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3534 106328 109862
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1212 109869 111081
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1231 111088 112319
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2405 112327 114732
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1495 114739 116234
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2405 116243 118648
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2766 118657 121423
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1496 121431 122927
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1678 122935 124613
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2412 124621 127033
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2716 127051 129767
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2921 129775 132696
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1254 132703 133957
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1216 133965 135181
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1241 135188 136429
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2411 136437 138848
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1502 138854 140356
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2436 140363 142799
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2980 142809 145789
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1497 145797 147294
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1671 147301 148972
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2374 148978 151352
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2749 151360 154109
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2838 154115 156953
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1209 156961 158170
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 158177 159392
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1331 159401 160732
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2407 160741 163148
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1515 163155 164670
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2387 164677 167064
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2781 167072 169853
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1493 169861 171354
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1690 171362 173052
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2450 173059 175509
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2678 175517 178195
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2844 178201 181045
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1211 181053 182264
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 182272 183487
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1253 183494 184747
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2405 184756 187161
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1491 187168 188659
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2420 188667 191087
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2669 191094 193763
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1488 193770 195258
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1708 195265 196973
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2538 196981 199519
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2779 199526 202305
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2775 202312 205087
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1212 205095 206307
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1212 206314 207526
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1237 207534 208771
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2427 208779 211206
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1493 211213 212706
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2452 212714 215166
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2664 215175 217839
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1489 217846 219335
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1776 219341 221117
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2422 221125 223547
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2660 223554 226214
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2772 226221 228993
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1211 229000 230211
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1213 230218 231431
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1237 231440 232677
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2500 232684 235184
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1502 235192 236694
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2405 236702 239107
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2716 239115 241831
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1497 241838 243335
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1669 243341 245010
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2402 245016 247418
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2667 247425 250092
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2868 250098 252966
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1209 252973 254182
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1211 254190 255401
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1245 255421 256666
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2426 256673 259099
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1610 259107 260717
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2418 260725 263143
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2688 263151 265839
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1494 265846 267340
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1692 267349 269041
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2399 269048 271447
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2656 271455 274111
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2791 274118 276909
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1209 276917 278126
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 278134 279348
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1340 279357 280697
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1522 280707 282229
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1224 282236 283460
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1823 283467 285290
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3075 285299 288374
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3819 288383 292202
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1790 292210 294000
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1212 294007 295219
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1232 295227 296459
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1215 296468 297683
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1215 297691 298906
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1228 298915 300143
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1223 300151 301374
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1215 301381 302596
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1222 302603 303825
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1222 303832 305054
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1448 305061 306509
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1225 306517 307742
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1221 307750 308971
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1217 308977 310194
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1205 310203 311408
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1219 311414 312633
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1242 312638 313880
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1217 313887 315104
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1218 315112 316330
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1220 316337 317557
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1217 317563 318780
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1220 318788 320008
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1220 320015 321235
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1395 321243 322638
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1492 322645 324137
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1223 324144 325367
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1220 325374 326594
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1215 326602 327817
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1207 327825 329032
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1218 329038 330256
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1240 330263 331503
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1213 331510 332723
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1267 332730 333997
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1222 334006 335228
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1222 335235 336457
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1215 336463 337678
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1220 337686 338906
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1222 338913 340135
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1435 340142 341577
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1225 341584 342809
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1219 342817 344036
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1217 344042 345259
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1211 345268 346479
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1218 346486 347704
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1238 347710 348948
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1209 348956 350165
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 350173 350174
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 2 350179 350181
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 350185 350186
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 350190 350191
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 2 350195 350197
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 350202 350203
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 350206 350207
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1203 350212 351415
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1232 351422 352654
InceptionV4/Logits/Logits/weights CPU 2 352660 352662
InceptionV4/Logits/Logits/MatMul CPU 10142 352667 362809
InceptionV4/Logits/Logits/biases CPU 1 362836 362837
InceptionV4/Logits/Logits/BiasAdd OpenCL 1548 362839 364387
InceptionV4/Logits/Predictions OpenCL 1803 364391 366194
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 1087 1 1088
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 3630 1097 4727
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 5331 4732 10063
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 1751 10068 11819
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 6545 11826 18371
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 1224 18382 19606
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1223 19613 20836
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3161 20844 24005
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1232 24012 25244
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3023 25253 28276
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3189 28283 31472
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3123 31481 34604
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1220 34610 35830
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 6739 35838 42577
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 1210 42584 43794
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 1219 43801 45020
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1219 45027 46246
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1221 46257 47478
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1248 47486 48734
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1222 48740 49962
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1258 49969 51227
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1505 51233 52738
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1272 52744 54016
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1218 54024 55242
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1239 55251 56490
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1217 56499 57716
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1214 57724 58938
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1251 58946 60197
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1217 60203 61420
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1250 61427 62677
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1501 62684 64185
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1211 64191 65402
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 65409 66624
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1245 66638 67883
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1215 67889 69104
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1216 69112 70328
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1256 70335 71591
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1219 71598 72817
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1254 72825 74079
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1490 74086 75576
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 75583 76793
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1218 76801 78019
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1236 78025 79261
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1217 79270 80487
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1242 80494 81736
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1254 81744 82998
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1216 83004 84220
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1253 84228 85481
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1466 85488 86954
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1209 86959 88168
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1213 88174 89387
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1349 89396 90745
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 9807 90752 100559
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1733 100568 102301
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 4394 102309 106703
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3517 106710 110227
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1217 110235 111452
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1228 111459 112687
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2405 112695 115100
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1492 115108 116600
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2400 116607 119007
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2777 119015 121792
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1604 121799 123403
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1697 123410 125107
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2412 125115 127527
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2691 127545 130236
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2963 130243 133206
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1213 133213 134426
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 134434 135651
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1235 135658 136893
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2408 136901 139309
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1492 139315 140807
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2401 140815 143216
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2753 143225 145978
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1496 145986 147482
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1674 147489 149163
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2381 149169 151550
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2746 151557 154303
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2848 154310 157158
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1208 157165 158373
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 158380 159594
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1244 159603 160847
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2403 160855 163258
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1508 163265 164773
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2388 164781 167169
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2776 167177 169953
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1499 169961 171460
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1683 171468 173151
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2437 173159 175596
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2781 175604 178385
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2816 178392 181208
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 181215 182425
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1212 182432 183644
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1238 183651 184889
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2422 184897 187319
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1503 187326 188829
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2417 188836 191253
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2709 191259 193968
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1506 193975 195481
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1716 195488 197204
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2465 197211 199676
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2641 199683 202324
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2763 202331 205094
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1212 205101 206313
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 206322 207537
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1237 207544 208781
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2439 208790 211229
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1495 211236 212731
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2393 212738 215131
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2671 215139 217810
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1489 217817 219306
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1688 219313 221001
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2401 221007 223408
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2645 223416 226061
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2779 226069 228848
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1211 228856 230067
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 230073 231290
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1242 231296 232538
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2441 232546 234987
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1632 234994 236626
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2396 236633 239029
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2712 239036 241748
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1495 241755 243250
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1674 243256 244930
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2452 244937 247389
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2669 247394 250063
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2755 250069 252824
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1212 252831 254043
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1212 254051 255263
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1240 255284 256524
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2427 256531 258958
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1486 258966 260452
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2422 260461 262883
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2675 262890 265565
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1494 265574 267068
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1699 267075 268774
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2409 268782 271191
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2663 271198 273861
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2842 273869 276711
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1214 276718 277932
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1213 277939 279152
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1236 279160 280396
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1518 280404 281922
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1221 281930 283151
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1831 283159 284990
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3098 284997 288095
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3839 288102 291941
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1895 291949 293844
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1257 293851 295108
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1228 295115 296343
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1222 296351 297573
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1216 297580 298796
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1223 298805 300028
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1223 300036 301259
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1216 301267 302483
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1215 302491 303706
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1223 303713 304936
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1442 304943 306385
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1225 306392 307617
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1221 307625 308846
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1217 308852 310069
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1215 310078 311293
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1219 311301 312520
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1241 312527 313768
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1215 313776 314991
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1217 315000 316217
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1224 316224 317448
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1215 317455 318670
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1216 318678 319894
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1213 319903 321116
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1453 321122 322575
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1522 322584 324106
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1219 324113 325332
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1219 325340 326559
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1222 326566 327788
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1205 327797 329002
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 329010 330227
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1246 330234 331480
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1215 331488 332703
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1254 332711 333965
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1236 333971 335207
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1217 335216 336433
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1221 336441 337662
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1216 337669 338885
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1220 338890 340110
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1472 340118 341590
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1221 341597 342818
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1224 342827 344051
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1217 344058 345275
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1208 345283 346491
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 346498 347715
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1240 347721 348961
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1205 348967 350172
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 3 350180 350183
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 350188 350189
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 350193 350194
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 350199 350200
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 350204 350205
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 2 350209 350211
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 2 350213 350215
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1214 350219 351433
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1237 351441 352678
InceptionV4/Logits/Logits/weights CPU 2 352685 352687
InceptionV4/Logits/Logits/MatMul CPU 11407 352693 364100
InceptionV4/Logits/Logits/biases CPU 2 364119 364121
InceptionV4/Logits/Logits/BiasAdd OpenCL 1914 364126 366040
InceptionV4/Logits/Predictions OpenCL 1861 366047 367908
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 1085 0 1085
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 3654 1092 4746
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 5324 4751 10075
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 1616 10080 11696
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 6476 11699 18175
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 1157 18180 19337
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1185 19341 20526
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3110 20532 23642
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1222 23649 24871
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3048 24883 27931
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3192 27938 31130
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3171 31136 34307
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1220 34313 35533
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 6760 35542 42302
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 1211 42309 43520
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 1218 43528 44746
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1224 44754 45978
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1214 45991 47205
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1251 47213 48464
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1217 48470 49687
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1251 49694 50945
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1462 50952 52414
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1258 52419 53677
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1222 53685 54907
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1241 54915 56156
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1214 56165 57379
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1217 57388 58605
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1258 58612 59870
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1214 59876 61090
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1248 61098 62346
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1510 62353 63863
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1209 63868 65077
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1218 65084 66302
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1241 66314 67555
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1217 67562 68779
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1215 68787 70002
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1251 70009 71260
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1259 71266 72525
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1269 72530 73799
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1463 73806 75269
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 75275 76485
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 76493 77707
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1237 77712 78949
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1217 78956 80173
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1219 80180 81399
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1254 81407 82661
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1216 82667 83883
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1249 83891 85140
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1477 85146 86623
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 86630 87840
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 87848 89063
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1275 89071 90346
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 9746 90353 100099
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1714 100106 101820
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 4399 101827 106226
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3545 106232 109777
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1210 109785 110995
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1230 111003 112233
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2404 112241 114645
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1497 114654 116151
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2400 116159 118559
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2795 118567 121362
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1489 121370 122859
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1671 122866 124537
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2401 124546 126947
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2720 126960 129680
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2923 129688 132611
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 132622 133832
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 133839 135054
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1240 135059 136299
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2407 136307 138714
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1502 138720 140222
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2413 140229 142642
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2889 142650 145539
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1493 145545 147038
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1672 147045 148717
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2368 148724 151092
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2738 151099 153837
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2804 153844 156648
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1208 156656 157864
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 157872 159086
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1323 159094 160417
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2406 160425 162831
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1516 162840 164356
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2391 164363 166754
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2743 166761 169504
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1492 169511 171003
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1691 171011 172702
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2454 172710 175164
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2686 175172 177858
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2818 177865 180683
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1213 180690 181903
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 181910 183124
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1252 183130 184382
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2412 184390 186802
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1486 186809 188295
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2405 188302 190707
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2686 190712 193398
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1487 193405 194892
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1708 194899 196607
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2438 196615 199053
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2752 199060 201812
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2760 201819 204579
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1234 204585 205819
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 205827 207044
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1236 207052 208288
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2424 208296 210720
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1498 210728 212226
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2395 212235 214630
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2690 214637 217327
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1490 217335 218825
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1687 218831 220518
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2419 220526 222945
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2642 222952 225594
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2764 225602 228366
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1212 228374 229586
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 229594 230808
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1239 230815 232054
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2429 232063 234492
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1504 234500 236004
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2403 236012 238415
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2724 238422 241146
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1498 241153 242651
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1672 242657 244329
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2387 244336 246723
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2668 246730 249398
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2759 249404 252163
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1209 252169 253378
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1216 253387 254603
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1277 254621 255898
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2435 255905 258340
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1649 258348 259997
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2399 260006 262405
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2735 262413 265148
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1495 265155 266650
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1720 266658 268378
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2377 268387 270764
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2655 270772 273427
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2775 273435 276210
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1209 276218 277427
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1218 277434 278652
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1245 278659 279904
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1507 279913 281420
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1226 281428 282654
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1830 282662 284492
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3098 284499 287597
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3834 287605 291439
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1757 291447 293204
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1211 293211 294422
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1229 294429 295658
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1218 295666 296884
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1217 296892 298109
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1227 298117 299344
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1223 299352 300575
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1216 300583 301799
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1217 301805 303022
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1376 303028 304404
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1439 304411 305850
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1222 305858 307080
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1218 307087 308305
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1220 308312 309532
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1208 309540 310748
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 310754 311971
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1241 311979 313220
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1216 313229 314445
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1215 314453 315668
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1222 315675 316897
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1221 316905 318126
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1221 318134 319355
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1215 319363 320578
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1244 320585 321829
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1397 321836 323233
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1224 323240 324464
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1217 324471 325688
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1218 325695 326913
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1206 326921 328127
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1219 328134 329353
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1240 329361 330601
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1213 330608 331821
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1216 331829 333045
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1218 333054 334272
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1216 334279 335495
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1216 335502 336718
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1216 336726 337942
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1250 337949 339199
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1431 339206 340637
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1221 340644 341865
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1217 341872 343089
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1217 343096 344313
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1207 344322 345529
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 345535 346750
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1237 346758 347995
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1213 348005 349218
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 2 349225 349227
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 2 349231 349233
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 349237 349238
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 349242 349243
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 2 349247 349249
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 349253 349254
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 2 349257 349259
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1205 349263 350468
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1232 350475 351707
InceptionV4/Logits/Logits/weights CPU 2 351712 351714
InceptionV4/Logits/Logits/MatMul CPU 10241 351720 361961
InceptionV4/Logits/Logits/biases CPU 1 361978 361979
InceptionV4/Logits/Logits/BiasAdd OpenCL 1563 361981 363544
InceptionV4/Logits/Predictions OpenCL 1758 363548 365306
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 1082 1 1083
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 3659 1089 4748
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 5299 4752 10051
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 1783 10056 11839
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 6609 11848 18457
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 1252 18469 19721
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1248 19731 20979
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3189 20986 24175
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1223 24182 25405
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3022 25415 28437
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3228 28444 31672
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3107 31678 34785
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1219 34792 36011
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 6738 36019 42757
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 1210 42764 43974
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 1218 43981 45199
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1218 45206 46424
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1217 46435 47652
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1253 47660 48913
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1218 48919 50137
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1259 50144 51403
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1478 51410 52888
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1217 52894 54111
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1216 54119 55335
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1236 55344 56580
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1254 56588 57842
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1232 57848 59080
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1253 59088 60341
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1219 60348 61567
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1251 61575 62826
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1468 62833 64301
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1207 64307 65514
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 65521 66735
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1245 66748 67993
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1218 68000 69218
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1216 69226 70442
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1260 70450 71710
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1216 71717 72933
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1250 72940 74190
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1482 74196 75678
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1209 75685 76894
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1218 76901 78119
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1239 78126 79365
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1215 79373 80588
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1215 80596 81811
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1248 81819 83067
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1213 83073 84286
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1247 84294 85541
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1474 85547 87021
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1215 87027 88242
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 88249 89463
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1238 89472 90710
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 9773 90718 100491
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1713 100498 102211
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 4347 102219 106566
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3541 106572 110113
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1219 110121 111340
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1230 111346 112576
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2411 112583 114994
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1493 115001 116494
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2413 116502 118915
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2798 118923 121721
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1634 121729 123363
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1679 123371 125050
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2398 125058 127456
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2710 127469 130179
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2942 130186 133128
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1214 133136 134350
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 134358 135575
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1239 135581 136820
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2412 136827 139239
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1493 139246 140739
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2414 140746 143160
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2750 143169 145919
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1490 145926 147416
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1686 147423 149109
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2391 149115 151506
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2751 151513 154264
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2854 154271 157125
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1217 157132 158349
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 158356 159570
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1236 159579 160815
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2394 160823 163217
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1517 163225 164742
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2392 164750 167142
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2772 167150 169922
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1511 169931 171442
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1690 171451 173141
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2446 173149 175595
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2835 175601 178436
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2851 178442 181293
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1211 181300 182511
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 182518 183732
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1241 183739 184980
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2417 184988 187405
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1498 187412 188910
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2426 188917 191343
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2690 191349 194039
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1491 194046 195537
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1709 195543 197252
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2434 197260 199694
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2656 199702 202358
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2763 202366 205129
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1211 205136 206347
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 206355 207569
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1236 207576 208812
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2559 208818 211377
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1502 211384 212886
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2393 212893 215286
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2688 215294 217982
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1490 217990 219480
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1706 219487 221193
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2417 221200 223617
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2646 223624 226270
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2772 226277 229049
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1211 229057 230268
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1218 230275 231493
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1255 231498 232753
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2423 232760 235183
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1466 235192 236658
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2406 236667 239073
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2700 239081 241781
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1465 241787 243252
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1665 243259 244924
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2386 244930 247316
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2668 247323 249991
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2771 249998 252769
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1212 252776 253988
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 253995 255212
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1241 255230 256471
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2428 256479 258907
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1495 258916 260411
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2397 260419 262816
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2681 262823 265504
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1496 265512 267008
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1703 267016 268719
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2401 268728 271129
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2667 271215 273882
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2786 273889 276675
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1213 276682 277895
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 277903 279117
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1238 279125 280363
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1510 280369 281879
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1220 281885 283105
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1868 283119 284987
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3082 284994 288076
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3846 288083 291929
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1898 291936 293834
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1216 293841 295057
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1225 295065 296290
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1216 296298 297514
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1217 297521 298738
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1223 298746 299969
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1225 299976 301201
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1213 301210 302423
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1216 302431 303647
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1222 303655 304877
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1397 304883 306280
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1223 306287 307510
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1220 307517 308737
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1218 308746 309964
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1216 309972 311188
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1218 311196 312414
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1242 312421 313663
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1217 313671 314888
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1214 314896 316110
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1218 316118 317336
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1222 317342 318564
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1215 318570 319785
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1214 319794 321008
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1389 321016 322405
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1433 322412 323845
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1223 323853 325076
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1218 325083 326301
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1218 326309 327527
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1209 327534 328743
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1216 328751 329967
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1315 329975 331290
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1223 331298 332521
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1215 332530 333745
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1223 333753 334976
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1219 334984 336203
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1216 336211 337427
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1214 337434 338648
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1216 338658 339874
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1436 339881 341317
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1221 341324 342545
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1216 342553 343769
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1220 343779 344999
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1208 345007 346215
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1218 346224 347442
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1238 347448 348686
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1206 348695 349901
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 2 349908 349910
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 2 349913 349915
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 2 349918 349920
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 349925 349926
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 2 349931 349933
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 349936 349937
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 2 349940 349942
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1290 349946 351236
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1237 351246 352483
InceptionV4/Logits/Logits/weights CPU 2 352491 352493
InceptionV4/Logits/Logits/MatMul CPU 11344 352497 363841
InceptionV4/Logits/Logits/biases CPU 2 363858 363860
InceptionV4/Logits/Logits/BiasAdd OpenCL 1961 363864 365825
InceptionV4/Logits/Predictions OpenCL 1838 365832 367670
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 1083 2 1085
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 3663 1094 4757
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 5304 4762 10066
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 1618 10071 11689
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 6488 11694 18182
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 1154 18187 19341
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1170 19345 20515
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 3122 20518 23640
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1220 23647 24867
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3019 24876 27895
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3186 27904 31090
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3159 31096 34255
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1218 34261 35479
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 6751 35488 42239
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 1213 42246 43459
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 1216 43467 44683
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1218 44692 45910
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1215 45921 47136
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1252 47143 48395
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1222 48400 49622
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1252 49628 50880
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1494 50887 52381
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1215 52387 53602
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1217 53610 54827
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1240 54835 56075
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1266 56082 57348
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1223 57357 58580
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1258 58586 59844
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1217 59850 61067
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1250 61074 62324
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1484 62332 63816
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1213 63822 65035
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1220 65042 66262
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1239 66273 67512
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1216 67519 68735
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1215 68743 69958
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1251 69965 71216
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1217 71222 72439
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1249 72447 73696
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1472 73703 75175
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1213 75181 76394
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1213 76402 77615
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1238 77622 78860
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1221 78868 80089
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1213 80096 81309
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1254 81317 82571
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1213 82578 83791
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1247 83798 85045
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1499 85050 86549
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1210 86555 87765
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1216 87773 88989
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1241 88997 90238
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 9778 90246 100024
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1714 100033 101747
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 4345 101754 106099
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3590 106105 109695
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1211 109702 110913
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1228 110919 112147
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2400 112153 114553
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1492 114559 116051
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2447 116059 118506
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2801 118515 121316
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1491 121323 122814
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1710 122822 124532
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2427 124541 126968
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2712 126986 129698
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2920 129706 132626
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1208 132634 133842
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1210 133850 135060
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1243 135066 136309
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2412 136316 138728
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1492 138735 140227
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2414 140235 142649
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2974 142658 145632
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1507 145637 147144
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1684 147151 148835
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2365 148841 151206
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2746 151214 153960
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2829 153967 156796
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1206 156803 158009
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 158017 159232
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1248 159239 160487
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2408 160494 162902
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1513 162908 164421
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2397 164427 166824
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2754 166832 169586
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1489 169593 171082
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1685 171090 172775
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2506 172782 175288
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2679 175296 177975
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2840 177981 180821
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1215 180829 182044
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1213 182051 183264
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1236 183272 184508
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2426 184516 186942
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1501 186949 188450
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2409 188458 190867
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2671 190874 193545
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1483 193551 195034
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1715 195041 196756
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2455 196763 199218
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2790 199227 202017
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2755 202024 204779
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1211 204786 205997
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1213 206004 207217
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1237 207226 208463
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2419 208470 210889
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1493 210895 212388
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2386 212395 214781
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2686 214788 217474
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1488 217481 218969
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1684 218976 220660
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2414 220668 223082
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2641 223089 225730
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2762 225738 228500
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1215 228508 229723
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1211 229731 230942
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1240 230949 232189
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2432 232196 234628
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1503 234636 236139
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2453 236147 238600
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2737 238609 241346
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1514 241353 242867
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1681 242874 244555
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2394 244562 246956
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2708 246964 249672
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2755 249678 252433
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1209 252439 253648
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1216 253654 254870
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1241 254889 256130
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2483 256138 258621
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1656 258628 260284
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2395 260291 262686
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2660 262694 265354
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1492 265362 266854
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1702 266862 268564
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2403 268573 270976
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2644 270984 273628
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2790 273636 276426
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1226 276435 277661
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1214 277669 278883
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1244 278891 280135
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1528 280144 281672
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1225 281679 282904
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1828 282912 284740
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3090 284748 287838
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3835 287845 291680
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1801 291687 293488
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1211 293495 294706
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1227 294714 295941
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1221 295949 297170
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1213 297178 298391
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1229 298400 299629
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1221 299637 300858
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1215 300866 302081
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1221 302088 303309
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1370 303316 304686
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1417 304692 306109
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1269 306117 307386
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1220 307394 308614
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1220 308622 309842
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1206 309850 311056
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1215 311063 312278
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1242 312285 313527
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1218 313536 314754
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1213 314761 315974
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1219 315981 317200
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1217 317208 318425
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1221 318433 319654
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1216 319661 320877
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1396 320886 322282
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1433 322288 323721
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1221 323728 324949
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1218 324956 326174
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1232 326219 327451
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1209 327458 328667
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1218 328675 329893
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1238 329900 331138
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1219 331146 332365
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1213 332372 333585
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1218 333595 334813
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1219 334821 336040
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1215 336047 337262
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1218 337270 338488
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1224 338497 339721
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1480 339726 341206
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1221 341213 342434
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1220 342441 343661
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1214 343670 344884
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1207 344892 346099
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1262 346107 347369
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1238 347375 348613
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1212 348621 349833
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 349841 349842
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 2 349846 349848
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 349852 349853
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 349856 349857
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 349863 349864
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 2 349867 349869
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 349872 349873
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1209 349877 351086
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1233 351093 352326
InceptionV4/Logits/Logits/weights CPU 2 352333 352335
InceptionV4/Logits/Logits/MatMul CPU 10183 352338 362521
InceptionV4/Logits/Logits/biases CPU 1 362535 362536
InceptionV4/Logits/Logits/BiasAdd OpenCL 1608 362538 364146
InceptionV4/Logits/Predictions OpenCL 1761 364149 365910
