menu "Clock generator"

choice CLK
    prompt "Clock generator"
    default CLK_INFERRED
    help
    Certain target technologies include clock generators to scale or
    phase-adjust the system and SDRAM clocks. This is currently supported
    for Xilinx, Altera and Proasic3 FPGAs. Depending on technology, you
    can select to use the Xilinx CKLDLL macro (Virtex, VirtexE, Spartan1/2),
    the Xilinx DCM (Virtex-2, Spartan3, Virtex-4), the Xilinx PLLE2 (Virtex-7,
    Kintex-7, Artix-4), the Altera ALTDLL (Stratix, Cyclone), or the 
    Proasic3 PLL. Choose the 'inferred' option to skip a clock generator.
config CLK_INFERRED
    bool "Inferred"
config CLK_HCLKBUF
    bool "Actel-HCLKBUF"
config CLK_UT130HBD
    bool "Aeroflex-UT130HBD"
config CLK_ALTDLL
    bool "Altera-ALTPLL"
config CLK_LATDLL
    bool "Lattice-EXPLL"
config CLK_PRO3PLL
    bool "Proasic3-PLL"
config CLK_PRO3EPLL
    bool "Proasic3E-PLL"
config CLK_PRO3LPLL
    bool "Proasic3L-PLL"
config CLK_FUSPLL
    bool "Fusion-PLL"
config CLK_LIB18T
    bool "RH-LIB18T-PLL"
config CLK_RHUMC
    bool "RHUMC-PLL"
config CLK_DARE
    bool "DARE-PLL"
config CLK_SAED32
    bool "SAED32-PLL"
config CLK_EASIC45
    bool "EASIC45-PLL"
config CLK_RHS65
    bool "RHS65-PLL"
config CLK_CLKPLLE2
    bool "Xilinx-PLLE2"
config CLK_CLKDLL
    bool "Xilinx-CLKDLL"
config CLK_DCM
    bool "Xilinx-DCM"
endchoice

config CLK_MUL
    int "Clock multiplication factor (allowed values are tech dependent)"
    default 2
    depends on CLK_DCM || CLK_ALTDLL || CLK_LATDLL || CLK_PRO3PLL || CLK_PRO3EPLL || CLK_PRO3LPLL || CLK_CLKDLL || CLK_LIB18T || CLK_FUSPLL || CLK_CLKPLLE2
    help
    When using the Xilinx DCM, Xilinx PLLE2 or Altera ALTPLL, 
    the system clock can be multiplied with a factor of 2 - 32, 
    and divided by a factor of 1 - 32. This makes it possible to 
    generate almost any desired processor frequency. When using 
    the Xilinx CLKDLL generator, the resulting frequency scale f
    actor (mul/div) must be one of 1/2, 1 or 2. On Proasic3, 
    the factor can be 1 - 128. 

    WARNING: The resulting clock must be within the limits specified
    by the target FPGA family.

config CLK_DIV
    int "Clock division factor (allowed values are tech dependent)"
    default 2
    depends on CLK_DCM || CLK_ALTDLL || CLK_LATDLL || CLK_PRO3PLL || CLK_PRO3EPLL || CLK_PRO3LPLL || CLK_CLKDLL || CLK_LIB18T || CLK_FUSPLL || CLK_CLKPLLE2
    help
    When using the Xilinx DCM, Xilinx PLLE2 or Altera ALTPLL, 
    the system clock can be multiplied with a factor of 2 - 32, 
    and divided by a factor of 1 - 32. This makes it possible to 
    generate almost any desired processor frequency. When using 
    the Xilinx CLKDLL generator, the resulting frequency scale f
    actor (mul/div) must be one of 1/2, 1 or 2. On Proasic3, 
    the factor can be 1 - 128. 

    WARNING: The resulting clock must be within the limits specified
    by the target FPGA family.

config OCLK_DIV
    int "Outout division factor (1 - 32)"
    default 1
    depends on CLK_PRO3PLL || CLK_PRO3EPLL || CLK_PRO3LPLL || CLK_FUSPLL
    help
    When using the Proasic3 PLL, the system clock is generated by three
    parameters: input clock multiplication, input clock division and
    output clock division. Only certain values of these parameters
    are allowed, but unfortunately this is not documented by Actel.
    To find the correct values, run the Libero Smartgen tool and
    insert you desired input and output clock frequencies in the
    Static PLL configurator. The mul/div factors can then be read
    out from tool.

config OCLKB_DIV
    int "Outout division factor, 2nd clk (0 - 32, see help)"
    default 0
    depends on CLK_PRO3PLL || CLK_PRO3EPLL || CLK_PRO3LPLL || CLK_FUSPLL
    help
    See help for 'Ouput division factor'. Set this to 0 to disable the
    second clock output.

config OCLKC_DIV
    int "Outout division factor, 3rd clk (0 - 32, see help)"
    default 0
    depends on CLK_PRO3PLL || CLK_PRO3EPLL || CLK_PRO3LPLL || CLK_FUSPLL
    help
    See help for 'Ouput division factor'. Set this to 0 to disable the
    third clock output.

config PCI_CLKDLL
    bool "Enable Xilinx CLKDLL for PCI clock"
    default y
    depends on CLK_CLKDLL || CLK_DCM
    help
    Say Y here to re-synchronize the PCI clock using a 
    Virtex BUFGDLL macro. Will improve PCI clock-to-output 
    delays on the expense of input-setup requirements.

config CLK_NOFB
    bool "Disable external feedback for SDRAM clock"
    default n
    depends on CLK_DCM
    help
    Say Y here to disable the external clock feedback to synchronize the
    SDRAM clock. This option is necessary if your board or design does not
    have an external clock feedback that is connected to the pllref input
    of the clock generator.

config PCI_SYSCLK
    bool "Use PCI clock as system clock"
    default n
    depends on PCI_ENABLE
    help
    Say Y here to the PCI clock to generate the system clock.
    The PCI clock can be scaled using the DCM or CLKDLL to 
    generate a suitable processor clock.
endmenu
