xrun: 20.09-s003: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun	20.09-s003: Started on Jun 03, 2023 at 14:43:39 EDT
xrun
	-Q
	-unbuffered
	-timescale 1ns/1ns
	-sysv
	-access +rw
	design.sv
	testbench.sv
	Top level design units:
		tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Loading snapshot worklib.tb:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /xcelium20.09/tools/xcelium/files/xmsimrc
xcelium> run
i=x, Time=0, reset=1, coin=xx, can despatched=x
i=x, Time=10, reset=1, coin=xx, can despatched=0
i=1, Time=50, reset=0, coin=00, can despatched=0
i=2, Time=70, reset=0, coin=01, can despatched=0
i=3, Time=90, reset=0, coin=10, can despatched=1
i=4, Time=110, reset=0, coin=01, can despatched=0
i=5, Time=130, reset=0, coin=10, can despatched=1
i=6, Time=150, reset=0, coin=00, can despatched=0
i=7, Time=170, reset=0, coin=xx, can despatched=0
Simulation complete via $finish(1) at time 180 NS + 0
./testbench.sv:24 #130     $finish;    
xcelium> exit
TOOL:	xrun	20.09-s003: Exiting on Jun 03, 2023 at 14:43:40 EDT  (total: 00:00:01)
