{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1602744286960 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lcd_128x160_test EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"lcd_128x160_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602744287038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602744287088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602744287088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602744287088 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602744287281 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1602744287291 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1602744287692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1602744287692 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1602744287692 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 14367 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1602744287702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 14369 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1602744287702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 14371 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1602744287702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 14373 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1602744287702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 14375 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1602744287702 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1602744287702 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1602744287702 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1602744287742 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 93 " "No exact pin location assignment(s) for 20 pins of 93 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[0\] " "Pin debug\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { debug[0] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[1\] " "Pin debug\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { debug[1] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[2\] " "Pin debug\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { debug[2] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[3\] " "Pin debug\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { debug[3] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[4\] " "Pin debug\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { debug[4] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[5\] " "Pin debug\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { debug[5] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[6\] " "Pin debug\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { debug[6] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[7\] " "Pin debug\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { debug[7] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[0\] " "Pin segout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segout[0] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[1\] " "Pin segout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segout[1] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[2\] " "Pin segout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segout[2] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[3\] " "Pin segout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segout[3] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[4\] " "Pin segout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segout[4] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[5\] " "Pin segout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segout[5] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[6\] " "Pin segout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segout[6] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[7\] " "Pin segout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segout[7] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segsel\[0\] " "Pin segsel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segsel[0] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segsel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segsel\[1\] " "Pin segsel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segsel[1] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segsel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segsel\[2\] " "Pin segsel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segsel[2] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segsel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segsel\[3\] " "Pin segsel\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segsel[3] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segsel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744288222 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1602744288222 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1602744289291 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd_128x160_test.sdc " "Synopsys Design Constraints File file not found: 'lcd_128x160_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1602744289294 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1602744289294 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1602744289374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1602744289374 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1602744289374 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fin~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node fin~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744289785 ""}  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fin~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 14351 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744289785 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|countE1  " "Automatically promoted node uart:u7\|countE1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744289785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[0\] " "Destination node uart:u7\|\\baud:i1\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[1\] " "Destination node uart:u7\|\\baud:i1\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[2\] " "Destination node uart:u7\|\\baud:i1\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[3\] " "Destination node uart:u7\|\\baud:i1\[3\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[4\] " "Destination node uart:u7\|\\baud:i1\[4\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[5\] " "Destination node uart:u7\|\\baud:i1\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[6\] " "Destination node uart:u7\|\\baud:i1\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[7\] " "Destination node uart:u7\|\\baud:i1\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[8\] " "Destination node uart:u7\|\\baud:i1\[8\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[9\] " "Destination node uart:u7\|\\baud:i1\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1602744289785 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744289785 ""}  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|countE1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744289785 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DHT11:u0\|clk_1M  " "Automatically promoted node DHT11:u0\|clk_1M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DHT11:u0\|clk_1M~0 " "Destination node DHT11:u0\|clk_1M~0" {  } { { "dht11.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11.vhd" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|clk_1M~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 7856 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } { { "dht11.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11.vhd" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|clk_1M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3603 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744289795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_DRV:u3\|up_mdu5:u0\|fout  " "Automatically promoted node LCD_DRV:u3\|up_mdu5:u0\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRV:u3\|up_mdu5:u0\|fout~0 " "Destination node LCD_DRV:u3\|up_mdu5:u0\|fout~0" {  } { { "up_mdu5.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/up_mdu5.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|up_mdu5:u0|fout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 13613 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } { { "up_mdu5.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/up_mdu5.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|up_mdu5:u0|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 2193 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744289795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DHT11:u0\|DHT11_BASIC:u0\|clks  " "Automatically promoted node DHT11:u0\|DHT11_BASIC:u0\|clks " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DHT11:u0\|DHT11_BASIC:u0\|clks~0 " "Destination node DHT11:u0\|DHT11_BASIC:u0\|clks~0" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|DHT11_BASIC:u0|clks~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 12979 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|DHT11_BASIC:u0|clks } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3572 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744289795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_100Hz  " "Automatically promoted node clock_generator:u1\|clk_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_100Hz~0 " "Destination node clock_generator:u1\|clk_100Hz~0" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/clock_generator.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_100Hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 5748 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/clock_generator.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3314 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744289795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_1MHz  " "Automatically promoted node clock_generator:u1\|clk_1MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_1MHz~0 " "Destination node clock_generator:u1\|clk_1MHz~0" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/clock_generator.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1MHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 6682 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/clock_generator.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3312 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744289795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[12\]  " "Automatically promoted node FD\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[12\]~44 " "Destination node FD\[12\]~44" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 180 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[12]~44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 5815 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 180 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3619 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744289795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[22\]  " "Automatically promoted node FD\[22\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[22\]~64 " "Destination node FD\[22\]~64" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 180 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[22]~64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 5889 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 180 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3609 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744289795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|uck1  " "Automatically promoted node uart:u7\|uck1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|uck1~0 " "Destination node uart:u7\|uck1~0" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 5862 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744289795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|uck2  " "Automatically promoted node uart:u7\|uck2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|uck2~0 " "Destination node uart:u7\|uck2~0" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 5792 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744289795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_1KHz  " "Automatically promoted node clock_generator:u1\|clk_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_1KHz~0 " "Destination node clock_generator:u1\|clk_1KHz~0" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/clock_generator.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 6162 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/clock_generator.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3313 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744289795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad:u4\|tmpTouch  " "Automatically promoted node keypad:u4\|tmpTouch " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u5\|process_1~1 " "Destination node SD178:u5\|process_1~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u5|process_1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 5659 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdControl:u2\|process_1~0 " "Destination node lcdControl:u2\|process_1~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcdControl:u2|process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 6328 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main_State~0 " "Destination node Main_State~0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 138 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Main_State~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 10792 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay_1\[6\]~3 " "Destination node delay_1\[6\]~3" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 247 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_1[6]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 11613 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay_1\[6\]~7 " "Destination node delay_1\[6\]~7" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 247 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_1[6]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 11625 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } { { "keypad.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/keypad.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:u4|tmpTouch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 2191 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744289795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nReset~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node nReset~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[6\]~reg0 " "Destination node R\[6\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[6]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3659 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[5\]~reg0 " "Destination node R\[5\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[5]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3660 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[4\]~reg0 " "Destination node R\[4\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[4]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3661 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[3\]~reg0 " "Destination node R\[3\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[3]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3662 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[2\]~reg0 " "Destination node R\[2\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[2]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3663 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[6\]~reg0 " "Destination node G\[6\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[6]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3664 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[5\]~reg0 " "Destination node G\[5\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[5]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3665 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[4\]~reg0 " "Destination node G\[4\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[4]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3666 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[3\]~reg0 " "Destination node G\[3\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[3]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3667 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[2\]~reg0 " "Destination node G\[2\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[2]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3668 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744289795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744289795 ""}  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nReset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 14352 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744289795 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1602744290974 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1602744290984 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1602744290984 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602744290994 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602744291004 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1602744291014 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1602744292312 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1602744292322 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1602744292322 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 0 20 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 0 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1602744292336 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1602744292336 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1602744292336 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 13 3 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602744292336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 12 5 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602744292336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 9 13 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602744292336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 2 22 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602744292336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 7 12 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602744292336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 11 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602744292336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 17 5 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602744292336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 12 12 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602744292336 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1602744292336 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1602744292336 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602744292476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1602744294056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602744296580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1602744296640 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1602744309964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602744309964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1602744311484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 1.3% " "5e+02 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1602744317016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1602744317937 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1602744317937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602744326575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1602744326586 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1602744326586 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "13.00 " "Total time spent on timing analysis during the Fitter is 13.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1602744326796 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602744326855 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602744327750 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602744327798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602744328601 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602744330212 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD178_scl a permanently enabled " "Pin SD178_scl has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD178_scl } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD178_scl" } } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602744330839 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TSL2561_scl a permanently enabled " "Pin TSL2561_scl has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TSL2561_scl } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TSL2561_scl" } } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TSL2561_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602744330839 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1602744330839 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/output_files/lcd_128x160_test.fit.smsg " "Generated suppressed messages file C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/output_files/lcd_128x160_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1602744331495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5657 " "Peak virtual memory: 5657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602744333433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 15 14:45:33 2020 " "Processing ended: Thu Oct 15 14:45:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602744333433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602744333433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602744333433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1602744333433 ""}
