extent	,	V_287
"amdgpu: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_22
AMDGPU_IB_FLAG_CE	,	V_237
gfx_v6_0_enable_gfx_static_mgpg	,	F_161
"ring test on %d succeeded in %d usecs\n"	,	L_15
AMD_CG_SUPPORT_GFX_MGCG	,	V_394
num_compute_rings	,	V_258
upper_32_bits	,	F_82
GFX_POWER_STATUS	,	V_330
"(%d) reserve RLC sr bo failed\n"	,	L_24
ROW_SIZE_MASK	,	V_168
dev	,	V_18
"Failed to load gfx firmware!\n"	,	L_33
reset_work	,	V_481
gfx_v6_0_ring_get_rptr	,	F_106
bitmap	,	V_494
gfx_v6_0_write_harvested_raster_configs	,	F_34
ARRAY_SIZE	,	F_128
unlikely	,	F_122
AMD_PG_SUPPORT_CP	,	V_404
gpu_clock_mutex	,	V_433
RLC_MSD	,	F_157
gfx_v6_0_init_gfx_cgpg	,	F_163
ring_obj	,	V_445
num_rb_pipes	,	V_119
scratch	,	V_201
CP_MEM_LS_EN	,	V_398
gfx_v6_0_get_rb_disabled	,	F_25
fence_drv	,	V_336
AMD_CG_SUPPORT_GFX_CP_LS	,	V_396
gfx_v6_0_set_powergating_state	,	F_198
AMD_CG_STATE_GATE	,	V_484
adev	,	V_2
PA_SC_LINE_STIPPLE_STATE	,	V_189
PACKET3_SWITCH_BUFFER	,	V_236
gfx_v6_0_rlc_start	,	F_140
INT_SEL	,	F_84
amdgpu_ring_init	,	F_177
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_294
RREG32	,	F_26
amdgpu_interrupt_state	,	V_464
GFX_PG_ENABLE	,	V_407
rptr_addr	,	V_297
CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE_MASK	,	V_475
SE_MAP	,	F_31
RB_XSEL2	,	F_28
FORCE_EOV_MAX_REZ_CNT	,	F_60
num_tile_pipes	,	V_161
CACHE_INVALIDATION	,	F_61
amdgpu_ib_schedule	,	F_90
gfx_v6_0_cp_gfx_start	,	F_98
seq	,	V_217
order_base_2	,	F_103
active_cu_number	,	V_413
doorbell_index	,	V_451
amd_powergating_state	,	V_485
CB_CGTT_SCLK_CTRL	,	V_393
ROW_SIZE	,	F_48
CP_RB0_CNTL	,	V_306
f	,	V_244
pfp_feature_version	,	V_24
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_14
i	,	V_115
gfx_v6_0_rlc_init	,	F_127
j	,	V_116
k	,	V_131
GFX6_NUM_GFX_RINGS	,	V_438
ce_fw	,	V_29
RLC_GPU_CLOCK_COUNT_MSB	,	V_436
SPI_LB_CU_MASK	,	V_365
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_230
RLC_CAPTURE_GPU_CLOCK_COUNT	,	V_434
CP_RB0_RPTR_ADDR_HI	,	V_313
r	,	V_208
CP_RB2_RPTR_ADDR_HI	,	V_323
me_hdr	,	V_262
RB_MAP_PKR1_MASK	,	V_113
amdgpu_bo_unreserve	,	F_125
usepfp	,	V_334
AMD_PG_STATE_GATE	,	V_486
active_cu	,	V_132
VC_AND_TC	,	V_186
amdgpu_bo_reserve	,	F_121
config	,	V_40
gfx_v6_0_enable_gui_idle_interrupt	,	F_113
BANK_WIDTH	,	F_15
EVENT_TYPE	,	F_80
GRBM_SOFT_RESET	,	V_371
max_texture_channel_caches	,	V_142
MEQ2_START	,	F_53
SCRATCH_UMSK	,	V_254
cs_section_def	,	V_275
gfx_v6_0_create_bitmask	,	F_24
gfx_v6_0_priv_reg_irq	,	F_194
gfx_v6_0_ring_set_wptr_compute	,	F_109
gfx_v6_0_fini_pg	,	F_166
num_types	,	V_489
DMA0_REGISTER_OFFSET	,	V_174
AMDGPU_RING_TYPE_GFX	,	V_335
reg	,	V_205
CHIP_TAHITI	,	V_11
irq_type	,	V_448
amdgpu_ring_fini	,	F_179
num_reg	,	V_202
gfx_v6_0_rlc_fini	,	F_120
ADDR_SURF_8_BANK	,	V_65
MAX_PU_CU	,	F_160
CP_RB2_WPTR	,	V_316
gfx_v6_0_wait_for_idle	,	F_185
CB_PERFCOUNTER3_SELECT0	,	V_196
CB_PERFCOUNTER3_SELECT1	,	V_197
amdgpu_ucode_print_gfx_hdr	,	F_96
CNTX_EMPTY_INT_ENABLE	,	V_327
count	,	V_428
AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED	,	V_357
clear_state_size	,	V_360
AMD_CG_SUPPORT_GFX_CGCG	,	V_386
reg_list_size	,	V_353
CP_CE_HALT	,	V_253
GFX_LS_STATUS	,	V_332
RLC_GPU_CLOCK_COUNT_LSB	,	V_435
AMDGPU_GEM_DOMAIN_VRAM	,	V_356
gfx_v6_0_scratch_init	,	F_65
DRM_ERROR	,	F_19
rb_mask	,	V_89
PA_SC_FIFO_SIZE	,	V_180
cs_data	,	V_285
int_sel	,	V_221
DB_DEPTH_INFO	,	V_328
amdgpu_gfx_scratch_get	,	F_67
CP_PFP_HALT	,	V_252
sh_num	,	V_70
HDP_ADDR_CONFIG	,	V_172
gfx_v6_0_enable_gfx_cgpg	,	F_153
num_rbs	,	V_123
ADDR_SURF_16_BANK	,	V_49
sc_prim_fifo_size_backend	,	V_147
timeout	,	V_242
"Too many (%d) compute rings!\n"	,	L_36
LS_OVERRIDE	,	V_400
AMD_PG_SUPPORT_GFX_PG	,	V_405
le32_to_cpu	,	F_6
pkr0_mask	,	V_99
RLC_CGTT_MGCG_OVERRIDE	,	V_399
CP_RB2_BASE	,	V_324
gfx_v6_0_rlc_reset	,	F_141
RLC_PG_AO_CU_MASK	,	V_416
SRBM_INT_ACK	,	V_155
"comp %d.%d.%d"	,	L_37
DMA_TILING_CONFIG	,	V_173
gfx_v6_0_get_gpu_clock_counter	,	F_167
"pitcairn"	,	L_3
rconf	,	V_85
MC_ARB_RAMCFG	,	V_160
gfx_v6_0_enable_sclk_slowdown_on_pd	,	F_150
"gfx"	,	L_35
gfx_v6_0_ring_emit_vm_flush	,	F_119
oa_gfx_bo	,	V_458
gfx_v6_0_init_pg	,	F_145
CP_COHER_CNTL2	,	V_223
AUTO_INVLD_EN	,	F_62
counter	,	V_414
sx_debug_1	,	V_137
CB_PERFCOUNTER0_SELECT1	,	V_191
PACKET3_TC_ACTION_ENA	,	V_226
CB_PERFCOUNTER0_SELECT0	,	V_190
"gfx6: Failed to load firmware \"%s\"\n"	,	L_11
SQ_CONFIG	,	V_183
sync_seq	,	V_337
WAIT_REG_MEM_MEM_SPACE	,	F_116
sc_prim_fifo_size_frontend	,	V_146
VGT_CACHE_INVALIDATION	,	V_185
RLC_BUSY_STATUS	,	V_329
DRM_DEBUG	,	F_2
gate	,	V_483
gfx_v6_0_eop_irq_funcs	,	V_491
amdgpu_ring_commit	,	F_72
PACKET3_BASE_INDEX	,	F_100
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_341
"(%d) map RLC c bo failed\n"	,	L_32
fw_name	,	V_4
gfx_v6_0_lbpw_supported	,	F_142
num_gpus	,	V_166
pfp_fw	,	V_17
INSTANCE_INDEX	,	F_21
CHIP_VERDE	,	V_13
TAHITI_RB_BITMAP_WIDTH_PER_SH	,	V_121
gfx_v6_0_priv_reg_irq_funcs	,	V_492
"(%d) pin RLC c bo failed\n"	,	L_31
number	,	V_499
vm_id	,	V_233
max_hw_contexts	,	V_145
CP_MEQ_THRESHOLDS	,	V_177
gfx_v6_0_enable_sclk_slowdown_on_pu	,	F_149
tmp	,	V_139
DMIF_ADDR_CONFIG	,	V_170
ib	,	V_232
PACKET3_SH_KCACHE_ACTION_ENA	,	V_227
CP_ME_CNTL	,	V_250
id	,	V_288
RLC_GCPM_GENERAL_3	,	V_387
gfx_v6_0_setup_spi	,	F_45
CP_RB2_RPTR_ADDR	,	V_322
gfx_v6_0_gpu_init	,	F_46
gfx_v6_0_raster_config	,	F_27
gfx_v6_0_setup_rb	,	F_40
BANK_HEIGHT	,	F_16
PACKET3_EVENT_WRITE_EOP	,	V_229
gb_tile_moden	,	V_38
PACKET3_SET_CONFIG_REG_START	,	V_210
handle	,	V_437
ctx_switch	,	V_234
INACTIVE_CUS_MASK	,	V_128
"amdgpu: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_16
pg_flags	,	V_403
rlc_fw_version	,	V_33
CP_ME_HALT	,	V_251
SE_MAP_MASK	,	V_102
ROQ_IB2_START	,	F_51
cp_table_obj	,	V_346
amdgpu_irq_add_id	,	F_176
amdgpu_bo_kunmap	,	F_133
GRBM_STATUS__GUI_ACTIVE_MASK	,	V_463
RB_MAP_PKR0_MASK	,	V_110
save_restore_obj	,	V_344
"oland"	,	L_5
hdp_host_path_cntl	,	V_138
gfx_v6_0_enable_gds_pg	,	F_152
SCRATCH_REG0	,	V_204
CHIP_OLAND	,	V_14
DRM_INFO	,	F_74
max_gs_threads	,	V_144
gfx_v6_0_hw_init	,	F_180
ring_size	,	V_303
CP_RB1_BASE	,	V_320
max_cu_per_sh	,	V_141
RLC_LB_CNTR_MAX	,	V_377
DYN_PER_CU_PG_ENABLE	,	V_422
amdgpu_iv_entry	,	V_478
sh_per_se	,	V_79
PA_SC_FORCE_EOV_MAX_CNTS	,	V_184
"tahiti"	,	L_2
enabled_rbs	,	V_118
CP_INT_CNTL_RING__TIME_STAMP_INT_ENABLE_MASK	,	V_468
amd_clockgating_state	,	V_482
ao_bitmap	,	V_495
CP_PFP_UCODE_DATA	,	V_268
rb_per_se	,	V_95
multi_gpu_tile_size	,	V_167
"(%d) create RLC sr bo failed\n"	,	L_27
amdgpu_cu_info	,	V_497
ucode_feature_version	,	V_25
err	,	V_5
SOFT_RESET_RLC	,	V_372
rlc	,	V_284
reg_offset	,	V_37
gfx_v6_0_soft_reset	,	F_186
ROQ_IB1_START	,	F_50
AMDGPU_IRQ_STATE_DISABLE	,	V_467
PACKET3_INDIRECT_BUFFER_CONST	,	V_238
length_dw	,	V_240
PACKET3_SET_CONTEXT_REG	,	V_290
disabled_rbs	,	V_117
GRBM_CNTL	,	V_153
CP_ME_RAM_DATA	,	V_273
gfx_v6_0_priv_inst_irq	,	F_196
num_tile_mode_states	,	V_36
ADDR_SURF_TILE_SPLIT_2KB	,	V_43
GRBM_REG_SGIT	,	F_164
ce_ram_size	,	V_461
TILE_SPLIT	,	F_13
si_cs_data	,	V_354
gfx_v6_0_set_gfx_eop_interrupt_state	,	F_187
instance	,	V_71
WAIT_REG_MEM_FUNCTION	,	F_117
"(%d) map RLC sr bo failed\n"	,	L_29
src_ptr	,	V_347
amdgpu_ring	,	V_206
CP_RB2_CNTL	,	V_321
AMD_PG_SUPPORT_GFX_DMG	,	V_421
gfx_v6_0_update_gfx_pg	,	F_165
CC_RB_BACKEND_DISABLE	,	V_81
se_mask	,	V_96
gfx_v6_0_ring_emit_hdp_flush	,	F_75
ARRAY_MODE	,	F_10
ADDR_SURF_THIN_MICRO_TILING	,	V_62
AUTO_PG_EN	,	V_409
u32	,	T_1
gfx_v6_0_ring_test_ring	,	F_66
amdgpu_bo_create	,	F_129
RLC_AUTO_PG_CTRL	,	V_408
me	,	V_452
cp_int_cntl	,	V_466
use_doorbell	,	V_450
pipe	,	V_453
MC_SEQ_MISC0	,	V_373
buffer	,	V_429
gfx_v6_0_hw_fini	,	F_181
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_60
RLC_PUD	,	F_154
gfx_v6_0_select_se_sh	,	F_20
"(%d) pin RLC sr bo failed\n"	,	L_28
amdgpu_ib	,	V_231
CP_PFP_UCODE_ADDR	,	V_267
GFX_PG_SRC	,	V_424
shader_engine_tile_size	,	V_165
"amdgpu: failed to get scratch reg (%ld).\n"	,	L_17
gfx_v6_0_eop_irq	,	F_192
CP_CE_UCODE_DATA	,	V_270
gfx_v6_0_ring_emit_fence	,	F_79
entry	,	V_479
SC_EARLYZ_TILE_FIFO_SIZE	,	F_58
gfx_v6_0_get_csb_buffer	,	F_134
CHIP_HAINAN	,	V_15
header	,	V_22
"amdgpu: cp failed to lock ring (%d).\n"	,	L_23
RLC_STAT	,	V_333
CGCG_EN	,	V_391
BUF_SWAP_32BIT	,	V_305
CGLS_EN	,	V_392
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_99
DMA1_REGISTER_OFFSET	,	V_175
tmp1	,	V_412
ADDR_SURF_P8_32x32_8x16	,	V_63
dst_ptr	,	V_348
RLC_MAX_PG_CU	,	V_417
ADDR_SURF_DEPTH_MICRO_TILING	,	V_46
gfx_v6_0_gfx_funcs	,	V_441
"radeon/%s_pfp.bin"	,	L_7
AMD_PG_SUPPORT_GFX_SMG	,	V_419
request_firmware	,	F_4
mem_row_size_in_kb	,	V_41
GC_USER_RB_BACKEND_DISABLE	,	V_83
reg_base	,	V_203
mc_shared_chmap	,	V_135
MICRO_TILE_MODE	,	F_11
HDP_HOST_PATH_CNTL	,	V_198
se_num	,	V_69
"radeon/%s_rlc.bin"	,	L_10
amdgpu_gfx_scratch_free	,	F_69
PACKET3_ME_INITIALIZE	,	V_279
pfp_fw_version	,	V_21
ADDR_SURF_TILE_SPLIT_4KB	,	V_44
GRBM_READ_TIMEOUT	,	F_47
src	,	V_473
gfx_v6_0_enable_cp_pg	,	F_151
CP_CE_UCODE_ADDR	,	V_269
BACKEND_DISABLE_SHIFT	,	V_84
dev_warn	,	F_123
PKR_YSEL	,	F_30
control	,	V_235
CP_PERFMON_CNTL	,	V_182
MAX_PU_CU_MASK	,	V_418
amdgpu_ucode_validate	,	F_5
sc_earlyz_tile_fifo_size	,	V_149
cs_ptr	,	V_362
OVERRIDE	,	V_401
u64	,	V_77
HAINAN_GB_ADDR_CONFIG_GOLDEN	,	V_152
VM_INVALIDATE_REQUEST	,	V_342
CP_RB1_RPTR_ADDR_HI	,	V_319
gfx_v6_0_ring_emit_hdp_invalidate	,	F_78
CP_ME_RAM_WADDR	,	V_272
me_feature_version	,	V_28
PACKET3_SET_CONTEXT_REG_START	,	V_293
RLC_LB_INIT_CU_MASK	,	V_379
fence	,	V_243
amdgpu_fence_process	,	F_193
AMDGPU_FENCE_FLAG_64BIT	,	V_220
ADDR_SURF_TILE_SPLIT_256B	,	V_54
GB_TILE_MODE0	,	V_68
CP_MEM_SLP_CNTL	,	V_397
ring	,	V_207
gfx_v6_0_cp_compute_resume	,	F_110
gfx_v6_0_ring_emit_pipeline_sync	,	F_115
gfx_v6_0_priv_inst_irq_funcs	,	V_493
amdgpu_ring_alloc	,	F_68
CGTS_SM_CTRL_REG	,	V_395
FB_READ_EN	,	V_157
cs_extent_def	,	V_277
PACKET3	,	F_71
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP	,	V_455
state	,	V_465
AMDGPU_MAX_COMPUTE_RINGS	,	V_449
gfx_v6_0_init_ao_cu_mask	,	F_159
ext	,	V_278
me_fw_version	,	V_27
"amdgpu: failed to get ib (%ld).\n"	,	L_18
gfx_v6_0_ring_get_emit_ib_size	,	F_169
asic_type	,	V_10
PKR_MAP	,	F_29
AMD_PG_SUPPORT_GDS	,	V_431
AMDGPU_IRQ_STATE_ENABLE	,	V_469
priv_reg_irq	,	V_443
gfx_v6_0_cp_gfx_enable	,	F_94
RB_YSEL	,	V_87
AMDGPU_GPU_PAGE_SIZE	,	V_304
SC_HIZ_TILE_FIFO_SIZE	,	F_57
FB_WRITE_EN	,	V_158
RLC_CGCG_CGLS_CTRL	,	V_384
CB_PERFCOUNTER1_SELECT0	,	V_192
gfx_v6_0_ring_get_wptr	,	F_107
CB_PERFCOUNTER1_SELECT1	,	V_193
"radeon/%s_me.bin"	,	L_8
CP_DEBUG	,	V_301
max_backends_per_se	,	V_124
"(%d) reserve RLC c bo failed\n"	,	L_25
RLC_MC_CNTL	,	V_380
RASTER_CONFIG_PKR_MAP_3	,	V_106
dws	,	V_349
GFX6_NUM_COMPUTE_RINGS	,	V_439
gfx_v6_0_set_priv_inst_fault_state	,	F_190
RASTER_CONFIG_PKR_MAP_0	,	V_107
NOOFCOLS_MASK	,	V_163
PACKET3_INDIRECT_BUFFER	,	V_239
__be32	,	V_271
cu_info	,	V_498
BIF_FB_EN	,	V_156
gfx_v6_0_tiling_mode_table_init	,	F_9
pkr1_mask	,	V_100
cg_flags	,	V_385
gfx_v6_0_is_idle	,	F_184
ce_fw_version	,	V_30
"Failed to init rlc BOs!\n"	,	L_34
mutex_unlock	,	F_42
RLC_UCODE_ADDR	,	V_382
se	,	V_97
BACKEND_DISABLE_MASK	,	V_82
RB_XSEL	,	V_86
"verde"	,	L_4
BUG	,	F_3
sh	,	V_411
INACTIVE_CUS_SHIFT	,	V_130
rb_per_pkr	,	V_94
num_gfx_rings	,	V_255
RLC_UCODE_CNTL	,	V_381
"hainan"	,	L_6
LOAD_BALANCE_ENABLE	,	V_364
gfx_v6_0_halt_rlc	,	F_138
RLC_ENABLE	,	V_370
hweight32	,	F_43
uint32_t	,	T_2
PACKET3_WAIT_REG_MEM	,	V_338
NOOFCOLS_SHIFT	,	V_164
DRM_UDELAY	,	F_73
fw_data	,	V_263
ADDR_SURF_P4_8x16	,	V_47
reg_index	,	V_292
SECT_CONTEXT	,	V_289
PACKET3_TCL1_ACTION_ENA	,	V_225
chip_name	,	V_3
gfx_v6_0_init_cg	,	F_143
CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE_MASK	,	V_474
max_t	,	F_35
rb0_mask	,	V_108
gfx_v6_0_resume	,	F_183
orig	,	V_369
ADDR_SURF_BANK_WIDTH_2	,	V_64
sect	,	V_276
split_equal_to_row_size	,	V_39
ADDR_SURF_BANK_WIDTH_1	,	V_50
mutex_lock	,	F_41
PACKET3_SET_CONFIG_REG	,	V_209
gfx_v6_0_enable_gfx_dynamic_mgpg	,	F_162
VERDE_GB_ADDR_CONFIG_GOLDEN	,	V_151
ring_id	,	V_480
"ib test on ring %d succeeded\n"	,	L_21
TAHITI_GB_ADDR_CONFIG_GOLDEN	,	V_150
gfx_v6_0_set_ring_funcs	,	F_173
mdelay	,	F_104
PA_CL_ENHANCE	,	V_199
ucode_version	,	V_23
CP_RB1_WPTR	,	V_315
MC_SHARED_CHMAP	,	V_159
gds_gfx_bo	,	V_460
source	,	V_477
RLC_RL_BASE	,	V_375
ARRAY_1D_TILED_THIN1	,	V_55
RASTER_CONFIG_SE_MAP_0	,	V_104
fw_size	,	V_264
cu_bitmap	,	V_415
RASTER_CONFIG_SE_MAP_3	,	V_103
CC_GC_SHADER_ARRAY_CONFIG	,	V_127
"amdgpu: IB test timed out\n"	,	L_19
write64bit	,	V_219
max_gprs	,	V_143
ADDR_SURF_MACRO_ASPECT_2	,	V_57
ADDR_SURF_TILE_SPLIT_128B	,	V_53
ADDR_SURF_MACRO_ASPECT_1	,	V_66
ADDR_SURF_MACRO_ASPECT_4	,	V_52
bit_width	,	V_76
HDP_DEBUG0	,	V_215
gfx_v6_0_get_cu_enabled	,	F_44
ETIMEDOUT	,	V_248
fence_put	,	F_93
GB_ADDR_CONFIG	,	V_169
amdgpu_bo_pin	,	F_130
ADDR_SURF_TILE_SPLIT_1KB	,	V_42
name	,	V_446
ADDR_SURF_TILE_SPLIT_64B	,	V_48
idx	,	V_101
gfx_ring	,	V_256
gfx_v6_0_enable_lbpw	,	F_135
ES_AND_GS_AUTO	,	V_187
"(%d) create RLC c bo failed\n"	,	L_30
AMDGPU_CP_IRQ_LAST	,	V_490
NUM_BANKS	,	F_14
WREG32	,	F_18
RLC_LB_CNTR_INIT	,	V_378
SE_YSEL	,	F_33
gpu_addr	,	V_241
printk	,	F_7
gfx_v6_0_get_cu_active_bitmap	,	F_158
gfx_v6_0_set_irq_funcs	,	F_174
wb	,	V_310
gfx_v6_0_cp_load_microcode	,	F_112
RLC_TTOP_D	,	V_406
PACKET3_WRITE_DATA	,	V_213
SE_INDEX	,	F_23
amdgpu_bo_unpin	,	F_124
VGT_NUM_INSTANCES	,	V_181
ce_feature_version	,	V_31
PG_AFTER_GRBM_REG_ST_MASK	,	V_427
CNTX_BUSY_INT_ENABLE	,	V_326
cpu_to_le32	,	F_132
GRBM_REG_SGIT_MASK	,	V_426
PACKET3_PFP_SYNC_ME	,	V_343
gfx_v6_0_ring_get_dma_frame_size_gfx	,	F_170
mask	,	V_80
VTX_DONE_DELAY	,	F_54
gfx_v6_0_ring_funcs_compute	,	V_488
clear_state_obj	,	V_345
gfx_v6_0_ring_emit_ib	,	F_86
raster_config	,	V_88
amdgpu_ring_write	,	F_70
amdgpu_ib_get	,	F_89
release_firmware	,	F_8
tile_mode_array	,	V_67
ptr	,	V_246
priv_inst_irq	,	V_444
__BIG_ENDIAN	,	F_87
__le32	,	T_3
FORCE_EOV_MAX_CLK_CNT	,	F_59
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_299
me_fw	,	V_26
CP_RB1_RPTR_ADDR	,	V_318
hdr	,	V_374
gfx_v6_0_set_eop_interrupt_state	,	F_191
GRBM_STATUS	,	V_462
save_restore_gpu_addr	,	V_358
CP_RB_WPTR_DELAY	,	V_300
ARRAY_LINEAR_ALIGNED	,	V_59
gfx_v6_0_ring_get_dma_frame_size_compute	,	F_171
RB_MAP_PKR0	,	F_38
gfx_firmware_header_v1_0	,	V_6
RB_MAP_PKR1	,	F_39
uint64_t	,	T_4
INSTANCE_BROADCAST_WRITES	,	V_72
GC_USER_SHADER_ARRAY_CONFIG	,	V_129
gfx_v6_0_get_cu_info	,	F_49
backend_enable_mask	,	V_122
PACKET3_CLEAR_STATE	,	V_295
reg_count	,	V_291
gfx_v6_0_cp_gfx_load_microcode	,	F_95
CLIP_VTX_REORDER_ENA	,	V_200
PKR_MAP_MASK	,	V_105
enable	,	V_249
PACKET3_PREAMBLE_CNTL	,	V_282
rb1_mask	,	V_109
PACKET3_SURFACE_SYNC	,	V_224
RLC_CLEAR_STATE_RESTORE_BASE	,	V_425
mc_arb_ramcfg	,	V_136
compute_ring	,	V_259
wptr	,	V_308
gfx_v6_0_suspend	,	F_182
reg_list	,	V_351
VGT_GS_VERTEX_REUSE	,	V_188
gfx_v6_0_early_init	,	F_172
DMIF_ADDR_CALC	,	V_171
gfx_v6_0_wait_for_rlc_serdes	,	F_136
reg_list_mc_addr	,	V_350
gfx_v6_0_init_microcode	,	F_1
ce_hdr	,	V_261
RB_RPTR_WR_ENA	,	V_307
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_214
gds	,	V_457
PAGE_SIZE	,	V_355
eop_irq	,	V_442
gfx_v6_0_enable_mgcg	,	F_148
rptr_offs	,	V_311
usec_timeout	,	V_211
err2	,	V_247
err1	,	V_245
gfx_v6_0_rlc_resume	,	F_144
flags	,	V_218
SH_BROADCAST_WRITES	,	V_73
verde_rlc_save_restore_register_list	,	V_352
PIPE_CONFIG	,	F_12
CP_RB0_RPTR_ADDR	,	V_312
gfx_v6_0_set_clockgating_state	,	F_197
out	,	V_19
SH_INDEX	,	F_22
ARRAY_2D_TILED_THIN1	,	V_45
WRITE_DATA_DST_SEL	,	F_77
rlc_hdr	,	V_9
amdgpu_ring_test_ring	,	F_105
ucode_array_offset_bytes	,	V_265
amdgpu_bo_kmap	,	F_131
"Illegal register access in command stream\n"	,	L_38
"unknown asic: 0x%x\n"	,	L_12
PA_SC_RASTER_CONFIG	,	V_114
DB_RENDER_CONTROL	,	V_410
gfx_v6_0_ring_test_ib	,	F_88
ADDR_SURF_BANK_HEIGHT_1	,	V_58
max_rb_num_per_se	,	V_78
max_shader_engines	,	V_93
WRITE_DATA_ENGINE_SEL	,	F_76
cp_hdr	,	V_7
gfx_v6_0_sw_init	,	F_175
ADDR_SURF_BANK_HEIGHT_2	,	V_56
ADDR_SURF_BANK_HEIGHT_4	,	V_51
RLC_SERDES_MASTER_BUSY_0	,	V_366
gfx_v6_0_cp_gfx_resume	,	F_102
RLC_SERDES_MASTER_BUSY_1	,	V_367
SE_XSEL	,	F_32
rb_bufsz	,	V_296
SC_BACKEND_PRIM_FIFO_SIZE	,	F_56
gfx_v6_0_rlc_stop	,	F_139
gfx_v6_0_set_compute_eop_interrupt_state	,	F_188
pfp_hdr	,	V_260
NUM_CLIP_SEQ	,	F_63
EINVAL	,	V_212
CE_PARTITION_BASE	,	V_281
RLC_CNTL	,	V_368
CP_RB0_WPTR	,	V_309
gfx_v6_0_update_rlc	,	F_137
MEQ1_START	,	F_52
gfx_v6_0_enable_cgcg	,	F_147
gfx	,	V_16
CB_PERFCOUNTER2_SELECT0	,	V_194
raster_config_se	,	V_98
CB_PERFCOUNTER2_SELECT1	,	V_195
udelay	,	F_64
DATA_SEL	,	F_83
"\n"	,	L_1
queue	,	V_454
SCRATCH_ADDR	,	V_302
EVENT_INDEX	,	F_81
CP_SEM_WAIT_TIMER	,	V_298
data	,	V_20
le32_to_cpup	,	F_97
gws_gfx_bo	,	V_459
GFX_CLOCK_STATUS	,	V_331
RASTER_CONFIG_RB_MAP_3	,	V_111
grbm_idx_mutex	,	V_120
RLC_PG_CNTL	,	V_402
GRBM_GFX_INDEX	,	V_75
section	,	V_286
AMDGPU_RING_TYPE_COMPUTE	,	V_456
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP	,	V_476
RASTER_CONFIG_RB_MAP_0	,	V_112
fence_wait_timeout	,	F_91
RLC_LB_CNTL	,	V_363
CP_QUEUE_THRESHOLDS	,	V_176
RASTER_CONFIG_RB_MAP_2	,	V_125
lower_32_bits	,	F_85
RLC_PDD	,	F_155
gfx_v6_0_cp_enable	,	F_111
CP_RB1_CNTL	,	V_317
cu_per_sh	,	V_126
"(%d) reserve RLC cp table bo failed\n"	,	L_26
pd_addr	,	V_339
RLC_TTPD	,	F_156
"Illegal instruction in command stream\n"	,	L_39
SE_BROADCAST_WRITES	,	V_74
mem_max_burst_length_bytes	,	V_162
ao_cu_mask	,	V_496
CP_ME_RAM_RADDR	,	V_274
RLC_RL_SIZE	,	V_376
SRBM_INT_CNTL	,	V_154
SPI_CONFIG_CNTL_1	,	V_179
ADDR_SURF_TILE_SPLIT_512B	,	V_61
AMDGPU_FENCE_FLAG_INT	,	V_222
AMD_PG_SUPPORT_RLC_SMU_HS	,	V_432
PACKET3_SET_BASE	,	V_280
amdgpu_ucode_print_rlc_hdr	,	F_146
"radeon/%s_ce.bin"	,	L_9
RLC_SERDES_WR_MASTER_MASK_1	,	V_389
max_tile_pipes	,	V_140
clear_state_gpu_addr	,	V_361
RLC_SERDES_WR_MASTER_MASK_0	,	V_388
CP_INT_CNTL_RING2	,	V_471
"amdgpu: fence wait failed (%ld).\n"	,	L_20
CP_RB0_BASE	,	V_314
rlc_feature_version	,	V_34
gb_addr_config	,	V_134
SPI_STATIC_THREAD_MGMT_3	,	V_133
gfx_v6_0_get_csb_size	,	F_101
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_283
schedule_work	,	F_195
CP_INT_CNTL_RING0	,	V_325
CP_INT_CNTL_RING1	,	V_470
sc_hiz_tile_fifo_size	,	V_148
sr_ptr	,	V_359
AMDGPU_CP_IRQ_GFX_EOP	,	V_447
gfx_v6_0_set_priv_reg_fault_state	,	F_189
amdgpu_ib_free	,	F_92
STATIC_PER_CU_PG_ENABLE	,	V_420
WAIT_REG_MEM_ENGINE	,	F_118
RLC_SERDES_WR_CTRL	,	V_390
gfx_v6_0_ring_set_wptr_gfx	,	F_108
amdgpu_irq_src	,	V_472
rlc_fw	,	V_32
num_rb	,	V_90
SC_FRONTEND_PRIM_FIFO_SIZE	,	F_55
amdgpu_bo_unref	,	F_126
ready	,	V_257
rlc_firmware_header_v1_0	,	V_8
max_sh_per_se	,	V_91
addr	,	V_216
SX_DEBUG_1	,	V_178
PACKET3_CONTEXT_CONTROL	,	V_430
amdgpu_device	,	V_1
CHIP_PITCAIRN	,	V_12
gfx_v6_0_cp_resume	,	F_114
gfx_v6_0_ring_funcs_gfx	,	V_487
WARN_ON	,	F_37
ucode_size_bytes	,	V_266
RLC_UCODE_DATA	,	V_383
gfx_v6_0_sw_fini	,	F_178
num_se	,	V_92
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_340
MACRO_TILE_ASPECT	,	F_17
KERN_ERR	,	V_35
min_t	,	F_36
"amdgpu: cp failed to get scratch reg (%d).\n"	,	L_13
gfx_v6_ring_emit_cntxcntl	,	F_168
RLC_SAVE_AND_RESTORE_BASE	,	V_423
PACKET3_SH_ICACHE_ACTION_ENA	,	V_228
funcs	,	V_440
