INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/branchPredict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchPredict
WARNING: [VRFC 10-3380] identifier 'p1' is used before its declaration [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/branchPredict.v:47]
WARNING: [VRFC 10-3380] identifier 'p2' is used before its declaration [D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/branchPredict.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerCode/ComputerArchitecture/branchPredict/Lab4/Lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
