#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jan  8 18:55:16 2021
# Process ID: 12708
# Current directory: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent53496 F:\Xilinx_FPGA\Project\25B_UART_RAM_TFT\UART_RAM_TFT.xpr
# Log file: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/vivado.log
# Journal file: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
