\hypertarget{union__hw__fb__cspmcr}{}\section{\+\_\+hw\+\_\+fb\+\_\+cspmcr Union Reference}
\label{union__hw__fb__cspmcr}\index{\+\_\+hw\+\_\+fb\+\_\+cspmcr@{\+\_\+hw\+\_\+fb\+\_\+cspmcr}}


H\+W\+\_\+\+F\+B\+\_\+\+C\+S\+P\+M\+CR -\/ Chip Select port Multiplexing Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+fb.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__fb__cspmcr_1_1__hw__fb__cspmcr__bitfields}{\+\_\+hw\+\_\+fb\+\_\+cspmcr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__fb__cspmcr_aa4e8e27ddb4bd8706773742318ba3797}{}\label{union__hw__fb__cspmcr_aa4e8e27ddb4bd8706773742318ba3797}

\item 
struct \hyperlink{struct__hw__fb__cspmcr_1_1__hw__fb__cspmcr__bitfields}{\+\_\+hw\+\_\+fb\+\_\+cspmcr\+::\+\_\+hw\+\_\+fb\+\_\+cspmcr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__fb__cspmcr_ad715177d5912ecf2ef67c4cb70e024e3}{}\label{union__hw__fb__cspmcr_ad715177d5912ecf2ef67c4cb70e024e3}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+B\+\_\+\+C\+S\+P\+M\+CR -\/ Chip Select port Multiplexing Control Register (RW) 

Reset value\+: 0x00000000U

Controls the multiplexing of the Flex\+Bus signals. A bus error occurs when you do any of the following\+: Write to a reserved address Write to a reserved field in this register, or Access this register using a size other than 32 bits. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+fb.\+h\end{DoxyCompactItemize}
