

================================================================
== Vivado HLS Report for 'mul1'
================================================================
* Date:           Thu Feb  4 11:41:32 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Mul
* Solution:       solution4
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   55|   55|   55|   55|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   54|   54|         9|          -|          -|     6|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %A) nounwind, !map !7"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %B) nounwind, !map !13"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %C) nounwind, !map !17"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([18 x i32]* %sparse_new) nounwind, !map !21"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @mul1_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.66ns)   --->   "br label %1" [Mul/new_sparse(s4).c:6]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 5.95>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 17 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.18ns)   --->   "%exitcond1 = icmp eq i3 %i, -2" [Mul/new_sparse(s4).c:6]   --->   Operation 18 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.68ns)   --->   "%i_1 = add i3 %i, 1" [Mul/new_sparse(s4).c:6]   --->   Operation 20 'add' 'i_1' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [Mul/new_sparse(s4).c:6]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %i to i6" [Mul/new_sparse(s4).c:6]   --->   Operation 22 'zext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)" [Mul/new_sparse(s4).c:6]   --->   Operation 23 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %tmp_1 to i6" [Mul/new_sparse(s4).c:8]   --->   Operation 24 'zext' 'p_shl_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.86ns)   --->   "%tmp_2 = sub i6 %p_shl_cast, %tmp_cast" [Mul/new_sparse(s4).c:8]   --->   Operation 25 'sub' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i6 %tmp_2 to i64" [Mul/new_sparse(s4).c:8]   --->   Operation 26 'sext' 'tmp_2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sparse_new_addr = getelementptr [18 x i32]* %sparse_new, i64 0, i64 %tmp_2_cast" [Mul/new_sparse(s4).c:8]   --->   Operation 27 'getelementptr' 'sparse_new_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.94ns)   --->   "%tmp_3 = add i6 1, %tmp_2" [Mul/new_sparse(s4).c:9]   --->   Operation 28 'add' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i6 %tmp_3 to i64" [Mul/new_sparse(s4).c:9]   --->   Operation 29 'sext' 'tmp_3_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sparse_new_addr_1 = getelementptr [18 x i32]* %sparse_new, i64 0, i64 %tmp_3_cast" [Mul/new_sparse(s4).c:9]   --->   Operation 30 'getelementptr' 'sparse_new_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.15ns)   --->   "%r = load i32* %sparse_new_addr, align 4" [Mul/new_sparse(s4).c:8]   --->   Operation 31 'load' 'r' <Predicate = (!exitcond1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 32 [2/2] (2.15ns)   --->   "%c = load i32* %sparse_new_addr_1, align 4" [Mul/new_sparse(s4).c:9]   --->   Operation 32 'load' 'c' <Predicate = (!exitcond1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [Mul/new_sparse(s4).c:17]   --->   Operation 33 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 34 [1/1] (1.94ns)   --->   "%tmp_4 = add i6 2, %tmp_2" [Mul/new_sparse(s4).c:10]   --->   Operation 34 'add' 'tmp_4' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i6 %tmp_4 to i64" [Mul/new_sparse(s4).c:10]   --->   Operation 35 'sext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sparse_new_addr_2 = getelementptr [18 x i32]* %sparse_new, i64 0, i64 %tmp_4_cast" [Mul/new_sparse(s4).c:10]   --->   Operation 36 'getelementptr' 'sparse_new_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (2.15ns)   --->   "%r = load i32* %sparse_new_addr, align 4" [Mul/new_sparse(s4).c:8]   --->   Operation 37 'load' 'r' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 38 [1/2] (2.15ns)   --->   "%c = load i32* %sparse_new_addr_1, align 4" [Mul/new_sparse(s4).c:9]   --->   Operation 38 'load' 'c' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 39 [2/2] (2.15ns)   --->   "%val = load i32* %sparse_new_addr_2, align 4" [Mul/new_sparse(s4).c:10]   --->   Operation 39 'load' 'val' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_7 = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %c, i3 0)" [Mul/new_sparse(s4).c:9]   --->   Operation 40 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_8 = sext i35 %tmp_7 to i64" [Mul/new_sparse(s4).c:14]   --->   Operation 41 'sext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %c to i5" [Mul/new_sparse(s4).c:9]   --->   Operation 42 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_8_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp, i3 0)" [Mul/new_sparse(s4).c:14]   --->   Operation 43 'bitconcatenate' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_8" [Mul/new_sparse(s4).c:14]   --->   Operation 44 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9 = or i8 %tmp_8_cast, 1" [Mul/new_sparse(s4).c:14]   --->   Operation 45 'or' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i8 %tmp_9 to i64" [Mul/new_sparse(s4).c:14]   --->   Operation 46 'zext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_9_cast" [Mul/new_sparse(s4).c:14]   --->   Operation 47 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_15 = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %r, i3 0)" [Mul/new_sparse(s4).c:8]   --->   Operation 48 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_16 = sext i35 %tmp_15 to i64" [Mul/new_sparse(s4).c:14]   --->   Operation 49 'sext' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %r to i5" [Mul/new_sparse(s4).c:8]   --->   Operation 50 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_17_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_17, i3 0)" [Mul/new_sparse(s4).c:14]   --->   Operation 51 'bitconcatenate' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [64 x i32]* %C, i64 0, i64 %tmp_16" [Mul/new_sparse(s4).c:14]   --->   Operation 52 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_18 = or i8 %tmp_17_cast, 1" [Mul/new_sparse(s4).c:14]   --->   Operation 53 'or' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i8 %tmp_18 to i64" [Mul/new_sparse(s4).c:14]   --->   Operation 54 'zext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [64 x i32]* %C, i64 0, i64 %tmp_18_cast" [Mul/new_sparse(s4).c:14]   --->   Operation 55 'getelementptr' 'C_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 56 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%C_load = load i32* %C_addr, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 57 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%B_load_1 = load i32* %B_addr_1, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 58 'load' 'B_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%C_load_1 = load i32* %C_addr_1, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 59 'load' 'C_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 60 [1/2] (2.15ns)   --->   "%val = load i32* %sparse_new_addr_2, align 4" [Mul/new_sparse(s4).c:10]   --->   Operation 60 'load' 'val' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = or i8 %tmp_8_cast, 2" [Mul/new_sparse(s4).c:14]   --->   Operation 61 'or' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_10_cast = sext i8 %tmp_s to i64" [Mul/new_sparse(s4).c:14]   --->   Operation 62 'sext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_10_cast" [Mul/new_sparse(s4).c:14]   --->   Operation 63 'getelementptr' 'B_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_10 = or i8 %tmp_8_cast, 3" [Mul/new_sparse(s4).c:14]   --->   Operation 64 'or' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i8 %tmp_10 to i64" [Mul/new_sparse(s4).c:14]   --->   Operation 65 'sext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_11_cast" [Mul/new_sparse(s4).c:14]   --->   Operation 66 'getelementptr' 'B_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_19 = or i8 %tmp_17_cast, 2" [Mul/new_sparse(s4).c:14]   --->   Operation 67 'or' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_19_cast = sext i8 %tmp_19 to i64" [Mul/new_sparse(s4).c:14]   --->   Operation 68 'sext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr [64 x i32]* %C, i64 0, i64 %tmp_19_cast" [Mul/new_sparse(s4).c:14]   --->   Operation 69 'getelementptr' 'C_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_20 = or i8 %tmp_17_cast, 3" [Mul/new_sparse(s4).c:14]   --->   Operation 70 'or' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_20_cast = sext i8 %tmp_20 to i64" [Mul/new_sparse(s4).c:14]   --->   Operation 71 'sext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr [64 x i32]* %C, i64 0, i64 %tmp_20_cast" [Mul/new_sparse(s4).c:14]   --->   Operation 72 'getelementptr' 'C_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 73 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%C_load = load i32* %C_addr, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 74 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 75 [1/2] (3.25ns)   --->   "%B_load_1 = load i32* %B_addr_1, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 75 'load' 'B_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 76 [1/2] (3.25ns)   --->   "%C_load_1 = load i32* %C_addr_1, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 76 'load' 'C_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 77 [2/2] (3.25ns)   --->   "%B_load_2 = load i32* %B_addr_2, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 77 'load' 'B_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%C_load_2 = load i32* %C_addr_2, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 78 'load' 'C_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 79 [2/2] (3.25ns)   --->   "%B_load_3 = load i32* %B_addr_3, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 79 'load' 'B_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 80 [2/2] (3.25ns)   --->   "%C_load_3 = load i32* %C_addr_3, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 80 'load' 'C_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 8.47>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_11 = or i8 %tmp_8_cast, 4" [Mul/new_sparse(s4).c:14]   --->   Operation 81 'or' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i8 %tmp_11 to i64" [Mul/new_sparse(s4).c:14]   --->   Operation 82 'sext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_12_cast" [Mul/new_sparse(s4).c:14]   --->   Operation 83 'getelementptr' 'B_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_12 = or i8 %tmp_8_cast, 5" [Mul/new_sparse(s4).c:14]   --->   Operation 84 'or' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i8 %tmp_12 to i64" [Mul/new_sparse(s4).c:14]   --->   Operation 85 'sext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_13_cast" [Mul/new_sparse(s4).c:14]   --->   Operation 86 'getelementptr' 'B_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_21 = or i8 %tmp_17_cast, 4" [Mul/new_sparse(s4).c:14]   --->   Operation 87 'or' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i8 %tmp_21 to i64" [Mul/new_sparse(s4).c:14]   --->   Operation 88 'sext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr [64 x i32]* %C, i64 0, i64 %tmp_21_cast" [Mul/new_sparse(s4).c:14]   --->   Operation 89 'getelementptr' 'C_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_22 = or i8 %tmp_17_cast, 5" [Mul/new_sparse(s4).c:14]   --->   Operation 90 'or' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i8 %tmp_22 to i64" [Mul/new_sparse(s4).c:14]   --->   Operation 91 'sext' 'tmp_22_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr [64 x i32]* %C, i64 0, i64 %tmp_22_cast" [Mul/new_sparse(s4).c:14]   --->   Operation 92 'getelementptr' 'C_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (8.47ns)   --->   "%tmp_5 = mul nsw i32 %val, %B_load" [Mul/new_sparse(s4).c:14]   --->   Operation 93 'mul' 'tmp_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (8.47ns)   --->   "%tmp_5_1 = mul nsw i32 %val, %B_load_1" [Mul/new_sparse(s4).c:14]   --->   Operation 94 'mul' 'tmp_5_1' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/2] (3.25ns)   --->   "%B_load_2 = load i32* %B_addr_2, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 95 'load' 'B_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 96 [1/2] (3.25ns)   --->   "%C_load_2 = load i32* %C_addr_2, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 96 'load' 'C_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 97 [1/2] (3.25ns)   --->   "%B_load_3 = load i32* %B_addr_3, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 97 'load' 'B_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 98 [1/2] (3.25ns)   --->   "%C_load_3 = load i32* %C_addr_3, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 98 'load' 'C_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 99 [2/2] (3.25ns)   --->   "%B_load_4 = load i32* %B_addr_4, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 99 'load' 'B_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 100 [2/2] (3.25ns)   --->   "%C_load_4 = load i32* %C_addr_4, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 100 'load' 'C_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 101 [2/2] (3.25ns)   --->   "%B_load_5 = load i32* %B_addr_5, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 101 'load' 'B_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 102 [2/2] (3.25ns)   --->   "%C_load_5 = load i32* %C_addr_5, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 102 'load' 'C_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 8.47>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_13 = or i8 %tmp_8_cast, 6" [Mul/new_sparse(s4).c:14]   --->   Operation 103 'or' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i8 %tmp_13 to i64" [Mul/new_sparse(s4).c:14]   --->   Operation 104 'sext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_14_cast" [Mul/new_sparse(s4).c:14]   --->   Operation 105 'getelementptr' 'B_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_14 = or i8 %tmp_8_cast, 7" [Mul/new_sparse(s4).c:14]   --->   Operation 106 'or' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i8 %tmp_14 to i64" [Mul/new_sparse(s4).c:14]   --->   Operation 107 'sext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_15_cast" [Mul/new_sparse(s4).c:14]   --->   Operation 108 'getelementptr' 'B_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_23 = or i8 %tmp_17_cast, 6" [Mul/new_sparse(s4).c:14]   --->   Operation 109 'or' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_23_cast = sext i8 %tmp_23 to i64" [Mul/new_sparse(s4).c:14]   --->   Operation 110 'sext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%C_addr_6 = getelementptr [64 x i32]* %C, i64 0, i64 %tmp_23_cast" [Mul/new_sparse(s4).c:14]   --->   Operation 111 'getelementptr' 'C_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_24 = or i8 %tmp_17_cast, 7" [Mul/new_sparse(s4).c:14]   --->   Operation 112 'or' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i8 %tmp_24 to i64" [Mul/new_sparse(s4).c:14]   --->   Operation 113 'sext' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%C_addr_7 = getelementptr [64 x i32]* %C, i64 0, i64 %tmp_24_cast" [Mul/new_sparse(s4).c:14]   --->   Operation 114 'getelementptr' 'C_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (2.70ns)   --->   "%tmp_6 = add nsw i32 %C_load, %tmp_5" [Mul/new_sparse(s4).c:14]   --->   Operation 115 'add' 'tmp_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (2.70ns)   --->   "%tmp_6_1 = add nsw i32 %C_load_1, %tmp_5_1" [Mul/new_sparse(s4).c:14]   --->   Operation 116 'add' 'tmp_6_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (8.47ns)   --->   "%tmp_5_2 = mul nsw i32 %val, %B_load_2" [Mul/new_sparse(s4).c:14]   --->   Operation 117 'mul' 'tmp_5_2' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (8.47ns)   --->   "%tmp_5_3 = mul nsw i32 %val, %B_load_3" [Mul/new_sparse(s4).c:14]   --->   Operation 118 'mul' 'tmp_5_3' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/2] (3.25ns)   --->   "%B_load_4 = load i32* %B_addr_4, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 119 'load' 'B_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 120 [1/2] (3.25ns)   --->   "%C_load_4 = load i32* %C_addr_4, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 120 'load' 'C_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 121 [1/2] (3.25ns)   --->   "%B_load_5 = load i32* %B_addr_5, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 121 'load' 'B_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 122 [1/2] (3.25ns)   --->   "%C_load_5 = load i32* %C_addr_5, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 122 'load' 'C_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 123 [2/2] (3.25ns)   --->   "%B_load_6 = load i32* %B_addr_6, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 123 'load' 'B_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 124 [2/2] (3.25ns)   --->   "%C_load_6 = load i32* %C_addr_6, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 124 'load' 'C_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 125 [2/2] (3.25ns)   --->   "%B_load_7 = load i32* %B_addr_7, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 125 'load' 'B_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 126 [2/2] (3.25ns)   --->   "%C_load_7 = load i32* %C_addr_7, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 126 'load' 'C_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 8.47>
ST_7 : Operation 127 [1/1] (3.25ns)   --->   "store i32 %tmp_6, i32* %C_addr, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 127 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 128 [1/1] (3.25ns)   --->   "store i32 %tmp_6_1, i32* %C_addr_1, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 128 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 129 [1/1] (2.70ns)   --->   "%tmp_6_2 = add nsw i32 %C_load_2, %tmp_5_2" [Mul/new_sparse(s4).c:14]   --->   Operation 129 'add' 'tmp_6_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (2.70ns)   --->   "%tmp_6_3 = add nsw i32 %C_load_3, %tmp_5_3" [Mul/new_sparse(s4).c:14]   --->   Operation 130 'add' 'tmp_6_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (8.47ns)   --->   "%tmp_5_4 = mul nsw i32 %val, %B_load_4" [Mul/new_sparse(s4).c:14]   --->   Operation 131 'mul' 'tmp_5_4' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (8.47ns)   --->   "%tmp_5_5 = mul nsw i32 %val, %B_load_5" [Mul/new_sparse(s4).c:14]   --->   Operation 132 'mul' 'tmp_5_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/2] (3.25ns)   --->   "%B_load_6 = load i32* %B_addr_6, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 133 'load' 'B_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 134 [1/2] (3.25ns)   --->   "%C_load_6 = load i32* %C_addr_6, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 134 'load' 'C_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 135 [1/2] (3.25ns)   --->   "%B_load_7 = load i32* %B_addr_7, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 135 'load' 'B_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 136 [1/2] (3.25ns)   --->   "%C_load_7 = load i32* %C_addr_7, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 136 'load' 'C_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 8.47>
ST_8 : Operation 137 [1/1] (3.25ns)   --->   "store i32 %tmp_6_2, i32* %C_addr_2, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 137 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 138 [1/1] (3.25ns)   --->   "store i32 %tmp_6_3, i32* %C_addr_3, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 138 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 139 [1/1] (2.70ns)   --->   "%tmp_6_4 = add nsw i32 %C_load_4, %tmp_5_4" [Mul/new_sparse(s4).c:14]   --->   Operation 139 'add' 'tmp_6_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (2.70ns)   --->   "%tmp_6_5 = add nsw i32 %C_load_5, %tmp_5_5" [Mul/new_sparse(s4).c:14]   --->   Operation 140 'add' 'tmp_6_5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (8.47ns)   --->   "%tmp_5_6 = mul nsw i32 %val, %B_load_6" [Mul/new_sparse(s4).c:14]   --->   Operation 141 'mul' 'tmp_5_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (8.47ns)   --->   "%tmp_5_7 = mul nsw i32 %val, %B_load_7" [Mul/new_sparse(s4).c:14]   --->   Operation 142 'mul' 'tmp_5_7' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 143 [1/1] (3.25ns)   --->   "store i32 %tmp_6_4, i32* %C_addr_4, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 143 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 144 [1/1] (3.25ns)   --->   "store i32 %tmp_6_5, i32* %C_addr_5, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 144 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 145 [1/1] (2.70ns)   --->   "%tmp_6_6 = add nsw i32 %C_load_6, %tmp_5_6" [Mul/new_sparse(s4).c:14]   --->   Operation 145 'add' 'tmp_6_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (2.70ns)   --->   "%tmp_6_7 = add nsw i32 %C_load_7, %tmp_5_7" [Mul/new_sparse(s4).c:14]   --->   Operation 146 'add' 'tmp_6_7' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 147 [1/1] (3.25ns)   --->   "store i32 %tmp_6_6, i32* %C_addr_6, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 147 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 148 [1/1] (3.25ns)   --->   "store i32 %tmp_6_7, i32* %C_addr_7, align 4" [Mul/new_sparse(s4).c:14]   --->   Operation 148 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "br label %1" [Mul/new_sparse(s4).c:6]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ sparse_new]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11       (specbitsmap      ) [ 00000000000]
StgValue_12       (specbitsmap      ) [ 00000000000]
StgValue_13       (specbitsmap      ) [ 00000000000]
StgValue_14       (specbitsmap      ) [ 00000000000]
StgValue_15       (spectopmodule    ) [ 00000000000]
StgValue_16       (br               ) [ 01111111111]
i                 (phi              ) [ 00100000000]
exitcond1         (icmp             ) [ 00111111111]
empty             (speclooptripcount) [ 00000000000]
i_1               (add              ) [ 01111111111]
StgValue_21       (br               ) [ 00000000000]
tmp_cast          (zext             ) [ 00000000000]
tmp_1             (bitconcatenate   ) [ 00000000000]
p_shl_cast        (zext             ) [ 00000000000]
tmp_2             (sub              ) [ 00010000000]
tmp_2_cast        (sext             ) [ 00000000000]
sparse_new_addr   (getelementptr    ) [ 00010000000]
tmp_3             (add              ) [ 00000000000]
tmp_3_cast        (sext             ) [ 00000000000]
sparse_new_addr_1 (getelementptr    ) [ 00010000000]
StgValue_33       (ret              ) [ 00000000000]
tmp_4             (add              ) [ 00000000000]
tmp_4_cast        (sext             ) [ 00000000000]
sparse_new_addr_2 (getelementptr    ) [ 00001000000]
r                 (load             ) [ 00000000000]
c                 (load             ) [ 00000000000]
tmp_7             (bitconcatenate   ) [ 00000000000]
tmp_8             (sext             ) [ 00000000000]
tmp               (trunc            ) [ 00000000000]
tmp_8_cast        (bitconcatenate   ) [ 00001110000]
B_addr            (getelementptr    ) [ 00001000000]
tmp_9             (or               ) [ 00000000000]
tmp_9_cast        (zext             ) [ 00000000000]
B_addr_1          (getelementptr    ) [ 00001000000]
tmp_15            (bitconcatenate   ) [ 00000000000]
tmp_16            (sext             ) [ 00000000000]
tmp_17            (trunc            ) [ 00000000000]
tmp_17_cast       (bitconcatenate   ) [ 00001110000]
C_addr            (getelementptr    ) [ 00001111000]
tmp_18            (or               ) [ 00000000000]
tmp_18_cast       (zext             ) [ 00000000000]
C_addr_1          (getelementptr    ) [ 00001111000]
val               (load             ) [ 00000111100]
tmp_s             (or               ) [ 00000000000]
tmp_10_cast       (sext             ) [ 00000000000]
B_addr_2          (getelementptr    ) [ 00000100000]
tmp_10            (or               ) [ 00000000000]
tmp_11_cast       (sext             ) [ 00000000000]
B_addr_3          (getelementptr    ) [ 00000100000]
tmp_19            (or               ) [ 00000000000]
tmp_19_cast       (sext             ) [ 00000000000]
C_addr_2          (getelementptr    ) [ 00000111100]
tmp_20            (or               ) [ 00000000000]
tmp_20_cast       (sext             ) [ 00000000000]
C_addr_3          (getelementptr    ) [ 00000111100]
B_load            (load             ) [ 00000100000]
C_load            (load             ) [ 00000110000]
B_load_1          (load             ) [ 00000100000]
C_load_1          (load             ) [ 00000110000]
tmp_11            (or               ) [ 00000000000]
tmp_12_cast       (sext             ) [ 00000000000]
B_addr_4          (getelementptr    ) [ 00000010000]
tmp_12            (or               ) [ 00000000000]
tmp_13_cast       (sext             ) [ 00000000000]
B_addr_5          (getelementptr    ) [ 00000010000]
tmp_21            (or               ) [ 00000000000]
tmp_21_cast       (sext             ) [ 00000000000]
C_addr_4          (getelementptr    ) [ 00000011110]
tmp_22            (or               ) [ 00000000000]
tmp_22_cast       (sext             ) [ 00000000000]
C_addr_5          (getelementptr    ) [ 00000011110]
tmp_5             (mul              ) [ 00000010000]
tmp_5_1           (mul              ) [ 00000010000]
B_load_2          (load             ) [ 00000010000]
C_load_2          (load             ) [ 00000011000]
B_load_3          (load             ) [ 00000010000]
C_load_3          (load             ) [ 00000011000]
tmp_13            (or               ) [ 00000000000]
tmp_14_cast       (sext             ) [ 00000000000]
B_addr_6          (getelementptr    ) [ 00000001000]
tmp_14            (or               ) [ 00000000000]
tmp_15_cast       (sext             ) [ 00000000000]
B_addr_7          (getelementptr    ) [ 00000001000]
tmp_23            (or               ) [ 00000000000]
tmp_23_cast       (sext             ) [ 00000000000]
C_addr_6          (getelementptr    ) [ 00000001111]
tmp_24            (or               ) [ 00000000000]
tmp_24_cast       (sext             ) [ 00000000000]
C_addr_7          (getelementptr    ) [ 00000001111]
tmp_6             (add              ) [ 00000001000]
tmp_6_1           (add              ) [ 00000001000]
tmp_5_2           (mul              ) [ 00000001000]
tmp_5_3           (mul              ) [ 00000001000]
B_load_4          (load             ) [ 00000001000]
C_load_4          (load             ) [ 00000001100]
B_load_5          (load             ) [ 00000001000]
C_load_5          (load             ) [ 00000001100]
StgValue_127      (store            ) [ 00000000000]
StgValue_128      (store            ) [ 00000000000]
tmp_6_2           (add              ) [ 00000000100]
tmp_6_3           (add              ) [ 00000000100]
tmp_5_4           (mul              ) [ 00000000100]
tmp_5_5           (mul              ) [ 00000000100]
B_load_6          (load             ) [ 00000000100]
C_load_6          (load             ) [ 00000000110]
B_load_7          (load             ) [ 00000000100]
C_load_7          (load             ) [ 00000000110]
StgValue_137      (store            ) [ 00000000000]
StgValue_138      (store            ) [ 00000000000]
tmp_6_4           (add              ) [ 00000000010]
tmp_6_5           (add              ) [ 00000000010]
tmp_5_6           (mul              ) [ 00000000010]
tmp_5_7           (mul              ) [ 00000000010]
StgValue_143      (store            ) [ 00000000000]
StgValue_144      (store            ) [ 00000000000]
tmp_6_6           (add              ) [ 00000000001]
tmp_6_7           (add              ) [ 00000000001]
StgValue_147      (store            ) [ 00000000000]
StgValue_148      (store            ) [ 00000000000]
StgValue_149      (br               ) [ 01111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sparse_new">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_new"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul1_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="sparse_new_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="6" slack="0"/>
<pin id="56" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sparse_new_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="sparse_new_addr_1_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="6" slack="0"/>
<pin id="63" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sparse_new_addr_1/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="0"/>
<pin id="75" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r/2 c/2 val/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="sparse_new_addr_2_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="6" slack="0"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sparse_new_addr_2/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="B_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="35" slack="0"/>
<pin id="89" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="B_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="C_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="35" slack="0"/>
<pin id="103" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="C_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="126" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="1"/>
<pin id="128" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/3 B_load_1/3 B_load_2/4 B_load_3/4 B_load_4/5 B_load_5/5 B_load_6/6 B_load_7/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="130" dir="0" index="4" bw="6" slack="1"/>
<pin id="131" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="2"/>
<pin id="133" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_load/3 C_load_1/3 C_load_2/4 C_load_3/4 C_load_4/5 C_load_5/5 C_load_6/6 C_load_7/6 StgValue_127/7 StgValue_128/7 StgValue_137/8 StgValue_138/8 StgValue_143/9 StgValue_144/9 StgValue_147/10 StgValue_148/10 "/>
</bind>
</comp>

<comp id="135" class="1004" name="B_addr_2_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_2/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="B_addr_3_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_3/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="C_addr_2_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_2/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="C_addr_3_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_3/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="B_addr_4_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_4/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="B_addr_5_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_5/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="C_addr_4_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="8" slack="0"/>
<pin id="185" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_4/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="C_addr_5_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_5/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="B_addr_6_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_6/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="B_addr_7_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_7/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="C_addr_6_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="0"/>
<pin id="217" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_6/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="C_addr_7_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_7/6 "/>
</bind>
</comp>

<comp id="231" class="1005" name="i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="1"/>
<pin id="233" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="3" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load B_load_2 B_load_4 B_load_6 "/>
</bind>
</comp>

<comp id="246" class="1005" name="reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="2"/>
<pin id="248" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="C_load C_load_4 "/>
</bind>
</comp>

<comp id="250" class="1005" name="reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_1 B_load_3 B_load_5 B_load_7 "/>
</bind>
</comp>

<comp id="254" class="1005" name="reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="2"/>
<pin id="256" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="C_load_1 C_load_5 "/>
</bind>
</comp>

<comp id="258" class="1005" name="reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="2"/>
<pin id="260" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="C_load_2 C_load_6 "/>
</bind>
</comp>

<comp id="262" class="1005" name="reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2"/>
<pin id="264" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="C_load_3 C_load_7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5/5 tmp_5_2/6 tmp_5_4/7 tmp_5_6/8 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="0" index="1" bw="32" slack="1"/>
<pin id="274" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_1/5 tmp_5_3/6 tmp_5_5/7 tmp_5_7/8 "/>
</bind>
</comp>

<comp id="276" class="1005" name="reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 tmp_5_2 tmp_5_4 tmp_5_6 "/>
</bind>
</comp>

<comp id="280" class="1005" name="reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1 tmp_5_3 tmp_5_5 tmp_5_7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/6 tmp_6_4/8 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2"/>
<pin id="292" dir="0" index="1" bw="32" slack="1"/>
<pin id="293" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_1/6 tmp_6_5/8 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="2"/>
<pin id="298" dir="0" index="1" bw="32" slack="1"/>
<pin id="299" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_2/7 tmp_6_6/9 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="2"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_3/7 tmp_6_7/9 "/>
</bind>
</comp>

<comp id="308" class="1005" name="reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_6_4 "/>
</bind>
</comp>

<comp id="313" class="1005" name="reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_1 tmp_6_5 "/>
</bind>
</comp>

<comp id="318" class="1005" name="reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_2 tmp_6_6 "/>
</bind>
</comp>

<comp id="323" class="1005" name="reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_3 tmp_6_7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="exitcond1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="0" index="1" bw="2" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="i_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="0" index="1" bw="3" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_shl_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="0" index="1" bw="3" slack="0"/>
<pin id="359" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_2_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="6" slack="0"/>
<pin id="370" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_3_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_4_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="6" slack="1"/>
<pin id="381" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_4_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_7_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="35" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_8_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="35" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_8_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="5" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_9_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_9_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_15_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="35" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_16_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="35" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_17_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_17_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="5" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17_cast/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_18_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_18_cast_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_s_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="1"/>
<pin id="462" dir="0" index="1" bw="3" slack="0"/>
<pin id="463" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_10_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_10_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="1"/>
<pin id="472" dir="0" index="1" bw="3" slack="0"/>
<pin id="473" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_11_cast_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_19_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="1"/>
<pin id="482" dir="0" index="1" bw="3" slack="0"/>
<pin id="483" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_19_cast_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_cast/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_20_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="1"/>
<pin id="492" dir="0" index="1" bw="3" slack="0"/>
<pin id="493" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_20_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_cast/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_11_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="2"/>
<pin id="502" dir="0" index="1" bw="4" slack="0"/>
<pin id="503" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_12_cast_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_12_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="2"/>
<pin id="512" dir="0" index="1" bw="4" slack="0"/>
<pin id="513" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_13_cast_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_21_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="2"/>
<pin id="522" dir="0" index="1" bw="4" slack="0"/>
<pin id="523" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_21_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_22_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="2"/>
<pin id="532" dir="0" index="1" bw="4" slack="0"/>
<pin id="533" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_22_cast_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_13_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="3"/>
<pin id="542" dir="0" index="1" bw="4" slack="0"/>
<pin id="543" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_14_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14_cast/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_14_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="3"/>
<pin id="552" dir="0" index="1" bw="4" slack="0"/>
<pin id="553" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_15_cast_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_23_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="3"/>
<pin id="562" dir="0" index="1" bw="4" slack="0"/>
<pin id="563" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_23_cast_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_cast/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_24_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="3"/>
<pin id="572" dir="0" index="1" bw="4" slack="0"/>
<pin id="573" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_24_cast_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_cast/6 "/>
</bind>
</comp>

<comp id="583" class="1005" name="i_1_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="3" slack="0"/>
<pin id="585" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="588" class="1005" name="tmp_2_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="6" slack="1"/>
<pin id="590" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="593" class="1005" name="sparse_new_addr_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="1"/>
<pin id="595" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sparse_new_addr "/>
</bind>
</comp>

<comp id="598" class="1005" name="sparse_new_addr_1_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="1"/>
<pin id="600" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sparse_new_addr_1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="sparse_new_addr_2_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="1"/>
<pin id="605" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sparse_new_addr_2 "/>
</bind>
</comp>

<comp id="608" class="1005" name="tmp_8_cast_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="1"/>
<pin id="610" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_cast "/>
</bind>
</comp>

<comp id="618" class="1005" name="B_addr_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="1"/>
<pin id="620" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="623" class="1005" name="B_addr_1_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="1"/>
<pin id="625" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="628" class="1005" name="tmp_17_cast_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="1"/>
<pin id="630" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_cast "/>
</bind>
</comp>

<comp id="638" class="1005" name="C_addr_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="6" slack="1"/>
<pin id="640" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="643" class="1005" name="C_addr_1_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="6" slack="1"/>
<pin id="645" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="648" class="1005" name="val_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="654" class="1005" name="B_addr_2_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="1"/>
<pin id="656" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_2 "/>
</bind>
</comp>

<comp id="659" class="1005" name="B_addr_3_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="1"/>
<pin id="661" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_3 "/>
</bind>
</comp>

<comp id="664" class="1005" name="C_addr_2_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="6" slack="1"/>
<pin id="666" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_2 "/>
</bind>
</comp>

<comp id="669" class="1005" name="C_addr_3_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="6" slack="1"/>
<pin id="671" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_3 "/>
</bind>
</comp>

<comp id="674" class="1005" name="B_addr_4_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="1"/>
<pin id="676" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_4 "/>
</bind>
</comp>

<comp id="679" class="1005" name="B_addr_5_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="6" slack="1"/>
<pin id="681" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_5 "/>
</bind>
</comp>

<comp id="684" class="1005" name="C_addr_4_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="1"/>
<pin id="686" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_4 "/>
</bind>
</comp>

<comp id="689" class="1005" name="C_addr_5_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="6" slack="1"/>
<pin id="691" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_5 "/>
</bind>
</comp>

<comp id="694" class="1005" name="B_addr_6_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="1"/>
<pin id="696" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_6 "/>
</bind>
</comp>

<comp id="699" class="1005" name="B_addr_7_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="1"/>
<pin id="701" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_7 "/>
</bind>
</comp>

<comp id="704" class="1005" name="C_addr_6_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="6" slack="1"/>
<pin id="706" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_6 "/>
</bind>
</comp>

<comp id="709" class="1005" name="C_addr_7_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="6" slack="1"/>
<pin id="711" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="28" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="52" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="59" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="77" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="85" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="99" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="92" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="134"><net_src comp="106" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="135" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="164"><net_src comp="149" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="165"><net_src comp="142" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="166"><net_src comp="156" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="167" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="196"><net_src comp="181" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="197"><net_src comp="174" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="198"><net_src comp="188" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="199" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="228"><net_src comp="213" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="229"><net_src comp="206" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="230"><net_src comp="220" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="113" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="119" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="113" pin="7"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="119" pin="7"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="119" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="119" pin="7"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="242" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="250" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="266" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="271" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="246" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="276" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="254" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="280" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="258" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="276" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="262" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="280" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="284" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="316"><net_src comp="290" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="119" pin=4"/></net>

<net id="321"><net_src comp="296" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="326"><net_src comp="302" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="119" pin=4"/></net>

<net id="332"><net_src comp="235" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="16" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="235" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="22" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="235" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="24" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="235" pin="4"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="340" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="371"><net_src comp="30" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="356" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="382"><net_src comp="32" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="393"><net_src comp="34" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="66" pin="7"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="14" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="404"><net_src comp="66" pin="7"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="36" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="14" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="417"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="38" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="429"><net_src comp="34" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="66" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="14" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="424" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="440"><net_src comp="66" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="36" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="14" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="441" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="38" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="464"><net_src comp="40" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="474"><net_src comp="42" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="470" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="484"><net_src comp="40" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="480" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="494"><net_src comp="42" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="504"><net_src comp="44" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="514"><net_src comp="46" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="510" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="524"><net_src comp="44" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="528"><net_src comp="520" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="534"><net_src comp="46" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="530" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="544"><net_src comp="48" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="548"><net_src comp="540" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="554"><net_src comp="50" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="564"><net_src comp="48" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="560" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="574"><net_src comp="50" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="570" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="586"><net_src comp="334" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="591"><net_src comp="356" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="596"><net_src comp="52" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="601"><net_src comp="59" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="606"><net_src comp="77" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="611"><net_src comp="405" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="614"><net_src comp="608" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="615"><net_src comp="608" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="617"><net_src comp="608" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="621"><net_src comp="85" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="626"><net_src comp="92" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="631"><net_src comp="441" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="634"><net_src comp="628" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="635"><net_src comp="628" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="636"><net_src comp="628" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="637"><net_src comp="628" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="641"><net_src comp="99" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="646"><net_src comp="106" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="651"><net_src comp="66" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="657"><net_src comp="135" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="662"><net_src comp="142" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="667"><net_src comp="149" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="672"><net_src comp="156" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="677"><net_src comp="167" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="682"><net_src comp="174" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="687"><net_src comp="181" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="692"><net_src comp="188" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="697"><net_src comp="199" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="702"><net_src comp="206" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="707"><net_src comp="213" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="712"><net_src comp="220" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="119" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {7 8 9 10 }
 - Input state : 
	Port: mul1 : B | {3 4 5 6 7 }
	Port: mul1 : C | {3 4 5 6 7 }
	Port: mul1 : sparse_new | {2 3 4 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_1 : 1
		StgValue_21 : 2
		tmp_cast : 1
		tmp_1 : 1
		p_shl_cast : 2
		tmp_2 : 3
		tmp_2_cast : 4
		sparse_new_addr : 5
		tmp_3 : 4
		tmp_3_cast : 5
		sparse_new_addr_1 : 6
		r : 6
		c : 7
	State 3
		tmp_4_cast : 1
		sparse_new_addr_2 : 2
		val : 3
		tmp_7 : 1
		tmp_8 : 2
		tmp : 1
		tmp_8_cast : 2
		B_addr : 3
		tmp_9 : 3
		tmp_9_cast : 3
		B_addr_1 : 4
		tmp_15 : 1
		tmp_16 : 2
		tmp_17 : 1
		tmp_17_cast : 2
		C_addr : 3
		tmp_18 : 3
		tmp_18_cast : 3
		C_addr_1 : 4
		B_load : 4
		C_load : 4
		B_load_1 : 5
		C_load_1 : 5
	State 4
		B_addr_2 : 1
		B_addr_3 : 1
		C_addr_2 : 1
		C_addr_3 : 1
		B_load_2 : 2
		C_load_2 : 2
		B_load_3 : 2
		C_load_3 : 2
	State 5
		B_addr_4 : 1
		B_addr_5 : 1
		C_addr_4 : 1
		C_addr_5 : 1
		B_load_4 : 2
		C_load_4 : 2
		B_load_5 : 2
		C_load_5 : 2
	State 6
		B_addr_6 : 1
		B_addr_7 : 1
		C_addr_6 : 1
		C_addr_7 : 1
		B_load_6 : 2
		C_load_6 : 2
		B_load_7 : 2
		C_load_7 : 2
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_284     |    0    |    0    |    39   |
|          |     grp_fu_290     |    0    |    0    |    39   |
|          |     grp_fu_296     |    0    |    0    |    39   |
|    add   |     grp_fu_302     |    0    |    0    |    39   |
|          |     i_1_fu_334     |    0    |    0    |    12   |
|          |    tmp_3_fu_367    |    0    |    0    |    15   |
|          |    tmp_4_fu_378    |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|    mul   |     grp_fu_266     |    3    |    0    |    21   |
|          |     grp_fu_271     |    3    |    0    |    21   |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_2_fu_356    |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  exitcond1_fu_328  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|          |   tmp_cast_fu_340  |    0    |    0    |    0    |
|   zext   |  p_shl_cast_fu_352 |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_419 |    0    |    0    |    0    |
|          | tmp_18_cast_fu_455 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_1_fu_344    |    0    |    0    |    0    |
|          |    tmp_7_fu_388    |    0    |    0    |    0    |
|bitconcatenate|  tmp_8_cast_fu_405 |    0    |    0    |    0    |
|          |    tmp_15_fu_424   |    0    |    0    |    0    |
|          | tmp_17_cast_fu_441 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  tmp_2_cast_fu_362 |    0    |    0    |    0    |
|          |  tmp_3_cast_fu_373 |    0    |    0    |    0    |
|          |  tmp_4_cast_fu_383 |    0    |    0    |    0    |
|          |    tmp_8_fu_396    |    0    |    0    |    0    |
|          |    tmp_16_fu_432   |    0    |    0    |    0    |
|          | tmp_10_cast_fu_465 |    0    |    0    |    0    |
|          | tmp_11_cast_fu_475 |    0    |    0    |    0    |
|          | tmp_19_cast_fu_485 |    0    |    0    |    0    |
|   sext   | tmp_20_cast_fu_495 |    0    |    0    |    0    |
|          | tmp_12_cast_fu_505 |    0    |    0    |    0    |
|          | tmp_13_cast_fu_515 |    0    |    0    |    0    |
|          | tmp_21_cast_fu_525 |    0    |    0    |    0    |
|          | tmp_22_cast_fu_535 |    0    |    0    |    0    |
|          | tmp_14_cast_fu_545 |    0    |    0    |    0    |
|          | tmp_15_cast_fu_555 |    0    |    0    |    0    |
|          | tmp_23_cast_fu_565 |    0    |    0    |    0    |
|          | tmp_24_cast_fu_575 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |     tmp_fu_401     |    0    |    0    |    0    |
|          |    tmp_17_fu_437   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_9_fu_413    |    0    |    0    |    0    |
|          |    tmp_18_fu_449   |    0    |    0    |    0    |
|          |    tmp_s_fu_460    |    0    |    0    |    0    |
|          |    tmp_10_fu_470   |    0    |    0    |    0    |
|          |    tmp_19_fu_480   |    0    |    0    |    0    |
|          |    tmp_20_fu_490   |    0    |    0    |    0    |
|    or    |    tmp_11_fu_500   |    0    |    0    |    0    |
|          |    tmp_12_fu_510   |    0    |    0    |    0    |
|          |    tmp_21_fu_520   |    0    |    0    |    0    |
|          |    tmp_22_fu_530   |    0    |    0    |    0    |
|          |    tmp_13_fu_540   |    0    |    0    |    0    |
|          |    tmp_14_fu_550   |    0    |    0    |    0    |
|          |    tmp_23_fu_560   |    0    |    0    |    0    |
|          |    tmp_24_fu_570   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    6    |    0    |   264   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     B_addr_1_reg_623    |    6   |
|     B_addr_2_reg_654    |    6   |
|     B_addr_3_reg_659    |    6   |
|     B_addr_4_reg_674    |    6   |
|     B_addr_5_reg_679    |    6   |
|     B_addr_6_reg_694    |    6   |
|     B_addr_7_reg_699    |    6   |
|      B_addr_reg_618     |    6   |
|     C_addr_1_reg_643    |    6   |
|     C_addr_2_reg_664    |    6   |
|     C_addr_3_reg_669    |    6   |
|     C_addr_4_reg_684    |    6   |
|     C_addr_5_reg_689    |    6   |
|     C_addr_6_reg_704    |    6   |
|     C_addr_7_reg_709    |    6   |
|      C_addr_reg_638     |    6   |
|       i_1_reg_583       |    3   |
|        i_reg_231        |    3   |
|         reg_242         |   32   |
|         reg_246         |   32   |
|         reg_250         |   32   |
|         reg_254         |   32   |
|         reg_258         |   32   |
|         reg_262         |   32   |
|         reg_276         |   32   |
|         reg_280         |   32   |
|         reg_308         |   32   |
|         reg_313         |   32   |
|         reg_318         |   32   |
|         reg_323         |   32   |
|sparse_new_addr_1_reg_598|    5   |
|sparse_new_addr_2_reg_603|    5   |
| sparse_new_addr_reg_593 |    5   |
|   tmp_17_cast_reg_628   |    8   |
|      tmp_2_reg_588      |    6   |
|    tmp_8_cast_reg_608   |    8   |
|       val_reg_648       |   32   |
+-------------------------+--------+
|          Total          |   555  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_66 |  p0  |   4  |   5  |   20   ||    21   |
|  grp_access_fu_66 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_113 |  p0  |   8  |   6  |   48   ||    41   |
| grp_access_fu_113 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_119 |  p0  |   8  |   6  |   48   ||    41   |
| grp_access_fu_119 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_119 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_119 |  p4  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  || 14.3215 ||   212   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   264  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   212  |
|  Register |    -   |    -   |   555  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   14   |   555  |   476  |
+-----------+--------+--------+--------+--------+
