////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : test.vf
// /___/   /\     Timestamp : 04/21/2019 14:56:56
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family artix7 -verilog Y:/Documents/lab6/test.vf -w Y:/Documents/lab6/test.sch
//Design Name: test
//Device: artix7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module test(a, 
            b, 
            o);

    input a;
    input b;
   output o;
   
   
   AND2B1  XLXI_1 (.I0(b), 
                  .I1(a), 
                  .O(o));
endmodule
