// Seed: 2804939171
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  generate
    assign id_3 = 1;
  endgenerate
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1
);
  id_3 :
  assert property (@(posedge id_3 - id_3) 1)
  else $display(1);
  assign id_1 = {1 ^ id_0, id_3, id_0} & id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
