Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov  9 17:24:19 2022
| Host         : DESKTOP-8MVMMJV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PWM_timing_summary_routed.rpt -pb PWM_timing_summary_routed.pb -rpx PWM_timing_summary_routed.rpx -warn_on_violation
| Design       : PWM
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: iFlag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.509        0.000                      0                   12        0.275        0.000                      0                   12        4.500        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.509        0.000                      0                   12        0.275        0.000                      0                   12        4.500        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 2.251ns (38.122%)  route 3.654ns (61.878%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.412     4.571    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.348     4.919 r  counter_reg[30]/Q
                         net (fo=1, routed)           0.517     5.437    counter_reg_n_0_[30]
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.679     6.116 r  counter_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    counter_reg[27]_i_2_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.316 f  counter_reg[23]_i_2/O[2]
                         net (fo=6, routed)           0.689     7.005    counter_reg[23]_i_2_n_5
    SLICE_X59Y70         LUT5 (Prop_lut5_I1_O)        0.253     7.258 r  counter[22]_i_4/O
                         net (fo=1, routed)           0.286     7.544    counter[22]_i_4_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     7.649 f  counter[22]_i_3/O
                         net (fo=21, routed)          1.104     8.754    counter[22]_i_3_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.105     8.859 r  out[1]_i_8/O
                         net (fo=1, routed)           0.390     9.249    out[1]_i_8_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     9.679 r  out_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.679    out_reg[1]_i_2_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     9.810 r  out_reg[1]_i_1/CO[1]
                         net (fo=1, routed)           0.667    10.476    out1
    SLICE_X58Y72         FDRE                                         r  out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.304    14.304    clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  out_reg[1]/C
                         clock pessimism              0.241    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X58Y72         FDRE (Setup_fdre_C_R)       -0.524    13.985    out_reg[1]
  -------------------------------------------------------------------
                         required time                         13.985    
                         arrival time                         -10.476    
  -------------------------------------------------------------------
                         slack                                  3.509    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 2.228ns (50.351%)  route 2.197ns (49.649%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.242ns = ( 14.242 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.412     4.571    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.348     4.919 r  counter_reg[30]/Q
                         net (fo=1, routed)           0.517     5.437    counter_reg_n_0_[30]
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.679     6.116 r  counter_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    counter_reg[27]_i_2_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.214 r  counter_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.214    counter_reg[23]_i_2_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.346 f  counter_reg[22]_i_2/CO[1]
                         net (fo=3, routed)           0.879     7.224    counter_reg[22]_i_2_n_2
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.275     7.499 r  iFlag_i_5/O
                         net (fo=1, routed)           0.000     7.499    DC/S[0]
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     7.907 r  DC/iFlag_reg_i_2/CO[1]
                         net (fo=1, routed)           0.801     8.708    p_0_in
    SLICE_X56Y68         LUT3 (Prop_lut3_I1_O)        0.288     8.996 r  iFlag_i_1/O
                         net (fo=1, routed)           0.000     8.996    iFlag_i_1_n_0
    SLICE_X56Y68         FDRE                                         r  iFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.242    14.242    clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  iFlag_reg/C
                         clock pessimism              0.226    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X56Y68         FDRE (Setup_fdre_C_D)        0.106    14.538    iFlag_reg
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.690ns (39.365%)  route 2.603ns (60.635%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.242ns = ( 14.242 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.412     4.571    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.348     4.919 r  counter_reg[30]/Q
                         net (fo=1, routed)           0.517     5.437    counter_reg_n_0_[30]
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.679     6.116 r  counter_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    counter_reg[27]_i_2_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.316 f  counter_reg[23]_i_2/O[2]
                         net (fo=6, routed)           0.689     7.005    counter_reg[23]_i_2_n_5
    SLICE_X59Y70         LUT5 (Prop_lut5_I1_O)        0.253     7.258 r  counter[22]_i_4/O
                         net (fo=1, routed)           0.286     7.544    counter[22]_i_4_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     7.649 f  counter[22]_i_3/O
                         net (fo=21, routed)          1.110     8.760    counter[22]_i_3_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I1_O)        0.105     8.865 r  counter[31]_i_1/O
                         net (fo=1, routed)           0.000     8.865    counter[31]
    SLICE_X56Y68         FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.242    14.242    clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  counter_reg[31]/C
                         clock pessimism              0.226    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X56Y68         FDRE (Setup_fdre_C_D)        0.072    14.504    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 1.690ns (44.125%)  route 2.140ns (55.875%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.412     4.571    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.348     4.919 r  counter_reg[30]/Q
                         net (fo=1, routed)           0.517     5.437    counter_reg_n_0_[30]
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.679     6.116 r  counter_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    counter_reg[27]_i_2_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.316 f  counter_reg[23]_i_2/O[2]
                         net (fo=6, routed)           0.689     7.005    counter_reg[23]_i_2_n_5
    SLICE_X59Y70         LUT5 (Prop_lut5_I1_O)        0.253     7.258 r  counter[22]_i_4/O
                         net (fo=1, routed)           0.286     7.544    counter[22]_i_4_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     7.649 f  counter[22]_i_3/O
                         net (fo=21, routed)          0.647     8.297    counter[22]_i_3_n_0
    SLICE_X59Y71         LUT2 (Prop_lut2_I1_O)        0.105     8.402 r  counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.402    counter[22]
    SLICE_X59Y71         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.304    14.304    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.241    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.032    14.541    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.690ns (45.405%)  route 2.032ns (54.595%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.412     4.571    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.348     4.919 r  counter_reg[30]/Q
                         net (fo=1, routed)           0.517     5.437    counter_reg_n_0_[30]
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.679     6.116 r  counter_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    counter_reg[27]_i_2_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.316 f  counter_reg[23]_i_2/O[2]
                         net (fo=6, routed)           0.689     7.005    counter_reg[23]_i_2_n_5
    SLICE_X59Y70         LUT5 (Prop_lut5_I1_O)        0.253     7.258 r  counter[22]_i_4/O
                         net (fo=1, routed)           0.286     7.544    counter[22]_i_4_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     7.649 f  counter[22]_i_3/O
                         net (fo=21, routed)          0.539     8.189    counter[22]_i_3_n_0
    SLICE_X59Y71         LUT2 (Prop_lut2_I1_O)        0.105     8.294 r  counter[25]_i_1/O
                         net (fo=1, routed)           0.000     8.294    counter[25]
    SLICE_X59Y71         FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.304    14.304    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.241    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.032    14.541    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.690ns (45.454%)  route 2.028ns (54.546%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.412     4.571    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.348     4.919 r  counter_reg[30]/Q
                         net (fo=1, routed)           0.517     5.437    counter_reg_n_0_[30]
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.679     6.116 r  counter_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    counter_reg[27]_i_2_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.316 f  counter_reg[23]_i_2/O[2]
                         net (fo=6, routed)           0.689     7.005    counter_reg[23]_i_2_n_5
    SLICE_X59Y70         LUT5 (Prop_lut5_I1_O)        0.253     7.258 r  counter[22]_i_4/O
                         net (fo=1, routed)           0.286     7.544    counter[22]_i_4_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     7.649 f  counter[22]_i_3/O
                         net (fo=21, routed)          0.535     8.185    counter[22]_i_3_n_0
    SLICE_X59Y71         LUT2 (Prop_lut2_I1_O)        0.105     8.290 r  counter[23]_i_1/O
                         net (fo=1, routed)           0.000     8.290    counter[23]
    SLICE_X59Y71         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.304    14.304    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.241    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.030    14.539    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.282ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.693ns (45.449%)  route 2.032ns (54.551%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.412     4.571    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.348     4.919 r  counter_reg[30]/Q
                         net (fo=1, routed)           0.517     5.437    counter_reg_n_0_[30]
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.679     6.116 r  counter_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    counter_reg[27]_i_2_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.316 f  counter_reg[23]_i_2/O[2]
                         net (fo=6, routed)           0.689     7.005    counter_reg[23]_i_2_n_5
    SLICE_X59Y70         LUT5 (Prop_lut5_I1_O)        0.253     7.258 r  counter[22]_i_4/O
                         net (fo=1, routed)           0.286     7.544    counter[22]_i_4_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     7.649 f  counter[22]_i_3/O
                         net (fo=21, routed)          0.539     8.189    counter[22]_i_3_n_0
    SLICE_X59Y71         LUT2 (Prop_lut2_I1_O)        0.108     8.297 r  counter[26]_i_1/O
                         net (fo=1, routed)           0.000     8.297    counter[26]
    SLICE_X59Y71         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.304    14.304    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.241    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.069    14.578    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  6.282    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.693ns (45.498%)  route 2.028ns (54.502%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.412     4.571    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.348     4.919 r  counter_reg[30]/Q
                         net (fo=1, routed)           0.517     5.437    counter_reg_n_0_[30]
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.679     6.116 r  counter_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    counter_reg[27]_i_2_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.316 f  counter_reg[23]_i_2/O[2]
                         net (fo=6, routed)           0.689     7.005    counter_reg[23]_i_2_n_5
    SLICE_X59Y70         LUT5 (Prop_lut5_I1_O)        0.253     7.258 r  counter[22]_i_4/O
                         net (fo=1, routed)           0.286     7.544    counter[22]_i_4_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     7.649 f  counter[22]_i_3/O
                         net (fo=21, routed)          0.535     8.185    counter[22]_i_3_n_0
    SLICE_X59Y71         LUT2 (Prop_lut2_I1_O)        0.108     8.293 r  counter[24]_i_1/O
                         net (fo=1, routed)           0.000     8.293    counter[24]
    SLICE_X59Y71         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.304    14.304    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.241    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.069    14.578    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 1.690ns (47.020%)  route 1.904ns (52.980%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 14.306 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.412     4.571    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.348     4.919 r  counter_reg[30]/Q
                         net (fo=1, routed)           0.517     5.437    counter_reg_n_0_[30]
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.679     6.116 r  counter_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    counter_reg[27]_i_2_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.316 f  counter_reg[23]_i_2/O[2]
                         net (fo=6, routed)           0.689     7.005    counter_reg[23]_i_2_n_5
    SLICE_X59Y70         LUT5 (Prop_lut5_I1_O)        0.253     7.258 r  counter[22]_i_4/O
                         net (fo=1, routed)           0.286     7.544    counter[22]_i_4_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     7.649 f  counter[22]_i_3/O
                         net (fo=21, routed)          0.412     8.061    counter[22]_i_3_n_0
    SLICE_X59Y70         LUT2 (Prop_lut2_I1_O)        0.105     8.166 r  counter[29]_i_1/O
                         net (fo=1, routed)           0.000     8.166    counter[29]
    SLICE_X59Y70         FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.306    14.306    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.266    14.571    
                         clock uncertainty           -0.035    14.536    
    SLICE_X59Y70         FDRE (Setup_fdre_C_D)        0.032    14.568    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 1.690ns (47.072%)  route 1.900ns (52.928%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 14.306 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.412     4.571    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.348     4.919 r  counter_reg[30]/Q
                         net (fo=1, routed)           0.517     5.437    counter_reg_n_0_[30]
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.679     6.116 r  counter_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    counter_reg[27]_i_2_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.316 f  counter_reg[23]_i_2/O[2]
                         net (fo=6, routed)           0.689     7.005    counter_reg[23]_i_2_n_5
    SLICE_X59Y70         LUT5 (Prop_lut5_I1_O)        0.253     7.258 r  counter[22]_i_4/O
                         net (fo=1, routed)           0.286     7.544    counter[22]_i_4_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     7.649 f  counter[22]_i_3/O
                         net (fo=21, routed)          0.408     8.057    counter[22]_i_3_n_0
    SLICE_X59Y70         LUT2 (Prop_lut2_I1_O)        0.105     8.162 r  counter[27]_i_1/O
                         net (fo=1, routed)           0.000     8.162    counter[27]
    SLICE_X59Y70         FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.306    14.306    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.266    14.571    
                         clock uncertainty           -0.035    14.536    
    SLICE_X59Y70         FDRE (Setup_fdre_C_D)        0.030    14.566    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  6.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.952%)  route 0.186ns (47.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  counter_reg[31]/Q
                         net (fo=6, routed)           0.186     1.792    counter_reg_n_0_[31]
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  counter[31]_i_1/O
                         net (fo=1, routed)           0.000     1.837    counter[31]
    SLICE_X56Y68         FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.825     1.953    clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  counter_reg[31]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X56Y68         FDRE (Hold_fdre_C_D)         0.120     1.562    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 iFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.249ns (56.773%)  route 0.190ns (43.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  iFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  iFlag_reg/Q
                         net (fo=20, routed)          0.190     1.780    iFlag
    SLICE_X56Y68         LUT3 (Prop_lut3_I0_O)        0.101     1.881 r  iFlag_i_1/O
                         net (fo=1, routed)           0.000     1.881    iFlag_i_1_n_0
    SLICE_X56Y68         FDRE                                         r  iFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.825     1.953    clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  iFlag_reg/C
                         clock pessimism             -0.511     1.442    
    SLICE_X56Y68         FDRE (Hold_fdre_C_D)         0.131     1.573    iFlag_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.398ns (56.916%)  route 0.301ns (43.084%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  counter_reg[28]/Q
                         net (fo=1, routed)           0.117     1.711    counter_reg_n_0_[28]
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     1.876 r  counter_reg[27]_i_2/O[2]
                         net (fo=6, routed)           0.184     2.061    counter_reg[27]_i_2_n_5
    SLICE_X59Y70         LUT2 (Prop_lut2_I0_O)        0.105     2.166 r  counter[28]_i_1/O
                         net (fo=1, routed)           0.000     2.166    counter[28]
    SLICE_X59Y70         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.850     1.978    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[28]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.107     1.573    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.398ns (56.916%)  route 0.301ns (43.084%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  counter_reg[24]/Q
                         net (fo=1, routed)           0.117     1.710    counter_reg_n_0_[24]
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     1.875 r  counter_reg[23]_i_2/O[2]
                         net (fo=6, routed)           0.184     2.060    counter_reg[23]_i_2_n_5
    SLICE_X59Y71         LUT2 (Prop_lut2_I0_O)        0.105     2.165 r  counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.165    counter[24]
    SLICE_X59Y71         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.107     1.572    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.358ns (47.732%)  route 0.392ns (52.268%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  counter_reg[25]/Q
                         net (fo=1, routed)           0.168     1.775    counter_reg_n_0_[25]
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.885 r  counter_reg[23]_i_2/O[1]
                         net (fo=6, routed)           0.224     2.108    counter_reg[23]_i_2_n_6
    SLICE_X59Y71         LUT2 (Prop_lut2_I0_O)        0.107     2.215 r  counter[25]_i_1/O
                         net (fo=1, routed)           0.000     2.215    counter[25]
    SLICE_X59Y71         FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  counter_reg[25]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.092     1.557    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.436ns (54.451%)  route 0.365ns (45.548%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  counter_reg[28]/Q
                         net (fo=1, routed)           0.117     1.711    counter_reg_n_0_[28]
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.198     1.909 r  counter_reg[27]_i_2/O[3]
                         net (fo=6, routed)           0.248     2.157    counter_reg[27]_i_2_n_4
    SLICE_X59Y70         LUT2 (Prop_lut2_I0_O)        0.110     2.267 r  counter[27]_i_1/O
                         net (fo=1, routed)           0.000     2.267    counter[27]
    SLICE_X59Y70         FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.850     1.978    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[27]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.091     1.557    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.436ns (54.348%)  route 0.366ns (45.652%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  counter_reg[24]/Q
                         net (fo=1, routed)           0.117     1.710    counter_reg_n_0_[24]
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.198     1.908 r  counter_reg[23]_i_2/O[3]
                         net (fo=6, routed)           0.249     2.157    counter_reg[23]_i_2_n_4
    SLICE_X59Y71         LUT2 (Prop_lut2_I0_O)        0.110     2.267 r  counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.267    counter[23]
    SLICE_X59Y71         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.091     1.556    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.403ns (48.683%)  route 0.425ns (51.317%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  counter_reg[26]/Q
                         net (fo=1, routed)           0.117     1.710    counter_reg_n_0_[26]
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.168     1.878 r  counter_reg[23]_i_2/O[0]
                         net (fo=6, routed)           0.308     2.186    counter_reg[23]_i_2_n_7
    SLICE_X59Y71         LUT2 (Prop_lut2_I0_O)        0.107     2.293 r  counter[26]_i_1/O
                         net (fo=1, routed)           0.000     2.293    counter[26]
    SLICE_X59Y71         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  counter_reg[26]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.107     1.572    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.358ns (42.832%)  route 0.478ns (57.168%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  counter_reg[29]/Q
                         net (fo=1, routed)           0.168     1.776    counter_reg_n_0_[29]
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.886 r  counter_reg[27]_i_2/O[1]
                         net (fo=6, routed)           0.309     2.195    counter_reg[27]_i_2_n_6
    SLICE_X59Y70         LUT2 (Prop_lut2_I0_O)        0.107     2.302 r  counter[29]_i_1/O
                         net (fo=1, routed)           0.000     2.302    counter[29]
    SLICE_X59Y70         FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.850     1.978    clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  counter_reg[29]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.092     1.558    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.363ns (41.191%)  route 0.518ns (58.809%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  counter_reg[22]/Q
                         net (fo=1, routed)           0.216     1.822    counter_reg_n_0_[22]
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.937 r  counter_reg[22]_i_2/O[0]
                         net (fo=6, routed)           0.302     2.239    counter_reg[22]_i_2_n_7
    SLICE_X59Y71         LUT2 (Prop_lut2_I0_O)        0.107     2.346 r  counter[22]_i_1/O
                         net (fo=1, routed)           0.000     2.346    counter[22]
    SLICE_X59Y71         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  counter_reg[22]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.092     1.557    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.789    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y72   out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y71   counter_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y71   counter_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y71   counter_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y71   counter_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y71   counter_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y70   counter_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y70   counter_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y70   counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y72   out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y68   counter_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y68   iFlag_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y72   out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y72   out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   counter_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   counter_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70   counter_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70   counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70   counter_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70   counter_reg[28]/C



