Start time: 14:08:00 on Jun 02,2022
qverilog tb.sv 
-- Compiling module dut
-- Compiling module assertion_module
-- Compiling module binding_module
-- Compiling module rtl
-- Compiling module checker_module
-- Compiling module tb
-- Compiling module bind_assertion_tb

Top level modules:
	binding_module
	tb
	bind_assertion_tb
# vsim -lib work binding_module tb bind_assertion_tb -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: binding.sv(17): 'U_assert_ip' already declared in this scope.
# ** Error: binding.sv(14): 'U_assert_ip' already declared in this scope.
# ** Error: binding.sv(22): Unable to refresh module bind_assertion_tb(fast)
# ** Warning: binding.sv(62): (vopt-2685) [TFMPC] - Too few port connections for 'cheacker'.  Expected 4, found 3.
# ** Warning: binding.sv(62): (vopt-2718) [TFMPC] - Missing connection for port 'permission1'.
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# Error loading design
# End time: 14:08:03 on Jun 02,2022, Elapsed time: 0:00:03
# Errors: 4, Warnings: 2
