{"sha": "588dbb19143ba4b5575fa63b73c5a4c67e7857db", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NTg4ZGJiMTkxNDNiYTRiNTU3NWZhNjNiNzNjNWE0YzY3ZTc4NTdkYg==", "commit": {"author": {"name": "Uros Bizjak", "email": "ubizjak@gmail.com", "date": "2012-09-05T21:43:45Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2012-09-05T21:43:45Z"}, "message": "fpu-387.h (set_fpu): Prefix stmxcsr and ldmxcsr with %v.\n\n\t* config/fpu-387.h (set_fpu): Prefix stmxcsr and ldmxcsr with %v.\n\nFrom-SVN: r190997", "tree": {"sha": "7b436da45fa571cb569808b9ad6fff6581ef93dd", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/7b436da45fa571cb569808b9ad6fff6581ef93dd"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/588dbb19143ba4b5575fa63b73c5a4c67e7857db", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/588dbb19143ba4b5575fa63b73c5a4c67e7857db", "html_url": "https://github.com/Rust-GCC/gccrs/commit/588dbb19143ba4b5575fa63b73c5a4c67e7857db", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/588dbb19143ba4b5575fa63b73c5a4c67e7857db/comments", "author": {"login": "ubizjak", "id": 55479990, "node_id": "MDQ6VXNlcjU1NDc5OTkw", "avatar_url": "https://avatars.githubusercontent.com/u/55479990?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ubizjak", "html_url": "https://github.com/ubizjak", "followers_url": "https://api.github.com/users/ubizjak/followers", "following_url": "https://api.github.com/users/ubizjak/following{/other_user}", "gists_url": "https://api.github.com/users/ubizjak/gists{/gist_id}", "starred_url": "https://api.github.com/users/ubizjak/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ubizjak/subscriptions", "organizations_url": "https://api.github.com/users/ubizjak/orgs", "repos_url": "https://api.github.com/users/ubizjak/repos", "events_url": "https://api.github.com/users/ubizjak/events{/privacy}", "received_events_url": "https://api.github.com/users/ubizjak/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "5285c21c6eb79ea45cde5e3d83d5cc127629d20d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5285c21c6eb79ea45cde5e3d83d5cc127629d20d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5285c21c6eb79ea45cde5e3d83d5cc127629d20d"}], "stats": {"total": 7, "additions": 3, "deletions": 4}, "files": [{"sha": "b5664f37b5acb04ae4b8b7ad1944d0cdc75e96b0", "filename": "libgfortran/ChangeLog", "status": "modified", "additions": 1, "deletions": 2, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/588dbb19143ba4b5575fa63b73c5a4c67e7857db/libgfortran%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/588dbb19143ba4b5575fa63b73c5a4c67e7857db/libgfortran%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgfortran%2FChangeLog?ref=588dbb19143ba4b5575fa63b73c5a4c67e7857db", "patch": "@@ -1,7 +1,6 @@\n 2012-09-05  Uros Bizjak  <ubizjak@gmail.com>\n \n-\t* config/fpu-387.h (set_fpu): Use __builtin_ia32_stmxcsr and\n-\t__builtin_ia32_ldmxcsr intrinsics.\n+\t* config/fpu-387.h (set_fpu): Prefix stmxcsr and ldmxcsr with %v.\n \n 2012-07-25  Andreas Schwab  <schwab@linux-m68k.org>\n "}, {"sha": "d2b7a05094f483139df48470b684e13da930b406", "filename": "libgfortran/config/fpu-387.h", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/588dbb19143ba4b5575fa63b73c5a4c67e7857db/libgfortran%2Fconfig%2Ffpu-387.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/588dbb19143ba4b5575fa63b73c5a4c67e7857db/libgfortran%2Fconfig%2Ffpu-387.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgfortran%2Fconfig%2Ffpu-387.h?ref=588dbb19143ba4b5575fa63b73c5a4c67e7857db", "patch": "@@ -118,7 +118,7 @@ void set_fpu (void)\n     {\n       unsigned int cw_sse;\n \n-      cw_sse = __builtin_ia32_stmxcsr ();\n+      asm volatile (\"%vstmxcsr %0\" : \"=m\" (cw_sse));\n \n       cw_sse &= 0xffff0000;\n       cw_sse |= (_FPU_MASK_IM | _FPU_MASK_DM | _FPU_MASK_ZM | _FPU_MASK_OM\n@@ -131,6 +131,6 @@ void set_fpu (void)\n       if (options.fpe & GFC_FPE_UNDERFLOW) cw_sse &= ~(_FPU_MASK_UM << 7);\n       if (options.fpe & GFC_FPE_INEXACT) cw_sse &= ~(_FPU_MASK_PM << 7);\n \n-      __builtin_ia32_ldmxcsr (cw_sse);\n+      asm volatile (\"%vldmxcsr %0\" : : \"m\" (cw_sse));\n     }\n }"}]}