Analysis & Elaboration report for ALU
Fri Sep 12 02:47:32 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |ALU2
  5. Parameter Settings for User Entity Instance: Alu_control2:alu_inst
  6. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma
  7. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora
  8. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb
  9. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda
 10. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb
 11. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora
 12. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a1|XOR_gate:xora
 13. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a1|XOR_gate:xorb
 14. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a1|AND_gate:anda
 15. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a1|AND_gate:andb
 16. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a1|OR_gate:ora
 17. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a2|XOR_gate:xora
 18. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a2|XOR_gate:xorb
 19. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a2|AND_gate:anda
 20. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a2|AND_gate:andb
 21. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a2|OR_gate:ora
 22. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a3|XOR_gate:xora
 23. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a3|XOR_gate:xorb
 24. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a3|AND_gate:anda
 25. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a3|AND_gate:andb
 26. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a3|OR_gate:ora
 27. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba
 28. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora
 29. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb
 30. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda
 31. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb
 32. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1
 33. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s1|XOR_gate:xora
 34. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s1|XOR_gate:xorb
 35. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s1|AND_gate:anda
 36. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s1|AND_gate:andb
 37. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s1|OR_gate:or1
 38. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s2|XOR_gate:xora
 39. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s2|XOR_gate:xorb
 40. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s2|AND_gate:anda
 41. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s2|AND_gate:andb
 42. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s2|OR_gate:or1
 43. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s3|XOR_gate:xora
 44. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s3|XOR_gate:xorb
 45. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s3|AND_gate:anda
 46. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s3|AND_gate:andb
 47. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s3|OR_gate:or1
 48. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi
 49. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and0
 50. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and1
 51. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and2
 52. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and3
 53. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and4
 54. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and5
 55. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and6
 56. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and7
 57. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and8
 58. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and9
 59. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa1|XOR_gate:xora
 60. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa1|XOR_gate:xorb
 61. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa1|AND_gate:anda
 62. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa1|AND_gate:andb
 63. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa1|OR_gate:ora
 64. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa2|XOR_gate:xora
 65. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa2|XOR_gate:xorb
 66. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa2|AND_gate:anda
 67. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa2|AND_gate:andb
 68. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa2|OR_gate:ora
 69. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa3|XOR_gate:xora
 70. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa3|XOR_gate:xorb
 71. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa3|AND_gate:anda
 72. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa3|AND_gate:andb
 73. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa3|OR_gate:ora
 74. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa4|XOR_gate:xora
 75. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa4|XOR_gate:xorb
 76. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa4|AND_gate:anda
 77. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa4|AND_gate:andb
 78. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa4|OR_gate:ora
 79. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa5|XOR_gate:xora
 80. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa5|XOR_gate:xorb
 81. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa5|AND_gate:anda
 82. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa5|AND_gate:andb
 83. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa5|OR_gate:ora
 84. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa6|XOR_gate:xora
 85. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa6|XOR_gate:xorb
 86. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa6|AND_gate:anda
 87. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa6|AND_gate:andb
 88. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa6|OR_gate:ora
 89. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Division:diva
 90. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Modulo:moda
 91. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|AND_gate:anda
 92. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|OR_gate:ora
 93. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|XOR_gate:xora
 94. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|shift_left:shiftl
 95. Parameter Settings for User Entity Instance: Alu_control2:alu_inst|shift_right:shiftr
 96. Analysis & Elaboration Settings
 97. Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa6"
 98. Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa5"
 99. Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa4"
100. Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa3"
101. Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa1"
102. Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and9"
103. Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and8"
104. Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and7"
105. Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and6"
106. Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and5"
107. Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and4"
108. Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and3"
109. Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and2"
110. Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and1"
111. Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and0"
112. Port Connectivity Checks: "Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"
113. Port Connectivity Checks: "Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"
114. Port Connectivity Checks: "Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"
115. Port Connectivity Checks: "Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"
116. Port Connectivity Checks: "Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"
117. Port Connectivity Checks: "Alu_control2:alu_inst|Full_subtractor4:suba"
118. Port Connectivity Checks: "Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"
119. Port Connectivity Checks: "Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"
120. Port Connectivity Checks: "Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"
121. Port Connectivity Checks: "Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"
122. Port Connectivity Checks: "Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"
123. Port Connectivity Checks: "Alu_control2:alu_inst|Ripple_carry_adder4:suma"
124. Port Connectivity Checks: "Alu_control2:alu_inst"
125. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Fri Sep 12 02:47:32 2025       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; ALU                                         ;
; Top-level Entity Name         ; ALU2                                        ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ALU2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; width          ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a1|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a1|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a1|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a1|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a1|OR_gate:ora ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a2|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a2|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a2|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a2|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a2|OR_gate:ora ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a3|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a3|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a3|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a3|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a3|OR_gate:ora ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s1|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s1|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s1|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s1|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s1|OR_gate:or1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s2|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s2|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s2|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s2|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s2|OR_gate:or1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s3|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s3|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s3|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s3|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s3|OR_gate:or1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and0 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and2 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and3 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and4 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and5 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and6 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and7 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and8 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and9 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa1|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa1|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa1|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa1|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa1|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa2|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa2|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa2|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa2|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa2|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa3|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa3|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa3|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa3|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa3|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa4|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa4|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa4|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa4|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa4|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa5|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa5|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa5|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa5|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa5|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa6|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa6|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa6|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa6|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa6|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Division:diva ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|Modulo:moda ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|shift_left:shiftl ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu_inst|shift_right:shiftr ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; ALU2               ; ALU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa6" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; Cin  ; Input ; Info     ; Stuck at GND                                                ;
+------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa5"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa4"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa3" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; Cin  ; Input ; Info     ; Stuck at GND                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|Full_Adder:fa1" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; Cin  ; Input ; Info     ; Stuck at GND                                                ;
+------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and9"                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and8"                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and7"                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and6"                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and5"                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and4"                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and3"                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and2"                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and1"                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Multiplicacion:multi|AND_gate:and0"                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Full_subtractor4:suba"                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Cin  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Cout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst|Ripple_carry_adder4:suma"                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Cin  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Cout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu_inst"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Sep 12 02:47:25 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file xor.sv
    Info (12023): Found entity 1: XOR_gate File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and.sv
    Info (12023): Found entity 1: AND_gate File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or.sv
    Info (12023): Found entity 1: OR_gate File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.sv
    Info (12023): Found entity 1: Full_Adder File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_substractor.sv
    Info (12023): Found entity 1: Full_Substractor File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not.sv
    Info (12023): Found entity 1: NOT_gate File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/NOT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file division.sv
    Info (12023): Found entity 1: Division File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Division.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ripple_carry_adder4.sv
    Info (12023): Found entity 1: Ripple_carry_adder4 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Ripple_carry_adder4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_subtractor4.sv
    Info (12023): Found entity 1: Full_subtractor4 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_subtractor4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb.sv
    Info (12023): Found entity 1: tb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shift_left.sv
    Info (12023): Found entity 1: shift_left File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_left.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_right.sv
    Info (12023): Found entity 1: shift_right File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_right.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulo.sv
    Info (12023): Found entity 1: Modulo File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Modulo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 7seg_display.sv
    Info (12023): Found entity 1: seg7_display File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/7seg_display.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.sv
    Info (12023): Found entity 1: Alu_control File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplicacion.sv
    Info (12023): Found entity 1: Multiplicacion File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Multiplicacion.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_control2.sv
    Info (12023): Found entity 1: Alu_control2 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb2.sv
    Info (12023): Found entity 1: tb2 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/tb2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu2.sv
    Info (12023): Found entity 1: ALU2 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU2.sv Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at ALU.sv(16): instance has no name File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU.sv Line: 16
Info (12127): Elaborating entity "ALU2" for the top level hierarchy
Info (12128): Elaborating entity "Alu_control2" for hierarchy "Alu_control2:alu_inst" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU2.sv Line: 24
Info (12128): Elaborating entity "Ripple_carry_adder4" for hierarchy "Alu_control2:alu_inst|Ripple_carry_adder4:suma" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 40
Info (12128): Elaborating entity "Full_Adder" for hierarchy "Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Ripple_carry_adder4.sv Line: 16
Info (12128): Elaborating entity "XOR_gate" for hierarchy "Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Info (12128): Elaborating entity "AND_gate" for hierarchy "Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Info (12128): Elaborating entity "OR_gate" for hierarchy "Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Info (12128): Elaborating entity "Full_subtractor4" for hierarchy "Alu_control2:alu_inst|Full_subtractor4:suba" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 42
Info (12128): Elaborating entity "Full_Substractor" for hierarchy "Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_subtractor4.sv Line: 16
Info (12128): Elaborating entity "NOT_gate" for hierarchy "Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|NOT_gate:nota" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 21
Info (12128): Elaborating entity "Multiplicacion" for hierarchy "Alu_control2:alu_inst|Multiplicacion:multi" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 44
Info (12128): Elaborating entity "Division" for hierarchy "Alu_control2:alu_inst|Division:diva" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 46
Info (12128): Elaborating entity "Modulo" for hierarchy "Alu_control2:alu_inst|Modulo:moda" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 48
Info (12128): Elaborating entity "shift_left" for hierarchy "Alu_control2:alu_inst|shift_left:shiftl" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 56
Warning (10230): Verilog HDL assignment warning at shift_left.sv(13): truncated value with size 5 to match size of target (4) File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_left.sv Line: 13
Info (12128): Elaborating entity "shift_right" for hierarchy "Alu_control2:alu_inst|shift_right:shiftr" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 58
Warning (10230): Verilog HDL assignment warning at shift_right.sv(13): truncated value with size 5 to match size of target (4) File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_right.sv Line: 13
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12241): 23 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 185 warnings
    Info: Peak virtual memory: 4770 megabytes
    Info: Processing ended: Fri Sep 12 02:47:32 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:14


