Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Aug  9 20:29:35 2021
| Host         : LAPTOP-ID3APBIA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_cymometer_control_sets_placed.rpt
| Design       : top_cymometer
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     11 |            2 |
|     12 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              49 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              65 |           20 |
| Yes          | No                    | Yes                    |             205 |           87 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------------+---------------------------------------+------------------+----------------+
|         Clock Signal        |              Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------------------+---------------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG          |                                        | u_cymometer/gate_cnt[15]_i_2_n_0      |                2 |              2 |
|  u_lcd_rgb_char/u_rd_id/CLK | u_lcd_rgb_char/u_lcd_driver/sel        | u_lcd_rgb_char/u_lcd_driver/sys_rst_n |                6 |             11 |
|  sys_clk_IBUF_BUFG          | u_lcd_rgb_char/u_rd_id/rd_flag_i_1_n_0 | u_lcd_rgb_char/u_lcd_driver/sys_rst_n |                3 |             11 |
|  u_lcd_rgb_char/u_rd_id/CLK |                                        | u_lcd_rgb_char/u_lcd_driver/sys_rst_n |                6 |             12 |
|  sys_clk_IBUF_BUFG          |                                        | u_lcd_rgb_char/u_lcd_driver/sys_rst_n |                8 |             16 |
|  clk_fx_IBUF_BUFG           |                                        | u_cymometer/gate_cnt[15]_i_2_n_0      |                6 |             19 |
|  sys_clk_IBUF_BUFG          | u_cymometer/gate_fs_reg_0              | u_lcd_rgb_char/u_lcd_driver/sys_rst_n |               20 |             20 |
|  clk_fx_IBUF_BUFG           | u_cymometer/fx_cnt                     | u_cymometer/gate_cnt[15]_i_2_n_0      |                8 |             32 |
|  clk_fx_IBUF_BUFG           | u_cymometer/fx_cnt_temp[0]_i_1_n_0     | u_cymometer/gate_cnt[15]_i_2_n_0      |                8 |             32 |
|  sys_clk_IBUF_BUFG          | u_cymometer/fs_cnt[31]_i_1_n_0         | u_cymometer/sys_rst_n                 |               20 |             32 |
|  sys_clk_IBUF_BUFG          | u_cymometer/fs_cnt_temp[0]_i_1_n_0     | u_cymometer/sys_rst_n                 |                8 |             32 |
|  sys_clk_IBUF_BUFG          | u_cymometer/gate_fs_reg_0              | u_cymometer/sys_rst_n                 |               14 |             35 |
|  sys_clk_IBUF_BUFG          | u_cymometer/gate_fs_reg_0              |                                       |               20 |             65 |
+-----------------------------+----------------------------------------+---------------------------------------+------------------+----------------+


