TimeQuest Timing Analyzer report for esquematico
Wed Aug 16 10:19:24 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Setup: 'divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Hold: 'divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 34. Fast 1200mV 0C Model Setup: 'divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Hold: 'divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; esquematico                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------+
; Clock Name                                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                      ;
+------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                 ;
; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] } ;
+------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                       ;
+------------+-----------------+------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                               ; Note                                           ;
+------------+-----------------+------------------------------------------------------------------------------------------+------------------------------------------------+
; 192.01 MHz ; 192.01 MHz      ; CLOCK_50                                                                                 ;                                                ;
; 499.0 MHz  ; 437.64 MHz      ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                               ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                 ; -4.208 ; -115.878      ;
; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; -1.004 ; -3.643        ;
+------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                 ; -1.174 ; -11.018       ;
; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.403  ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                 ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                 ; -3.000 ; -38.980       ;
; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; -1.285 ; -14.222       ;
+------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.208 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.179      ;
; -4.208 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.179      ;
; -4.208 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.179      ;
; -4.208 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.179      ;
; -4.208 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.179      ;
; -4.208 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.179      ;
; -4.208 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.179      ;
; -4.208 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.179      ;
; -4.208 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.179      ;
; -4.208 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.179      ;
; -4.208 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.179      ;
; -4.208 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.179      ;
; -4.208 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.179      ;
; -4.208 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.179      ;
; -4.074 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.045      ;
; -4.074 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.045      ;
; -4.074 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.045      ;
; -4.074 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.045      ;
; -4.074 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.045      ;
; -4.074 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.045      ;
; -4.074 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.045      ;
; -4.074 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.045      ;
; -4.074 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.045      ;
; -4.074 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.045      ;
; -4.074 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.045      ;
; -4.074 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.045      ;
; -4.074 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.045      ;
; -4.070 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.045      ;
; -4.069 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.020      ;
; -4.069 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.020      ;
; -4.069 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.020      ;
; -4.069 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.020      ;
; -4.069 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.020      ;
; -4.069 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.020      ;
; -4.069 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.020      ;
; -4.069 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.020      ;
; -4.069 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.020      ;
; -4.069 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.020      ;
; -4.069 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.020      ;
; -4.069 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.020      ;
; -4.069 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.020      ;
; -4.069 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.020      ;
; -3.987 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.958      ;
; -3.987 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.958      ;
; -3.987 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.958      ;
; -3.987 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.958      ;
; -3.987 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.958      ;
; -3.987 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.958      ;
; -3.987 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.958      ;
; -3.987 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.958      ;
; -3.987 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.958      ;
; -3.987 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.958      ;
; -3.987 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.958      ;
; -3.987 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.958      ;
; -3.987 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.958      ;
; -3.983 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.958      ;
; -3.946 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.917      ;
; -3.946 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.917      ;
; -3.946 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.917      ;
; -3.946 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.917      ;
; -3.946 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.917      ;
; -3.946 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.917      ;
; -3.946 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.917      ;
; -3.946 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.917      ;
; -3.946 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.917      ;
; -3.946 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.917      ;
; -3.946 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.917      ;
; -3.946 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.917      ;
; -3.946 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.917      ;
; -3.942 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.917      ;
; -3.935 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.886      ;
; -3.935 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.886      ;
; -3.935 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.886      ;
; -3.935 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.886      ;
; -3.935 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.886      ;
; -3.935 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.886      ;
; -3.935 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.886      ;
; -3.935 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.886      ;
; -3.935 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.886      ;
; -3.935 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.886      ;
; -3.935 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.886      ;
; -3.935 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.886      ;
; -3.935 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.886      ;
; -3.935 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.886      ;
; -3.860 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.831      ;
; -3.860 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.831      ;
; -3.860 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.831      ;
; -3.860 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.831      ;
; -3.860 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.831      ;
; -3.860 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.831      ;
; -3.860 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.831      ;
; -3.860 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.831      ;
; -3.860 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.831      ;
; -3.860 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.831      ;
; -3.860 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.831      ;
; -3.860 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.831      ;
; -3.860 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 4.831      ;
; -3.856 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.831      ;
; -3.848 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.799      ;
; -3.848 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.799      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'                                                                                                                                               ;
+--------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.004 ; 74190:inst|49 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.887     ; 1.115      ;
; -0.994 ; 74190:inst|51 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.887     ; 1.105      ;
; -0.991 ; 74190:inst|49 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.887     ; 1.102      ;
; -0.982 ; 74190:inst|50 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.887     ; 1.093      ;
; -0.732 ; 74190:inst|48 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.887     ; 0.843      ;
; -0.732 ; 74190:inst|48 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.887     ; 0.843      ;
; -0.730 ; 74190:inst|48 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.887     ; 0.841      ;
; -0.654 ; 74190:inst|48 ; 74190:inst|48 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.887     ; 0.765      ;
; -0.654 ; 74190:inst|51 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.887     ; 0.765      ;
; -0.654 ; 74190:inst|50 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.887     ; 0.765      ;
; -0.654 ; 74190:inst|49 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.887     ; 0.765      ;
+--------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.174 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.983      ; 1.257      ;
; -1.053 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.983      ; 1.378      ;
; -1.048 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.983      ; 1.383      ;
; -0.927 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.983      ; 1.504      ;
; -0.922 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.983      ; 1.509      ;
; -0.801 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.983      ; 1.630      ;
; -0.796 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.983      ; 1.635      ;
; -0.675 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.983      ; 1.756      ;
; -0.670 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.983      ; 1.761      ;
; -0.549 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.983      ; 1.882      ;
; -0.544 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.983      ; 1.887      ;
; -0.527 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.983      ; 1.404      ;
; -0.522 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.983      ; 1.409      ;
; -0.423 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.983      ; 2.008      ;
; -0.419 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.984      ; 2.013      ;
; -0.401 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.983      ; 1.530      ;
; -0.396 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.983      ; 1.535      ;
; -0.298 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.984      ; 2.134      ;
; -0.293 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.984      ; 2.139      ;
; -0.275 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.983      ; 1.656      ;
; -0.270 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.983      ; 1.661      ;
; -0.172 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.984      ; 2.260      ;
; -0.167 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.984      ; 2.265      ;
; -0.149 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.983      ; 1.782      ;
; -0.144 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.983      ; 1.787      ;
; -0.046 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.984      ; 2.386      ;
; -0.041 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.984      ; 2.391      ;
; -0.023 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.983      ; 1.908      ;
; -0.018 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.983      ; 1.913      ;
; 0.080  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.984      ; 2.512      ;
; 0.085  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.984      ; 2.517      ;
; 0.103  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.983      ; 2.034      ;
; 0.108  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.983      ; 2.039      ;
; 0.206  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.984      ; 2.638      ;
; 0.211  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.984      ; 2.643      ;
; 0.228  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.984      ; 2.160      ;
; 0.233  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.984      ; 2.165      ;
; 0.332  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.984      ; 2.764      ;
; 0.337  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.984      ; 2.769      ;
; 0.354  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.984      ; 2.286      ;
; 0.359  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.984      ; 2.291      ;
; 0.458  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.984      ; 2.890      ;
; 0.480  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.984      ; 2.412      ;
; 0.485  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.984      ; 2.417      ;
; 0.606  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.984      ; 2.538      ;
; 0.611  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.984      ; 2.543      ;
; 0.646  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.983      ; 3.077      ;
; 0.690  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.919      ;
; 0.691  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.920      ;
; 0.691  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.920      ;
; 0.691  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.920      ;
; 0.691  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.920      ;
; 0.691  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.920      ;
; 0.692  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.921      ;
; 0.692  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.921      ;
; 0.693  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.922      ;
; 0.694  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.923      ;
; 0.696  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.925      ;
; 0.696  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.925      ;
; 0.696  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.925      ;
; 0.697  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.926      ;
; 0.697  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.926      ;
; 0.697  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.926      ;
; 0.697  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.926      ;
; 0.697  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.926      ;
; 0.697  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.926      ;
; 0.697  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.926      ;
; 0.698  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.927      ;
; 0.732  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.984      ; 2.664      ;
; 0.737  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.984      ; 2.669      ;
; 0.761  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.983      ; 3.192      ;
; 0.858  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.984      ; 2.790      ;
; 0.863  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.984      ; 2.795      ;
; 0.982  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.069      ; 1.237      ;
; 0.984  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.984      ; 2.916      ;
; 0.989  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.984      ; 2.921      ;
; 1.002  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.069      ; 1.257      ;
; 1.005  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.047      ; 1.238      ;
; 1.005  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.047      ; 1.238      ;
; 1.005  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.047      ; 1.238      ;
; 1.006  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.046      ; 1.238      ;
; 1.006  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.047      ; 1.239      ;
; 1.007  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.047      ; 1.240      ;
; 1.007  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.047      ; 1.240      ;
; 1.007  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.046      ; 1.239      ;
; 1.007  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.046      ; 1.239      ;
; 1.007  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.046      ; 1.239      ;
; 1.008  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.046      ; 1.240      ;
; 1.008  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.046      ; 1.240      ;
; 1.017  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.047      ; 1.250      ;
; 1.018  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.046      ; 1.250      ;
; 1.019  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.047      ; 1.252      ;
; 1.020  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.047      ; 1.253      ;
; 1.020  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.047      ; 1.253      ;
; 1.020  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.047      ; 1.253      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'                                                                                                                                               ;
+-------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; 74190:inst|49 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; 74190:inst|51 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; 74190:inst|50 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; 74190:inst|48 ; 74190:inst|48 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.457 ; 74190:inst|48 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.080      ; 0.723      ;
; 0.458 ; 74190:inst|48 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.080      ; 0.724      ;
; 0.458 ; 74190:inst|48 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.080      ; 0.724      ;
; 0.659 ; 74190:inst|50 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.666 ; 74190:inst|51 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.080      ; 0.932      ;
; 0.671 ; 74190:inst|49 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.671 ; 74190:inst|49 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.080      ; 0.937      ;
+-------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                        ;
+------------+-----------------+------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                               ; Note                                           ;
+------------+-----------------+------------------------------------------------------------------------------------------+------------------------------------------------+
; 214.96 MHz ; 214.96 MHz      ; CLOCK_50                                                                                 ;                                                ;
; 589.62 MHz ; 437.64 MHz      ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                 ; -3.652 ; -100.492      ;
; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; -0.696 ; -2.432        ;
+------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                 ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                 ; -1.108 ; -11.287       ;
; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.355  ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                  ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                 ; -3.000 ; -38.980       ;
; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; -1.285 ; -10.834       ;
+------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.652 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.628      ;
; -3.652 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.628      ;
; -3.652 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.628      ;
; -3.652 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.628      ;
; -3.652 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.628      ;
; -3.652 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.628      ;
; -3.652 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.628      ;
; -3.652 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.628      ;
; -3.652 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.628      ;
; -3.652 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.628      ;
; -3.652 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.628      ;
; -3.652 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.628      ;
; -3.652 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.628      ;
; -3.652 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.628      ;
; -3.534 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.510      ;
; -3.534 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.510      ;
; -3.534 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.510      ;
; -3.534 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.510      ;
; -3.534 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.510      ;
; -3.534 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.510      ;
; -3.534 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.510      ;
; -3.534 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.510      ;
; -3.534 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.510      ;
; -3.534 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.510      ;
; -3.534 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.510      ;
; -3.534 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.510      ;
; -3.534 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.510      ;
; -3.530 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 4.510      ;
; -3.526 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.484      ;
; -3.526 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.484      ;
; -3.526 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.484      ;
; -3.526 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.484      ;
; -3.526 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.484      ;
; -3.526 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.484      ;
; -3.526 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.484      ;
; -3.526 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.484      ;
; -3.526 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.484      ;
; -3.526 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.484      ;
; -3.526 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.484      ;
; -3.526 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.484      ;
; -3.526 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.484      ;
; -3.526 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.484      ;
; -3.464 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.440      ;
; -3.464 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.440      ;
; -3.464 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.440      ;
; -3.464 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.440      ;
; -3.464 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.440      ;
; -3.464 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.440      ;
; -3.464 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.440      ;
; -3.464 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.440      ;
; -3.464 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.440      ;
; -3.464 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.440      ;
; -3.464 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.440      ;
; -3.464 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.440      ;
; -3.464 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.440      ;
; -3.460 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 4.440      ;
; -3.422 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.398      ;
; -3.422 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.398      ;
; -3.422 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.398      ;
; -3.422 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.398      ;
; -3.422 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.398      ;
; -3.422 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.398      ;
; -3.422 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.398      ;
; -3.422 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.398      ;
; -3.422 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.398      ;
; -3.422 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.398      ;
; -3.422 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.398      ;
; -3.422 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.398      ;
; -3.422 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.398      ;
; -3.418 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 4.398      ;
; -3.408 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.366      ;
; -3.408 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.366      ;
; -3.408 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.366      ;
; -3.408 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.366      ;
; -3.408 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.366      ;
; -3.408 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.366      ;
; -3.408 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.366      ;
; -3.408 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.366      ;
; -3.408 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.366      ;
; -3.408 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.366      ;
; -3.408 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.366      ;
; -3.408 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.366      ;
; -3.408 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.366      ;
; -3.408 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.366      ;
; -3.361 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.319      ;
; -3.361 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.319      ;
; -3.361 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.319      ;
; -3.361 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.319      ;
; -3.361 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.319      ;
; -3.361 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.319      ;
; -3.361 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.319      ;
; -3.361 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.319      ;
; -3.361 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.319      ;
; -3.361 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.319      ;
; -3.361 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.319      ;
; -3.361 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.319      ;
; -3.361 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.319      ;
; -3.361 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.319      ;
; -3.348 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.324      ;
; -3.348 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 4.324      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'                                                                                                                                                ;
+--------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.696 ; 74190:inst|49 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.689     ; 1.006      ;
; -0.685 ; 74190:inst|51 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.689     ; 0.995      ;
; -0.678 ; 74190:inst|49 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.689     ; 0.988      ;
; -0.670 ; 74190:inst|50 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.689     ; 0.980      ;
; -0.455 ; 74190:inst|48 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.689     ; 0.765      ;
; -0.455 ; 74190:inst|48 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.689     ; 0.765      ;
; -0.453 ; 74190:inst|48 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.689     ; 0.763      ;
; -0.373 ; 74190:inst|48 ; 74190:inst|48 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.689     ; 0.683      ;
; -0.373 ; 74190:inst|51 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.689     ; 0.683      ;
; -0.373 ; 74190:inst|50 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.689     ; 0.683      ;
; -0.373 ; 74190:inst|49 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.689     ; 0.683      ;
+--------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.108 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.838      ; 1.144      ;
; -1.009 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.838      ; 1.243      ;
; -0.998 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.838      ; 1.254      ;
; -0.899 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.838      ; 1.353      ;
; -0.888 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.838      ; 1.364      ;
; -0.789 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.838      ; 1.463      ;
; -0.778 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.838      ; 1.474      ;
; -0.679 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.838      ; 1.573      ;
; -0.668 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.838      ; 1.584      ;
; -0.569 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.838      ; 1.683      ;
; -0.558 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.838      ; 1.694      ;
; -0.499 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.838      ; 1.253      ;
; -0.488 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.838      ; 1.264      ;
; -0.459 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.838      ; 1.793      ;
; -0.449 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.839      ; 1.804      ;
; -0.389 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.838      ; 1.363      ;
; -0.378 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.838      ; 1.374      ;
; -0.350 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.839      ; 1.903      ;
; -0.339 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.839      ; 1.914      ;
; -0.279 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.838      ; 1.473      ;
; -0.268 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.838      ; 1.484      ;
; -0.240 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.839      ; 2.013      ;
; -0.229 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.839      ; 2.024      ;
; -0.169 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.838      ; 1.583      ;
; -0.158 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.838      ; 1.594      ;
; -0.130 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.839      ; 2.123      ;
; -0.119 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.839      ; 2.134      ;
; -0.059 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.838      ; 1.693      ;
; -0.048 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.838      ; 1.704      ;
; -0.020 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.839      ; 2.233      ;
; -0.009 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.839      ; 2.244      ;
; 0.051  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.838      ; 1.803      ;
; 0.062  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.838      ; 1.814      ;
; 0.090  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.839      ; 2.343      ;
; 0.101  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.839      ; 2.354      ;
; 0.160  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.839      ; 1.913      ;
; 0.171  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.839      ; 1.924      ;
; 0.200  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.839      ; 2.453      ;
; 0.211  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.839      ; 2.464      ;
; 0.270  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.839      ; 2.023      ;
; 0.281  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.839      ; 2.034      ;
; 0.310  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.839      ; 2.563      ;
; 0.380  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.839      ; 2.133      ;
; 0.391  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.839      ; 2.144      ;
; 0.490  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.839      ; 2.243      ;
; 0.501  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.839      ; 2.254      ;
; 0.520  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.838      ; 2.772      ;
; 0.600  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.839      ; 2.353      ;
; 0.611  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.839      ; 2.364      ;
; 0.629  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.839      ;
; 0.630  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.840      ;
; 0.630  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.840      ;
; 0.630  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.840      ;
; 0.631  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.841      ;
; 0.632  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.842      ;
; 0.633  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.843      ;
; 0.634  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.844      ;
; 0.635  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.845      ;
; 0.635  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.845      ;
; 0.635  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.845      ;
; 0.635  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.845      ;
; 0.636  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.846      ;
; 0.636  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.846      ;
; 0.636  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.846      ;
; 0.636  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.846      ;
; 0.636  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.846      ;
; 0.636  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.846      ;
; 0.636  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.846      ;
; 0.637  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.847      ;
; 0.644  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.838      ; 2.896      ;
; 0.710  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.839      ; 2.463      ;
; 0.721  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.839      ; 2.474      ;
; 0.820  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.839      ; 2.573      ;
; 0.831  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.839      ; 2.584      ;
; 0.891  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.063      ; 1.125      ;
; 0.910  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.063      ; 1.144      ;
; 0.912  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.126      ;
; 0.912  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.126      ;
; 0.913  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.127      ;
; 0.913  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.127      ;
; 0.913  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.127      ;
; 0.913  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.127      ;
; 0.916  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.130      ;
; 0.916  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.130      ;
; 0.916  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.130      ;
; 0.916  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.130      ;
; 0.917  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.131      ;
; 0.917  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.131      ;
; 0.917  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.131      ;
; 0.918  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.132      ;
; 0.919  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.133      ;
; 0.919  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.133      ;
; 0.919  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.133      ;
; 0.920  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 1.134      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'                                                                                                                                                ;
+-------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; 74190:inst|49 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; 74190:inst|51 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; 74190:inst|50 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; 74190:inst|48 ; 74190:inst|48 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.414 ; 74190:inst|48 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.071      ; 0.656      ;
; 0.415 ; 74190:inst|48 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.071      ; 0.657      ;
; 0.415 ; 74190:inst|48 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.071      ; 0.657      ;
; 0.603 ; 74190:inst|50 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.071      ; 0.845      ;
; 0.610 ; 74190:inst|51 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.071      ; 0.852      ;
; 0.614 ; 74190:inst|49 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.071      ; 0.856      ;
; 0.614 ; 74190:inst|49 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.071      ; 0.856      ;
+-------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                 ; -1.576 ; -42.938       ;
; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; -0.089 ; -0.258        ;
+------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                 ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                 ; -0.582 ; -5.171        ;
; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.182  ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                  ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                 ; -3.000 ; -37.268       ;
; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; -1.000 ; -6.046        ;
+------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.576 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.558      ;
; -1.576 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.558      ;
; -1.576 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.558      ;
; -1.576 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.558      ;
; -1.576 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.558      ;
; -1.576 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.558      ;
; -1.576 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.558      ;
; -1.576 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.558      ;
; -1.576 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.558      ;
; -1.576 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.558      ;
; -1.576 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.558      ;
; -1.576 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.558      ;
; -1.576 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.558      ;
; -1.576 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.558      ;
; -1.504 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.486      ;
; -1.504 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.486      ;
; -1.504 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.486      ;
; -1.504 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.486      ;
; -1.504 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.486      ;
; -1.504 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.486      ;
; -1.504 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.486      ;
; -1.504 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.486      ;
; -1.504 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.486      ;
; -1.504 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.486      ;
; -1.504 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.486      ;
; -1.504 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.486      ;
; -1.504 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.486      ;
; -1.501 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.022     ; 2.486      ;
; -1.491 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.463      ;
; -1.491 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.463      ;
; -1.491 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.463      ;
; -1.491 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.463      ;
; -1.491 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.463      ;
; -1.491 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.463      ;
; -1.491 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.463      ;
; -1.491 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.463      ;
; -1.491 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.463      ;
; -1.491 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.463      ;
; -1.491 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.463      ;
; -1.491 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.463      ;
; -1.491 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.463      ;
; -1.491 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.463      ;
; -1.460 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.442      ;
; -1.460 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.442      ;
; -1.460 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.442      ;
; -1.460 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.442      ;
; -1.460 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.442      ;
; -1.460 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.442      ;
; -1.460 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.442      ;
; -1.460 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.442      ;
; -1.460 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.442      ;
; -1.460 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.442      ;
; -1.460 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.442      ;
; -1.460 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.442      ;
; -1.460 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.442      ;
; -1.457 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.022     ; 2.442      ;
; -1.440 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.422      ;
; -1.440 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.422      ;
; -1.440 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.422      ;
; -1.440 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.422      ;
; -1.440 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.422      ;
; -1.440 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.422      ;
; -1.440 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.422      ;
; -1.440 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.422      ;
; -1.440 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.422      ;
; -1.440 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.422      ;
; -1.440 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.422      ;
; -1.440 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.422      ;
; -1.440 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.422      ;
; -1.437 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.022     ; 2.422      ;
; -1.419 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.391      ;
; -1.419 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.391      ;
; -1.419 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.391      ;
; -1.419 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.391      ;
; -1.419 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.391      ;
; -1.419 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.391      ;
; -1.419 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.391      ;
; -1.419 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.391      ;
; -1.419 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.391      ;
; -1.419 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.391      ;
; -1.419 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.391      ;
; -1.419 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.391      ;
; -1.419 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.391      ;
; -1.419 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.391      ;
; -1.391 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.373      ;
; -1.391 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.373      ;
; -1.391 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.373      ;
; -1.391 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.373      ;
; -1.391 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.373      ;
; -1.391 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.373      ;
; -1.391 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.373      ;
; -1.391 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.373      ;
; -1.391 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.373      ;
; -1.391 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.373      ;
; -1.391 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.373      ;
; -1.391 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.373      ;
; -1.391 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 2.373      ;
; -1.388 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.022     ; 2.373      ;
; -1.375 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.347      ;
; -1.375 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.347      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'                                                                                                                                                ;
+--------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.089 ; 74190:inst|49 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.542     ; 0.534      ;
; -0.087 ; 74190:inst|49 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.542     ; 0.532      ;
; -0.082 ; 74190:inst|51 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.542     ; 0.527      ;
; -0.077 ; 74190:inst|50 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.542     ; 0.522      ;
; 0.048  ; 74190:inst|48 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.542     ; 0.397      ;
; 0.048  ; 74190:inst|48 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.542     ; 0.397      ;
; 0.050  ; 74190:inst|48 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.542     ; 0.395      ;
; 0.086  ; 74190:inst|48 ; 74190:inst|48 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.542     ; 0.359      ;
; 0.086  ; 74190:inst|51 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.542     ; 0.359      ;
; 0.086  ; 74190:inst|50 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.542     ; 0.359      ;
; 0.086  ; 74190:inst|49 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.542     ; 0.359      ;
+--------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.582 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.949      ; 0.586      ;
; -0.519 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.949      ; 0.649      ;
; -0.516 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.949      ; 0.652      ;
; -0.453 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.949      ; 0.715      ;
; -0.450 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.949      ; 0.718      ;
; -0.387 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.949      ; 0.781      ;
; -0.384 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.949      ; 0.784      ;
; -0.321 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.949      ; 0.847      ;
; -0.318 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.949      ; 0.850      ;
; -0.255 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.949      ; 0.913      ;
; -0.252 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.949      ; 0.916      ;
; -0.189 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.949      ; 0.979      ;
; -0.187 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.950      ; 0.982      ;
; -0.124 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.950      ; 1.045      ;
; -0.121 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.950      ; 1.048      ;
; -0.058 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.950      ; 1.111      ;
; -0.055 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.950      ; 1.114      ;
; 0.005  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 0.949      ; 0.673      ;
; 0.008  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.950      ; 1.177      ;
; 0.008  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 0.949      ; 0.676      ;
; 0.011  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.950      ; 1.180      ;
; 0.071  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 0.949      ; 0.739      ;
; 0.074  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.950      ; 1.243      ;
; 0.074  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 0.949      ; 0.742      ;
; 0.077  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.950      ; 1.246      ;
; 0.137  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 0.949      ; 0.805      ;
; 0.140  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.950      ; 1.309      ;
; 0.140  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 0.949      ; 0.808      ;
; 0.143  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.950      ; 1.312      ;
; 0.203  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 0.949      ; 0.871      ;
; 0.206  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.950      ; 1.375      ;
; 0.206  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 0.949      ; 0.874      ;
; 0.209  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.950      ; 1.378      ;
; 0.269  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 0.949      ; 0.937      ;
; 0.272  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.950      ; 1.441      ;
; 0.272  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 0.949      ; 0.940      ;
; 0.277  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.949      ; 1.445      ;
; 0.316  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.422      ;
; 0.317  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.423      ;
; 0.318  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.424      ;
; 0.319  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.320  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.335  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 0.949      ; 1.003      ;
; 0.338  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 0.949      ; 1.006      ;
; 0.400  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 0.950      ; 1.069      ;
; 0.403  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 0.950      ; 1.072      ;
; 0.424  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 0.949      ; 1.592      ;
; 0.450  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.037      ; 0.571      ;
; 0.463  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.572      ;
; 0.464  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.573      ;
; 0.464  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.573      ;
; 0.464  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.573      ;
; 0.464  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.573      ;
; 0.464  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.573      ;
; 0.464  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.573      ;
; 0.464  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.573      ;
; 0.465  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.574      ;
; 0.465  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.574      ;
; 0.465  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.037      ; 0.586      ;
; 0.465  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.574      ;
; 0.465  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.574      ;
; 0.466  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 0.950      ; 1.135      ;
; 0.469  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 0.950      ; 1.138      ;
; 0.474  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.583      ;
; 0.474  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.583      ;
; 0.474  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.583      ;
; 0.474  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.583      ;
; 0.475  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.584      ;
; 0.475  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.584      ;
; 0.475  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.584      ;
; 0.475  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.584      ;
; 0.475  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.584      ;
; 0.475  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.584      ;
; 0.475  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.584      ;
; 0.475  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[25] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.584      ;
; 0.475  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[26] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[27] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.584      ;
; 0.477  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.586      ;
; 0.477  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.586      ;
; 0.477  ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; CLOCK_50                                                                                 ; CLOCK_50    ; 0.000        ; 0.025      ; 0.586      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'                                                                                                                                                ;
+-------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; 74190:inst|49 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; 74190:inst|51 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; 74190:inst|50 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; 74190:inst|48 ; 74190:inst|48 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.207 ; 74190:inst|48 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 0.332      ;
; 0.208 ; 74190:inst|48 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 0.333      ;
; 0.208 ; 74190:inst|48 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 0.333      ;
; 0.300 ; 74190:inst|50 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.304 ; 74190:inst|51 ; 74190:inst|49 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 0.429      ;
; 0.308 ; 74190:inst|49 ; 74190:inst|51 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 0.433      ;
; 0.308 ; 74190:inst|49 ; 74190:inst|50 ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 0.433      ;
+-------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                       ;
+-------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                     ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                          ; -4.208   ; -1.174  ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                                                                                 ; -4.208   ; -1.174  ; N/A      ; N/A     ; -3.000              ;
;  divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; -1.004   ; 0.182   ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                                                           ; -119.521 ; -11.287 ; 0.0      ; 0.0     ; -53.202             ;
;  CLOCK_50                                                                                 ; -115.878 ; -11.287 ; N/A      ; N/A     ; -38.980             ;
;  divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; -3.643   ; 0.000   ; N/A      ; N/A     ; -14.222             ;
+-------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                 ; CLOCK_50                                                                                 ; 1890     ; 0        ; 0        ; 0        ;
; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50                                                                                 ; 84       ; 84       ; 0        ; 0        ;
; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 11       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                 ; CLOCK_50                                                                                 ; 1890     ; 0        ; 0        ; 0        ;
; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; CLOCK_50                                                                                 ; 84       ; 84       ; 0        ; 0        ;
; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 11       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                   ; Clock                                                                                    ; Type ; Status      ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+-------------+
; CLOCK_50                                                                                 ; CLOCK_50                                                                                 ; Base ; Constrained ;
; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Base ; Constrained ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Aug 16 10:19:19 2017
Info: Command: quartus_sta esquematico -c esquematico
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'esquematico.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita25  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita26  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita27  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.208            -115.878 CLOCK_50 
    Info (332119):    -1.004              -3.643 divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -1.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.174             -11.018 CLOCK_50 
    Info (332119):     0.403               0.000 divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.980 CLOCK_50 
    Info (332119):    -1.285             -14.222 divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita25  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita26  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita27  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.652
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.652            -100.492 CLOCK_50 
    Info (332119):    -0.696              -2.432 divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -1.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.108             -11.287 CLOCK_50 
    Info (332119):     0.355               0.000 divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.980 CLOCK_50 
    Info (332119):    -1.285             -10.834 divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita25  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita26  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita27  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.576
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.576             -42.938 CLOCK_50 
    Info (332119):    -0.089              -0.258 divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -0.582
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.582              -5.171 CLOCK_50 
    Info (332119):     0.182               0.000 divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.268 CLOCK_50 
    Info (332119):    -1.000              -6.046 divis:inst2|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 705 megabytes
    Info: Processing ended: Wed Aug 16 10:19:24 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


