<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>for loops in Verilog</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    span.underline{text-decoration: underline;}
    div.column{display: inline-block; vertical-align: top; width: 50%;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    ul.task-list{list-style: none;}
    pre > code.sourceCode { white-space: pre; position: relative; }
    pre > code.sourceCode > span { display: inline-block; line-height: 1.25; }
    pre > code.sourceCode > span:empty { height: 1.2em; }
    code.sourceCode > span { color: inherit; text-decoration: inherit; }
    div.sourceCode { margin: 1em 0; }
    pre.sourceCode { margin: 0; }
    @media screen {
    div.sourceCode { overflow: auto; }
    }
    @media print {
    pre > code.sourceCode { white-space: pre-wrap; }
    pre > code.sourceCode > span { text-indent: -5em; padding-left: 5em; }
    }
    pre.numberSource code
      { counter-reset: source-line 0; }
    pre.numberSource code > span
      { position: relative; left: -4em; counter-increment: source-line; }
    pre.numberSource code > span > a:first-child::before
      { content: counter(source-line);
        position: relative; left: -1em; text-align: right; vertical-align: baseline;
        border: none; display: inline-block;
        -webkit-touch-callout: none; -webkit-user-select: none;
        -khtml-user-select: none; -moz-user-select: none;
        -ms-user-select: none; user-select: none;
        padding: 0 4px; width: 4em;
        color: #aaaaaa;
      }
    pre.numberSource { margin-left: 3em; border-left: 1px solid #aaaaaa;  padding-left: 4px; }
    div.sourceCode
      {   }
    @media screen {
    pre > code.sourceCode > span > a:first-child::before { text-decoration: underline; }
    }
    code span.al { color: #ff0000; font-weight: bold; } /* Alert */
    code span.an { color: #60a0b0; font-weight: bold; font-style: italic; } /* Annotation */
    code span.at { color: #7d9029; } /* Attribute */
    code span.bn { color: #40a070; } /* BaseN */
    code span.bu { } /* BuiltIn */
    code span.cf { color: #007020; font-weight: bold; } /* ControlFlow */
    code span.ch { color: #4070a0; } /* Char */
    code span.cn { color: #880000; } /* Constant */
    code span.co { color: #60a0b0; font-style: italic; } /* Comment */
    code span.cv { color: #60a0b0; font-weight: bold; font-style: italic; } /* CommentVar */
    code span.do { color: #ba2121; font-style: italic; } /* Documentation */
    code span.dt { color: #902000; } /* DataType */
    code span.dv { color: #40a070; } /* DecVal */
    code span.er { color: #ff0000; font-weight: bold; } /* Error */
    code span.ex { } /* Extension */
    code span.fl { color: #40a070; } /* Float */
    code span.fu { color: #06287e; } /* Function */
    code span.im { } /* Import */
    code span.in { color: #60a0b0; font-weight: bold; font-style: italic; } /* Information */
    code span.kw { color: #007020; font-weight: bold; } /* Keyword */
    code span.op { color: #666666; } /* Operator */
    code span.ot { color: #007020; } /* Other */
    code span.pp { color: #bc7a00; } /* Preprocessor */
    code span.sc { color: #4070a0; } /* SpecialChar */
    code span.ss { color: #bb6688; } /* SpecialString */
    code span.st { color: #4070a0; } /* String */
    code span.va { color: #19177c; } /* Variable */
    code span.vs { color: #4070a0; } /* VerbatimString */
    code span.wa { color: #60a0b0; font-weight: bold; font-style: italic; } /* Warning */
    .display.math{display: block; text-align: center; margin: 0.5rem auto;}
  </style>
  <link rel="stylesheet" href="../../../3700.css" />
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<header id="title-block-header">
<h1 class="title"><code class="sourceCode verilog"><span class="kw">for</span></code> loops in Verilog</h1>
</header>
<nav id="TOC" role="doc-toc">
<ul>
<li><a href="#for-loops-in-verilog">For Loops in Verilog</a></li>
<li><a href="#assigned-tasks">Assigned Tasks</a></li>
</ul>
</nav>
<h1 id="for-loops-in-verilog">For Loops in Verilog</h1>
<p>A <code class="sourceCode verilog"><span class="kw">for</span></code> loop in Verilog is similar to the <code class="sourceCode verilog"><span class="kw">for</span></code> loop in C. Most often a Verilog loop is used for <strong>combinational logic</strong>, comprised of <strong>blocking assignments</strong> (<code class="sourceCode verilog">=</code> as opposed to <code class="sourceCode verilog">&lt;=</code>). A simple example is given in <code class="sourceCode verilog">src/add_bits.v</code>, which computes the sum over all bits in a vector:</p>
<div class="sourceCode" id="cb1"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb1-1"><a href="#cb1-1" aria-hidden="true" tabindex="-1"></a>   <span class="kw">always</span> @(a) <span class="kw">begin</span></span>
<span id="cb1-2"><a href="#cb1-2" aria-hidden="true" tabindex="-1"></a>      q = <span class="dv">0</span>;</span>
<span id="cb1-3"><a href="#cb1-3" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-4"><a href="#cb1-4" aria-hidden="true" tabindex="-1"></a>      <span class="kw">for</span> (idx=<span class="dv">0</span>; idx&lt;<span class="dv">8</span>; idx=idx+<span class="dv">1</span>) <span class="kw">begin</span></span>
<span id="cb1-5"><a href="#cb1-5" aria-hidden="true" tabindex="-1"></a>          q = q + a[idx];</span>
<span id="cb1-6"><a href="#cb1-6" aria-hidden="true" tabindex="-1"></a>      <span class="kw">end</span></span>
<span id="cb1-7"><a href="#cb1-7" aria-hidden="true" tabindex="-1"></a>   <span class="kw">end</span></span></code></pre></div>
<p>The lines in this block are evaluated sequentially, one after the other. Imagine the successive evaluations laid out like dominos. Although they are evaluated in sequence, the whole sequence must complete – every domino must fall – before the next clock cycle arrives. After synthesis, the circuit looks like a lineup of combinational adders:</p>
<pre class="text"><code> 0 --&gt;[+]--&gt;[+]--&gt;[+]--&gt;[+]--&gt;[+]--&gt;[+]--&gt;[+]--&gt;[+]--&gt; q 
       ^     ^     ^     ^     ^     ^     ^     ^   
       |     |     |     |     |     |     |     |    
      a[0]  a[1]  a[2]  a[3]  a[4]  a[5]  a[6]  a[7]  </code></pre>
<h1 id="assigned-tasks">Assigned Tasks</h1>
<p>Create a <code class="sourceCode verilog">top</code> module to contain <code class="sourceCode verilog">add_bits</code> as a submodule instance. In the <code class="sourceCode verilog">top</code> module, do the following:</p>
<ul>
<li>Declare top level inputs <code class="sourceCode verilog">clk</code>, <code class="sourceCode verilog">load</code>, (1 bit), and <code class="sourceCode verilog">a</code> (8-bits)</li>
<li>Declare top level output <code class="sourceCode verilog">q</code> (4 bits)</li>
<li>Declare an internal 8-bit <code class="sourceCode verilog"><span class="dt">reg</span></code> named <code class="sourceCode verilog">_a</code> (the underscore (<code class="sourceCode verilog">_</code>) distinguishes it as a separate wire from the port <code class="sourceCode verilog">a</code>)</li>
<li>Declare an internal 4-bit <code class="sourceCode verilog"><span class="dt">wire</span></code> named <code class="sourceCode verilog">_q</code></li>
<li>Instantate the <code class="sourceCode verilog">add_bits</code> module, and name the instance <code class="sourceCode verilog">add_bits_instance</code></li>
<li>Connect submodule ports:
<ul>
<li><code class="sourceCode verilog">_a</code> to <code class="sourceCode verilog">add_bits_instance.a</code></li>
<li><code class="sourceCode verilog">_q</code> to <code class="sourceCode verilog">add_bits_instance.q</code></li>
</ul></li>
<li>Make a <strong>posedge clocked</strong> <code class="sourceCode verilog"><span class="kw">always</span></code> block with this behavior:
<ul>
<li>Always assign <code class="sourceCode verilog">q &lt;= _q</code></li>
<li><code class="sourceCode verilog"><span class="kw">if</span></code> <code class="sourceCode verilog">load</code> is 1, then assign <code class="sourceCode verilog">_a &lt;= a</code></li>
</ul></li>
</ul>
<p>A <code class="sourceCode verilog">testbench</code> template is provided in <code class="sourceCode verilog">src/testbench.v</code>. Modify the <code class="sourceCode verilog">testbench</code> to test your <code class="sourceCode verilog">top</code> module. Specifically, you need to declare a <code class="sourceCode verilog"><span class="dt">wire</span></code> for <code class="sourceCode verilog">q</code>, instantiate <code class="sourceCode verilog">top</code>, connect its ports, and make additional <code class="sourceCode verilog"><span class="dt">$write</span></code> and <code class="sourceCode verilog"><span class="dt">$fwrite</span></code> statements to report <code class="sourceCode verilog">q</code> in the log text. Simulate your design to verify that <code class="sourceCode verilog">q</code> is correct for several random values of <code class="sourceCode verilog">a</code>.</p>
<p>When verified, create an XDC file (use <code class="sourceCode verilog">Basys3_Master.xdc</code> as a template) and map <code class="sourceCode verilog">a</code> to the lower (right-most) switches, <code class="sourceCode verilog">load</code> to <code class="sourceCode verilog">btnU</code>, and <code class="sourceCode verilog">q</code> to the lower 4 <code class="sourceCode verilog">led</code> signals. Edit <code class="sourceCode verilog">build.tcl</code> as needed, then <strong>implement the design</strong>.</p>
<p>Open the timing report and note the WNS.</p>
<p>Program your design onto the Basys3 board and test the following cases:</p>
<ol type="1">
<li><code class="sourceCode verilog">a = <span class="bn">8&#39;b0000_0001</span></code></li>
<li><code class="sourceCode verilog">a = <span class="bn">8&#39;b0101_0101</span></code></li>
<li><code class="sourceCode verilog">a = <span class="bn">8&#39;b1111_1111</span></code></li>
</ol>
<p>Save a photo of your board for each test case, with filenames <code class="sourceCode verilog">case1</code>, <code class="sourceCode verilog">case2</code>, and <code class="sourceCode verilog">case3</code>. Save the photo files with the appropriate graphics file suffix (<code class="sourceCode verilog">.png</code>, <code class="sourceCode verilog">.jpg</code>, etc).</p>
<p>Turn in your work using <code class="sourceCode verilog">git</code>:</p>
<div class="sourceCode" id="cb3"><pre class="sourceCode bash"><code class="sourceCode bash"><span id="cb3-1"><a href="#cb3-1" aria-hidden="true" tabindex="-1"></a><span class="fu">git</span> add case* src/*.v *.rpt *.txt *.tcl *.bit *.xdc</span>
<span id="cb3-2"><a href="#cb3-2" aria-hidden="true" tabindex="-1"></a><span class="fu">git</span> commit . -m <span class="st">&quot;Complete&quot;</span></span>
<span id="cb3-3"><a href="#cb3-3" aria-hidden="true" tabindex="-1"></a><span class="fu">git</span> push origin master</span></code></pre></div>
<p>Indicate on Canvas that your assignment is done.</p>
</body>
</html>
