/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2020 Intel Corporation.
 *
 * Device tree defines for clocks in Keem Bay.
 */

#ifndef __DT_BINDINGS_KEEMBAY_CLOCKS_H
#define __DT_BINDINGS_KEEMBAY_CLOCKS_H

/* CPR_PLL region. CLK_ID: 0 - 11 */
#define KEEM_BAY_A53_PLL_START_ID (0)
#define KEEM_BAY_A53_PLL_0_OUT_0 (KEEM_BAY_A53_PLL_START_ID + 0)
#define KEEM_BAY_A53_PLL_0_OUT_1 (KEEM_BAY_A53_PLL_START_ID + 1)
#define KEEM_BAY_A53_PLL_0_OUT_2 (KEEM_BAY_A53_PLL_START_ID + 2)
#define KEEM_BAY_A53_PLL_0_OUT_3 (KEEM_BAY_A53_PLL_START_ID + 3)
#define KEEM_BAY_A53_PLL_1_OUT_0 (KEEM_BAY_A53_PLL_START_ID + 4)
#define KEEM_BAY_A53_PLL_1_OUT_1 (KEEM_BAY_A53_PLL_START_ID + 5)
#define KEEM_BAY_A53_PLL_1_OUT_2 (KEEM_BAY_A53_PLL_START_ID + 6)
#define KEEM_BAY_A53_PLL_1_OUT_3 (KEEM_BAY_A53_PLL_START_ID + 7)
#define KEEM_BAY_A53_PLL_2_OUT_0 (KEEM_BAY_A53_PLL_START_ID + 8)
#define KEEM_BAY_A53_PLL_2_OUT_1 (KEEM_BAY_A53_PLL_START_ID + 9)
#define KEEM_BAY_A53_PLL_2_OUT_2 (KEEM_BAY_A53_PLL_START_ID + 10)
#define KEEM_BAY_A53_PLL_2_OUT_3 (KEEM_BAY_A53_PLL_START_ID + 11)
#define KEEM_BAY_A53_PLL_MAX_ID (KEEM_BAY_A53_PLL_2_OUT_3)

/* A53_CPR region. CLK_ID: 12 - 30 */
#define KEEM_BAY_A53_START_ID (KEEM_BAY_A53_PLL_MAX_ID + 1)
#define KEEM_BAY_A53_AON (KEEM_BAY_A53_START_ID + 0)
#define KEEM_BAY_A53_NOC (KEEM_BAY_A53_START_ID + 1)
#define KEEM_BAY_A53_FUSE (KEEM_BAY_A53_START_ID + 2)
#define KEEM_BAY_A53_ROM (KEEM_BAY_A53_START_ID + 3)
#define KEEM_BAY_A53_ICB (KEEM_BAY_A53_START_ID + 4)
#define KEEM_BAY_A53_GIC (KEEM_BAY_A53_START_ID + 5)
#define KEEM_BAY_A53_TIM (KEEM_BAY_A53_START_ID + 6)
#define KEEM_BAY_A53_GPIO (KEEM_BAY_A53_START_ID + 7)
#define KEEM_BAY_A53_JTAG (KEEM_BAY_A53_START_ID + 8)
#define KEEM_BAY_A53_MBIST_0 (KEEM_BAY_A53_START_ID + 9)
#define KEEM_BAY_A53_DSS (KEEM_BAY_A53_START_ID + 10)
#define KEEM_BAY_A53_MSS (KEEM_BAY_A53_START_ID + 11)
#define KEEM_BAY_A53_PSS (KEEM_BAY_A53_START_ID + 12)
#define KEEM_BAY_A53_PCIE (KEEM_BAY_A53_START_ID + 13)
#define KEEM_BAY_A53_VENC (KEEM_BAY_A53_START_ID + 14)
#define KEEM_BAY_A53_VDEC (KEEM_BAY_A53_START_ID + 15)
#define KEEM_BAY_A53_MBIST_1 (KEEM_BAY_A53_START_ID + 16)
#define KEEM_BAY_A53_MBIST_2 (KEEM_BAY_A53_START_ID + 17)
#define KEEM_BAY_A53_MBIST_3 (KEEM_BAY_A53_START_ID + 18)
#define KEEM_BAY_A53_MAX_ID (KEEM_BAY_A53_MBIST_3)

/* A53_CPR_AUX region. CLK_ID: 31 - 57 */
#define KEEM_BAY_A53_AUX_START_ID (KEEM_BAY_A53_MAX_ID + 1)
#define KEEM_BAY_A53_AUX_32KHZ (KEEM_BAY_A53_AUX_START_ID + 0)
#define KEEM_BAY_A53_AUX_CPR (KEEM_BAY_A53_AUX_START_ID + 1)
#define KEEM_BAY_A53_AUX_TSENS (KEEM_BAY_A53_AUX_START_ID + 2)
#define KEEM_BAY_A53_AUX_GPIO0 (KEEM_BAY_A53_AUX_START_ID + 3)
#define KEEM_BAY_A53_AUX_GPIO1 (KEEM_BAY_A53_AUX_START_ID + 4)
#define KEEM_BAY_A53_AUX_GPIO2 (KEEM_BAY_A53_AUX_START_ID + 5)
#define KEEM_BAY_A53_AUX_GPIO3 (KEEM_BAY_A53_AUX_START_ID + 6)
#define KEEM_BAY_A53_AUX_DDR_REF (KEEM_BAY_A53_AUX_START_ID + 7)
#define KEEM_BAY_A53_AUX_DDR_REF_BYPASS (KEEM_BAY_A53_AUX_START_ID + 8)
#define KEEM_BAY_A53_AUX_RESERVED1 (KEEM_BAY_A53_AUX_START_ID + 9)
#define KEEM_BAY_A53_AUX_VENC (KEEM_BAY_A53_AUX_START_ID + 10)
#define KEEM_BAY_A53_AUX_VDEC (KEEM_BAY_A53_AUX_START_ID + 11)
#define KEEM_BAY_A53_AUX_USOC_USB_CTRL (KEEM_BAY_A53_AUX_START_ID + 12)
#define KEEM_BAY_A53_AUX_USB (KEEM_BAY_A53_AUX_START_ID + 13)
#define KEEM_BAY_A53_AUX_USB_REF (KEEM_BAY_A53_AUX_START_ID + 14)
#define KEEM_BAY_A53_AUX_USB_ALT_REF (KEEM_BAY_A53_AUX_START_ID + 15)
#define KEEM_BAY_A53_AUX_USB_SUSPEND (KEEM_BAY_A53_AUX_START_ID + 16)
#define KEEM_BAY_A53_AUX_RESERVED2 (KEEM_BAY_A53_AUX_START_ID + 17)
#define KEEM_BAY_A53_AUX_PCIE (KEEM_BAY_A53_AUX_START_ID + 18)
#define KEEM_BAY_A53_AUX_DBG_CLK (KEEM_BAY_A53_AUX_START_ID + 19)
#define KEEM_BAY_A53_AUX_DBG_TRACE (KEEM_BAY_A53_AUX_START_ID + 20)
#define KEEM_BAY_A53_AUX_DBG_DAP (KEEM_BAY_A53_AUX_START_ID + 21)
#define KEEM_BAY_A53_AUX_ARM_CLKIN (KEEM_BAY_A53_AUX_START_ID + 22)
#define KEEM_BAY_A53_AUX_ARM_AXI (KEEM_BAY_A53_AUX_START_ID + 23)
#define KEEM_BAY_A53_AUX_USOC (KEEM_BAY_A53_AUX_START_ID + 24)
#define KEEM_BAY_A53_AUX_USOC_REF (KEEM_BAY_A53_AUX_START_ID + 25)
#define KEEM_BAY_A53_AUX_USOC_ALT_REF (KEEM_BAY_A53_AUX_START_ID + 26)
#define KEEM_BAY_A53_AUX_MAX_ID (KEEM_BAY_A53_AUX_USOC_ALT_REF)

/* PSS_CPR region CLK_ID: CLK_ID: 58 - 82 */
#define KEEM_BAY_PSS_START_ID (KEEM_BAY_A53_AUX_MAX_ID + 1)
#define KEEM_BAY_PSS_I2C0 (KEEM_BAY_PSS_START_ID + 0)
#define KEEM_BAY_PSS_I2C1 (KEEM_BAY_PSS_START_ID + 1)
#define KEEM_BAY_PSS_I2C2 (KEEM_BAY_PSS_START_ID + 2)
#define KEEM_BAY_PSS_I2C3 (KEEM_BAY_PSS_START_ID + 3)
#define KEEM_BAY_PSS_I2C4 (KEEM_BAY_PSS_START_ID + 4)
#define KEEM_BAY_PSS_SD0 (KEEM_BAY_PSS_START_ID + 5)
#define KEEM_BAY_PSS_SD1 (KEEM_BAY_PSS_START_ID + 6)
#define KEEM_BAY_PSS_EMMC (KEEM_BAY_PSS_START_ID + 7)
#define KEEM_BAY_PSS_AXI_DMA (KEEM_BAY_PSS_START_ID + 8)
#define KEEM_BAY_PSS_SPI0 (KEEM_BAY_PSS_START_ID + 9)
#define KEEM_BAY_PSS_SPI1 (KEEM_BAY_PSS_START_ID + 10)
#define KEEM_BAY_PSS_SPI2 (KEEM_BAY_PSS_START_ID + 11)
#define KEEM_BAY_PSS_SPI3 (KEEM_BAY_PSS_START_ID + 12)
#define KEEM_BAY_PSS_I2S0 (KEEM_BAY_PSS_START_ID + 13)
#define KEEM_BAY_PSS_I2S1 (KEEM_BAY_PSS_START_ID + 14)
#define KEEM_BAY_PSS_I2S2 (KEEM_BAY_PSS_START_ID + 15)
#define KEEM_BAY_PSS_I2S3 (KEEM_BAY_PSS_START_ID + 16)
#define KEEM_BAY_PSS_UART0 (KEEM_BAY_PSS_START_ID + 17)
#define KEEM_BAY_PSS_UART1 (KEEM_BAY_PSS_START_ID + 18)
#define KEEM_BAY_PSS_UART2 (KEEM_BAY_PSS_START_ID + 19)
#define KEEM_BAY_PSS_UART3 (KEEM_BAY_PSS_START_ID + 20)
#define KEEM_BAY_PSS_I3C0 (KEEM_BAY_PSS_START_ID + 21)
#define KEEM_BAY_PSS_I3C1 (KEEM_BAY_PSS_START_ID + 22)
#define KEEM_BAY_PSS_I3C2 (KEEM_BAY_PSS_START_ID + 23)
#define KEEM_BAY_PSS_GBE (KEEM_BAY_PSS_START_ID + 24)
#define KEEM_BAY_PSS_MAX_ID (KEEM_BAY_PSS_GBE)

/* PSS_CPR_AUX region. CLK_ID: 83 - 97 */
#define KEEM_BAY_PSS_AUX_START_ID (KEEM_BAY_PSS_MAX_ID + 1)
#define KEEM_BAY_PSS_AUX_I2S0 (KEEM_BAY_PSS_AUX_START_ID + 0)
#define KEEM_BAY_PSS_AUX_I2S1 (KEEM_BAY_PSS_AUX_START_ID + 1)
#define KEEM_BAY_PSS_AUX_I2S2 (KEEM_BAY_PSS_AUX_START_ID + 2)
#define KEEM_BAY_PSS_AUX_I2S3 (KEEM_BAY_PSS_AUX_START_ID + 3)
#define KEEM_BAY_PSS_AUX_UART0 (KEEM_BAY_PSS_AUX_START_ID + 4)
#define KEEM_BAY_PSS_AUX_UART1 (KEEM_BAY_PSS_AUX_START_ID + 5)
#define KEEM_BAY_PSS_AUX_UART2 (KEEM_BAY_PSS_AUX_START_ID + 6)
#define KEEM_BAY_PSS_AUX_UART3 (KEEM_BAY_PSS_AUX_START_ID + 7)
#define KEEM_BAY_PSS_AUX_SD0 (KEEM_BAY_PSS_AUX_START_ID + 8)
#define KEEM_BAY_PSS_AUX_SD1 (KEEM_BAY_PSS_AUX_START_ID + 9)
#define KEEM_BAY_PSS_AUX_EMMC (KEEM_BAY_PSS_AUX_START_ID + 10)
#define KEEM_BAY_PSS_AUX_TRNG (KEEM_BAY_PSS_AUX_START_ID + 11)
#define KEEM_BAY_PSS_AUX_OCS (KEEM_BAY_PSS_AUX_START_ID + 12)
#define KEEM_BAY_PSS_AUX_GBE_PTP (KEEM_BAY_PSS_AUX_START_ID + 13)
#define KEEM_BAY_PSS_AUX_GBE_TX (KEEM_BAY_PSS_AUX_START_ID + 14)
#define KEEM_BAY_PSS_AUX_MAX_ID (KEEM_BAY_PSS_AUX_GBE_TX)

/* DSS_CPR region. CLK_ID: 98 - 109 */
#define KEEM_BAY_DSS_START_ID (KEEM_BAY_PSS_AUX_MAX_ID + 1)
#define KEEM_BAY_DSS_SYS (KEEM_BAY_DSS_START_ID + 0)
#define KEEM_BAY_DSS_DEC400 (KEEM_BAY_DSS_START_ID + 1)
#define KEEM_BAY_DSS_TSENSE (KEEM_BAY_DSS_START_ID + 2)
#define KEEM_BAY_DSS_BUS_0 (KEEM_BAY_DSS_START_ID + 3)
#define KEEM_BAY_DSS_CORE_0 (KEEM_BAY_DSS_START_ID + 4)
#define KEEM_BAY_DSS_REF_0 (KEEM_BAY_DSS_START_ID + 5)
#define KEEM_BAY_DSS_REF_BYP_0 (KEEM_BAY_DSS_START_ID + 6)
#define KEEM_BAY_DSS_BUS_1 (KEEM_BAY_DSS_START_ID + 7)
#define KEEM_BAY_DSS_CORE_1 (KEEM_BAY_DSS_START_ID + 8)
#define KEEM_BAY_DSS_REF_1 (KEEM_BAY_DSS_START_ID + 9)
#define KEEM_BAY_DSS_REF_BYP_1 (KEEM_BAY_DSS_START_ID + 10)
#define KEEM_BAY_DSS_MMU500 (KEEM_BAY_DSS_START_ID + 11)
#define KEEM_BAY_DSS_MAX_ID (KEEM_BAY_DSS_MMU500)

/* USS_CPR region. CLK_ID: 110 - 116 */
#define KEEM_BAY_USS_START_ID (KEEM_BAY_DSS_MAX_ID + 1)
#define KEEM_BAY_USS_SYS (KEEM_BAY_USS_START_ID + 0)
#define KEEM_BAY_USS_REF (KEEM_BAY_USS_START_ID + 1)
#define KEEM_BAY_USS_ALT_REF (KEEM_BAY_USS_START_ID + 2)
#define KEEM_BAY_USS_SUSPEND (KEEM_BAY_USS_START_ID + 3)
#define KEEM_BAY_USS_CORE (KEEM_BAY_USS_START_ID + 4)
#define KEEM_BAY_USS_LOW_JIT (KEEM_BAY_USS_START_ID + 5)
#define KEEM_BAY_USS_PHY_TST (KEEM_BAY_USS_START_ID + 6)
#define KEEM_BAY_USS_MAX_ID (KEEM_BAY_USS_PHY_TST)

/* MSS_CPR region. CLK_ID: 117 - 129 */
#define KEEM_BAY_MSS_START_ID (KEEM_BAY_USS_MAX_ID + 1)
#define KEEM_BAY_MSS_CPU (KEEM_BAY_MSS_START_ID + 0)
#define KEEM_BAY_MSS_CPU_DSU (KEEM_BAY_MSS_START_ID + 1)
#define KEEM_BAY_MSS_CPU_L2C (KEEM_BAY_MSS_START_ID + 2)
#define KEEM_BAY_MSS_CPU_ICB (KEEM_BAY_MSS_START_ID + 3)
#define KEEM_BAY_MSS_CPU_TIM (KEEM_BAY_MSS_START_ID + 4)
#define KEEM_BAY_MSS_JPGENC (KEEM_BAY_MSS_START_ID + 5)
#define KEEM_BAY_MSS_DTB (KEEM_BAY_MSS_START_ID + 6)
#define KEEM_BAY_MSS_BLT (KEEM_BAY_MSS_START_ID + 7)
#define KEEM_BAY_MSS_UPA (KEEM_BAY_MSS_START_ID + 8)
#define KEEM_BAY_MSS_NCE (KEEM_BAY_MSS_START_ID + 9)
#define KEEM_BAY_MSS_CV (KEEM_BAY_MSS_START_ID + 10)
#define KEEM_BAY_MSS_ISP (KEEM_BAY_MSS_START_ID + 11)
#define KEEM_BAY_MSS_CAM (KEEM_BAY_MSS_START_ID + 12)
#define KEEM_BAY_MSS_MAX_ID (KEEM_BAY_MSS_CAM)

/* MSS_CPR_AUX region. CLK_ID: 130 - 138 */
#define KEEM_BAY_MSS_AUX_START_ID (KEEM_BAY_MSS_MAX_ID + 1)
#define KEEM_BAY_MSS_AUX_CIF (KEEM_BAY_MSS_AUX_START_ID + 0)
#define KEEM_BAY_MSS_AUX_LCD (KEEM_BAY_MSS_AUX_START_ID + 1)
#define KEEM_BAY_MSS_AUX_SLVDS0 (KEEM_BAY_MSS_AUX_START_ID + 2)
#define KEEM_BAY_MSS_AUX_SLVDS1 (KEEM_BAY_MSS_AUX_START_ID + 3)
#define KEEM_BAY_MSS_AUX_MIPI_TX0 (KEEM_BAY_MSS_AUX_START_ID + 4)
#define KEEM_BAY_MSS_AUX_MIPI_TX1 (KEEM_BAY_MSS_AUX_START_ID + 5)
#define KEEM_BAY_MSS_AUX_MIPI_ECFG (KEEM_BAY_MSS_AUX_START_ID + 6)
#define KEEM_BAY_MSS_AUX_MIPI_CFG (KEEM_BAY_MSS_AUX_START_ID + 7)
#define KEEM_BAY_MSS_AUX_JPGENC (KEEM_BAY_MSS_AUX_START_ID + 8)
#define KEEM_BAY_MSS_AUX_MAX_ID (KEEM_BAY_MSS_AUX_JPGENC)

#define KEEM_BAY_NUM_CLOCKS (KEEM_BAY_MSS_AUX_MAX_ID + 1)

#endif /* __DT_BINDINGS_KEEMBAY_CLOCKS_H */
