// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "07/23/2025 22:44:36"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS (
	clock,
	reset,
	current_PC,
	ULA_result,
	d_mem_out);
input 	clock;
input 	reset;
output 	[31:0] current_PC;
output 	[31:0] ULA_result;
output 	[31:0] d_mem_out;

// Design Ports Information
// current_PC[0]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[1]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[3]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[4]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[5]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[6]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[7]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[8]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[9]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[10]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[11]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[12]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[13]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[14]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[15]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[16]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[17]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[18]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[19]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[20]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[21]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[22]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[23]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[24]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[25]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[26]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[27]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[28]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[29]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[30]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_PC[31]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[0]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[2]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[3]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[4]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[5]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[7]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[8]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[9]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[10]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[11]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[12]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[13]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[14]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[15]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[16]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[17]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[18]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[19]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[20]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[21]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[22]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[23]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[24]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[25]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[26]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[27]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[28]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[29]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[30]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_result[31]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[0]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[2]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[3]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[4]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[5]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[6]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[7]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[8]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[9]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[10]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[11]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[12]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[13]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[14]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[15]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[16]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[17]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[18]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[19]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[20]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[21]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[22]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[23]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[24]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[25]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[26]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[27]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[28]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[29]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[30]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[31]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \PC_adder_inst|Add0~1_sumout ;
wire \instruction_memory_inst|memoria_ROM~5_combout ;
wire \control_unit_inst|Decoder0~1_combout ;
wire \control_unit_inst|Decoder0~2_combout ;
wire \control_unit_inst|Jump~combout ;
wire \PC_adder_inst|Add0~10 ;
wire \PC_adder_inst|Add0~14 ;
wire \PC_adder_inst|Add0~18 ;
wire \PC_adder_inst|Add0~21_sumout ;
wire \PC_adder_inst|Add0~17_sumout ;
wire \PC_adder_inst|Add0~13_sumout ;
wire \instruction_memory_inst|memoria_ROM~2_combout ;
wire \PC_adder_inst|Add0~2 ;
wire \PC_adder_inst|Add0~5_sumout ;
wire \Add0~2 ;
wire \Add0~6 ;
wire \Add0~10 ;
wire \Add0~14 ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \instruction_memory_inst|memoria_ROM~26_combout ;
wire \control_unit_inst|Decoder0~5_combout ;
wire \control_unit_inst|Decoder0~0_combout ;
wire \instruction_memory_inst|memoria_ROM~24_combout ;
wire \instruction_memory_inst|memoria_ROM~23_combout ;
wire \instruction_memory_inst|memoria_ROM~25_combout ;
wire \reg_file_inst|ReadData1[29]~5_combout ;
wire \instruction_memory_inst|memoria_ROM~21_combout ;
wire \instruction_memory_inst|memoria_ROM~22_combout ;
wire \reg_file_inst|ReadData1[29]~6_combout ;
wire \instruction_memory_inst|memoria_ROM~18_combout ;
wire \instruction_memory_inst|memoria_ROM~19_combout ;
wire \instruction_memory_inst|memoria_ROM~15_combout ;
wire \instruction_memory_inst|memoria_ROM~20_combout ;
wire \instruction_memory_inst|memoria_ROM~14_combout ;
wire \reg_file_inst|ReadData2[4]~7_combout ;
wire \data_memory_inst|ram_memory~161_combout ;
wire \rtl~3_combout ;
wire \data_memory_inst|ram_memory~193_combout ;
wire \rtl~1_combout ;
wire \data_memory_inst|ram_memory~225_combout ;
wire \rtl~4_combout ;
wire \data_memory_inst|ram_memory~33_combout ;
wire \rtl~7_combout ;
wire \data_memory_inst|ram_memory~65_combout ;
wire \data_memory_inst|ram_memory~97_combout ;
wire \rtl~6_combout ;
wire \data_memory_inst|ram_memory~1_combout ;
wire \data_memory_inst|ram_memory~388_combout ;
wire \rtl~2_combout ;
wire \data_memory_inst|ram_memory~129_combout ;
wire \data_memory_inst|ram_memory~260_combout ;
wire \Mux30~0_combout ;
wire \reset~input_o ;
wire \reset~inputCLKENA0_outclk ;
wire \control_unit_inst|Decoder0~4_combout ;
wire \instruction_memory_inst|memoria_ROM~16_combout ;
wire \instruction_memory_inst|memoria_ROM~17_combout ;
wire \instruction_memory_inst|memoria_ROM~12_combout ;
wire \control_unit_inst|Decoder0~3_combout ;
wire \write_reg_addr_mux_out[2]~0_combout ;
wire \instruction_memory_inst|memoria_ROM~27_combout ;
wire \reg_file_inst|Decoder0~0_combout ;
wire \instruction_memory_inst|memoria_ROM~11_combout ;
wire \write_reg_addr_mux_out[0]~2_combout ;
wire \reg_file_inst|Decoder0~14_combout ;
wire \control_unit_inst|WideOr0~combout ;
wire \instruction_memory_inst|memoria_ROM~13_combout ;
wire \write_reg_addr_mux_out[3]~1_combout ;
wire \reg_file_inst|Decoder0~15_combout ;
wire \reg_file_inst|regs[8][1]~q ;
wire \reg_file_inst|Decoder0~16_combout ;
wire \reg_file_inst|Decoder0~17_combout ;
wire \reg_file_inst|regs[9][1]~q ;
wire \write_reg_addr_mux_out[1]~3_combout ;
wire \reg_file_inst|Decoder0~18_combout ;
wire \reg_file_inst|regs[11][1]~q ;
wire \reg_file_inst|ReadData2[1]~17_combout ;
wire \reg_file_inst|Decoder0~1_combout ;
wire \reg_file_inst|Decoder0~4_combout ;
wire \reg_file_inst|regs[24][1]~q ;
wire \reg_file_inst|Decoder0~2_combout ;
wire \reg_file_inst|regs[16][1]~q ;
wire \reg_file_inst|Decoder0~3_combout ;
wire \reg_file_inst|regs[20][1]~q ;
wire \reg_file_inst|Decoder0~5_combout ;
wire \reg_file_inst|regs[28][1]~q ;
wire \reg_file_inst|ReadData2[1]~12_combout ;
wire \reg_file_inst|Decoder0~9_combout ;
wire \reg_file_inst|regs[18][1]~q ;
wire \reg_file_inst|Decoder0~12_combout ;
wire \reg_file_inst|regs[30][1]~q ;
wire \reg_file_inst|Decoder0~10_combout ;
wire \reg_file_inst|regs[22][1]~q ;
wire \reg_file_inst|Decoder0~11_combout ;
wire \reg_file_inst|regs[26][1]~q ;
wire \reg_file_inst|ReadData2[1]~14_combout ;
wire \reg_file_inst|Decoder0~6_combout ;
wire \reg_file_inst|Decoder0~13_combout ;
wire \reg_file_inst|regs[31][1]~q ;
wire \reg_file_inst|ReadData2[1]~15_combout ;
wire \reg_file_inst|Decoder0~7_combout ;
wire \reg_file_inst|regs[17][1]~q ;
wire \reg_file_inst|Decoder0~8_combout ;
wire \reg_file_inst|regs[25][1]~q ;
wire \reg_file_inst|ReadData2[1]~13_combout ;
wire \reg_file_inst|ReadData2[1]~16_combout ;
wire \reg_file_inst|ReadData2[4]~6_combout ;
wire \reg_file_inst|Decoder0~21_combout ;
wire \reg_file_inst|regs[14][1]~q ;
wire \reg_file_inst|Decoder0~20_combout ;
wire \reg_file_inst|regs[13][1]~q ;
wire \reg_file_inst|Decoder0~19_combout ;
wire \reg_file_inst|regs[12][1]~q ;
wire \reg_file_inst|ReadData2[1]~18_combout ;
wire \reg_file_inst|Decoder0~22_combout ;
wire \reg_file_inst|regs[1][1]~q ;
wire \reg_file_inst|ReadData2[1]~19_combout ;
wire \reg_file_inst|ReadData2[1]~20_combout ;
wire \reg_file_inst|ReadData2[1]~21_combout ;
wire \reg_file_inst|ReadData1[1]~13_combout ;
wire \reg_file_inst|ReadData1[1]~12_combout ;
wire \reg_file_inst|ReadData1[1]~14_combout ;
wire \reg_file_inst|ReadData1[1]~15_combout ;
wire \reg_file_inst|ReadData1[1]~16_combout ;
wire \reg_file_inst|ReadData1[1]~20_combout ;
wire \reg_file_inst|ReadData1[1]~17_combout ;
wire \reg_file_inst|ReadData1[1]~18_combout ;
wire \reg_file_inst|ReadData1[1]~19_combout ;
wire \reg_file_inst|ReadData1[1]~21_combout ;
wire \reg_file_inst|regs[9][0]~q ;
wire \reg_file_inst|regs[11][0]~q ;
wire \reg_file_inst|ReadData1[0]~10_combout ;
wire \reg_file_inst|regs[14][0]~q ;
wire \reg_file_inst|regs[13][0]~q ;
wire \reg_file_inst|regs[12][0]~q ;
wire \reg_file_inst|ReadData1[0]~7_combout ;
wire \reg_file_inst|regs[1][0]~q ;
wire \reg_file_inst|ReadData1[0]~8_combout ;
wire \reg_file_inst|ReadData1[0]~9_combout ;
wire \reg_file_inst|regs[24][0]~q ;
wire \reg_file_inst|regs[28][0]~q ;
wire \reg_file_inst|regs[20][0]~q ;
wire \reg_file_inst|regs[16][0]~q ;
wire \reg_file_inst|ReadData1[0]~0_combout ;
wire \reg_file_inst|regs[26][0]~feeder_combout ;
wire \reg_file_inst|regs[26][0]~q ;
wire \reg_file_inst|regs[18][0]~q ;
wire \reg_file_inst|regs[22][0]~q ;
wire \reg_file_inst|regs[30][0]~q ;
wire \reg_file_inst|ReadData1[0]~2_combout ;
wire \reg_file_inst|regs[31][0]~q ;
wire \reg_file_inst|ReadData1[0]~3_combout ;
wire \reg_file_inst|regs[25][0]~q ;
wire \reg_file_inst|regs[17][0]~q ;
wire \reg_file_inst|ReadData1[0]~1_combout ;
wire \reg_file_inst|ReadData1[0]~4_combout ;
wire \reg_file_inst|ReadData1[0]~11_combout ;
wire \alu_inst|Add0~2 ;
wire \alu_inst|Add0~5_sumout ;
wire \rtl~5_combout ;
wire \data_memory_inst|ram_memory~98_combout ;
wire \data_memory_inst|ram_memory~66_combout ;
wire \data_memory_inst|ram_memory~34_combout ;
wire \data_memory_inst|ram_memory~2_combout ;
wire \data_memory_inst|ram_memory~392_combout ;
wire \data_memory_inst|ram_memory~226_combout ;
wire \data_memory_inst|ram_memory~194_combout ;
wire \data_memory_inst|ram_memory~162_combout ;
wire \data_memory_inst|ram_memory~130_combout ;
wire \data_memory_inst|ram_memory~264_combout ;
wire \Mux29~0_combout ;
wire \reg_file_inst|regs[11][2]~feeder_combout ;
wire \reg_file_inst|regs[11][2]~q ;
wire \reg_file_inst|regs[8][2]~feeder_combout ;
wire \reg_file_inst|regs[8][2]~q ;
wire \reg_file_inst|regs[9][2]~feeder_combout ;
wire \reg_file_inst|regs[9][2]~q ;
wire \reg_file_inst|ReadData2[2]~27_combout ;
wire \reg_file_inst|regs[14][2]~q ;
wire \reg_file_inst|regs[13][2]~q ;
wire \reg_file_inst|regs[12][2]~q ;
wire \reg_file_inst|ReadData2[2]~28_combout ;
wire \reg_file_inst|regs[1][2]~q ;
wire \reg_file_inst|ReadData2[2]~29_combout ;
wire \reg_file_inst|ReadData2[2]~30_combout ;
wire \reg_file_inst|regs[31][2]~feeder_combout ;
wire \reg_file_inst|regs[31][2]~q ;
wire \reg_file_inst|ReadData2[2]~25_combout ;
wire \reg_file_inst|regs[17][2]~q ;
wire \reg_file_inst|regs[25][2]~q ;
wire \reg_file_inst|ReadData2[2]~23_combout ;
wire \reg_file_inst|regs[28][2]~q ;
wire \reg_file_inst|regs[24][2]~feeder_combout ;
wire \reg_file_inst|regs[24][2]~q ;
wire \reg_file_inst|regs[20][2]~q ;
wire \reg_file_inst|regs[16][2]~q ;
wire \reg_file_inst|ReadData2[2]~22_combout ;
wire \reg_file_inst|regs[18][2]~q ;
wire \reg_file_inst|regs[30][2]~q ;
wire \reg_file_inst|regs[22][2]~q ;
wire \reg_file_inst|regs[26][2]~q ;
wire \reg_file_inst|ReadData2[2]~24_combout ;
wire \reg_file_inst|ReadData2[2]~26_combout ;
wire \reg_file_inst|ReadData2[2]~31_combout ;
wire \reg_file_inst|ReadData1[2]~30_combout ;
wire \reg_file_inst|ReadData1[2]~28_combout ;
wire \reg_file_inst|ReadData1[2]~27_combout ;
wire \reg_file_inst|ReadData1[2]~29_combout ;
wire \reg_file_inst|ReadData1[2]~24_combout ;
wire \reg_file_inst|ReadData1[2]~23_combout ;
wire \reg_file_inst|ReadData1[2]~22_combout ;
wire \reg_file_inst|ReadData1[2]~25_combout ;
wire \reg_file_inst|ReadData1[2]~26_combout ;
wire \reg_file_inst|ReadData1[2]~31_combout ;
wire \alu_inst|Add0~6 ;
wire \alu_inst|Add0~9_sumout ;
wire \rtl~0_combout ;
wire \data_memory_inst|ram_memory~160_combout ;
wire \data_memory_inst|ram_memory~192_combout ;
wire \data_memory_inst|ram_memory~224_combout ;
wire \data_memory_inst|ram_memory~32_combout ;
wire \data_memory_inst|ram_memory~64_combout ;
wire \data_memory_inst|ram_memory~96_combout ;
wire \data_memory_inst|ram_memory~0_combout ;
wire \data_memory_inst|ram_memory~384_combout ;
wire \data_memory_inst|ram_memory~128_combout ;
wire \data_memory_inst|ram_memory~256_combout ;
wire \Mux31~0_combout ;
wire \reg_file_inst|regs[8][0]~q ;
wire \reg_file_inst|ReadData2[0]~5_combout ;
wire \reg_file_inst|ReadData2[0]~9_combout ;
wire \reg_file_inst|ReadData2[0]~8_combout ;
wire \reg_file_inst|ReadData2[0]~10_combout ;
wire \reg_file_inst|ReadData2[0]~3_combout ;
wire \reg_file_inst|ReadData2[0]~1_combout ;
wire \reg_file_inst|ReadData2[0]~2_combout ;
wire \reg_file_inst|ReadData2[0]~0_combout ;
wire \reg_file_inst|ReadData2[0]~4_combout ;
wire \reg_file_inst|ReadData2[0]~11_combout ;
wire \alu_inst|Add0~1_sumout ;
wire \reg_file_inst|regs[8][22]~q ;
wire \reg_file_inst|regs[9][22]~q ;
wire \reg_file_inst|regs[11][22]~q ;
wire \reg_file_inst|ReadData2[22]~222_combout ;
wire \reg_file_inst|regs[1][22]~q ;
wire \reg_file_inst|ReadData2[22]~224_combout ;
wire \reg_file_inst|regs[14][22]~q ;
wire \reg_file_inst|regs[12][22]~q ;
wire \reg_file_inst|regs[13][22]~q ;
wire \reg_file_inst|ReadData2[22]~223_combout ;
wire \reg_file_inst|ReadData2[22]~225_combout ;
wire \reg_file_inst|regs[28][22]~q ;
wire \reg_file_inst|regs[20][22]~q ;
wire \reg_file_inst|regs[24][22]~q ;
wire \reg_file_inst|regs[16][22]~q ;
wire \reg_file_inst|ReadData2[22]~226_combout ;
wire \reg_file_inst|regs[25][22]~q ;
wire \reg_file_inst|regs[17][22]~q ;
wire \reg_file_inst|ReadData2[22]~227_combout ;
wire \reg_file_inst|regs[18][22]~feeder_combout ;
wire \reg_file_inst|regs[18][22]~q ;
wire \reg_file_inst|regs[26][22]~q ;
wire \reg_file_inst|regs[30][22]~feeder_combout ;
wire \reg_file_inst|regs[30][22]~q ;
wire \reg_file_inst|regs[22][22]~feeder_combout ;
wire \reg_file_inst|regs[22][22]~q ;
wire \reg_file_inst|ReadData2[22]~228_combout ;
wire \reg_file_inst|ReadData2[22]~229_combout ;
wire \reg_file_inst|ReadData2[22]~230_combout ;
wire \reg_file_inst|ReadData2[22]~231_combout ;
wire \data_memory_inst|ram_memory~54_combout ;
wire \data_memory_inst|ram_memory~86_combout ;
wire \data_memory_inst|ram_memory~118_combout ;
wire \data_memory_inst|ram_memory~22_combout ;
wire \data_memory_inst|ram_memory~472_combout ;
wire \data_memory_inst|ram_memory~246_combout ;
wire \data_memory_inst|ram_memory~214_combout ;
wire \data_memory_inst|ram_memory~182_combout ;
wire \data_memory_inst|ram_memory~150_combout ;
wire \data_memory_inst|ram_memory~344_combout ;
wire \instruction_memory_inst|memoria_ROM~9_combout ;
wire \instruction_memory_inst|memoria_ROM~10_combout ;
wire \Add0~82 ;
wire \Add0~85_sumout ;
wire \PC_inst|PC~21_combout ;
wire \PC_adder_inst|Add0~22 ;
wire \PC_adder_inst|Add0~25_sumout ;
wire \instruction_memory_inst|memoria_ROM~6_combout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \PC_inst|PC~6_combout ;
wire \PC_adder_inst|Add0~26 ;
wire \PC_adder_inst|Add0~29_sumout ;
wire \instruction_memory_inst|memoria_ROM~7_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \instruction_memory_inst|memoria_ROM~8_combout ;
wire \PC_inst|PC~7_combout ;
wire \PC_adder_inst|Add0~30 ;
wire \PC_adder_inst|Add0~33_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \PC_inst|PC~8_combout ;
wire \PC_adder_inst|Add0~34 ;
wire \PC_adder_inst|Add0~38 ;
wire \PC_adder_inst|Add0~42 ;
wire \PC_adder_inst|Add0~46 ;
wire \PC_adder_inst|Add0~50 ;
wire \PC_adder_inst|Add0~54 ;
wire \PC_adder_inst|Add0~58 ;
wire \PC_adder_inst|Add0~62 ;
wire \PC_adder_inst|Add0~66 ;
wire \PC_adder_inst|Add0~70 ;
wire \PC_adder_inst|Add0~74 ;
wire \PC_adder_inst|Add0~78 ;
wire \PC_adder_inst|Add0~82 ;
wire \PC_adder_inst|Add0~85_sumout ;
wire \Add0~86 ;
wire \Add0~89_sumout ;
wire \PC_inst|PC~22_combout ;
wire \PC_adder_inst|Add0~86 ;
wire \PC_adder_inst|Add0~89_sumout ;
wire \Add0~90 ;
wire \Add0~93_sumout ;
wire \PC_inst|PC~23_combout ;
wire \PC_adder_inst|Add0~90 ;
wire \PC_adder_inst|Add0~93_sumout ;
wire \Add0~94 ;
wire \Add0~97_sumout ;
wire \PC_inst|PC~24_combout ;
wire \PC_adder_inst|Add0~94 ;
wire \PC_adder_inst|Add0~97_sumout ;
wire \Add0~98 ;
wire \Add0~101_sumout ;
wire \PC_inst|PC~25_combout ;
wire \PC_adder_inst|Add0~98 ;
wire \PC_adder_inst|Add0~101_sumout ;
wire \data_memory_inst|ram_memory~251_combout ;
wire \data_memory_inst|ram_memory~219_combout ;
wire \data_memory_inst|ram_memory~187_combout ;
wire \data_memory_inst|ram_memory~123_combout ;
wire \data_memory_inst|ram_memory~91_combout ;
wire \data_memory_inst|ram_memory~59_combout ;
wire \data_memory_inst|ram_memory~27_combout ;
wire \data_memory_inst|ram_memory~492_combout ;
wire \data_memory_inst|ram_memory~155_combout ;
wire \data_memory_inst|ram_memory~364_combout ;
wire \Mux4~0_combout ;
wire \reg_file_inst|regs[9][27]~q ;
wire \reg_file_inst|regs[11][27]~q ;
wire \reg_file_inst|regs[8][27]~q ;
wire \reg_file_inst|ReadData2[27]~272_combout ;
wire \reg_file_inst|regs[24][27]~q ;
wire \reg_file_inst|regs[20][27]~feeder_combout ;
wire \reg_file_inst|regs[20][27]~q ;
wire \reg_file_inst|regs[16][27]~q ;
wire \reg_file_inst|regs[28][27]~feeder_combout ;
wire \reg_file_inst|regs[28][27]~q ;
wire \reg_file_inst|ReadData2[27]~276_combout ;
wire \reg_file_inst|regs[22][27]~feeder_combout ;
wire \reg_file_inst|regs[22][27]~q ;
wire \reg_file_inst|regs[30][27]~feeder_combout ;
wire \reg_file_inst|regs[30][27]~q ;
wire \reg_file_inst|regs[26][27]~feeder_combout ;
wire \reg_file_inst|regs[26][27]~q ;
wire \reg_file_inst|regs[18][27]~feeder_combout ;
wire \reg_file_inst|regs[18][27]~q ;
wire \reg_file_inst|ReadData2[27]~278_combout ;
wire \reg_file_inst|regs[31][27]~q ;
wire \reg_file_inst|ReadData2[27]~279_combout ;
wire \reg_file_inst|regs[25][27]~q ;
wire \reg_file_inst|regs[17][27]~q ;
wire \reg_file_inst|ReadData2[27]~277_combout ;
wire \reg_file_inst|ReadData2[27]~280_combout ;
wire \reg_file_inst|regs[1][27]~q ;
wire \reg_file_inst|ReadData2[27]~274_combout ;
wire \reg_file_inst|regs[13][27]~q ;
wire \reg_file_inst|regs[14][27]~q ;
wire \reg_file_inst|regs[12][27]~q ;
wire \reg_file_inst|ReadData2[27]~273_combout ;
wire \reg_file_inst|ReadData2[27]~275_combout ;
wire \reg_file_inst|ReadData2[27]~281_combout ;
wire \reg_file_inst|ReadData1[27]~273_combout ;
wire \reg_file_inst|ReadData1[27]~274_combout ;
wire \reg_file_inst|ReadData1[27]~275_combout ;
wire \reg_file_inst|ReadData1[27]~272_combout ;
wire \reg_file_inst|ReadData1[27]~278_combout ;
wire \reg_file_inst|ReadData1[27]~276_combout ;
wire \reg_file_inst|ReadData1[27]~279_combout ;
wire \reg_file_inst|ReadData1[27]~277_combout ;
wire \reg_file_inst|ReadData1[27]~280_combout ;
wire \reg_file_inst|ReadData1[27]~281_combout ;
wire \data_memory_inst|ram_memory~186_combout ;
wire \data_memory_inst|ram_memory~218_combout ;
wire \data_memory_inst|ram_memory~122_combout ;
wire \data_memory_inst|ram_memory~90_combout ;
wire \data_memory_inst|ram_memory~58_combout ;
wire \data_memory_inst|ram_memory~26_combout ;
wire \data_memory_inst|ram_memory~488_combout ;
wire \data_memory_inst|ram_memory~250_combout ;
wire \data_memory_inst|ram_memory~154_combout ;
wire \data_memory_inst|ram_memory~360_combout ;
wire \reg_file_inst|regs[8][26]~q ;
wire \reg_file_inst|regs[9][26]~q ;
wire \reg_file_inst|ReadData1[26]~262_combout ;
wire \reg_file_inst|regs[20][26]~q ;
wire \reg_file_inst|regs[28][26]~feeder_combout ;
wire \reg_file_inst|regs[28][26]~q ;
wire \reg_file_inst|regs[16][26]~q ;
wire \reg_file_inst|regs[24][26]~feeder_combout ;
wire \reg_file_inst|regs[24][26]~q ;
wire \reg_file_inst|ReadData1[26]~266_combout ;
wire \reg_file_inst|regs[30][26]~feeder_combout ;
wire \reg_file_inst|regs[30][26]~q ;
wire \reg_file_inst|regs[22][26]~q ;
wire \reg_file_inst|regs[26][26]~q ;
wire \reg_file_inst|regs[18][26]~q ;
wire \reg_file_inst|ReadData1[26]~268_combout ;
wire \reg_file_inst|regs[25][26]~q ;
wire \reg_file_inst|regs[17][26]~q ;
wire \reg_file_inst|ReadData1[26]~267_combout ;
wire \reg_file_inst|regs[31][26]~q ;
wire \reg_file_inst|ReadData1[26]~269_combout ;
wire \reg_file_inst|ReadData1[26]~270_combout ;
wire \reg_file_inst|regs[14][26]~q ;
wire \reg_file_inst|regs[13][26]~q ;
wire \reg_file_inst|regs[12][26]~q ;
wire \reg_file_inst|ReadData1[26]~263_combout ;
wire \reg_file_inst|regs[1][26]~q ;
wire \reg_file_inst|ReadData1[26]~264_combout ;
wire \reg_file_inst|ReadData1[26]~265_combout ;
wire \reg_file_inst|ReadData1[26]~271_combout ;
wire \reg_file_inst|regs[31][25]~q ;
wire \reg_file_inst|ReadData2[25]~259_combout ;
wire \reg_file_inst|regs[28][25]~q ;
wire \reg_file_inst|regs[24][25]~feeder_combout ;
wire \reg_file_inst|regs[24][25]~q ;
wire \reg_file_inst|regs[16][25]~q ;
wire \reg_file_inst|ReadData2[25]~256_combout ;
wire \reg_file_inst|regs[26][25]~q ;
wire \reg_file_inst|regs[22][25]~q ;
wire \reg_file_inst|regs[18][25]~feeder_combout ;
wire \reg_file_inst|regs[18][25]~q ;
wire \reg_file_inst|regs[30][25]~feeder_combout ;
wire \reg_file_inst|regs[30][25]~q ;
wire \reg_file_inst|ReadData2[25]~258_combout ;
wire \reg_file_inst|regs[25][25]~q ;
wire \reg_file_inst|regs[17][25]~q ;
wire \reg_file_inst|ReadData2[25]~257_combout ;
wire \reg_file_inst|ReadData2[25]~260_combout ;
wire \reg_file_inst|regs[1][25]~q ;
wire \reg_file_inst|ReadData2[25]~254_combout ;
wire \reg_file_inst|regs[12][25]~feeder_combout ;
wire \reg_file_inst|regs[12][25]~q ;
wire \reg_file_inst|regs[13][25]~q ;
wire \reg_file_inst|regs[14][25]~q ;
wire \reg_file_inst|ReadData2[25]~253_combout ;
wire \reg_file_inst|ReadData2[25]~255_combout ;
wire \reg_file_inst|regs[9][25]~q ;
wire \reg_file_inst|regs[8][25]~q ;
wire \reg_file_inst|regs[11][25]~q ;
wire \reg_file_inst|ReadData2[25]~252_combout ;
wire \reg_file_inst|ReadData2[25]~261_combout ;
wire \data_memory_inst|ram_memory~185_combout ;
wire \data_memory_inst|ram_memory~217_combout ;
wire \data_memory_inst|ram_memory~121_combout ;
wire \data_memory_inst|ram_memory~89_combout ;
wire \data_memory_inst|ram_memory~57_combout ;
wire \data_memory_inst|ram_memory~25_combout ;
wire \data_memory_inst|ram_memory~484_combout ;
wire \data_memory_inst|ram_memory~249_combout ;
wire \data_memory_inst|ram_memory~153_combout ;
wire \data_memory_inst|ram_memory~356_combout ;
wire \reg_file_inst|regs[8][24]~q ;
wire \reg_file_inst|regs[11][24]~q ;
wire \reg_file_inst|regs[9][24]~q ;
wire \reg_file_inst|ReadData2[24]~242_combout ;
wire \reg_file_inst|regs[16][24]~q ;
wire \reg_file_inst|regs[24][24]~q ;
wire \reg_file_inst|regs[20][24]~q ;
wire \reg_file_inst|regs[28][24]~q ;
wire \reg_file_inst|ReadData2[24]~246_combout ;
wire \reg_file_inst|regs[18][24]~feeder_combout ;
wire \reg_file_inst|regs[18][24]~q ;
wire \reg_file_inst|regs[30][24]~feeder_combout ;
wire \reg_file_inst|regs[30][24]~q ;
wire \reg_file_inst|regs[22][24]~feeder_combout ;
wire \reg_file_inst|regs[22][24]~q ;
wire \reg_file_inst|ReadData2[24]~248_combout ;
wire \reg_file_inst|regs[17][24]~q ;
wire \reg_file_inst|regs[25][24]~q ;
wire \reg_file_inst|ReadData2[24]~247_combout ;
wire \reg_file_inst|regs[31][24]~q ;
wire \reg_file_inst|ReadData2[24]~249_combout ;
wire \reg_file_inst|ReadData2[24]~250_combout ;
wire \reg_file_inst|regs[1][24]~q ;
wire \reg_file_inst|ReadData2[24]~244_combout ;
wire \reg_file_inst|regs[13][24]~q ;
wire \reg_file_inst|regs[12][24]~q ;
wire \reg_file_inst|regs[14][24]~q ;
wire \reg_file_inst|ReadData2[24]~243_combout ;
wire \reg_file_inst|ReadData2[24]~245_combout ;
wire \reg_file_inst|ReadData2[24]~251_combout ;
wire \reg_file_inst|regs[26][23]~feeder_combout ;
wire \reg_file_inst|regs[26][23]~q ;
wire \reg_file_inst|regs[30][23]~feeder_combout ;
wire \reg_file_inst|regs[30][23]~q ;
wire \reg_file_inst|regs[22][23]~q ;
wire \reg_file_inst|regs[18][23]~feeder_combout ;
wire \reg_file_inst|regs[18][23]~q ;
wire \reg_file_inst|ReadData2[23]~238_combout ;
wire \reg_file_inst|regs[28][23]~q ;
wire \reg_file_inst|regs[16][23]~q ;
wire \reg_file_inst|regs[24][23]~q ;
wire \reg_file_inst|regs[20][23]~feeder_combout ;
wire \reg_file_inst|regs[20][23]~q ;
wire \reg_file_inst|ReadData2[23]~236_combout ;
wire \reg_file_inst|regs[25][23]~q ;
wire \reg_file_inst|regs[17][23]~q ;
wire \reg_file_inst|ReadData2[23]~237_combout ;
wire \reg_file_inst|regs[31][23]~q ;
wire \reg_file_inst|ReadData2[23]~239_combout ;
wire \reg_file_inst|ReadData2[23]~240_combout ;
wire \reg_file_inst|regs[8][23]~q ;
wire \reg_file_inst|regs[9][23]~feeder_combout ;
wire \reg_file_inst|regs[9][23]~q ;
wire \reg_file_inst|regs[11][23]~q ;
wire \reg_file_inst|ReadData2[23]~232_combout ;
wire \reg_file_inst|regs[1][23]~q ;
wire \reg_file_inst|ReadData2[23]~234_combout ;
wire \reg_file_inst|regs[13][23]~q ;
wire \reg_file_inst|regs[14][23]~q ;
wire \reg_file_inst|ReadData2[23]~233_combout ;
wire \reg_file_inst|ReadData2[23]~235_combout ;
wire \reg_file_inst|ReadData2[23]~241_combout ;
wire \reg_file_inst|regs[30][21]~q ;
wire \reg_file_inst|regs[22][21]~q ;
wire \reg_file_inst|regs[26][21]~q ;
wire \reg_file_inst|regs[18][21]~feeder_combout ;
wire \reg_file_inst|regs[18][21]~q ;
wire \reg_file_inst|ReadData1[21]~218_combout ;
wire \reg_file_inst|regs[17][21]~q ;
wire \reg_file_inst|regs[25][21]~feeder_combout ;
wire \reg_file_inst|regs[25][21]~q ;
wire \reg_file_inst|ReadData1[21]~217_combout ;
wire \reg_file_inst|regs[24][21]~feeder_combout ;
wire \reg_file_inst|regs[24][21]~q ;
wire \reg_file_inst|regs[16][21]~feeder_combout ;
wire \reg_file_inst|regs[16][21]~q ;
wire \reg_file_inst|regs[20][21]~q ;
wire \reg_file_inst|regs[28][21]~q ;
wire \reg_file_inst|ReadData1[21]~216_combout ;
wire \reg_file_inst|regs[31][21]~q ;
wire \reg_file_inst|ReadData1[21]~219_combout ;
wire \reg_file_inst|ReadData1[21]~220_combout ;
wire \reg_file_inst|regs[9][21]~q ;
wire \reg_file_inst|regs[11][21]~feeder_combout ;
wire \reg_file_inst|regs[11][21]~q ;
wire \reg_file_inst|ReadData1[21]~212_combout ;
wire \reg_file_inst|regs[1][21]~q ;
wire \reg_file_inst|ReadData1[21]~214_combout ;
wire \reg_file_inst|regs[14][21]~q ;
wire \reg_file_inst|regs[13][21]~q ;
wire \reg_file_inst|regs[12][21]~q ;
wire \reg_file_inst|ReadData1[21]~213_combout ;
wire \reg_file_inst|ReadData1[21]~215_combout ;
wire \reg_file_inst|ReadData1[21]~221_combout ;
wire \reg_file_inst|regs[31][20]~q ;
wire \reg_file_inst|ReadData2[20]~209_combout ;
wire \reg_file_inst|regs[30][20]~q ;
wire \reg_file_inst|regs[18][20]~q ;
wire \reg_file_inst|regs[26][20]~feeder_combout ;
wire \reg_file_inst|regs[26][20]~q ;
wire \reg_file_inst|regs[22][20]~feeder_combout ;
wire \reg_file_inst|regs[22][20]~q ;
wire \reg_file_inst|ReadData2[20]~208_combout ;
wire \reg_file_inst|regs[25][20]~q ;
wire \reg_file_inst|regs[17][20]~q ;
wire \reg_file_inst|ReadData2[20]~207_combout ;
wire \reg_file_inst|regs[24][20]~q ;
wire \reg_file_inst|regs[16][20]~q ;
wire \reg_file_inst|regs[28][20]~q ;
wire \reg_file_inst|regs[20][20]~q ;
wire \reg_file_inst|ReadData2[20]~206_combout ;
wire \reg_file_inst|ReadData2[20]~210_combout ;
wire \reg_file_inst|regs[11][20]~q ;
wire \reg_file_inst|regs[8][20]~q ;
wire \reg_file_inst|regs[9][20]~q ;
wire \reg_file_inst|ReadData2[20]~202_combout ;
wire \reg_file_inst|regs[14][20]~q ;
wire \reg_file_inst|regs[13][20]~q ;
wire \reg_file_inst|regs[12][20]~q ;
wire \reg_file_inst|ReadData2[20]~203_combout ;
wire \reg_file_inst|ReadData2[20]~204_combout ;
wire \reg_file_inst|ReadData2[20]~205_combout ;
wire \reg_file_inst|ReadData2[20]~211_combout ;
wire \reg_file_inst|regs[12][19]~q ;
wire \reg_file_inst|regs[14][19]~q ;
wire \reg_file_inst|regs[13][19]~q ;
wire \reg_file_inst|ReadData2[19]~192_combout ;
wire \reg_file_inst|regs[1][19]~q ;
wire \reg_file_inst|ReadData2[19]~193_combout ;
wire \reg_file_inst|ReadData2[19]~194_combout ;
wire \reg_file_inst|regs[18][19]~feeder_combout ;
wire \reg_file_inst|regs[18][19]~q ;
wire \reg_file_inst|regs[30][19]~feeder_combout ;
wire \reg_file_inst|regs[30][19]~q ;
wire \reg_file_inst|regs[22][19]~q ;
wire \reg_file_inst|regs[26][19]~q ;
wire \reg_file_inst|ReadData2[19]~197_combout ;
wire \reg_file_inst|regs[17][19]~feeder_combout ;
wire \reg_file_inst|regs[17][19]~q ;
wire \reg_file_inst|regs[25][19]~q ;
wire \reg_file_inst|ReadData2[19]~196_combout ;
wire \reg_file_inst|regs[31][19]~q ;
wire \reg_file_inst|ReadData2[19]~198_combout ;
wire \reg_file_inst|regs[20][19]~q ;
wire \reg_file_inst|regs[16][19]~q ;
wire \reg_file_inst|regs[24][19]~q ;
wire \reg_file_inst|regs[28][19]~q ;
wire \reg_file_inst|ReadData2[19]~195_combout ;
wire \reg_file_inst|ReadData2[19]~199_combout ;
wire \reg_file_inst|regs[8][19]~q ;
wire \reg_file_inst|regs[9][19]~q ;
wire \reg_file_inst|ReadData2[19]~200_combout ;
wire \reg_file_inst|ReadData2[19]~201_combout ;
wire \data_memory_inst|ram_memory~243_combout ;
wire \data_memory_inst|ram_memory~211_combout ;
wire \data_memory_inst|ram_memory~51_combout ;
wire \data_memory_inst|ram_memory~83_combout ;
wire \data_memory_inst|ram_memory~115_combout ;
wire \data_memory_inst|ram_memory~19_combout ;
wire \data_memory_inst|ram_memory~460_combout ;
wire \data_memory_inst|ram_memory~179_combout ;
wire \data_memory_inst|ram_memory~147_combout ;
wire \data_memory_inst|ram_memory~332_combout ;
wire \reg_file_inst|regs[28][18]~q ;
wire \reg_file_inst|regs[20][18]~q ;
wire \reg_file_inst|regs[16][18]~q ;
wire \reg_file_inst|ReadData2[18]~185_combout ;
wire \reg_file_inst|regs[25][18]~feeder_combout ;
wire \reg_file_inst|regs[25][18]~q ;
wire \reg_file_inst|regs[17][18]~feeder_combout ;
wire \reg_file_inst|regs[17][18]~q ;
wire \reg_file_inst|ReadData2[18]~186_combout ;
wire \reg_file_inst|regs[30][18]~q ;
wire \reg_file_inst|regs[26][18]~feeder_combout ;
wire \reg_file_inst|regs[26][18]~q ;
wire \reg_file_inst|regs[18][18]~feeder_combout ;
wire \reg_file_inst|regs[18][18]~q ;
wire \reg_file_inst|regs[22][18]~feeder_combout ;
wire \reg_file_inst|regs[22][18]~q ;
wire \reg_file_inst|ReadData2[18]~187_combout ;
wire \reg_file_inst|regs[31][18]~q ;
wire \reg_file_inst|ReadData2[18]~188_combout ;
wire \reg_file_inst|ReadData2[18]~189_combout ;
wire \reg_file_inst|regs[9][18]~q ;
wire \reg_file_inst|regs[11][18]~q ;
wire \reg_file_inst|regs[8][18]~q ;
wire \reg_file_inst|ReadData2[18]~190_combout ;
wire \reg_file_inst|regs[13][18]~q ;
wire \reg_file_inst|regs[14][18]~q ;
wire \reg_file_inst|regs[12][18]~q ;
wire \reg_file_inst|ReadData2[18]~182_combout ;
wire \reg_file_inst|regs[1][18]~q ;
wire \reg_file_inst|ReadData2[18]~183_combout ;
wire \reg_file_inst|ReadData2[18]~184_combout ;
wire \reg_file_inst|ReadData2[18]~191_combout ;
wire \reg_file_inst|regs[8][17]~feeder_combout ;
wire \reg_file_inst|regs[8][17]~q ;
wire \reg_file_inst|regs[9][17]~feeder_combout ;
wire \reg_file_inst|regs[9][17]~q ;
wire \reg_file_inst|ReadData1[17]~180_combout ;
wire \reg_file_inst|regs[13][17]~q ;
wire \reg_file_inst|regs[14][17]~feeder_combout ;
wire \reg_file_inst|regs[14][17]~q ;
wire \reg_file_inst|regs[12][17]~q ;
wire \reg_file_inst|ReadData1[17]~172_combout ;
wire \reg_file_inst|regs[1][17]~q ;
wire \reg_file_inst|ReadData1[17]~173_combout ;
wire \reg_file_inst|ReadData1[17]~174_combout ;
wire \reg_file_inst|regs[30][17]~q ;
wire \reg_file_inst|regs[26][17]~q ;
wire \reg_file_inst|regs[22][17]~feeder_combout ;
wire \reg_file_inst|regs[22][17]~q ;
wire \reg_file_inst|regs[18][17]~q ;
wire \reg_file_inst|ReadData1[17]~177_combout ;
wire \reg_file_inst|regs[31][17]~q ;
wire \reg_file_inst|ReadData1[17]~178_combout ;
wire \reg_file_inst|regs[24][17]~q ;
wire \reg_file_inst|regs[28][17]~q ;
wire \reg_file_inst|regs[16][17]~feeder_combout ;
wire \reg_file_inst|regs[16][17]~q ;
wire \reg_file_inst|regs[20][17]~q ;
wire \reg_file_inst|ReadData1[17]~175_combout ;
wire \reg_file_inst|regs[25][17]~q ;
wire \reg_file_inst|regs[17][17]~q ;
wire \reg_file_inst|ReadData1[17]~176_combout ;
wire \reg_file_inst|ReadData1[17]~179_combout ;
wire \reg_file_inst|ReadData1[17]~181_combout ;
wire \reg_file_inst|regs[1][16]~q ;
wire \reg_file_inst|ReadData2[16]~163_combout ;
wire \reg_file_inst|regs[12][16]~q ;
wire \reg_file_inst|regs[14][16]~q ;
wire \reg_file_inst|regs[13][16]~q ;
wire \reg_file_inst|ReadData2[16]~162_combout ;
wire \reg_file_inst|ReadData2[16]~164_combout ;
wire \reg_file_inst|regs[11][16]~q ;
wire \reg_file_inst|regs[9][16]~q ;
wire \reg_file_inst|regs[8][16]~q ;
wire \reg_file_inst|ReadData2[16]~170_combout ;
wire \reg_file_inst|regs[30][16]~q ;
wire \reg_file_inst|regs[26][16]~q ;
wire \reg_file_inst|regs[22][16]~q ;
wire \reg_file_inst|regs[18][16]~q ;
wire \reg_file_inst|ReadData2[16]~167_combout ;
wire \reg_file_inst|regs[17][16]~q ;
wire \reg_file_inst|regs[25][16]~q ;
wire \reg_file_inst|ReadData2[16]~166_combout ;
wire \reg_file_inst|regs[20][16]~q ;
wire \reg_file_inst|regs[16][16]~feeder_combout ;
wire \reg_file_inst|regs[16][16]~q ;
wire \reg_file_inst|regs[28][16]~feeder_combout ;
wire \reg_file_inst|regs[28][16]~q ;
wire \reg_file_inst|ReadData2[16]~165_combout ;
wire \reg_file_inst|regs[31][16]~q ;
wire \reg_file_inst|ReadData2[16]~168_combout ;
wire \reg_file_inst|ReadData2[16]~169_combout ;
wire \reg_file_inst|ReadData2[16]~171_combout ;
wire \reg_file_inst|regs[8][15]~q ;
wire \reg_file_inst|regs[9][15]~q ;
wire \reg_file_inst|regs[11][15]~q ;
wire \reg_file_inst|ReadData1[15]~160_combout ;
wire \reg_file_inst|ReadData1[15]~153_combout ;
wire \reg_file_inst|regs[14][15]~q ;
wire \reg_file_inst|regs[13][15]~q ;
wire \reg_file_inst|regs[12][15]~q ;
wire \reg_file_inst|ReadData1[15]~152_combout ;
wire \reg_file_inst|ReadData1[15]~154_combout ;
wire \reg_file_inst|regs[22][15]~q ;
wire \reg_file_inst|regs[26][15]~q ;
wire \reg_file_inst|regs[30][15]~q ;
wire \reg_file_inst|regs[18][15]~q ;
wire \reg_file_inst|ReadData1[15]~157_combout ;
wire \reg_file_inst|regs[31][15]~q ;
wire \reg_file_inst|ReadData1[15]~158_combout ;
wire \reg_file_inst|regs[20][15]~q ;
wire \reg_file_inst|regs[24][15]~q ;
wire \reg_file_inst|regs[16][15]~q ;
wire \reg_file_inst|regs[28][15]~q ;
wire \reg_file_inst|ReadData1[15]~155_combout ;
wire \reg_file_inst|regs[17][15]~q ;
wire \reg_file_inst|regs[25][15]~q ;
wire \reg_file_inst|ReadData1[15]~156_combout ;
wire \reg_file_inst|ReadData1[15]~159_combout ;
wire \reg_file_inst|ReadData1[15]~161_combout ;
wire \reg_file_inst|regs[8][14]~q ;
wire \reg_file_inst|regs[9][14]~q ;
wire \reg_file_inst|ReadData1[14]~150_combout ;
wire \reg_file_inst|regs[18][14]~q ;
wire \reg_file_inst|regs[26][14]~q ;
wire \reg_file_inst|regs[30][14]~q ;
wire \reg_file_inst|regs[22][14]~q ;
wire \reg_file_inst|ReadData1[14]~147_combout ;
wire \reg_file_inst|regs[16][14]~q ;
wire \reg_file_inst|regs[20][14]~feeder_combout ;
wire \reg_file_inst|regs[20][14]~q ;
wire \reg_file_inst|regs[28][14]~q ;
wire \reg_file_inst|regs[24][14]~q ;
wire \reg_file_inst|ReadData1[14]~145_combout ;
wire \reg_file_inst|regs[31][14]~q ;
wire \reg_file_inst|ReadData1[14]~148_combout ;
wire \reg_file_inst|regs[17][14]~q ;
wire \reg_file_inst|regs[25][14]~q ;
wire \reg_file_inst|ReadData1[14]~146_combout ;
wire \reg_file_inst|ReadData1[14]~149_combout ;
wire \reg_file_inst|regs[12][14]~q ;
wire \reg_file_inst|regs[13][14]~q ;
wire \reg_file_inst|regs[14][14]~q ;
wire \reg_file_inst|ReadData1[14]~142_combout ;
wire \reg_file_inst|regs[1][14]~feeder_combout ;
wire \reg_file_inst|regs[1][14]~q ;
wire \reg_file_inst|ReadData1[14]~143_combout ;
wire \reg_file_inst|ReadData1[14]~144_combout ;
wire \reg_file_inst|ReadData1[14]~151_combout ;
wire \reg_file_inst|regs[8][13]~q ;
wire \reg_file_inst|regs[9][13]~q ;
wire \reg_file_inst|regs[11][13]~q ;
wire \reg_file_inst|ReadData1[13]~140_combout ;
wire \reg_file_inst|regs[31][13]~q ;
wire \reg_file_inst|ReadData1[13]~138_combout ;
wire \reg_file_inst|regs[26][13]~q ;
wire \reg_file_inst|regs[18][13]~q ;
wire \reg_file_inst|regs[22][13]~q ;
wire \reg_file_inst|regs[30][13]~q ;
wire \reg_file_inst|ReadData1[13]~137_combout ;
wire \reg_file_inst|regs[25][13]~q ;
wire \reg_file_inst|ReadData1[13]~136_combout ;
wire \reg_file_inst|regs[24][13]~q ;
wire \reg_file_inst|regs[20][13]~q ;
wire \reg_file_inst|regs[28][13]~q ;
wire \reg_file_inst|regs[16][13]~q ;
wire \reg_file_inst|ReadData1[13]~135_combout ;
wire \reg_file_inst|ReadData1[13]~139_combout ;
wire \reg_file_inst|regs[1][13]~q ;
wire \reg_file_inst|ReadData1[13]~133_combout ;
wire \reg_file_inst|regs[13][13]~q ;
wire \reg_file_inst|regs[14][13]~q ;
wire \reg_file_inst|regs[12][13]~q ;
wire \reg_file_inst|ReadData1[13]~132_combout ;
wire \reg_file_inst|ReadData1[13]~134_combout ;
wire \reg_file_inst|ReadData1[13]~141_combout ;
wire \data_memory_inst|ram_memory~172_combout ;
wire \data_memory_inst|ram_memory~108_combout ;
wire \data_memory_inst|ram_memory~76_combout ;
wire \data_memory_inst|ram_memory~44_combout ;
wire \data_memory_inst|ram_memory~12_combout ;
wire \data_memory_inst|ram_memory~432_combout ;
wire \data_memory_inst|ram_memory~204_combout ;
wire \data_memory_inst|ram_memory~236_combout ;
wire \data_memory_inst|ram_memory~140_combout ;
wire \data_memory_inst|ram_memory~304_combout ;
wire \reg_file_inst|regs[13][12]~q ;
wire \reg_file_inst|regs[12][12]~q ;
wire \reg_file_inst|regs[14][12]~q ;
wire \reg_file_inst|ReadData1[12]~127_combout ;
wire \reg_file_inst|regs[1][12]~feeder_combout ;
wire \reg_file_inst|regs[1][12]~q ;
wire \reg_file_inst|ReadData1[12]~128_combout ;
wire \reg_file_inst|ReadData1[12]~129_combout ;
wire \reg_file_inst|ReadData1[12]~125_combout ;
wire \reg_file_inst|regs[20][12]~feeder_combout ;
wire \reg_file_inst|regs[20][12]~q ;
wire \reg_file_inst|regs[24][12]~q ;
wire \reg_file_inst|regs[16][12]~q ;
wire \reg_file_inst|regs[28][12]~q ;
wire \reg_file_inst|ReadData1[12]~122_combout ;
wire \reg_file_inst|regs[22][12]~q ;
wire \reg_file_inst|regs[18][12]~q ;
wire \reg_file_inst|regs[30][12]~q ;
wire \reg_file_inst|regs[26][12]~q ;
wire \reg_file_inst|ReadData1[12]~124_combout ;
wire \reg_file_inst|regs[25][12]~q ;
wire \reg_file_inst|regs[17][12]~q ;
wire \reg_file_inst|ReadData1[12]~123_combout ;
wire \reg_file_inst|ReadData1[12]~126_combout ;
wire \reg_file_inst|regs[9][12]~feeder_combout ;
wire \reg_file_inst|regs[9][12]~q ;
wire \reg_file_inst|regs[11][12]~q ;
wire \reg_file_inst|regs[8][12]~feeder_combout ;
wire \reg_file_inst|regs[8][12]~q ;
wire \reg_file_inst|ReadData1[12]~130_combout ;
wire \reg_file_inst|ReadData1[12]~131_combout ;
wire \reg_file_inst|regs[31][11]~q ;
wire \reg_file_inst|ReadData1[11]~115_combout ;
wire \reg_file_inst|regs[25][11]~q ;
wire \reg_file_inst|regs[17][11]~q ;
wire \reg_file_inst|ReadData1[11]~113_combout ;
wire \reg_file_inst|regs[16][11]~q ;
wire \reg_file_inst|regs[24][11]~feeder_combout ;
wire \reg_file_inst|regs[24][11]~q ;
wire \reg_file_inst|regs[28][11]~feeder_combout ;
wire \reg_file_inst|regs[28][11]~q ;
wire \reg_file_inst|regs[20][11]~q ;
wire \reg_file_inst|ReadData1[11]~112_combout ;
wire \reg_file_inst|regs[30][11]~q ;
wire \reg_file_inst|regs[18][11]~q ;
wire \reg_file_inst|regs[26][11]~q ;
wire \reg_file_inst|regs[22][11]~q ;
wire \reg_file_inst|ReadData1[11]~114_combout ;
wire \reg_file_inst|ReadData1[11]~116_combout ;
wire \reg_file_inst|regs[1][11]~q ;
wire \reg_file_inst|ReadData1[11]~118_combout ;
wire \reg_file_inst|regs[14][11]~q ;
wire \reg_file_inst|regs[13][11]~feeder_combout ;
wire \reg_file_inst|regs[13][11]~q ;
wire \reg_file_inst|regs[12][11]~feeder_combout ;
wire \reg_file_inst|regs[12][11]~q ;
wire \reg_file_inst|ReadData1[11]~117_combout ;
wire \reg_file_inst|ReadData1[11]~119_combout ;
wire \reg_file_inst|regs[9][11]~q ;
wire \reg_file_inst|regs[8][11]~q ;
wire \reg_file_inst|ReadData1[11]~120_combout ;
wire \reg_file_inst|ReadData1[11]~121_combout ;
wire \reg_file_inst|regs[9][10]~q ;
wire \reg_file_inst|regs[11][10]~q ;
wire \reg_file_inst|regs[8][10]~q ;
wire \reg_file_inst|ReadData2[10]~110_combout ;
wire \reg_file_inst|regs[14][10]~q ;
wire \reg_file_inst|regs[12][10]~q ;
wire \reg_file_inst|regs[13][10]~q ;
wire \reg_file_inst|ReadData2[10]~107_combout ;
wire \reg_file_inst|regs[1][10]~q ;
wire \reg_file_inst|ReadData2[10]~108_combout ;
wire \reg_file_inst|ReadData2[10]~109_combout ;
wire \reg_file_inst|regs[17][10]~q ;
wire \reg_file_inst|regs[25][10]~q ;
wire \reg_file_inst|ReadData2[10]~103_combout ;
wire \reg_file_inst|regs[16][10]~q ;
wire \reg_file_inst|regs[24][10]~q ;
wire \reg_file_inst|regs[20][10]~q ;
wire \reg_file_inst|regs[28][10]~q ;
wire \reg_file_inst|ReadData2[10]~102_combout ;
wire \reg_file_inst|regs[26][10]~feeder_combout ;
wire \reg_file_inst|regs[26][10]~q ;
wire \reg_file_inst|regs[22][10]~q ;
wire \reg_file_inst|regs[18][10]~q ;
wire \reg_file_inst|regs[30][10]~q ;
wire \reg_file_inst|ReadData2[10]~104_combout ;
wire \reg_file_inst|ReadData2[10]~105_combout ;
wire \reg_file_inst|ReadData2[10]~106_combout ;
wire \reg_file_inst|ReadData2[10]~111_combout ;
wire \data_memory_inst|ram_memory~106_combout ;
wire \data_memory_inst|ram_memory~74_combout ;
wire \data_memory_inst|ram_memory~42_combout ;
wire \data_memory_inst|ram_memory~10_combout ;
wire \data_memory_inst|ram_memory~424_combout ;
wire \data_memory_inst|ram_memory~170_combout ;
wire \data_memory_inst|ram_memory~202_combout ;
wire \data_memory_inst|ram_memory~234_combout ;
wire \data_memory_inst|ram_memory~138_combout ;
wire \data_memory_inst|ram_memory~296_combout ;
wire \control_unit_inst|ALUSrc~combout ;
wire \reg_file_inst|regs[9][9]~q ;
wire \reg_file_inst|regs[11][9]~q ;
wire \reg_file_inst|ReadData1[9]~100_combout ;
wire \reg_file_inst|regs[31][9]~q ;
wire \reg_file_inst|ReadData1[9]~95_combout ;
wire \reg_file_inst|regs[25][9]~q ;
wire \reg_file_inst|regs[17][9]~q ;
wire \reg_file_inst|ReadData1[9]~93_combout ;
wire \reg_file_inst|regs[18][9]~q ;
wire \reg_file_inst|regs[22][9]~feeder_combout ;
wire \reg_file_inst|regs[22][9]~q ;
wire \reg_file_inst|regs[26][9]~q ;
wire \reg_file_inst|regs[30][9]~q ;
wire \reg_file_inst|ReadData1[9]~94_combout ;
wire \reg_file_inst|regs[20][9]~q ;
wire \reg_file_inst|regs[16][9]~feeder_combout ;
wire \reg_file_inst|regs[16][9]~q ;
wire \reg_file_inst|regs[28][9]~q ;
wire \reg_file_inst|regs[24][9]~feeder_combout ;
wire \reg_file_inst|regs[24][9]~q ;
wire \reg_file_inst|ReadData1[9]~92_combout ;
wire \reg_file_inst|ReadData1[9]~96_combout ;
wire \reg_file_inst|regs[1][9]~q ;
wire \reg_file_inst|ReadData1[9]~98_combout ;
wire \reg_file_inst|regs[14][9]~q ;
wire \reg_file_inst|regs[13][9]~q ;
wire \reg_file_inst|regs[12][9]~q ;
wire \reg_file_inst|ReadData1[9]~97_combout ;
wire \reg_file_inst|ReadData1[9]~99_combout ;
wire \reg_file_inst|ReadData1[9]~101_combout ;
wire \reg_file_inst|regs[1][8]~q ;
wire \reg_file_inst|ReadData1[8]~88_combout ;
wire \reg_file_inst|regs[12][8]~q ;
wire \reg_file_inst|regs[14][8]~q ;
wire \reg_file_inst|regs[13][8]~q ;
wire \reg_file_inst|ReadData1[8]~87_combout ;
wire \reg_file_inst|ReadData1[8]~89_combout ;
wire \reg_file_inst|regs[31][8]~feeder_combout ;
wire \reg_file_inst|regs[31][8]~q ;
wire \reg_file_inst|ReadData1[8]~85_combout ;
wire \reg_file_inst|regs[30][8]~q ;
wire \reg_file_inst|regs[26][8]~q ;
wire \reg_file_inst|regs[22][8]~feeder_combout ;
wire \reg_file_inst|regs[22][8]~q ;
wire \reg_file_inst|regs[18][8]~feeder_combout ;
wire \reg_file_inst|regs[18][8]~q ;
wire \reg_file_inst|ReadData1[8]~84_combout ;
wire \reg_file_inst|regs[24][8]~q ;
wire \reg_file_inst|regs[20][8]~q ;
wire \reg_file_inst|regs[28][8]~q ;
wire \reg_file_inst|regs[16][8]~q ;
wire \reg_file_inst|ReadData1[8]~82_combout ;
wire \reg_file_inst|regs[17][8]~q ;
wire \reg_file_inst|regs[25][8]~q ;
wire \reg_file_inst|ReadData1[8]~83_combout ;
wire \reg_file_inst|ReadData1[8]~86_combout ;
wire \reg_file_inst|regs[11][8]~q ;
wire \reg_file_inst|regs[9][8]~q ;
wire \reg_file_inst|ReadData1[8]~90_combout ;
wire \reg_file_inst|ReadData1[8]~91_combout ;
wire \reg_file_inst|regs[1][7]~feeder_combout ;
wire \reg_file_inst|regs[1][7]~q ;
wire \reg_file_inst|ReadData1[7]~78_combout ;
wire \reg_file_inst|regs[14][7]~q ;
wire \reg_file_inst|regs[13][7]~q ;
wire \reg_file_inst|regs[12][7]~q ;
wire \reg_file_inst|ReadData1[7]~77_combout ;
wire \reg_file_inst|ReadData1[7]~79_combout ;
wire \reg_file_inst|regs[28][7]~q ;
wire \reg_file_inst|regs[24][7]~q ;
wire \reg_file_inst|regs[20][7]~q ;
wire \reg_file_inst|regs[16][7]~q ;
wire \reg_file_inst|ReadData1[7]~72_combout ;
wire \reg_file_inst|regs[25][7]~q ;
wire \reg_file_inst|ReadData1[7]~73_combout ;
wire \reg_file_inst|regs[31][7]~q ;
wire \reg_file_inst|ReadData1[7]~75_combout ;
wire \reg_file_inst|regs[18][7]~q ;
wire \reg_file_inst|regs[30][7]~q ;
wire \reg_file_inst|regs[22][7]~q ;
wire \reg_file_inst|regs[26][7]~q ;
wire \reg_file_inst|ReadData1[7]~74_combout ;
wire \reg_file_inst|ReadData1[7]~76_combout ;
wire \reg_file_inst|regs[9][7]~q ;
wire \reg_file_inst|regs[8][7]~q ;
wire \reg_file_inst|regs[11][7]~q ;
wire \reg_file_inst|ReadData1[7]~80_combout ;
wire \reg_file_inst|ReadData1[7]~81_combout ;
wire \reg_file_inst|regs[20][6]~q ;
wire \reg_file_inst|regs[16][6]~feeder_combout ;
wire \reg_file_inst|regs[16][6]~q ;
wire \reg_file_inst|regs[28][6]~q ;
wire \reg_file_inst|regs[24][6]~q ;
wire \reg_file_inst|ReadData1[6]~62_combout ;
wire \reg_file_inst|regs[17][6]~q ;
wire \reg_file_inst|regs[25][6]~q ;
wire \reg_file_inst|ReadData1[6]~63_combout ;
wire \reg_file_inst|regs[31][6]~q ;
wire \reg_file_inst|ReadData1[6]~65_combout ;
wire \reg_file_inst|regs[22][6]~feeder_combout ;
wire \reg_file_inst|regs[22][6]~q ;
wire \reg_file_inst|regs[26][6]~q ;
wire \reg_file_inst|regs[18][6]~feeder_combout ;
wire \reg_file_inst|regs[18][6]~q ;
wire \reg_file_inst|regs[30][6]~q ;
wire \reg_file_inst|ReadData1[6]~64_combout ;
wire \reg_file_inst|ReadData1[6]~66_combout ;
wire \reg_file_inst|regs[11][6]~q ;
wire \reg_file_inst|regs[9][6]~q ;
wire \reg_file_inst|regs[8][6]~feeder_combout ;
wire \reg_file_inst|regs[8][6]~q ;
wire \reg_file_inst|ReadData1[6]~70_combout ;
wire \reg_file_inst|regs[1][6]~q ;
wire \reg_file_inst|ReadData1[6]~68_combout ;
wire \reg_file_inst|regs[13][6]~q ;
wire \reg_file_inst|regs[12][6]~q ;
wire \reg_file_inst|ReadData1[6]~67_combout ;
wire \reg_file_inst|ReadData1[6]~69_combout ;
wire \reg_file_inst|ReadData1[6]~71_combout ;
wire \reg_file_inst|regs[8][5]~q ;
wire \reg_file_inst|regs[9][5]~q ;
wire \reg_file_inst|regs[11][5]~feeder_combout ;
wire \reg_file_inst|regs[11][5]~q ;
wire \reg_file_inst|ReadData1[5]~60_combout ;
wire \reg_file_inst|ReadData1[5]~58_combout ;
wire \reg_file_inst|regs[12][5]~q ;
wire \reg_file_inst|regs[13][5]~q ;
wire \reg_file_inst|regs[14][5]~q ;
wire \reg_file_inst|ReadData1[5]~57_combout ;
wire \reg_file_inst|ReadData1[5]~59_combout ;
wire \reg_file_inst|regs[31][5]~q ;
wire \reg_file_inst|ReadData1[5]~55_combout ;
wire \reg_file_inst|regs[25][5]~q ;
wire \reg_file_inst|regs[17][5]~q ;
wire \reg_file_inst|ReadData1[5]~53_combout ;
wire \reg_file_inst|regs[24][5]~q ;
wire \reg_file_inst|regs[20][5]~q ;
wire \reg_file_inst|regs[16][5]~feeder_combout ;
wire \reg_file_inst|regs[16][5]~q ;
wire \reg_file_inst|regs[28][5]~q ;
wire \reg_file_inst|ReadData1[5]~52_combout ;
wire \reg_file_inst|regs[18][5]~q ;
wire \reg_file_inst|regs[30][5]~q ;
wire \reg_file_inst|regs[26][5]~q ;
wire \reg_file_inst|regs[22][5]~q ;
wire \reg_file_inst|ReadData1[5]~54_combout ;
wire \reg_file_inst|ReadData1[5]~56_combout ;
wire \reg_file_inst|ReadData1[5]~61_combout ;
wire \reg_file_inst|regs[1][4]~q ;
wire \reg_file_inst|ReadData1[4]~48_combout ;
wire \reg_file_inst|regs[13][4]~q ;
wire \reg_file_inst|regs[12][4]~q ;
wire \reg_file_inst|regs[14][4]~q ;
wire \reg_file_inst|ReadData1[4]~47_combout ;
wire \reg_file_inst|ReadData1[4]~49_combout ;
wire \reg_file_inst|regs[11][4]~q ;
wire \reg_file_inst|regs[9][4]~q ;
wire \reg_file_inst|ReadData1[4]~50_combout ;
wire \reg_file_inst|regs[18][4]~q ;
wire \reg_file_inst|regs[26][4]~q ;
wire \reg_file_inst|regs[30][4]~q ;
wire \reg_file_inst|regs[22][4]~q ;
wire \reg_file_inst|ReadData1[4]~44_combout ;
wire \reg_file_inst|regs[28][4]~q ;
wire \reg_file_inst|regs[24][4]~q ;
wire \reg_file_inst|regs[20][4]~q ;
wire \reg_file_inst|regs[16][4]~q ;
wire \reg_file_inst|ReadData1[4]~42_combout ;
wire \reg_file_inst|regs[31][4]~q ;
wire \reg_file_inst|ReadData1[4]~45_combout ;
wire \reg_file_inst|regs[25][4]~q ;
wire \reg_file_inst|regs[17][4]~q ;
wire \reg_file_inst|ReadData1[4]~43_combout ;
wire \reg_file_inst|ReadData1[4]~46_combout ;
wire \reg_file_inst|ReadData1[4]~51_combout ;
wire \reg_file_inst|regs[13][3]~q ;
wire \reg_file_inst|regs[14][3]~q ;
wire \reg_file_inst|ReadData1[3]~37_combout ;
wire \reg_file_inst|regs[1][3]~q ;
wire \reg_file_inst|ReadData1[3]~38_combout ;
wire \reg_file_inst|ReadData1[3]~39_combout ;
wire \reg_file_inst|regs[8][3]~feeder_combout ;
wire \reg_file_inst|regs[8][3]~q ;
wire \reg_file_inst|regs[11][3]~q ;
wire \reg_file_inst|regs[9][3]~q ;
wire \reg_file_inst|ReadData1[3]~40_combout ;
wire \reg_file_inst|regs[17][3]~q ;
wire \reg_file_inst|regs[25][3]~q ;
wire \reg_file_inst|ReadData1[3]~33_combout ;
wire \reg_file_inst|regs[31][3]~q ;
wire \reg_file_inst|ReadData1[3]~35_combout ;
wire \reg_file_inst|regs[24][3]~q ;
wire \reg_file_inst|regs[28][3]~q ;
wire \reg_file_inst|regs[16][3]~feeder_combout ;
wire \reg_file_inst|regs[16][3]~q ;
wire \reg_file_inst|regs[20][3]~q ;
wire \reg_file_inst|ReadData1[3]~32_combout ;
wire \reg_file_inst|regs[18][3]~feeder_combout ;
wire \reg_file_inst|regs[18][3]~q ;
wire \reg_file_inst|regs[22][3]~feeder_combout ;
wire \reg_file_inst|regs[22][3]~q ;
wire \reg_file_inst|regs[26][3]~q ;
wire \reg_file_inst|regs[30][3]~q ;
wire \reg_file_inst|ReadData1[3]~34_combout ;
wire \reg_file_inst|ReadData1[3]~36_combout ;
wire \reg_file_inst|ReadData1[3]~41_combout ;
wire \alu_inst|Add0~10 ;
wire \alu_inst|Add0~13_sumout ;
wire \data_memory_inst|ram_memory~163_combout ;
wire \data_memory_inst|ram_memory~35_combout ;
wire \data_memory_inst|ram_memory~99_combout ;
wire \data_memory_inst|ram_memory~67_combout ;
wire \data_memory_inst|ram_memory~3_combout ;
wire \data_memory_inst|ram_memory~396_combout ;
wire \data_memory_inst|ram_memory~195_combout ;
wire \data_memory_inst|ram_memory~227_combout ;
wire \data_memory_inst|ram_memory~131_combout ;
wire \data_memory_inst|ram_memory~268_combout ;
wire \Mux28~0_combout ;
wire \reg_file_inst|regs[12][3]~q ;
wire \reg_file_inst|ReadData2[3]~38_combout ;
wire \reg_file_inst|ReadData2[3]~39_combout ;
wire \reg_file_inst|ReadData2[3]~40_combout ;
wire \reg_file_inst|ReadData2[3]~37_combout ;
wire \reg_file_inst|ReadData2[3]~35_combout ;
wire \reg_file_inst|ReadData2[3]~33_combout ;
wire \reg_file_inst|ReadData2[3]~34_combout ;
wire \reg_file_inst|ReadData2[3]~32_combout ;
wire \reg_file_inst|ReadData2[3]~36_combout ;
wire \reg_file_inst|ReadData2[3]~41_combout ;
wire \alu_inst|Add0~14 ;
wire \alu_inst|Add0~17_sumout ;
wire \data_memory_inst|ram_memory~164_combout ;
wire \data_memory_inst|ram_memory~100_combout ;
wire \data_memory_inst|ram_memory~68_combout ;
wire \data_memory_inst|ram_memory~36_combout ;
wire \data_memory_inst|ram_memory~4_combout ;
wire \data_memory_inst|ram_memory~400_combout ;
wire \data_memory_inst|ram_memory~196_combout ;
wire \data_memory_inst|ram_memory~228_combout ;
wire \data_memory_inst|ram_memory~132_combout ;
wire \data_memory_inst|ram_memory~272_combout ;
wire \Mux27~0_combout ;
wire \reg_file_inst|regs[8][4]~q ;
wire \reg_file_inst|ReadData2[4]~47_combout ;
wire \reg_file_inst|ReadData2[4]~44_combout ;
wire \reg_file_inst|ReadData2[4]~43_combout ;
wire \reg_file_inst|ReadData2[4]~42_combout ;
wire \reg_file_inst|ReadData2[4]~45_combout ;
wire \reg_file_inst|ReadData2[4]~46_combout ;
wire \reg_file_inst|ReadData2[4]~48_combout ;
wire \reg_file_inst|ReadData2[4]~49_combout ;
wire \reg_file_inst|ReadData2[4]~50_combout ;
wire \reg_file_inst|ReadData2[4]~51_combout ;
wire \alu_inst|Add0~18 ;
wire \alu_inst|Add0~21_sumout ;
wire \data_memory_inst|ram_memory~229_combout ;
wire \data_memory_inst|ram_memory~197_combout ;
wire \data_memory_inst|ram_memory~165_combout ;
wire \data_memory_inst|ram_memory~69_combout ;
wire \data_memory_inst|ram_memory~101_combout ;
wire \data_memory_inst|ram_memory~37_combout ;
wire \data_memory_inst|ram_memory~5_combout ;
wire \data_memory_inst|ram_memory~404_combout ;
wire \data_memory_inst|ram_memory~133_combout ;
wire \data_memory_inst|ram_memory~276_combout ;
wire \Mux26~0_combout ;
wire \reg_file_inst|regs[1][5]~q ;
wire \reg_file_inst|ReadData2[5]~59_combout ;
wire \reg_file_inst|ReadData2[5]~58_combout ;
wire \reg_file_inst|ReadData2[5]~60_combout ;
wire \reg_file_inst|ReadData2[5]~57_combout ;
wire \reg_file_inst|ReadData2[5]~53_combout ;
wire \reg_file_inst|ReadData2[5]~54_combout ;
wire \reg_file_inst|ReadData2[5]~55_combout ;
wire \reg_file_inst|ReadData2[5]~52_combout ;
wire \reg_file_inst|ReadData2[5]~56_combout ;
wire \reg_file_inst|ReadData2[5]~61_combout ;
wire \alu_inst|Add0~22 ;
wire \alu_inst|Add0~25_sumout ;
wire \data_memory_inst|ram_memory~166_combout ;
wire \data_memory_inst|ram_memory~198_combout ;
wire \data_memory_inst|ram_memory~70_combout ;
wire \data_memory_inst|ram_memory~38_combout ;
wire \data_memory_inst|ram_memory~102_combout ;
wire \data_memory_inst|ram_memory~6_combout ;
wire \data_memory_inst|ram_memory~408_combout ;
wire \data_memory_inst|ram_memory~230_combout ;
wire \data_memory_inst|ram_memory~134_combout ;
wire \data_memory_inst|ram_memory~280_combout ;
wire \Mux25~0_combout ;
wire \reg_file_inst|regs[14][6]~q ;
wire \reg_file_inst|ReadData2[6]~68_combout ;
wire \reg_file_inst|ReadData2[6]~69_combout ;
wire \reg_file_inst|ReadData2[6]~70_combout ;
wire \reg_file_inst|ReadData2[6]~67_combout ;
wire \reg_file_inst|ReadData2[6]~65_combout ;
wire \reg_file_inst|ReadData2[6]~63_combout ;
wire \reg_file_inst|ReadData2[6]~62_combout ;
wire \reg_file_inst|ReadData2[6]~64_combout ;
wire \reg_file_inst|ReadData2[6]~66_combout ;
wire \reg_file_inst|ReadData2[6]~71_combout ;
wire \alu_inst|Add0~26 ;
wire \alu_inst|Add0~29_sumout ;
wire \data_memory_inst|ram_memory~231_combout ;
wire \data_memory_inst|ram_memory~199_combout ;
wire \data_memory_inst|ram_memory~167_combout ;
wire \data_memory_inst|ram_memory~39_combout ;
wire \data_memory_inst|ram_memory~71_combout ;
wire \data_memory_inst|ram_memory~103_combout ;
wire \data_memory_inst|ram_memory~7_combout ;
wire \data_memory_inst|ram_memory~412_combout ;
wire \data_memory_inst|ram_memory~135_combout ;
wire \data_memory_inst|ram_memory~284_combout ;
wire \Mux24~0_combout ;
wire \reg_file_inst|regs[17][7]~q ;
wire \reg_file_inst|ReadData2[7]~73_combout ;
wire \reg_file_inst|ReadData2[7]~74_combout ;
wire \reg_file_inst|ReadData2[7]~75_combout ;
wire \reg_file_inst|ReadData2[7]~72_combout ;
wire \reg_file_inst|ReadData2[7]~76_combout ;
wire \reg_file_inst|ReadData2[7]~78_combout ;
wire \reg_file_inst|ReadData2[7]~79_combout ;
wire \reg_file_inst|ReadData2[7]~80_combout ;
wire \reg_file_inst|ReadData2[7]~77_combout ;
wire \reg_file_inst|ReadData2[7]~81_combout ;
wire \alu_inst|Add0~30 ;
wire \alu_inst|Add0~33_sumout ;
wire \data_memory_inst|ram_memory~40_combout ;
wire \data_memory_inst|ram_memory~104_combout ;
wire \data_memory_inst|ram_memory~72_combout ;
wire \data_memory_inst|ram_memory~8_combout ;
wire \data_memory_inst|ram_memory~416_combout ;
wire \data_memory_inst|ram_memory~232_combout ;
wire \data_memory_inst|ram_memory~200_combout ;
wire \data_memory_inst|ram_memory~168_combout ;
wire \data_memory_inst|ram_memory~136_combout ;
wire \data_memory_inst|ram_memory~288_combout ;
wire \Mux23~0_combout ;
wire \reg_file_inst|regs[8][8]~q ;
wire \reg_file_inst|ReadData2[8]~90_combout ;
wire \reg_file_inst|ReadData2[8]~82_combout ;
wire \reg_file_inst|ReadData2[8]~85_combout ;
wire \reg_file_inst|ReadData2[8]~84_combout ;
wire \reg_file_inst|ReadData2[8]~83_combout ;
wire \reg_file_inst|ReadData2[8]~86_combout ;
wire \reg_file_inst|ReadData2[8]~87_combout ;
wire \reg_file_inst|ReadData2[8]~88_combout ;
wire \reg_file_inst|ReadData2[8]~89_combout ;
wire \reg_file_inst|ReadData2[8]~91_combout ;
wire \alu_inst|Add0~34 ;
wire \alu_inst|Add0~37_sumout ;
wire \data_memory_inst|ram_memory~73_combout ;
wire \data_memory_inst|ram_memory~41_combout ;
wire \data_memory_inst|ram_memory~105_combout ;
wire \data_memory_inst|ram_memory~9_combout ;
wire \data_memory_inst|ram_memory~420_combout ;
wire \data_memory_inst|ram_memory~169_combout ;
wire \data_memory_inst|ram_memory~201_combout ;
wire \data_memory_inst|ram_memory~233_combout ;
wire \data_memory_inst|ram_memory~137_combout ;
wire \data_memory_inst|ram_memory~292_combout ;
wire \Mux22~0_combout ;
wire \reg_file_inst|regs[8][9]~feeder_combout ;
wire \reg_file_inst|regs[8][9]~q ;
wire \reg_file_inst|ReadData2[9]~100_combout ;
wire \reg_file_inst|ReadData2[9]~98_combout ;
wire \reg_file_inst|ReadData2[9]~97_combout ;
wire \reg_file_inst|ReadData2[9]~99_combout ;
wire \reg_file_inst|ReadData2[9]~93_combout ;
wire \reg_file_inst|ReadData2[9]~95_combout ;
wire \reg_file_inst|ReadData2[9]~92_combout ;
wire \reg_file_inst|ReadData2[9]~94_combout ;
wire \reg_file_inst|ReadData2[9]~96_combout ;
wire \reg_file_inst|ReadData2[9]~101_combout ;
wire \alu_inst|Add0~38 ;
wire \alu_inst|Add0~41_sumout ;
wire \Mux21~0_combout ;
wire \reg_file_inst|regs[31][10]~q ;
wire \reg_file_inst|ReadData1[10]~105_combout ;
wire \reg_file_inst|ReadData1[10]~102_combout ;
wire \reg_file_inst|ReadData1[10]~104_combout ;
wire \reg_file_inst|ReadData1[10]~103_combout ;
wire \reg_file_inst|ReadData1[10]~106_combout ;
wire \reg_file_inst|ReadData1[10]~110_combout ;
wire \reg_file_inst|ReadData1[10]~108_combout ;
wire \reg_file_inst|ReadData1[10]~107_combout ;
wire \reg_file_inst|ReadData1[10]~109_combout ;
wire \reg_file_inst|ReadData1[10]~111_combout ;
wire \alu_inst|Add0~42 ;
wire \alu_inst|Add0~45_sumout ;
wire \data_memory_inst|ram_memory~43_combout ;
wire \data_memory_inst|ram_memory~75_combout ;
wire \data_memory_inst|ram_memory~107_combout ;
wire \data_memory_inst|ram_memory~11_combout ;
wire \data_memory_inst|ram_memory~428_combout ;
wire \data_memory_inst|ram_memory~171_combout ;
wire \data_memory_inst|ram_memory~203_combout ;
wire \data_memory_inst|ram_memory~235_combout ;
wire \data_memory_inst|ram_memory~139_combout ;
wire \data_memory_inst|ram_memory~300_combout ;
wire \Mux20~0_combout ;
wire \reg_file_inst|regs[11][11]~q ;
wire \reg_file_inst|ReadData2[11]~120_combout ;
wire \reg_file_inst|ReadData2[11]~118_combout ;
wire \reg_file_inst|ReadData2[11]~117_combout ;
wire \reg_file_inst|ReadData2[11]~119_combout ;
wire \reg_file_inst|ReadData2[11]~113_combout ;
wire \reg_file_inst|ReadData2[11]~112_combout ;
wire \reg_file_inst|ReadData2[11]~114_combout ;
wire \reg_file_inst|ReadData2[11]~115_combout ;
wire \reg_file_inst|ReadData2[11]~116_combout ;
wire \reg_file_inst|ReadData2[11]~121_combout ;
wire \alu_inst|Add0~46 ;
wire \alu_inst|Add0~49_sumout ;
wire \Mux19~0_combout ;
wire \reg_file_inst|regs[31][12]~q ;
wire \reg_file_inst|ReadData2[12]~125_combout ;
wire \reg_file_inst|ReadData2[12]~123_combout ;
wire \reg_file_inst|ReadData2[12]~124_combout ;
wire \reg_file_inst|ReadData2[12]~122_combout ;
wire \reg_file_inst|ReadData2[12]~126_combout ;
wire \reg_file_inst|ReadData2[12]~130_combout ;
wire \reg_file_inst|ReadData2[12]~128_combout ;
wire \reg_file_inst|ReadData2[12]~127_combout ;
wire \reg_file_inst|ReadData2[12]~129_combout ;
wire \reg_file_inst|ReadData2[12]~131_combout ;
wire \alu_inst|Add0~50 ;
wire \alu_inst|Add0~53_sumout ;
wire \data_memory_inst|ram_memory~109_combout ;
wire \data_memory_inst|ram_memory~77_combout ;
wire \data_memory_inst|ram_memory~45_combout ;
wire \data_memory_inst|ram_memory~13_combout ;
wire \data_memory_inst|ram_memory~436_combout ;
wire \data_memory_inst|ram_memory~173_combout ;
wire \data_memory_inst|ram_memory~205_combout ;
wire \data_memory_inst|ram_memory~237_combout ;
wire \data_memory_inst|ram_memory~141_combout ;
wire \data_memory_inst|ram_memory~308_combout ;
wire \Mux18~0_combout ;
wire \reg_file_inst|regs[17][13]~q ;
wire \reg_file_inst|ReadData2[13]~133_combout ;
wire \reg_file_inst|ReadData2[13]~135_combout ;
wire \reg_file_inst|ReadData2[13]~132_combout ;
wire \reg_file_inst|ReadData2[13]~134_combout ;
wire \reg_file_inst|ReadData2[13]~136_combout ;
wire \reg_file_inst|ReadData2[13]~140_combout ;
wire \reg_file_inst|ReadData2[13]~138_combout ;
wire \reg_file_inst|ReadData2[13]~137_combout ;
wire \reg_file_inst|ReadData2[13]~139_combout ;
wire \reg_file_inst|ReadData2[13]~141_combout ;
wire \alu_inst|Add0~54 ;
wire \alu_inst|Add0~57_sumout ;
wire \data_memory_inst|ram_memory~46_combout ;
wire \data_memory_inst|ram_memory~78_combout ;
wire \data_memory_inst|ram_memory~110_combout ;
wire \data_memory_inst|ram_memory~14_combout ;
wire \data_memory_inst|ram_memory~440_combout ;
wire \data_memory_inst|ram_memory~174_combout ;
wire \data_memory_inst|ram_memory~206_combout ;
wire \data_memory_inst|ram_memory~238_combout ;
wire \data_memory_inst|ram_memory~142_combout ;
wire \data_memory_inst|ram_memory~312_combout ;
wire \Mux17~0_combout ;
wire \reg_file_inst|regs[11][14]~q ;
wire \reg_file_inst|ReadData2[14]~150_combout ;
wire \reg_file_inst|ReadData2[14]~148_combout ;
wire \reg_file_inst|ReadData2[14]~147_combout ;
wire \reg_file_inst|ReadData2[14]~149_combout ;
wire \reg_file_inst|ReadData2[14]~142_combout ;
wire \reg_file_inst|ReadData2[14]~143_combout ;
wire \reg_file_inst|ReadData2[14]~145_combout ;
wire \reg_file_inst|ReadData2[14]~144_combout ;
wire \reg_file_inst|ReadData2[14]~146_combout ;
wire \reg_file_inst|ReadData2[14]~151_combout ;
wire \alu_inst|Add0~58 ;
wire \alu_inst|Add0~61_sumout ;
wire \data_memory_inst|ram_memory~239_combout ;
wire \data_memory_inst|ram_memory~207_combout ;
wire \data_memory_inst|ram_memory~79_combout ;
wire \data_memory_inst|ram_memory~111_combout ;
wire \data_memory_inst|ram_memory~47_combout ;
wire \data_memory_inst|ram_memory~15_combout ;
wire \data_memory_inst|ram_memory~444_combout ;
wire \data_memory_inst|ram_memory~175_combout ;
wire \data_memory_inst|ram_memory~143_combout ;
wire \data_memory_inst|ram_memory~316_combout ;
wire \Mux16~0_combout ;
wire \reg_file_inst|regs[1][15]~q ;
wire \reg_file_inst|ReadData2[15]~153_combout ;
wire \reg_file_inst|ReadData2[15]~152_combout ;
wire \reg_file_inst|ReadData2[15]~154_combout ;
wire \reg_file_inst|ReadData2[15]~160_combout ;
wire \reg_file_inst|ReadData2[15]~156_combout ;
wire \reg_file_inst|ReadData2[15]~155_combout ;
wire \reg_file_inst|ReadData2[15]~158_combout ;
wire \reg_file_inst|ReadData2[15]~157_combout ;
wire \reg_file_inst|ReadData2[15]~159_combout ;
wire \reg_file_inst|ReadData2[15]~161_combout ;
wire \alu_inst|Add0~62 ;
wire \alu_inst|Add0~65_sumout ;
wire \data_memory_inst|ram_memory~240_combout ;
wire \data_memory_inst|ram_memory~176_combout ;
wire \data_memory_inst|ram_memory~208_combout ;
wire \data_memory_inst|ram_memory~112_combout ;
wire \data_memory_inst|ram_memory~80_combout ;
wire \data_memory_inst|ram_memory~48_combout ;
wire \data_memory_inst|ram_memory~16_combout ;
wire \data_memory_inst|ram_memory~448_combout ;
wire \data_memory_inst|ram_memory~144_combout ;
wire \data_memory_inst|ram_memory~320_combout ;
wire \Mux15~0_combout ;
wire \reg_file_inst|regs[24][16]~q ;
wire \reg_file_inst|ReadData1[16]~165_combout ;
wire \reg_file_inst|ReadData1[16]~166_combout ;
wire \reg_file_inst|ReadData1[16]~168_combout ;
wire \reg_file_inst|ReadData1[16]~167_combout ;
wire \reg_file_inst|ReadData1[16]~169_combout ;
wire \reg_file_inst|ReadData1[16]~170_combout ;
wire \reg_file_inst|ReadData1[16]~163_combout ;
wire \reg_file_inst|ReadData1[16]~162_combout ;
wire \reg_file_inst|ReadData1[16]~164_combout ;
wire \reg_file_inst|ReadData1[16]~171_combout ;
wire \alu_inst|Add0~66 ;
wire \alu_inst|Add0~69_sumout ;
wire \data_memory_inst|ram_memory~241_combout ;
wire \data_memory_inst|ram_memory~177_combout ;
wire \data_memory_inst|ram_memory~209_combout ;
wire \data_memory_inst|ram_memory~113_combout ;
wire \data_memory_inst|ram_memory~81_combout ;
wire \data_memory_inst|ram_memory~49_combout ;
wire \data_memory_inst|ram_memory~17_combout ;
wire \data_memory_inst|ram_memory~452_combout ;
wire \data_memory_inst|ram_memory~145_combout ;
wire \data_memory_inst|ram_memory~324_combout ;
wire \Mux14~0_combout ;
wire \reg_file_inst|regs[11][17]~q ;
wire \reg_file_inst|ReadData2[17]~180_combout ;
wire \reg_file_inst|ReadData2[17]~173_combout ;
wire \reg_file_inst|ReadData2[17]~172_combout ;
wire \reg_file_inst|ReadData2[17]~174_combout ;
wire \reg_file_inst|ReadData2[17]~178_combout ;
wire \reg_file_inst|ReadData2[17]~175_combout ;
wire \reg_file_inst|ReadData2[17]~176_combout ;
wire \reg_file_inst|ReadData2[17]~177_combout ;
wire \reg_file_inst|ReadData2[17]~179_combout ;
wire \reg_file_inst|ReadData2[17]~181_combout ;
wire \alu_inst|Add0~70 ;
wire \alu_inst|Add0~73_sumout ;
wire \data_memory_inst|ram_memory~178_combout ;
wire \data_memory_inst|ram_memory~210_combout ;
wire \data_memory_inst|ram_memory~114_combout ;
wire \data_memory_inst|ram_memory~82_combout ;
wire \data_memory_inst|ram_memory~50_combout ;
wire \data_memory_inst|ram_memory~18_combout ;
wire \data_memory_inst|ram_memory~456_combout ;
wire \data_memory_inst|ram_memory~242_combout ;
wire \data_memory_inst|ram_memory~146_combout ;
wire \data_memory_inst|ram_memory~328_combout ;
wire \Mux13~0_combout ;
wire \reg_file_inst|regs[24][18]~q ;
wire \reg_file_inst|ReadData1[18]~186_combout ;
wire \reg_file_inst|ReadData1[18]~189_combout ;
wire \reg_file_inst|ReadData1[18]~188_combout ;
wire \reg_file_inst|ReadData1[18]~187_combout ;
wire \reg_file_inst|ReadData1[18]~190_combout ;
wire \reg_file_inst|ReadData1[18]~182_combout ;
wire \reg_file_inst|ReadData1[18]~184_combout ;
wire \reg_file_inst|ReadData1[18]~183_combout ;
wire \reg_file_inst|ReadData1[18]~185_combout ;
wire \reg_file_inst|ReadData1[18]~191_combout ;
wire \alu_inst|Add0~74 ;
wire \alu_inst|Add0~77_sumout ;
wire \Mux12~0_combout ;
wire \reg_file_inst|regs[11][19]~q ;
wire \reg_file_inst|ReadData1[19]~192_combout ;
wire \reg_file_inst|ReadData1[19]~194_combout ;
wire \reg_file_inst|ReadData1[19]~193_combout ;
wire \reg_file_inst|ReadData1[19]~195_combout ;
wire \reg_file_inst|ReadData1[19]~197_combout ;
wire \reg_file_inst|ReadData1[19]~199_combout ;
wire \reg_file_inst|ReadData1[19]~196_combout ;
wire \reg_file_inst|ReadData1[19]~198_combout ;
wire \reg_file_inst|ReadData1[19]~200_combout ;
wire \reg_file_inst|ReadData1[19]~201_combout ;
wire \alu_inst|Add0~78 ;
wire \alu_inst|Add0~81_sumout ;
wire \data_memory_inst|ram_memory~244_combout ;
wire \data_memory_inst|ram_memory~212_combout ;
wire \data_memory_inst|ram_memory~116_combout ;
wire \data_memory_inst|ram_memory~84_combout ;
wire \data_memory_inst|ram_memory~52_combout ;
wire \data_memory_inst|ram_memory~20_combout ;
wire \data_memory_inst|ram_memory~464_combout ;
wire \data_memory_inst|ram_memory~180_combout ;
wire \data_memory_inst|ram_memory~148_combout ;
wire \data_memory_inst|ram_memory~336_combout ;
wire \Mux11~0_combout ;
wire \reg_file_inst|regs[1][20]~q ;
wire \reg_file_inst|ReadData1[20]~204_combout ;
wire \reg_file_inst|ReadData1[20]~203_combout ;
wire \reg_file_inst|ReadData1[20]~205_combout ;
wire \reg_file_inst|ReadData1[20]~202_combout ;
wire \reg_file_inst|ReadData1[20]~207_combout ;
wire \reg_file_inst|ReadData1[20]~209_combout ;
wire \reg_file_inst|ReadData1[20]~208_combout ;
wire \reg_file_inst|ReadData1[20]~206_combout ;
wire \reg_file_inst|ReadData1[20]~210_combout ;
wire \reg_file_inst|ReadData1[20]~211_combout ;
wire \alu_inst|Add0~82 ;
wire \alu_inst|Add0~85_sumout ;
wire \data_memory_inst|ram_memory~181_combout ;
wire \data_memory_inst|ram_memory~213_combout ;
wire \data_memory_inst|ram_memory~245_combout ;
wire \data_memory_inst|ram_memory~53_combout ;
wire \data_memory_inst|ram_memory~117_combout ;
wire \data_memory_inst|ram_memory~85_combout ;
wire \data_memory_inst|ram_memory~21_combout ;
wire \data_memory_inst|ram_memory~468_combout ;
wire \data_memory_inst|ram_memory~149_combout ;
wire \data_memory_inst|ram_memory~340_combout ;
wire \Mux10~0_combout ;
wire \reg_file_inst|regs[8][21]~feeder_combout ;
wire \reg_file_inst|regs[8][21]~q ;
wire \reg_file_inst|ReadData2[21]~212_combout ;
wire \reg_file_inst|ReadData2[21]~214_combout ;
wire \reg_file_inst|ReadData2[21]~213_combout ;
wire \reg_file_inst|ReadData2[21]~215_combout ;
wire \reg_file_inst|ReadData2[21]~216_combout ;
wire \reg_file_inst|ReadData2[21]~217_combout ;
wire \reg_file_inst|ReadData2[21]~218_combout ;
wire \reg_file_inst|ReadData2[21]~219_combout ;
wire \reg_file_inst|ReadData2[21]~220_combout ;
wire \reg_file_inst|ReadData2[21]~221_combout ;
wire \alu_inst|Add0~86 ;
wire \alu_inst|Add0~90 ;
wire \alu_inst|Add0~93_sumout ;
wire \data_memory_inst|ram_memory~183_combout ;
wire \data_memory_inst|ram_memory~247_combout ;
wire \data_memory_inst|ram_memory~215_combout ;
wire \data_memory_inst|ram_memory~87_combout ;
wire \data_memory_inst|ram_memory~119_combout ;
wire \data_memory_inst|ram_memory~55_combout ;
wire \data_memory_inst|ram_memory~23_combout ;
wire \data_memory_inst|ram_memory~476_combout ;
wire \data_memory_inst|ram_memory~151_combout ;
wire \data_memory_inst|ram_memory~348_combout ;
wire \Mux8~0_combout ;
wire \reg_file_inst|regs[12][23]~feeder_combout ;
wire \reg_file_inst|regs[12][23]~q ;
wire \reg_file_inst|ReadData1[23]~233_combout ;
wire \reg_file_inst|ReadData1[23]~234_combout ;
wire \reg_file_inst|ReadData1[23]~235_combout ;
wire \reg_file_inst|ReadData1[23]~239_combout ;
wire \reg_file_inst|ReadData1[23]~237_combout ;
wire \reg_file_inst|ReadData1[23]~238_combout ;
wire \reg_file_inst|ReadData1[23]~236_combout ;
wire \reg_file_inst|ReadData1[23]~240_combout ;
wire \reg_file_inst|ReadData1[23]~232_combout ;
wire \reg_file_inst|ReadData1[23]~241_combout ;
wire \alu_inst|Add0~94 ;
wire \alu_inst|Add0~97_sumout ;
wire \data_memory_inst|ram_memory~184_combout ;
wire \data_memory_inst|ram_memory~216_combout ;
wire \data_memory_inst|ram_memory~248_combout ;
wire \data_memory_inst|ram_memory~88_combout ;
wire \data_memory_inst|ram_memory~120_combout ;
wire \data_memory_inst|ram_memory~56_combout ;
wire \data_memory_inst|ram_memory~24_combout ;
wire \data_memory_inst|ram_memory~480_combout ;
wire \data_memory_inst|ram_memory~152_combout ;
wire \data_memory_inst|ram_memory~352_combout ;
wire \Mux7~0_combout ;
wire \reg_file_inst|regs[26][24]~q ;
wire \reg_file_inst|ReadData1[24]~248_combout ;
wire \reg_file_inst|ReadData1[24]~249_combout ;
wire \reg_file_inst|ReadData1[24]~246_combout ;
wire \reg_file_inst|ReadData1[24]~247_combout ;
wire \reg_file_inst|ReadData1[24]~250_combout ;
wire \reg_file_inst|ReadData1[24]~243_combout ;
wire \reg_file_inst|ReadData1[24]~244_combout ;
wire \reg_file_inst|ReadData1[24]~245_combout ;
wire \reg_file_inst|ReadData1[24]~242_combout ;
wire \reg_file_inst|ReadData1[24]~251_combout ;
wire \alu_inst|Add0~98 ;
wire \alu_inst|Add0~101_sumout ;
wire \Mux6~0_combout ;
wire \reg_file_inst|regs[20][25]~q ;
wire \reg_file_inst|ReadData1[25]~256_combout ;
wire \reg_file_inst|ReadData1[25]~259_combout ;
wire \reg_file_inst|ReadData1[25]~258_combout ;
wire \reg_file_inst|ReadData1[25]~257_combout ;
wire \reg_file_inst|ReadData1[25]~260_combout ;
wire \reg_file_inst|ReadData1[25]~252_combout ;
wire \reg_file_inst|ReadData1[25]~254_combout ;
wire \reg_file_inst|ReadData1[25]~253_combout ;
wire \reg_file_inst|ReadData1[25]~255_combout ;
wire \reg_file_inst|ReadData1[25]~261_combout ;
wire \alu_inst|Add0~102 ;
wire \alu_inst|Add0~105_sumout ;
wire \Mux5~0_combout ;
wire \reg_file_inst|regs[11][26]~q ;
wire \reg_file_inst|ReadData2[26]~262_combout ;
wire \reg_file_inst|ReadData2[26]~268_combout ;
wire \reg_file_inst|ReadData2[26]~269_combout ;
wire \reg_file_inst|ReadData2[26]~267_combout ;
wire \reg_file_inst|ReadData2[26]~266_combout ;
wire \reg_file_inst|ReadData2[26]~270_combout ;
wire \reg_file_inst|ReadData2[26]~264_combout ;
wire \reg_file_inst|ReadData2[26]~263_combout ;
wire \reg_file_inst|ReadData2[26]~265_combout ;
wire \reg_file_inst|ReadData2[26]~271_combout ;
wire \alu_inst|Add0~106 ;
wire \alu_inst|Add0~109_sumout ;
wire \pc_select_for_branch~3_combout ;
wire \reg_file_inst|regs[22][29]~q ;
wire \reg_file_inst|regs[26][29]~q ;
wire \reg_file_inst|regs[30][29]~q ;
wire \reg_file_inst|regs[18][29]~q ;
wire \reg_file_inst|ReadData2[29]~298_combout ;
wire \reg_file_inst|regs[24][29]~q ;
wire \reg_file_inst|regs[28][29]~q ;
wire \reg_file_inst|regs[20][29]~q ;
wire \reg_file_inst|regs[16][29]~q ;
wire \reg_file_inst|ReadData2[29]~296_combout ;
wire \reg_file_inst|regs[25][29]~q ;
wire \reg_file_inst|regs[17][29]~q ;
wire \reg_file_inst|ReadData2[29]~297_combout ;
wire \reg_file_inst|regs[31][29]~q ;
wire \reg_file_inst|ReadData2[29]~299_combout ;
wire \reg_file_inst|ReadData2[29]~300_combout ;
wire \reg_file_inst|regs[9][29]~q ;
wire \reg_file_inst|regs[8][29]~q ;
wire \reg_file_inst|ReadData2[29]~292_combout ;
wire \reg_file_inst|regs[13][29]~q ;
wire \reg_file_inst|regs[14][29]~q ;
wire \reg_file_inst|regs[12][29]~q ;
wire \reg_file_inst|ReadData2[29]~293_combout ;
wire \reg_file_inst|regs[1][29]~q ;
wire \reg_file_inst|ReadData2[29]~294_combout ;
wire \reg_file_inst|ReadData2[29]~295_combout ;
wire \reg_file_inst|ReadData2[29]~301_combout ;
wire \data_memory_inst|ram_memory~125_combout ;
wire \data_memory_inst|ram_memory~93_combout ;
wire \data_memory_inst|ram_memory~61_combout ;
wire \data_memory_inst|ram_memory~29_combout ;
wire \data_memory_inst|ram_memory~500_combout ;
wire \data_memory_inst|ram_memory~253_combout ;
wire \data_memory_inst|ram_memory~221_combout ;
wire \data_memory_inst|ram_memory~189_combout ;
wire \data_memory_inst|ram_memory~157_combout ;
wire \data_memory_inst|ram_memory~372_combout ;
wire \reg_file_inst|regs[22][31]~feeder_combout ;
wire \reg_file_inst|regs[22][31]~q ;
wire \reg_file_inst|regs[18][31]~q ;
wire \reg_file_inst|regs[30][31]~q ;
wire \reg_file_inst|regs[26][31]~q ;
wire \reg_file_inst|ReadData2[31]~318_combout ;
wire \reg_file_inst|regs[20][31]~q ;
wire \reg_file_inst|regs[28][31]~feeder_combout ;
wire \reg_file_inst|regs[28][31]~q ;
wire \reg_file_inst|regs[16][31]~q ;
wire \reg_file_inst|regs[24][31]~q ;
wire \reg_file_inst|ReadData2[31]~316_combout ;
wire \reg_file_inst|regs[31][31]~q ;
wire \reg_file_inst|ReadData2[31]~319_combout ;
wire \reg_file_inst|regs[25][31]~q ;
wire \reg_file_inst|ReadData2[31]~317_combout ;
wire \reg_file_inst|ReadData2[31]~320_combout ;
wire \reg_file_inst|regs[1][31]~q ;
wire \reg_file_inst|ReadData2[31]~314_combout ;
wire \reg_file_inst|regs[13][31]~q ;
wire \reg_file_inst|regs[14][31]~q ;
wire \reg_file_inst|regs[12][31]~q ;
wire \reg_file_inst|ReadData2[31]~313_combout ;
wire \reg_file_inst|ReadData2[31]~315_combout ;
wire \reg_file_inst|regs[8][31]~q ;
wire \reg_file_inst|regs[9][31]~q ;
wire \reg_file_inst|regs[11][31]~q ;
wire \reg_file_inst|ReadData2[31]~312_combout ;
wire \reg_file_inst|ReadData2[31]~321_combout ;
wire \data_memory_inst|ram_memory~191_combout ;
wire \data_memory_inst|ram_memory~223_combout ;
wire \data_memory_inst|ram_memory~63_combout ;
wire \data_memory_inst|ram_memory~95_combout ;
wire \data_memory_inst|ram_memory~127_combout ;
wire \data_memory_inst|ram_memory~31_combout ;
wire \data_memory_inst|ram_memory~508_combout ;
wire \data_memory_inst|ram_memory~255_combout ;
wire \data_memory_inst|ram_memory~159_combout ;
wire \data_memory_inst|ram_memory~380_combout ;
wire \Add0~102 ;
wire \Add0~105_sumout ;
wire \PC_inst|PC~26_combout ;
wire \PC_adder_inst|Add0~102 ;
wire \PC_adder_inst|Add0~105_sumout ;
wire \reg_file_inst|regs[8][28]~feeder_combout ;
wire \reg_file_inst|regs[8][28]~q ;
wire \reg_file_inst|regs[9][28]~q ;
wire \reg_file_inst|ReadData2[28]~282_combout ;
wire \reg_file_inst|regs[30][28]~feeder_combout ;
wire \reg_file_inst|regs[30][28]~q ;
wire \reg_file_inst|regs[18][28]~feeder_combout ;
wire \reg_file_inst|regs[18][28]~q ;
wire \reg_file_inst|regs[26][28]~q ;
wire \reg_file_inst|regs[22][28]~feeder_combout ;
wire \reg_file_inst|regs[22][28]~q ;
wire \reg_file_inst|ReadData2[28]~288_combout ;
wire \reg_file_inst|regs[20][28]~q ;
wire \reg_file_inst|regs[24][28]~q ;
wire \reg_file_inst|regs[16][28]~q ;
wire \reg_file_inst|regs[28][28]~q ;
wire \reg_file_inst|ReadData2[28]~286_combout ;
wire \reg_file_inst|regs[25][28]~q ;
wire \reg_file_inst|regs[17][28]~q ;
wire \reg_file_inst|ReadData2[28]~287_combout ;
wire \reg_file_inst|regs[31][28]~q ;
wire \reg_file_inst|ReadData2[28]~289_combout ;
wire \reg_file_inst|ReadData2[28]~290_combout ;
wire \reg_file_inst|regs[13][28]~feeder_combout ;
wire \reg_file_inst|regs[13][28]~q ;
wire \reg_file_inst|regs[12][28]~feeder_combout ;
wire \reg_file_inst|regs[12][28]~q ;
wire \reg_file_inst|regs[14][28]~q ;
wire \reg_file_inst|ReadData2[28]~283_combout ;
wire \reg_file_inst|regs[1][28]~q ;
wire \reg_file_inst|ReadData2[28]~284_combout ;
wire \reg_file_inst|ReadData2[28]~285_combout ;
wire \reg_file_inst|ReadData2[28]~291_combout ;
wire \data_memory_inst|ram_memory~188_combout ;
wire \data_memory_inst|ram_memory~220_combout ;
wire \data_memory_inst|ram_memory~92_combout ;
wire \data_memory_inst|ram_memory~124_combout ;
wire \data_memory_inst|ram_memory~60_combout ;
wire \data_memory_inst|ram_memory~28_combout ;
wire \data_memory_inst|ram_memory~496_combout ;
wire \data_memory_inst|ram_memory~252_combout ;
wire \data_memory_inst|ram_memory~156_combout ;
wire \data_memory_inst|ram_memory~368_combout ;
wire \Mux3~0_combout ;
wire \reg_file_inst|regs[11][28]~q ;
wire \reg_file_inst|ReadData1[28]~282_combout ;
wire \reg_file_inst|ReadData1[28]~284_combout ;
wire \reg_file_inst|ReadData1[28]~283_combout ;
wire \reg_file_inst|ReadData1[28]~285_combout ;
wire \reg_file_inst|ReadData1[28]~288_combout ;
wire \reg_file_inst|ReadData1[28]~286_combout ;
wire \reg_file_inst|ReadData1[28]~287_combout ;
wire \reg_file_inst|ReadData1[28]~289_combout ;
wire \reg_file_inst|ReadData1[28]~290_combout ;
wire \reg_file_inst|ReadData1[28]~291_combout ;
wire \alu_inst|Add0~110 ;
wire \alu_inst|Add0~113_sumout ;
wire \pc_select_for_branch~7_combout ;
wire \pc_select_for_branch~6_combout ;
wire \pc_select_for_branch~5_combout ;
wire \Add0~106 ;
wire \Add0~110 ;
wire \Add0~113_sumout ;
wire \PC_inst|PC~28_combout ;
wire \PC_adder_inst|Add0~106 ;
wire \PC_adder_inst|Add0~110 ;
wire \PC_adder_inst|Add0~113_sumout ;
wire \Add0~114 ;
wire \Add0~117_sumout ;
wire \PC_inst|PC~29_combout ;
wire \PC_adder_inst|Add0~114 ;
wire \PC_adder_inst|Add0~117_sumout ;
wire \Mux0~0_combout ;
wire \reg_file_inst|regs[17][31]~q ;
wire \reg_file_inst|ReadData1[31]~317_combout ;
wire \reg_file_inst|ReadData1[31]~318_combout ;
wire \reg_file_inst|ReadData1[31]~316_combout ;
wire \reg_file_inst|ReadData1[31]~319_combout ;
wire \reg_file_inst|ReadData1[31]~320_combout ;
wire \reg_file_inst|ReadData1[31]~312_combout ;
wire \reg_file_inst|ReadData1[31]~313_combout ;
wire \reg_file_inst|ReadData1[31]~314_combout ;
wire \reg_file_inst|ReadData1[31]~315_combout ;
wire \reg_file_inst|ReadData1[31]~321_combout ;
wire \reg_file_inst|regs[25][30]~feeder_combout ;
wire \reg_file_inst|regs[25][30]~q ;
wire \reg_file_inst|regs[17][30]~feeder_combout ;
wire \reg_file_inst|regs[17][30]~q ;
wire \reg_file_inst|ReadData2[30]~307_combout ;
wire \reg_file_inst|regs[22][30]~q ;
wire \reg_file_inst|regs[26][30]~feeder_combout ;
wire \reg_file_inst|regs[26][30]~q ;
wire \reg_file_inst|regs[18][30]~q ;
wire \reg_file_inst|regs[30][30]~q ;
wire \reg_file_inst|ReadData2[30]~308_combout ;
wire \reg_file_inst|regs[16][30]~q ;
wire \reg_file_inst|regs[28][30]~q ;
wire \reg_file_inst|regs[20][30]~q ;
wire \reg_file_inst|regs[24][30]~q ;
wire \reg_file_inst|ReadData2[30]~306_combout ;
wire \reg_file_inst|regs[31][30]~q ;
wire \reg_file_inst|ReadData2[30]~309_combout ;
wire \reg_file_inst|ReadData2[30]~310_combout ;
wire \reg_file_inst|regs[9][30]~q ;
wire \reg_file_inst|regs[8][30]~q ;
wire \reg_file_inst|ReadData2[30]~302_combout ;
wire \reg_file_inst|regs[12][30]~feeder_combout ;
wire \reg_file_inst|regs[12][30]~q ;
wire \reg_file_inst|regs[14][30]~feeder_combout ;
wire \reg_file_inst|regs[14][30]~q ;
wire \reg_file_inst|regs[13][30]~feeder_combout ;
wire \reg_file_inst|regs[13][30]~q ;
wire \reg_file_inst|ReadData2[30]~303_combout ;
wire \reg_file_inst|regs[1][30]~q ;
wire \reg_file_inst|ReadData2[30]~304_combout ;
wire \reg_file_inst|ReadData2[30]~305_combout ;
wire \reg_file_inst|ReadData2[30]~311_combout ;
wire \alu_inst|Add0~114 ;
wire \alu_inst|Add0~118 ;
wire \alu_inst|Add0~121_sumout ;
wire \data_memory_inst|ram_memory~190_combout ;
wire \data_memory_inst|ram_memory~222_combout ;
wire \data_memory_inst|ram_memory~62_combout ;
wire \data_memory_inst|ram_memory~94_combout ;
wire \data_memory_inst|ram_memory~126_combout ;
wire \data_memory_inst|ram_memory~30_combout ;
wire \data_memory_inst|ram_memory~504_combout ;
wire \data_memory_inst|ram_memory~254_combout ;
wire \data_memory_inst|ram_memory~158_combout ;
wire \data_memory_inst|ram_memory~376_combout ;
wire \Mux1~0_combout ;
wire \reg_file_inst|regs[11][30]~feeder_combout ;
wire \reg_file_inst|regs[11][30]~q ;
wire \reg_file_inst|ReadData1[30]~302_combout ;
wire \reg_file_inst|ReadData1[30]~304_combout ;
wire \reg_file_inst|ReadData1[30]~303_combout ;
wire \reg_file_inst|ReadData1[30]~305_combout ;
wire \reg_file_inst|ReadData1[30]~308_combout ;
wire \reg_file_inst|ReadData1[30]~309_combout ;
wire \reg_file_inst|ReadData1[30]~307_combout ;
wire \reg_file_inst|ReadData1[30]~306_combout ;
wire \reg_file_inst|ReadData1[30]~310_combout ;
wire \reg_file_inst|ReadData1[30]~311_combout ;
wire \alu_inst|Add0~122 ;
wire \alu_inst|Add0~125_sumout ;
wire \Add0~109_sumout ;
wire \PC_inst|PC~27_combout ;
wire \PC_adder_inst|Add0~109_sumout ;
wire \Mux2~0_combout ;
wire \reg_file_inst|regs[11][29]~q ;
wire \reg_file_inst|ReadData1[29]~292_combout ;
wire \reg_file_inst|ReadData1[29]~294_combout ;
wire \reg_file_inst|ReadData1[29]~293_combout ;
wire \reg_file_inst|ReadData1[29]~295_combout ;
wire \reg_file_inst|ReadData1[29]~298_combout ;
wire \reg_file_inst|ReadData1[29]~296_combout ;
wire \reg_file_inst|ReadData1[29]~297_combout ;
wire \reg_file_inst|ReadData1[29]~299_combout ;
wire \reg_file_inst|ReadData1[29]~300_combout ;
wire \reg_file_inst|ReadData1[29]~301_combout ;
wire \alu_inst|Add0~117_sumout ;
wire \pc_select_for_branch~9_combout ;
wire \pc_select_for_branch~4_combout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \PC_inst|PC~9_combout ;
wire \PC_adder_inst|Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \PC_inst|PC~10_combout ;
wire \PC_adder_inst|Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \PC_inst|PC~11_combout ;
wire \PC_adder_inst|Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \PC_inst|PC~12_combout ;
wire \PC_adder_inst|Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \PC_inst|PC~13_combout ;
wire \PC_adder_inst|Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \PC_inst|PC~14_combout ;
wire \PC_adder_inst|Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \PC_inst|PC~15_combout ;
wire \PC_adder_inst|Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \PC_inst|PC~16_combout ;
wire \PC_adder_inst|Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \PC_inst|PC~17_combout ;
wire \PC_adder_inst|Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \PC_inst|PC~18_combout ;
wire \PC_adder_inst|Add0~73_sumout ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \PC_inst|PC~19_combout ;
wire \PC_adder_inst|Add0~77_sumout ;
wire \Add0~78 ;
wire \Add0~81_sumout ;
wire \PC_inst|PC~20_combout ;
wire \PC_adder_inst|Add0~81_sumout ;
wire \Mux9~0_combout ;
wire \reg_file_inst|regs[31][22]~q ;
wire \reg_file_inst|ReadData1[22]~229_combout ;
wire \reg_file_inst|ReadData1[22]~228_combout ;
wire \reg_file_inst|ReadData1[22]~226_combout ;
wire \reg_file_inst|ReadData1[22]~227_combout ;
wire \reg_file_inst|ReadData1[22]~230_combout ;
wire \reg_file_inst|ReadData1[22]~222_combout ;
wire \reg_file_inst|ReadData1[22]~223_combout ;
wire \reg_file_inst|ReadData1[22]~224_combout ;
wire \reg_file_inst|ReadData1[22]~225_combout ;
wire \reg_file_inst|ReadData1[22]~231_combout ;
wire \alu_inst|Add0~89_sumout ;
wire \pc_select_for_branch~8_combout ;
wire \pc_select_for_branch~0_combout ;
wire \pc_select_for_branch~1_combout ;
wire \pc_select_for_branch~2_combout ;
wire \PC_inst|PC~5_combout ;
wire \instruction_memory_inst|memoria_ROM~4_combout ;
wire \Add0~17_sumout ;
wire \PC_inst|PC~4_combout ;
wire \instruction_memory_inst|memoria_ROM~1_combout ;
wire \Add0~5_sumout ;
wire \PC_inst|PC~1_combout ;
wire \PC_adder_inst|Add0~6 ;
wire \PC_adder_inst|Add0~9_sumout ;
wire \Add0~9_sumout ;
wire \PC_inst|PC~2_combout ;
wire \instruction_memory_inst|memoria_ROM~3_combout ;
wire \Add0~13_sumout ;
wire \PC_inst|PC~3_combout ;
wire \instruction_memory_inst|memoria_ROM~0_combout ;
wire \Add0~1_sumout ;
wire \PC_inst|PC~0_combout ;
wire \data_memory_inst|ReadData[0]~0_combout ;
wire \data_memory_inst|ReadData[1]~1_combout ;
wire \data_memory_inst|ReadData[2]~2_combout ;
wire \data_memory_inst|ReadData[3]~3_combout ;
wire \data_memory_inst|ReadData[4]~4_combout ;
wire \data_memory_inst|ReadData[5]~5_combout ;
wire \data_memory_inst|ReadData[6]~6_combout ;
wire \data_memory_inst|ReadData[7]~7_combout ;
wire \data_memory_inst|ReadData[8]~8_combout ;
wire \data_memory_inst|ReadData[9]~9_combout ;
wire \data_memory_inst|ReadData[10]~10_combout ;
wire \data_memory_inst|ReadData[11]~11_combout ;
wire \data_memory_inst|ReadData[12]~12_combout ;
wire \data_memory_inst|ReadData[13]~13_combout ;
wire \data_memory_inst|ReadData[14]~14_combout ;
wire \data_memory_inst|ReadData[15]~15_combout ;
wire \data_memory_inst|ReadData[16]~16_combout ;
wire \data_memory_inst|ReadData[17]~17_combout ;
wire \data_memory_inst|ReadData[18]~18_combout ;
wire \data_memory_inst|ReadData[19]~19_combout ;
wire \data_memory_inst|ReadData[20]~20_combout ;
wire \data_memory_inst|ReadData[21]~21_combout ;
wire \data_memory_inst|ReadData[22]~22_combout ;
wire \data_memory_inst|ReadData[23]~23_combout ;
wire \data_memory_inst|ReadData[24]~24_combout ;
wire \data_memory_inst|ReadData[25]~25_combout ;
wire \data_memory_inst|ReadData[26]~26_combout ;
wire \data_memory_inst|ReadData[27]~27_combout ;
wire \data_memory_inst|ReadData[28]~28_combout ;
wire \data_memory_inst|ReadData[29]~29_combout ;
wire \data_memory_inst|ReadData[30]~30_combout ;
wire \data_memory_inst|ReadData[31]~31_combout ;
wire [31:0] \PC_inst|PC ;


// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \current_PC[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[0]),
	.obar());
// synopsys translate_off
defparam \current_PC[0]~output .bus_hold = "false";
defparam \current_PC[0]~output .open_drain_output = "false";
defparam \current_PC[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \current_PC[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[1]),
	.obar());
// synopsys translate_off
defparam \current_PC[1]~output .bus_hold = "false";
defparam \current_PC[1]~output .open_drain_output = "false";
defparam \current_PC[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N2
cyclonev_io_obuf \current_PC[2]~output (
	.i(\PC_inst|PC [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[2]),
	.obar());
// synopsys translate_off
defparam \current_PC[2]~output .bus_hold = "false";
defparam \current_PC[2]~output .open_drain_output = "false";
defparam \current_PC[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N53
cyclonev_io_obuf \current_PC[3]~output (
	.i(\PC_inst|PC [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[3]),
	.obar());
// synopsys translate_off
defparam \current_PC[3]~output .bus_hold = "false";
defparam \current_PC[3]~output .open_drain_output = "false";
defparam \current_PC[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \current_PC[4]~output (
	.i(\PC_inst|PC [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[4]),
	.obar());
// synopsys translate_off
defparam \current_PC[4]~output .bus_hold = "false";
defparam \current_PC[4]~output .open_drain_output = "false";
defparam \current_PC[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \current_PC[5]~output (
	.i(\PC_inst|PC [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[5]),
	.obar());
// synopsys translate_off
defparam \current_PC[5]~output .bus_hold = "false";
defparam \current_PC[5]~output .open_drain_output = "false";
defparam \current_PC[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N53
cyclonev_io_obuf \current_PC[6]~output (
	.i(\PC_inst|PC [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[6]),
	.obar());
// synopsys translate_off
defparam \current_PC[6]~output .bus_hold = "false";
defparam \current_PC[6]~output .open_drain_output = "false";
defparam \current_PC[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \current_PC[7]~output (
	.i(\PC_inst|PC [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[7]),
	.obar());
// synopsys translate_off
defparam \current_PC[7]~output .bus_hold = "false";
defparam \current_PC[7]~output .open_drain_output = "false";
defparam \current_PC[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \current_PC[8]~output (
	.i(\PC_inst|PC [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[8]),
	.obar());
// synopsys translate_off
defparam \current_PC[8]~output .bus_hold = "false";
defparam \current_PC[8]~output .open_drain_output = "false";
defparam \current_PC[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \current_PC[9]~output (
	.i(\PC_inst|PC [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[9]),
	.obar());
// synopsys translate_off
defparam \current_PC[9]~output .bus_hold = "false";
defparam \current_PC[9]~output .open_drain_output = "false";
defparam \current_PC[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N36
cyclonev_io_obuf \current_PC[10]~output (
	.i(\PC_inst|PC [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[10]),
	.obar());
// synopsys translate_off
defparam \current_PC[10]~output .bus_hold = "false";
defparam \current_PC[10]~output .open_drain_output = "false";
defparam \current_PC[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \current_PC[11]~output (
	.i(\PC_inst|PC [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[11]),
	.obar());
// synopsys translate_off
defparam \current_PC[11]~output .bus_hold = "false";
defparam \current_PC[11]~output .open_drain_output = "false";
defparam \current_PC[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N36
cyclonev_io_obuf \current_PC[12]~output (
	.i(\PC_inst|PC [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[12]),
	.obar());
// synopsys translate_off
defparam \current_PC[12]~output .bus_hold = "false";
defparam \current_PC[12]~output .open_drain_output = "false";
defparam \current_PC[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \current_PC[13]~output (
	.i(\PC_inst|PC [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[13]),
	.obar());
// synopsys translate_off
defparam \current_PC[13]~output .bus_hold = "false";
defparam \current_PC[13]~output .open_drain_output = "false";
defparam \current_PC[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N93
cyclonev_io_obuf \current_PC[14]~output (
	.i(\PC_inst|PC [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[14]),
	.obar());
// synopsys translate_off
defparam \current_PC[14]~output .bus_hold = "false";
defparam \current_PC[14]~output .open_drain_output = "false";
defparam \current_PC[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N19
cyclonev_io_obuf \current_PC[15]~output (
	.i(\PC_inst|PC [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[15]),
	.obar());
// synopsys translate_off
defparam \current_PC[15]~output .bus_hold = "false";
defparam \current_PC[15]~output .open_drain_output = "false";
defparam \current_PC[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \current_PC[16]~output (
	.i(\PC_inst|PC [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[16]),
	.obar());
// synopsys translate_off
defparam \current_PC[16]~output .bus_hold = "false";
defparam \current_PC[16]~output .open_drain_output = "false";
defparam \current_PC[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N5
cyclonev_io_obuf \current_PC[17]~output (
	.i(\PC_inst|PC [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[17]),
	.obar());
// synopsys translate_off
defparam \current_PC[17]~output .bus_hold = "false";
defparam \current_PC[17]~output .open_drain_output = "false";
defparam \current_PC[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \current_PC[18]~output (
	.i(\PC_inst|PC [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[18]),
	.obar());
// synopsys translate_off
defparam \current_PC[18]~output .bus_hold = "false";
defparam \current_PC[18]~output .open_drain_output = "false";
defparam \current_PC[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N19
cyclonev_io_obuf \current_PC[19]~output (
	.i(\PC_inst|PC [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[19]),
	.obar());
// synopsys translate_off
defparam \current_PC[19]~output .bus_hold = "false";
defparam \current_PC[19]~output .open_drain_output = "false";
defparam \current_PC[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N2
cyclonev_io_obuf \current_PC[20]~output (
	.i(\PC_inst|PC [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[20]),
	.obar());
// synopsys translate_off
defparam \current_PC[20]~output .bus_hold = "false";
defparam \current_PC[20]~output .open_drain_output = "false";
defparam \current_PC[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \current_PC[21]~output (
	.i(\PC_inst|PC [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[21]),
	.obar());
// synopsys translate_off
defparam \current_PC[21]~output .bus_hold = "false";
defparam \current_PC[21]~output .open_drain_output = "false";
defparam \current_PC[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N5
cyclonev_io_obuf \current_PC[22]~output (
	.i(\PC_inst|PC [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[22]),
	.obar());
// synopsys translate_off
defparam \current_PC[22]~output .bus_hold = "false";
defparam \current_PC[22]~output .open_drain_output = "false";
defparam \current_PC[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N76
cyclonev_io_obuf \current_PC[23]~output (
	.i(\PC_inst|PC [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[23]),
	.obar());
// synopsys translate_off
defparam \current_PC[23]~output .bus_hold = "false";
defparam \current_PC[23]~output .open_drain_output = "false";
defparam \current_PC[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N56
cyclonev_io_obuf \current_PC[24]~output (
	.i(\PC_inst|PC [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[24]),
	.obar());
// synopsys translate_off
defparam \current_PC[24]~output .bus_hold = "false";
defparam \current_PC[24]~output .open_drain_output = "false";
defparam \current_PC[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N53
cyclonev_io_obuf \current_PC[25]~output (
	.i(\PC_inst|PC [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[25]),
	.obar());
// synopsys translate_off
defparam \current_PC[25]~output .bus_hold = "false";
defparam \current_PC[25]~output .open_drain_output = "false";
defparam \current_PC[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N39
cyclonev_io_obuf \current_PC[26]~output (
	.i(\PC_inst|PC [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[26]),
	.obar());
// synopsys translate_off
defparam \current_PC[26]~output .bus_hold = "false";
defparam \current_PC[26]~output .open_drain_output = "false";
defparam \current_PC[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \current_PC[27]~output (
	.i(\PC_inst|PC [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[27]),
	.obar());
// synopsys translate_off
defparam \current_PC[27]~output .bus_hold = "false";
defparam \current_PC[27]~output .open_drain_output = "false";
defparam \current_PC[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N93
cyclonev_io_obuf \current_PC[28]~output (
	.i(\PC_inst|PC [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[28]),
	.obar());
// synopsys translate_off
defparam \current_PC[28]~output .bus_hold = "false";
defparam \current_PC[28]~output .open_drain_output = "false";
defparam \current_PC[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N36
cyclonev_io_obuf \current_PC[29]~output (
	.i(\PC_inst|PC [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[29]),
	.obar());
// synopsys translate_off
defparam \current_PC[29]~output .bus_hold = "false";
defparam \current_PC[29]~output .open_drain_output = "false";
defparam \current_PC[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \current_PC[30]~output (
	.i(\PC_inst|PC [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[30]),
	.obar());
// synopsys translate_off
defparam \current_PC[30]~output .bus_hold = "false";
defparam \current_PC[30]~output .open_drain_output = "false";
defparam \current_PC[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N19
cyclonev_io_obuf \current_PC[31]~output (
	.i(\PC_inst|PC [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_PC[31]),
	.obar());
// synopsys translate_off
defparam \current_PC[31]~output .bus_hold = "false";
defparam \current_PC[31]~output .open_drain_output = "false";
defparam \current_PC[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N93
cyclonev_io_obuf \ULA_result[0]~output (
	.i(\alu_inst|Add0~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[0]),
	.obar());
// synopsys translate_off
defparam \ULA_result[0]~output .bus_hold = "false";
defparam \ULA_result[0]~output .open_drain_output = "false";
defparam \ULA_result[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N2
cyclonev_io_obuf \ULA_result[1]~output (
	.i(\alu_inst|Add0~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[1]),
	.obar());
// synopsys translate_off
defparam \ULA_result[1]~output .bus_hold = "false";
defparam \ULA_result[1]~output .open_drain_output = "false";
defparam \ULA_result[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \ULA_result[2]~output (
	.i(\alu_inst|Add0~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[2]),
	.obar());
// synopsys translate_off
defparam \ULA_result[2]~output .bus_hold = "false";
defparam \ULA_result[2]~output .open_drain_output = "false";
defparam \ULA_result[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N2
cyclonev_io_obuf \ULA_result[3]~output (
	.i(\alu_inst|Add0~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[3]),
	.obar());
// synopsys translate_off
defparam \ULA_result[3]~output .bus_hold = "false";
defparam \ULA_result[3]~output .open_drain_output = "false";
defparam \ULA_result[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \ULA_result[4]~output (
	.i(\alu_inst|Add0~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[4]),
	.obar());
// synopsys translate_off
defparam \ULA_result[4]~output .bus_hold = "false";
defparam \ULA_result[4]~output .open_drain_output = "false";
defparam \ULA_result[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N93
cyclonev_io_obuf \ULA_result[5]~output (
	.i(\alu_inst|Add0~21_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[5]),
	.obar());
// synopsys translate_off
defparam \ULA_result[5]~output .bus_hold = "false";
defparam \ULA_result[5]~output .open_drain_output = "false";
defparam \ULA_result[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N36
cyclonev_io_obuf \ULA_result[6]~output (
	.i(\alu_inst|Add0~25_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[6]),
	.obar());
// synopsys translate_off
defparam \ULA_result[6]~output .bus_hold = "false";
defparam \ULA_result[6]~output .open_drain_output = "false";
defparam \ULA_result[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \ULA_result[7]~output (
	.i(\alu_inst|Add0~29_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[7]),
	.obar());
// synopsys translate_off
defparam \ULA_result[7]~output .bus_hold = "false";
defparam \ULA_result[7]~output .open_drain_output = "false";
defparam \ULA_result[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \ULA_result[8]~output (
	.i(\alu_inst|Add0~33_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[8]),
	.obar());
// synopsys translate_off
defparam \ULA_result[8]~output .bus_hold = "false";
defparam \ULA_result[8]~output .open_drain_output = "false";
defparam \ULA_result[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \ULA_result[9]~output (
	.i(\alu_inst|Add0~37_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[9]),
	.obar());
// synopsys translate_off
defparam \ULA_result[9]~output .bus_hold = "false";
defparam \ULA_result[9]~output .open_drain_output = "false";
defparam \ULA_result[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \ULA_result[10]~output (
	.i(\alu_inst|Add0~41_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[10]),
	.obar());
// synopsys translate_off
defparam \ULA_result[10]~output .bus_hold = "false";
defparam \ULA_result[10]~output .open_drain_output = "false";
defparam \ULA_result[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N53
cyclonev_io_obuf \ULA_result[11]~output (
	.i(\alu_inst|Add0~45_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[11]),
	.obar());
// synopsys translate_off
defparam \ULA_result[11]~output .bus_hold = "false";
defparam \ULA_result[11]~output .open_drain_output = "false";
defparam \ULA_result[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \ULA_result[12]~output (
	.i(\alu_inst|Add0~49_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[12]),
	.obar());
// synopsys translate_off
defparam \ULA_result[12]~output .bus_hold = "false";
defparam \ULA_result[12]~output .open_drain_output = "false";
defparam \ULA_result[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N19
cyclonev_io_obuf \ULA_result[13]~output (
	.i(\alu_inst|Add0~53_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[13]),
	.obar());
// synopsys translate_off
defparam \ULA_result[13]~output .bus_hold = "false";
defparam \ULA_result[13]~output .open_drain_output = "false";
defparam \ULA_result[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N36
cyclonev_io_obuf \ULA_result[14]~output (
	.i(\alu_inst|Add0~57_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[14]),
	.obar());
// synopsys translate_off
defparam \ULA_result[14]~output .bus_hold = "false";
defparam \ULA_result[14]~output .open_drain_output = "false";
defparam \ULA_result[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N42
cyclonev_io_obuf \ULA_result[15]~output (
	.i(\alu_inst|Add0~61_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[15]),
	.obar());
// synopsys translate_off
defparam \ULA_result[15]~output .bus_hold = "false";
defparam \ULA_result[15]~output .open_drain_output = "false";
defparam \ULA_result[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \ULA_result[16]~output (
	.i(\alu_inst|Add0~65_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[16]),
	.obar());
// synopsys translate_off
defparam \ULA_result[16]~output .bus_hold = "false";
defparam \ULA_result[16]~output .open_drain_output = "false";
defparam \ULA_result[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N36
cyclonev_io_obuf \ULA_result[17]~output (
	.i(\alu_inst|Add0~69_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[17]),
	.obar());
// synopsys translate_off
defparam \ULA_result[17]~output .bus_hold = "false";
defparam \ULA_result[17]~output .open_drain_output = "false";
defparam \ULA_result[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \ULA_result[18]~output (
	.i(\alu_inst|Add0~73_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[18]),
	.obar());
// synopsys translate_off
defparam \ULA_result[18]~output .bus_hold = "false";
defparam \ULA_result[18]~output .open_drain_output = "false";
defparam \ULA_result[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N59
cyclonev_io_obuf \ULA_result[19]~output (
	.i(\alu_inst|Add0~77_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[19]),
	.obar());
// synopsys translate_off
defparam \ULA_result[19]~output .bus_hold = "false";
defparam \ULA_result[19]~output .open_drain_output = "false";
defparam \ULA_result[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N2
cyclonev_io_obuf \ULA_result[20]~output (
	.i(\alu_inst|Add0~81_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[20]),
	.obar());
// synopsys translate_off
defparam \ULA_result[20]~output .bus_hold = "false";
defparam \ULA_result[20]~output .open_drain_output = "false";
defparam \ULA_result[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \ULA_result[21]~output (
	.i(\alu_inst|Add0~85_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[21]),
	.obar());
// synopsys translate_off
defparam \ULA_result[21]~output .bus_hold = "false";
defparam \ULA_result[21]~output .open_drain_output = "false";
defparam \ULA_result[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N53
cyclonev_io_obuf \ULA_result[22]~output (
	.i(\alu_inst|Add0~89_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[22]),
	.obar());
// synopsys translate_off
defparam \ULA_result[22]~output .bus_hold = "false";
defparam \ULA_result[22]~output .open_drain_output = "false";
defparam \ULA_result[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N36
cyclonev_io_obuf \ULA_result[23]~output (
	.i(\alu_inst|Add0~93_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[23]),
	.obar());
// synopsys translate_off
defparam \ULA_result[23]~output .bus_hold = "false";
defparam \ULA_result[23]~output .open_drain_output = "false";
defparam \ULA_result[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \ULA_result[24]~output (
	.i(\alu_inst|Add0~97_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[24]),
	.obar());
// synopsys translate_off
defparam \ULA_result[24]~output .bus_hold = "false";
defparam \ULA_result[24]~output .open_drain_output = "false";
defparam \ULA_result[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \ULA_result[25]~output (
	.i(\alu_inst|Add0~101_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[25]),
	.obar());
// synopsys translate_off
defparam \ULA_result[25]~output .bus_hold = "false";
defparam \ULA_result[25]~output .open_drain_output = "false";
defparam \ULA_result[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N37
cyclonev_io_obuf \ULA_result[26]~output (
	.i(\alu_inst|Add0~105_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[26]),
	.obar());
// synopsys translate_off
defparam \ULA_result[26]~output .bus_hold = "false";
defparam \ULA_result[26]~output .open_drain_output = "false";
defparam \ULA_result[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N42
cyclonev_io_obuf \ULA_result[27]~output (
	.i(\alu_inst|Add0~109_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[27]),
	.obar());
// synopsys translate_off
defparam \ULA_result[27]~output .bus_hold = "false";
defparam \ULA_result[27]~output .open_drain_output = "false";
defparam \ULA_result[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \ULA_result[28]~output (
	.i(\alu_inst|Add0~113_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[28]),
	.obar());
// synopsys translate_off
defparam \ULA_result[28]~output .bus_hold = "false";
defparam \ULA_result[28]~output .open_drain_output = "false";
defparam \ULA_result[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \ULA_result[29]~output (
	.i(\alu_inst|Add0~117_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[29]),
	.obar());
// synopsys translate_off
defparam \ULA_result[29]~output .bus_hold = "false";
defparam \ULA_result[29]~output .open_drain_output = "false";
defparam \ULA_result[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N53
cyclonev_io_obuf \ULA_result[30]~output (
	.i(\alu_inst|Add0~121_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[30]),
	.obar());
// synopsys translate_off
defparam \ULA_result[30]~output .bus_hold = "false";
defparam \ULA_result[30]~output .open_drain_output = "false";
defparam \ULA_result[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N2
cyclonev_io_obuf \ULA_result[31]~output (
	.i(\alu_inst|Add0~125_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_result[31]),
	.obar());
// synopsys translate_off
defparam \ULA_result[31]~output .bus_hold = "false";
defparam \ULA_result[31]~output .open_drain_output = "false";
defparam \ULA_result[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N20
cyclonev_io_obuf \d_mem_out[0]~output (
	.i(\data_memory_inst|ReadData[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[0]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[0]~output .bus_hold = "false";
defparam \d_mem_out[0]~output .open_drain_output = "false";
defparam \d_mem_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N59
cyclonev_io_obuf \d_mem_out[1]~output (
	.i(\data_memory_inst|ReadData[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[1]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[1]~output .bus_hold = "false";
defparam \d_mem_out[1]~output .open_drain_output = "false";
defparam \d_mem_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \d_mem_out[2]~output (
	.i(\data_memory_inst|ReadData[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[2]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[2]~output .bus_hold = "false";
defparam \d_mem_out[2]~output .open_drain_output = "false";
defparam \d_mem_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N3
cyclonev_io_obuf \d_mem_out[3]~output (
	.i(\data_memory_inst|ReadData[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[3]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[3]~output .bus_hold = "false";
defparam \d_mem_out[3]~output .open_drain_output = "false";
defparam \d_mem_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \d_mem_out[4]~output (
	.i(\data_memory_inst|ReadData[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[4]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[4]~output .bus_hold = "false";
defparam \d_mem_out[4]~output .open_drain_output = "false";
defparam \d_mem_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \d_mem_out[5]~output (
	.i(\data_memory_inst|ReadData[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[5]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[5]~output .bus_hold = "false";
defparam \d_mem_out[5]~output .open_drain_output = "false";
defparam \d_mem_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \d_mem_out[6]~output (
	.i(\data_memory_inst|ReadData[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[6]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[6]~output .bus_hold = "false";
defparam \d_mem_out[6]~output .open_drain_output = "false";
defparam \d_mem_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \d_mem_out[7]~output (
	.i(\data_memory_inst|ReadData[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[7]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[7]~output .bus_hold = "false";
defparam \d_mem_out[7]~output .open_drain_output = "false";
defparam \d_mem_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N2
cyclonev_io_obuf \d_mem_out[8]~output (
	.i(\data_memory_inst|ReadData[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[8]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[8]~output .bus_hold = "false";
defparam \d_mem_out[8]~output .open_drain_output = "false";
defparam \d_mem_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N22
cyclonev_io_obuf \d_mem_out[9]~output (
	.i(\data_memory_inst|ReadData[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[9]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[9]~output .bus_hold = "false";
defparam \d_mem_out[9]~output .open_drain_output = "false";
defparam \d_mem_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N53
cyclonev_io_obuf \d_mem_out[10]~output (
	.i(\data_memory_inst|ReadData[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[10]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[10]~output .bus_hold = "false";
defparam \d_mem_out[10]~output .open_drain_output = "false";
defparam \d_mem_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \d_mem_out[11]~output (
	.i(\data_memory_inst|ReadData[11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[11]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[11]~output .bus_hold = "false";
defparam \d_mem_out[11]~output .open_drain_output = "false";
defparam \d_mem_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N76
cyclonev_io_obuf \d_mem_out[12]~output (
	.i(\data_memory_inst|ReadData[12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[12]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[12]~output .bus_hold = "false";
defparam \d_mem_out[12]~output .open_drain_output = "false";
defparam \d_mem_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \d_mem_out[13]~output (
	.i(\data_memory_inst|ReadData[13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[13]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[13]~output .bus_hold = "false";
defparam \d_mem_out[13]~output .open_drain_output = "false";
defparam \d_mem_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \d_mem_out[14]~output (
	.i(\data_memory_inst|ReadData[14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[14]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[14]~output .bus_hold = "false";
defparam \d_mem_out[14]~output .open_drain_output = "false";
defparam \d_mem_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \d_mem_out[15]~output (
	.i(\data_memory_inst|ReadData[15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[15]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[15]~output .bus_hold = "false";
defparam \d_mem_out[15]~output .open_drain_output = "false";
defparam \d_mem_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \d_mem_out[16]~output (
	.i(\data_memory_inst|ReadData[16]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[16]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[16]~output .bus_hold = "false";
defparam \d_mem_out[16]~output .open_drain_output = "false";
defparam \d_mem_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \d_mem_out[17]~output (
	.i(\data_memory_inst|ReadData[17]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[17]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[17]~output .bus_hold = "false";
defparam \d_mem_out[17]~output .open_drain_output = "false";
defparam \d_mem_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N59
cyclonev_io_obuf \d_mem_out[18]~output (
	.i(\data_memory_inst|ReadData[18]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[18]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[18]~output .bus_hold = "false";
defparam \d_mem_out[18]~output .open_drain_output = "false";
defparam \d_mem_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \d_mem_out[19]~output (
	.i(\data_memory_inst|ReadData[19]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[19]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[19]~output .bus_hold = "false";
defparam \d_mem_out[19]~output .open_drain_output = "false";
defparam \d_mem_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N22
cyclonev_io_obuf \d_mem_out[20]~output (
	.i(\data_memory_inst|ReadData[20]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[20]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[20]~output .bus_hold = "false";
defparam \d_mem_out[20]~output .open_drain_output = "false";
defparam \d_mem_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \d_mem_out[21]~output (
	.i(\data_memory_inst|ReadData[21]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[21]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[21]~output .bus_hold = "false";
defparam \d_mem_out[21]~output .open_drain_output = "false";
defparam \d_mem_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N19
cyclonev_io_obuf \d_mem_out[22]~output (
	.i(\data_memory_inst|ReadData[22]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[22]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[22]~output .bus_hold = "false";
defparam \d_mem_out[22]~output .open_drain_output = "false";
defparam \d_mem_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \d_mem_out[23]~output (
	.i(\data_memory_inst|ReadData[23]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[23]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[23]~output .bus_hold = "false";
defparam \d_mem_out[23]~output .open_drain_output = "false";
defparam \d_mem_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \d_mem_out[24]~output (
	.i(\data_memory_inst|ReadData[24]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[24]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[24]~output .bus_hold = "false";
defparam \d_mem_out[24]~output .open_drain_output = "false";
defparam \d_mem_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N19
cyclonev_io_obuf \d_mem_out[25]~output (
	.i(\data_memory_inst|ReadData[25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[25]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[25]~output .bus_hold = "false";
defparam \d_mem_out[25]~output .open_drain_output = "false";
defparam \d_mem_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N2
cyclonev_io_obuf \d_mem_out[26]~output (
	.i(\data_memory_inst|ReadData[26]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[26]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[26]~output .bus_hold = "false";
defparam \d_mem_out[26]~output .open_drain_output = "false";
defparam \d_mem_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \d_mem_out[27]~output (
	.i(\data_memory_inst|ReadData[27]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[27]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[27]~output .bus_hold = "false";
defparam \d_mem_out[27]~output .open_drain_output = "false";
defparam \d_mem_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N56
cyclonev_io_obuf \d_mem_out[28]~output (
	.i(\data_memory_inst|ReadData[28]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[28]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[28]~output .bus_hold = "false";
defparam \d_mem_out[28]~output .open_drain_output = "false";
defparam \d_mem_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \d_mem_out[29]~output (
	.i(\data_memory_inst|ReadData[29]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[29]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[29]~output .bus_hold = "false";
defparam \d_mem_out[29]~output .open_drain_output = "false";
defparam \d_mem_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N53
cyclonev_io_obuf \d_mem_out[30]~output (
	.i(\data_memory_inst|ReadData[30]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[30]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[30]~output .bus_hold = "false";
defparam \d_mem_out[30]~output .open_drain_output = "false";
defparam \d_mem_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \d_mem_out[31]~output (
	.i(\data_memory_inst|ReadData[31]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_mem_out[31]),
	.obar());
// synopsys translate_off
defparam \d_mem_out[31]~output .bus_hold = "false";
defparam \d_mem_out[31]~output .open_drain_output = "false";
defparam \d_mem_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N0
cyclonev_lcell_comb \PC_adder_inst|Add0~1 (
// Equation(s):
// \PC_adder_inst|Add0~1_sumout  = SUM(( \PC_inst|PC [2] ) + ( VCC ) + ( !VCC ))
// \PC_adder_inst|Add0~2  = CARRY(( \PC_inst|PC [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~1_sumout ),
	.cout(\PC_adder_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~1 .extended_lut = "off";
defparam \PC_adder_inst|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \PC_adder_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y41_N21
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~5 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~5_combout  = ( \PC_inst|PC [3] & ( \PC_inst|PC [7] & ( (!\PC_inst|PC [2] & ((!\PC_inst|PC [4] & (\PC_inst|PC [6])) # (\PC_inst|PC [4] & ((\PC_inst|PC [5]))))) # (\PC_inst|PC [2] & ((!\PC_inst|PC [6] & ((\PC_inst|PC 
// [5]))) # (\PC_inst|PC [6] & (!\PC_inst|PC [4])))) ) ) ) # ( !\PC_inst|PC [3] & ( \PC_inst|PC [7] & ( (!\PC_inst|PC [2] & ((!\PC_inst|PC [6] $ (\PC_inst|PC [5])) # (\PC_inst|PC [4]))) # (\PC_inst|PC [2] & (!\PC_inst|PC [6] $ (((!\PC_inst|PC [4]) # 
// (!\PC_inst|PC [5]))))) ) ) ) # ( \PC_inst|PC [3] & ( !\PC_inst|PC [7] & ( (!\PC_inst|PC [5] & ((!\PC_inst|PC [2] & (!\PC_inst|PC [6])) # (\PC_inst|PC [2] & ((\PC_inst|PC [4]))))) # (\PC_inst|PC [5] & (!\PC_inst|PC [4] & ((!\PC_inst|PC [2]) # (!\PC_inst|PC 
// [6])))) ) ) ) # ( !\PC_inst|PC [3] & ( !\PC_inst|PC [7] & ( (!\PC_inst|PC [6] & (\PC_inst|PC [5] & (!\PC_inst|PC [2] $ (!\PC_inst|PC [4])))) # (\PC_inst|PC [6] & ((!\PC_inst|PC [4] & (\PC_inst|PC [2])) # (\PC_inst|PC [4] & ((\PC_inst|PC [5]))))) ) ) )

	.dataa(!\PC_inst|PC [2]),
	.datab(!\PC_inst|PC [6]),
	.datac(!\PC_inst|PC [4]),
	.datad(!\PC_inst|PC [5]),
	.datae(!\PC_inst|PC [3]),
	.dataf(!\PC_inst|PC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~5 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~5 .lut_mask = 64'h105B8DE09B3E307E;
defparam \instruction_memory_inst|memoria_ROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y39_N39
cyclonev_lcell_comb \control_unit_inst|Decoder0~1 (
// Equation(s):
// \control_unit_inst|Decoder0~1_combout  = ( \PC_inst|PC [2] & ( (!\PC_inst|PC [3] & (!\PC_inst|PC [4] $ (\PC_inst|PC [5]))) ) )

	.dataa(!\PC_inst|PC [3]),
	.datab(gnd),
	.datac(!\PC_inst|PC [4]),
	.datad(!\PC_inst|PC [5]),
	.datae(gnd),
	.dataf(!\PC_inst|PC [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit_inst|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit_inst|Decoder0~1 .extended_lut = "off";
defparam \control_unit_inst|Decoder0~1 .lut_mask = 64'h00000000A00AA00A;
defparam \control_unit_inst|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y36_N36
cyclonev_lcell_comb \control_unit_inst|Decoder0~2 (
// Equation(s):
// \control_unit_inst|Decoder0~2_combout  = ( !\PC_inst|PC [2] & ( \PC_inst|PC [5] & ( (\PC_inst|PC [6] & (!\PC_inst|PC [4] & (\PC_inst|PC [7] & !\PC_inst|PC [3]))) ) ) )

	.dataa(!\PC_inst|PC [6]),
	.datab(!\PC_inst|PC [4]),
	.datac(!\PC_inst|PC [7]),
	.datad(!\PC_inst|PC [3]),
	.datae(!\PC_inst|PC [2]),
	.dataf(!\PC_inst|PC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit_inst|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit_inst|Decoder0~2 .extended_lut = "off";
defparam \control_unit_inst|Decoder0~2 .lut_mask = 64'h0000000004000000;
defparam \control_unit_inst|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y39_N30
cyclonev_lcell_comb \control_unit_inst|Jump (
// Equation(s):
// \control_unit_inst|Jump~combout  = ( !\control_unit_inst|Decoder0~2_combout  & ( (!\control_unit_inst|Decoder0~1_combout ) # ((!\PC_inst|PC [6]) # (!\PC_inst|PC [7])) ) )

	.dataa(!\control_unit_inst|Decoder0~1_combout ),
	.datab(!\PC_inst|PC [6]),
	.datac(gnd),
	.datad(!\PC_inst|PC [7]),
	.datae(gnd),
	.dataf(!\control_unit_inst|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit_inst|Jump~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit_inst|Jump .extended_lut = "off";
defparam \control_unit_inst|Jump .lut_mask = 64'hFFEEFFEE00000000;
defparam \control_unit_inst|Jump .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N6
cyclonev_lcell_comb \PC_adder_inst|Add0~9 (
// Equation(s):
// \PC_adder_inst|Add0~9_sumout  = SUM(( \PC_inst|PC [4] ) + ( GND ) + ( \PC_adder_inst|Add0~6  ))
// \PC_adder_inst|Add0~10  = CARRY(( \PC_inst|PC [4] ) + ( GND ) + ( \PC_adder_inst|Add0~6  ))

	.dataa(gnd),
	.datab(!\PC_inst|PC [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~9_sumout ),
	.cout(\PC_adder_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~9 .extended_lut = "off";
defparam \PC_adder_inst|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \PC_adder_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N9
cyclonev_lcell_comb \PC_adder_inst|Add0~13 (
// Equation(s):
// \PC_adder_inst|Add0~13_sumout  = SUM(( \PC_inst|PC [5] ) + ( GND ) + ( \PC_adder_inst|Add0~10  ))
// \PC_adder_inst|Add0~14  = CARRY(( \PC_inst|PC [5] ) + ( GND ) + ( \PC_adder_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_inst|PC [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~13_sumout ),
	.cout(\PC_adder_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~13 .extended_lut = "off";
defparam \PC_adder_inst|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC_adder_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N12
cyclonev_lcell_comb \PC_adder_inst|Add0~17 (
// Equation(s):
// \PC_adder_inst|Add0~17_sumout  = SUM(( \PC_inst|PC [6] ) + ( GND ) + ( \PC_adder_inst|Add0~14  ))
// \PC_adder_inst|Add0~18  = CARRY(( \PC_inst|PC [6] ) + ( GND ) + ( \PC_adder_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_inst|PC [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~17_sumout ),
	.cout(\PC_adder_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~17 .extended_lut = "off";
defparam \PC_adder_inst|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC_adder_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N15
cyclonev_lcell_comb \PC_adder_inst|Add0~21 (
// Equation(s):
// \PC_adder_inst|Add0~21_sumout  = SUM(( \PC_inst|PC [7] ) + ( GND ) + ( \PC_adder_inst|Add0~18  ))
// \PC_adder_inst|Add0~22  = CARRY(( \PC_inst|PC [7] ) + ( GND ) + ( \PC_adder_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_inst|PC [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~21_sumout ),
	.cout(\PC_adder_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~21 .extended_lut = "off";
defparam \PC_adder_inst|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC_adder_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y41_N30
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~2 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~2_combout  = ( \PC_inst|PC [7] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [6] & (!\PC_inst|PC [5] & ((!\PC_inst|PC [4]) # (!\PC_inst|PC [2])))) # (\PC_inst|PC [6] & (((!\PC_inst|PC [4])))) ) ) ) # ( !\PC_inst|PC [7] & ( 
// \PC_inst|PC [3] & ( (!\PC_inst|PC [6] & (\PC_inst|PC [5])) # (\PC_inst|PC [6] & ((!\PC_inst|PC [5] & ((\PC_inst|PC [2]) # (\PC_inst|PC [4]))) # (\PC_inst|PC [5] & (\PC_inst|PC [4] & \PC_inst|PC [2])))) ) ) ) # ( \PC_inst|PC [7] & ( !\PC_inst|PC [3] & ( 
// (!\PC_inst|PC [5] & (\PC_inst|PC [6] & ((\PC_inst|PC [2]) # (\PC_inst|PC [4])))) # (\PC_inst|PC [5] & ((!\PC_inst|PC [4]) # (!\PC_inst|PC [6] $ (!\PC_inst|PC [2])))) ) ) ) # ( !\PC_inst|PC [7] & ( !\PC_inst|PC [3] & ( (!\PC_inst|PC [6] & ((!\PC_inst|PC 
// [2]) # (!\PC_inst|PC [5] $ (!\PC_inst|PC [4])))) # (\PC_inst|PC [6] & (\PC_inst|PC [2] & ((!\PC_inst|PC [4]) # (\PC_inst|PC [5])))) ) ) )

	.dataa(!\PC_inst|PC [6]),
	.datab(!\PC_inst|PC [5]),
	.datac(!\PC_inst|PC [4]),
	.datad(!\PC_inst|PC [2]),
	.datae(!\PC_inst|PC [7]),
	.dataf(!\PC_inst|PC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~2 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~2 .lut_mask = 64'hAA7935762667D8D0;
defparam \instruction_memory_inst|memoria_ROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N3
cyclonev_lcell_comb \PC_adder_inst|Add0~5 (
// Equation(s):
// \PC_adder_inst|Add0~5_sumout  = SUM(( \PC_inst|PC [3] ) + ( GND ) + ( \PC_adder_inst|Add0~2  ))
// \PC_adder_inst|Add0~6  = CARRY(( \PC_inst|PC [3] ) + ( GND ) + ( \PC_adder_inst|Add0~2  ))

	.dataa(!\PC_inst|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~5_sumout ),
	.cout(\PC_adder_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~5 .extended_lut = "off";
defparam \PC_adder_inst|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \PC_adder_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \instruction_memory_inst|memoria_ROM~0_combout  ) + ( \PC_adder_inst|Add0~1_sumout  ) + ( !VCC ))
// \Add0~2  = CARRY(( \instruction_memory_inst|memoria_ROM~0_combout  ) + ( \PC_adder_inst|Add0~1_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\PC_adder_inst|Add0~1_sumout ),
	.datac(!\instruction_memory_inst|memoria_ROM~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \instruction_memory_inst|memoria_ROM~1_combout  ) + ( \PC_adder_inst|Add0~5_sumout  ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \instruction_memory_inst|memoria_ROM~1_combout  ) + ( \PC_adder_inst|Add0~5_sumout  ) + ( \Add0~2  ))

	.dataa(!\instruction_memory_inst|memoria_ROM~1_combout ),
	.datab(gnd),
	.datac(!\PC_adder_inst|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \PC_adder_inst|Add0~9_sumout  ) + ( \instruction_memory_inst|memoria_ROM~2_combout  ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \PC_adder_inst|Add0~9_sumout  ) + ( \instruction_memory_inst|memoria_ROM~2_combout  ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~2_combout ),
	.datad(!\PC_adder_inst|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \instruction_memory_inst|memoria_ROM~3_combout  ) + ( \PC_adder_inst|Add0~13_sumout  ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \instruction_memory_inst|memoria_ROM~3_combout  ) + ( \PC_adder_inst|Add0~13_sumout  ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_adder_inst|Add0~13_sumout ),
	.datad(!\instruction_memory_inst|memoria_ROM~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \PC_adder_inst|Add0~17_sumout  ) + ( \instruction_memory_inst|memoria_ROM~4_combout  ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \PC_adder_inst|Add0~17_sumout  ) + ( \instruction_memory_inst|memoria_ROM~4_combout  ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~4_combout ),
	.datad(!\PC_adder_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \instruction_memory_inst|memoria_ROM~5_combout  ) + ( \PC_adder_inst|Add0~21_sumout  ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \instruction_memory_inst|memoria_ROM~5_combout  ) + ( \PC_adder_inst|Add0~21_sumout  ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_adder_inst|Add0~21_sumout ),
	.datad(!\instruction_memory_inst|memoria_ROM~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y41_N6
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~26 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~26_combout  = ( \PC_inst|PC [3] & ( \PC_inst|PC [5] & ( (!\PC_inst|PC [4] & \PC_inst|PC [6]) ) ) ) # ( !\PC_inst|PC [3] & ( \PC_inst|PC [5] & ( (\PC_inst|PC [6] & (!\PC_inst|PC [2] $ (((!\PC_inst|PC [7]) # 
// (!\PC_inst|PC [4]))))) ) ) ) # ( \PC_inst|PC [3] & ( !\PC_inst|PC [5] & ( (!\PC_inst|PC [6] & (!\PC_inst|PC [7] & (!\PC_inst|PC [4] & !\PC_inst|PC [2]))) # (\PC_inst|PC [6] & (!\PC_inst|PC [7] $ ((!\PC_inst|PC [4])))) ) ) ) # ( !\PC_inst|PC [3] & ( 
// !\PC_inst|PC [5] & ( (!\PC_inst|PC [7] & (!\PC_inst|PC [4] & ((\PC_inst|PC [6]) # (\PC_inst|PC [2])))) # (\PC_inst|PC [7] & (\PC_inst|PC [4] & ((\PC_inst|PC [6])))) ) ) )

	.dataa(!\PC_inst|PC [7]),
	.datab(!\PC_inst|PC [4]),
	.datac(!\PC_inst|PC [2]),
	.datad(!\PC_inst|PC [6]),
	.datae(!\PC_inst|PC [3]),
	.dataf(!\PC_inst|PC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~26 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~26 .lut_mask = 64'h08998066001E00CC;
defparam \instruction_memory_inst|memoria_ROM~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y40_N24
cyclonev_lcell_comb \control_unit_inst|Decoder0~5 (
// Equation(s):
// \control_unit_inst|Decoder0~5_combout  = ( !\PC_inst|PC [6] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [5] & (\PC_inst|PC [4] & \PC_inst|PC [7])) ) ) ) # ( !\PC_inst|PC [6] & ( !\PC_inst|PC [3] & ( (\PC_inst|PC [7] & ((!\PC_inst|PC [2] & (\PC_inst|PC [5] & 
// !\PC_inst|PC [4])) # (\PC_inst|PC [2] & (!\PC_inst|PC [5] & \PC_inst|PC [4])))) ) ) )

	.dataa(!\PC_inst|PC [2]),
	.datab(!\PC_inst|PC [5]),
	.datac(!\PC_inst|PC [4]),
	.datad(!\PC_inst|PC [7]),
	.datae(!\PC_inst|PC [6]),
	.dataf(!\PC_inst|PC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit_inst|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit_inst|Decoder0~5 .extended_lut = "off";
defparam \control_unit_inst|Decoder0~5 .lut_mask = 64'h00240000000C0000;
defparam \control_unit_inst|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y41_N51
cyclonev_lcell_comb \control_unit_inst|Decoder0~0 (
// Equation(s):
// \control_unit_inst|Decoder0~0_combout  = ( \PC_inst|PC [4] & ( !\PC_inst|PC [6] & ( (\PC_inst|PC [7] & (\PC_inst|PC [5] & !\PC_inst|PC [3])) ) ) ) # ( !\PC_inst|PC [4] & ( !\PC_inst|PC [6] & ( (\PC_inst|PC [7] & (\PC_inst|PC [5] & (!\PC_inst|PC [2] $ 
// (!\PC_inst|PC [3])))) ) ) )

	.dataa(!\PC_inst|PC [7]),
	.datab(!\PC_inst|PC [2]),
	.datac(!\PC_inst|PC [5]),
	.datad(!\PC_inst|PC [3]),
	.datae(!\PC_inst|PC [4]),
	.dataf(!\PC_inst|PC [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit_inst|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit_inst|Decoder0~0 .extended_lut = "off";
defparam \control_unit_inst|Decoder0~0 .lut_mask = 64'h0104050000000000;
defparam \control_unit_inst|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y39_N18
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~24 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~24_combout  = ( \PC_inst|PC [7] & ( \PC_inst|PC [6] & ( (!\PC_inst|PC [2] & (!\PC_inst|PC [4] & (!\PC_inst|PC [5] & !\PC_inst|PC [3]))) # (\PC_inst|PC [2] & (\PC_inst|PC [4] & ((\PC_inst|PC [3])))) ) ) ) # ( 
// !\PC_inst|PC [7] & ( \PC_inst|PC [6] & ( (!\PC_inst|PC [2] & (!\PC_inst|PC [3] $ (((!\PC_inst|PC [5]) # (\PC_inst|PC [4]))))) # (\PC_inst|PC [2] & (\PC_inst|PC [4] & (\PC_inst|PC [5] & !\PC_inst|PC [3]))) ) ) ) # ( \PC_inst|PC [7] & ( !\PC_inst|PC [6] & ( 
// (\PC_inst|PC [5] & (\PC_inst|PC [3] & ((\PC_inst|PC [4]) # (\PC_inst|PC [2])))) ) ) ) # ( !\PC_inst|PC [7] & ( !\PC_inst|PC [6] & ( (\PC_inst|PC [2] & ((!\PC_inst|PC [4] & (!\PC_inst|PC [5] & \PC_inst|PC [3])) # (\PC_inst|PC [4] & (\PC_inst|PC [5] & 
// !\PC_inst|PC [3])))) ) ) )

	.dataa(!\PC_inst|PC [2]),
	.datab(!\PC_inst|PC [4]),
	.datac(!\PC_inst|PC [5]),
	.datad(!\PC_inst|PC [3]),
	.datae(!\PC_inst|PC [7]),
	.dataf(!\PC_inst|PC [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~24 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~24 .lut_mask = 64'h0140000709A28011;
defparam \instruction_memory_inst|memoria_ROM~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N30
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~23 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~23_combout  = ( \PC_inst|PC [5] & ( \PC_inst|PC [3] & ( (\PC_inst|PC [7] & (\PC_inst|PC [2] & (\PC_inst|PC [4] & \PC_inst|PC [6]))) ) ) ) # ( !\PC_inst|PC [5] & ( \PC_inst|PC [3] & ( (\PC_inst|PC [7] & (\PC_inst|PC [4] 
// & !\PC_inst|PC [6])) ) ) ) # ( \PC_inst|PC [5] & ( !\PC_inst|PC [3] & ( (\PC_inst|PC [7] & (!\PC_inst|PC [2] & (!\PC_inst|PC [4] & !\PC_inst|PC [6]))) ) ) ) # ( !\PC_inst|PC [5] & ( !\PC_inst|PC [3] & ( (\PC_inst|PC [7] & (\PC_inst|PC [2] & (\PC_inst|PC 
// [4] & !\PC_inst|PC [6]))) ) ) )

	.dataa(!\PC_inst|PC [7]),
	.datab(!\PC_inst|PC [2]),
	.datac(!\PC_inst|PC [4]),
	.datad(!\PC_inst|PC [6]),
	.datae(!\PC_inst|PC [5]),
	.dataf(!\PC_inst|PC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~23 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~23 .lut_mask = 64'h0100400005000001;
defparam \instruction_memory_inst|memoria_ROM~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y39_N0
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~25 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~25_combout  = ( \PC_inst|PC [7] & ( \PC_inst|PC [3] & ( (\PC_inst|PC [4] & ((!\PC_inst|PC [6] & ((!\PC_inst|PC [5]))) # (\PC_inst|PC [6] & (\PC_inst|PC [2])))) ) ) ) # ( !\PC_inst|PC [7] & ( \PC_inst|PC [3] & ( 
// (!\PC_inst|PC [2] & (!\PC_inst|PC [4] $ (!\PC_inst|PC [5] $ (\PC_inst|PC [6])))) # (\PC_inst|PC [2] & ((!\PC_inst|PC [4] & ((!\PC_inst|PC [6]))) # (\PC_inst|PC [4] & (!\PC_inst|PC [5])))) ) ) ) # ( \PC_inst|PC [7] & ( !\PC_inst|PC [3] & ( (!\PC_inst|PC 
// [2] & (!\PC_inst|PC [4] & (!\PC_inst|PC [5] $ (!\PC_inst|PC [6])))) # (\PC_inst|PC [2] & (\PC_inst|PC [4] & (!\PC_inst|PC [5] & !\PC_inst|PC [6]))) ) ) ) # ( !\PC_inst|PC [7] & ( !\PC_inst|PC [3] & ( (!\PC_inst|PC [2] & (((\PC_inst|PC [5])))) # 
// (\PC_inst|PC [2] & ((!\PC_inst|PC [5] & (!\PC_inst|PC [4] & \PC_inst|PC [6])) # (\PC_inst|PC [5] & ((!\PC_inst|PC [6]))))) ) ) )

	.dataa(!\PC_inst|PC [2]),
	.datab(!\PC_inst|PC [4]),
	.datac(!\PC_inst|PC [5]),
	.datad(!\PC_inst|PC [6]),
	.datae(!\PC_inst|PC [7]),
	.dataf(!\PC_inst|PC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~25 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~25 .lut_mask = 64'h0F4A18807C923011;
defparam \instruction_memory_inst|memoria_ROM~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y38_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[29]~5 (
// Equation(s):
// \reg_file_inst|ReadData1[29]~5_combout  = ( !\instruction_memory_inst|memoria_ROM~25_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout ) # (\instruction_memory_inst|memoria_ROM~23_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[29]~5 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[29]~5 .lut_mask = 64'hF0FFF0FF00000000;
defparam \reg_file_inst|ReadData1[29]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N42
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~21 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~21_combout  = ( \PC_inst|PC [7] & ( \PC_inst|PC [3] & ( (\PC_inst|PC [4] & \PC_inst|PC [2]) ) ) ) # ( !\PC_inst|PC [7] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [4] & (!\PC_inst|PC [5] & (!\PC_inst|PC [2] $ (!\PC_inst|PC 
// [6])))) # (\PC_inst|PC [4] & (!\PC_inst|PC [2] & (\PC_inst|PC [5] & \PC_inst|PC [6]))) ) ) ) # ( \PC_inst|PC [7] & ( !\PC_inst|PC [3] & ( (!\PC_inst|PC [4] & (!\PC_inst|PC [2] & (!\PC_inst|PC [5] $ (!\PC_inst|PC [6])))) ) ) ) # ( !\PC_inst|PC [7] & ( 
// !\PC_inst|PC [3] & ( (!\PC_inst|PC [2] & (!\PC_inst|PC [4] & (\PC_inst|PC [5] & \PC_inst|PC [6]))) # (\PC_inst|PC [2] & (!\PC_inst|PC [6] & (!\PC_inst|PC [4] $ (\PC_inst|PC [5])))) ) ) )

	.dataa(!\PC_inst|PC [4]),
	.datab(!\PC_inst|PC [2]),
	.datac(!\PC_inst|PC [5]),
	.datad(!\PC_inst|PC [6]),
	.datae(!\PC_inst|PC [7]),
	.dataf(!\PC_inst|PC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~21 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~21 .lut_mask = 64'h2108088020841111;
defparam \instruction_memory_inst|memoria_ROM~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y39_N12
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~22 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~22_combout  = ( \PC_inst|PC [7] & ( \PC_inst|PC [6] & ( (\PC_inst|PC [2] & (\PC_inst|PC [3] & (\PC_inst|PC [5] & \PC_inst|PC [4]))) ) ) ) # ( \PC_inst|PC [7] & ( !\PC_inst|PC [6] & ( (!\PC_inst|PC [2] & ((!\PC_inst|PC 
// [3] & (\PC_inst|PC [5] & !\PC_inst|PC [4])) # (\PC_inst|PC [3] & (!\PC_inst|PC [5] & \PC_inst|PC [4])))) # (\PC_inst|PC [2] & (\PC_inst|PC [4] & ((!\PC_inst|PC [5]) # (\PC_inst|PC [3])))) ) ) )

	.dataa(!\PC_inst|PC [2]),
	.datab(!\PC_inst|PC [3]),
	.datac(!\PC_inst|PC [5]),
	.datad(!\PC_inst|PC [4]),
	.datae(!\PC_inst|PC [7]),
	.dataf(!\PC_inst|PC [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~22 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~22 .lut_mask = 64'h0000087100000001;
defparam \instruction_memory_inst|memoria_ROM~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y38_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[29]~6 (
// Equation(s):
// \reg_file_inst|ReadData1[29]~6_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & !\instruction_memory_inst|memoria_ROM~25_combout ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (!\instruction_memory_inst|memoria_ROM~23_combout  & (!\instruction_memory_inst|memoria_ROM~25_combout  & 
// !\instruction_memory_inst|memoria_ROM~22_combout ))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~25_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[29]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[29]~6 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[29]~6 .lut_mask = 64'h80008000C0C0C0C0;
defparam \reg_file_inst|ReadData1[29]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N54
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~18 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~18_combout  = ( \PC_inst|PC [7] & ( \PC_inst|PC [6] & ( (\PC_inst|PC [4] & (\PC_inst|PC [5] & (\PC_inst|PC [3] & !\PC_inst|PC [2]))) ) ) ) # ( !\PC_inst|PC [7] & ( \PC_inst|PC [6] & ( (\PC_inst|PC [4] & (\PC_inst|PC 
// [5] & (\PC_inst|PC [3] & \PC_inst|PC [2]))) ) ) ) # ( \PC_inst|PC [7] & ( !\PC_inst|PC [6] & ( (!\PC_inst|PC [4] & (!\PC_inst|PC [5] & (!\PC_inst|PC [3] & !\PC_inst|PC [2]))) # (\PC_inst|PC [4] & (\PC_inst|PC [5] & (\PC_inst|PC [3] & \PC_inst|PC [2]))) ) 
// ) )

	.dataa(!\PC_inst|PC [4]),
	.datab(!\PC_inst|PC [5]),
	.datac(!\PC_inst|PC [3]),
	.datad(!\PC_inst|PC [2]),
	.datae(!\PC_inst|PC [7]),
	.dataf(!\PC_inst|PC [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~18 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~18 .lut_mask = 64'h0000800100010100;
defparam \instruction_memory_inst|memoria_ROM~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N48
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~19 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~19_combout  = ( \PC_inst|PC [5] & ( \PC_inst|PC [2] & ( (!\PC_inst|PC [4] & (\PC_inst|PC [7])) # (\PC_inst|PC [4] & (!\PC_inst|PC [6] & ((!\PC_inst|PC [3]) # (\PC_inst|PC [7])))) ) ) ) # ( !\PC_inst|PC [5] & ( 
// \PC_inst|PC [2] & ( (!\PC_inst|PC [3] & (((\PC_inst|PC [4] & \PC_inst|PC [6])))) # (\PC_inst|PC [3] & ((!\PC_inst|PC [7] & (!\PC_inst|PC [4] & !\PC_inst|PC [6])) # (\PC_inst|PC [7] & ((\PC_inst|PC [6]))))) ) ) ) # ( \PC_inst|PC [5] & ( !\PC_inst|PC [2] & 
// ( (!\PC_inst|PC [3] & (!\PC_inst|PC [7] $ ((\PC_inst|PC [4])))) # (\PC_inst|PC [3] & (((\PC_inst|PC [4] & \PC_inst|PC [6])) # (\PC_inst|PC [7]))) ) ) ) # ( !\PC_inst|PC [5] & ( !\PC_inst|PC [2] & ( (\PC_inst|PC [6] & (((\PC_inst|PC [3] & !\PC_inst|PC 
// [4])) # (\PC_inst|PC [7]))) ) ) )

	.dataa(!\PC_inst|PC [7]),
	.datab(!\PC_inst|PC [3]),
	.datac(!\PC_inst|PC [4]),
	.datad(!\PC_inst|PC [6]),
	.datae(!\PC_inst|PC [5]),
	.dataf(!\PC_inst|PC [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~19 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~19 .lut_mask = 64'h00759597201D5D50;
defparam \instruction_memory_inst|memoria_ROM~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y39_N33
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~15 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~15_combout  = ( \PC_inst|PC [7] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [2] & (\PC_inst|PC [6] & (\PC_inst|PC [5] & \PC_inst|PC [4]))) # (\PC_inst|PC [2] & (!\PC_inst|PC [6] & (!\PC_inst|PC [5]))) ) ) ) # ( !\PC_inst|PC 
// [7] & ( \PC_inst|PC [3] & ( (\PC_inst|PC [2] & (\PC_inst|PC [6] & (\PC_inst|PC [5] & \PC_inst|PC [4]))) ) ) ) # ( \PC_inst|PC [7] & ( !\PC_inst|PC [3] & ( (!\PC_inst|PC [2] & (!\PC_inst|PC [6] & ((!\PC_inst|PC [5]) # (!\PC_inst|PC [4])))) ) ) ) # ( 
// !\PC_inst|PC [7] & ( !\PC_inst|PC [3] & ( (!\PC_inst|PC [2] & (!\PC_inst|PC [6] & (\PC_inst|PC [5] & !\PC_inst|PC [4]))) ) ) )

	.dataa(!\PC_inst|PC [2]),
	.datab(!\PC_inst|PC [6]),
	.datac(!\PC_inst|PC [5]),
	.datad(!\PC_inst|PC [4]),
	.datae(!\PC_inst|PC [7]),
	.dataf(!\PC_inst|PC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~15 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~15 .lut_mask = 64'h0800888000014042;
defparam \instruction_memory_inst|memoria_ROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y39_N24
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~20 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~20_combout  = ( \PC_inst|PC [4] & ( \PC_inst|PC [6] & ( (!\PC_inst|PC [3] & (((\PC_inst|PC [2])) # (\PC_inst|PC [7]))) # (\PC_inst|PC [3] & (\PC_inst|PC [7] & (!\PC_inst|PC [2] $ (\PC_inst|PC [5])))) ) ) ) # ( 
// !\PC_inst|PC [4] & ( \PC_inst|PC [6] & ( (\PC_inst|PC [7] & (((\PC_inst|PC [5]) # (\PC_inst|PC [2])) # (\PC_inst|PC [3]))) ) ) ) # ( \PC_inst|PC [4] & ( !\PC_inst|PC [6] & ( (\PC_inst|PC [7] & \PC_inst|PC [5]) ) ) ) # ( !\PC_inst|PC [4] & ( !\PC_inst|PC 
// [6] & ( (!\PC_inst|PC [5] & (!\PC_inst|PC [7] & ((!\PC_inst|PC [3]) # (!\PC_inst|PC [2])))) # (\PC_inst|PC [5] & (!\PC_inst|PC [7] $ (((\PC_inst|PC [2]) # (\PC_inst|PC [3]))))) ) ) )

	.dataa(!\PC_inst|PC [3]),
	.datab(!\PC_inst|PC [7]),
	.datac(!\PC_inst|PC [2]),
	.datad(!\PC_inst|PC [5]),
	.datae(!\PC_inst|PC [4]),
	.dataf(!\PC_inst|PC [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~20 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~20 .lut_mask = 64'hC893003313333A2B;
defparam \instruction_memory_inst|memoria_ROM~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y40_N57
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~14 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~14_combout  = ( \PC_inst|PC [4] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [6] & ((!\PC_inst|PC [2] & (\PC_inst|PC [5] & !\PC_inst|PC [7])) # (\PC_inst|PC [2] & ((\PC_inst|PC [7]))))) # (\PC_inst|PC [6] & (!\PC_inst|PC [2] 
// $ ((\PC_inst|PC [5])))) ) ) ) # ( !\PC_inst|PC [4] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [7] & (\PC_inst|PC [2] & (!\PC_inst|PC [5] & \PC_inst|PC [6]))) # (\PC_inst|PC [7] & (((\PC_inst|PC [2] & !\PC_inst|PC [5])) # (\PC_inst|PC [6]))) ) ) ) # ( 
// \PC_inst|PC [4] & ( !\PC_inst|PC [3] & ( (!\PC_inst|PC [2] & (!\PC_inst|PC [7] $ (((\PC_inst|PC [6]) # (\PC_inst|PC [5]))))) # (\PC_inst|PC [2] & (((!\PC_inst|PC [5] & \PC_inst|PC [7])) # (\PC_inst|PC [6]))) ) ) ) # ( !\PC_inst|PC [4] & ( !\PC_inst|PC [3] 
// & ( (!\PC_inst|PC [2] & ((!\PC_inst|PC [5] & (!\PC_inst|PC [7] & \PC_inst|PC [6])) # (\PC_inst|PC [5] & (!\PC_inst|PC [7] $ (\PC_inst|PC [6]))))) # (\PC_inst|PC [2] & (((\PC_inst|PC [5] & \PC_inst|PC [6])) # (\PC_inst|PC [7]))) ) ) )

	.dataa(!\PC_inst|PC [2]),
	.datab(!\PC_inst|PC [5]),
	.datac(!\PC_inst|PC [7]),
	.datad(!\PC_inst|PC [6]),
	.datae(!\PC_inst|PC [4]),
	.dataf(!\PC_inst|PC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~14 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~14 .lut_mask = 64'h2597865F044F2599;
defparam \instruction_memory_inst|memoria_ROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y39_N6
cyclonev_lcell_comb \reg_file_inst|ReadData2[4]~7 (
// Equation(s):
// \reg_file_inst|ReadData2[4]~7_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\instruction_memory_inst|memoria_ROM~20_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout ) # 
// (\instruction_memory_inst|memoria_ROM~19_combout )))) ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\instruction_memory_inst|memoria_ROM~19_combout  & 
// \instruction_memory_inst|memoria_ROM~20_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[4]~7 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[4]~7 .lut_mask = 64'h0022002200A200A2;
defparam \reg_file_inst|ReadData2[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y40_N48
cyclonev_lcell_comb \data_memory_inst|ram_memory~161 (
// Equation(s):
// \data_memory_inst|ram_memory~161_combout  = ( \reg_file_inst|ReadData2[1]~21_combout  & ( (\data_memory_inst|ram_memory~161_combout ) # (\rtl~0_combout ) ) ) # ( !\reg_file_inst|ReadData2[1]~21_combout  & ( (!\rtl~0_combout  & 
// \data_memory_inst|ram_memory~161_combout ) ) )

	.dataa(gnd),
	.datab(!\rtl~0_combout ),
	.datac(!\data_memory_inst|ram_memory~161_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~161 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~161 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \data_memory_inst|ram_memory~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N0
cyclonev_lcell_comb \rtl~3 (
// Equation(s):
// \rtl~3_combout  = ( !\alu_inst|Add0~1_sumout  & ( (\control_unit_inst|Decoder0~5_combout  & (\alu_inst|Add0~5_sumout  & \alu_inst|Add0~9_sumout )) ) )

	.dataa(gnd),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\alu_inst|Add0~5_sumout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~3 .extended_lut = "off";
defparam \rtl~3 .lut_mask = 64'h0003000300000000;
defparam \rtl~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y40_N54
cyclonev_lcell_comb \data_memory_inst|ram_memory~193 (
// Equation(s):
// \data_memory_inst|ram_memory~193_combout  = ( \reg_file_inst|ReadData2[1]~21_combout  & ( (\data_memory_inst|ram_memory~193_combout ) # (\rtl~3_combout ) ) ) # ( !\reg_file_inst|ReadData2[1]~21_combout  & ( (!\rtl~3_combout  & 
// \data_memory_inst|ram_memory~193_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~3_combout ),
	.datad(!\data_memory_inst|ram_memory~193_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~193 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~193 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N6
cyclonev_lcell_comb \rtl~1 (
// Equation(s):
// \rtl~1_combout  = ( \alu_inst|Add0~1_sumout  & ( (\control_unit_inst|Decoder0~5_combout  & (\alu_inst|Add0~5_sumout  & \alu_inst|Add0~9_sumout )) ) )

	.dataa(gnd),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\alu_inst|Add0~5_sumout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~1 .extended_lut = "off";
defparam \rtl~1 .lut_mask = 64'h0000000000030003;
defparam \rtl~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y40_N12
cyclonev_lcell_comb \data_memory_inst|ram_memory~225 (
// Equation(s):
// \data_memory_inst|ram_memory~225_combout  = ( \reg_file_inst|ReadData2[1]~21_combout  & ( (\rtl~1_combout ) # (\data_memory_inst|ram_memory~225_combout ) ) ) # ( !\reg_file_inst|ReadData2[1]~21_combout  & ( (\data_memory_inst|ram_memory~225_combout  & 
// !\rtl~1_combout ) ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~225_combout ),
	.datac(!\rtl~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~225 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~225 .lut_mask = 64'h303030303F3F3F3F;
defparam \data_memory_inst|ram_memory~225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N3
cyclonev_lcell_comb \rtl~4 (
// Equation(s):
// \rtl~4_combout  = ( \alu_inst|Add0~1_sumout  & ( (!\alu_inst|Add0~5_sumout  & (\control_unit_inst|Decoder0~5_combout  & !\alu_inst|Add0~9_sumout )) ) )

	.dataa(!\alu_inst|Add0~5_sumout ),
	.datab(gnd),
	.datac(!\control_unit_inst|Decoder0~5_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~4 .extended_lut = "off";
defparam \rtl~4 .lut_mask = 64'h000000000A000A00;
defparam \rtl~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~33 (
// Equation(s):
// \data_memory_inst|ram_memory~33_combout  = ( \reg_file_inst|ReadData2[1]~21_combout  & ( (\rtl~4_combout ) # (\data_memory_inst|ram_memory~33_combout ) ) ) # ( !\reg_file_inst|ReadData2[1]~21_combout  & ( (\data_memory_inst|ram_memory~33_combout  & 
// !\rtl~4_combout ) ) )

	.dataa(!\data_memory_inst|ram_memory~33_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~33 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~33 .lut_mask = 64'h5500550055FF55FF;
defparam \data_memory_inst|ram_memory~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N57
cyclonev_lcell_comb \rtl~7 (
// Equation(s):
// \rtl~7_combout  = ( !\alu_inst|Add0~1_sumout  & ( (\alu_inst|Add0~5_sumout  & (\control_unit_inst|Decoder0~5_combout  & !\alu_inst|Add0~9_sumout )) ) )

	.dataa(!\alu_inst|Add0~5_sumout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\alu_inst|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~7 .extended_lut = "off";
defparam \rtl~7 .lut_mask = 64'h1010101000000000;
defparam \rtl~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N45
cyclonev_lcell_comb \data_memory_inst|ram_memory~65 (
// Equation(s):
// \data_memory_inst|ram_memory~65_combout  = ( \reg_file_inst|ReadData2[1]~21_combout  & ( (\data_memory_inst|ram_memory~65_combout ) # (\rtl~7_combout ) ) ) # ( !\reg_file_inst|ReadData2[1]~21_combout  & ( (!\rtl~7_combout  & 
// \data_memory_inst|ram_memory~65_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~7_combout ),
	.datad(!\data_memory_inst|ram_memory~65_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~65 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~65 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y40_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~97 (
// Equation(s):
// \data_memory_inst|ram_memory~97_combout  = ( \reg_file_inst|ReadData2[1]~21_combout  & ( (\rtl~5_combout ) # (\data_memory_inst|ram_memory~97_combout ) ) ) # ( !\reg_file_inst|ReadData2[1]~21_combout  & ( (\data_memory_inst|ram_memory~97_combout  & 
// !\rtl~5_combout ) ) )

	.dataa(!\data_memory_inst|ram_memory~97_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~97 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~97 .lut_mask = 64'h5500550055FF55FF;
defparam \data_memory_inst|ram_memory~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N18
cyclonev_lcell_comb \rtl~6 (
// Equation(s):
// \rtl~6_combout  = ( !\alu_inst|Add0~1_sumout  & ( (\control_unit_inst|Decoder0~5_combout  & (!\alu_inst|Add0~5_sumout  & !\alu_inst|Add0~9_sumout )) ) )

	.dataa(gnd),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\alu_inst|Add0~5_sumout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~6 .extended_lut = "off";
defparam \rtl~6 .lut_mask = 64'h3000300000000000;
defparam \rtl~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y40_N15
cyclonev_lcell_comb \data_memory_inst|ram_memory~1 (
// Equation(s):
// \data_memory_inst|ram_memory~1_combout  = ( \reg_file_inst|ReadData2[1]~21_combout  & ( (\rtl~6_combout ) # (\data_memory_inst|ram_memory~1_combout ) ) ) # ( !\reg_file_inst|ReadData2[1]~21_combout  & ( (\data_memory_inst|ram_memory~1_combout  & 
// !\rtl~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~1_combout ),
	.datad(!\rtl~6_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~1 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y40_N24
cyclonev_lcell_comb \data_memory_inst|ram_memory~388 (
// Equation(s):
// \data_memory_inst|ram_memory~388_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~1_combout  & (!\alu_inst|Add0~9_sumout ))))) # (\alu_inst|Add0~1_sumout  & ((((\alu_inst|Add0~9_sumout ))) # 
// (\data_memory_inst|ram_memory~33_combout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~65_combout  & (!\alu_inst|Add0~9_sumout ))) # (\alu_inst|Add0~1_sumout  & 
// (((\data_memory_inst|ram_memory~97_combout ) # (\alu_inst|Add0~9_sumout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~33_combout ),
	.datab(!\alu_inst|Add0~1_sumout ),
	.datac(!\data_memory_inst|ram_memory~65_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~97_combout ),
	.datag(!\data_memory_inst|ram_memory~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~388 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~388 .lut_mask = 64'h1D330C331D333F33;
defparam \data_memory_inst|ram_memory~388 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N33
cyclonev_lcell_comb \rtl~2 (
// Equation(s):
// \rtl~2_combout  = ( !\alu_inst|Add0~1_sumout  & ( (!\alu_inst|Add0~5_sumout  & (\alu_inst|Add0~9_sumout  & \control_unit_inst|Decoder0~5_combout )) ) )

	.dataa(!\alu_inst|Add0~5_sumout ),
	.datab(!\alu_inst|Add0~9_sumout ),
	.datac(!\control_unit_inst|Decoder0~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~2 .extended_lut = "off";
defparam \rtl~2 .lut_mask = 64'h0202020200000000;
defparam \rtl~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y40_N9
cyclonev_lcell_comb \data_memory_inst|ram_memory~129 (
// Equation(s):
// \data_memory_inst|ram_memory~129_combout  = ( \reg_file_inst|ReadData2[1]~21_combout  & ( (\rtl~2_combout ) # (\data_memory_inst|ram_memory~129_combout ) ) ) # ( !\reg_file_inst|ReadData2[1]~21_combout  & ( (\data_memory_inst|ram_memory~129_combout  & 
// !\rtl~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~129_combout ),
	.datad(!\rtl~2_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~129 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~129 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y40_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~260 (
// Equation(s):
// \data_memory_inst|ram_memory~260_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~388_combout ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~388_combout  & 
// ((\data_memory_inst|ram_memory~129_combout ))) # (\data_memory_inst|ram_memory~388_combout  & (\data_memory_inst|ram_memory~161_combout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & (((\data_memory_inst|ram_memory~388_combout 
// )))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~388_combout  & (\data_memory_inst|ram_memory~193_combout )) # (\data_memory_inst|ram_memory~388_combout  & ((\data_memory_inst|ram_memory~225_combout )))))) ) )

	.dataa(!\data_memory_inst|ram_memory~161_combout ),
	.datab(!\alu_inst|Add0~9_sumout ),
	.datac(!\data_memory_inst|ram_memory~193_combout ),
	.datad(!\data_memory_inst|ram_memory~225_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~388_combout ),
	.datag(!\data_memory_inst|ram_memory~129_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~260 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~260 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_memory_inst|ram_memory~260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y38_N6
cyclonev_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = ( \alu_inst|Add0~5_sumout  & ( \data_memory_inst|ram_memory~260_combout  & ( !\control_unit_inst|Decoder0~2_combout  ) ) ) # ( !\alu_inst|Add0~5_sumout  & ( \data_memory_inst|ram_memory~260_combout  & ( 
// (!\control_unit_inst|Decoder0~2_combout  & \control_unit_inst|Decoder0~0_combout ) ) ) ) # ( \alu_inst|Add0~5_sumout  & ( !\data_memory_inst|ram_memory~260_combout  & ( (!\control_unit_inst|Decoder0~2_combout  & !\control_unit_inst|Decoder0~0_combout ) ) 
// ) )

	.dataa(!\control_unit_inst|Decoder0~2_combout ),
	.datab(gnd),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(gnd),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0 .extended_lut = "off";
defparam \Mux30~0 .lut_mask = 64'h0000A0A00A0AAAAA;
defparam \Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N44
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \reset~inputCLKENA0 (
	.inclk(\reset~input_o ),
	.ena(vcc),
	.outclk(\reset~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset~inputCLKENA0 .clock_type = "global clock";
defparam \reset~inputCLKENA0 .disable_mode = "low";
defparam \reset~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \reset~inputCLKENA0 .ena_register_power_up = "high";
defparam \reset~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X80_Y39_N18
cyclonev_lcell_comb \control_unit_inst|Decoder0~4 (
// Equation(s):
// \control_unit_inst|Decoder0~4_combout  = ( \PC_inst|PC [6] & ( \PC_inst|PC [5] & ( (!\PC_inst|PC [2] & (\PC_inst|PC [4] & (!\PC_inst|PC [3] $ (\PC_inst|PC [7])))) # (\PC_inst|PC [2] & (\PC_inst|PC [3] & (!\PC_inst|PC [4] $ (\PC_inst|PC [7])))) ) ) ) # ( 
// !\PC_inst|PC [6] & ( \PC_inst|PC [5] & ( (!\PC_inst|PC [7] & (!\PC_inst|PC [4] $ (((!\PC_inst|PC [2] & !\PC_inst|PC [3]))))) # (\PC_inst|PC [7] & (\PC_inst|PC [3] & ((\PC_inst|PC [4]) # (\PC_inst|PC [2])))) ) ) ) # ( \PC_inst|PC [6] & ( !\PC_inst|PC [5] & 
// ( (!\PC_inst|PC [2] & (!\PC_inst|PC [7] & (!\PC_inst|PC [4] $ (\PC_inst|PC [3])))) ) ) ) # ( !\PC_inst|PC [6] & ( !\PC_inst|PC [5] & ( (\PC_inst|PC [3] & (!\PC_inst|PC [7] & ((!\PC_inst|PC [2]) # (\PC_inst|PC [4])))) ) ) )

	.dataa(!\PC_inst|PC [2]),
	.datab(!\PC_inst|PC [4]),
	.datac(!\PC_inst|PC [3]),
	.datad(!\PC_inst|PC [7]),
	.datae(!\PC_inst|PC [6]),
	.dataf(!\PC_inst|PC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit_inst|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit_inst|Decoder0~4 .extended_lut = "off";
defparam \control_unit_inst|Decoder0~4 .lut_mask = 64'h0B0082006C072403;
defparam \control_unit_inst|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y38_N21
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~16 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~16_combout  = ( \PC_inst|PC [4] & ( (\PC_inst|PC [3] & (!\PC_inst|PC [2] $ (!\PC_inst|PC [6]))) ) )

	.dataa(gnd),
	.datab(!\PC_inst|PC [2]),
	.datac(!\PC_inst|PC [3]),
	.datad(!\PC_inst|PC [6]),
	.datae(gnd),
	.dataf(!\PC_inst|PC [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~16 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~16 .lut_mask = 64'h00000000030C030C;
defparam \instruction_memory_inst|memoria_ROM~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y39_N3
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~17 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~17_combout  = ( \PC_inst|PC [4] & ( \PC_inst|PC [6] & ( (\PC_inst|PC [3] & (\PC_inst|PC [5] & (!\PC_inst|PC [7] & \PC_inst|PC [2]))) ) ) ) # ( !\PC_inst|PC [4] & ( !\PC_inst|PC [6] & ( (!\PC_inst|PC [3] & (!\PC_inst|PC 
// [5] & (\PC_inst|PC [7] & !\PC_inst|PC [2]))) ) ) )

	.dataa(!\PC_inst|PC [3]),
	.datab(!\PC_inst|PC [5]),
	.datac(!\PC_inst|PC [7]),
	.datad(!\PC_inst|PC [2]),
	.datae(!\PC_inst|PC [4]),
	.dataf(!\PC_inst|PC [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~17 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~17 .lut_mask = 64'h0800000000000010;
defparam \instruction_memory_inst|memoria_ROM~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y41_N33
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~12 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~12_combout  = ( \PC_inst|PC [5] & ( \PC_inst|PC [7] & ( (!\PC_inst|PC [4] & (\PC_inst|PC [6] & ((\PC_inst|PC [3]) # (\PC_inst|PC [2])))) # (\PC_inst|PC [4] & (!\PC_inst|PC [2] & (!\PC_inst|PC [3] $ (!\PC_inst|PC 
// [6])))) ) ) ) # ( !\PC_inst|PC [5] & ( \PC_inst|PC [7] & ( (\PC_inst|PC [6] & (!\PC_inst|PC [4] $ (!\PC_inst|PC [3]))) ) ) ) # ( \PC_inst|PC [5] & ( !\PC_inst|PC [7] & ( (!\PC_inst|PC [4] & (!\PC_inst|PC [3] $ (((!\PC_inst|PC [2]) # (!\PC_inst|PC [6]))))) 
// # (\PC_inst|PC [4] & (!\PC_inst|PC [3] & (!\PC_inst|PC [2] $ (\PC_inst|PC [6])))) ) ) ) # ( !\PC_inst|PC [5] & ( !\PC_inst|PC [7] & ( (\PC_inst|PC [2] & ((!\PC_inst|PC [4] & (!\PC_inst|PC [3])) # (\PC_inst|PC [4] & (\PC_inst|PC [3] & \PC_inst|PC [6])))) ) 
// ) )

	.dataa(!\PC_inst|PC [2]),
	.datab(!\PC_inst|PC [4]),
	.datac(!\PC_inst|PC [3]),
	.datad(!\PC_inst|PC [6]),
	.datae(!\PC_inst|PC [5]),
	.dataf(!\PC_inst|PC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~12 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~12 .lut_mask = 64'h40412C58003C026C;
defparam \instruction_memory_inst|memoria_ROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y39_N54
cyclonev_lcell_comb \control_unit_inst|Decoder0~3 (
// Equation(s):
// \control_unit_inst|Decoder0~3_combout  = (\PC_inst|PC [5] & \PC_inst|PC [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [5]),
	.datad(!\PC_inst|PC [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit_inst|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit_inst|Decoder0~3 .extended_lut = "off";
defparam \control_unit_inst|Decoder0~3 .lut_mask = 64'h000F000F000F000F;
defparam \control_unit_inst|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y38_N12
cyclonev_lcell_comb \write_reg_addr_mux_out[2]~0 (
// Equation(s):
// \write_reg_addr_mux_out[2]~0_combout  = ( \control_unit_inst|Decoder0~3_combout  & ( !\control_unit_inst|Decoder0~2_combout  & ( (!\control_unit_inst|Decoder0~4_combout  & (!\instruction_memory_inst|memoria_ROM~16_combout  & 
// (!\instruction_memory_inst|memoria_ROM~17_combout ))) # (\control_unit_inst|Decoder0~4_combout  & (((!\instruction_memory_inst|memoria_ROM~12_combout )))) ) ) ) # ( !\control_unit_inst|Decoder0~3_combout  & ( !\control_unit_inst|Decoder0~2_combout  & ( 
// (!\control_unit_inst|Decoder0~4_combout  & (!\instruction_memory_inst|memoria_ROM~17_combout )) # (\control_unit_inst|Decoder0~4_combout  & ((!\instruction_memory_inst|memoria_ROM~12_combout ))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~16_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~17_combout ),
	.datac(!\control_unit_inst|Decoder0~4_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~12_combout ),
	.datae(!\control_unit_inst|Decoder0~3_combout ),
	.dataf(!\control_unit_inst|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_reg_addr_mux_out[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_reg_addr_mux_out[2]~0 .extended_lut = "off";
defparam \write_reg_addr_mux_out[2]~0 .lut_mask = 64'hCFC08F8000000000;
defparam \write_reg_addr_mux_out[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y43_N27
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~27 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~27_combout  = ( \PC_inst|PC [5] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [4] & ((!\PC_inst|PC [2] & (\PC_inst|PC [6])) # (\PC_inst|PC [2] & ((\PC_inst|PC [7]))))) ) ) ) # ( !\PC_inst|PC [5] & ( \PC_inst|PC [3] & ( 
// (\PC_inst|PC [6] & ((!\PC_inst|PC [4] & ((\PC_inst|PC [7]))) # (\PC_inst|PC [4] & (\PC_inst|PC [2] & !\PC_inst|PC [7])))) ) ) ) # ( \PC_inst|PC [5] & ( !\PC_inst|PC [3] & ( (!\PC_inst|PC [6] & (!\PC_inst|PC [7] & (!\PC_inst|PC [2] $ (!\PC_inst|PC [4])))) 
// # (\PC_inst|PC [6] & (!\PC_inst|PC [2] $ (((!\PC_inst|PC [4]) # (!\PC_inst|PC [7]))))) ) ) ) # ( !\PC_inst|PC [5] & ( !\PC_inst|PC [3] & ( (\PC_inst|PC [6] & ((!\PC_inst|PC [4] & (\PC_inst|PC [2] & !\PC_inst|PC [7])) # (\PC_inst|PC [4] & ((\PC_inst|PC 
// [7]))))) ) ) )

	.dataa(!\PC_inst|PC [2]),
	.datab(!\PC_inst|PC [6]),
	.datac(!\PC_inst|PC [4]),
	.datad(!\PC_inst|PC [7]),
	.datae(!\PC_inst|PC [5]),
	.dataf(!\PC_inst|PC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~27 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~27 .lut_mask = 64'h1003591201302070;
defparam \instruction_memory_inst|memoria_ROM~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y37_N42
cyclonev_lcell_comb \reg_file_inst|Decoder0~0 (
// Equation(s):
// \reg_file_inst|Decoder0~0_combout  = ( \instruction_memory_inst|memoria_ROM~15_combout  & ( (\control_unit_inst|Decoder0~4_combout  & (!\control_unit_inst|Decoder0~2_combout  & (\write_reg_addr_mux_out[2]~0_combout  & 
// !\instruction_memory_inst|memoria_ROM~27_combout ))) ) ) # ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( (!\control_unit_inst|Decoder0~2_combout  & (\write_reg_addr_mux_out[2]~0_combout  & ((!\control_unit_inst|Decoder0~4_combout ) # 
// (!\instruction_memory_inst|memoria_ROM~27_combout )))) ) )

	.dataa(!\control_unit_inst|Decoder0~4_combout ),
	.datab(!\control_unit_inst|Decoder0~2_combout ),
	.datac(!\write_reg_addr_mux_out[2]~0_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~27_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~0 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~0 .lut_mask = 64'h0C080C0804000400;
defparam \reg_file_inst|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y39_N48
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~11 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~11_combout  = ( \PC_inst|PC [5] & ( \PC_inst|PC [4] & ( (\PC_inst|PC [6] & (!\PC_inst|PC [3] & (!\PC_inst|PC [2] $ (!\PC_inst|PC [7])))) ) ) ) # ( !\PC_inst|PC [5] & ( \PC_inst|PC [4] & ( (!\PC_inst|PC [3] & 
// (\PC_inst|PC [6] & ((\PC_inst|PC [7])))) # (\PC_inst|PC [3] & (((\PC_inst|PC [2] & !\PC_inst|PC [7])))) ) ) ) # ( \PC_inst|PC [5] & ( !\PC_inst|PC [4] & ( (!\PC_inst|PC [6] & (\PC_inst|PC [2] & ((!\PC_inst|PC [7]) # (\PC_inst|PC [3])))) # (\PC_inst|PC [6] 
// & (((\PC_inst|PC [3])) # (\PC_inst|PC [2]))) ) ) ) # ( !\PC_inst|PC [5] & ( !\PC_inst|PC [4] & ( (!\PC_inst|PC [2] & (\PC_inst|PC [3] & (!\PC_inst|PC [6] $ (\PC_inst|PC [7])))) # (\PC_inst|PC [2] & (\PC_inst|PC [6] & (!\PC_inst|PC [3] $ (\PC_inst|PC 
// [7])))) ) ) )

	.dataa(!\PC_inst|PC [6]),
	.datab(!\PC_inst|PC [2]),
	.datac(!\PC_inst|PC [3]),
	.datad(!\PC_inst|PC [7]),
	.datae(!\PC_inst|PC [5]),
	.dataf(!\PC_inst|PC [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~11 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~11 .lut_mask = 64'h1805371703501040;
defparam \instruction_memory_inst|memoria_ROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y38_N6
cyclonev_lcell_comb \write_reg_addr_mux_out[0]~2 (
// Equation(s):
// \write_reg_addr_mux_out[0]~2_combout  = ( \control_unit_inst|Decoder0~4_combout  & ( (!\instruction_memory_inst|memoria_ROM~11_combout  & !\control_unit_inst|Decoder0~2_combout ) ) ) # ( !\control_unit_inst|Decoder0~4_combout  & ( 
// (!\control_unit_inst|Decoder0~2_combout  & \instruction_memory_inst|memoria_ROM~14_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~11_combout ),
	.datab(!\control_unit_inst|Decoder0~2_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(gnd),
	.datae(!\control_unit_inst|Decoder0~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_reg_addr_mux_out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_reg_addr_mux_out[0]~2 .extended_lut = "off";
defparam \write_reg_addr_mux_out[0]~2 .lut_mask = 64'h0C0C88880C0C8888;
defparam \write_reg_addr_mux_out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y38_N0
cyclonev_lcell_comb \reg_file_inst|Decoder0~14 (
// Equation(s):
// \reg_file_inst|Decoder0~14_combout  = ( !\control_unit_inst|Decoder0~2_combout  & ( \instruction_memory_inst|memoria_ROM~20_combout  & ( (\write_reg_addr_mux_out[0]~2_combout  & ((!\control_unit_inst|Decoder0~4_combout ) # 
// (!\instruction_memory_inst|memoria_ROM~26_combout ))) ) ) ) # ( !\control_unit_inst|Decoder0~2_combout  & ( !\instruction_memory_inst|memoria_ROM~20_combout  & ( (\control_unit_inst|Decoder0~4_combout  & (\write_reg_addr_mux_out[0]~2_combout  & 
// !\instruction_memory_inst|memoria_ROM~26_combout )) ) ) )

	.dataa(gnd),
	.datab(!\control_unit_inst|Decoder0~4_combout ),
	.datac(!\write_reg_addr_mux_out[0]~2_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datae(!\control_unit_inst|Decoder0~2_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~14 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~14 .lut_mask = 64'h030000000F0C0000;
defparam \reg_file_inst|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y44_N0
cyclonev_lcell_comb \control_unit_inst|WideOr0 (
// Equation(s):
// \control_unit_inst|WideOr0~combout  = ( \PC_inst|PC [6] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [2] & (\PC_inst|PC [4] & (!\PC_inst|PC [5] $ (\PC_inst|PC [7])))) # (\PC_inst|PC [2] & (\PC_inst|PC [5] & (!\PC_inst|PC [4] $ (\PC_inst|PC [7])))) ) ) ) # ( 
// !\PC_inst|PC [6] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [5] & (!\PC_inst|PC [7] & ((!\PC_inst|PC [2]) # (\PC_inst|PC [4])))) # (\PC_inst|PC [5] & (((!\PC_inst|PC [4]) # (\PC_inst|PC [7])))) ) ) ) # ( \PC_inst|PC [6] & ( !\PC_inst|PC [3] & ( (!\PC_inst|PC 
// [2] & ((!\PC_inst|PC [5] & (!\PC_inst|PC [4] & !\PC_inst|PC [7])) # (\PC_inst|PC [5] & (!\PC_inst|PC [4] $ (!\PC_inst|PC [7]))))) ) ) ) # ( !\PC_inst|PC [6] & ( !\PC_inst|PC [3] & ( (\PC_inst|PC [5] & ((!\PC_inst|PC [2] & (\PC_inst|PC [4])) # (\PC_inst|PC 
// [2] & ((!\PC_inst|PC [4]) # (\PC_inst|PC [7]))))) ) ) )

	.dataa(!\PC_inst|PC [5]),
	.datab(!\PC_inst|PC [2]),
	.datac(!\PC_inst|PC [4]),
	.datad(!\PC_inst|PC [7]),
	.datae(!\PC_inst|PC [6]),
	.dataf(!\PC_inst|PC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit_inst|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit_inst|WideOr0 .extended_lut = "off";
defparam \control_unit_inst|WideOr0 .lut_mask = 64'h14158440DA551805;
defparam \control_unit_inst|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y41_N57
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~13 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~13_combout  = ( \PC_inst|PC [2] & ( \PC_inst|PC [7] & ( (!\PC_inst|PC [6] & (((\PC_inst|PC [3] & \PC_inst|PC [5])))) # (\PC_inst|PC [6] & (!\PC_inst|PC [4] $ (((!\PC_inst|PC [3] & !\PC_inst|PC [5]))))) ) ) ) # ( 
// !\PC_inst|PC [2] & ( \PC_inst|PC [7] & ( (!\PC_inst|PC [4] & (\PC_inst|PC [6] & (\PC_inst|PC [3]))) # (\PC_inst|PC [4] & ((!\PC_inst|PC [3] & (\PC_inst|PC [6])) # (\PC_inst|PC [3] & ((\PC_inst|PC [5]))))) ) ) ) # ( \PC_inst|PC [2] & ( !\PC_inst|PC [7] & ( 
// (!\PC_inst|PC [6] & ((!\PC_inst|PC [4] & ((\PC_inst|PC [5]))) # (\PC_inst|PC [4] & (\PC_inst|PC [3] & !\PC_inst|PC [5])))) # (\PC_inst|PC [6] & (!\PC_inst|PC [3] $ (((\PC_inst|PC [4] & !\PC_inst|PC [5]))))) ) ) ) # ( !\PC_inst|PC [2] & ( !\PC_inst|PC [7] 
// & ( (!\PC_inst|PC [5] & (!\PC_inst|PC [6] & ((\PC_inst|PC [3])))) # (\PC_inst|PC [5] & ((!\PC_inst|PC [4] $ (!\PC_inst|PC [3])))) ) ) )

	.dataa(!\PC_inst|PC [6]),
	.datab(!\PC_inst|PC [4]),
	.datac(!\PC_inst|PC [3]),
	.datad(!\PC_inst|PC [5]),
	.datae(!\PC_inst|PC [2]),
	.dataf(!\PC_inst|PC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~13 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~13 .lut_mask = 64'h0A3C43D81417144E;
defparam \instruction_memory_inst|memoria_ROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y38_N45
cyclonev_lcell_comb \write_reg_addr_mux_out[3]~1 (
// Equation(s):
// \write_reg_addr_mux_out[3]~1_combout  = (!\control_unit_inst|Decoder0~2_combout  & ((!\control_unit_inst|Decoder0~4_combout  & (!\instruction_memory_inst|memoria_ROM~19_combout )) # (\control_unit_inst|Decoder0~4_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~13_combout )))))

	.dataa(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~13_combout ),
	.datac(!\control_unit_inst|Decoder0~4_combout ),
	.datad(!\control_unit_inst|Decoder0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_reg_addr_mux_out[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_reg_addr_mux_out[3]~1 .extended_lut = "off";
defparam \write_reg_addr_mux_out[3]~1 .lut_mask = 64'hAC00AC00AC00AC00;
defparam \write_reg_addr_mux_out[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y38_N9
cyclonev_lcell_comb \reg_file_inst|Decoder0~15 (
// Equation(s):
// \reg_file_inst|Decoder0~15_combout  = ( !\write_reg_addr_mux_out[3]~1_combout  & ( (\reg_file_inst|Decoder0~0_combout  & (\reg_file_inst|Decoder0~14_combout  & \control_unit_inst|WideOr0~combout )) ) )

	.dataa(!\reg_file_inst|Decoder0~0_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|Decoder0~14_combout ),
	.datad(!\control_unit_inst|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\write_reg_addr_mux_out[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~15 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~15 .lut_mask = 64'h0005000500000000;
defparam \reg_file_inst|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y38_N5
dffeas \reg_file_inst|regs[8][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y38_N6
cyclonev_lcell_comb \reg_file_inst|Decoder0~16 (
// Equation(s):
// \reg_file_inst|Decoder0~16_combout  = ( \instruction_memory_inst|memoria_ROM~20_combout  & ( (!\write_reg_addr_mux_out[0]~2_combout  & (!\control_unit_inst|Decoder0~2_combout  & ((!\control_unit_inst|Decoder0~4_combout ) # 
// (!\instruction_memory_inst|memoria_ROM~26_combout )))) ) ) # ( !\instruction_memory_inst|memoria_ROM~20_combout  & ( (\control_unit_inst|Decoder0~4_combout  & (!\write_reg_addr_mux_out[0]~2_combout  & (!\instruction_memory_inst|memoria_ROM~26_combout  & 
// !\control_unit_inst|Decoder0~2_combout ))) ) )

	.dataa(!\control_unit_inst|Decoder0~4_combout ),
	.datab(!\write_reg_addr_mux_out[0]~2_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datad(!\control_unit_inst|Decoder0~2_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~16 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~16 .lut_mask = 64'h40004000C800C800;
defparam \reg_file_inst|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y38_N9
cyclonev_lcell_comb \reg_file_inst|Decoder0~17 (
// Equation(s):
// \reg_file_inst|Decoder0~17_combout  = ( !\write_reg_addr_mux_out[3]~1_combout  & ( (\reg_file_inst|Decoder0~16_combout  & (\control_unit_inst|WideOr0~combout  & \reg_file_inst|Decoder0~0_combout )) ) )

	.dataa(!\reg_file_inst|Decoder0~16_combout ),
	.datab(gnd),
	.datac(!\control_unit_inst|WideOr0~combout ),
	.datad(!\reg_file_inst|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\write_reg_addr_mux_out[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~17 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~17 .lut_mask = 64'h0005000500000000;
defparam \reg_file_inst|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y38_N23
dffeas \reg_file_inst|regs[9][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y37_N3
cyclonev_lcell_comb \write_reg_addr_mux_out[1]~3 (
// Equation(s):
// \write_reg_addr_mux_out[1]~3_combout  = ( \instruction_memory_inst|memoria_ROM~27_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (!\control_unit_inst|Decoder0~2_combout  & !\control_unit_inst|Decoder0~4_combout )) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~27_combout  & ( (!\control_unit_inst|Decoder0~2_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout ) # (\control_unit_inst|Decoder0~4_combout ))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(gnd),
	.datac(!\control_unit_inst|Decoder0~2_combout ),
	.datad(!\control_unit_inst|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_reg_addr_mux_out[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_reg_addr_mux_out[1]~3 .extended_lut = "off";
defparam \write_reg_addr_mux_out[1]~3 .lut_mask = 64'hA0F0A0F0A000A000;
defparam \write_reg_addr_mux_out[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y38_N42
cyclonev_lcell_comb \reg_file_inst|Decoder0~18 (
// Equation(s):
// \reg_file_inst|Decoder0~18_combout  = ( !\write_reg_addr_mux_out[3]~1_combout  & ( (\write_reg_addr_mux_out[2]~0_combout  & (\reg_file_inst|Decoder0~16_combout  & (\control_unit_inst|WideOr0~combout  & !\write_reg_addr_mux_out[1]~3_combout ))) ) )

	.dataa(!\write_reg_addr_mux_out[2]~0_combout ),
	.datab(!\reg_file_inst|Decoder0~16_combout ),
	.datac(!\control_unit_inst|WideOr0~combout ),
	.datad(!\write_reg_addr_mux_out[1]~3_combout ),
	.datae(gnd),
	.dataf(!\write_reg_addr_mux_out[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~18 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~18 .lut_mask = 64'h0100010000000000;
defparam \reg_file_inst|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y38_N11
dffeas \reg_file_inst|regs[11][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y38_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[1]~17 (
// Equation(s):
// \reg_file_inst|ReadData2[1]~17_combout  = ( \reg_file_inst|regs[11][1]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (((\reg_file_inst|regs[9][1]~q )) # (\instruction_memory_inst|memoria_ROM~15_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[8][1]~q ))) ) ) # ( !\reg_file_inst|regs[11][1]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[9][1]~q ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[8][1]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|regs[8][1]~q ),
	.datad(!\reg_file_inst|regs[9][1]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[11][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[1]~17 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[1]~17 .lut_mask = 64'h048C048C26AE26AE;
defparam \reg_file_inst|ReadData2[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y38_N15
cyclonev_lcell_comb \reg_file_inst|Decoder0~1 (
// Equation(s):
// \reg_file_inst|Decoder0~1_combout  = ( \control_unit_inst|Decoder0~2_combout  & ( \instruction_memory_inst|memoria_ROM~20_combout  & ( \write_reg_addr_mux_out[0]~2_combout  ) ) ) # ( !\control_unit_inst|Decoder0~2_combout  & ( 
// \instruction_memory_inst|memoria_ROM~20_combout  & ( (\control_unit_inst|Decoder0~4_combout  & (\write_reg_addr_mux_out[0]~2_combout  & \instruction_memory_inst|memoria_ROM~26_combout )) ) ) ) # ( \control_unit_inst|Decoder0~2_combout  & ( 
// !\instruction_memory_inst|memoria_ROM~20_combout  & ( \write_reg_addr_mux_out[0]~2_combout  ) ) ) # ( !\control_unit_inst|Decoder0~2_combout  & ( !\instruction_memory_inst|memoria_ROM~20_combout  & ( (\write_reg_addr_mux_out[0]~2_combout  & 
// ((!\control_unit_inst|Decoder0~4_combout  & (\control_unit_inst|Decoder0~0_combout )) # (\control_unit_inst|Decoder0~4_combout  & ((\instruction_memory_inst|memoria_ROM~26_combout ))))) ) ) )

	.dataa(!\control_unit_inst|Decoder0~4_combout ),
	.datab(!\control_unit_inst|Decoder0~0_combout ),
	.datac(!\write_reg_addr_mux_out[0]~2_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datae(!\control_unit_inst|Decoder0~2_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~1 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~1 .lut_mask = 64'h02070F0F00050F0F;
defparam \reg_file_inst|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y36_N0
cyclonev_lcell_comb \reg_file_inst|Decoder0~4 (
// Equation(s):
// \reg_file_inst|Decoder0~4_combout  = ( !\write_reg_addr_mux_out[3]~1_combout  & ( (\reg_file_inst|Decoder0~1_combout  & \reg_file_inst|Decoder0~0_combout ) ) )

	.dataa(!\reg_file_inst|Decoder0~1_combout ),
	.datab(!\reg_file_inst|Decoder0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\write_reg_addr_mux_out[3]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~4 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~4 .lut_mask = 64'h1111000011110000;
defparam \reg_file_inst|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y40_N8
dffeas \reg_file_inst|regs[24][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y36_N45
cyclonev_lcell_comb \reg_file_inst|Decoder0~2 (
// Equation(s):
// \reg_file_inst|Decoder0~2_combout  = ( \reg_file_inst|Decoder0~0_combout  & ( (\reg_file_inst|Decoder0~1_combout  & \write_reg_addr_mux_out[3]~1_combout ) ) )

	.dataa(!\reg_file_inst|Decoder0~1_combout ),
	.datab(gnd),
	.datac(!\write_reg_addr_mux_out[3]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~2 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~2 .lut_mask = 64'h0000000005050505;
defparam \reg_file_inst|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y38_N47
dffeas \reg_file_inst|regs[16][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y38_N30
cyclonev_lcell_comb \reg_file_inst|Decoder0~3 (
// Equation(s):
// \reg_file_inst|Decoder0~3_combout  = ( \write_reg_addr_mux_out[3]~1_combout  & ( \write_reg_addr_mux_out[1]~3_combout  & ( (!\write_reg_addr_mux_out[2]~0_combout  & \reg_file_inst|Decoder0~1_combout ) ) ) )

	.dataa(!\write_reg_addr_mux_out[2]~0_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|Decoder0~1_combout ),
	.datad(gnd),
	.datae(!\write_reg_addr_mux_out[3]~1_combout ),
	.dataf(!\write_reg_addr_mux_out[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~3 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~3 .lut_mask = 64'h0000000000000A0A;
defparam \reg_file_inst|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y40_N29
dffeas \reg_file_inst|regs[20][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y38_N51
cyclonev_lcell_comb \reg_file_inst|Decoder0~5 (
// Equation(s):
// \reg_file_inst|Decoder0~5_combout  = ( \write_reg_addr_mux_out[1]~3_combout  & ( (!\write_reg_addr_mux_out[2]~0_combout  & (!\write_reg_addr_mux_out[3]~1_combout  & \reg_file_inst|Decoder0~1_combout )) ) )

	.dataa(!\write_reg_addr_mux_out[2]~0_combout ),
	.datab(gnd),
	.datac(!\write_reg_addr_mux_out[3]~1_combout ),
	.datad(!\reg_file_inst|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\write_reg_addr_mux_out[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~5 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~5 .lut_mask = 64'h0000000000A000A0;
defparam \reg_file_inst|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y38_N35
dffeas \reg_file_inst|regs[28][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y38_N3
cyclonev_lcell_comb \reg_file_inst|ReadData2[1]~12 (
// Equation(s):
// \reg_file_inst|ReadData2[1]~12_combout  = ( \reg_file_inst|regs[20][1]~q  & ( \reg_file_inst|regs[28][1]~q  & ( ((!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[16][1]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|regs[24][1]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout ) ) ) ) # ( !\reg_file_inst|regs[20][1]~q  & ( \reg_file_inst|regs[28][1]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (((\reg_file_inst|regs[16][1]~q  & 
// !\instruction_memory_inst|memoria_ROM~18_combout )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (((\instruction_memory_inst|memoria_ROM~18_combout )) # (\reg_file_inst|regs[24][1]~q ))) ) ) ) # ( \reg_file_inst|regs[20][1]~q  & ( 
// !\reg_file_inst|regs[28][1]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (((\instruction_memory_inst|memoria_ROM~18_combout ) # (\reg_file_inst|regs[16][1]~q )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|regs[24][1]~q  & ((!\instruction_memory_inst|memoria_ROM~18_combout )))) ) ) ) # ( !\reg_file_inst|regs[20][1]~q  & ( !\reg_file_inst|regs[28][1]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[16][1]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[24][1]~q )))) ) ) )

	.dataa(!\reg_file_inst|regs[24][1]~q ),
	.datab(!\reg_file_inst|regs[16][1]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\reg_file_inst|regs[20][1]~q ),
	.dataf(!\reg_file_inst|regs[28][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[1]~12 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[1]~12 .lut_mask = 64'h350035F0350F35FF;
defparam \reg_file_inst|ReadData2[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y38_N39
cyclonev_lcell_comb \reg_file_inst|Decoder0~9 (
// Equation(s):
// \reg_file_inst|Decoder0~9_combout  = ( \write_reg_addr_mux_out[3]~1_combout  & ( (\write_reg_addr_mux_out[2]~0_combout  & (!\write_reg_addr_mux_out[1]~3_combout  & \reg_file_inst|Decoder0~1_combout )) ) )

	.dataa(!\write_reg_addr_mux_out[2]~0_combout ),
	.datab(gnd),
	.datac(!\write_reg_addr_mux_out[1]~3_combout ),
	.datad(!\reg_file_inst|Decoder0~1_combout ),
	.datae(!\write_reg_addr_mux_out[3]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~9 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~9 .lut_mask = 64'h0000005000000050;
defparam \reg_file_inst|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y42_N22
dffeas \reg_file_inst|regs[18][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y38_N27
cyclonev_lcell_comb \reg_file_inst|Decoder0~12 (
// Equation(s):
// \reg_file_inst|Decoder0~12_combout  = ( !\write_reg_addr_mux_out[1]~3_combout  & ( (!\write_reg_addr_mux_out[2]~0_combout  & (!\write_reg_addr_mux_out[3]~1_combout  & \reg_file_inst|Decoder0~1_combout )) ) )

	.dataa(!\write_reg_addr_mux_out[2]~0_combout ),
	.datab(gnd),
	.datac(!\write_reg_addr_mux_out[3]~1_combout ),
	.datad(!\reg_file_inst|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\write_reg_addr_mux_out[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~12 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~12 .lut_mask = 64'h00A000A000000000;
defparam \reg_file_inst|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y38_N20
dffeas \reg_file_inst|regs[30][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y38_N42
cyclonev_lcell_comb \reg_file_inst|Decoder0~10 (
// Equation(s):
// \reg_file_inst|Decoder0~10_combout  = ( \write_reg_addr_mux_out[3]~1_combout  & ( !\write_reg_addr_mux_out[1]~3_combout  & ( (\reg_file_inst|Decoder0~1_combout  & !\write_reg_addr_mux_out[2]~0_combout ) ) ) )

	.dataa(!\reg_file_inst|Decoder0~1_combout ),
	.datab(gnd),
	.datac(!\write_reg_addr_mux_out[2]~0_combout ),
	.datad(gnd),
	.datae(!\write_reg_addr_mux_out[3]~1_combout ),
	.dataf(!\write_reg_addr_mux_out[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~10 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~10 .lut_mask = 64'h0000505000000000;
defparam \reg_file_inst|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y42_N25
dffeas \reg_file_inst|regs[22][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y38_N18
cyclonev_lcell_comb \reg_file_inst|Decoder0~11 (
// Equation(s):
// \reg_file_inst|Decoder0~11_combout  = ( !\write_reg_addr_mux_out[1]~3_combout  & ( (\write_reg_addr_mux_out[2]~0_combout  & (\reg_file_inst|Decoder0~1_combout  & !\write_reg_addr_mux_out[3]~1_combout )) ) )

	.dataa(!\write_reg_addr_mux_out[2]~0_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|Decoder0~1_combout ),
	.datad(!\write_reg_addr_mux_out[3]~1_combout ),
	.datae(gnd),
	.dataf(!\write_reg_addr_mux_out[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~11 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~11 .lut_mask = 64'h0500050000000000;
defparam \reg_file_inst|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y40_N44
dffeas \reg_file_inst|regs[26][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y38_N21
cyclonev_lcell_comb \reg_file_inst|ReadData2[1]~14 (
// Equation(s):
// \reg_file_inst|ReadData2[1]~14_combout  = ( \reg_file_inst|regs[22][1]~q  & ( \reg_file_inst|regs[26][1]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (((\instruction_memory_inst|memoria_ROM~19_combout )) # (\reg_file_inst|regs[18][1]~q ))) 
// # (\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[30][1]~q )))) ) ) ) # ( !\reg_file_inst|regs[22][1]~q  & ( \reg_file_inst|regs[26][1]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & (((\instruction_memory_inst|memoria_ROM~19_combout )) # (\reg_file_inst|regs[18][1]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((\instruction_memory_inst|memoria_ROM~19_combout  & 
// \reg_file_inst|regs[30][1]~q )))) ) ) ) # ( \reg_file_inst|regs[22][1]~q  & ( !\reg_file_inst|regs[26][1]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[18][1]~q  & (!\instruction_memory_inst|memoria_ROM~19_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[30][1]~q )))) ) ) ) # ( !\reg_file_inst|regs[22][1]~q  & ( !\reg_file_inst|regs[26][1]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[18][1]~q  & (!\instruction_memory_inst|memoria_ROM~19_combout ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((\instruction_memory_inst|memoria_ROM~19_combout  & 
// \reg_file_inst|regs[30][1]~q )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\reg_file_inst|regs[18][1]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[30][1]~q ),
	.datae(!\reg_file_inst|regs[22][1]~q ),
	.dataf(!\reg_file_inst|regs[26][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[1]~14 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[1]~14 .lut_mask = 64'h202570752A2F7A7F;
defparam \reg_file_inst|ReadData2[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y38_N9
cyclonev_lcell_comb \reg_file_inst|Decoder0~6 (
// Equation(s):
// \reg_file_inst|Decoder0~6_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( (!\control_unit_inst|Decoder0~2_combout  & ((!\control_unit_inst|Decoder0~4_combout  & ((\instruction_memory_inst|memoria_ROM~20_combout ))) # 
// (\control_unit_inst|Decoder0~4_combout  & (!\instruction_memory_inst|memoria_ROM~26_combout )))) ) ) # ( !\control_unit_inst|Decoder0~0_combout  & ( (!\control_unit_inst|Decoder0~2_combout  & ((!\instruction_memory_inst|memoria_ROM~26_combout ) # 
// (!\control_unit_inst|Decoder0~4_combout ))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datab(!\control_unit_inst|Decoder0~4_combout ),
	.datac(!\control_unit_inst|Decoder0~2_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datae(!\control_unit_inst|Decoder0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~6 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~6 .lut_mask = 64'hE0E020E0E0E020E0;
defparam \reg_file_inst|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y38_N12
cyclonev_lcell_comb \reg_file_inst|Decoder0~13 (
// Equation(s):
// \reg_file_inst|Decoder0~13_combout  = ( !\write_reg_addr_mux_out[1]~3_combout  & ( !\reg_file_inst|Decoder0~6_combout  & ( (!\write_reg_addr_mux_out[2]~0_combout  & (!\write_reg_addr_mux_out[0]~2_combout  & !\write_reg_addr_mux_out[3]~1_combout )) ) ) )

	.dataa(!\write_reg_addr_mux_out[2]~0_combout ),
	.datab(gnd),
	.datac(!\write_reg_addr_mux_out[0]~2_combout ),
	.datad(!\write_reg_addr_mux_out[3]~1_combout ),
	.datae(!\write_reg_addr_mux_out[1]~3_combout ),
	.dataf(!\reg_file_inst|Decoder0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~13 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~13 .lut_mask = 64'hA000000000000000;
defparam \reg_file_inst|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y39_N35
dffeas \reg_file_inst|regs[31][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y38_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[1]~15 (
// Equation(s):
// \reg_file_inst|ReadData2[1]~15_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\reg_file_inst|regs[31][1]~q  & \instruction_memory_inst|memoria_ROM~19_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[31][1]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[1]~15 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[1]~15 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData2[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y38_N24
cyclonev_lcell_comb \reg_file_inst|Decoder0~7 (
// Equation(s):
// \reg_file_inst|Decoder0~7_combout  = ( !\reg_file_inst|Decoder0~6_combout  & ( (\write_reg_addr_mux_out[3]~1_combout  & (!\write_reg_addr_mux_out[0]~2_combout  & \reg_file_inst|Decoder0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\write_reg_addr_mux_out[3]~1_combout ),
	.datac(!\write_reg_addr_mux_out[0]~2_combout ),
	.datad(!\reg_file_inst|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|Decoder0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~7 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~7 .lut_mask = 64'h0030003000000000;
defparam \reg_file_inst|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y40_N35
dffeas \reg_file_inst|regs[17][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y38_N48
cyclonev_lcell_comb \reg_file_inst|Decoder0~8 (
// Equation(s):
// \reg_file_inst|Decoder0~8_combout  = ( \reg_file_inst|Decoder0~0_combout  & ( !\reg_file_inst|Decoder0~6_combout  & ( (!\write_reg_addr_mux_out[3]~1_combout  & !\write_reg_addr_mux_out[0]~2_combout ) ) ) )

	.dataa(!\write_reg_addr_mux_out[3]~1_combout ),
	.datab(gnd),
	.datac(!\write_reg_addr_mux_out[0]~2_combout ),
	.datad(gnd),
	.datae(!\reg_file_inst|Decoder0~0_combout ),
	.dataf(!\reg_file_inst|Decoder0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~8 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~8 .lut_mask = 64'h0000A0A000000000;
defparam \reg_file_inst|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y40_N11
dffeas \reg_file_inst|regs[25][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y40_N36
cyclonev_lcell_comb \reg_file_inst|ReadData2[1]~13 (
// Equation(s):
// \reg_file_inst|ReadData2[1]~13_combout  = ( \reg_file_inst|regs[25][1]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[17][1]~q ))) ) ) # ( 
// !\reg_file_inst|regs[25][1]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[17][1]~q  & !\instruction_memory_inst|memoria_ROM~19_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[17][1]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[25][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[1]~13 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[1]~13 .lut_mask = 64'h0A000A000AAA0AAA;
defparam \reg_file_inst|ReadData2[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y38_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[1]~16 (
// Equation(s):
// \reg_file_inst|ReadData2[1]~16_combout  = ( \reg_file_inst|ReadData2[1]~15_combout  & ( \reg_file_inst|ReadData2[1]~13_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout ) # ((!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\reg_file_inst|ReadData2[1]~12_combout )) # (\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[1]~14_combout )))) ) ) ) # ( !\reg_file_inst|ReadData2[1]~15_combout  & ( \reg_file_inst|ReadData2[1]~13_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (((!\instruction_memory_inst|memoria_ROM~15_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\reg_file_inst|ReadData2[1]~12_combout )) # (\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[1]~14_combout ))))) ) ) ) # ( \reg_file_inst|ReadData2[1]~15_combout  & ( !\reg_file_inst|ReadData2[1]~13_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (((\instruction_memory_inst|memoria_ROM~15_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\reg_file_inst|ReadData2[1]~12_combout )) # (\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[1]~14_combout ))))) ) ) ) # ( !\reg_file_inst|ReadData2[1]~15_combout  & ( !\reg_file_inst|ReadData2[1]~13_combout  & ( 
// (\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[1]~12_combout )) # (\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[1]~14_combout ))))) ) ) )

	.dataa(!\reg_file_inst|ReadData2[1]~12_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\reg_file_inst|ReadData2[1]~14_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(!\reg_file_inst|ReadData2[1]~15_combout ),
	.dataf(!\reg_file_inst|ReadData2[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[1]~16 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[1]~16 .lut_mask = 64'h110311CFDD03DDCF;
defparam \reg_file_inst|ReadData2[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y39_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[4]~6 (
// Equation(s):
// \reg_file_inst|ReadData2[4]~6_combout  = ( \instruction_memory_inst|memoria_ROM~17_combout  & ( \instruction_memory_inst|memoria_ROM~16_combout  & ( \instruction_memory_inst|memoria_ROM~20_combout  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~17_combout  & ( \instruction_memory_inst|memoria_ROM~16_combout  & ( (\instruction_memory_inst|memoria_ROM~20_combout  & ((!\instruction_memory_inst|memoria_ROM~19_combout ) # (\control_unit_inst|Decoder0~3_combout 
// ))) ) ) ) # ( \instruction_memory_inst|memoria_ROM~17_combout  & ( !\instruction_memory_inst|memoria_ROM~16_combout  & ( \instruction_memory_inst|memoria_ROM~20_combout  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~17_combout  & ( 
// !\instruction_memory_inst|memoria_ROM~16_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & \instruction_memory_inst|memoria_ROM~20_combout ) ) ) )

	.dataa(!\control_unit_inst|Decoder0~3_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~17_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[4]~6 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[4]~6 .lut_mask = 64'h00F000FF00F500FF;
defparam \reg_file_inst|ReadData2[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y38_N30
cyclonev_lcell_comb \reg_file_inst|Decoder0~21 (
// Equation(s):
// \reg_file_inst|Decoder0~21_combout  = ( \control_unit_inst|WideOr0~combout  & ( (!\write_reg_addr_mux_out[2]~0_combout  & (!\write_reg_addr_mux_out[3]~1_combout  & (!\write_reg_addr_mux_out[1]~3_combout  & \reg_file_inst|Decoder0~14_combout ))) ) )

	.dataa(!\write_reg_addr_mux_out[2]~0_combout ),
	.datab(!\write_reg_addr_mux_out[3]~1_combout ),
	.datac(!\write_reg_addr_mux_out[1]~3_combout ),
	.datad(!\reg_file_inst|Decoder0~14_combout ),
	.datae(!\control_unit_inst|WideOr0~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~21 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~21 .lut_mask = 64'h0000008000000080;
defparam \reg_file_inst|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y37_N32
dffeas \reg_file_inst|regs[14][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y38_N54
cyclonev_lcell_comb \reg_file_inst|Decoder0~20 (
// Equation(s):
// \reg_file_inst|Decoder0~20_combout  = ( \write_reg_addr_mux_out[1]~3_combout  & ( (!\write_reg_addr_mux_out[3]~1_combout  & (\reg_file_inst|Decoder0~16_combout  & (!\write_reg_addr_mux_out[2]~0_combout  & \control_unit_inst|WideOr0~combout ))) ) )

	.dataa(!\write_reg_addr_mux_out[3]~1_combout ),
	.datab(!\reg_file_inst|Decoder0~16_combout ),
	.datac(!\write_reg_addr_mux_out[2]~0_combout ),
	.datad(!\control_unit_inst|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\write_reg_addr_mux_out[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~20 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~20 .lut_mask = 64'h0000000000200020;
defparam \reg_file_inst|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y37_N47
dffeas \reg_file_inst|regs[13][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y38_N0
cyclonev_lcell_comb \reg_file_inst|Decoder0~19 (
// Equation(s):
// \reg_file_inst|Decoder0~19_combout  = ( \reg_file_inst|Decoder0~14_combout  & ( \write_reg_addr_mux_out[1]~3_combout  & ( (!\write_reg_addr_mux_out[2]~0_combout  & (!\write_reg_addr_mux_out[3]~1_combout  & \control_unit_inst|WideOr0~combout )) ) ) )

	.dataa(!\write_reg_addr_mux_out[2]~0_combout ),
	.datab(!\write_reg_addr_mux_out[3]~1_combout ),
	.datac(gnd),
	.datad(!\control_unit_inst|WideOr0~combout ),
	.datae(!\reg_file_inst|Decoder0~14_combout ),
	.dataf(!\write_reg_addr_mux_out[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~19 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~19 .lut_mask = 64'h0000000000000088;
defparam \reg_file_inst|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y37_N23
dffeas \reg_file_inst|regs[12][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y37_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[1]~18 (
// Equation(s):
// \reg_file_inst|ReadData2[1]~18_combout  = ( \instruction_memory_inst|memoria_ROM~15_combout  & ( \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[14][1]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( 
// \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[12][1]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[13][1]~q  ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[14][1]~q ),
	.datac(!\reg_file_inst|regs[13][1]~q ),
	.datad(!\reg_file_inst|regs[12][1]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[1]~18 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[1]~18 .lut_mask = 64'h0F0F000000FF3333;
defparam \reg_file_inst|ReadData2[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y38_N21
cyclonev_lcell_comb \reg_file_inst|Decoder0~22 (
// Equation(s):
// \reg_file_inst|Decoder0~22_combout  = ( \reg_file_inst|Decoder0~0_combout  & ( \control_unit_inst|WideOr0~combout  & ( (\write_reg_addr_mux_out[3]~1_combout  & \reg_file_inst|Decoder0~16_combout ) ) ) )

	.dataa(!\write_reg_addr_mux_out[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|Decoder0~16_combout ),
	.datae(!\reg_file_inst|Decoder0~0_combout ),
	.dataf(!\control_unit_inst|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|Decoder0~22 .extended_lut = "off";
defparam \reg_file_inst|Decoder0~22 .lut_mask = 64'h0000000000000055;
defparam \reg_file_inst|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y38_N14
dffeas \reg_file_inst|regs[1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][1] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y37_N30
cyclonev_lcell_comb \reg_file_inst|ReadData2[1]~19 (
// Equation(s):
// \reg_file_inst|ReadData2[1]~19_combout  = ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|regs[1][1]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|regs[1][1]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[1]~19 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[1]~19 .lut_mask = 64'h00F000F000000000;
defparam \reg_file_inst|ReadData2[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y37_N39
cyclonev_lcell_comb \reg_file_inst|ReadData2[1]~20 (
// Equation(s):
// \reg_file_inst|ReadData2[1]~20_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|ReadData2[1]~19_combout  & ( (\reg_file_inst|ReadData2[1]~18_combout  & \instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|ReadData2[1]~19_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|ReadData2[1]~18_combout ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & 
// ( !\reg_file_inst|ReadData2[1]~19_combout  & ( (\reg_file_inst|ReadData2[1]~18_combout  & \instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|ReadData2[1]~19_combout  & ( 
// (\reg_file_inst|ReadData2[1]~18_combout  & \instruction_memory_inst|memoria_ROM~19_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[1]~18_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|ReadData2[1]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[1]~20 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[1]~20 .lut_mask = 64'h000F000FFF0F000F;
defparam \reg_file_inst|ReadData2[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y40_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[1]~21 (
// Equation(s):
// \reg_file_inst|ReadData2[1]~21_combout  = ( \reg_file_inst|ReadData2[4]~6_combout  & ( \reg_file_inst|ReadData2[1]~20_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout ) # ((!\instruction_memory_inst|memoria_ROM~20_combout  & 
// \reg_file_inst|ReadData2[1]~16_combout )) ) ) ) # ( !\reg_file_inst|ReadData2[4]~6_combout  & ( \reg_file_inst|ReadData2[1]~20_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & (!\instruction_memory_inst|memoria_ROM~20_combout  & 
// ((\reg_file_inst|ReadData2[1]~16_combout )))) # (\reg_file_inst|ReadData2[4]~7_combout  & (((!\instruction_memory_inst|memoria_ROM~20_combout  & \reg_file_inst|ReadData2[1]~16_combout )) # (\reg_file_inst|ReadData2[1]~17_combout ))) ) ) ) # ( 
// \reg_file_inst|ReadData2[4]~6_combout  & ( !\reg_file_inst|ReadData2[1]~20_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout  & \reg_file_inst|ReadData2[1]~16_combout ) ) ) ) # ( !\reg_file_inst|ReadData2[4]~6_combout  & ( 
// !\reg_file_inst|ReadData2[1]~20_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & (!\instruction_memory_inst|memoria_ROM~20_combout  & ((\reg_file_inst|ReadData2[1]~16_combout )))) # (\reg_file_inst|ReadData2[4]~7_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~20_combout  & \reg_file_inst|ReadData2[1]~16_combout )) # (\reg_file_inst|ReadData2[1]~17_combout ))) ) ) )

	.dataa(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datac(!\reg_file_inst|ReadData2[1]~17_combout ),
	.datad(!\reg_file_inst|ReadData2[1]~16_combout ),
	.datae(!\reg_file_inst|ReadData2[4]~6_combout ),
	.dataf(!\reg_file_inst|ReadData2[1]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[1]~21 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[1]~21 .lut_mask = 64'h05CD00CC05CDAAEE;
defparam \reg_file_inst|ReadData2[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y40_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[1]~13 (
// Equation(s):
// \reg_file_inst|ReadData1[1]~13_combout  = ( \reg_file_inst|regs[17][1]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((!\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[25][1]~q ))) ) ) # ( 
// !\reg_file_inst|regs[17][1]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[25][1]~q  & \instruction_memory_inst|memoria_ROM~24_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[25][1]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[17][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[1]~13 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[1]~13 .lut_mask = 64'h000A000AAA0AAA0A;
defparam \reg_file_inst|ReadData1[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y40_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[1]~12 (
// Equation(s):
// \reg_file_inst|ReadData1[1]~12_combout  = ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[16][1]~q  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[20][1]~q )) # 
// (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[28][1]~q ))) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[16][1]~q  & ( (!\instruction_memory_inst|memoria_ROM~24_combout ) # 
// (\reg_file_inst|regs[24][1]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~23_combout  & ( !\reg_file_inst|regs[16][1]~q  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[20][1]~q )) # 
// (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[28][1]~q ))) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( !\reg_file_inst|regs[16][1]~q  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & 
// \reg_file_inst|regs[24][1]~q ) ) ) )

	.dataa(!\reg_file_inst|regs[20][1]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\reg_file_inst|regs[24][1]~q ),
	.datad(!\reg_file_inst|regs[28][1]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.dataf(!\reg_file_inst|regs[16][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[1]~12 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[1]~12 .lut_mask = 64'h03034477CFCF4477;
defparam \reg_file_inst|ReadData1[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N45
cyclonev_lcell_comb \reg_file_inst|ReadData1[1]~14 (
// Equation(s):
// \reg_file_inst|ReadData1[1]~14_combout  = ( \reg_file_inst|regs[30][1]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[22][1]~q ) ) ) ) # ( !\reg_file_inst|regs[30][1]~q 
//  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (\reg_file_inst|regs[22][1]~q  & !\instruction_memory_inst|memoria_ROM~24_combout ) ) ) ) # ( \reg_file_inst|regs[30][1]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[18][1]~q ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[26][1]~q )) ) ) ) # ( !\reg_file_inst|regs[30][1]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[18][1]~q ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[26][1]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[22][1]~q ),
	.datab(!\reg_file_inst|regs[26][1]~q ),
	.datac(!\reg_file_inst|regs[18][1]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(!\reg_file_inst|regs[30][1]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[1]~14 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[1]~14 .lut_mask = 64'h0F330F33550055FF;
defparam \reg_file_inst|ReadData1[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N30
cyclonev_lcell_comb \reg_file_inst|ReadData1[1]~15 (
// Equation(s):
// \reg_file_inst|ReadData1[1]~15_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[31][1]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[31][1]~q ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[1]~15 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[1]~15 .lut_mask = 64'h0000000000000F0F;
defparam \reg_file_inst|ReadData1[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N36
cyclonev_lcell_comb \reg_file_inst|ReadData1[1]~16 (
// Equation(s):
// \reg_file_inst|ReadData1[1]~16_combout  = ( \reg_file_inst|ReadData1[1]~14_combout  & ( \reg_file_inst|ReadData1[1]~15_combout  & ( ((!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[1]~12_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[1]~13_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[1]~14_combout  & ( \reg_file_inst|ReadData1[1]~15_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (((!\instruction_memory_inst|memoria_ROM~22_combout  & \reg_file_inst|ReadData1[1]~12_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// (((\instruction_memory_inst|memoria_ROM~22_combout )) # (\reg_file_inst|ReadData1[1]~13_combout ))) ) ) ) # ( \reg_file_inst|ReadData1[1]~14_combout  & ( !\reg_file_inst|ReadData1[1]~15_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & 
// (((\reg_file_inst|ReadData1[1]~12_combout ) # (\instruction_memory_inst|memoria_ROM~22_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[1]~13_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout ))) ) ) 
// ) # ( !\reg_file_inst|ReadData1[1]~14_combout  & ( !\reg_file_inst|ReadData1[1]~15_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[1]~12_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[1]~13_combout )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\reg_file_inst|ReadData1[1]~13_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(!\reg_file_inst|ReadData1[1]~12_combout ),
	.datae(!\reg_file_inst|ReadData1[1]~14_combout ),
	.dataf(!\reg_file_inst|ReadData1[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[1]~16 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[1]~16 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \reg_file_inst|ReadData1[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y38_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[1]~20 (
// Equation(s):
// \reg_file_inst|ReadData1[1]~20_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[11][1]~q  & \instruction_memory_inst|memoria_ROM~21_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[8][1]~q )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[9][1]~q ))) ) )

	.dataa(!\reg_file_inst|regs[8][1]~q ),
	.datab(!\reg_file_inst|regs[11][1]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\reg_file_inst|regs[9][1]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[1]~20 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[1]~20 .lut_mask = 64'h505F505F03030303;
defparam \reg_file_inst|ReadData1[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y37_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[1]~17 (
// Equation(s):
// \reg_file_inst|ReadData1[1]~17_combout  = ( \reg_file_inst|regs[12][1]~q  & ( \instruction_memory_inst|memoria_ROM~21_combout  & ( (\reg_file_inst|regs[13][1]~q  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) ) ) # ( !\reg_file_inst|regs[12][1]~q  
// & ( \instruction_memory_inst|memoria_ROM~21_combout  & ( (\reg_file_inst|regs[13][1]~q  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) ) ) # ( \reg_file_inst|regs[12][1]~q  & ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~22_combout ) # (\reg_file_inst|regs[14][1]~q ) ) ) ) # ( !\reg_file_inst|regs[12][1]~q  & ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( (\reg_file_inst|regs[14][1]~q  & 
// \instruction_memory_inst|memoria_ROM~22_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[14][1]~q ),
	.datac(!\reg_file_inst|regs[13][1]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(!\reg_file_inst|regs[12][1]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[1]~17 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[1]~17 .lut_mask = 64'h0033FF330F000F00;
defparam \reg_file_inst|ReadData1[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N30
cyclonev_lcell_comb \reg_file_inst|ReadData1[1]~18 (
// Equation(s):
// \reg_file_inst|ReadData1[1]~18_combout  = ( \reg_file_inst|regs[1][1]~q  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[1]~18 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[1]~18 .lut_mask = 64'h000000000F000F00;
defparam \reg_file_inst|ReadData1[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[1]~19 (
// Equation(s):
// \reg_file_inst|ReadData1[1]~19_combout  = ( \reg_file_inst|ReadData1[1]~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (!\instruction_memory_inst|memoria_ROM~23_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// ((\reg_file_inst|ReadData1[1]~17_combout ))) ) ) # ( !\reg_file_inst|ReadData1[1]~18_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|ReadData1[1]~17_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|ReadData1[1]~17_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[1]~19 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[1]~19 .lut_mask = 64'h000F000FA0AFA0AF;
defparam \reg_file_inst|ReadData1[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[1]~21 (
// Equation(s):
// \reg_file_inst|ReadData1[1]~21_combout  = ( \reg_file_inst|ReadData1[1]~20_combout  & ( \reg_file_inst|ReadData1[1]~19_combout  & ( (!\instruction_memory_inst|memoria_ROM~25_combout  & (!\reg_file_inst|ReadData1[29]~6_combout  $ 
// (((!\reg_file_inst|ReadData1[29]~5_combout ))))) # (\instruction_memory_inst|memoria_ROM~25_combout  & ((!\reg_file_inst|ReadData1[29]~6_combout  $ (!\reg_file_inst|ReadData1[29]~5_combout )) # (\reg_file_inst|ReadData1[1]~16_combout ))) ) ) ) # ( 
// !\reg_file_inst|ReadData1[1]~20_combout  & ( \reg_file_inst|ReadData1[1]~19_combout  & ( (!\instruction_memory_inst|memoria_ROM~25_combout  & (!\reg_file_inst|ReadData1[29]~6_combout  & ((\reg_file_inst|ReadData1[29]~5_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~25_combout  & (((!\reg_file_inst|ReadData1[29]~6_combout  & \reg_file_inst|ReadData1[29]~5_combout )) # (\reg_file_inst|ReadData1[1]~16_combout ))) ) ) ) # ( \reg_file_inst|ReadData1[1]~20_combout  & ( 
// !\reg_file_inst|ReadData1[1]~19_combout  & ( (!\instruction_memory_inst|memoria_ROM~25_combout  & (\reg_file_inst|ReadData1[29]~6_combout  & ((!\reg_file_inst|ReadData1[29]~5_combout )))) # (\instruction_memory_inst|memoria_ROM~25_combout  & 
// (((\reg_file_inst|ReadData1[29]~6_combout  & !\reg_file_inst|ReadData1[29]~5_combout )) # (\reg_file_inst|ReadData1[1]~16_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[1]~20_combout  & ( !\reg_file_inst|ReadData1[1]~19_combout  & ( 
// (\instruction_memory_inst|memoria_ROM~25_combout  & \reg_file_inst|ReadData1[1]~16_combout ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~25_combout ),
	.datab(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datac(!\reg_file_inst|ReadData1[1]~16_combout ),
	.datad(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datae(!\reg_file_inst|ReadData1[1]~20_combout ),
	.dataf(!\reg_file_inst|ReadData1[1]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[1]~21 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[1]~21 .lut_mask = 64'h0505370505CD37CD;
defparam \reg_file_inst|ReadData1[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y38_N50
dffeas \reg_file_inst|regs[9][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y38_N8
dffeas \reg_file_inst|regs[11][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y38_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[0]~10 (
// Equation(s):
// \reg_file_inst|ReadData1[0]~10_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[11][0]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~21_combout  & ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[9][0]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[8][0]~q  ) ) )

	.dataa(!\reg_file_inst|regs[9][0]~q ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[8][0]~q ),
	.datad(!\reg_file_inst|regs[11][0]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[0]~10 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[0]~10 .lut_mask = 64'h0F0F5555000000FF;
defparam \reg_file_inst|ReadData1[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y38_N47
dffeas \reg_file_inst|regs[14][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y39_N47
dffeas \reg_file_inst|regs[13][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y39_N32
dffeas \reg_file_inst|regs[12][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y38_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[0]~7 (
// Equation(s):
// \reg_file_inst|ReadData1[0]~7_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[14][0]~q ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[12][0]~q ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[13][0]~q )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\reg_file_inst|regs[14][0]~q ),
	.datac(!\reg_file_inst|regs[13][0]~q ),
	.datad(!\reg_file_inst|regs[12][0]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[0]~7 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[0]~7 .lut_mask = 64'h05AF05AF22222222;
defparam \reg_file_inst|ReadData1[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y38_N17
dffeas \reg_file_inst|regs[1][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y38_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[0]~8 (
// Equation(s):
// \reg_file_inst|ReadData1[0]~8_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & \reg_file_inst|regs[1][0]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(!\reg_file_inst|regs[1][0]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[0]~8 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[0]~8 .lut_mask = 64'h0000000000F000F0;
defparam \reg_file_inst|ReadData1[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y38_N57
cyclonev_lcell_comb \reg_file_inst|ReadData1[0]~9 (
// Equation(s):
// \reg_file_inst|ReadData1[0]~9_combout  = ( \reg_file_inst|ReadData1[0]~7_combout  & ( \reg_file_inst|ReadData1[0]~8_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout ) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData1[0]~7_combout  & ( \reg_file_inst|ReadData1[0]~8_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & !\instruction_memory_inst|memoria_ROM~24_combout ) ) ) ) # ( \reg_file_inst|ReadData1[0]~7_combout  & ( 
// !\reg_file_inst|ReadData1[0]~8_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(gnd),
	.datae(!\reg_file_inst|ReadData1[0]~7_combout ),
	.dataf(!\reg_file_inst|ReadData1[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[0]~9 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[0]~9 .lut_mask = 64'h00000F0FC0C0CFCF;
defparam \reg_file_inst|ReadData1[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y40_N53
dffeas \reg_file_inst|regs[24][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N38
dffeas \reg_file_inst|regs[28][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y40_N14
dffeas \reg_file_inst|regs[20][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y38_N35
dffeas \reg_file_inst|regs[16][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y40_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[0]~0 (
// Equation(s):
// \reg_file_inst|ReadData1[0]~0_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[28][0]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[20][0]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[24][0]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[16][0]~q  ) ) )

	.dataa(!\reg_file_inst|regs[24][0]~q ),
	.datab(!\reg_file_inst|regs[28][0]~q ),
	.datac(!\reg_file_inst|regs[20][0]~q ),
	.datad(!\reg_file_inst|regs[16][0]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[0]~0 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[0]~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \reg_file_inst|ReadData1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y42_N3
cyclonev_lcell_comb \reg_file_inst|regs[26][0]~feeder (
// Equation(s):
// \reg_file_inst|regs[26][0]~feeder_combout  = ( \Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[26][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[26][0]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[26][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[26][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y42_N5
dffeas \reg_file_inst|regs[26][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[26][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y42_N7
dffeas \reg_file_inst|regs[18][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y42_N58
dffeas \reg_file_inst|regs[22][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N14
dffeas \reg_file_inst|regs[30][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y42_N36
cyclonev_lcell_comb \reg_file_inst|ReadData1[0]~2 (
// Equation(s):
// \reg_file_inst|ReadData1[0]~2_combout  = ( \reg_file_inst|regs[30][0]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[22][0]~q ) ) ) ) # ( !\reg_file_inst|regs[30][0]~q  
// & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (\reg_file_inst|regs[22][0]~q  & !\instruction_memory_inst|memoria_ROM~24_combout ) ) ) ) # ( \reg_file_inst|regs[30][0]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[18][0]~q ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[26][0]~q )) ) ) ) # ( !\reg_file_inst|regs[30][0]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[18][0]~q ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[26][0]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[26][0]~q ),
	.datab(!\reg_file_inst|regs[18][0]~q ),
	.datac(!\reg_file_inst|regs[22][0]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(!\reg_file_inst|regs[30][0]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[0]~2 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[0]~2 .lut_mask = 64'h335533550F000FFF;
defparam \reg_file_inst|ReadData1[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y41_N14
dffeas \reg_file_inst|regs[31][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y41_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[0]~3 (
// Equation(s):
// \reg_file_inst|ReadData1[0]~3_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[31][0]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|regs[31][0]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[0]~3 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[0]~3 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData1[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y38_N44
dffeas \reg_file_inst|regs[25][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y42_N26
dffeas \reg_file_inst|regs[17][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y42_N51
cyclonev_lcell_comb \reg_file_inst|ReadData1[0]~1 (
// Equation(s):
// \reg_file_inst|ReadData1[0]~1_combout  = ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[25][0]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[17][0]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[25][0]~q ),
	.datad(!\reg_file_inst|regs[17][0]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[0]~1 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[0]~1 .lut_mask = 64'h00FF00000F0F0000;
defparam \reg_file_inst|ReadData1[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y38_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[0]~4 (
// Equation(s):
// \reg_file_inst|ReadData1[0]~4_combout  = ( \reg_file_inst|ReadData1[0]~3_combout  & ( \reg_file_inst|ReadData1[0]~1_combout  & ( ((!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[0]~0_combout )) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[0]~2_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[0]~3_combout  & ( \reg_file_inst|ReadData1[0]~1_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & (((\instruction_memory_inst|memoria_ROM~21_combout )) # (\reg_file_inst|ReadData1[0]~0_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|ReadData1[0]~2_combout )))) ) ) ) # ( \reg_file_inst|ReadData1[0]~3_combout  & ( !\reg_file_inst|ReadData1[0]~1_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & 
// (\reg_file_inst|ReadData1[0]~0_combout  & (!\instruction_memory_inst|memoria_ROM~21_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (((\reg_file_inst|ReadData1[0]~2_combout ) # (\instruction_memory_inst|memoria_ROM~21_combout )))) ) ) ) 
// # ( !\reg_file_inst|ReadData1[0]~3_combout  & ( !\reg_file_inst|ReadData1[0]~1_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[0]~0_combout )) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[0]~2_combout ))))) ) ) )

	.dataa(!\reg_file_inst|ReadData1[0]~0_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\reg_file_inst|ReadData1[0]~2_combout ),
	.datae(!\reg_file_inst|ReadData1[0]~3_combout ),
	.dataf(!\reg_file_inst|ReadData1[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[0]~4 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[0]~4 .lut_mask = 64'h407043734C7C4F7F;
defparam \reg_file_inst|ReadData1[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y38_N51
cyclonev_lcell_comb \reg_file_inst|ReadData1[0]~11 (
// Equation(s):
// \reg_file_inst|ReadData1[0]~11_combout  = ( \reg_file_inst|ReadData1[0]~9_combout  & ( \reg_file_inst|ReadData1[0]~4_combout  & ( ((!\reg_file_inst|ReadData1[29]~6_combout  & ((\reg_file_inst|ReadData1[29]~5_combout ))) # 
// (\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[0]~10_combout  & !\reg_file_inst|ReadData1[29]~5_combout ))) # (\instruction_memory_inst|memoria_ROM~25_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[0]~9_combout  & ( 
// \reg_file_inst|ReadData1[0]~4_combout  & ( ((\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[0]~10_combout  & !\reg_file_inst|ReadData1[29]~5_combout ))) # (\instruction_memory_inst|memoria_ROM~25_combout ) ) ) ) # ( 
// \reg_file_inst|ReadData1[0]~9_combout  & ( !\reg_file_inst|ReadData1[0]~4_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & ((\reg_file_inst|ReadData1[29]~5_combout ))) # (\reg_file_inst|ReadData1[29]~6_combout  & 
// (\reg_file_inst|ReadData1[0]~10_combout  & !\reg_file_inst|ReadData1[29]~5_combout )) ) ) ) # ( !\reg_file_inst|ReadData1[0]~9_combout  & ( !\reg_file_inst|ReadData1[0]~4_combout  & ( (\reg_file_inst|ReadData1[29]~6_combout  & 
// (\reg_file_inst|ReadData1[0]~10_combout  & !\reg_file_inst|ReadData1[29]~5_combout )) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~25_combout ),
	.datab(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datac(!\reg_file_inst|ReadData1[0]~10_combout ),
	.datad(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datae(!\reg_file_inst|ReadData1[0]~9_combout ),
	.dataf(!\reg_file_inst|ReadData1[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[0]~11 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[0]~11 .lut_mask = 64'h030003CC575557DD;
defparam \reg_file_inst|ReadData1[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y40_N30
cyclonev_lcell_comb \alu_inst|Add0~1 (
// Equation(s):
// \alu_inst|Add0~1_sumout  = SUM(( \reg_file_inst|ReadData1[0]~11_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & (\reg_file_inst|ReadData2[0]~11_combout )) # (\control_unit_inst|Decoder0~5_combout  & 
// ((\instruction_memory_inst|memoria_ROM~0_combout ))))) # (\control_unit_inst|Decoder0~0_combout  & (((\instruction_memory_inst|memoria_ROM~0_combout )))) ) + ( !VCC ))
// \alu_inst|Add0~2  = CARRY(( \reg_file_inst|ReadData1[0]~11_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & (\reg_file_inst|ReadData2[0]~11_combout )) # (\control_unit_inst|Decoder0~5_combout  & 
// ((\instruction_memory_inst|memoria_ROM~0_combout ))))) # (\control_unit_inst|Decoder0~0_combout  & (((\instruction_memory_inst|memoria_ROM~0_combout )))) ) + ( !VCC ))

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\reg_file_inst|ReadData2[0]~11_combout ),
	.datad(!\reg_file_inst|ReadData1[0]~11_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~1_sumout ),
	.cout(\alu_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~1 .extended_lut = "off";
defparam \alu_inst|Add0~1 .lut_mask = 64'h0000F780000000FF;
defparam \alu_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y40_N33
cyclonev_lcell_comb \alu_inst|Add0~5 (
// Equation(s):
// \alu_inst|Add0~5_sumout  = SUM(( \reg_file_inst|ReadData1[1]~21_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & (\reg_file_inst|ReadData2[1]~21_combout )) # (\control_unit_inst|Decoder0~5_combout  & 
// ((\instruction_memory_inst|memoria_ROM~1_combout ))))) # (\control_unit_inst|Decoder0~0_combout  & (((\instruction_memory_inst|memoria_ROM~1_combout )))) ) + ( \alu_inst|Add0~2  ))
// \alu_inst|Add0~6  = CARRY(( \reg_file_inst|ReadData1[1]~21_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & (\reg_file_inst|ReadData2[1]~21_combout )) # (\control_unit_inst|Decoder0~5_combout  & 
// ((\instruction_memory_inst|memoria_ROM~1_combout ))))) # (\control_unit_inst|Decoder0~0_combout  & (((\instruction_memory_inst|memoria_ROM~1_combout )))) ) + ( \alu_inst|Add0~2  ))

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\reg_file_inst|ReadData2[1]~21_combout ),
	.datad(!\reg_file_inst|ReadData1[1]~21_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~5_sumout ),
	.cout(\alu_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~5 .extended_lut = "off";
defparam \alu_inst|Add0~5 .lut_mask = 64'h0000F780000000FF;
defparam \alu_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y40_N9
cyclonev_lcell_comb \rtl~5 (
// Equation(s):
// \rtl~5_combout  = ( \alu_inst|Add0~1_sumout  & ( (!\alu_inst|Add0~9_sumout  & (\alu_inst|Add0~5_sumout  & \control_unit_inst|Decoder0~5_combout )) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\alu_inst|Add0~5_sumout ),
	.datad(!\control_unit_inst|Decoder0~5_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~5 .extended_lut = "off";
defparam \rtl~5 .lut_mask = 64'h00000000000A000A;
defparam \rtl~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y41_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~98 (
// Equation(s):
// \data_memory_inst|ram_memory~98_combout  = ( \reg_file_inst|ReadData2[2]~31_combout  & ( (\rtl~5_combout ) # (\data_memory_inst|ram_memory~98_combout ) ) ) # ( !\reg_file_inst|ReadData2[2]~31_combout  & ( (\data_memory_inst|ram_memory~98_combout  & 
// !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~98_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[2]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~98 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~98 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y41_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~66 (
// Equation(s):
// \data_memory_inst|ram_memory~66_combout  = ( \rtl~7_combout  & ( \reg_file_inst|ReadData2[2]~31_combout  ) ) # ( !\rtl~7_combout  & ( \data_memory_inst|ram_memory~66_combout  ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~66_combout ),
	.datac(!\reg_file_inst|ReadData2[2]~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rtl~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~66 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~66 .lut_mask = 64'h333333330F0F0F0F;
defparam \data_memory_inst|ram_memory~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y41_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~34 (
// Equation(s):
// \data_memory_inst|ram_memory~34_combout  = ( \reg_file_inst|ReadData2[2]~31_combout  & ( (\data_memory_inst|ram_memory~34_combout ) # (\rtl~4_combout ) ) ) # ( !\reg_file_inst|ReadData2[2]~31_combout  & ( (!\rtl~4_combout  & 
// \data_memory_inst|ram_memory~34_combout ) ) )

	.dataa(gnd),
	.datab(!\rtl~4_combout ),
	.datac(!\data_memory_inst|ram_memory~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[2]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~34 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~34 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \data_memory_inst|ram_memory~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y41_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~2 (
// Equation(s):
// \data_memory_inst|ram_memory~2_combout  = ( \reg_file_inst|ReadData2[2]~31_combout  & ( (\data_memory_inst|ram_memory~2_combout ) # (\rtl~6_combout ) ) ) # ( !\reg_file_inst|ReadData2[2]~31_combout  & ( (!\rtl~6_combout  & 
// \data_memory_inst|ram_memory~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~6_combout ),
	.datad(!\data_memory_inst|ram_memory~2_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[2]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~2 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y41_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~392 (
// Equation(s):
// \data_memory_inst|ram_memory~392_combout  = ( !\alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~2_combout  & (!\alu_inst|Add0~9_sumout ))) # (\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~34_combout ) # 
// (\alu_inst|Add0~9_sumout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~66_combout  & (!\alu_inst|Add0~9_sumout ))))) # (\alu_inst|Add0~1_sumout  & ((((\alu_inst|Add0~9_sumout ))) # 
// (\data_memory_inst|ram_memory~98_combout ))) ) )

	.dataa(!\data_memory_inst|ram_memory~98_combout ),
	.datab(!\alu_inst|Add0~1_sumout ),
	.datac(!\data_memory_inst|ram_memory~66_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~34_combout ),
	.datag(!\data_memory_inst|ram_memory~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~392 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~392 .lut_mask = 64'h0C331D333F331D33;
defparam \data_memory_inst|ram_memory~392 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y41_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~226 (
// Equation(s):
// \data_memory_inst|ram_memory~226_combout  = ( \rtl~1_combout  & ( \reg_file_inst|ReadData2[2]~31_combout  ) ) # ( !\rtl~1_combout  & ( \data_memory_inst|ram_memory~226_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[2]~31_combout ),
	.datad(!\data_memory_inst|ram_memory~226_combout ),
	.datae(gnd),
	.dataf(!\rtl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~226 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~226 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \data_memory_inst|ram_memory~226 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y41_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~194 (
// Equation(s):
// \data_memory_inst|ram_memory~194_combout  = ( \rtl~3_combout  & ( \reg_file_inst|ReadData2[2]~31_combout  ) ) # ( !\rtl~3_combout  & ( \data_memory_inst|ram_memory~194_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~194_combout ),
	.datad(!\reg_file_inst|ReadData2[2]~31_combout ),
	.datae(gnd),
	.dataf(!\rtl~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~194 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~194 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_memory_inst|ram_memory~194 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y41_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~162 (
// Equation(s):
// \data_memory_inst|ram_memory~162_combout  = ( \data_memory_inst|ram_memory~162_combout  & ( (!\rtl~0_combout ) # (\reg_file_inst|ReadData2[2]~31_combout ) ) ) # ( !\data_memory_inst|ram_memory~162_combout  & ( (\rtl~0_combout  & 
// \reg_file_inst|ReadData2[2]~31_combout ) ) )

	.dataa(gnd),
	.datab(!\rtl~0_combout ),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[2]~31_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~162 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~162 .lut_mask = 64'h00330033CCFFCCFF;
defparam \data_memory_inst|ram_memory~162 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y40_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~130 (
// Equation(s):
// \data_memory_inst|ram_memory~130_combout  = ( \data_memory_inst|ram_memory~130_combout  & ( \rtl~2_combout  & ( \reg_file_inst|ReadData2[2]~31_combout  ) ) ) # ( !\data_memory_inst|ram_memory~130_combout  & ( \rtl~2_combout  & ( 
// \reg_file_inst|ReadData2[2]~31_combout  ) ) ) # ( \data_memory_inst|ram_memory~130_combout  & ( !\rtl~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[2]~31_combout ),
	.datae(!\data_memory_inst|ram_memory~130_combout ),
	.dataf(!\rtl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~130 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~130 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \data_memory_inst|ram_memory~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y41_N42
cyclonev_lcell_comb \data_memory_inst|ram_memory~264 (
// Equation(s):
// \data_memory_inst|ram_memory~264_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~392_combout  & (((\data_memory_inst|ram_memory~130_combout  & (\alu_inst|Add0~9_sumout ))))) # (\data_memory_inst|ram_memory~392_combout  & 
// ((((!\alu_inst|Add0~9_sumout ) # (\data_memory_inst|ram_memory~162_combout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~392_combout  & (((\data_memory_inst|ram_memory~194_combout  & (\alu_inst|Add0~9_sumout ))))) # 
// (\data_memory_inst|ram_memory~392_combout  & ((((!\alu_inst|Add0~9_sumout ))) # (\data_memory_inst|ram_memory~226_combout ))) ) )

	.dataa(!\data_memory_inst|ram_memory~392_combout ),
	.datab(!\data_memory_inst|ram_memory~226_combout ),
	.datac(!\data_memory_inst|ram_memory~194_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~162_combout ),
	.datag(!\data_memory_inst|ram_memory~130_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~264 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~264 .lut_mask = 64'h550A551B555F551B;
defparam \data_memory_inst|ram_memory~264 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y41_N24
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ( \data_memory_inst|ram_memory~264_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~9_sumout ))) # (\control_unit_inst|Decoder0~2_combout  & (\PC_adder_inst|Add0~1_sumout ))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~264_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~9_sumout ))) # (\control_unit_inst|Decoder0~2_combout  
// & (\PC_adder_inst|Add0~1_sumout )))) ) )

	.dataa(!\PC_adder_inst|Add0~1_sumout ),
	.datab(!\alu_inst|Add0~9_sumout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\control_unit_inst|Decoder0~2_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "off";
defparam \Mux29~0 .lut_mask = 64'h305030503F5F3F5F;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y44_N36
cyclonev_lcell_comb \reg_file_inst|regs[11][2]~feeder (
// Equation(s):
// \reg_file_inst|regs[11][2]~feeder_combout  = ( \Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[11][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[11][2]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[11][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[11][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y44_N38
dffeas \reg_file_inst|regs[11][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y44_N12
cyclonev_lcell_comb \reg_file_inst|regs[8][2]~feeder (
// Equation(s):
// \reg_file_inst|regs[8][2]~feeder_combout  = ( \Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[8][2]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y44_N14
dffeas \reg_file_inst|regs[8][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y44_N0
cyclonev_lcell_comb \reg_file_inst|regs[9][2]~feeder (
// Equation(s):
// \reg_file_inst|regs[9][2]~feeder_combout  = ( \Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[9][2]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[9][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y44_N2
dffeas \reg_file_inst|regs[9][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y44_N45
cyclonev_lcell_comb \reg_file_inst|ReadData2[2]~27 (
// Equation(s):
// \reg_file_inst|ReadData2[2]~27_combout  = ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[8][2]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~15_combout  & ( 
// !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[11][2]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[9][2]~q  ) ) )

	.dataa(!\reg_file_inst|regs[11][2]~q ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[8][2]~q ),
	.datad(!\reg_file_inst|regs[9][2]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[2]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[2]~27 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[2]~27 .lut_mask = 64'h00FF55550F0F0000;
defparam \reg_file_inst|ReadData2[2]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y43_N26
dffeas \reg_file_inst|regs[14][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y43_N47
dffeas \reg_file_inst|regs[13][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y43_N8
dffeas \reg_file_inst|regs[12][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y43_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[2]~28 (
// Equation(s):
// \reg_file_inst|ReadData2[2]~28_combout  = ( \instruction_memory_inst|memoria_ROM~15_combout  & ( \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[14][2]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( 
// \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[12][2]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[13][2]~q  ) ) )

	.dataa(!\reg_file_inst|regs[14][2]~q ),
	.datab(!\reg_file_inst|regs[13][2]~q ),
	.datac(gnd),
	.datad(!\reg_file_inst|regs[12][2]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[2]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[2]~28 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[2]~28 .lut_mask = 64'h3333000000FF5555;
defparam \reg_file_inst|ReadData2[2]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y41_N26
dffeas \reg_file_inst|regs[1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux29~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y43_N48
cyclonev_lcell_comb \reg_file_inst|ReadData2[2]~29 (
// Equation(s):
// \reg_file_inst|ReadData2[2]~29_combout  = ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( (\reg_file_inst|regs[1][2]~q  & !\instruction_memory_inst|memoria_ROM~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[1][2]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[2]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[2]~29 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[2]~29 .lut_mask = 64'h0F000F0000000000;
defparam \reg_file_inst|ReadData2[2]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y43_N36
cyclonev_lcell_comb \reg_file_inst|ReadData2[2]~30 (
// Equation(s):
// \reg_file_inst|ReadData2[2]~30_combout  = ( \reg_file_inst|ReadData2[2]~29_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (!\instruction_memory_inst|memoria_ROM~18_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|ReadData2[2]~28_combout ))) ) ) # ( !\reg_file_inst|ReadData2[2]~29_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|ReadData2[2]~28_combout ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\reg_file_inst|ReadData2[2]~28_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[2]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[2]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[2]~30 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[2]~30 .lut_mask = 64'h00330033C0F3C0F3;
defparam \reg_file_inst|ReadData2[2]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y43_N54
cyclonev_lcell_comb \reg_file_inst|regs[31][2]~feeder (
// Equation(s):
// \reg_file_inst|regs[31][2]~feeder_combout  = ( \Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[31][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[31][2]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[31][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[31][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y43_N56
dffeas \reg_file_inst|regs[31][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[31][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y43_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[2]~25 (
// Equation(s):
// \reg_file_inst|ReadData2[2]~25_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (\reg_file_inst|regs[31][2]~q  & \instruction_memory_inst|memoria_ROM~18_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[31][2]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[2]~25 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[2]~25 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData2[2]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y40_N47
dffeas \reg_file_inst|regs[17][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N23
dffeas \reg_file_inst|regs[25][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y40_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[2]~23 (
// Equation(s):
// \reg_file_inst|ReadData2[2]~23_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[25][2]~q ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( 
// (\reg_file_inst|regs[17][2]~q  & !\instruction_memory_inst|memoria_ROM~18_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[17][2]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\reg_file_inst|regs[25][2]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[2]~23 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[2]~23 .lut_mask = 64'h3030303000F000F0;
defparam \reg_file_inst|ReadData2[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y43_N20
dffeas \reg_file_inst|regs[28][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y43_N36
cyclonev_lcell_comb \reg_file_inst|regs[24][2]~feeder (
// Equation(s):
// \reg_file_inst|regs[24][2]~feeder_combout  = ( \Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[24][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[24][2]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[24][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[24][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y43_N38
dffeas \reg_file_inst|regs[24][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[24][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y41_N32
dffeas \reg_file_inst|regs[20][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y41_N56
dffeas \reg_file_inst|regs[16][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y43_N21
cyclonev_lcell_comb \reg_file_inst|ReadData2[2]~22 (
// Equation(s):
// \reg_file_inst|ReadData2[2]~22_combout  = ( \reg_file_inst|regs[20][2]~q  & ( \reg_file_inst|regs[16][2]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout ) # ((!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[24][2]~q ))) 
// # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[28][2]~q ))) ) ) ) # ( !\reg_file_inst|regs[20][2]~q  & ( \reg_file_inst|regs[16][2]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~18_combout )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[24][2]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// (\reg_file_inst|regs[28][2]~q )))) ) ) ) # ( \reg_file_inst|regs[20][2]~q  & ( !\reg_file_inst|regs[16][2]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (((\instruction_memory_inst|memoria_ROM~18_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[24][2]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[28][2]~q )))) ) ) ) # ( 
// !\reg_file_inst|regs[20][2]~q  & ( !\reg_file_inst|regs[16][2]~q  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[24][2]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[28][2]~q )))) ) ) )

	.dataa(!\reg_file_inst|regs[28][2]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\reg_file_inst|regs[24][2]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\reg_file_inst|regs[20][2]~q ),
	.dataf(!\reg_file_inst|regs[16][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[2]~22 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[2]~22 .lut_mask = 64'h031103DDCF11CFDD;
defparam \reg_file_inst|ReadData2[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y42_N17
dffeas \reg_file_inst|regs[18][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y43_N32
dffeas \reg_file_inst|regs[30][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y42_N35
dffeas \reg_file_inst|regs[22][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y42_N50
dffeas \reg_file_inst|regs[26][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][2] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y43_N33
cyclonev_lcell_comb \reg_file_inst|ReadData2[2]~24 (
// Equation(s):
// \reg_file_inst|ReadData2[2]~24_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[30][2]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( 
// \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[22][2]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~19_combout  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[26][2]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[18][2]~q  ) ) )

	.dataa(!\reg_file_inst|regs[18][2]~q ),
	.datab(!\reg_file_inst|regs[30][2]~q ),
	.datac(!\reg_file_inst|regs[22][2]~q ),
	.datad(!\reg_file_inst|regs[26][2]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[2]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[2]~24 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[2]~24 .lut_mask = 64'h555500FF0F0F3333;
defparam \reg_file_inst|ReadData2[2]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y43_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[2]~26 (
// Equation(s):
// \reg_file_inst|ReadData2[2]~26_combout  = ( \reg_file_inst|ReadData2[2]~22_combout  & ( \reg_file_inst|ReadData2[2]~24_combout  & ( ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[2]~23_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[2]~25_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout ) ) ) ) # ( !\reg_file_inst|ReadData2[2]~22_combout  & ( \reg_file_inst|ReadData2[2]~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[2]~23_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[2]~25_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (((\instruction_memory_inst|memoria_ROM~15_combout )))) ) ) ) # ( \reg_file_inst|ReadData2[2]~22_combout  & ( !\reg_file_inst|ReadData2[2]~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[2]~23_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[2]~25_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (((!\instruction_memory_inst|memoria_ROM~15_combout )))) ) ) ) # ( !\reg_file_inst|ReadData2[2]~22_combout  & ( !\reg_file_inst|ReadData2[2]~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[2]~23_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[2]~25_combout )))) ) ) 
// )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\reg_file_inst|ReadData2[2]~25_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|ReadData2[2]~23_combout ),
	.datae(!\reg_file_inst|ReadData2[2]~22_combout ),
	.dataf(!\reg_file_inst|ReadData2[2]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[2]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[2]~26 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[2]~26 .lut_mask = 64'h02A252F207A757F7;
defparam \reg_file_inst|ReadData2[2]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y43_N54
cyclonev_lcell_comb \reg_file_inst|ReadData2[2]~31 (
// Equation(s):
// \reg_file_inst|ReadData2[2]~31_combout  = ( \reg_file_inst|ReadData2[2]~30_combout  & ( \reg_file_inst|ReadData2[2]~26_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((!\reg_file_inst|ReadData2[4]~7_combout  & 
// ((\reg_file_inst|ReadData2[4]~6_combout ))) # (\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[2]~27_combout  & !\reg_file_inst|ReadData2[4]~6_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[2]~30_combout  & ( 
// \reg_file_inst|ReadData2[2]~26_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((\reg_file_inst|ReadData2[2]~27_combout  & (\reg_file_inst|ReadData2[4]~7_combout  & !\reg_file_inst|ReadData2[4]~6_combout ))) ) ) ) # ( 
// \reg_file_inst|ReadData2[2]~30_combout  & ( !\reg_file_inst|ReadData2[2]~26_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[4]~6_combout ))) # (\reg_file_inst|ReadData2[4]~7_combout  & 
// (\reg_file_inst|ReadData2[2]~27_combout  & !\reg_file_inst|ReadData2[4]~6_combout )) ) ) ) # ( !\reg_file_inst|ReadData2[2]~30_combout  & ( !\reg_file_inst|ReadData2[2]~26_combout  & ( (\reg_file_inst|ReadData2[2]~27_combout  & 
// (\reg_file_inst|ReadData2[4]~7_combout  & !\reg_file_inst|ReadData2[4]~6_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData2[2]~27_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datac(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datae(!\reg_file_inst|ReadData2[2]~30_combout ),
	.dataf(!\reg_file_inst|ReadData2[2]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[2]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[2]~31 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[2]~31 .lut_mask = 64'h050005F0CDCCCDFC;
defparam \reg_file_inst|ReadData2[2]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y44_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[2]~30 (
// Equation(s):
// \reg_file_inst|ReadData1[2]~30_combout  = ( \reg_file_inst|regs[11][2]~q  & ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \instruction_memory_inst|memoria_ROM~21_combout  ) ) ) # ( \reg_file_inst|regs[11][2]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[8][2]~q )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[9][2]~q ))) ) ) ) # ( 
// !\reg_file_inst|regs[11][2]~q  & ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[8][2]~q )) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// ((\reg_file_inst|regs[9][2]~q ))) ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[8][2]~q ),
	.datac(!\reg_file_inst|regs[9][2]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(!\reg_file_inst|regs[11][2]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[2]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[2]~30 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[2]~30 .lut_mask = 64'h330F330F000000FF;
defparam \reg_file_inst|ReadData1[2]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y42_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[2]~28 (
// Equation(s):
// \reg_file_inst|ReadData1[2]~28_combout  = ( \reg_file_inst|regs[1][2]~q  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[2]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[2]~28 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[2]~28 .lut_mask = 64'h0000000055005500;
defparam \reg_file_inst|ReadData1[2]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y43_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[2]~27 (
// Equation(s):
// \reg_file_inst|ReadData1[2]~27_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[14][2]~q ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[12][2]~q )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[13][2]~q ))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\reg_file_inst|regs[12][2]~q ),
	.datac(!\reg_file_inst|regs[13][2]~q ),
	.datad(!\reg_file_inst|regs[14][2]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[2]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[2]~27 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[2]~27 .lut_mask = 64'h272700AA272700AA;
defparam \reg_file_inst|ReadData1[2]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y42_N36
cyclonev_lcell_comb \reg_file_inst|ReadData1[2]~29 (
// Equation(s):
// \reg_file_inst|ReadData1[2]~29_combout  = ( \reg_file_inst|ReadData1[2]~28_combout  & ( \reg_file_inst|ReadData1[2]~27_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout ) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData1[2]~28_combout  & ( \reg_file_inst|ReadData1[2]~27_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  ) ) ) # ( \reg_file_inst|ReadData1[2]~28_combout  & ( !\reg_file_inst|ReadData1[2]~27_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~24_combout  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(!\reg_file_inst|ReadData1[2]~28_combout ),
	.dataf(!\reg_file_inst|ReadData1[2]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[2]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[2]~29 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[2]~29 .lut_mask = 64'h0000CC003333FF33;
defparam \reg_file_inst|ReadData1[2]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y42_N51
cyclonev_lcell_comb \reg_file_inst|ReadData1[2]~24 (
// Equation(s):
// \reg_file_inst|ReadData1[2]~24_combout  = ( \reg_file_inst|regs[30][2]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\instruction_memory_inst|memoria_ROM~23_combout ) # (\reg_file_inst|regs[26][2]~q ) ) ) ) # ( !\reg_file_inst|regs[30][2]~q 
//  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[26][2]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) ) # ( \reg_file_inst|regs[30][2]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[18][2]~q )) # (\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[22][2]~q ))) ) ) ) # ( !\reg_file_inst|regs[30][2]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[18][2]~q )) # (\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[22][2]~q ))) ) ) )

	.dataa(!\reg_file_inst|regs[26][2]~q ),
	.datab(!\reg_file_inst|regs[18][2]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|regs[22][2]~q ),
	.datae(!\reg_file_inst|regs[30][2]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[2]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[2]~24 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[2]~24 .lut_mask = 64'h303F303F50505F5F;
defparam \reg_file_inst|ReadData1[2]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y40_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[2]~23 (
// Equation(s):
// \reg_file_inst|ReadData1[2]~23_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[25][2]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (\reg_file_inst|regs[17][2]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) )

	.dataa(!\reg_file_inst|regs[25][2]~q ),
	.datab(!\reg_file_inst|regs[17][2]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[2]~23 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[2]~23 .lut_mask = 64'h3030303050505050;
defparam \reg_file_inst|ReadData1[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y43_N42
cyclonev_lcell_comb \reg_file_inst|ReadData1[2]~22 (
// Equation(s):
// \reg_file_inst|ReadData1[2]~22_combout  = ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[28][2]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[24][2]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~23_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[20][2]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~23_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[16][2]~q  ) ) )

	.dataa(!\reg_file_inst|regs[24][2]~q ),
	.datab(!\reg_file_inst|regs[16][2]~q ),
	.datac(!\reg_file_inst|regs[28][2]~q ),
	.datad(!\reg_file_inst|regs[20][2]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[2]~22 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[2]~22 .lut_mask = 64'h333300FF55550F0F;
defparam \reg_file_inst|ReadData1[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y43_N21
cyclonev_lcell_comb \reg_file_inst|ReadData1[2]~25 (
// Equation(s):
// \reg_file_inst|ReadData1[2]~25_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[31][2]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|regs[31][2]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[2]~25 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[2]~25 .lut_mask = 64'h00000000000000FF;
defparam \reg_file_inst|ReadData1[2]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y42_N12
cyclonev_lcell_comb \reg_file_inst|ReadData1[2]~26 (
// Equation(s):
// \reg_file_inst|ReadData1[2]~26_combout  = ( \reg_file_inst|ReadData1[2]~22_combout  & ( \reg_file_inst|ReadData1[2]~25_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & (((!\instruction_memory_inst|memoria_ROM~21_combout ) # 
// (\reg_file_inst|ReadData1[2]~23_combout )))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (((\instruction_memory_inst|memoria_ROM~21_combout )) # (\reg_file_inst|ReadData1[2]~24_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[2]~22_combout  & ( 
// \reg_file_inst|ReadData1[2]~25_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & (((\reg_file_inst|ReadData1[2]~23_combout  & \instruction_memory_inst|memoria_ROM~21_combout )))) # (\instruction_memory_inst|memoria_ROM~22_combout  & 
// (((\instruction_memory_inst|memoria_ROM~21_combout )) # (\reg_file_inst|ReadData1[2]~24_combout ))) ) ) ) # ( \reg_file_inst|ReadData1[2]~22_combout  & ( !\reg_file_inst|ReadData1[2]~25_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~21_combout ) # (\reg_file_inst|ReadData1[2]~23_combout )))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[2]~24_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout )))) ) 
// ) ) # ( !\reg_file_inst|ReadData1[2]~22_combout  & ( !\reg_file_inst|ReadData1[2]~25_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & (((\reg_file_inst|ReadData1[2]~23_combout  & \instruction_memory_inst|memoria_ROM~21_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[2]~24_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout )))) ) ) )

	.dataa(!\reg_file_inst|ReadData1[2]~24_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(!\reg_file_inst|ReadData1[2]~23_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(!\reg_file_inst|ReadData1[2]~22_combout ),
	.dataf(!\reg_file_inst|ReadData1[2]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[2]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[2]~26 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[2]~26 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \reg_file_inst|ReadData1[2]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y42_N30
cyclonev_lcell_comb \reg_file_inst|ReadData1[2]~31 (
// Equation(s):
// \reg_file_inst|ReadData1[2]~31_combout  = ( \reg_file_inst|ReadData1[2]~29_combout  & ( \reg_file_inst|ReadData1[2]~26_combout  & ( ((!\reg_file_inst|ReadData1[29]~5_combout  & (\reg_file_inst|ReadData1[29]~6_combout  & 
// \reg_file_inst|ReadData1[2]~30_combout )) # (\reg_file_inst|ReadData1[29]~5_combout  & (!\reg_file_inst|ReadData1[29]~6_combout ))) # (\instruction_memory_inst|memoria_ROM~25_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[2]~29_combout  & ( 
// \reg_file_inst|ReadData1[2]~26_combout  & ( ((!\reg_file_inst|ReadData1[29]~5_combout  & (\reg_file_inst|ReadData1[29]~6_combout  & \reg_file_inst|ReadData1[2]~30_combout ))) # (\instruction_memory_inst|memoria_ROM~25_combout ) ) ) ) # ( 
// \reg_file_inst|ReadData1[2]~29_combout  & ( !\reg_file_inst|ReadData1[2]~26_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & (\reg_file_inst|ReadData1[29]~6_combout  & \reg_file_inst|ReadData1[2]~30_combout )) # 
// (\reg_file_inst|ReadData1[29]~5_combout  & (!\reg_file_inst|ReadData1[29]~6_combout )) ) ) ) # ( !\reg_file_inst|ReadData1[2]~29_combout  & ( !\reg_file_inst|ReadData1[2]~26_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & 
// (\reg_file_inst|ReadData1[29]~6_combout  & \reg_file_inst|ReadData1[2]~30_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~25_combout ),
	.datac(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datad(!\reg_file_inst|ReadData1[2]~30_combout ),
	.datae(!\reg_file_inst|ReadData1[2]~29_combout ),
	.dataf(!\reg_file_inst|ReadData1[2]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[2]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[2]~31 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[2]~31 .lut_mask = 64'h000A505A333B737B;
defparam \reg_file_inst|ReadData1[2]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y40_N36
cyclonev_lcell_comb \alu_inst|Add0~9 (
// Equation(s):
// \alu_inst|Add0~9_sumout  = SUM(( \reg_file_inst|ReadData1[2]~31_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & (\reg_file_inst|ReadData2[2]~31_combout )) # (\control_unit_inst|Decoder0~5_combout  & 
// ((\instruction_memory_inst|memoria_ROM~2_combout ))))) # (\control_unit_inst|Decoder0~0_combout  & (((\instruction_memory_inst|memoria_ROM~2_combout )))) ) + ( \alu_inst|Add0~6  ))
// \alu_inst|Add0~10  = CARRY(( \reg_file_inst|ReadData1[2]~31_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & (\reg_file_inst|ReadData2[2]~31_combout )) # (\control_unit_inst|Decoder0~5_combout  & 
// ((\instruction_memory_inst|memoria_ROM~2_combout ))))) # (\control_unit_inst|Decoder0~0_combout  & (((\instruction_memory_inst|memoria_ROM~2_combout )))) ) + ( \alu_inst|Add0~6  ))

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\reg_file_inst|ReadData2[2]~31_combout ),
	.datad(!\reg_file_inst|ReadData1[2]~31_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~2_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~9_sumout ),
	.cout(\alu_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~9 .extended_lut = "off";
defparam \alu_inst|Add0~9 .lut_mask = 64'h0000F780000000FF;
defparam \alu_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N45
cyclonev_lcell_comb \rtl~0 (
// Equation(s):
// \rtl~0_combout  = ( !\alu_inst|Add0~5_sumout  & ( (\alu_inst|Add0~9_sumout  & (\control_unit_inst|Decoder0~5_combout  & \alu_inst|Add0~1_sumout )) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\control_unit_inst|Decoder0~5_combout ),
	.datad(!\alu_inst|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~0 .extended_lut = "off";
defparam \rtl~0 .lut_mask = 64'h0005000500000000;
defparam \rtl~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N24
cyclonev_lcell_comb \data_memory_inst|ram_memory~160 (
// Equation(s):
// \data_memory_inst|ram_memory~160_combout  = ( \reg_file_inst|ReadData2[0]~11_combout  & ( (\rtl~0_combout ) # (\data_memory_inst|ram_memory~160_combout ) ) ) # ( !\reg_file_inst|ReadData2[0]~11_combout  & ( (\data_memory_inst|ram_memory~160_combout  & 
// !\rtl~0_combout ) ) )

	.dataa(!\data_memory_inst|ram_memory~160_combout ),
	.datab(gnd),
	.datac(!\rtl~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~160 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~160 .lut_mask = 64'h505050505F5F5F5F;
defparam \data_memory_inst|ram_memory~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N33
cyclonev_lcell_comb \data_memory_inst|ram_memory~192 (
// Equation(s):
// \data_memory_inst|ram_memory~192_combout  = ( \reg_file_inst|ReadData2[0]~11_combout  & ( (\rtl~3_combout ) # (\data_memory_inst|ram_memory~192_combout ) ) ) # ( !\reg_file_inst|ReadData2[0]~11_combout  & ( (\data_memory_inst|ram_memory~192_combout  & 
// !\rtl~3_combout ) ) )

	.dataa(!\data_memory_inst|ram_memory~192_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~192 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~192 .lut_mask = 64'h5500550055FF55FF;
defparam \data_memory_inst|ram_memory~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N9
cyclonev_lcell_comb \data_memory_inst|ram_memory~224 (
// Equation(s):
// \data_memory_inst|ram_memory~224_combout  = ( \reg_file_inst|ReadData2[0]~11_combout  & ( \rtl~1_combout  ) ) # ( \reg_file_inst|ReadData2[0]~11_combout  & ( !\rtl~1_combout  & ( \data_memory_inst|ram_memory~224_combout  ) ) ) # ( 
// !\reg_file_inst|ReadData2[0]~11_combout  & ( !\rtl~1_combout  & ( \data_memory_inst|ram_memory~224_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~224_combout ),
	.datad(gnd),
	.datae(!\reg_file_inst|ReadData2[0]~11_combout ),
	.dataf(!\rtl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~224 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~224 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \data_memory_inst|ram_memory~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N51
cyclonev_lcell_comb \data_memory_inst|ram_memory~32 (
// Equation(s):
// \data_memory_inst|ram_memory~32_combout  = ( \reg_file_inst|ReadData2[0]~11_combout  & ( (\rtl~4_combout ) # (\data_memory_inst|ram_memory~32_combout ) ) ) # ( !\reg_file_inst|ReadData2[0]~11_combout  & ( (\data_memory_inst|ram_memory~32_combout  & 
// !\rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~32_combout ),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~32 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~32 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~64 (
// Equation(s):
// \data_memory_inst|ram_memory~64_combout  = ( \reg_file_inst|ReadData2[0]~11_combout  & ( (\rtl~7_combout ) # (\data_memory_inst|ram_memory~64_combout ) ) ) # ( !\reg_file_inst|ReadData2[0]~11_combout  & ( (\data_memory_inst|ram_memory~64_combout  & 
// !\rtl~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~64_combout ),
	.datad(!\rtl~7_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~64 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~64 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N12
cyclonev_lcell_comb \data_memory_inst|ram_memory~96 (
// Equation(s):
// \data_memory_inst|ram_memory~96_combout  = ( \data_memory_inst|ram_memory~96_combout  & ( (!\rtl~5_combout ) # (\reg_file_inst|ReadData2[0]~11_combout ) ) ) # ( !\data_memory_inst|ram_memory~96_combout  & ( (\reg_file_inst|ReadData2[0]~11_combout  & 
// \rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[0]~11_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~96 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~96 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \data_memory_inst|ram_memory~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N15
cyclonev_lcell_comb \data_memory_inst|ram_memory~0 (
// Equation(s):
// \data_memory_inst|ram_memory~0_combout  = ( \reg_file_inst|ReadData2[0]~11_combout  & ( (\data_memory_inst|ram_memory~0_combout ) # (\rtl~6_combout ) ) ) # ( !\reg_file_inst|ReadData2[0]~11_combout  & ( (!\rtl~6_combout  & 
// \data_memory_inst|ram_memory~0_combout ) ) )

	.dataa(!\rtl~6_combout ),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~0 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \data_memory_inst|ram_memory~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~384 (
// Equation(s):
// \data_memory_inst|ram_memory~384_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~0_combout  & (!\alu_inst|Add0~9_sumout ))))) # (\alu_inst|Add0~1_sumout  & ((((\alu_inst|Add0~9_sumout ))) # 
// (\data_memory_inst|ram_memory~32_combout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~64_combout  & (!\alu_inst|Add0~9_sumout ))) # (\alu_inst|Add0~1_sumout  & 
// (((\data_memory_inst|ram_memory~96_combout ) # (\alu_inst|Add0~9_sumout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~32_combout ),
	.datab(!\alu_inst|Add0~1_sumout ),
	.datac(!\data_memory_inst|ram_memory~64_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~96_combout ),
	.datag(!\data_memory_inst|ram_memory~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~384 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~384 .lut_mask = 64'h1D330C331D333F33;
defparam \data_memory_inst|ram_memory~384 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N54
cyclonev_lcell_comb \data_memory_inst|ram_memory~128 (
// Equation(s):
// \data_memory_inst|ram_memory~128_combout  = ( \data_memory_inst|ram_memory~128_combout  & ( (!\rtl~2_combout ) # (\reg_file_inst|ReadData2[0]~11_combout ) ) ) # ( !\data_memory_inst|ram_memory~128_combout  & ( (\reg_file_inst|ReadData2[0]~11_combout  & 
// \rtl~2_combout ) ) )

	.dataa(!\reg_file_inst|ReadData2[0]~11_combout ),
	.datab(gnd),
	.datac(!\rtl~2_combout ),
	.datad(gnd),
	.datae(!\data_memory_inst|ram_memory~128_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~128 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~128 .lut_mask = 64'h0505F5F50505F5F5;
defparam \data_memory_inst|ram_memory~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~256 (
// Equation(s):
// \data_memory_inst|ram_memory~256_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~384_combout ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~384_combout  & 
// ((\data_memory_inst|ram_memory~128_combout ))) # (\data_memory_inst|ram_memory~384_combout  & (\data_memory_inst|ram_memory~160_combout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & (((\data_memory_inst|ram_memory~384_combout 
// )))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~384_combout  & (\data_memory_inst|ram_memory~192_combout )) # (\data_memory_inst|ram_memory~384_combout  & ((\data_memory_inst|ram_memory~224_combout )))))) ) )

	.dataa(!\data_memory_inst|ram_memory~160_combout ),
	.datab(!\alu_inst|Add0~9_sumout ),
	.datac(!\data_memory_inst|ram_memory~192_combout ),
	.datad(!\data_memory_inst|ram_memory~224_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~384_combout ),
	.datag(!\data_memory_inst|ram_memory~128_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~256 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~256 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_memory_inst|ram_memory~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y38_N30
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( !\control_unit_inst|Decoder0~2_combout  & ( \data_memory_inst|ram_memory~256_combout  & ( (\control_unit_inst|Decoder0~0_combout ) # (\alu_inst|Add0~1_sumout ) ) ) ) # ( !\control_unit_inst|Decoder0~2_combout  & ( 
// !\data_memory_inst|ram_memory~256_combout  & ( (\alu_inst|Add0~1_sumout  & !\control_unit_inst|Decoder0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_inst|Add0~1_sumout ),
	.datad(!\control_unit_inst|Decoder0~0_combout ),
	.datae(!\control_unit_inst|Decoder0~2_combout ),
	.dataf(!\data_memory_inst|ram_memory~256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h0F0000000FFF0000;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y38_N23
dffeas \reg_file_inst|regs[8][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][0] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y38_N36
cyclonev_lcell_comb \reg_file_inst|ReadData2[0]~5 (
// Equation(s):
// \reg_file_inst|ReadData2[0]~5_combout  = ( \reg_file_inst|regs[11][0]~q  & ( \instruction_memory_inst|memoria_ROM~14_combout  & ( (\reg_file_inst|regs[8][0]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( !\reg_file_inst|regs[11][0]~q  & 
// ( \instruction_memory_inst|memoria_ROM~14_combout  & ( (\reg_file_inst|regs[8][0]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( \reg_file_inst|regs[11][0]~q  & ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( 
// (\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|regs[9][0]~q ) ) ) ) # ( !\reg_file_inst|regs[11][0]~q  & ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( (\reg_file_inst|regs[9][0]~q  & 
// !\instruction_memory_inst|memoria_ROM~15_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[8][0]~q ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[9][0]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(!\reg_file_inst|regs[11][0]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[0]~5 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[0]~5 .lut_mask = 64'h0F000FFF55005500;
defparam \reg_file_inst|ReadData2[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y40_N45
cyclonev_lcell_comb \reg_file_inst|ReadData2[0]~9 (
// Equation(s):
// \reg_file_inst|ReadData2[0]~9_combout  = ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( (\reg_file_inst|regs[1][0]~q  & !\instruction_memory_inst|memoria_ROM~14_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[1][0]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[0]~9 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[0]~9 .lut_mask = 64'h3030303000000000;
defparam \reg_file_inst|ReadData2[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y39_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[0]~8 (
// Equation(s):
// \reg_file_inst|ReadData2[0]~8_combout  = ( \reg_file_inst|regs[12][0]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[13][0]~q )))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout ) # ((\reg_file_inst|regs[14][0]~q )))) ) ) # ( !\reg_file_inst|regs[12][0]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[13][0]~q )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[14][0]~q ))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|regs[14][0]~q ),
	.datad(!\reg_file_inst|regs[13][0]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[12][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[0]~8 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[0]~8 .lut_mask = 64'h0189018945CD45CD;
defparam \reg_file_inst|ReadData2[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y39_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[0]~10 (
// Equation(s):
// \reg_file_inst|ReadData2[0]~10_combout  = ( \reg_file_inst|ReadData2[0]~8_combout  & ( ((!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|ReadData2[0]~9_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) # ( 
// !\reg_file_inst|ReadData2[0]~8_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (!\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|ReadData2[0]~9_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[0]~9_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[0]~10 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[0]~10 .lut_mask = 64'h0088008833BB33BB;
defparam \reg_file_inst|ReadData2[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y39_N54
cyclonev_lcell_comb \reg_file_inst|ReadData2[0]~3 (
// Equation(s):
// \reg_file_inst|ReadData2[0]~3_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (\reg_file_inst|regs[31][0]~q  & \instruction_memory_inst|memoria_ROM~18_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[31][0]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[0]~3 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[0]~3 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData2[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y38_N0
cyclonev_lcell_comb \reg_file_inst|ReadData2[0]~1 (
// Equation(s):
// \reg_file_inst|ReadData2[0]~1_combout  = ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[17][0]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[25][0]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[17][0]~q  & ( (\reg_file_inst|regs[25][0]~q  & \instruction_memory_inst|memoria_ROM~19_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[25][0]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|regs[17][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[0]~1 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[0]~1 .lut_mask = 64'h000F0000FF0F0000;
defparam \reg_file_inst|ReadData2[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y38_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[0]~2 (
// Equation(s):
// \reg_file_inst|ReadData2[0]~2_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[30][0]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( 
// \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[26][0]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[22][0]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[18][0]~q  ) ) )

	.dataa(!\reg_file_inst|regs[22][0]~q ),
	.datab(!\reg_file_inst|regs[30][0]~q ),
	.datac(!\reg_file_inst|regs[26][0]~q ),
	.datad(!\reg_file_inst|regs[18][0]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[0]~2 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[0]~2 .lut_mask = 64'h00FF55550F0F3333;
defparam \reg_file_inst|ReadData2[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y38_N39
cyclonev_lcell_comb \reg_file_inst|ReadData2[0]~0 (
// Equation(s):
// \reg_file_inst|ReadData2[0]~0_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[28][0]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( 
// \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[24][0]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[20][0]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[16][0]~q  ) ) )

	.dataa(!\reg_file_inst|regs[28][0]~q ),
	.datab(!\reg_file_inst|regs[16][0]~q ),
	.datac(!\reg_file_inst|regs[20][0]~q ),
	.datad(!\reg_file_inst|regs[24][0]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[0]~0 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[0]~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \reg_file_inst|ReadData2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y39_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[0]~4 (
// Equation(s):
// \reg_file_inst|ReadData2[0]~4_combout  = ( \reg_file_inst|ReadData2[0]~2_combout  & ( \reg_file_inst|ReadData2[0]~0_combout  & ( ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[0]~1_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[0]~3_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout ) ) ) ) # ( !\reg_file_inst|ReadData2[0]~2_combout  & ( \reg_file_inst|ReadData2[0]~0_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & (((\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|ReadData2[0]~1_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[0]~3_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~14_combout )))) ) ) ) # ( \reg_file_inst|ReadData2[0]~2_combout  & ( !\reg_file_inst|ReadData2[0]~0_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (((\reg_file_inst|ReadData2[0]~1_combout  & 
// !\instruction_memory_inst|memoria_ROM~14_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (((\instruction_memory_inst|memoria_ROM~14_combout )) # (\reg_file_inst|ReadData2[0]~3_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[0]~2_combout 
//  & ( !\reg_file_inst|ReadData2[0]~0_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[0]~1_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\reg_file_inst|ReadData2[0]~3_combout )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\reg_file_inst|ReadData2[0]~3_combout ),
	.datac(!\reg_file_inst|ReadData2[0]~1_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(!\reg_file_inst|ReadData2[0]~2_combout ),
	.dataf(!\reg_file_inst|ReadData2[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[0]~4 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[0]~4 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \reg_file_inst|ReadData2[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y39_N36
cyclonev_lcell_comb \reg_file_inst|ReadData2[0]~11 (
// Equation(s):
// \reg_file_inst|ReadData2[0]~11_combout  = ( \reg_file_inst|ReadData2[0]~10_combout  & ( \reg_file_inst|ReadData2[0]~4_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((!\reg_file_inst|ReadData2[4]~6_combout  & 
// (\reg_file_inst|ReadData2[0]~5_combout  & \reg_file_inst|ReadData2[4]~7_combout )) # (\reg_file_inst|ReadData2[4]~6_combout  & ((!\reg_file_inst|ReadData2[4]~7_combout )))) ) ) ) # ( !\reg_file_inst|ReadData2[0]~10_combout  & ( 
// \reg_file_inst|ReadData2[0]~4_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((\reg_file_inst|ReadData2[0]~5_combout  & (!\reg_file_inst|ReadData2[4]~6_combout  & \reg_file_inst|ReadData2[4]~7_combout ))) ) ) ) # ( 
// \reg_file_inst|ReadData2[0]~10_combout  & ( !\reg_file_inst|ReadData2[0]~4_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & (\reg_file_inst|ReadData2[0]~5_combout  & \reg_file_inst|ReadData2[4]~7_combout )) # (\reg_file_inst|ReadData2[4]~6_combout  
// & ((!\reg_file_inst|ReadData2[4]~7_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[0]~10_combout  & ( !\reg_file_inst|ReadData2[0]~4_combout  & ( (\reg_file_inst|ReadData2[0]~5_combout  & (!\reg_file_inst|ReadData2[4]~6_combout  & 
// \reg_file_inst|ReadData2[4]~7_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData2[0]~5_combout ),
	.datab(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datae(!\reg_file_inst|ReadData2[0]~10_combout ),
	.dataf(!\reg_file_inst|ReadData2[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[0]~11 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[0]~11 .lut_mask = 64'h00443344F0F4F3F4;
defparam \reg_file_inst|ReadData2[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y38_N26
dffeas \reg_file_inst|regs[8][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N10
dffeas \reg_file_inst|regs[9][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N17
dffeas \reg_file_inst|regs[11][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y37_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[22]~222 (
// Equation(s):
// \reg_file_inst|ReadData2[22]~222_combout  = ( \reg_file_inst|regs[11][22]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[9][22]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[8][22]~q )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout )))) ) ) # ( !\reg_file_inst|regs[11][22]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[9][22]~q ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[8][22]~q )))) ) )

	.dataa(!\reg_file_inst|regs[8][22]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\reg_file_inst|regs[9][22]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[11][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[22]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[22]~222 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[22]~222 .lut_mask = 64'h04C404C434F434F4;
defparam \reg_file_inst|ReadData2[22]~222 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y38_N2
dffeas \reg_file_inst|regs[1][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y38_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[22]~224 (
// Equation(s):
// \reg_file_inst|ReadData2[22]~224_combout  = ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( (\reg_file_inst|regs[1][22]~q  & !\instruction_memory_inst|memoria_ROM~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[1][22]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[22]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[22]~224 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[22]~224 .lut_mask = 64'h0F000F0000000000;
defparam \reg_file_inst|ReadData2[22]~224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y36_N50
dffeas \reg_file_inst|regs[14][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N29
dffeas \reg_file_inst|regs[12][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y36_N17
dffeas \reg_file_inst|regs[13][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y36_N3
cyclonev_lcell_comb \reg_file_inst|ReadData2[22]~223 (
// Equation(s):
// \reg_file_inst|ReadData2[22]~223_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[13][22]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[12][22]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[14][22]~q )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[13][22]~q  & ( !\instruction_memory_inst|memoria_ROM~15_combout  ) ) ) # ( 
// \instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|regs[13][22]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[12][22]~q ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\reg_file_inst|regs[14][22]~q )) ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|regs[14][22]~q ),
	.datad(!\reg_file_inst|regs[12][22]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.dataf(!\reg_file_inst|regs[13][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[22]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[22]~223 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[22]~223 .lut_mask = 64'h000003CFCCCC03CF;
defparam \reg_file_inst|ReadData2[22]~223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y36_N36
cyclonev_lcell_comb \reg_file_inst|ReadData2[22]~225 (
// Equation(s):
// \reg_file_inst|ReadData2[22]~225_combout  = ( \reg_file_inst|ReadData2[22]~223_combout  & ( ((!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|ReadData2[22]~224_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) # ( 
// !\reg_file_inst|ReadData2[22]~223_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|ReadData2[22]~224_combout  & !\instruction_memory_inst|memoria_ROM~19_combout )) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datac(!\reg_file_inst|ReadData2[22]~224_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[22]~223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[22]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[22]~225 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[22]~225 .lut_mask = 64'h0C000C000CFF0CFF;
defparam \reg_file_inst|ReadData2[22]~225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y36_N56
dffeas \reg_file_inst|regs[28][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N14
dffeas \reg_file_inst|regs[20][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N56
dffeas \reg_file_inst|regs[24][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y38_N20
dffeas \reg_file_inst|regs[16][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y36_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[22]~226 (
// Equation(s):
// \reg_file_inst|ReadData2[22]~226_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[16][22]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[24][22]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[28][22]~q )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[16][22]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout ) # 
// (\reg_file_inst|regs[20][22]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[16][22]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[24][22]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[28][22]~q )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[16][22]~q  & ( (\reg_file_inst|regs[20][22]~q  & 
// \instruction_memory_inst|memoria_ROM~18_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[28][22]~q ),
	.datab(!\reg_file_inst|regs[20][22]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\reg_file_inst|regs[24][22]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(!\reg_file_inst|regs[16][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[22]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[22]~226 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[22]~226 .lut_mask = 64'h030305F5F3F305F5;
defparam \reg_file_inst|ReadData2[22]~226 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y36_N35
dffeas \reg_file_inst|regs[25][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N13
dffeas \reg_file_inst|regs[17][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y36_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[22]~227 (
// Equation(s):
// \reg_file_inst|ReadData2[22]~227_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[17][22]~q  & ( (\reg_file_inst|regs[25][22]~q  & !\instruction_memory_inst|memoria_ROM~18_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[17][22]~q  & ( !\instruction_memory_inst|memoria_ROM~18_combout  ) ) ) # ( \instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[17][22]~q  & ( 
// (\reg_file_inst|regs[25][22]~q  & !\instruction_memory_inst|memoria_ROM~18_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[25][22]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(!\reg_file_inst|regs[17][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[22]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[22]~227 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[22]~227 .lut_mask = 64'h00003030F0F03030;
defparam \reg_file_inst|ReadData2[22]~227 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y36_N54
cyclonev_lcell_comb \reg_file_inst|regs[18][22]~feeder (
// Equation(s):
// \reg_file_inst|regs[18][22]~feeder_combout  = ( \Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[18][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[18][22]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[18][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[18][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y36_N56
dffeas \reg_file_inst|regs[18][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[18][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N14
dffeas \reg_file_inst|regs[26][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y34_N15
cyclonev_lcell_comb \reg_file_inst|regs[30][22]~feeder (
// Equation(s):
// \reg_file_inst|regs[30][22]~feeder_combout  = ( \Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[30][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[30][22]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[30][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[30][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y34_N17
dffeas \reg_file_inst|regs[30][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[30][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y36_N36
cyclonev_lcell_comb \reg_file_inst|regs[22][22]~feeder (
// Equation(s):
// \reg_file_inst|regs[22][22]~feeder_combout  = ( \Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[22][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[22][22]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[22][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[22][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y36_N38
dffeas \reg_file_inst|regs[22][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[22][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y36_N45
cyclonev_lcell_comb \reg_file_inst|ReadData2[22]~228 (
// Equation(s):
// \reg_file_inst|ReadData2[22]~228_combout  = ( \reg_file_inst|regs[30][22]~q  & ( \reg_file_inst|regs[22][22]~q  & ( ((!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[18][22]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout  
// & ((\reg_file_inst|regs[26][22]~q )))) # (\instruction_memory_inst|memoria_ROM~18_combout ) ) ) ) # ( !\reg_file_inst|regs[30][22]~q  & ( \reg_file_inst|regs[22][22]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & 
// (((\instruction_memory_inst|memoria_ROM~18_combout )) # (\reg_file_inst|regs[18][22]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (((\reg_file_inst|regs[26][22]~q  & !\instruction_memory_inst|memoria_ROM~18_combout )))) ) ) ) # ( 
// \reg_file_inst|regs[30][22]~q  & ( !\reg_file_inst|regs[22][22]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[18][22]~q  & ((!\instruction_memory_inst|memoria_ROM~18_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & (((\instruction_memory_inst|memoria_ROM~18_combout ) # (\reg_file_inst|regs[26][22]~q )))) ) ) ) # ( !\reg_file_inst|regs[30][22]~q  & ( !\reg_file_inst|regs[22][22]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & ((!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[18][22]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[26][22]~q ))))) ) ) )

	.dataa(!\reg_file_inst|regs[18][22]~q ),
	.datab(!\reg_file_inst|regs[26][22]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\reg_file_inst|regs[30][22]~q ),
	.dataf(!\reg_file_inst|regs[22][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[22]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[22]~228 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[22]~228 .lut_mask = 64'h5300530F53F053FF;
defparam \reg_file_inst|ReadData2[22]~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y36_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[22]~229 (
// Equation(s):
// \reg_file_inst|ReadData2[22]~229_combout  = ( \reg_file_inst|regs[31][22]~q  & ( (\instruction_memory_inst|memoria_ROM~18_combout  & \instruction_memory_inst|memoria_ROM~19_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[31][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[22]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[22]~229 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[22]~229 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData2[22]~229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y36_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[22]~230 (
// Equation(s):
// \reg_file_inst|ReadData2[22]~230_combout  = ( \reg_file_inst|ReadData2[22]~228_combout  & ( \reg_file_inst|ReadData2[22]~229_combout  & ( ((!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|ReadData2[22]~227_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[22]~226_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( !\reg_file_inst|ReadData2[22]~228_combout  & ( \reg_file_inst|ReadData2[22]~229_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (((\reg_file_inst|ReadData2[22]~227_combout ) # (\instruction_memory_inst|memoria_ROM~15_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[22]~226_combout  & 
// (!\instruction_memory_inst|memoria_ROM~15_combout ))) ) ) ) # ( \reg_file_inst|ReadData2[22]~228_combout  & ( !\reg_file_inst|ReadData2[22]~229_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|ReadData2[22]~227_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (((\instruction_memory_inst|memoria_ROM~15_combout )) # (\reg_file_inst|ReadData2[22]~226_combout 
// ))) ) ) ) # ( !\reg_file_inst|ReadData2[22]~228_combout  & ( !\reg_file_inst|ReadData2[22]~229_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & 
// ((\reg_file_inst|ReadData2[22]~227_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[22]~226_combout )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\reg_file_inst|ReadData2[22]~226_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|ReadData2[22]~227_combout ),
	.datae(!\reg_file_inst|ReadData2[22]~228_combout ),
	.dataf(!\reg_file_inst|ReadData2[22]~229_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[22]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[22]~230 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[22]~230 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \reg_file_inst|ReadData2[22]~230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y36_N30
cyclonev_lcell_comb \reg_file_inst|ReadData2[22]~231 (
// Equation(s):
// \reg_file_inst|ReadData2[22]~231_combout  = ( \reg_file_inst|ReadData2[22]~225_combout  & ( \reg_file_inst|ReadData2[22]~230_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout ) # ((\reg_file_inst|ReadData2[22]~222_combout  & 
// !\reg_file_inst|ReadData2[4]~6_combout )) ) ) ) # ( !\reg_file_inst|ReadData2[22]~225_combout  & ( \reg_file_inst|ReadData2[22]~230_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & ((!\reg_file_inst|ReadData2[4]~7_combout ) # 
// (\reg_file_inst|ReadData2[22]~222_combout ))) ) ) ) # ( \reg_file_inst|ReadData2[22]~225_combout  & ( !\reg_file_inst|ReadData2[22]~230_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[4]~6_combout ))) # 
// (\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[22]~222_combout  & !\reg_file_inst|ReadData2[4]~6_combout )) ) ) ) # ( !\reg_file_inst|ReadData2[22]~225_combout  & ( !\reg_file_inst|ReadData2[22]~230_combout  & ( 
// (\reg_file_inst|ReadData2[22]~222_combout  & (\reg_file_inst|ReadData2[4]~7_combout  & !\reg_file_inst|ReadData2[4]~6_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData2[22]~222_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datae(!\reg_file_inst|ReadData2[22]~225_combout ),
	.dataf(!\reg_file_inst|ReadData2[22]~230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[22]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[22]~231 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[22]~231 .lut_mask = 64'h050005F0F500F5F0;
defparam \reg_file_inst|ReadData2[22]~231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y38_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~54 (
// Equation(s):
// \data_memory_inst|ram_memory~54_combout  = ( \rtl~4_combout  & ( \reg_file_inst|ReadData2[22]~231_combout  ) ) # ( !\rtl~4_combout  & ( \data_memory_inst|ram_memory~54_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[22]~231_combout ),
	.datad(!\data_memory_inst|ram_memory~54_combout ),
	.datae(gnd),
	.dataf(!\rtl~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~54 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~54 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \data_memory_inst|ram_memory~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y38_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~86 (
// Equation(s):
// \data_memory_inst|ram_memory~86_combout  = ( \data_memory_inst|ram_memory~86_combout  & ( (!\rtl~7_combout ) # (\reg_file_inst|ReadData2[22]~231_combout ) ) ) # ( !\data_memory_inst|ram_memory~86_combout  & ( (\reg_file_inst|ReadData2[22]~231_combout  & 
// \rtl~7_combout ) ) )

	.dataa(!\reg_file_inst|ReadData2[22]~231_combout ),
	.datab(gnd),
	.datac(!\rtl~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~86 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~86 .lut_mask = 64'h05050505F5F5F5F5;
defparam \data_memory_inst|ram_memory~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y37_N9
cyclonev_lcell_comb \data_memory_inst|ram_memory~118 (
// Equation(s):
// \data_memory_inst|ram_memory~118_combout  = ( \data_memory_inst|ram_memory~118_combout  & ( (!\rtl~5_combout ) # (\reg_file_inst|ReadData2[22]~231_combout ) ) ) # ( !\data_memory_inst|ram_memory~118_combout  & ( (\rtl~5_combout  & 
// \reg_file_inst|ReadData2[22]~231_combout ) ) )

	.dataa(!\rtl~5_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[22]~231_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~118 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~118 .lut_mask = 64'h05050505AFAFAFAF;
defparam \data_memory_inst|ram_memory~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y38_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~22 (
// Equation(s):
// \data_memory_inst|ram_memory~22_combout  = ( \rtl~6_combout  & ( \reg_file_inst|ReadData2[22]~231_combout  ) ) # ( !\rtl~6_combout  & ( \data_memory_inst|ram_memory~22_combout  ) )

	.dataa(!\reg_file_inst|ReadData2[22]~231_combout ),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rtl~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~22 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~22 .lut_mask = 64'h0F0F0F0F55555555;
defparam \data_memory_inst|ram_memory~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y38_N48
cyclonev_lcell_comb \data_memory_inst|ram_memory~472 (
// Equation(s):
// \data_memory_inst|ram_memory~472_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~22_combout  & (!\alu_inst|Add0~9_sumout ))))) # (\alu_inst|Add0~1_sumout  & ((((\alu_inst|Add0~9_sumout ))) # 
// (\data_memory_inst|ram_memory~54_combout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~86_combout  & (!\alu_inst|Add0~9_sumout ))))) # (\alu_inst|Add0~1_sumout  & 
// ((((\data_memory_inst|ram_memory~118_combout ) # (\alu_inst|Add0~9_sumout ))))) ) )

	.dataa(!\alu_inst|Add0~1_sumout ),
	.datab(!\data_memory_inst|ram_memory~54_combout ),
	.datac(!\data_memory_inst|ram_memory~86_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~118_combout ),
	.datag(!\data_memory_inst|ram_memory~22_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~472_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~472 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~472 .lut_mask = 64'h1B550A551B555F55;
defparam \data_memory_inst|ram_memory~472 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y38_N57
cyclonev_lcell_comb \data_memory_inst|ram_memory~246 (
// Equation(s):
// \data_memory_inst|ram_memory~246_combout  = ( \rtl~1_combout  & ( \reg_file_inst|ReadData2[22]~231_combout  ) ) # ( !\rtl~1_combout  & ( \data_memory_inst|ram_memory~246_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~246_combout ),
	.datad(!\reg_file_inst|ReadData2[22]~231_combout ),
	.datae(gnd),
	.dataf(!\rtl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~246 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~246 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_memory_inst|ram_memory~246 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y38_N9
cyclonev_lcell_comb \data_memory_inst|ram_memory~214 (
// Equation(s):
// \data_memory_inst|ram_memory~214_combout  = ( \rtl~3_combout  & ( \reg_file_inst|ReadData2[22]~231_combout  ) ) # ( !\rtl~3_combout  & ( \data_memory_inst|ram_memory~214_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~214_combout ),
	.datad(!\reg_file_inst|ReadData2[22]~231_combout ),
	.datae(gnd),
	.dataf(!\rtl~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~214 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~214 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_memory_inst|ram_memory~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y38_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~182 (
// Equation(s):
// \data_memory_inst|ram_memory~182_combout  = ( \rtl~0_combout  & ( \reg_file_inst|ReadData2[22]~231_combout  ) ) # ( !\rtl~0_combout  & ( \data_memory_inst|ram_memory~182_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~182_combout ),
	.datad(!\reg_file_inst|ReadData2[22]~231_combout ),
	.datae(gnd),
	.dataf(!\rtl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~182 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~182 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_memory_inst|ram_memory~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y38_N54
cyclonev_lcell_comb \data_memory_inst|ram_memory~150 (
// Equation(s):
// \data_memory_inst|ram_memory~150_combout  = ( \rtl~2_combout  & ( \reg_file_inst|ReadData2[22]~231_combout  ) ) # ( !\rtl~2_combout  & ( \data_memory_inst|ram_memory~150_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[22]~231_combout ),
	.datad(!\data_memory_inst|ram_memory~150_combout ),
	.datae(gnd),
	.dataf(!\rtl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~150 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~150 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \data_memory_inst|ram_memory~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y38_N24
cyclonev_lcell_comb \data_memory_inst|ram_memory~344 (
// Equation(s):
// \data_memory_inst|ram_memory~344_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~472_combout  & (((\data_memory_inst|ram_memory~150_combout  & (\alu_inst|Add0~9_sumout ))))) # (\data_memory_inst|ram_memory~472_combout  & 
// ((((!\alu_inst|Add0~9_sumout ) # (\data_memory_inst|ram_memory~182_combout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~472_combout  & (((\data_memory_inst|ram_memory~214_combout  & (\alu_inst|Add0~9_sumout ))))) # 
// (\data_memory_inst|ram_memory~472_combout  & ((((!\alu_inst|Add0~9_sumout ))) # (\data_memory_inst|ram_memory~246_combout ))) ) )

	.dataa(!\data_memory_inst|ram_memory~472_combout ),
	.datab(!\data_memory_inst|ram_memory~246_combout ),
	.datac(!\data_memory_inst|ram_memory~214_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~182_combout ),
	.datag(!\data_memory_inst|ram_memory~150_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~344 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~344 .lut_mask = 64'h550A551B555F551B;
defparam \data_memory_inst|ram_memory~344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y44_N54
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~9 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~9_combout  = ( \PC_inst|PC [5] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [4] & ((!\PC_inst|PC [2]) # (\PC_inst|PC [7]))) ) ) ) # ( !\PC_inst|PC [5] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [4] & ((\PC_inst|PC [7]))) # 
// (\PC_inst|PC [4] & (\PC_inst|PC [2] & !\PC_inst|PC [7])) ) ) ) # ( \PC_inst|PC [5] & ( !\PC_inst|PC [3] & ( !\PC_inst|PC [2] $ (((!\PC_inst|PC [4]) # (!\PC_inst|PC [7]))) ) ) ) # ( !\PC_inst|PC [5] & ( !\PC_inst|PC [3] & ( (!\PC_inst|PC [4] & (\PC_inst|PC 
// [2] & !\PC_inst|PC [7])) # (\PC_inst|PC [4] & ((\PC_inst|PC [7]))) ) ) )

	.dataa(gnd),
	.datab(!\PC_inst|PC [2]),
	.datac(!\PC_inst|PC [4]),
	.datad(!\PC_inst|PC [7]),
	.datae(!\PC_inst|PC [5]),
	.dataf(!\PC_inst|PC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~9 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~9 .lut_mask = 64'h300F333C03F0C0F0;
defparam \instruction_memory_inst|memoria_ROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y40_N9
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~10 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~10_combout  = ( \instruction_memory_inst|memoria_ROM~9_combout  & ( \PC_inst|PC [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~10 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \instruction_memory_inst|memoria_ROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N0
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \PC_adder_inst|Add0~81_sumout  ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \PC_adder_inst|Add0~81_sumout  ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(!\PC_adder_inst|Add0~81_sumout ),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N3
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \PC_adder_inst|Add0~85_sumout  ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \PC_adder_inst|Add0~85_sumout  ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_adder_inst|Add0~85_sumout ),
	.datad(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N42
cyclonev_lcell_comb \PC_inst|PC~21 (
// Equation(s):
// \PC_inst|PC~21_combout  = ( \pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~21_combout ))) # (\control_unit_inst|Jump~combout  & (\Add0~85_sumout )) ) ) 
// ) # ( !\pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~21_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~85_sumout ))) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~21_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~85_sumout ))) ) ) ) # ( 
// !\pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~21_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~85_sumout ))) ) ) )

	.dataa(!\Add0~85_sumout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\control_unit_inst|Jump~combout ),
	.datad(!\PC_adder_inst|Add0~85_sumout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\pc_select_for_branch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~21 .extended_lut = "off";
defparam \PC_inst|PC~21 .lut_mask = 64'h303F303F303F3535;
defparam \PC_inst|PC~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y38_N44
dffeas \PC_inst|PC[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[23] .is_wysiwyg = "true";
defparam \PC_inst|PC[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N18
cyclonev_lcell_comb \PC_adder_inst|Add0~25 (
// Equation(s):
// \PC_adder_inst|Add0~25_sumout  = SUM(( \PC_inst|PC [8] ) + ( GND ) + ( \PC_adder_inst|Add0~22  ))
// \PC_adder_inst|Add0~26  = CARRY(( \PC_inst|PC [8] ) + ( GND ) + ( \PC_adder_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~25_sumout ),
	.cout(\PC_adder_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~25 .extended_lut = "off";
defparam \PC_adder_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_adder_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y39_N6
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~6 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~6_combout  = ( \PC_inst|PC [5] & ( \PC_inst|PC [4] & ( (!\PC_inst|PC [3] & (\PC_inst|PC [6] & ((\PC_inst|PC [7]) # (\PC_inst|PC [2])))) ) ) ) # ( !\PC_inst|PC [5] & ( \PC_inst|PC [4] & ( (\PC_inst|PC [6] & 
// (!\PC_inst|PC [3] $ (((\PC_inst|PC [2] & !\PC_inst|PC [7]))))) ) ) ) # ( \PC_inst|PC [5] & ( !\PC_inst|PC [4] & ( (\PC_inst|PC [6] & ((\PC_inst|PC [2]) # (\PC_inst|PC [3]))) ) ) ) # ( !\PC_inst|PC [5] & ( !\PC_inst|PC [4] & ( (\PC_inst|PC [6] & 
// ((!\PC_inst|PC [3] & (\PC_inst|PC [2] & !\PC_inst|PC [7])) # (\PC_inst|PC [3] & ((\PC_inst|PC [7]))))) ) ) )

	.dataa(!\PC_inst|PC [3]),
	.datab(!\PC_inst|PC [6]),
	.datac(!\PC_inst|PC [2]),
	.datad(!\PC_inst|PC [7]),
	.datae(!\PC_inst|PC [5]),
	.dataf(!\PC_inst|PC [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~6 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~6 .lut_mask = 64'h0211131321220222;
defparam \instruction_memory_inst|memoria_ROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \instruction_memory_inst|memoria_ROM~6_combout  ) + ( \PC_adder_inst|Add0~25_sumout  ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( \instruction_memory_inst|memoria_ROM~6_combout  ) + ( \PC_adder_inst|Add0~25_sumout  ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!\PC_adder_inst|Add0~25_sumout ),
	.datac(!\instruction_memory_inst|memoria_ROM~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y38_N12
cyclonev_lcell_comb \PC_inst|PC~6 (
// Equation(s):
// \PC_inst|PC~6_combout  = ( \pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~6_combout )) # (\control_unit_inst|Jump~combout  & ((\Add0~25_sumout ))) ) ) ) 
// # ( !\pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~6_combout ))) # (\control_unit_inst|Jump~combout  & (\PC_adder_inst|Add0~25_sumout )) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~6_combout ))) # (\control_unit_inst|Jump~combout  & (\PC_adder_inst|Add0~25_sumout )) ) ) ) # ( 
// !\pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~6_combout ))) # (\control_unit_inst|Jump~combout  & (\PC_adder_inst|Add0~25_sumout )) ) ) )

	.dataa(!\PC_adder_inst|Add0~25_sumout ),
	.datab(!\instruction_memory_inst|memoria_ROM~6_combout ),
	.datac(!\control_unit_inst|Jump~combout ),
	.datad(!\Add0~25_sumout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\pc_select_for_branch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~6 .extended_lut = "off";
defparam \PC_inst|PC~6 .lut_mask = 64'h353535353535303F;
defparam \PC_inst|PC~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y38_N14
dffeas \PC_inst|PC[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[8] .is_wysiwyg = "true";
defparam \PC_inst|PC[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N21
cyclonev_lcell_comb \PC_adder_inst|Add0~29 (
// Equation(s):
// \PC_adder_inst|Add0~29_sumout  = SUM(( \PC_inst|PC [9] ) + ( GND ) + ( \PC_adder_inst|Add0~26  ))
// \PC_adder_inst|Add0~30  = CARRY(( \PC_inst|PC [9] ) + ( GND ) + ( \PC_adder_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_inst|PC [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~29_sumout ),
	.cout(\PC_adder_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~29 .extended_lut = "off";
defparam \PC_adder_inst|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC_adder_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y44_N36
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~7 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~7_combout  = ( \PC_inst|PC [5] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [4] & ((!\PC_inst|PC [2]) # (\PC_inst|PC [7]))) ) ) ) # ( !\PC_inst|PC [5] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [4] & ((\PC_inst|PC [7]))) # 
// (\PC_inst|PC [4] & (\PC_inst|PC [2] & !\PC_inst|PC [7])) ) ) ) # ( \PC_inst|PC [5] & ( !\PC_inst|PC [3] & ( !\PC_inst|PC [2] $ (((!\PC_inst|PC [4]) # (!\PC_inst|PC [7]))) ) ) ) # ( !\PC_inst|PC [5] & ( !\PC_inst|PC [3] & ( !\PC_inst|PC [4] $ (\PC_inst|PC 
// [7]) ) ) )

	.dataa(gnd),
	.datab(!\PC_inst|PC [2]),
	.datac(!\PC_inst|PC [4]),
	.datad(!\PC_inst|PC [7]),
	.datae(!\PC_inst|PC [5]),
	.dataf(!\PC_inst|PC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~7 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~7 .lut_mask = 64'hF00F333C03F0C0F0;
defparam \instruction_memory_inst|memoria_ROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \PC_adder_inst|Add0~29_sumout  ) + ( (\PC_inst|PC [6] & \instruction_memory_inst|memoria_ROM~7_combout ) ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( \PC_adder_inst|Add0~29_sumout  ) + ( (\PC_inst|PC [6] & \instruction_memory_inst|memoria_ROM~7_combout ) ) + ( \Add0~26  ))

	.dataa(!\PC_inst|PC [6]),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~7_combout ),
	.datad(!\PC_adder_inst|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FAFA000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y40_N24
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~8 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~8_combout  = (\instruction_memory_inst|memoria_ROM~7_combout  & \PC_inst|PC [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~7_combout ),
	.datad(!\PC_inst|PC [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~8 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~8 .lut_mask = 64'h000F000F000F000F;
defparam \instruction_memory_inst|memoria_ROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y38_N54
cyclonev_lcell_comb \PC_inst|PC~7 (
// Equation(s):
// \PC_inst|PC~7_combout  = ( \pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~8_combout ))) # (\control_unit_inst|Jump~combout  & (\Add0~29_sumout )) ) ) ) 
// # ( !\pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~8_combout ))) # (\control_unit_inst|Jump~combout  & (\PC_adder_inst|Add0~29_sumout )) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~8_combout ))) # (\control_unit_inst|Jump~combout  & (\PC_adder_inst|Add0~29_sumout )) ) ) ) # ( 
// !\pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~8_combout ))) # (\control_unit_inst|Jump~combout  & (\PC_adder_inst|Add0~29_sumout )) ) ) )

	.dataa(!\PC_adder_inst|Add0~29_sumout ),
	.datab(!\control_unit_inst|Jump~combout ),
	.datac(!\Add0~29_sumout ),
	.datad(!\instruction_memory_inst|memoria_ROM~8_combout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\pc_select_for_branch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~7 .extended_lut = "off";
defparam \PC_inst|PC~7 .lut_mask = 64'h11DD11DD11DD03CF;
defparam \PC_inst|PC~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y38_N56
dffeas \PC_inst|PC[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[9] .is_wysiwyg = "true";
defparam \PC_inst|PC[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N24
cyclonev_lcell_comb \PC_adder_inst|Add0~33 (
// Equation(s):
// \PC_adder_inst|Add0~33_sumout  = SUM(( \PC_inst|PC [10] ) + ( GND ) + ( \PC_adder_inst|Add0~30  ))
// \PC_adder_inst|Add0~34  = CARRY(( \PC_inst|PC [10] ) + ( GND ) + ( \PC_adder_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~33_sumout ),
	.cout(\PC_adder_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~33 .extended_lut = "off";
defparam \PC_adder_inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_adder_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \PC_adder_inst|Add0~33_sumout  ) + ( (\PC_inst|PC [6] & \instruction_memory_inst|memoria_ROM~9_combout ) ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( \PC_adder_inst|Add0~33_sumout  ) + ( (\PC_inst|PC [6] & \instruction_memory_inst|memoria_ROM~9_combout ) ) + ( \Add0~30  ))

	.dataa(!\PC_inst|PC [6]),
	.datab(!\PC_adder_inst|Add0~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~9_combout ),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFAA00003333;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y38_N48
cyclonev_lcell_comb \PC_inst|PC~8 (
// Equation(s):
// \PC_inst|PC~8_combout  = ( \PC_adder_inst|Add0~33_sumout  & ( \Add0~33_sumout  & ( (\control_unit_inst|Jump~combout ) # (\instruction_memory_inst|memoria_ROM~10_combout ) ) ) ) # ( !\PC_adder_inst|Add0~33_sumout  & ( \Add0~33_sumout  & ( 
// (!\control_unit_inst|Jump~combout  & (((\instruction_memory_inst|memoria_ROM~10_combout )))) # (\control_unit_inst|Jump~combout  & (\pc_select_for_branch~4_combout  & ((\pc_select_for_branch~2_combout )))) ) ) ) # ( \PC_adder_inst|Add0~33_sumout  & ( 
// !\Add0~33_sumout  & ( (!\control_unit_inst|Jump~combout  & (((\instruction_memory_inst|memoria_ROM~10_combout )))) # (\control_unit_inst|Jump~combout  & ((!\pc_select_for_branch~4_combout ) # ((!\pc_select_for_branch~2_combout )))) ) ) ) # ( 
// !\PC_adder_inst|Add0~33_sumout  & ( !\Add0~33_sumout  & ( (\instruction_memory_inst|memoria_ROM~10_combout  & !\control_unit_inst|Jump~combout ) ) ) )

	.dataa(!\pc_select_for_branch~4_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~10_combout ),
	.datac(!\pc_select_for_branch~2_combout ),
	.datad(!\control_unit_inst|Jump~combout ),
	.datae(!\PC_adder_inst|Add0~33_sumout ),
	.dataf(!\Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~8 .extended_lut = "off";
defparam \PC_inst|PC~8 .lut_mask = 64'h330033FA330533FF;
defparam \PC_inst|PC~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y38_N50
dffeas \PC_inst|PC[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[10] .is_wysiwyg = "true";
defparam \PC_inst|PC[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N27
cyclonev_lcell_comb \PC_adder_inst|Add0~37 (
// Equation(s):
// \PC_adder_inst|Add0~37_sumout  = SUM(( \PC_inst|PC [11] ) + ( GND ) + ( \PC_adder_inst|Add0~34  ))
// \PC_adder_inst|Add0~38  = CARRY(( \PC_inst|PC [11] ) + ( GND ) + ( \PC_adder_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~37_sumout ),
	.cout(\PC_adder_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~37 .extended_lut = "off";
defparam \PC_adder_inst|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_adder_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N30
cyclonev_lcell_comb \PC_adder_inst|Add0~41 (
// Equation(s):
// \PC_adder_inst|Add0~41_sumout  = SUM(( \PC_inst|PC [12] ) + ( GND ) + ( \PC_adder_inst|Add0~38  ))
// \PC_adder_inst|Add0~42  = CARRY(( \PC_inst|PC [12] ) + ( GND ) + ( \PC_adder_inst|Add0~38  ))

	.dataa(gnd),
	.datab(!\PC_inst|PC [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~41_sumout ),
	.cout(\PC_adder_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~41 .extended_lut = "off";
defparam \PC_adder_inst|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \PC_adder_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N33
cyclonev_lcell_comb \PC_adder_inst|Add0~45 (
// Equation(s):
// \PC_adder_inst|Add0~45_sumout  = SUM(( \PC_inst|PC [13] ) + ( GND ) + ( \PC_adder_inst|Add0~42  ))
// \PC_adder_inst|Add0~46  = CARRY(( \PC_inst|PC [13] ) + ( GND ) + ( \PC_adder_inst|Add0~42  ))

	.dataa(!\PC_inst|PC [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~45_sumout ),
	.cout(\PC_adder_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~45 .extended_lut = "off";
defparam \PC_adder_inst|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \PC_adder_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N36
cyclonev_lcell_comb \PC_adder_inst|Add0~49 (
// Equation(s):
// \PC_adder_inst|Add0~49_sumout  = SUM(( \PC_inst|PC [14] ) + ( GND ) + ( \PC_adder_inst|Add0~46  ))
// \PC_adder_inst|Add0~50  = CARRY(( \PC_inst|PC [14] ) + ( GND ) + ( \PC_adder_inst|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_inst|PC [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~49_sumout ),
	.cout(\PC_adder_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~49 .extended_lut = "off";
defparam \PC_adder_inst|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC_adder_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N39
cyclonev_lcell_comb \PC_adder_inst|Add0~53 (
// Equation(s):
// \PC_adder_inst|Add0~53_sumout  = SUM(( \PC_inst|PC [15] ) + ( GND ) + ( \PC_adder_inst|Add0~50  ))
// \PC_adder_inst|Add0~54  = CARRY(( \PC_inst|PC [15] ) + ( GND ) + ( \PC_adder_inst|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~53_sumout ),
	.cout(\PC_adder_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~53 .extended_lut = "off";
defparam \PC_adder_inst|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_adder_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N42
cyclonev_lcell_comb \PC_adder_inst|Add0~57 (
// Equation(s):
// \PC_adder_inst|Add0~57_sumout  = SUM(( \PC_inst|PC [16] ) + ( GND ) + ( \PC_adder_inst|Add0~54  ))
// \PC_adder_inst|Add0~58  = CARRY(( \PC_inst|PC [16] ) + ( GND ) + ( \PC_adder_inst|Add0~54  ))

	.dataa(gnd),
	.datab(!\PC_inst|PC [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~57_sumout ),
	.cout(\PC_adder_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~57 .extended_lut = "off";
defparam \PC_adder_inst|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \PC_adder_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N45
cyclonev_lcell_comb \PC_adder_inst|Add0~61 (
// Equation(s):
// \PC_adder_inst|Add0~61_sumout  = SUM(( \PC_inst|PC [17] ) + ( GND ) + ( \PC_adder_inst|Add0~58  ))
// \PC_adder_inst|Add0~62  = CARRY(( \PC_inst|PC [17] ) + ( GND ) + ( \PC_adder_inst|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~61_sumout ),
	.cout(\PC_adder_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~61 .extended_lut = "off";
defparam \PC_adder_inst|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_adder_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N48
cyclonev_lcell_comb \PC_adder_inst|Add0~65 (
// Equation(s):
// \PC_adder_inst|Add0~65_sumout  = SUM(( \PC_inst|PC [18] ) + ( GND ) + ( \PC_adder_inst|Add0~62  ))
// \PC_adder_inst|Add0~66  = CARRY(( \PC_inst|PC [18] ) + ( GND ) + ( \PC_adder_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~65_sumout ),
	.cout(\PC_adder_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~65 .extended_lut = "off";
defparam \PC_adder_inst|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_adder_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N51
cyclonev_lcell_comb \PC_adder_inst|Add0~69 (
// Equation(s):
// \PC_adder_inst|Add0~69_sumout  = SUM(( \PC_inst|PC [19] ) + ( GND ) + ( \PC_adder_inst|Add0~66  ))
// \PC_adder_inst|Add0~70  = CARRY(( \PC_inst|PC [19] ) + ( GND ) + ( \PC_adder_inst|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~69_sumout ),
	.cout(\PC_adder_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~69 .extended_lut = "off";
defparam \PC_adder_inst|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_adder_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N54
cyclonev_lcell_comb \PC_adder_inst|Add0~73 (
// Equation(s):
// \PC_adder_inst|Add0~73_sumout  = SUM(( \PC_inst|PC [20] ) + ( GND ) + ( \PC_adder_inst|Add0~70  ))
// \PC_adder_inst|Add0~74  = CARRY(( \PC_inst|PC [20] ) + ( GND ) + ( \PC_adder_inst|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_inst|PC [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~73_sumout ),
	.cout(\PC_adder_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~73 .extended_lut = "off";
defparam \PC_adder_inst|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC_adder_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y39_N57
cyclonev_lcell_comb \PC_adder_inst|Add0~77 (
// Equation(s):
// \PC_adder_inst|Add0~77_sumout  = SUM(( \PC_inst|PC [21] ) + ( GND ) + ( \PC_adder_inst|Add0~74  ))
// \PC_adder_inst|Add0~78  = CARRY(( \PC_inst|PC [21] ) + ( GND ) + ( \PC_adder_inst|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_inst|PC [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~77_sumout ),
	.cout(\PC_adder_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~77 .extended_lut = "off";
defparam \PC_adder_inst|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC_adder_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N0
cyclonev_lcell_comb \PC_adder_inst|Add0~81 (
// Equation(s):
// \PC_adder_inst|Add0~81_sumout  = SUM(( \PC_inst|PC [22] ) + ( GND ) + ( \PC_adder_inst|Add0~78  ))
// \PC_adder_inst|Add0~82  = CARRY(( \PC_inst|PC [22] ) + ( GND ) + ( \PC_adder_inst|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_inst|PC [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~81_sumout ),
	.cout(\PC_adder_inst|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~81 .extended_lut = "off";
defparam \PC_adder_inst|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC_adder_inst|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N3
cyclonev_lcell_comb \PC_adder_inst|Add0~85 (
// Equation(s):
// \PC_adder_inst|Add0~85_sumout  = SUM(( \PC_inst|PC [23] ) + ( GND ) + ( \PC_adder_inst|Add0~82  ))
// \PC_adder_inst|Add0~86  = CARRY(( \PC_inst|PC [23] ) + ( GND ) + ( \PC_adder_inst|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~85_sumout ),
	.cout(\PC_adder_inst|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~85 .extended_lut = "off";
defparam \PC_adder_inst|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_adder_inst|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N6
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( \PC_adder_inst|Add0~89_sumout  ) + ( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( \PC_adder_inst|Add0~89_sumout  ) + ( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datac(gnd),
	.datad(!\PC_adder_inst|Add0~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N48
cyclonev_lcell_comb \PC_inst|PC~22 (
// Equation(s):
// \PC_inst|PC~22_combout  = ( \pc_select_for_branch~2_combout  & ( \PC_adder_inst|Add0~89_sumout  & ( (!\control_unit_inst|Jump~combout  & (((\instruction_memory_inst|memoria_ROM~22_combout )))) # (\control_unit_inst|Jump~combout  & 
// (((!\pc_select_for_branch~4_combout )) # (\Add0~89_sumout ))) ) ) ) # ( !\pc_select_for_branch~2_combout  & ( \PC_adder_inst|Add0~89_sumout  & ( (\instruction_memory_inst|memoria_ROM~22_combout ) # (\control_unit_inst|Jump~combout ) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\PC_adder_inst|Add0~89_sumout  & ( (!\control_unit_inst|Jump~combout  & (((\instruction_memory_inst|memoria_ROM~22_combout )))) # (\control_unit_inst|Jump~combout  & (\Add0~89_sumout  & 
// ((\pc_select_for_branch~4_combout )))) ) ) ) # ( !\pc_select_for_branch~2_combout  & ( !\PC_adder_inst|Add0~89_sumout  & ( (!\control_unit_inst|Jump~combout  & \instruction_memory_inst|memoria_ROM~22_combout ) ) ) )

	.dataa(!\control_unit_inst|Jump~combout ),
	.datab(!\Add0~89_sumout ),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(!\pc_select_for_branch~4_combout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\PC_adder_inst|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~22 .extended_lut = "off";
defparam \PC_inst|PC~22 .lut_mask = 64'h0A0A0A1B5F5F5F1B;
defparam \PC_inst|PC~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y38_N50
dffeas \PC_inst|PC[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[24] .is_wysiwyg = "true";
defparam \PC_inst|PC[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N6
cyclonev_lcell_comb \PC_adder_inst|Add0~89 (
// Equation(s):
// \PC_adder_inst|Add0~89_sumout  = SUM(( \PC_inst|PC [24] ) + ( GND ) + ( \PC_adder_inst|Add0~86  ))
// \PC_adder_inst|Add0~90  = CARRY(( \PC_inst|PC [24] ) + ( GND ) + ( \PC_adder_inst|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~89_sumout ),
	.cout(\PC_adder_inst|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~89 .extended_lut = "off";
defparam \PC_adder_inst|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_adder_inst|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N9
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \PC_adder_inst|Add0~93_sumout  ) + ( \Add0~90  ))
// \Add0~94  = CARRY(( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \PC_adder_inst|Add0~93_sumout  ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datac(!\PC_adder_inst|Add0~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N54
cyclonev_lcell_comb \PC_inst|PC~23 (
// Equation(s):
// \PC_inst|PC~23_combout  = ( \pc_select_for_branch~2_combout  & ( \PC_adder_inst|Add0~93_sumout  & ( (!\control_unit_inst|Jump~combout  & (((\instruction_memory_inst|memoria_ROM~23_combout )))) # (\control_unit_inst|Jump~combout  & 
// (((!\pc_select_for_branch~4_combout )) # (\Add0~93_sumout ))) ) ) ) # ( !\pc_select_for_branch~2_combout  & ( \PC_adder_inst|Add0~93_sumout  & ( (\instruction_memory_inst|memoria_ROM~23_combout ) # (\control_unit_inst|Jump~combout ) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\PC_adder_inst|Add0~93_sumout  & ( (!\control_unit_inst|Jump~combout  & (((\instruction_memory_inst|memoria_ROM~23_combout )))) # (\control_unit_inst|Jump~combout  & (\Add0~93_sumout  & 
// ((\pc_select_for_branch~4_combout )))) ) ) ) # ( !\pc_select_for_branch~2_combout  & ( !\PC_adder_inst|Add0~93_sumout  & ( (!\control_unit_inst|Jump~combout  & \instruction_memory_inst|memoria_ROM~23_combout ) ) ) )

	.dataa(!\Add0~93_sumout ),
	.datab(!\control_unit_inst|Jump~combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\pc_select_for_branch~4_combout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\PC_adder_inst|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~23 .extended_lut = "off";
defparam \PC_inst|PC~23 .lut_mask = 64'h0C0C0C1D3F3F3F1D;
defparam \PC_inst|PC~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y38_N56
dffeas \PC_inst|PC[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[25] .is_wysiwyg = "true";
defparam \PC_inst|PC[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N9
cyclonev_lcell_comb \PC_adder_inst|Add0~93 (
// Equation(s):
// \PC_adder_inst|Add0~93_sumout  = SUM(( \PC_inst|PC [25] ) + ( GND ) + ( \PC_adder_inst|Add0~90  ))
// \PC_adder_inst|Add0~94  = CARRY(( \PC_inst|PC [25] ) + ( GND ) + ( \PC_adder_inst|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_inst|PC [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~93_sumout ),
	.cout(\PC_adder_inst|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~93 .extended_lut = "off";
defparam \PC_adder_inst|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC_adder_inst|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N12
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( \PC_adder_inst|Add0~97_sumout  ) + ( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \Add0~94  ))
// \Add0~98  = CARRY(( \PC_adder_inst|Add0~97_sumout  ) + ( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datac(gnd),
	.datad(!\PC_adder_inst|Add0~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y38_N42
cyclonev_lcell_comb \PC_inst|PC~24 (
// Equation(s):
// \PC_inst|PC~24_combout  = ( \pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~24_combout )) # (\control_unit_inst|Jump~combout  & ((\Add0~97_sumout ))) ) ) 
// ) # ( !\pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~24_combout ))) # (\control_unit_inst|Jump~combout  & (\PC_adder_inst|Add0~97_sumout )) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~24_combout ))) # (\control_unit_inst|Jump~combout  & (\PC_adder_inst|Add0~97_sumout )) ) ) ) # ( 
// !\pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~24_combout ))) # (\control_unit_inst|Jump~combout  & (\PC_adder_inst|Add0~97_sumout )) ) ) )

	.dataa(!\PC_adder_inst|Add0~97_sumout ),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\Add0~97_sumout ),
	.datad(!\control_unit_inst|Jump~combout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\pc_select_for_branch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~24 .extended_lut = "off";
defparam \PC_inst|PC~24 .lut_mask = 64'h335533553355330F;
defparam \PC_inst|PC~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y38_N44
dffeas \PC_inst|PC[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[26] .is_wysiwyg = "true";
defparam \PC_inst|PC[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N12
cyclonev_lcell_comb \PC_adder_inst|Add0~97 (
// Equation(s):
// \PC_adder_inst|Add0~97_sumout  = SUM(( \PC_inst|PC [26] ) + ( GND ) + ( \PC_adder_inst|Add0~94  ))
// \PC_adder_inst|Add0~98  = CARRY(( \PC_inst|PC [26] ) + ( GND ) + ( \PC_adder_inst|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~97_sumout ),
	.cout(\PC_adder_inst|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~97 .extended_lut = "off";
defparam \PC_adder_inst|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_adder_inst|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N15
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \PC_adder_inst|Add0~101_sumout  ) + ( \Add0~98  ))
// \Add0~102  = CARRY(( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \PC_adder_inst|Add0~101_sumout  ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datac(!\PC_adder_inst|Add0~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N39
cyclonev_lcell_comb \PC_inst|PC~25 (
// Equation(s):
// \PC_inst|PC~25_combout  = ( \pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~25_combout ))) # (\control_unit_inst|Jump~combout  & (\Add0~101_sumout )) ) ) 
// ) # ( !\pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~25_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~101_sumout ))) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~25_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~101_sumout ))) ) ) ) # ( 
// !\pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~25_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~101_sumout ))) ) ) )

	.dataa(!\Add0~101_sumout ),
	.datab(!\instruction_memory_inst|memoria_ROM~25_combout ),
	.datac(!\PC_adder_inst|Add0~101_sumout ),
	.datad(!\control_unit_inst|Jump~combout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\pc_select_for_branch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~25 .extended_lut = "off";
defparam \PC_inst|PC~25 .lut_mask = 64'h330F330F330F3355;
defparam \PC_inst|PC~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y38_N41
dffeas \PC_inst|PC[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[27] .is_wysiwyg = "true";
defparam \PC_inst|PC[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N15
cyclonev_lcell_comb \PC_adder_inst|Add0~101 (
// Equation(s):
// \PC_adder_inst|Add0~101_sumout  = SUM(( \PC_inst|PC [27] ) + ( GND ) + ( \PC_adder_inst|Add0~98  ))
// \PC_adder_inst|Add0~102  = CARRY(( \PC_inst|PC [27] ) + ( GND ) + ( \PC_adder_inst|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~101_sumout ),
	.cout(\PC_adder_inst|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~101 .extended_lut = "off";
defparam \PC_adder_inst|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_adder_inst|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y38_N42
cyclonev_lcell_comb \data_memory_inst|ram_memory~251 (
// Equation(s):
// \data_memory_inst|ram_memory~251_combout  = ( \reg_file_inst|ReadData2[27]~281_combout  & ( (\rtl~1_combout ) # (\data_memory_inst|ram_memory~251_combout ) ) ) # ( !\reg_file_inst|ReadData2[27]~281_combout  & ( (\data_memory_inst|ram_memory~251_combout  & 
// !\rtl~1_combout ) ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~251_combout ),
	.datac(gnd),
	.datad(!\rtl~1_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[27]~281_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~251 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~251 .lut_mask = 64'h3300330033FF33FF;
defparam \data_memory_inst|ram_memory~251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y38_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~219 (
// Equation(s):
// \data_memory_inst|ram_memory~219_combout  = ( \reg_file_inst|ReadData2[27]~281_combout  & ( (\rtl~3_combout ) # (\data_memory_inst|ram_memory~219_combout ) ) ) # ( !\reg_file_inst|ReadData2[27]~281_combout  & ( (\data_memory_inst|ram_memory~219_combout  & 
// !\rtl~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~219_combout ),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[27]~281_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~219 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~219 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y38_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~187 (
// Equation(s):
// \data_memory_inst|ram_memory~187_combout  = ( \reg_file_inst|ReadData2[27]~281_combout  & ( (\rtl~0_combout ) # (\data_memory_inst|ram_memory~187_combout ) ) ) # ( !\reg_file_inst|ReadData2[27]~281_combout  & ( (\data_memory_inst|ram_memory~187_combout  & 
// !\rtl~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~187_combout ),
	.datad(!\rtl~0_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[27]~281_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~187 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~187 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y38_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~123 (
// Equation(s):
// \data_memory_inst|ram_memory~123_combout  = ( \reg_file_inst|ReadData2[27]~281_combout  & ( (\rtl~5_combout ) # (\data_memory_inst|ram_memory~123_combout ) ) ) # ( !\reg_file_inst|ReadData2[27]~281_combout  & ( (\data_memory_inst|ram_memory~123_combout  & 
// !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~123_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[27]~281_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~123 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~123 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y38_N45
cyclonev_lcell_comb \data_memory_inst|ram_memory~91 (
// Equation(s):
// \data_memory_inst|ram_memory~91_combout  = ( \rtl~7_combout  & ( \reg_file_inst|ReadData2[27]~281_combout  ) ) # ( !\rtl~7_combout  & ( \data_memory_inst|ram_memory~91_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[27]~281_combout ),
	.datad(!\data_memory_inst|ram_memory~91_combout ),
	.datae(gnd),
	.dataf(!\rtl~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~91 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~91 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \data_memory_inst|ram_memory~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y38_N48
cyclonev_lcell_comb \data_memory_inst|ram_memory~59 (
// Equation(s):
// \data_memory_inst|ram_memory~59_combout  = ( \reg_file_inst|ReadData2[27]~281_combout  & ( (\rtl~4_combout ) # (\data_memory_inst|ram_memory~59_combout ) ) ) # ( !\reg_file_inst|ReadData2[27]~281_combout  & ( (\data_memory_inst|ram_memory~59_combout  & 
// !\rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~59_combout ),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[27]~281_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~59 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~59 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y34_N48
cyclonev_lcell_comb \data_memory_inst|ram_memory~27 (
// Equation(s):
// \data_memory_inst|ram_memory~27_combout  = ( \rtl~6_combout  & ( \reg_file_inst|ReadData2[27]~281_combout  ) ) # ( !\rtl~6_combout  & ( \reg_file_inst|ReadData2[27]~281_combout  & ( \data_memory_inst|ram_memory~27_combout  ) ) ) # ( !\rtl~6_combout  & ( 
// !\reg_file_inst|ReadData2[27]~281_combout  & ( \data_memory_inst|ram_memory~27_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~27_combout ),
	.datad(gnd),
	.datae(!\rtl~6_combout ),
	.dataf(!\reg_file_inst|ReadData2[27]~281_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~27 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~27 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \data_memory_inst|ram_memory~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y38_N12
cyclonev_lcell_comb \data_memory_inst|ram_memory~492 (
// Equation(s):
// \data_memory_inst|ram_memory~492_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & (((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~27_combout )) # (\alu_inst|Add0~1_sumout  & ((\data_memory_inst|ram_memory~59_combout 
// )))))) # (\alu_inst|Add0~9_sumout  & ((((\alu_inst|Add0~1_sumout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~91_combout )))) # (\alu_inst|Add0~1_sumout  & 
// (\data_memory_inst|ram_memory~123_combout )))) # (\alu_inst|Add0~9_sumout  & ((((\alu_inst|Add0~1_sumout ))))) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\data_memory_inst|ram_memory~123_combout ),
	.datac(!\data_memory_inst|ram_memory~91_combout ),
	.datad(!\alu_inst|Add0~1_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~59_combout ),
	.datag(!\data_memory_inst|ram_memory~27_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~492_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~492 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~492 .lut_mask = 64'h0A550A770AFF0A77;
defparam \data_memory_inst|ram_memory~492 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y38_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~155 (
// Equation(s):
// \data_memory_inst|ram_memory~155_combout  = ( \rtl~2_combout  & ( \reg_file_inst|ReadData2[27]~281_combout  ) ) # ( !\rtl~2_combout  & ( \data_memory_inst|ram_memory~155_combout  ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[27]~281_combout ),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~155_combout ),
	.datae(gnd),
	.dataf(!\rtl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~155 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~155 .lut_mask = 64'h00FF00FF33333333;
defparam \data_memory_inst|ram_memory~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y38_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~364 (
// Equation(s):
// \data_memory_inst|ram_memory~364_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~492_combout ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~492_combout  & 
// (\data_memory_inst|ram_memory~155_combout )) # (\data_memory_inst|ram_memory~492_combout  & ((\data_memory_inst|ram_memory~187_combout )))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~492_combout 
// ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~492_combout  & ((\data_memory_inst|ram_memory~219_combout ))) # (\data_memory_inst|ram_memory~492_combout  & (\data_memory_inst|ram_memory~251_combout ))))) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\data_memory_inst|ram_memory~251_combout ),
	.datac(!\data_memory_inst|ram_memory~219_combout ),
	.datad(!\data_memory_inst|ram_memory~187_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~492_combout ),
	.datag(!\data_memory_inst|ram_memory~155_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~364 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~364 .lut_mask = 64'h05050505AAFFBBBB;
defparam \data_memory_inst|ram_memory~364 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y38_N0
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \data_memory_inst|ram_memory~364_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & (\alu_inst|Add0~109_sumout )) # (\control_unit_inst|Decoder0~2_combout  & ((\PC_adder_inst|Add0~101_sumout )))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~364_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & (\alu_inst|Add0~109_sumout )) # (\control_unit_inst|Decoder0~2_combout  
// & ((\PC_adder_inst|Add0~101_sumout ))))) ) )

	.dataa(!\control_unit_inst|Decoder0~2_combout ),
	.datab(!\alu_inst|Add0~109_sumout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\PC_adder_inst|Add0~101_sumout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~364_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h207020702F7F2F7F;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y35_N59
dffeas \reg_file_inst|regs[9][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y34_N38
dffeas \reg_file_inst|regs[11][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y34_N44
dffeas \reg_file_inst|regs[8][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y34_N39
cyclonev_lcell_comb \reg_file_inst|ReadData2[27]~272 (
// Equation(s):
// \reg_file_inst|ReadData2[27]~272_combout  = ( \reg_file_inst|regs[11][27]~q  & ( \reg_file_inst|regs[8][27]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[9][27]~q ) # (\instruction_memory_inst|memoria_ROM~14_combout ))) 
// # (\instruction_memory_inst|memoria_ROM~15_combout  & (!\instruction_memory_inst|memoria_ROM~14_combout )) ) ) ) # ( !\reg_file_inst|regs[11][27]~q  & ( \reg_file_inst|regs[8][27]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|regs[9][27]~q ) # (\instruction_memory_inst|memoria_ROM~14_combout ))) ) ) ) # ( \reg_file_inst|regs[11][27]~q  & ( !\reg_file_inst|regs[8][27]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[9][27]~q ) # 
// (\instruction_memory_inst|memoria_ROM~15_combout ))) ) ) ) # ( !\reg_file_inst|regs[11][27]~q  & ( !\reg_file_inst|regs[8][27]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (!\instruction_memory_inst|memoria_ROM~14_combout  & 
// \reg_file_inst|regs[9][27]~q )) ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\reg_file_inst|regs[9][27]~q ),
	.datae(!\reg_file_inst|regs[11][27]~q ),
	.dataf(!\reg_file_inst|regs[8][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[27]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[27]~272 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[27]~272 .lut_mask = 64'h00C030F00CCC3CFC;
defparam \reg_file_inst|ReadData2[27]~272 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y37_N59
dffeas \reg_file_inst|regs[24][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N54
cyclonev_lcell_comb \reg_file_inst|regs[20][27]~feeder (
// Equation(s):
// \reg_file_inst|regs[20][27]~feeder_combout  = ( \Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[20][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[20][27]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[20][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[20][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y35_N56
dffeas \reg_file_inst|regs[20][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[20][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N4
dffeas \reg_file_inst|regs[16][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N39
cyclonev_lcell_comb \reg_file_inst|regs[28][27]~feeder (
// Equation(s):
// \reg_file_inst|regs[28][27]~feeder_combout  = ( \Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[28][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[28][27]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[28][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[28][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y35_N41
dffeas \reg_file_inst|regs[28][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[28][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[27]~276 (
// Equation(s):
// \reg_file_inst|ReadData2[27]~276_combout  = ( \reg_file_inst|regs[16][27]~q  & ( \reg_file_inst|regs[28][27]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout )) # 
// (\reg_file_inst|regs[24][27]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[20][27]~q )))) ) ) ) # ( !\reg_file_inst|regs[16][27]~q  & ( \reg_file_inst|regs[28][27]~q 
//  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[24][27]~q  & ((\instruction_memory_inst|memoria_ROM~19_combout )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((\instruction_memory_inst|memoria_ROM~19_combout ) # 
// (\reg_file_inst|regs[20][27]~q )))) ) ) ) # ( \reg_file_inst|regs[16][27]~q  & ( !\reg_file_inst|regs[28][27]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout )) # 
// (\reg_file_inst|regs[24][27]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((\reg_file_inst|regs[20][27]~q  & !\instruction_memory_inst|memoria_ROM~19_combout )))) ) ) ) # ( !\reg_file_inst|regs[16][27]~q  & ( !\reg_file_inst|regs[28][27]~q 
//  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[24][27]~q  & ((\instruction_memory_inst|memoria_ROM~19_combout )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((\reg_file_inst|regs[20][27]~q  & 
// !\instruction_memory_inst|memoria_ROM~19_combout )))) ) ) )

	.dataa(!\reg_file_inst|regs[24][27]~q ),
	.datab(!\reg_file_inst|regs[20][27]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\reg_file_inst|regs[16][27]~q ),
	.dataf(!\reg_file_inst|regs[28][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[27]~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[27]~276 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[27]~276 .lut_mask = 64'h0350F350035FF35F;
defparam \reg_file_inst|ReadData2[27]~276 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y34_N36
cyclonev_lcell_comb \reg_file_inst|regs[22][27]~feeder (
// Equation(s):
// \reg_file_inst|regs[22][27]~feeder_combout  = ( \Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[22][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[22][27]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[22][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[22][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y34_N37
dffeas \reg_file_inst|regs[22][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[22][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y34_N30
cyclonev_lcell_comb \reg_file_inst|regs[30][27]~feeder (
// Equation(s):
// \reg_file_inst|regs[30][27]~feeder_combout  = ( \Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[30][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[30][27]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[30][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[30][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y34_N32
dffeas \reg_file_inst|regs[30][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[30][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y37_N54
cyclonev_lcell_comb \reg_file_inst|regs[26][27]~feeder (
// Equation(s):
// \reg_file_inst|regs[26][27]~feeder_combout  = ( \Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[26][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[26][27]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[26][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[26][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y37_N56
dffeas \reg_file_inst|regs[26][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[26][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y34_N9
cyclonev_lcell_comb \reg_file_inst|regs[18][27]~feeder (
// Equation(s):
// \reg_file_inst|regs[18][27]~feeder_combout  = ( \Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[18][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[18][27]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[18][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[18][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y34_N10
dffeas \reg_file_inst|regs[18][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[18][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y34_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[27]~278 (
// Equation(s):
// \reg_file_inst|ReadData2[27]~278_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[18][27]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[22][27]~q )) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[30][27]~q ))) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[18][27]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout ) # 
// (\reg_file_inst|regs[26][27]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[18][27]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[22][27]~q )) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[30][27]~q ))) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[18][27]~q  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & 
// \reg_file_inst|regs[26][27]~q ) ) ) )

	.dataa(!\reg_file_inst|regs[22][27]~q ),
	.datab(!\reg_file_inst|regs[30][27]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[26][27]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|regs[18][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[27]~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[27]~278 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[27]~278 .lut_mask = 64'h000F5353F0FF5353;
defparam \reg_file_inst|ReadData2[27]~278 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y38_N2
dffeas \reg_file_inst|regs[31][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y34_N45
cyclonev_lcell_comb \reg_file_inst|ReadData2[27]~279 (
// Equation(s):
// \reg_file_inst|ReadData2[27]~279_combout  = (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[31][27]~q  & \instruction_memory_inst|memoria_ROM~18_combout ))

	.dataa(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datab(!\reg_file_inst|regs[31][27]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[27]~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[27]~279 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[27]~279 .lut_mask = 64'h0101010101010101;
defparam \reg_file_inst|ReadData2[27]~279 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y35_N8
dffeas \reg_file_inst|regs[25][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N59
dffeas \reg_file_inst|regs[17][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y34_N33
cyclonev_lcell_comb \reg_file_inst|ReadData2[27]~277 (
// Equation(s):
// \reg_file_inst|ReadData2[27]~277_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[25][27]~q ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[17][27]~q ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datac(!\reg_file_inst|regs[25][27]~q ),
	.datad(!\reg_file_inst|regs[17][27]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[27]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[27]~277 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[27]~277 .lut_mask = 64'h00CC00CC0C0C0C0C;
defparam \reg_file_inst|ReadData2[27]~277 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y34_N3
cyclonev_lcell_comb \reg_file_inst|ReadData2[27]~280 (
// Equation(s):
// \reg_file_inst|ReadData2[27]~280_combout  = ( \reg_file_inst|ReadData2[27]~279_combout  & ( \reg_file_inst|ReadData2[27]~277_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout ) # ((!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\reg_file_inst|ReadData2[27]~276_combout )) # (\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[27]~278_combout )))) ) ) ) # ( !\reg_file_inst|ReadData2[27]~279_combout  & ( \reg_file_inst|ReadData2[27]~277_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout )) # (\reg_file_inst|ReadData2[27]~276_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (((\reg_file_inst|ReadData2[27]~278_combout  
// & \instruction_memory_inst|memoria_ROM~14_combout )))) ) ) ) # ( \reg_file_inst|ReadData2[27]~279_combout  & ( !\reg_file_inst|ReadData2[27]~277_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[27]~276_combout  & 
// ((\instruction_memory_inst|memoria_ROM~14_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|ReadData2[27]~278_combout )))) ) ) ) # ( 
// !\reg_file_inst|ReadData2[27]~279_combout  & ( !\reg_file_inst|ReadData2[27]~277_combout  & ( (\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[27]~276_combout )) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[27]~278_combout ))))) ) ) )

	.dataa(!\reg_file_inst|ReadData2[27]~276_combout ),
	.datab(!\reg_file_inst|ReadData2[27]~278_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(!\reg_file_inst|ReadData2[27]~279_combout ),
	.dataf(!\reg_file_inst|ReadData2[27]~277_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[27]~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[27]~280 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[27]~280 .lut_mask = 64'h00530F53F053FF53;
defparam \reg_file_inst|ReadData2[27]~280 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y34_N26
dffeas \reg_file_inst|regs[1][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y34_N27
cyclonev_lcell_comb \reg_file_inst|ReadData2[27]~274 (
// Equation(s):
// \reg_file_inst|ReadData2[27]~274_combout  = (\reg_file_inst|regs[1][27]~q  & (!\instruction_memory_inst|memoria_ROM~15_combout  & !\instruction_memory_inst|memoria_ROM~14_combout ))

	.dataa(!\reg_file_inst|regs[1][27]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[27]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[27]~274 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[27]~274 .lut_mask = 64'h4040404040404040;
defparam \reg_file_inst|ReadData2[27]~274 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y36_N19
dffeas \reg_file_inst|regs[13][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y36_N35
dffeas \reg_file_inst|regs[14][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y36_N2
dffeas \reg_file_inst|regs[12][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][27] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y36_N30
cyclonev_lcell_comb \reg_file_inst|ReadData2[27]~273 (
// Equation(s):
// \reg_file_inst|ReadData2[27]~273_combout  = ( \reg_file_inst|regs[14][27]~q  & ( \reg_file_inst|regs[12][27]~q  & ( ((\reg_file_inst|regs[13][27]~q  & !\instruction_memory_inst|memoria_ROM~15_combout )) # (\instruction_memory_inst|memoria_ROM~14_combout ) 
// ) ) ) # ( !\reg_file_inst|regs[14][27]~q  & ( \reg_file_inst|regs[12][27]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|regs[13][27]~q ))) ) ) ) # ( 
// \reg_file_inst|regs[14][27]~q  & ( !\reg_file_inst|regs[12][27]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[13][27]~q  & !\instruction_memory_inst|memoria_ROM~14_combout )) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & ((\instruction_memory_inst|memoria_ROM~14_combout ))) ) ) ) # ( !\reg_file_inst|regs[14][27]~q  & ( !\reg_file_inst|regs[12][27]~q  & ( (\reg_file_inst|regs[13][27]~q  & 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & !\instruction_memory_inst|memoria_ROM~14_combout )) ) ) )

	.dataa(!\reg_file_inst|regs[13][27]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(!\reg_file_inst|regs[14][27]~q ),
	.dataf(!\reg_file_inst|regs[12][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[27]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[27]~273 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[27]~273 .lut_mask = 64'h4400443344CC44FF;
defparam \reg_file_inst|ReadData2[27]~273 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y34_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[27]~275 (
// Equation(s):
// \reg_file_inst|ReadData2[27]~275_combout  = ( \reg_file_inst|ReadData2[27]~273_combout  & ( ((\reg_file_inst|ReadData2[27]~274_combout  & !\instruction_memory_inst|memoria_ROM~18_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) # ( 
// !\reg_file_inst|ReadData2[27]~273_combout  & ( (\reg_file_inst|ReadData2[27]~274_combout  & (!\instruction_memory_inst|memoria_ROM~18_combout  & !\instruction_memory_inst|memoria_ROM~19_combout )) ) )

	.dataa(!\reg_file_inst|ReadData2[27]~274_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[27]~273_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[27]~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[27]~275 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[27]~275 .lut_mask = 64'h5000500050FF50FF;
defparam \reg_file_inst|ReadData2[27]~275 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y34_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[27]~281 (
// Equation(s):
// \reg_file_inst|ReadData2[27]~281_combout  = ( \reg_file_inst|ReadData2[27]~280_combout  & ( \reg_file_inst|ReadData2[27]~275_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout ) # ((!\reg_file_inst|ReadData2[4]~6_combout  & 
// \reg_file_inst|ReadData2[27]~272_combout )) ) ) ) # ( !\reg_file_inst|ReadData2[27]~280_combout  & ( \reg_file_inst|ReadData2[27]~275_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & (\reg_file_inst|ReadData2[27]~272_combout  & 
// \reg_file_inst|ReadData2[4]~7_combout )) # (\reg_file_inst|ReadData2[4]~6_combout  & ((!\reg_file_inst|ReadData2[4]~7_combout ))) ) ) ) # ( \reg_file_inst|ReadData2[27]~280_combout  & ( !\reg_file_inst|ReadData2[27]~275_combout  & ( 
// (!\reg_file_inst|ReadData2[4]~6_combout  & ((!\reg_file_inst|ReadData2[4]~7_combout ) # (\reg_file_inst|ReadData2[27]~272_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[27]~280_combout  & ( !\reg_file_inst|ReadData2[27]~275_combout  & ( 
// (!\reg_file_inst|ReadData2[4]~6_combout  & (\reg_file_inst|ReadData2[27]~272_combout  & \reg_file_inst|ReadData2[4]~7_combout )) ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datac(!\reg_file_inst|ReadData2[27]~272_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datae(!\reg_file_inst|ReadData2[27]~280_combout ),
	.dataf(!\reg_file_inst|ReadData2[27]~275_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[27]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[27]~281 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[27]~281 .lut_mask = 64'h000CCC0C330CFF0C;
defparam \reg_file_inst|ReadData2[27]~281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y36_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[27]~273 (
// Equation(s):
// \reg_file_inst|ReadData1[27]~273_combout  = ( \reg_file_inst|regs[13][27]~q  & ( \instruction_memory_inst|memoria_ROM~21_combout  & ( !\instruction_memory_inst|memoria_ROM~22_combout  ) ) ) # ( \reg_file_inst|regs[13][27]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~21_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[12][27]~q ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[14][27]~q )) ) ) ) # ( 
// !\reg_file_inst|regs[13][27]~q  & ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[12][27]~q ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & 
// (\reg_file_inst|regs[14][27]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[14][27]~q ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[12][27]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(!\reg_file_inst|regs[13][27]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[27]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[27]~273 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[27]~273 .lut_mask = 64'h0F550F550000FF00;
defparam \reg_file_inst|ReadData1[27]~273 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N51
cyclonev_lcell_comb \reg_file_inst|ReadData1[27]~274 (
// Equation(s):
// \reg_file_inst|ReadData1[27]~274_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & \reg_file_inst|regs[1][27]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(!\reg_file_inst|regs[1][27]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[27]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[27]~274 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[27]~274 .lut_mask = 64'h0000000000F000F0;
defparam \reg_file_inst|ReadData1[27]~274 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N30
cyclonev_lcell_comb \reg_file_inst|ReadData1[27]~275 (
// Equation(s):
// \reg_file_inst|ReadData1[27]~275_combout  = ( \reg_file_inst|ReadData1[27]~274_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (!\instruction_memory_inst|memoria_ROM~23_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// ((\reg_file_inst|ReadData1[27]~273_combout ))) ) ) # ( !\reg_file_inst|ReadData1[27]~274_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|ReadData1[27]~273_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\reg_file_inst|ReadData1[27]~273_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[27]~274_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[27]~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[27]~275 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[27]~275 .lut_mask = 64'h030303038B8B8B8B;
defparam \reg_file_inst|ReadData1[27]~275 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N0
cyclonev_lcell_comb \reg_file_inst|ReadData1[27]~272 (
// Equation(s):
// \reg_file_inst|ReadData1[27]~272_combout  = ( \reg_file_inst|regs[11][27]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (((!\instruction_memory_inst|memoria_ROM~22_combout  & \reg_file_inst|regs[8][27]~q )))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & (((\instruction_memory_inst|memoria_ROM~22_combout )) # (\reg_file_inst|regs[9][27]~q ))) ) ) # ( !\reg_file_inst|regs[11][27]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[8][27]~q ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[9][27]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\reg_file_inst|regs[9][27]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(!\reg_file_inst|regs[8][27]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[11][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[27]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[27]~272 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[27]~272 .lut_mask = 64'h10B010B015B515B5;
defparam \reg_file_inst|ReadData1[27]~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y37_N36
cyclonev_lcell_comb \reg_file_inst|ReadData1[27]~278 (
// Equation(s):
// \reg_file_inst|ReadData1[27]~278_combout  = ( \reg_file_inst|regs[30][27]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[22][27]~q ) ) ) ) # ( 
// !\reg_file_inst|regs[30][27]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (\reg_file_inst|regs[22][27]~q  & !\instruction_memory_inst|memoria_ROM~24_combout ) ) ) ) # ( \reg_file_inst|regs[30][27]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[18][27]~q ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[26][27]~q )) ) ) ) # ( 
// !\reg_file_inst|regs[30][27]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[18][27]~q ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// (\reg_file_inst|regs[26][27]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[26][27]~q ),
	.datab(!\reg_file_inst|regs[22][27]~q ),
	.datac(!\reg_file_inst|regs[18][27]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(!\reg_file_inst|regs[30][27]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[27]~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[27]~278 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[27]~278 .lut_mask = 64'h0F550F55330033FF;
defparam \reg_file_inst|ReadData1[27]~278 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N36
cyclonev_lcell_comb \reg_file_inst|ReadData1[27]~276 (
// Equation(s):
// \reg_file_inst|ReadData1[27]~276_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[28][27]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[20][27]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[24][27]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[16][27]~q  ) ) )

	.dataa(!\reg_file_inst|regs[28][27]~q ),
	.datab(!\reg_file_inst|regs[16][27]~q ),
	.datac(!\reg_file_inst|regs[24][27]~q ),
	.datad(!\reg_file_inst|regs[20][27]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[27]~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[27]~276 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[27]~276 .lut_mask = 64'h33330F0F00FF5555;
defparam \reg_file_inst|ReadData1[27]~276 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N3
cyclonev_lcell_comb \reg_file_inst|ReadData1[27]~279 (
// Equation(s):
// \reg_file_inst|ReadData1[27]~279_combout  = ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|regs[31][27]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|regs[31][27]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[27]~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[27]~279 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[27]~279 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData1[27]~279 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[27]~277 (
// Equation(s):
// \reg_file_inst|ReadData1[27]~277_combout  = ( \reg_file_inst|regs[17][27]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((!\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[25][27]~q ))) ) ) # ( 
// !\reg_file_inst|regs[17][27]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|regs[25][27]~q )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(gnd),
	.datad(!\reg_file_inst|regs[25][27]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[17][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[27]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[27]~277 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[27]~277 .lut_mask = 64'h0022002288AA88AA;
defparam \reg_file_inst|ReadData1[27]~277 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N12
cyclonev_lcell_comb \reg_file_inst|ReadData1[27]~280 (
// Equation(s):
// \reg_file_inst|ReadData1[27]~280_combout  = ( \reg_file_inst|ReadData1[27]~279_combout  & ( \reg_file_inst|ReadData1[27]~277_combout  & ( ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[27]~276_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[27]~278_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[27]~279_combout  & ( \reg_file_inst|ReadData1[27]~277_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & (((\instruction_memory_inst|memoria_ROM~21_combout ) # (\reg_file_inst|ReadData1[27]~276_combout )))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[27]~278_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~21_combout )))) ) ) ) # ( \reg_file_inst|ReadData1[27]~279_combout  & ( !\reg_file_inst|ReadData1[27]~277_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & (((\reg_file_inst|ReadData1[27]~276_combout 
//  & !\instruction_memory_inst|memoria_ROM~21_combout )))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (((\instruction_memory_inst|memoria_ROM~21_combout )) # (\reg_file_inst|ReadData1[27]~278_combout ))) ) ) ) # ( 
// !\reg_file_inst|ReadData1[27]~279_combout  & ( !\reg_file_inst|ReadData1[27]~277_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[27]~276_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[27]~278_combout )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datab(!\reg_file_inst|ReadData1[27]~278_combout ),
	.datac(!\reg_file_inst|ReadData1[27]~276_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(!\reg_file_inst|ReadData1[27]~279_combout ),
	.dataf(!\reg_file_inst|ReadData1[27]~277_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[27]~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[27]~280 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[27]~280 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \reg_file_inst|ReadData1[27]~280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[27]~281 (
// Equation(s):
// \reg_file_inst|ReadData1[27]~281_combout  = ( \reg_file_inst|ReadData1[27]~280_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & (((!\reg_file_inst|ReadData1[29]~5_combout )) # (\reg_file_inst|ReadData1[27]~275_combout ))) # 
// (\reg_file_inst|ReadData1[29]~6_combout  & (((\reg_file_inst|ReadData1[27]~272_combout  & !\reg_file_inst|ReadData1[29]~5_combout )))) ) ) # ( !\reg_file_inst|ReadData1[27]~280_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & 
// (\reg_file_inst|ReadData1[27]~275_combout  & ((\reg_file_inst|ReadData1[29]~5_combout )))) # (\reg_file_inst|ReadData1[29]~6_combout  & (((\reg_file_inst|ReadData1[27]~272_combout  & !\reg_file_inst|ReadData1[29]~5_combout )))) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datab(!\reg_file_inst|ReadData1[27]~275_combout ),
	.datac(!\reg_file_inst|ReadData1[27]~272_combout ),
	.datad(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[27]~280_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[27]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[27]~281 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[27]~281 .lut_mask = 64'h05220522AF22AF22;
defparam \reg_file_inst|ReadData1[27]~281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N21
cyclonev_lcell_comb \data_memory_inst|ram_memory~186 (
// Equation(s):
// \data_memory_inst|ram_memory~186_combout  = ( \reg_file_inst|ReadData2[26]~271_combout  & ( (\data_memory_inst|ram_memory~186_combout ) # (\rtl~0_combout ) ) ) # ( !\reg_file_inst|ReadData2[26]~271_combout  & ( (!\rtl~0_combout  & 
// \data_memory_inst|ram_memory~186_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~0_combout ),
	.datad(!\data_memory_inst|ram_memory~186_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[26]~271_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~186 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~186 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N9
cyclonev_lcell_comb \data_memory_inst|ram_memory~218 (
// Equation(s):
// \data_memory_inst|ram_memory~218_combout  = ( \reg_file_inst|ReadData2[26]~271_combout  & ( (\rtl~3_combout ) # (\data_memory_inst|ram_memory~218_combout ) ) ) # ( !\reg_file_inst|ReadData2[26]~271_combout  & ( (\data_memory_inst|ram_memory~218_combout  & 
// !\rtl~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~218_combout ),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[26]~271_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~218 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~218 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N24
cyclonev_lcell_comb \data_memory_inst|ram_memory~122 (
// Equation(s):
// \data_memory_inst|ram_memory~122_combout  = ( \reg_file_inst|ReadData2[26]~271_combout  & ( (\rtl~5_combout ) # (\data_memory_inst|ram_memory~122_combout ) ) ) # ( !\reg_file_inst|ReadData2[26]~271_combout  & ( (\data_memory_inst|ram_memory~122_combout  & 
// !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~122_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[26]~271_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~122 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~122 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~90 (
// Equation(s):
// \data_memory_inst|ram_memory~90_combout  = ( \reg_file_inst|ReadData2[26]~271_combout  & ( (\data_memory_inst|ram_memory~90_combout ) # (\rtl~7_combout ) ) ) # ( !\reg_file_inst|ReadData2[26]~271_combout  & ( (!\rtl~7_combout  & 
// \data_memory_inst|ram_memory~90_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~7_combout ),
	.datad(!\data_memory_inst|ram_memory~90_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[26]~271_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~90 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~90 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~58 (
// Equation(s):
// \data_memory_inst|ram_memory~58_combout  = ( \reg_file_inst|ReadData2[26]~271_combout  & ( (\rtl~4_combout ) # (\data_memory_inst|ram_memory~58_combout ) ) ) # ( !\reg_file_inst|ReadData2[26]~271_combout  & ( (\data_memory_inst|ram_memory~58_combout  & 
// !\rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~58_combout ),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[26]~271_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~58 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~58 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~26 (
// Equation(s):
// \data_memory_inst|ram_memory~26_combout  = ( \reg_file_inst|ReadData2[26]~271_combout  & ( (\data_memory_inst|ram_memory~26_combout ) # (\rtl~6_combout ) ) ) # ( !\reg_file_inst|ReadData2[26]~271_combout  & ( (!\rtl~6_combout  & 
// \data_memory_inst|ram_memory~26_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~6_combout ),
	.datad(!\data_memory_inst|ram_memory~26_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[26]~271_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~26 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~26 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N12
cyclonev_lcell_comb \data_memory_inst|ram_memory~488 (
// Equation(s):
// \data_memory_inst|ram_memory~488_combout  = ( !\alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~26_combout )) # (\alu_inst|Add0~1_sumout  & ((\data_memory_inst|ram_memory~58_combout 
// ))))) # (\alu_inst|Add0~9_sumout  & (((\alu_inst|Add0~1_sumout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~90_combout )))) # (\alu_inst|Add0~1_sumout  & 
// (\data_memory_inst|ram_memory~122_combout )))) # (\alu_inst|Add0~9_sumout  & ((((\alu_inst|Add0~1_sumout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~122_combout ),
	.datab(!\alu_inst|Add0~9_sumout ),
	.datac(!\data_memory_inst|ram_memory~90_combout ),
	.datad(!\alu_inst|Add0~1_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~58_combout ),
	.datag(!\data_memory_inst|ram_memory~26_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~488_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~488 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~488 .lut_mask = 64'h0C330C770CFF0C77;
defparam \data_memory_inst|ram_memory~488 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N54
cyclonev_lcell_comb \data_memory_inst|ram_memory~250 (
// Equation(s):
// \data_memory_inst|ram_memory~250_combout  = ( \reg_file_inst|ReadData2[26]~271_combout  & ( (\rtl~1_combout ) # (\data_memory_inst|ram_memory~250_combout ) ) ) # ( !\reg_file_inst|ReadData2[26]~271_combout  & ( (\data_memory_inst|ram_memory~250_combout  & 
// !\rtl~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~250_combout ),
	.datad(!\rtl~1_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[26]~271_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~250 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~250 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N42
cyclonev_lcell_comb \data_memory_inst|ram_memory~154 (
// Equation(s):
// \data_memory_inst|ram_memory~154_combout  = ( \reg_file_inst|ReadData2[26]~271_combout  & ( (\rtl~2_combout ) # (\data_memory_inst|ram_memory~154_combout ) ) ) # ( !\reg_file_inst|ReadData2[26]~271_combout  & ( (\data_memory_inst|ram_memory~154_combout  & 
// !\rtl~2_combout ) ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~154_combout ),
	.datac(!\rtl~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[26]~271_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~154 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~154 .lut_mask = 64'h303030303F3F3F3F;
defparam \data_memory_inst|ram_memory~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N48
cyclonev_lcell_comb \data_memory_inst|ram_memory~360 (
// Equation(s):
// \data_memory_inst|ram_memory~360_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~488_combout ))))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~488_combout  & 
// (((\data_memory_inst|ram_memory~154_combout )))) # (\data_memory_inst|ram_memory~488_combout  & (\data_memory_inst|ram_memory~186_combout )))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~488_combout 
// ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~488_combout  & (\data_memory_inst|ram_memory~218_combout )) # (\data_memory_inst|ram_memory~488_combout  & ((\data_memory_inst|ram_memory~250_combout )))))) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\data_memory_inst|ram_memory~186_combout ),
	.datac(!\data_memory_inst|ram_memory~218_combout ),
	.datad(!\data_memory_inst|ram_memory~488_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~250_combout ),
	.datag(!\data_memory_inst|ram_memory~154_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~360 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~360 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \data_memory_inst|ram_memory~360 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y38_N2
dffeas \reg_file_inst|regs[8][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N14
dffeas \reg_file_inst|regs[9][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y37_N6
cyclonev_lcell_comb \reg_file_inst|ReadData1[26]~262 (
// Equation(s):
// \reg_file_inst|ReadData1[26]~262_combout  = ( \reg_file_inst|regs[9][26]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[8][26]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout ) # ((\reg_file_inst|regs[11][26]~q )))) ) ) # ( !\reg_file_inst|regs[9][26]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[8][26]~q ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[11][26]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(!\reg_file_inst|regs[8][26]~q ),
	.datad(!\reg_file_inst|regs[11][26]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[9][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[26]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[26]~262 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[26]~262 .lut_mask = 64'h081908194C5D4C5D;
defparam \reg_file_inst|ReadData1[26]~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y36_N40
dffeas \reg_file_inst|regs[20][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y35_N18
cyclonev_lcell_comb \reg_file_inst|regs[28][26]~feeder (
// Equation(s):
// \reg_file_inst|regs[28][26]~feeder_combout  = ( \Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[28][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[28][26]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[28][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[28][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y35_N20
dffeas \reg_file_inst|regs[28][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[28][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N43
dffeas \reg_file_inst|regs[16][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y36_N9
cyclonev_lcell_comb \reg_file_inst|regs[24][26]~feeder (
// Equation(s):
// \reg_file_inst|regs[24][26]~feeder_combout  = ( \Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[24][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[24][26]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[24][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[24][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y36_N11
dffeas \reg_file_inst|regs[24][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[24][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y36_N12
cyclonev_lcell_comb \reg_file_inst|ReadData1[26]~266 (
// Equation(s):
// \reg_file_inst|ReadData1[26]~266_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[28][26]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[20][26]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[24][26]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[16][26]~q  ) ) )

	.dataa(!\reg_file_inst|regs[20][26]~q ),
	.datab(!\reg_file_inst|regs[28][26]~q ),
	.datac(!\reg_file_inst|regs[16][26]~q ),
	.datad(!\reg_file_inst|regs[24][26]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[26]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[26]~266 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[26]~266 .lut_mask = 64'h0F0F00FF55553333;
defparam \reg_file_inst|ReadData1[26]~266 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y35_N36
cyclonev_lcell_comb \reg_file_inst|regs[30][26]~feeder (
// Equation(s):
// \reg_file_inst|regs[30][26]~feeder_combout  = ( \Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[30][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[30][26]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[30][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[30][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y35_N38
dffeas \reg_file_inst|regs[30][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[30][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N11
dffeas \reg_file_inst|regs[22][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N32
dffeas \reg_file_inst|regs[26][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N59
dffeas \reg_file_inst|regs[18][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y36_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[26]~268 (
// Equation(s):
// \reg_file_inst|ReadData1[26]~268_combout  = ( \reg_file_inst|regs[18][26]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[22][26]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[30][26]~q )) ) ) ) # ( !\reg_file_inst|regs[18][26]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & 
// ((\reg_file_inst|regs[22][26]~q ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[30][26]~q )) ) ) ) # ( \reg_file_inst|regs[18][26]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[26][26]~q ) ) ) ) # ( !\reg_file_inst|regs[18][26]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (\reg_file_inst|regs[26][26]~q  & 
// \instruction_memory_inst|memoria_ROM~24_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[30][26]~q ),
	.datab(!\reg_file_inst|regs[22][26]~q ),
	.datac(!\reg_file_inst|regs[26][26]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(!\reg_file_inst|regs[18][26]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[26]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[26]~268 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[26]~268 .lut_mask = 64'h000FFF0F33553355;
defparam \reg_file_inst|ReadData1[26]~268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y35_N41
dffeas \reg_file_inst|regs[25][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N47
dffeas \reg_file_inst|regs[17][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y36_N42
cyclonev_lcell_comb \reg_file_inst|ReadData1[26]~267 (
// Equation(s):
// \reg_file_inst|ReadData1[26]~267_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[25][26]~q ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[17][26]~q ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datac(!\reg_file_inst|regs[25][26]~q ),
	.datad(!\reg_file_inst|regs[17][26]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[26]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[26]~267 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[26]~267 .lut_mask = 64'h00CC00CC0C0C0C0C;
defparam \reg_file_inst|ReadData1[26]~267 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y39_N23
dffeas \reg_file_inst|regs[31][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y39_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[26]~269 (
// Equation(s):
// \reg_file_inst|ReadData1[26]~269_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[31][26]~q ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|regs[31][26]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[26]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[26]~269 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[26]~269 .lut_mask = 64'h0000000000550055;
defparam \reg_file_inst|ReadData1[26]~269 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y36_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[26]~270 (
// Equation(s):
// \reg_file_inst|ReadData1[26]~270_combout  = ( \reg_file_inst|ReadData1[26]~267_combout  & ( \reg_file_inst|ReadData1[26]~269_combout  & ( ((!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[26]~266_combout )) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[26]~268_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[26]~267_combout  & ( \reg_file_inst|ReadData1[26]~269_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[26]~266_combout  & (!\instruction_memory_inst|memoria_ROM~21_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (((\reg_file_inst|ReadData1[26]~268_combout ) # 
// (\instruction_memory_inst|memoria_ROM~21_combout )))) ) ) ) # ( \reg_file_inst|ReadData1[26]~267_combout  & ( !\reg_file_inst|ReadData1[26]~269_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & 
// (((\instruction_memory_inst|memoria_ROM~21_combout )) # (\reg_file_inst|ReadData1[26]~266_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (((!\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|ReadData1[26]~268_combout 
// )))) ) ) ) # ( !\reg_file_inst|ReadData1[26]~267_combout  & ( !\reg_file_inst|ReadData1[26]~269_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & 
// (\reg_file_inst|ReadData1[26]~266_combout )) # (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[26]~268_combout ))))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datab(!\reg_file_inst|ReadData1[26]~266_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\reg_file_inst|ReadData1[26]~268_combout ),
	.datae(!\reg_file_inst|ReadData1[26]~267_combout ),
	.dataf(!\reg_file_inst|ReadData1[26]~269_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[26]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[26]~270 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[26]~270 .lut_mask = 64'h20702A7A25752F7F;
defparam \reg_file_inst|ReadData1[26]~270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y39_N50
dffeas \reg_file_inst|regs[14][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N47
dffeas \reg_file_inst|regs[13][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N40
dffeas \reg_file_inst|regs[12][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y39_N57
cyclonev_lcell_comb \reg_file_inst|ReadData1[26]~263 (
// Equation(s):
// \reg_file_inst|ReadData1[26]~263_combout  = ( \reg_file_inst|regs[12][26]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & (((!\instruction_memory_inst|memoria_ROM~21_combout ) # (\reg_file_inst|regs[13][26]~q )))) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[14][26]~q  & ((!\instruction_memory_inst|memoria_ROM~21_combout )))) ) ) # ( !\reg_file_inst|regs[12][26]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & 
// (((\reg_file_inst|regs[13][26]~q  & \instruction_memory_inst|memoria_ROM~21_combout )))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[14][26]~q  & ((!\instruction_memory_inst|memoria_ROM~21_combout )))) ) )

	.dataa(!\reg_file_inst|regs[14][26]~q ),
	.datab(!\reg_file_inst|regs[13][26]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[12][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[26]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[26]~263 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[26]~263 .lut_mask = 64'h05300530F530F530;
defparam \reg_file_inst|ReadData1[26]~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y37_N38
dffeas \reg_file_inst|regs[1][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y38_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[26]~264 (
// Equation(s):
// \reg_file_inst|ReadData1[26]~264_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( (\reg_file_inst|regs[1][26]~q  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) )

	.dataa(!\reg_file_inst|regs[1][26]~q ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[26]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[26]~264 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[26]~264 .lut_mask = 64'h0000000050505050;
defparam \reg_file_inst|ReadData1[26]~264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y38_N30
cyclonev_lcell_comb \reg_file_inst|ReadData1[26]~265 (
// Equation(s):
// \reg_file_inst|ReadData1[26]~265_combout  = ( \reg_file_inst|ReadData1[26]~264_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & ((!\instruction_memory_inst|memoria_ROM~23_combout ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// (\reg_file_inst|ReadData1[26]~263_combout )) ) ) # ( !\reg_file_inst|ReadData1[26]~264_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|ReadData1[26]~263_combout ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\reg_file_inst|ReadData1[26]~263_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[26]~264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[26]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[26]~265 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[26]~265 .lut_mask = 64'h03030303CF03CF03;
defparam \reg_file_inst|ReadData1[26]~265 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y38_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[26]~271 (
// Equation(s):
// \reg_file_inst|ReadData1[26]~271_combout  = ( \reg_file_inst|ReadData1[26]~270_combout  & ( \reg_file_inst|ReadData1[26]~265_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout ) # ((!\reg_file_inst|ReadData1[29]~5_combout  & 
// \reg_file_inst|ReadData1[26]~262_combout )) ) ) ) # ( !\reg_file_inst|ReadData1[26]~270_combout  & ( \reg_file_inst|ReadData1[26]~265_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[29]~5_combout )) # 
// (\reg_file_inst|ReadData1[29]~6_combout  & (!\reg_file_inst|ReadData1[29]~5_combout  & \reg_file_inst|ReadData1[26]~262_combout )) ) ) ) # ( \reg_file_inst|ReadData1[26]~270_combout  & ( !\reg_file_inst|ReadData1[26]~265_combout  & ( 
// (!\reg_file_inst|ReadData1[29]~5_combout  & ((!\reg_file_inst|ReadData1[29]~6_combout ) # (\reg_file_inst|ReadData1[26]~262_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[26]~270_combout  & ( !\reg_file_inst|ReadData1[26]~265_combout  & ( 
// (\reg_file_inst|ReadData1[29]~6_combout  & (!\reg_file_inst|ReadData1[29]~5_combout  & \reg_file_inst|ReadData1[26]~262_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datab(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData1[26]~262_combout ),
	.datae(!\reg_file_inst|ReadData1[26]~270_combout ),
	.dataf(!\reg_file_inst|ReadData1[26]~265_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[26]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[26]~271 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[26]~271 .lut_mask = 64'h004488CC2266AAEE;
defparam \reg_file_inst|ReadData1[26]~271 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y41_N35
dffeas \reg_file_inst|regs[31][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y41_N33
cyclonev_lcell_comb \reg_file_inst|ReadData2[25]~259 (
// Equation(s):
// \reg_file_inst|ReadData2[25]~259_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (\reg_file_inst|regs[31][25]~q  & \instruction_memory_inst|memoria_ROM~18_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[31][25]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[25]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[25]~259 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[25]~259 .lut_mask = 64'h0000000F0000000F;
defparam \reg_file_inst|ReadData2[25]~259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y41_N50
dffeas \reg_file_inst|regs[28][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y41_N36
cyclonev_lcell_comb \reg_file_inst|regs[24][25]~feeder (
// Equation(s):
// \reg_file_inst|regs[24][25]~feeder_combout  = ( \Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[24][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[24][25]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[24][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[24][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y41_N38
dffeas \reg_file_inst|regs[24][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[24][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y39_N47
dffeas \reg_file_inst|regs[16][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[25]~256 (
// Equation(s):
// \reg_file_inst|ReadData2[25]~256_combout  = ( \reg_file_inst|regs[16][25]~q  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[20][25]~q )) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[28][25]~q ))) ) ) ) # ( !\reg_file_inst|regs[16][25]~q  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|regs[20][25]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[28][25]~q ))) ) ) ) # ( \reg_file_inst|regs[16][25]~q  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[24][25]~q ) ) ) ) # ( !\reg_file_inst|regs[16][25]~q  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & 
// \reg_file_inst|regs[24][25]~q ) ) ) )

	.dataa(!\reg_file_inst|regs[20][25]~q ),
	.datab(!\reg_file_inst|regs[28][25]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[24][25]~q ),
	.datae(!\reg_file_inst|regs[16][25]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[25]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[25]~256 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[25]~256 .lut_mask = 64'h000FF0FF53535353;
defparam \reg_file_inst|ReadData2[25]~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y41_N53
dffeas \reg_file_inst|regs[26][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y41_N28
dffeas \reg_file_inst|regs[22][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N54
cyclonev_lcell_comb \reg_file_inst|regs[18][25]~feeder (
// Equation(s):
// \reg_file_inst|regs[18][25]~feeder_combout  = ( \Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[18][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[18][25]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[18][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[18][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y42_N55
dffeas \reg_file_inst|regs[18][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[18][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N42
cyclonev_lcell_comb \reg_file_inst|regs[30][25]~feeder (
// Equation(s):
// \reg_file_inst|regs[30][25]~feeder_combout  = ( \Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[30][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[30][25]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[30][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[30][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y41_N44
dffeas \reg_file_inst|regs[30][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[30][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N3
cyclonev_lcell_comb \reg_file_inst|ReadData2[25]~258 (
// Equation(s):
// \reg_file_inst|ReadData2[25]~258_combout  = ( \reg_file_inst|regs[30][25]~q  & ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (\instruction_memory_inst|memoria_ROM~18_combout ) # (\reg_file_inst|regs[26][25]~q ) ) ) ) # ( 
// !\reg_file_inst|regs[30][25]~q  & ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (\reg_file_inst|regs[26][25]~q  & !\instruction_memory_inst|memoria_ROM~18_combout ) ) ) ) # ( \reg_file_inst|regs[30][25]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[18][25]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[22][25]~q )) ) ) ) # ( 
// !\reg_file_inst|regs[30][25]~q  & ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[18][25]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// (\reg_file_inst|regs[22][25]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[26][25]~q ),
	.datab(!\reg_file_inst|regs[22][25]~q ),
	.datac(!\reg_file_inst|regs[18][25]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\reg_file_inst|regs[30][25]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[25]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[25]~258 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[25]~258 .lut_mask = 64'h0F330F33550055FF;
defparam \reg_file_inst|ReadData2[25]~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y41_N2
dffeas \reg_file_inst|regs[25][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y42_N56
dffeas \reg_file_inst|regs[17][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[25]~257 (
// Equation(s):
// \reg_file_inst|ReadData2[25]~257_combout  = ( \reg_file_inst|regs[17][25]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[25][25]~q ))) ) ) # ( 
// !\reg_file_inst|regs[17][25]~q  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[25][25]~q  & !\instruction_memory_inst|memoria_ROM~18_combout )) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\reg_file_inst|regs[25][25]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\reg_file_inst|regs[17][25]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[25]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[25]~257 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[25]~257 .lut_mask = 64'h0300CF000300CF00;
defparam \reg_file_inst|ReadData2[25]~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N21
cyclonev_lcell_comb \reg_file_inst|ReadData2[25]~260 (
// Equation(s):
// \reg_file_inst|ReadData2[25]~260_combout  = ( \reg_file_inst|ReadData2[25]~258_combout  & ( \reg_file_inst|ReadData2[25]~257_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout ) # 
// ((\reg_file_inst|ReadData2[25]~259_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (((\reg_file_inst|ReadData2[25]~256_combout )) # (\instruction_memory_inst|memoria_ROM~15_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[25]~258_combout 
//  & ( \reg_file_inst|ReadData2[25]~257_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout ) # ((\reg_file_inst|ReadData2[25]~259_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[25]~256_combout )))) ) ) ) # ( \reg_file_inst|ReadData2[25]~258_combout  & ( !\reg_file_inst|ReadData2[25]~257_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[25]~259_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (((\reg_file_inst|ReadData2[25]~256_combout )) # 
// (\instruction_memory_inst|memoria_ROM~15_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[25]~258_combout  & ( !\reg_file_inst|ReadData2[25]~257_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[25]~259_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[25]~256_combout )))) ) 
// ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|ReadData2[25]~259_combout ),
	.datad(!\reg_file_inst|ReadData2[25]~256_combout ),
	.datae(!\reg_file_inst|ReadData2[25]~258_combout ),
	.dataf(!\reg_file_inst|ReadData2[25]~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[25]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[25]~260 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[25]~260 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_file_inst|ReadData2[25]~260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y41_N5
dffeas \reg_file_inst|regs[1][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y41_N0
cyclonev_lcell_comb \reg_file_inst|ReadData2[25]~254 (
// Equation(s):
// \reg_file_inst|ReadData2[25]~254_combout  = ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( (\reg_file_inst|regs[1][25]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[1][25]~q ),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[25]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[25]~254 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[25]~254 .lut_mask = 64'h3300000033000000;
defparam \reg_file_inst|ReadData2[25]~254 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y41_N36
cyclonev_lcell_comb \reg_file_inst|regs[12][25]~feeder (
// Equation(s):
// \reg_file_inst|regs[12][25]~feeder_combout  = ( \Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[12][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[12][25]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[12][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[12][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y41_N38
dffeas \reg_file_inst|regs[12][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[12][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y41_N50
dffeas \reg_file_inst|regs[13][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y41_N32
dffeas \reg_file_inst|regs[14][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y41_N33
cyclonev_lcell_comb \reg_file_inst|ReadData2[25]~253 (
// Equation(s):
// \reg_file_inst|ReadData2[25]~253_combout  = ( \reg_file_inst|regs[13][25]~q  & ( \reg_file_inst|regs[14][25]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|regs[12][25]~q 
// ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & ((\instruction_memory_inst|memoria_ROM~14_combout ))) ) ) ) # ( !\reg_file_inst|regs[13][25]~q  & ( \reg_file_inst|regs[14][25]~q  & ( (\instruction_memory_inst|memoria_ROM~14_combout  & 
// ((\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|regs[12][25]~q ))) ) ) ) # ( \reg_file_inst|regs[13][25]~q  & ( !\reg_file_inst|regs[14][25]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|regs[12][25]~q ))) ) ) ) # ( !\reg_file_inst|regs[13][25]~q  & ( !\reg_file_inst|regs[14][25]~q  & ( (\reg_file_inst|regs[12][25]~q  & (!\instruction_memory_inst|memoria_ROM~15_combout 
//  & \instruction_memory_inst|memoria_ROM~14_combout )) ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[12][25]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(!\reg_file_inst|regs[13][25]~q ),
	.dataf(!\reg_file_inst|regs[14][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[25]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[25]~253 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[25]~253 .lut_mask = 64'h0030F030003FF03F;
defparam \reg_file_inst|ReadData2[25]~253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y41_N45
cyclonev_lcell_comb \reg_file_inst|ReadData2[25]~255 (
// Equation(s):
// \reg_file_inst|ReadData2[25]~255_combout  = ( \reg_file_inst|ReadData2[25]~254_combout  & ( \reg_file_inst|ReadData2[25]~253_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout ) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData2[25]~254_combout  & ( \reg_file_inst|ReadData2[25]~253_combout  & ( \instruction_memory_inst|memoria_ROM~19_combout  ) ) ) # ( \reg_file_inst|ReadData2[25]~254_combout  & ( !\reg_file_inst|ReadData2[25]~253_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & !\instruction_memory_inst|memoria_ROM~19_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\reg_file_inst|ReadData2[25]~254_combout ),
	.dataf(!\reg_file_inst|ReadData2[25]~253_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[25]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[25]~255 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[25]~255 .lut_mask = 64'h0000F00000FFF0FF;
defparam \reg_file_inst|ReadData2[25]~255 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y40_N8
dffeas \reg_file_inst|regs[9][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y40_N14
dffeas \reg_file_inst|regs[8][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y41_N50
dffeas \reg_file_inst|regs[11][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y41_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[25]~252 (
// Equation(s):
// \reg_file_inst|ReadData2[25]~252_combout  = ( \reg_file_inst|regs[8][25]~q  & ( \reg_file_inst|regs[11][25]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[9][25]~q ) # (\instruction_memory_inst|memoria_ROM~15_combout ))) 
// # (\instruction_memory_inst|memoria_ROM~14_combout  & (!\instruction_memory_inst|memoria_ROM~15_combout )) ) ) ) # ( !\reg_file_inst|regs[8][25]~q  & ( \reg_file_inst|regs[11][25]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & 
// ((\reg_file_inst|regs[9][25]~q ) # (\instruction_memory_inst|memoria_ROM~15_combout ))) ) ) ) # ( \reg_file_inst|regs[8][25]~q  & ( !\reg_file_inst|regs[11][25]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[9][25]~q ) # 
// (\instruction_memory_inst|memoria_ROM~14_combout ))) ) ) ) # ( !\reg_file_inst|regs[8][25]~q  & ( !\reg_file_inst|regs[11][25]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// \reg_file_inst|regs[9][25]~q )) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|regs[9][25]~q ),
	.datae(!\reg_file_inst|regs[8][25]~q ),
	.dataf(!\reg_file_inst|regs[11][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[25]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[25]~252 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[25]~252 .lut_mask = 64'h00A050F00AAA5AFA;
defparam \reg_file_inst|ReadData2[25]~252 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y41_N54
cyclonev_lcell_comb \reg_file_inst|ReadData2[25]~261 (
// Equation(s):
// \reg_file_inst|ReadData2[25]~261_combout  = ( \reg_file_inst|ReadData2[25]~252_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & (((\reg_file_inst|ReadData2[4]~7_combout )) # (\reg_file_inst|ReadData2[25]~260_combout ))) # 
// (\reg_file_inst|ReadData2[4]~6_combout  & (((\reg_file_inst|ReadData2[25]~255_combout  & !\reg_file_inst|ReadData2[4]~7_combout )))) ) ) # ( !\reg_file_inst|ReadData2[25]~252_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & 
// ((!\reg_file_inst|ReadData2[4]~6_combout  & (\reg_file_inst|ReadData2[25]~260_combout )) # (\reg_file_inst|ReadData2[4]~6_combout  & ((\reg_file_inst|ReadData2[25]~255_combout ))))) ) )

	.dataa(!\reg_file_inst|ReadData2[25]~260_combout ),
	.datab(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datac(!\reg_file_inst|ReadData2[25]~255_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[25]~252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[25]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[25]~261 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[25]~261 .lut_mask = 64'h4700470047CC47CC;
defparam \reg_file_inst|ReadData2[25]~261 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y41_N33
cyclonev_lcell_comb \data_memory_inst|ram_memory~185 (
// Equation(s):
// \data_memory_inst|ram_memory~185_combout  = ( \reg_file_inst|ReadData2[25]~261_combout  & ( (\rtl~0_combout ) # (\data_memory_inst|ram_memory~185_combout ) ) ) # ( !\reg_file_inst|ReadData2[25]~261_combout  & ( (\data_memory_inst|ram_memory~185_combout  & 
// !\rtl~0_combout ) ) )

	.dataa(!\data_memory_inst|ram_memory~185_combout ),
	.datab(gnd),
	.datac(!\rtl~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[25]~261_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~185 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~185 .lut_mask = 64'h505050505F5F5F5F;
defparam \data_memory_inst|ram_memory~185 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y41_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~217 (
// Equation(s):
// \data_memory_inst|ram_memory~217_combout  = ( \reg_file_inst|ReadData2[25]~261_combout  & ( (\rtl~3_combout ) # (\data_memory_inst|ram_memory~217_combout ) ) ) # ( !\reg_file_inst|ReadData2[25]~261_combout  & ( (\data_memory_inst|ram_memory~217_combout  & 
// !\rtl~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~217_combout ),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[25]~261_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~217 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~217 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~217 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y41_N57
cyclonev_lcell_comb \data_memory_inst|ram_memory~121 (
// Equation(s):
// \data_memory_inst|ram_memory~121_combout  = ( \reg_file_inst|ReadData2[25]~261_combout  & ( (\rtl~5_combout ) # (\data_memory_inst|ram_memory~121_combout ) ) ) # ( !\reg_file_inst|ReadData2[25]~261_combout  & ( (\data_memory_inst|ram_memory~121_combout  & 
// !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~121_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[25]~261_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~121 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~121 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y41_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~89 (
// Equation(s):
// \data_memory_inst|ram_memory~89_combout  = ( \rtl~7_combout  & ( \reg_file_inst|ReadData2[25]~261_combout  ) ) # ( !\rtl~7_combout  & ( \data_memory_inst|ram_memory~89_combout  ) )

	.dataa(!\reg_file_inst|ReadData2[25]~261_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~89_combout ),
	.datae(gnd),
	.dataf(!\rtl~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~89 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~89 .lut_mask = 64'h00FF00FF55555555;
defparam \data_memory_inst|ram_memory~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y41_N57
cyclonev_lcell_comb \data_memory_inst|ram_memory~57 (
// Equation(s):
// \data_memory_inst|ram_memory~57_combout  = ( \data_memory_inst|ram_memory~57_combout  & ( \reg_file_inst|ReadData2[25]~261_combout  ) ) # ( !\data_memory_inst|ram_memory~57_combout  & ( \reg_file_inst|ReadData2[25]~261_combout  & ( \rtl~4_combout  ) ) ) # 
// ( \data_memory_inst|ram_memory~57_combout  & ( !\reg_file_inst|ReadData2[25]~261_combout  & ( !\rtl~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~4_combout ),
	.datad(gnd),
	.datae(!\data_memory_inst|ram_memory~57_combout ),
	.dataf(!\reg_file_inst|ReadData2[25]~261_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~57 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~57 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \data_memory_inst|ram_memory~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y41_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~25 (
// Equation(s):
// \data_memory_inst|ram_memory~25_combout  = ( \reg_file_inst|ReadData2[25]~261_combout  & ( (\data_memory_inst|ram_memory~25_combout ) # (\rtl~6_combout ) ) ) # ( !\reg_file_inst|ReadData2[25]~261_combout  & ( (!\rtl~6_combout  & 
// \data_memory_inst|ram_memory~25_combout ) ) )

	.dataa(gnd),
	.datab(!\rtl~6_combout ),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~25_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[25]~261_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~25 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~25 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \data_memory_inst|ram_memory~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y41_N12
cyclonev_lcell_comb \data_memory_inst|ram_memory~484 (
// Equation(s):
// \data_memory_inst|ram_memory~484_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~25_combout  & (!\alu_inst|Add0~9_sumout ))))) # (\alu_inst|Add0~1_sumout  & 
// ((((\data_memory_inst|ram_memory~57_combout ) # (\alu_inst|Add0~9_sumout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~89_combout  & (!\alu_inst|Add0~9_sumout ))))) # (\alu_inst|Add0~1_sumout  & 
// ((((\alu_inst|Add0~9_sumout ))) # (\data_memory_inst|ram_memory~121_combout ))) ) )

	.dataa(!\alu_inst|Add0~1_sumout ),
	.datab(!\data_memory_inst|ram_memory~121_combout ),
	.datac(!\data_memory_inst|ram_memory~89_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~57_combout ),
	.datag(!\data_memory_inst|ram_memory~25_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~484_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~484 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~484 .lut_mask = 64'h0A551B555F551B55;
defparam \data_memory_inst|ram_memory~484 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y41_N48
cyclonev_lcell_comb \data_memory_inst|ram_memory~249 (
// Equation(s):
// \data_memory_inst|ram_memory~249_combout  = ( \reg_file_inst|ReadData2[25]~261_combout  & ( (\data_memory_inst|ram_memory~249_combout ) # (\rtl~1_combout ) ) ) # ( !\reg_file_inst|ReadData2[25]~261_combout  & ( (!\rtl~1_combout  & 
// \data_memory_inst|ram_memory~249_combout ) ) )

	.dataa(gnd),
	.datab(!\rtl~1_combout ),
	.datac(!\data_memory_inst|ram_memory~249_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[25]~261_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~249 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~249 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \data_memory_inst|ram_memory~249 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y41_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~153 (
// Equation(s):
// \data_memory_inst|ram_memory~153_combout  = ( \reg_file_inst|ReadData2[25]~261_combout  & ( (\rtl~2_combout ) # (\data_memory_inst|ram_memory~153_combout ) ) ) # ( !\reg_file_inst|ReadData2[25]~261_combout  & ( (\data_memory_inst|ram_memory~153_combout  & 
// !\rtl~2_combout ) ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~153_combout ),
	.datac(!\rtl~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[25]~261_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~153 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~153 .lut_mask = 64'h303030303F3F3F3F;
defparam \data_memory_inst|ram_memory~153 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y41_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~356 (
// Equation(s):
// \data_memory_inst|ram_memory~356_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~484_combout ))))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~484_combout  & 
// (((\data_memory_inst|ram_memory~153_combout )))) # (\data_memory_inst|ram_memory~484_combout  & (\data_memory_inst|ram_memory~185_combout )))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~484_combout 
// ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~484_combout  & (\data_memory_inst|ram_memory~217_combout )) # (\data_memory_inst|ram_memory~484_combout  & ((\data_memory_inst|ram_memory~249_combout )))))) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\data_memory_inst|ram_memory~185_combout ),
	.datac(!\data_memory_inst|ram_memory~217_combout ),
	.datad(!\data_memory_inst|ram_memory~484_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~249_combout ),
	.datag(!\data_memory_inst|ram_memory~153_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~356 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~356 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \data_memory_inst|ram_memory~356 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y38_N44
dffeas \reg_file_inst|regs[8][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y39_N59
dffeas \reg_file_inst|regs[11][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N19
dffeas \reg_file_inst|regs[9][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y38_N21
cyclonev_lcell_comb \reg_file_inst|ReadData2[24]~242 (
// Equation(s):
// \reg_file_inst|ReadData2[24]~242_combout  = ( \reg_file_inst|regs[9][24]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (((!\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|regs[11][24]~q )))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[8][24]~q  & ((!\instruction_memory_inst|memoria_ROM~15_combout )))) ) ) # ( !\reg_file_inst|regs[9][24]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & 
// (((\reg_file_inst|regs[11][24]~q  & \instruction_memory_inst|memoria_ROM~15_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[8][24]~q  & ((!\instruction_memory_inst|memoria_ROM~15_combout )))) ) )

	.dataa(!\reg_file_inst|regs[8][24]~q ),
	.datab(!\reg_file_inst|regs[11][24]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[9][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[24]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[24]~242 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[24]~242 .lut_mask = 64'h05300530F530F530;
defparam \reg_file_inst|ReadData2[24]~242 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y36_N32
dffeas \reg_file_inst|regs[16][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N8
dffeas \reg_file_inst|regs[24][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N53
dffeas \reg_file_inst|regs[20][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N26
dffeas \reg_file_inst|regs[28][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y36_N27
cyclonev_lcell_comb \reg_file_inst|ReadData2[24]~246 (
// Equation(s):
// \reg_file_inst|ReadData2[24]~246_combout  = ( \reg_file_inst|regs[28][24]~q  & ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (\instruction_memory_inst|memoria_ROM~18_combout ) # (\reg_file_inst|regs[24][24]~q ) ) ) ) # ( 
// !\reg_file_inst|regs[28][24]~q  & ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (\reg_file_inst|regs[24][24]~q  & !\instruction_memory_inst|memoria_ROM~18_combout ) ) ) ) # ( \reg_file_inst|regs[28][24]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[16][24]~q )) # (\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[20][24]~q ))) ) ) ) # ( 
// !\reg_file_inst|regs[28][24]~q  & ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[16][24]~q )) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// ((\reg_file_inst|regs[20][24]~q ))) ) ) )

	.dataa(!\reg_file_inst|regs[16][24]~q ),
	.datab(!\reg_file_inst|regs[24][24]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\reg_file_inst|regs[20][24]~q ),
	.datae(!\reg_file_inst|regs[28][24]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[24]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[24]~246 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[24]~246 .lut_mask = 64'h505F505F30303F3F;
defparam \reg_file_inst|ReadData2[24]~246 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y35_N54
cyclonev_lcell_comb \reg_file_inst|regs[18][24]~feeder (
// Equation(s):
// \reg_file_inst|regs[18][24]~feeder_combout  = ( \Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[18][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[18][24]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[18][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[18][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y35_N56
dffeas \reg_file_inst|regs[18][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[18][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y35_N30
cyclonev_lcell_comb \reg_file_inst|regs[30][24]~feeder (
// Equation(s):
// \reg_file_inst|regs[30][24]~feeder_combout  = ( \Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[30][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[30][24]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[30][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[30][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y35_N32
dffeas \reg_file_inst|regs[30][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[30][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y37_N0
cyclonev_lcell_comb \reg_file_inst|regs[22][24]~feeder (
// Equation(s):
// \reg_file_inst|regs[22][24]~feeder_combout  = ( \Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[22][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[22][24]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[22][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[22][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y37_N2
dffeas \reg_file_inst|regs[22][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[22][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y35_N3
cyclonev_lcell_comb \reg_file_inst|ReadData2[24]~248 (
// Equation(s):
// \reg_file_inst|ReadData2[24]~248_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[26][24]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[22][24]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[30][24]~q )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[26][24]~q  & ( (\instruction_memory_inst|memoria_ROM~19_combout ) # 
// (\reg_file_inst|regs[18][24]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[26][24]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[22][24]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[30][24]~q )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[26][24]~q  & ( (\reg_file_inst|regs[18][24]~q  & 
// !\instruction_memory_inst|memoria_ROM~19_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[18][24]~q ),
	.datab(!\reg_file_inst|regs[30][24]~q ),
	.datac(!\reg_file_inst|regs[22][24]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|regs[26][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[24]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[24]~248 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[24]~248 .lut_mask = 64'h55000F3355FF0F33;
defparam \reg_file_inst|ReadData2[24]~248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y36_N8
dffeas \reg_file_inst|regs[17][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N23
dffeas \reg_file_inst|regs[25][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y36_N39
cyclonev_lcell_comb \reg_file_inst|ReadData2[24]~247 (
// Equation(s):
// \reg_file_inst|ReadData2[24]~247_combout  = ( \reg_file_inst|regs[25][24]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[17][24]~q ))) ) ) # ( 
// !\reg_file_inst|regs[25][24]~q  & ( (\reg_file_inst|regs[17][24]~q  & (!\instruction_memory_inst|memoria_ROM~18_combout  & !\instruction_memory_inst|memoria_ROM~19_combout )) ) )

	.dataa(!\reg_file_inst|regs[17][24]~q ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[25][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[24]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[24]~247 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[24]~247 .lut_mask = 64'h5000500050F050F0;
defparam \reg_file_inst|ReadData2[24]~247 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y38_N5
dffeas \reg_file_inst|regs[31][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y38_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[24]~249 (
// Equation(s):
// \reg_file_inst|ReadData2[24]~249_combout  = ( \reg_file_inst|regs[31][24]~q  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & \instruction_memory_inst|memoria_ROM~18_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[31][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[24]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[24]~249 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[24]~249 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData2[24]~249 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y38_N54
cyclonev_lcell_comb \reg_file_inst|ReadData2[24]~250 (
// Equation(s):
// \reg_file_inst|ReadData2[24]~250_combout  = ( \reg_file_inst|ReadData2[24]~247_combout  & ( \reg_file_inst|ReadData2[24]~249_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout ) # ((!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\reg_file_inst|ReadData2[24]~246_combout )) # (\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[24]~248_combout )))) ) ) ) # ( !\reg_file_inst|ReadData2[24]~247_combout  & ( \reg_file_inst|ReadData2[24]~249_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (((\instruction_memory_inst|memoria_ROM~15_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\reg_file_inst|ReadData2[24]~246_combout )) # (\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[24]~248_combout ))))) ) ) ) # ( \reg_file_inst|ReadData2[24]~247_combout  & ( !\reg_file_inst|ReadData2[24]~249_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (((!\instruction_memory_inst|memoria_ROM~15_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\reg_file_inst|ReadData2[24]~246_combout )) # (\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[24]~248_combout ))))) ) ) ) # ( !\reg_file_inst|ReadData2[24]~247_combout  & ( !\reg_file_inst|ReadData2[24]~249_combout  & ( 
// (\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[24]~246_combout )) # (\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[24]~248_combout ))))) ) 
// ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\reg_file_inst|ReadData2[24]~246_combout ),
	.datac(!\reg_file_inst|ReadData2[24]~248_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(!\reg_file_inst|ReadData2[24]~247_combout ),
	.dataf(!\reg_file_inst|ReadData2[24]~249_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[24]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[24]~250 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[24]~250 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \reg_file_inst|ReadData2[24]~250 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y38_N26
dffeas \reg_file_inst|regs[1][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y38_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[24]~244 (
// Equation(s):
// \reg_file_inst|ReadData2[24]~244_combout  = ( \reg_file_inst|regs[1][24]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[24]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[24]~244 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[24]~244 .lut_mask = 64'h00000000F000F000;
defparam \reg_file_inst|ReadData2[24]~244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y40_N14
dffeas \reg_file_inst|regs[13][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N8
dffeas \reg_file_inst|regs[12][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N59
dffeas \reg_file_inst|regs[14][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y38_N6
cyclonev_lcell_comb \reg_file_inst|ReadData2[24]~243 (
// Equation(s):
// \reg_file_inst|ReadData2[24]~243_combout  = ( \reg_file_inst|regs[14][24]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[13][24]~q )) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[12][24]~q ))))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (((\instruction_memory_inst|memoria_ROM~14_combout )))) ) ) # ( !\reg_file_inst|regs[14][24]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[13][24]~q )) # (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[12][24]~q ))))) ) )

	.dataa(!\reg_file_inst|regs[13][24]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\reg_file_inst|regs[12][24]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[14][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[24]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[24]~243 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[24]~243 .lut_mask = 64'h404C404C434F434F;
defparam \reg_file_inst|ReadData2[24]~243 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y38_N33
cyclonev_lcell_comb \reg_file_inst|ReadData2[24]~245 (
// Equation(s):
// \reg_file_inst|ReadData2[24]~245_combout  = ( \reg_file_inst|ReadData2[24]~243_combout  & ( ((!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|ReadData2[24]~244_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) # ( 
// !\reg_file_inst|ReadData2[24]~243_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|ReadData2[24]~244_combout  & !\instruction_memory_inst|memoria_ROM~19_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[24]~244_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[24]~243_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[24]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[24]~245 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[24]~245 .lut_mask = 64'h0A000A000AFF0AFF;
defparam \reg_file_inst|ReadData2[24]~245 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y38_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[24]~251 (
// Equation(s):
// \reg_file_inst|ReadData2[24]~251_combout  = ( \reg_file_inst|ReadData2[24]~250_combout  & ( \reg_file_inst|ReadData2[24]~245_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout ) # ((\reg_file_inst|ReadData2[24]~242_combout  & 
// !\reg_file_inst|ReadData2[4]~6_combout )) ) ) ) # ( !\reg_file_inst|ReadData2[24]~250_combout  & ( \reg_file_inst|ReadData2[24]~245_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[4]~6_combout ))) # 
// (\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[24]~242_combout  & !\reg_file_inst|ReadData2[4]~6_combout )) ) ) ) # ( \reg_file_inst|ReadData2[24]~250_combout  & ( !\reg_file_inst|ReadData2[24]~245_combout  & ( 
// (!\reg_file_inst|ReadData2[4]~6_combout  & ((!\reg_file_inst|ReadData2[4]~7_combout ) # (\reg_file_inst|ReadData2[24]~242_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[24]~250_combout  & ( !\reg_file_inst|ReadData2[24]~245_combout  & ( 
// (\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[24]~242_combout  & !\reg_file_inst|ReadData2[4]~6_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[24]~242_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datae(!\reg_file_inst|ReadData2[24]~250_combout ),
	.dataf(!\reg_file_inst|ReadData2[24]~245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[24]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[24]~251 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[24]~251 .lut_mask = 64'h0500AF0005AAAFAA;
defparam \reg_file_inst|ReadData2[24]~251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y35_N42
cyclonev_lcell_comb \reg_file_inst|regs[26][23]~feeder (
// Equation(s):
// \reg_file_inst|regs[26][23]~feeder_combout  = ( \Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[26][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[26][23]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[26][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[26][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y35_N44
dffeas \reg_file_inst|regs[26][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[26][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y35_N36
cyclonev_lcell_comb \reg_file_inst|regs[30][23]~feeder (
// Equation(s):
// \reg_file_inst|regs[30][23]~feeder_combout  = ( \Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[30][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[30][23]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[30][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[30][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y35_N38
dffeas \reg_file_inst|regs[30][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[30][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y34_N59
dffeas \reg_file_inst|regs[22][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y35_N27
cyclonev_lcell_comb \reg_file_inst|regs[18][23]~feeder (
// Equation(s):
// \reg_file_inst|regs[18][23]~feeder_combout  = ( \Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[18][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[18][23]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[18][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[18][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y35_N29
dffeas \reg_file_inst|regs[18][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[18][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y35_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[23]~238 (
// Equation(s):
// \reg_file_inst|ReadData2[23]~238_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[18][23]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[26][23]~q )) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[30][23]~q ))) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[18][23]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout ) # 
// (\reg_file_inst|regs[22][23]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[18][23]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[26][23]~q )) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[30][23]~q ))) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[18][23]~q  & ( (\instruction_memory_inst|memoria_ROM~18_combout  & 
// \reg_file_inst|regs[22][23]~q ) ) ) )

	.dataa(!\reg_file_inst|regs[26][23]~q ),
	.datab(!\reg_file_inst|regs[30][23]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\reg_file_inst|regs[22][23]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(!\reg_file_inst|regs[18][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[23]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[23]~238 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[23]~238 .lut_mask = 64'h000F5353F0FF5353;
defparam \reg_file_inst|ReadData2[23]~238 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y35_N26
dffeas \reg_file_inst|regs[28][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N16
dffeas \reg_file_inst|regs[16][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N4
dffeas \reg_file_inst|regs[24][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N18
cyclonev_lcell_comb \reg_file_inst|regs[20][23]~feeder (
// Equation(s):
// \reg_file_inst|regs[20][23]~feeder_combout  = ( \Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[20][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[20][23]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[20][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[20][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y35_N20
dffeas \reg_file_inst|regs[20][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[20][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N27
cyclonev_lcell_comb \reg_file_inst|ReadData2[23]~236 (
// Equation(s):
// \reg_file_inst|ReadData2[23]~236_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[20][23]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[28][23]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[20][23]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[16][23]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|regs[24][23]~q ))) ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[20][23]~q  & ( (\reg_file_inst|regs[28][23]~q  & \instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[20][23]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[16][23]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|regs[24][23]~q ))) ) ) )

	.dataa(!\reg_file_inst|regs[28][23]~q ),
	.datab(!\reg_file_inst|regs[16][23]~q ),
	.datac(!\reg_file_inst|regs[24][23]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|regs[20][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[23]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[23]~236 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[23]~236 .lut_mask = 64'h330F0055330FFF55;
defparam \reg_file_inst|ReadData2[23]~236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y35_N50
dffeas \reg_file_inst|regs[25][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N43
dffeas \reg_file_inst|regs[17][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N21
cyclonev_lcell_comb \reg_file_inst|ReadData2[23]~237 (
// Equation(s):
// \reg_file_inst|ReadData2[23]~237_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (\reg_file_inst|regs[25][23]~q  & !\instruction_memory_inst|memoria_ROM~18_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[17][23]~q ) ) )

	.dataa(!\reg_file_inst|regs[25][23]~q ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\reg_file_inst|regs[17][23]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[23]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[23]~237 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[23]~237 .lut_mask = 64'h00F000F050505050;
defparam \reg_file_inst|ReadData2[23]~237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y35_N35
dffeas \reg_file_inst|regs[31][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[23]~239 (
// Equation(s):
// \reg_file_inst|ReadData2[23]~239_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (\reg_file_inst|regs[31][23]~q  & \instruction_memory_inst|memoria_ROM~18_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[31][23]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[23]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[23]~239 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[23]~239 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData2[23]~239 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N54
cyclonev_lcell_comb \reg_file_inst|ReadData2[23]~240 (
// Equation(s):
// \reg_file_inst|ReadData2[23]~240_combout  = ( \reg_file_inst|ReadData2[23]~237_combout  & ( \reg_file_inst|ReadData2[23]~239_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout ) # ((!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|ReadData2[23]~236_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[23]~238_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[23]~237_combout  & ( \reg_file_inst|ReadData2[23]~239_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & (((\reg_file_inst|ReadData2[23]~236_combout  & \instruction_memory_inst|memoria_ROM~14_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~14_combout )) # (\reg_file_inst|ReadData2[23]~238_combout ))) ) ) ) # ( \reg_file_inst|ReadData2[23]~237_combout  & ( !\reg_file_inst|ReadData2[23]~239_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout 
//  & (((!\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|ReadData2[23]~236_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[23]~238_combout  & ((\instruction_memory_inst|memoria_ROM~14_combout 
// )))) ) ) ) # ( !\reg_file_inst|ReadData2[23]~237_combout  & ( !\reg_file_inst|ReadData2[23]~239_combout  & ( (\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|ReadData2[23]~236_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[23]~238_combout )))) ) ) )

	.dataa(!\reg_file_inst|ReadData2[23]~238_combout ),
	.datab(!\reg_file_inst|ReadData2[23]~236_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(!\reg_file_inst|ReadData2[23]~237_combout ),
	.dataf(!\reg_file_inst|ReadData2[23]~239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[23]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[23]~240 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[23]~240 .lut_mask = 64'h0035F0350F35FF35;
defparam \reg_file_inst|ReadData2[23]~240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y35_N41
dffeas \reg_file_inst|regs[8][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y34_N27
cyclonev_lcell_comb \reg_file_inst|regs[9][23]~feeder (
// Equation(s):
// \reg_file_inst|regs[9][23]~feeder_combout  = ( \Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[9][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[9][23]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[9][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[9][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y34_N29
dffeas \reg_file_inst|regs[9][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[9][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y35_N47
dffeas \reg_file_inst|regs[11][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[23]~232 (
// Equation(s):
// \reg_file_inst|ReadData2[23]~232_combout  = ( \reg_file_inst|regs[9][23]~q  & ( \reg_file_inst|regs[11][23]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout ) # ((!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|regs[8][23]~q )) 
// ) ) ) # ( !\reg_file_inst|regs[9][23]~q  & ( \reg_file_inst|regs[11][23]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (\instruction_memory_inst|memoria_ROM~14_combout  & \reg_file_inst|regs[8][23]~q )) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (!\instruction_memory_inst|memoria_ROM~14_combout )) ) ) ) # ( \reg_file_inst|regs[9][23]~q  & ( !\reg_file_inst|regs[11][23]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|regs[8][23]~q ))) ) ) ) # ( !\reg_file_inst|regs[9][23]~q  & ( !\reg_file_inst|regs[11][23]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\instruction_memory_inst|memoria_ROM~14_combout  & \reg_file_inst|regs[8][23]~q )) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\reg_file_inst|regs[8][23]~q ),
	.datad(gnd),
	.datae(!\reg_file_inst|regs[9][23]~q ),
	.dataf(!\reg_file_inst|regs[11][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[23]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[23]~232 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[23]~232 .lut_mask = 64'h02028A8A4646CECE;
defparam \reg_file_inst|ReadData2[23]~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y35_N17
dffeas \reg_file_inst|regs[1][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y35_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[23]~234 (
// Equation(s):
// \reg_file_inst|ReadData2[23]~234_combout  = ( \reg_file_inst|regs[1][23]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[23]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[23]~234 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[23]~234 .lut_mask = 64'h00000000F000F000;
defparam \reg_file_inst|ReadData2[23]~234 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y34_N50
dffeas \reg_file_inst|regs[13][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y35_N8
dffeas \reg_file_inst|regs[14][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y35_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[23]~233 (
// Equation(s):
// \reg_file_inst|ReadData2[23]~233_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[14][23]~q  & ( (\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|regs[12][23]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[14][23]~q  & ( (\reg_file_inst|regs[13][23]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~14_combout  & ( 
// !\reg_file_inst|regs[14][23]~q  & ( (\reg_file_inst|regs[12][23]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|regs[14][23]~q  & ( (\reg_file_inst|regs[13][23]~q  & 
// !\instruction_memory_inst|memoria_ROM~15_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[13][23]~q ),
	.datab(!\reg_file_inst|regs[12][23]~q ),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.dataf(!\reg_file_inst|regs[14][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[23]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[23]~233 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[23]~233 .lut_mask = 64'h55003300550033FF;
defparam \reg_file_inst|ReadData2[23]~233 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y35_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[23]~235 (
// Equation(s):
// \reg_file_inst|ReadData2[23]~235_combout  = ( \reg_file_inst|ReadData2[23]~233_combout  & ( ((!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|ReadData2[23]~234_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) # ( 
// !\reg_file_inst|ReadData2[23]~233_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|ReadData2[23]~234_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datac(!\reg_file_inst|ReadData2[23]~234_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[23]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[23]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[23]~235 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[23]~235 .lut_mask = 64'h080808085D5D5D5D;
defparam \reg_file_inst|ReadData2[23]~235 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y35_N30
cyclonev_lcell_comb \reg_file_inst|ReadData2[23]~241 (
// Equation(s):
// \reg_file_inst|ReadData2[23]~241_combout  = ( \reg_file_inst|ReadData2[23]~235_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & ((!\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[23]~240_combout )) # 
// (\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[23]~232_combout ))))) # (\reg_file_inst|ReadData2[4]~6_combout  & (((!\reg_file_inst|ReadData2[4]~7_combout )))) ) ) # ( !\reg_file_inst|ReadData2[23]~235_combout  & ( 
// (!\reg_file_inst|ReadData2[4]~6_combout  & ((!\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[23]~240_combout )) # (\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[23]~232_combout ))))) ) )

	.dataa(!\reg_file_inst|ReadData2[23]~240_combout ),
	.datab(!\reg_file_inst|ReadData2[23]~232_combout ),
	.datac(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[23]~235_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[23]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[23]~241 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[23]~241 .lut_mask = 64'h503050305F305F30;
defparam \reg_file_inst|ReadData2[23]~241 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y37_N32
dffeas \reg_file_inst|regs[30][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N43
dffeas \reg_file_inst|regs[22][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N50
dffeas \reg_file_inst|regs[26][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y36_N3
cyclonev_lcell_comb \reg_file_inst|regs[18][21]~feeder (
// Equation(s):
// \reg_file_inst|regs[18][21]~feeder_combout  = ( \Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[18][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[18][21]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[18][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[18][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y36_N4
dffeas \reg_file_inst|regs[18][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[18][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y36_N51
cyclonev_lcell_comb \reg_file_inst|ReadData1[21]~218 (
// Equation(s):
// \reg_file_inst|ReadData1[21]~218_combout  = ( \reg_file_inst|regs[18][21]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[26][21]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[30][21]~q )) ) ) ) # ( !\reg_file_inst|regs[18][21]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & 
// ((\reg_file_inst|regs[26][21]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[30][21]~q )) ) ) ) # ( \reg_file_inst|regs[18][21]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout ) # (\reg_file_inst|regs[22][21]~q ) ) ) ) # ( !\reg_file_inst|regs[18][21]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( (\instruction_memory_inst|memoria_ROM~23_combout  & 
// \reg_file_inst|regs[22][21]~q ) ) ) )

	.dataa(!\reg_file_inst|regs[30][21]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datac(!\reg_file_inst|regs[22][21]~q ),
	.datad(!\reg_file_inst|regs[26][21]~q ),
	.datae(!\reg_file_inst|regs[18][21]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[21]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[21]~218 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[21]~218 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \reg_file_inst|ReadData1[21]~218 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y36_N35
dffeas \reg_file_inst|regs[17][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y36_N27
cyclonev_lcell_comb \reg_file_inst|regs[25][21]~feeder (
// Equation(s):
// \reg_file_inst|regs[25][21]~feeder_combout  = ( \Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[25][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[25][21]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[25][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[25][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y36_N29
dffeas \reg_file_inst|regs[25][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[25][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y36_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[21]~217 (
// Equation(s):
// \reg_file_inst|ReadData1[21]~217_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[25][21]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// \reg_file_inst|regs[25][21]~q  & ( (\reg_file_inst|regs[17][21]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\reg_file_inst|regs[25][21]~q  & ( (\reg_file_inst|regs[17][21]~q  & 
// !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[17][21]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\reg_file_inst|regs[25][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[21]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[21]~217 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[21]~217 .lut_mask = 64'h0F0000000F00FF00;
defparam \reg_file_inst|ReadData1[21]~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y37_N54
cyclonev_lcell_comb \reg_file_inst|regs[24][21]~feeder (
// Equation(s):
// \reg_file_inst|regs[24][21]~feeder_combout  = ( \Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[24][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[24][21]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[24][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[24][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y37_N56
dffeas \reg_file_inst|regs[24][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[24][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y39_N12
cyclonev_lcell_comb \reg_file_inst|regs[16][21]~feeder (
// Equation(s):
// \reg_file_inst|regs[16][21]~feeder_combout  = ( \Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[16][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[16][21]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[16][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[16][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y39_N13
dffeas \reg_file_inst|regs[16][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[16][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N37
dffeas \reg_file_inst|regs[20][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N56
dffeas \reg_file_inst|regs[28][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y37_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[21]~216 (
// Equation(s):
// \reg_file_inst|ReadData1[21]~216_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[28][21]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[20][21]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[24][21]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[16][21]~q  ) ) )

	.dataa(!\reg_file_inst|regs[24][21]~q ),
	.datab(!\reg_file_inst|regs[16][21]~q ),
	.datac(!\reg_file_inst|regs[20][21]~q ),
	.datad(!\reg_file_inst|regs[28][21]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[21]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[21]~216 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[21]~216 .lut_mask = 64'h333355550F0F00FF;
defparam \reg_file_inst|ReadData1[21]~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y36_N14
dffeas \reg_file_inst|regs[31][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y37_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[21]~219 (
// Equation(s):
// \reg_file_inst|ReadData1[21]~219_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[31][21]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|regs[31][21]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[21]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[21]~219 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[21]~219 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData1[21]~219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y37_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[21]~220 (
// Equation(s):
// \reg_file_inst|ReadData1[21]~220_combout  = ( \reg_file_inst|ReadData1[21]~216_combout  & ( \reg_file_inst|ReadData1[21]~219_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout ) # 
// ((\reg_file_inst|ReadData1[21]~218_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (((\reg_file_inst|ReadData1[21]~217_combout )) # (\instruction_memory_inst|memoria_ROM~22_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[21]~216_combout 
//  & ( \reg_file_inst|ReadData1[21]~219_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[21]~218_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// (((\reg_file_inst|ReadData1[21]~217_combout )) # (\instruction_memory_inst|memoria_ROM~22_combout ))) ) ) ) # ( \reg_file_inst|ReadData1[21]~216_combout  & ( !\reg_file_inst|ReadData1[21]~219_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  
// & ((!\instruction_memory_inst|memoria_ROM~22_combout ) # ((\reg_file_inst|ReadData1[21]~218_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[21]~217_combout 
// )))) ) ) ) # ( !\reg_file_inst|ReadData1[21]~216_combout  & ( !\reg_file_inst|ReadData1[21]~219_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[21]~218_combout 
// ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[21]~217_combout )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(!\reg_file_inst|ReadData1[21]~218_combout ),
	.datad(!\reg_file_inst|ReadData1[21]~217_combout ),
	.datae(!\reg_file_inst|ReadData1[21]~216_combout ),
	.dataf(!\reg_file_inst|ReadData1[21]~219_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[21]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[21]~220 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[21]~220 .lut_mask = 64'h02468ACE13579BDF;
defparam \reg_file_inst|ReadData1[21]~220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y37_N47
dffeas \reg_file_inst|regs[9][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y44_N24
cyclonev_lcell_comb \reg_file_inst|regs[11][21]~feeder (
// Equation(s):
// \reg_file_inst|regs[11][21]~feeder_combout  = ( \Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[11][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[11][21]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[11][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[11][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y44_N26
dffeas \reg_file_inst|regs[11][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[11][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y37_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[21]~212 (
// Equation(s):
// \reg_file_inst|ReadData1[21]~212_combout  = ( \reg_file_inst|regs[8][21]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[9][21]~q )) # (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[11][21]~q ))))) ) ) # ( !\reg_file_inst|regs[8][21]~q  & ( 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[9][21]~q )) # (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[11][21]~q ))))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(!\reg_file_inst|regs[9][21]~q ),
	.datad(!\reg_file_inst|regs[11][21]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[8][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[21]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[21]~212 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[21]~212 .lut_mask = 64'h041504158C9D8C9D;
defparam \reg_file_inst|ReadData1[21]~212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y37_N2
dffeas \reg_file_inst|regs[1][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y37_N54
cyclonev_lcell_comb \reg_file_inst|ReadData1[21]~214 (
// Equation(s):
// \reg_file_inst|ReadData1[21]~214_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( (\reg_file_inst|regs[1][21]~q  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[1][21]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[21]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[21]~214 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[21]~214 .lut_mask = 64'h000000000F000F00;
defparam \reg_file_inst|ReadData1[21]~214 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y37_N5
dffeas \reg_file_inst|regs[14][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N8
dffeas \reg_file_inst|regs[13][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N20
dffeas \reg_file_inst|regs[12][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y37_N12
cyclonev_lcell_comb \reg_file_inst|ReadData1[21]~213 (
// Equation(s):
// \reg_file_inst|ReadData1[21]~213_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[12][21]~q  & ( (\reg_file_inst|regs[14][21]~q  & !\instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[12][21]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout ) # (\reg_file_inst|regs[13][21]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~22_combout  & ( 
// !\reg_file_inst|regs[12][21]~q  & ( (\reg_file_inst|regs[14][21]~q  & !\instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|regs[12][21]~q  & ( (\reg_file_inst|regs[13][21]~q  & 
// \instruction_memory_inst|memoria_ROM~21_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[14][21]~q ),
	.datab(!\reg_file_inst|regs[13][21]~q ),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\reg_file_inst|regs[12][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[21]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[21]~213 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[21]~213 .lut_mask = 64'h00335500FF335500;
defparam \reg_file_inst|ReadData1[21]~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y37_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[21]~215 (
// Equation(s):
// \reg_file_inst|ReadData1[21]~215_combout  = ( \reg_file_inst|ReadData1[21]~213_combout  & ( ((!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|ReadData1[21]~214_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) # ( 
// !\reg_file_inst|ReadData1[21]~213_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (!\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|ReadData1[21]~214_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|ReadData1[21]~214_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[21]~213_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[21]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[21]~215 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[21]~215 .lut_mask = 64'h00A000A00FAF0FAF;
defparam \reg_file_inst|ReadData1[21]~215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y37_N3
cyclonev_lcell_comb \reg_file_inst|ReadData1[21]~221 (
// Equation(s):
// \reg_file_inst|ReadData1[21]~221_combout  = ( \reg_file_inst|ReadData1[21]~212_combout  & ( \reg_file_inst|ReadData1[21]~215_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & ((\reg_file_inst|ReadData1[21]~220_combout ) # 
// (\reg_file_inst|ReadData1[29]~6_combout ))) # (\reg_file_inst|ReadData1[29]~5_combout  & (!\reg_file_inst|ReadData1[29]~6_combout )) ) ) ) # ( !\reg_file_inst|ReadData1[21]~212_combout  & ( \reg_file_inst|ReadData1[21]~215_combout  & ( 
// (!\reg_file_inst|ReadData1[29]~6_combout  & ((\reg_file_inst|ReadData1[21]~220_combout ) # (\reg_file_inst|ReadData1[29]~5_combout ))) ) ) ) # ( \reg_file_inst|ReadData1[21]~212_combout  & ( !\reg_file_inst|ReadData1[21]~215_combout  & ( 
// (!\reg_file_inst|ReadData1[29]~5_combout  & ((\reg_file_inst|ReadData1[21]~220_combout ) # (\reg_file_inst|ReadData1[29]~6_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[21]~212_combout  & ( !\reg_file_inst|ReadData1[21]~215_combout  & ( 
// (!\reg_file_inst|ReadData1[29]~5_combout  & (!\reg_file_inst|ReadData1[29]~6_combout  & \reg_file_inst|ReadData1[21]~220_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datad(!\reg_file_inst|ReadData1[21]~220_combout ),
	.datae(!\reg_file_inst|ReadData1[21]~212_combout ),
	.dataf(!\reg_file_inst|ReadData1[21]~215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[21]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[21]~221 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[21]~221 .lut_mask = 64'h00A00AAA50F05AFA;
defparam \reg_file_inst|ReadData1[21]~221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y42_N44
dffeas \reg_file_inst|regs[31][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y42_N27
cyclonev_lcell_comb \reg_file_inst|ReadData2[20]~209 (
// Equation(s):
// \reg_file_inst|ReadData2[20]~209_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\reg_file_inst|regs[31][20]~q  & \instruction_memory_inst|memoria_ROM~19_combout ) ) )

	.dataa(!\reg_file_inst|regs[31][20]~q ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[20]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[20]~209 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[20]~209 .lut_mask = 64'h0000000005050505;
defparam \reg_file_inst|ReadData2[20]~209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y43_N38
dffeas \reg_file_inst|regs[30][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y40_N26
dffeas \reg_file_inst|regs[18][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N0
cyclonev_lcell_comb \reg_file_inst|regs[26][20]~feeder (
// Equation(s):
// \reg_file_inst|regs[26][20]~feeder_combout  = ( \Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[26][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[26][20]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[26][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[26][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y42_N2
dffeas \reg_file_inst|regs[26][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[26][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N42
cyclonev_lcell_comb \reg_file_inst|regs[22][20]~feeder (
// Equation(s):
// \reg_file_inst|regs[22][20]~feeder_combout  = ( \Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[22][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[22][20]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[22][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[22][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y42_N44
dffeas \reg_file_inst|regs[22][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[22][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y43_N54
cyclonev_lcell_comb \reg_file_inst|ReadData2[20]~208 (
// Equation(s):
// \reg_file_inst|ReadData2[20]~208_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[30][20]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( 
// \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[26][20]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[22][20]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[18][20]~q  ) ) )

	.dataa(!\reg_file_inst|regs[30][20]~q ),
	.datab(!\reg_file_inst|regs[18][20]~q ),
	.datac(!\reg_file_inst|regs[26][20]~q ),
	.datad(!\reg_file_inst|regs[22][20]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[20]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[20]~208 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[20]~208 .lut_mask = 64'h333300FF0F0F5555;
defparam \reg_file_inst|ReadData2[20]~208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y41_N38
dffeas \reg_file_inst|regs[25][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y41_N29
dffeas \reg_file_inst|regs[17][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y42_N36
cyclonev_lcell_comb \reg_file_inst|ReadData2[20]~207 (
// Equation(s):
// \reg_file_inst|ReadData2[20]~207_combout  = ( \reg_file_inst|regs[17][20]~q  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[25][20]~q ) ) ) ) # ( 
// !\reg_file_inst|regs[17][20]~q  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|regs[25][20]~q ) ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\reg_file_inst|regs[25][20]~q ),
	.datad(gnd),
	.datae(!\reg_file_inst|regs[17][20]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[20]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[20]~207 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[20]~207 .lut_mask = 64'h0303CFCF00000000;
defparam \reg_file_inst|ReadData2[20]~207 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y42_N41
dffeas \reg_file_inst|regs[24][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y40_N59
dffeas \reg_file_inst|regs[16][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y41_N56
dffeas \reg_file_inst|regs[28][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y42_N29
dffeas \reg_file_inst|regs[20][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y42_N3
cyclonev_lcell_comb \reg_file_inst|ReadData2[20]~206 (
// Equation(s):
// \reg_file_inst|ReadData2[20]~206_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[20][20]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[24][20]~q )) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[28][20]~q ))) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[20][20]~q  & ( (\instruction_memory_inst|memoria_ROM~18_combout ) # 
// (\reg_file_inst|regs[16][20]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[20][20]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[24][20]~q )) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[28][20]~q ))) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[20][20]~q  & ( (\reg_file_inst|regs[16][20]~q  & 
// !\instruction_memory_inst|memoria_ROM~18_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[24][20]~q ),
	.datab(!\reg_file_inst|regs[16][20]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\reg_file_inst|regs[28][20]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(!\reg_file_inst|regs[20][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[20]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[20]~206 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[20]~206 .lut_mask = 64'h3030505F3F3F505F;
defparam \reg_file_inst|ReadData2[20]~206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y42_N48
cyclonev_lcell_comb \reg_file_inst|ReadData2[20]~210 (
// Equation(s):
// \reg_file_inst|ReadData2[20]~210_combout  = ( \reg_file_inst|ReadData2[20]~207_combout  & ( \reg_file_inst|ReadData2[20]~206_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout ) # ((!\instruction_memory_inst|memoria_ROM~14_combout  & 
// (\reg_file_inst|ReadData2[20]~209_combout )) # (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|ReadData2[20]~208_combout )))) ) ) ) # ( !\reg_file_inst|ReadData2[20]~207_combout  & ( \reg_file_inst|ReadData2[20]~206_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[20]~209_combout  & ((\instruction_memory_inst|memoria_ROM~15_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|ReadData2[20]~208_combout )))) ) ) ) # ( \reg_file_inst|ReadData2[20]~207_combout  & ( !\reg_file_inst|ReadData2[20]~206_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout 
//  & (((!\instruction_memory_inst|memoria_ROM~15_combout )) # (\reg_file_inst|ReadData2[20]~209_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (((\reg_file_inst|ReadData2[20]~208_combout  & \instruction_memory_inst|memoria_ROM~15_combout 
// )))) ) ) ) # ( !\reg_file_inst|ReadData2[20]~207_combout  & ( !\reg_file_inst|ReadData2[20]~206_combout  & ( (\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & 
// (\reg_file_inst|ReadData2[20]~209_combout )) # (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|ReadData2[20]~208_combout ))))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\reg_file_inst|ReadData2[20]~209_combout ),
	.datac(!\reg_file_inst|ReadData2[20]~208_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(!\reg_file_inst|ReadData2[20]~207_combout ),
	.dataf(!\reg_file_inst|ReadData2[20]~206_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[20]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[20]~210 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[20]~210 .lut_mask = 64'h0027AA275527FF27;
defparam \reg_file_inst|ReadData2[20]~210 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y42_N44
dffeas \reg_file_inst|regs[11][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y42_N23
dffeas \reg_file_inst|regs[8][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y42_N26
dffeas \reg_file_inst|regs[9][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y42_N45
cyclonev_lcell_comb \reg_file_inst|ReadData2[20]~202 (
// Equation(s):
// \reg_file_inst|ReadData2[20]~202_combout  = ( \reg_file_inst|regs[8][20]~q  & ( \reg_file_inst|regs[9][20]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout ) # ((\reg_file_inst|regs[11][20]~q  & !\instruction_memory_inst|memoria_ROM~14_combout )) 
// ) ) ) # ( !\reg_file_inst|regs[8][20]~q  & ( \reg_file_inst|regs[9][20]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|regs[11][20]~q ))) ) ) ) # ( 
// \reg_file_inst|regs[8][20]~q  & ( !\reg_file_inst|regs[9][20]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\instruction_memory_inst|memoria_ROM~14_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\reg_file_inst|regs[11][20]~q  & !\instruction_memory_inst|memoria_ROM~14_combout )) ) ) ) # ( !\reg_file_inst|regs[8][20]~q  & ( !\reg_file_inst|regs[9][20]~q  & ( (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[11][20]~q  & 
// !\instruction_memory_inst|memoria_ROM~14_combout )) ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|regs[11][20]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(!\reg_file_inst|regs[8][20]~q ),
	.dataf(!\reg_file_inst|regs[9][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[20]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[20]~202 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[20]~202 .lut_mask = 64'h030003CCCF00CFCC;
defparam \reg_file_inst|ReadData2[20]~202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y43_N38
dffeas \reg_file_inst|regs[14][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y43_N2
dffeas \reg_file_inst|regs[13][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y40_N38
dffeas \reg_file_inst|regs[12][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y44_N48
cyclonev_lcell_comb \reg_file_inst|ReadData2[20]~203 (
// Equation(s):
// \reg_file_inst|ReadData2[20]~203_combout  = ( \reg_file_inst|regs[12][20]~q  & ( \instruction_memory_inst|memoria_ROM~15_combout  & ( (\reg_file_inst|regs[14][20]~q  & \instruction_memory_inst|memoria_ROM~14_combout ) ) ) ) # ( 
// !\reg_file_inst|regs[12][20]~q  & ( \instruction_memory_inst|memoria_ROM~15_combout  & ( (\reg_file_inst|regs[14][20]~q  & \instruction_memory_inst|memoria_ROM~14_combout ) ) ) ) # ( \reg_file_inst|regs[12][20]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~15_combout  & ( (\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|regs[13][20]~q ) ) ) ) # ( !\reg_file_inst|regs[12][20]~q  & ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( 
// (\reg_file_inst|regs[13][20]~q  & !\instruction_memory_inst|memoria_ROM~14_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[14][20]~q ),
	.datab(!\reg_file_inst|regs[13][20]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(gnd),
	.datae(!\reg_file_inst|regs[12][20]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[20]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[20]~203 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[20]~203 .lut_mask = 64'h30303F3F05050505;
defparam \reg_file_inst|ReadData2[20]~203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y42_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[20]~204 (
// Equation(s):
// \reg_file_inst|ReadData2[20]~204_combout  = ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|regs[1][20]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|regs[1][20]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[20]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[20]~204 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[20]~204 .lut_mask = 64'h00F000F000000000;
defparam \reg_file_inst|ReadData2[20]~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y42_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[20]~205 (
// Equation(s):
// \reg_file_inst|ReadData2[20]~205_combout  = ( \reg_file_inst|ReadData2[20]~204_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (!\instruction_memory_inst|memoria_ROM~18_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|ReadData2[20]~203_combout ))) ) ) # ( !\reg_file_inst|ReadData2[20]~204_combout  & ( (\reg_file_inst|ReadData2[20]~203_combout  & \instruction_memory_inst|memoria_ROM~19_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[20]~203_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[20]~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[20]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[20]~205 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[20]~205 .lut_mask = 64'h000F000FAA0FAA0F;
defparam \reg_file_inst|ReadData2[20]~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y42_N6
cyclonev_lcell_comb \reg_file_inst|ReadData2[20]~211 (
// Equation(s):
// \reg_file_inst|ReadData2[20]~211_combout  = ( \reg_file_inst|ReadData2[20]~205_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & ((!\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[20]~210_combout )) # 
// (\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[20]~202_combout ))))) # (\reg_file_inst|ReadData2[4]~6_combout  & (((!\reg_file_inst|ReadData2[4]~7_combout )))) ) ) # ( !\reg_file_inst|ReadData2[20]~205_combout  & ( 
// (!\reg_file_inst|ReadData2[4]~6_combout  & ((!\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[20]~210_combout )) # (\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[20]~202_combout ))))) ) )

	.dataa(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datab(!\reg_file_inst|ReadData2[20]~210_combout ),
	.datac(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datad(!\reg_file_inst|ReadData2[20]~202_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[20]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[20]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[20]~211 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[20]~211 .lut_mask = 64'h202A202A707A707A;
defparam \reg_file_inst|ReadData2[20]~211 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y37_N17
dffeas \reg_file_inst|regs[12][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y37_N50
dffeas \reg_file_inst|regs[14][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N26
dffeas \reg_file_inst|regs[13][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y37_N21
cyclonev_lcell_comb \reg_file_inst|ReadData2[19]~192 (
// Equation(s):
// \reg_file_inst|ReadData2[19]~192_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[12][19]~q )) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|regs[14][19]~q ))) ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( (\reg_file_inst|regs[13][19]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) )

	.dataa(!\reg_file_inst|regs[12][19]~q ),
	.datab(!\reg_file_inst|regs[14][19]~q ),
	.datac(!\reg_file_inst|regs[13][19]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[19]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[19]~192 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[19]~192 .lut_mask = 64'h0F000F0055335533;
defparam \reg_file_inst|ReadData2[19]~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y38_N11
dffeas \reg_file_inst|regs[1][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y38_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[19]~193 (
// Equation(s):
// \reg_file_inst|ReadData2[19]~193_combout  = ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( (\reg_file_inst|regs[1][19]~q  & !\instruction_memory_inst|memoria_ROM~14_combout ) ) )

	.dataa(!\reg_file_inst|regs[1][19]~q ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[19]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[19]~193 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[19]~193 .lut_mask = 64'h5050505000000000;
defparam \reg_file_inst|ReadData2[19]~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y38_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[19]~194 (
// Equation(s):
// \reg_file_inst|ReadData2[19]~194_combout  = ( \reg_file_inst|ReadData2[19]~193_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|ReadData2[19]~192_combout )) ) ) # ( !\reg_file_inst|ReadData2[19]~193_combout  & ( (\reg_file_inst|ReadData2[19]~192_combout  & \instruction_memory_inst|memoria_ROM~19_combout ) ) )

	.dataa(!\reg_file_inst|ReadData2[19]~192_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[19]~193_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[19]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[19]~194 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[19]~194 .lut_mask = 64'h11111111D1D1D1D1;
defparam \reg_file_inst|ReadData2[19]~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N24
cyclonev_lcell_comb \reg_file_inst|regs[18][19]~feeder (
// Equation(s):
// \reg_file_inst|regs[18][19]~feeder_combout  = ( \Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[18][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[18][19]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[18][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[18][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y43_N25
dffeas \reg_file_inst|regs[18][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[18][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N18
cyclonev_lcell_comb \reg_file_inst|regs[30][19]~feeder (
// Equation(s):
// \reg_file_inst|regs[30][19]~feeder_combout  = ( \Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[30][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[30][19]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[30][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[30][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y43_N20
dffeas \reg_file_inst|regs[30][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[30][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y41_N13
dffeas \reg_file_inst|regs[22][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y43_N8
dffeas \reg_file_inst|regs[26][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y43_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[19]~197 (
// Equation(s):
// \reg_file_inst|ReadData2[19]~197_combout  = ( \reg_file_inst|regs[22][19]~q  & ( \reg_file_inst|regs[26][19]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (((\instruction_memory_inst|memoria_ROM~19_combout )) # (\reg_file_inst|regs[18][19]~q 
// ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[30][19]~q )))) ) ) ) # ( !\reg_file_inst|regs[22][19]~q  & ( \reg_file_inst|regs[26][19]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & (((\instruction_memory_inst|memoria_ROM~19_combout )) # (\reg_file_inst|regs[18][19]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((\instruction_memory_inst|memoria_ROM~19_combout  & 
// \reg_file_inst|regs[30][19]~q )))) ) ) ) # ( \reg_file_inst|regs[22][19]~q  & ( !\reg_file_inst|regs[26][19]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[18][19]~q  & (!\instruction_memory_inst|memoria_ROM~19_combout 
// ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[30][19]~q )))) ) ) ) # ( !\reg_file_inst|regs[22][19]~q  & ( !\reg_file_inst|regs[26][19]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[18][19]~q  & (!\instruction_memory_inst|memoria_ROM~19_combout ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((\instruction_memory_inst|memoria_ROM~19_combout  & 
// \reg_file_inst|regs[30][19]~q )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\reg_file_inst|regs[18][19]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[30][19]~q ),
	.datae(!\reg_file_inst|regs[22][19]~q ),
	.dataf(!\reg_file_inst|regs[26][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[19]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[19]~197 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[19]~197 .lut_mask = 64'h202570752A2F7A7F;
defparam \reg_file_inst|ReadData2[19]~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y37_N24
cyclonev_lcell_comb \reg_file_inst|regs[17][19]~feeder (
// Equation(s):
// \reg_file_inst|regs[17][19]~feeder_combout  = ( \Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[17][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[17][19]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[17][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[17][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y37_N26
dffeas \reg_file_inst|regs[17][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[17][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N50
dffeas \reg_file_inst|regs[25][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y38_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[19]~196 (
// Equation(s):
// \reg_file_inst|ReadData2[19]~196_combout  = ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[25][19]~q  & ( (\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[17][19]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[25][19]~q  & ( (\reg_file_inst|regs[17][19]~q  & !\instruction_memory_inst|memoria_ROM~19_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[17][19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|regs[25][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[19]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[19]~196 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[19]~196 .lut_mask = 64'h5500000055FF0000;
defparam \reg_file_inst|ReadData2[19]~196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y41_N47
dffeas \reg_file_inst|regs[31][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N27
cyclonev_lcell_comb \reg_file_inst|ReadData2[19]~198 (
// Equation(s):
// \reg_file_inst|ReadData2[19]~198_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\reg_file_inst|regs[31][19]~q  & \instruction_memory_inst|memoria_ROM~19_combout ) ) )

	.dataa(!\reg_file_inst|regs[31][19]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[19]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[19]~198 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[19]~198 .lut_mask = 64'h0000111100001111;
defparam \reg_file_inst|ReadData2[19]~198 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y41_N38
dffeas \reg_file_inst|regs[20][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y41_N53
dffeas \reg_file_inst|regs[16][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y39_N26
dffeas \reg_file_inst|regs[24][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y41_N32
dffeas \reg_file_inst|regs[28][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N33
cyclonev_lcell_comb \reg_file_inst|ReadData2[19]~195 (
// Equation(s):
// \reg_file_inst|ReadData2[19]~195_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[28][19]~q  & ( (\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[20][19]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[28][19]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[16][19]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|regs[24][19]~q ))) ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[28][19]~q  & ( (\reg_file_inst|regs[20][19]~q  & !\instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[28][19]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[16][19]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|regs[24][19]~q ))) ) ) )

	.dataa(!\reg_file_inst|regs[20][19]~q ),
	.datab(!\reg_file_inst|regs[16][19]~q ),
	.datac(!\reg_file_inst|regs[24][19]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|regs[28][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[19]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[19]~195 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[19]~195 .lut_mask = 64'h330F5500330F55FF;
defparam \reg_file_inst|ReadData2[19]~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[19]~199 (
// Equation(s):
// \reg_file_inst|ReadData2[19]~199_combout  = ( \reg_file_inst|ReadData2[19]~198_combout  & ( \reg_file_inst|ReadData2[19]~195_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (((\instruction_memory_inst|memoria_ROM~14_combout ) # 
// (\reg_file_inst|ReadData2[19]~196_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout )) # (\reg_file_inst|ReadData2[19]~197_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[19]~198_combout 
//  & ( \reg_file_inst|ReadData2[19]~195_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (((\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|ReadData2[19]~196_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[19]~197_combout  & ((\instruction_memory_inst|memoria_ROM~14_combout )))) ) ) ) # ( \reg_file_inst|ReadData2[19]~198_combout  & ( !\reg_file_inst|ReadData2[19]~195_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & (((\reg_file_inst|ReadData2[19]~196_combout  & !\instruction_memory_inst|memoria_ROM~14_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~14_combout )) # (\reg_file_inst|ReadData2[19]~197_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[19]~198_combout  & ( !\reg_file_inst|ReadData2[19]~195_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & (((\reg_file_inst|ReadData2[19]~196_combout  & !\instruction_memory_inst|memoria_ROM~14_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[19]~197_combout  & 
// ((\instruction_memory_inst|memoria_ROM~14_combout )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\reg_file_inst|ReadData2[19]~197_combout ),
	.datac(!\reg_file_inst|ReadData2[19]~196_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(!\reg_file_inst|ReadData2[19]~198_combout ),
	.dataf(!\reg_file_inst|ReadData2[19]~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[19]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[19]~199 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[19]~199 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \reg_file_inst|ReadData2[19]~199 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y38_N29
dffeas \reg_file_inst|regs[8][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N40
dffeas \reg_file_inst|regs[9][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y40_N39
cyclonev_lcell_comb \reg_file_inst|ReadData2[19]~200 (
// Equation(s):
// \reg_file_inst|ReadData2[19]~200_combout  = ( \reg_file_inst|regs[11][19]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[9][19]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[8][19]~q )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (!\instruction_memory_inst|memoria_ROM~14_combout )) ) ) # ( !\reg_file_inst|regs[11][19]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[9][19]~q ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[8][19]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\reg_file_inst|regs[8][19]~q ),
	.datad(!\reg_file_inst|regs[9][19]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[11][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[19]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[19]~200 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[19]~200 .lut_mask = 64'h028A028A46CE46CE;
defparam \reg_file_inst|ReadData2[19]~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y41_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[19]~201 (
// Equation(s):
// \reg_file_inst|ReadData2[19]~201_combout  = ( \reg_file_inst|ReadData2[4]~6_combout  & ( (\reg_file_inst|ReadData2[19]~194_combout  & !\reg_file_inst|ReadData2[4]~7_combout ) ) ) # ( !\reg_file_inst|ReadData2[4]~6_combout  & ( 
// (!\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[19]~199_combout )) # (\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[19]~200_combout ))) ) )

	.dataa(!\reg_file_inst|ReadData2[19]~194_combout ),
	.datab(!\reg_file_inst|ReadData2[19]~199_combout ),
	.datac(!\reg_file_inst|ReadData2[19]~200_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[19]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[19]~201 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[19]~201 .lut_mask = 64'h330F330F55005500;
defparam \reg_file_inst|ReadData2[19]~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y41_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~243 (
// Equation(s):
// \data_memory_inst|ram_memory~243_combout  = ( \reg_file_inst|ReadData2[19]~201_combout  & ( (\rtl~1_combout ) # (\data_memory_inst|ram_memory~243_combout ) ) ) # ( !\reg_file_inst|ReadData2[19]~201_combout  & ( (\data_memory_inst|ram_memory~243_combout  & 
// !\rtl~1_combout ) ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~243_combout ),
	.datac(gnd),
	.datad(!\rtl~1_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[19]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~243 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~243 .lut_mask = 64'h3300330033FF33FF;
defparam \data_memory_inst|ram_memory~243 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y41_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~211 (
// Equation(s):
// \data_memory_inst|ram_memory~211_combout  = ( \reg_file_inst|ReadData2[19]~201_combout  & ( (\rtl~3_combout ) # (\data_memory_inst|ram_memory~211_combout ) ) ) # ( !\reg_file_inst|ReadData2[19]~201_combout  & ( (\data_memory_inst|ram_memory~211_combout  & 
// !\rtl~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~211_combout ),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[19]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~211 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~211 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~211 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y41_N48
cyclonev_lcell_comb \data_memory_inst|ram_memory~51 (
// Equation(s):
// \data_memory_inst|ram_memory~51_combout  = ( \reg_file_inst|ReadData2[19]~201_combout  & ( (\data_memory_inst|ram_memory~51_combout ) # (\rtl~4_combout ) ) ) # ( !\reg_file_inst|ReadData2[19]~201_combout  & ( (!\rtl~4_combout  & 
// \data_memory_inst|ram_memory~51_combout ) ) )

	.dataa(gnd),
	.datab(!\rtl~4_combout ),
	.datac(!\data_memory_inst|ram_memory~51_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[19]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~51 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~51 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \data_memory_inst|ram_memory~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y41_N21
cyclonev_lcell_comb \data_memory_inst|ram_memory~83 (
// Equation(s):
// \data_memory_inst|ram_memory~83_combout  = ( \rtl~7_combout  & ( \reg_file_inst|ReadData2[19]~201_combout  ) ) # ( !\rtl~7_combout  & ( \data_memory_inst|ram_memory~83_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[19]~201_combout ),
	.datad(!\data_memory_inst|ram_memory~83_combout ),
	.datae(gnd),
	.dataf(!\rtl~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~83 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~83 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \data_memory_inst|ram_memory~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y41_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~115 (
// Equation(s):
// \data_memory_inst|ram_memory~115_combout  = ( \reg_file_inst|ReadData2[19]~201_combout  & ( (\rtl~5_combout ) # (\data_memory_inst|ram_memory~115_combout ) ) ) # ( !\reg_file_inst|ReadData2[19]~201_combout  & ( (\data_memory_inst|ram_memory~115_combout  & 
// !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~115_combout ),
	.datac(!\rtl~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[19]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~115 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~115 .lut_mask = 64'h303030303F3F3F3F;
defparam \data_memory_inst|ram_memory~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y41_N9
cyclonev_lcell_comb \data_memory_inst|ram_memory~19 (
// Equation(s):
// \data_memory_inst|ram_memory~19_combout  = ( \reg_file_inst|ReadData2[19]~201_combout  & ( (\data_memory_inst|ram_memory~19_combout ) # (\rtl~6_combout ) ) ) # ( !\reg_file_inst|ReadData2[19]~201_combout  & ( (!\rtl~6_combout  & 
// \data_memory_inst|ram_memory~19_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~6_combout ),
	.datad(!\data_memory_inst|ram_memory~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[19]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~19 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~19 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y41_N12
cyclonev_lcell_comb \data_memory_inst|ram_memory~460 (
// Equation(s):
// \data_memory_inst|ram_memory~460_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~19_combout )))) # (\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~51_combout 
// )))) # (\alu_inst|Add0~9_sumout  & ((((\alu_inst|Add0~1_sumout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~83_combout )) # (\alu_inst|Add0~1_sumout  & 
// ((\data_memory_inst|ram_memory~115_combout ))))) # (\alu_inst|Add0~9_sumout  & (((\alu_inst|Add0~1_sumout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~51_combout ),
	.datab(!\alu_inst|Add0~9_sumout ),
	.datac(!\data_memory_inst|ram_memory~83_combout ),
	.datad(!\alu_inst|Add0~1_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~115_combout ),
	.datag(!\data_memory_inst|ram_memory~19_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~460_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~460 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~460 .lut_mask = 64'h0C770C330C770CFF;
defparam \data_memory_inst|ram_memory~460 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y41_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~179 (
// Equation(s):
// \data_memory_inst|ram_memory~179_combout  = ( \reg_file_inst|ReadData2[19]~201_combout  & ( (\data_memory_inst|ram_memory~179_combout ) # (\rtl~0_combout ) ) ) # ( !\reg_file_inst|ReadData2[19]~201_combout  & ( (!\rtl~0_combout  & 
// \data_memory_inst|ram_memory~179_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~0_combout ),
	.datad(!\data_memory_inst|ram_memory~179_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[19]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~179 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~179 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y41_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~147 (
// Equation(s):
// \data_memory_inst|ram_memory~147_combout  = ( \reg_file_inst|ReadData2[19]~201_combout  & ( (\rtl~2_combout ) # (\data_memory_inst|ram_memory~147_combout ) ) ) # ( !\reg_file_inst|ReadData2[19]~201_combout  & ( (\data_memory_inst|ram_memory~147_combout  & 
// !\rtl~2_combout ) ) )

	.dataa(!\data_memory_inst|ram_memory~147_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~2_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[19]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~147 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~147 .lut_mask = 64'h5500550055FF55FF;
defparam \data_memory_inst|ram_memory~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y41_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~332 (
// Equation(s):
// \data_memory_inst|ram_memory~332_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~460_combout ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~460_combout  & 
// (\data_memory_inst|ram_memory~147_combout )) # (\data_memory_inst|ram_memory~460_combout  & ((\data_memory_inst|ram_memory~179_combout )))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~460_combout 
// ))))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~460_combout  & (((\data_memory_inst|ram_memory~211_combout )))) # (\data_memory_inst|ram_memory~460_combout  & (\data_memory_inst|ram_memory~243_combout )))) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\data_memory_inst|ram_memory~243_combout ),
	.datac(!\data_memory_inst|ram_memory~211_combout ),
	.datad(!\data_memory_inst|ram_memory~460_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~179_combout ),
	.datag(!\data_memory_inst|ram_memory~147_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~332 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~332 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \data_memory_inst|ram_memory~332 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y39_N50
dffeas \reg_file_inst|regs[28][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N29
dffeas \reg_file_inst|regs[20][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N35
dffeas \reg_file_inst|regs[16][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y39_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[18]~185 (
// Equation(s):
// \reg_file_inst|ReadData2[18]~185_combout  = ( \reg_file_inst|regs[20][18]~q  & ( \reg_file_inst|regs[16][18]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout ) # ((!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[24][18]~q 
// )) # (\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[28][18]~q )))) ) ) ) # ( !\reg_file_inst|regs[20][18]~q  & ( \reg_file_inst|regs[16][18]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~19_combout )) # (\reg_file_inst|regs[24][18]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|regs[28][18]~q )))) ) ) ) # ( 
// \reg_file_inst|regs[20][18]~q  & ( !\reg_file_inst|regs[16][18]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[24][18]~q  & (\instruction_memory_inst|memoria_ROM~19_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[28][18]~q )))) ) ) ) # ( !\reg_file_inst|regs[20][18]~q  & ( !\reg_file_inst|regs[16][18]~q  & ( 
// (\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[24][18]~q )) # (\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[28][18]~q ))))) ) ) )

	.dataa(!\reg_file_inst|regs[24][18]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[28][18]~q ),
	.datae(!\reg_file_inst|regs[20][18]~q ),
	.dataf(!\reg_file_inst|regs[16][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[18]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[18]~185 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[18]~185 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_file_inst|ReadData2[18]~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y36_N42
cyclonev_lcell_comb \reg_file_inst|regs[25][18]~feeder (
// Equation(s):
// \reg_file_inst|regs[25][18]~feeder_combout  = ( \Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[25][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[25][18]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[25][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[25][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y36_N44
dffeas \reg_file_inst|regs[25][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[25][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y36_N51
cyclonev_lcell_comb \reg_file_inst|regs[17][18]~feeder (
// Equation(s):
// \reg_file_inst|regs[17][18]~feeder_combout  = ( \Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[17][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[17][18]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[17][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[17][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y36_N53
dffeas \reg_file_inst|regs[17][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[17][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y36_N0
cyclonev_lcell_comb \reg_file_inst|ReadData2[18]~186 (
// Equation(s):
// \reg_file_inst|ReadData2[18]~186_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[25][18]~q ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[17][18]~q ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\reg_file_inst|regs[25][18]~q ),
	.datac(gnd),
	.datad(!\reg_file_inst|regs[17][18]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[18]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[18]~186 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[18]~186 .lut_mask = 64'h00AA222200AA2222;
defparam \reg_file_inst|ReadData2[18]~186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y37_N41
dffeas \reg_file_inst|regs[30][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y37_N48
cyclonev_lcell_comb \reg_file_inst|regs[26][18]~feeder (
// Equation(s):
// \reg_file_inst|regs[26][18]~feeder_combout  = ( \Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[26][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[26][18]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[26][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[26][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y37_N50
dffeas \reg_file_inst|regs[26][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[26][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y37_N9
cyclonev_lcell_comb \reg_file_inst|regs[18][18]~feeder (
// Equation(s):
// \reg_file_inst|regs[18][18]~feeder_combout  = ( \Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[18][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[18][18]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[18][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[18][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y37_N10
dffeas \reg_file_inst|regs[18][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[18][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y36_N39
cyclonev_lcell_comb \reg_file_inst|regs[22][18]~feeder (
// Equation(s):
// \reg_file_inst|regs[22][18]~feeder_combout  = ( \Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[22][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[22][18]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[22][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[22][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y36_N40
dffeas \reg_file_inst|regs[22][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[22][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y37_N36
cyclonev_lcell_comb \reg_file_inst|ReadData2[18]~187 (
// Equation(s):
// \reg_file_inst|ReadData2[18]~187_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[30][18]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( 
// \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[22][18]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~19_combout  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[26][18]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[18][18]~q  ) ) )

	.dataa(!\reg_file_inst|regs[30][18]~q ),
	.datab(!\reg_file_inst|regs[26][18]~q ),
	.datac(!\reg_file_inst|regs[18][18]~q ),
	.datad(!\reg_file_inst|regs[22][18]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[18]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[18]~187 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[18]~187 .lut_mask = 64'h0F0F333300FF5555;
defparam \reg_file_inst|ReadData2[18]~187 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y37_N11
dffeas \reg_file_inst|regs[31][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y37_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[18]~188 (
// Equation(s):
// \reg_file_inst|ReadData2[18]~188_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\reg_file_inst|regs[31][18]~q  & \instruction_memory_inst|memoria_ROM~19_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[31][18]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[18]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[18]~188 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[18]~188 .lut_mask = 64'h0000000003030303;
defparam \reg_file_inst|ReadData2[18]~188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y37_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[18]~189 (
// Equation(s):
// \reg_file_inst|ReadData2[18]~189_combout  = ( \reg_file_inst|ReadData2[18]~187_combout  & ( \reg_file_inst|ReadData2[18]~188_combout  & ( ((!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|ReadData2[18]~186_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[18]~185_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( !\reg_file_inst|ReadData2[18]~187_combout  & ( \reg_file_inst|ReadData2[18]~188_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (((\reg_file_inst|ReadData2[18]~186_combout ) # (\instruction_memory_inst|memoria_ROM~15_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[18]~185_combout  & 
// (!\instruction_memory_inst|memoria_ROM~15_combout ))) ) ) ) # ( \reg_file_inst|ReadData2[18]~187_combout  & ( !\reg_file_inst|ReadData2[18]~188_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|ReadData2[18]~186_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (((\instruction_memory_inst|memoria_ROM~15_combout )) # (\reg_file_inst|ReadData2[18]~185_combout 
// ))) ) ) ) # ( !\reg_file_inst|ReadData2[18]~187_combout  & ( !\reg_file_inst|ReadData2[18]~188_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & 
// ((\reg_file_inst|ReadData2[18]~186_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[18]~185_combout )))) ) ) )

	.dataa(!\reg_file_inst|ReadData2[18]~185_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|ReadData2[18]~186_combout ),
	.datae(!\reg_file_inst|ReadData2[18]~187_combout ),
	.dataf(!\reg_file_inst|ReadData2[18]~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[18]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[18]~189 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[18]~189 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \reg_file_inst|ReadData2[18]~189 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y37_N37
dffeas \reg_file_inst|regs[9][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y34_N56
dffeas \reg_file_inst|regs[11][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y34_N20
dffeas \reg_file_inst|regs[8][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y34_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[18]~190 (
// Equation(s):
// \reg_file_inst|ReadData2[18]~190_combout  = ( \reg_file_inst|regs[11][18]~q  & ( \reg_file_inst|regs[8][18]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[9][18]~q ) # (\instruction_memory_inst|memoria_ROM~15_combout ))) 
// # (\instruction_memory_inst|memoria_ROM~14_combout  & (!\instruction_memory_inst|memoria_ROM~15_combout )) ) ) ) # ( !\reg_file_inst|regs[11][18]~q  & ( \reg_file_inst|regs[8][18]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|regs[9][18]~q ) # (\instruction_memory_inst|memoria_ROM~14_combout ))) ) ) ) # ( \reg_file_inst|regs[11][18]~q  & ( !\reg_file_inst|regs[8][18]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[9][18]~q ) # 
// (\instruction_memory_inst|memoria_ROM~15_combout ))) ) ) ) # ( !\reg_file_inst|regs[11][18]~q  & ( !\reg_file_inst|regs[8][18]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// \reg_file_inst|regs[9][18]~q )) ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|regs[9][18]~q ),
	.datae(!\reg_file_inst|regs[11][18]~q ),
	.dataf(!\reg_file_inst|regs[8][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[18]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[18]~190 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[18]~190 .lut_mask = 64'h00C00CCC30F03CFC;
defparam \reg_file_inst|ReadData2[18]~190 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y37_N29
dffeas \reg_file_inst|regs[13][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N2
dffeas \reg_file_inst|regs[14][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N14
dffeas \reg_file_inst|regs[12][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y37_N0
cyclonev_lcell_comb \reg_file_inst|ReadData2[18]~182 (
// Equation(s):
// \reg_file_inst|ReadData2[18]~182_combout  = ( \reg_file_inst|regs[12][18]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (((\reg_file_inst|regs[13][18]~q )) # (\instruction_memory_inst|memoria_ROM~14_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[14][18]~q )))) ) ) # ( !\reg_file_inst|regs[12][18]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[13][18]~q ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[14][18]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\reg_file_inst|regs[13][18]~q ),
	.datad(!\reg_file_inst|regs[14][18]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[12][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[18]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[18]~182 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[18]~182 .lut_mask = 64'h081908192A3B2A3B;
defparam \reg_file_inst|ReadData2[18]~182 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y37_N38
dffeas \reg_file_inst|regs[1][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y37_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[18]~183 (
// Equation(s):
// \reg_file_inst|ReadData2[18]~183_combout  = ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( (\reg_file_inst|regs[1][18]~q  & !\instruction_memory_inst|memoria_ROM~14_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[1][18]~q ),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[18]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[18]~183 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[18]~183 .lut_mask = 64'h3300000033000000;
defparam \reg_file_inst|ReadData2[18]~183 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y37_N48
cyclonev_lcell_comb \reg_file_inst|ReadData2[18]~184 (
// Equation(s):
// \reg_file_inst|ReadData2[18]~184_combout  = ( \reg_file_inst|ReadData2[18]~183_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (!\instruction_memory_inst|memoria_ROM~18_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|ReadData2[18]~182_combout ))) ) ) # ( !\reg_file_inst|ReadData2[18]~183_combout  & ( (\reg_file_inst|ReadData2[18]~182_combout  & \instruction_memory_inst|memoria_ROM~19_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[18]~182_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[18]~183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[18]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[18]~184 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[18]~184 .lut_mask = 64'h000F000FAA0FAA0F;
defparam \reg_file_inst|ReadData2[18]~184 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y37_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[18]~191 (
// Equation(s):
// \reg_file_inst|ReadData2[18]~191_combout  = ( \reg_file_inst|ReadData2[4]~7_combout  & ( \reg_file_inst|ReadData2[18]~184_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & \reg_file_inst|ReadData2[18]~190_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData2[4]~7_combout  & ( \reg_file_inst|ReadData2[18]~184_combout  & ( (\reg_file_inst|ReadData2[4]~6_combout ) # (\reg_file_inst|ReadData2[18]~189_combout ) ) ) ) # ( \reg_file_inst|ReadData2[4]~7_combout  & ( 
// !\reg_file_inst|ReadData2[18]~184_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & \reg_file_inst|ReadData2[18]~190_combout ) ) ) ) # ( !\reg_file_inst|ReadData2[4]~7_combout  & ( !\reg_file_inst|ReadData2[18]~184_combout  & ( 
// (\reg_file_inst|ReadData2[18]~189_combout  & !\reg_file_inst|ReadData2[4]~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[18]~189_combout ),
	.datac(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datad(!\reg_file_inst|ReadData2[18]~190_combout ),
	.datae(!\reg_file_inst|ReadData2[4]~7_combout ),
	.dataf(!\reg_file_inst|ReadData2[18]~184_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[18]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[18]~191 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[18]~191 .lut_mask = 64'h303000F03F3F00F0;
defparam \reg_file_inst|ReadData2[18]~191 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N33
cyclonev_lcell_comb \reg_file_inst|regs[8][17]~feeder (
// Equation(s):
// \reg_file_inst|regs[8][17]~feeder_combout  = ( \Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[8][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[8][17]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[8][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[8][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y37_N35
dffeas \reg_file_inst|regs[8][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N12
cyclonev_lcell_comb \reg_file_inst|regs[9][17]~feeder (
// Equation(s):
// \reg_file_inst|regs[9][17]~feeder_combout  = ( \Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[9][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[9][17]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[9][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[9][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y37_N14
dffeas \reg_file_inst|regs[9][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[9][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N6
cyclonev_lcell_comb \reg_file_inst|ReadData1[17]~180 (
// Equation(s):
// \reg_file_inst|ReadData1[17]~180_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[11][17]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~21_combout  & ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[9][17]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[8][17]~q  ) ) )

	.dataa(!\reg_file_inst|regs[8][17]~q ),
	.datab(!\reg_file_inst|regs[9][17]~q ),
	.datac(!\reg_file_inst|regs[11][17]~q ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[17]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[17]~180 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[17]~180 .lut_mask = 64'h5555333300000F0F;
defparam \reg_file_inst|ReadData1[17]~180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y36_N29
dffeas \reg_file_inst|regs[13][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y37_N48
cyclonev_lcell_comb \reg_file_inst|regs[14][17]~feeder (
// Equation(s):
// \reg_file_inst|regs[14][17]~feeder_combout  = ( \Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[14][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[14][17]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[14][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[14][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y37_N50
dffeas \reg_file_inst|regs[14][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[14][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y36_N59
dffeas \reg_file_inst|regs[12][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y36_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[17]~172 (
// Equation(s):
// \reg_file_inst|ReadData1[17]~172_combout  = ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[14][17]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~21_combout  & ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[13][17]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[12][17]~q  ) ) )

	.dataa(!\reg_file_inst|regs[13][17]~q ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[14][17]~q ),
	.datad(!\reg_file_inst|regs[12][17]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[17]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[17]~172 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[17]~172 .lut_mask = 64'h00FF55550F0F0000;
defparam \reg_file_inst|ReadData1[17]~172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y37_N23
dffeas \reg_file_inst|regs[1][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y37_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[17]~173 (
// Equation(s):
// \reg_file_inst|ReadData1[17]~173_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( (\reg_file_inst|regs[1][17]~q  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[1][17]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[17]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[17]~173 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[17]~173 .lut_mask = 64'h000000000F000F00;
defparam \reg_file_inst|ReadData1[17]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y37_N30
cyclonev_lcell_comb \reg_file_inst|ReadData1[17]~174 (
// Equation(s):
// \reg_file_inst|ReadData1[17]~174_combout  = ( \reg_file_inst|ReadData1[17]~173_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (!\instruction_memory_inst|memoria_ROM~23_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// ((\reg_file_inst|ReadData1[17]~172_combout ))) ) ) # ( !\reg_file_inst|ReadData1[17]~173_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|ReadData1[17]~172_combout ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|ReadData1[17]~172_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[17]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[17]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[17]~174 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[17]~174 .lut_mask = 64'h00330033C0F3C0F3;
defparam \reg_file_inst|ReadData1[17]~174 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y37_N23
dffeas \reg_file_inst|regs[30][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y37_N8
dffeas \reg_file_inst|regs[26][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y37_N54
cyclonev_lcell_comb \reg_file_inst|regs[22][17]~feeder (
// Equation(s):
// \reg_file_inst|regs[22][17]~feeder_combout  = ( \Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[22][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[22][17]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[22][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[22][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y37_N55
dffeas \reg_file_inst|regs[22][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[22][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y36_N52
dffeas \reg_file_inst|regs[18][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y37_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[17]~177 (
// Equation(s):
// \reg_file_inst|ReadData1[17]~177_combout  = ( \reg_file_inst|regs[18][17]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[26][17]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[30][17]~q )) ) ) ) # ( !\reg_file_inst|regs[18][17]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & 
// ((\reg_file_inst|regs[26][17]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[30][17]~q )) ) ) ) # ( \reg_file_inst|regs[18][17]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout ) # (\reg_file_inst|regs[22][17]~q ) ) ) ) # ( !\reg_file_inst|regs[18][17]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( (\instruction_memory_inst|memoria_ROM~23_combout  & 
// \reg_file_inst|regs[22][17]~q ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(!\reg_file_inst|regs[30][17]~q ),
	.datac(!\reg_file_inst|regs[26][17]~q ),
	.datad(!\reg_file_inst|regs[22][17]~q ),
	.datae(!\reg_file_inst|regs[18][17]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[17]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[17]~177 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[17]~177 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \reg_file_inst|ReadData1[17]~177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y37_N17
dffeas \reg_file_inst|regs[31][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y37_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[17]~178 (
// Equation(s):
// \reg_file_inst|ReadData1[17]~178_combout  = ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (\reg_file_inst|regs[31][17]~q  & \instruction_memory_inst|memoria_ROM~24_combout ) ) )

	.dataa(!\reg_file_inst|regs[31][17]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[17]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[17]~178 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[17]~178 .lut_mask = 64'h0000000011111111;
defparam \reg_file_inst|ReadData1[17]~178 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y39_N44
dffeas \reg_file_inst|regs[24][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y39_N17
dffeas \reg_file_inst|regs[28][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y39_N0
cyclonev_lcell_comb \reg_file_inst|regs[16][17]~feeder (
// Equation(s):
// \reg_file_inst|regs[16][17]~feeder_combout  = ( \Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[16][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[16][17]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[16][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[16][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y39_N2
dffeas \reg_file_inst|regs[16][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[16][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y39_N5
dffeas \reg_file_inst|regs[20][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y39_N45
cyclonev_lcell_comb \reg_file_inst|ReadData1[17]~175 (
// Equation(s):
// \reg_file_inst|ReadData1[17]~175_combout  = ( \reg_file_inst|regs[20][17]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[24][17]~q )) # 
// (\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[28][17]~q ))) ) ) ) # ( !\reg_file_inst|regs[20][17]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & 
// (\reg_file_inst|regs[24][17]~q )) # (\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[28][17]~q ))) ) ) ) # ( \reg_file_inst|regs[20][17]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (\instruction_memory_inst|memoria_ROM~23_combout ) # (\reg_file_inst|regs[16][17]~q ) ) ) ) # ( !\reg_file_inst|regs[20][17]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[16][17]~q  & 
// !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[24][17]~q ),
	.datab(!\reg_file_inst|regs[28][17]~q ),
	.datac(!\reg_file_inst|regs[16][17]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(!\reg_file_inst|regs[20][17]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[17]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[17]~175 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[17]~175 .lut_mask = 64'h0F000FFF55335533;
defparam \reg_file_inst|ReadData1[17]~175 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y38_N35
dffeas \reg_file_inst|regs[25][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y38_N44
dffeas \reg_file_inst|regs[17][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y38_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[17]~176 (
// Equation(s):
// \reg_file_inst|ReadData1[17]~176_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[25][17]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[17][17]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[25][17]~q ),
	.datad(!\reg_file_inst|regs[17][17]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[17]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[17]~176 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[17]~176 .lut_mask = 64'h00FF0F0F00000000;
defparam \reg_file_inst|ReadData1[17]~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y37_N54
cyclonev_lcell_comb \reg_file_inst|ReadData1[17]~179 (
// Equation(s):
// \reg_file_inst|ReadData1[17]~179_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|ReadData1[17]~176_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout ) # (\reg_file_inst|ReadData1[17]~178_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|ReadData1[17]~176_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[17]~175_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & 
// (\reg_file_inst|ReadData1[17]~177_combout )) ) ) ) # ( \instruction_memory_inst|memoria_ROM~21_combout  & ( !\reg_file_inst|ReadData1[17]~176_combout  & ( (\instruction_memory_inst|memoria_ROM~22_combout  & \reg_file_inst|ReadData1[17]~178_combout ) ) ) ) 
// # ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( !\reg_file_inst|ReadData1[17]~176_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[17]~175_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout 
//  & (\reg_file_inst|ReadData1[17]~177_combout )) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datab(!\reg_file_inst|ReadData1[17]~177_combout ),
	.datac(!\reg_file_inst|ReadData1[17]~178_combout ),
	.datad(!\reg_file_inst|ReadData1[17]~175_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.dataf(!\reg_file_inst|ReadData1[17]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[17]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[17]~179 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[17]~179 .lut_mask = 64'h11BB050511BBAFAF;
defparam \reg_file_inst|ReadData1[17]~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y37_N6
cyclonev_lcell_comb \reg_file_inst|ReadData1[17]~181 (
// Equation(s):
// \reg_file_inst|ReadData1[17]~181_combout  = ( \reg_file_inst|ReadData1[29]~5_combout  & ( \reg_file_inst|ReadData1[17]~179_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & \reg_file_inst|ReadData1[17]~174_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData1[29]~5_combout  & ( \reg_file_inst|ReadData1[17]~179_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout ) # (\reg_file_inst|ReadData1[17]~180_combout ) ) ) ) # ( \reg_file_inst|ReadData1[29]~5_combout  & ( 
// !\reg_file_inst|ReadData1[17]~179_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & \reg_file_inst|ReadData1[17]~174_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[29]~5_combout  & ( !\reg_file_inst|ReadData1[17]~179_combout  & ( 
// (\reg_file_inst|ReadData1[17]~180_combout  & \reg_file_inst|ReadData1[29]~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData1[17]~180_combout ),
	.datac(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datad(!\reg_file_inst|ReadData1[17]~174_combout ),
	.datae(!\reg_file_inst|ReadData1[29]~5_combout ),
	.dataf(!\reg_file_inst|ReadData1[17]~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[17]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[17]~181 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[17]~181 .lut_mask = 64'h030300F0F3F300F0;
defparam \reg_file_inst|ReadData1[17]~181 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y38_N4
dffeas \reg_file_inst|regs[1][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y38_N3
cyclonev_lcell_comb \reg_file_inst|ReadData2[16]~163 (
// Equation(s):
// \reg_file_inst|ReadData2[16]~163_combout  = ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|regs[1][16]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|regs[1][16]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[16]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[16]~163 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[16]~163 .lut_mask = 64'h00F000F000000000;
defparam \reg_file_inst|ReadData2[16]~163 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y40_N47
dffeas \reg_file_inst|regs[12][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N53
dffeas \reg_file_inst|regs[14][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N35
dffeas \reg_file_inst|regs[13][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y40_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[16]~162 (
// Equation(s):
// \reg_file_inst|ReadData2[16]~162_combout  = ( \reg_file_inst|regs[13][16]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (!\instruction_memory_inst|memoria_ROM~15_combout )) # (\instruction_memory_inst|memoria_ROM~14_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[12][16]~q )) # (\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[14][16]~q ))))) ) ) # ( !\reg_file_inst|regs[13][16]~q  & ( 
// (\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[12][16]~q )) # (\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[14][16]~q ))))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|regs[12][16]~q ),
	.datad(!\reg_file_inst|regs[14][16]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[13][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[16]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[16]~162 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[16]~162 .lut_mask = 64'h041504158C9D8C9D;
defparam \reg_file_inst|ReadData2[16]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y40_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[16]~164 (
// Equation(s):
// \reg_file_inst|ReadData2[16]~164_combout  = ( \reg_file_inst|ReadData2[16]~162_combout  & ( ((\reg_file_inst|ReadData2[16]~163_combout  & !\instruction_memory_inst|memoria_ROM~18_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) # ( 
// !\reg_file_inst|ReadData2[16]~162_combout  & ( (\reg_file_inst|ReadData2[16]~163_combout  & (!\instruction_memory_inst|memoria_ROM~18_combout  & !\instruction_memory_inst|memoria_ROM~19_combout )) ) )

	.dataa(!\reg_file_inst|ReadData2[16]~163_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[16]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[16]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[16]~164 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[16]~164 .lut_mask = 64'h5000500050FF50FF;
defparam \reg_file_inst|ReadData2[16]~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y40_N44
dffeas \reg_file_inst|regs[11][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y41_N2
dffeas \reg_file_inst|regs[9][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y41_N8
dffeas \reg_file_inst|regs[8][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y41_N54
cyclonev_lcell_comb \reg_file_inst|ReadData2[16]~170 (
// Equation(s):
// \reg_file_inst|ReadData2[16]~170_combout  = ( \reg_file_inst|regs[9][16]~q  & ( \reg_file_inst|regs[8][16]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout ) # ((\reg_file_inst|regs[11][16]~q  & !\instruction_memory_inst|memoria_ROM~14_combout )) 
// ) ) ) # ( !\reg_file_inst|regs[9][16]~q  & ( \reg_file_inst|regs[8][16]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[11][16]~q  & \instruction_memory_inst|memoria_ROM~15_combout )) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout ))) ) ) ) # ( \reg_file_inst|regs[9][16]~q  & ( !\reg_file_inst|regs[8][16]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|regs[11][16]~q ))) ) ) ) # ( !\reg_file_inst|regs[9][16]~q  & ( !\reg_file_inst|regs[8][16]~q  & ( (\reg_file_inst|regs[11][16]~q  & (!\instruction_memory_inst|memoria_ROM~14_combout  
// & \instruction_memory_inst|memoria_ROM~15_combout )) ) ) )

	.dataa(!\reg_file_inst|regs[11][16]~q ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(!\reg_file_inst|regs[9][16]~q ),
	.dataf(!\reg_file_inst|regs[8][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[16]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[16]~170 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[16]~170 .lut_mask = 64'h0050F0500F50FF50;
defparam \reg_file_inst|ReadData2[16]~170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y40_N56
dffeas \reg_file_inst|regs[30][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y37_N44
dffeas \reg_file_inst|regs[26][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y40_N49
dffeas \reg_file_inst|regs[22][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y37_N52
dffeas \reg_file_inst|regs[18][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y40_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[16]~167 (
// Equation(s):
// \reg_file_inst|ReadData2[16]~167_combout  = ( \reg_file_inst|regs[22][16]~q  & ( \reg_file_inst|regs[18][16]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout ) # ((!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[26][16]~q 
// ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[30][16]~q ))) ) ) ) # ( !\reg_file_inst|regs[22][16]~q  & ( \reg_file_inst|regs[18][16]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[26][16]~q )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[30][16]~q  & (\instruction_memory_inst|memoria_ROM~19_combout ))) ) ) ) # ( 
// \reg_file_inst|regs[22][16]~q  & ( !\reg_file_inst|regs[18][16]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (((\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|regs[26][16]~q )))) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout )) # (\reg_file_inst|regs[30][16]~q ))) ) ) ) # ( !\reg_file_inst|regs[22][16]~q  & ( !\reg_file_inst|regs[18][16]~q  & ( 
// (\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[26][16]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[30][16]~q )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\reg_file_inst|regs[30][16]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[26][16]~q ),
	.datae(!\reg_file_inst|regs[22][16]~q ),
	.dataf(!\reg_file_inst|regs[18][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[16]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[16]~167 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[16]~167 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \reg_file_inst|ReadData2[16]~167 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y41_N2
dffeas \reg_file_inst|regs[17][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y41_N14
dffeas \reg_file_inst|regs[25][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[16]~166 (
// Equation(s):
// \reg_file_inst|ReadData2[16]~166_combout  = ( \reg_file_inst|regs[25][16]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[17][16]~q ))) ) ) # ( 
// !\reg_file_inst|regs[25][16]~q  & ( (\reg_file_inst|regs[17][16]~q  & (!\instruction_memory_inst|memoria_ROM~18_combout  & !\instruction_memory_inst|memoria_ROM~19_combout )) ) )

	.dataa(!\reg_file_inst|regs[17][16]~q ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[25][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[16]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[16]~166 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[16]~166 .lut_mask = 64'h5000500050F050F0;
defparam \reg_file_inst|ReadData2[16]~166 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y40_N56
dffeas \reg_file_inst|regs[20][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y40_N57
cyclonev_lcell_comb \reg_file_inst|regs[16][16]~feeder (
// Equation(s):
// \reg_file_inst|regs[16][16]~feeder_combout  = ( \Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[16][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[16][16]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[16][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[16][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y40_N59
dffeas \reg_file_inst|regs[16][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[16][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y41_N42
cyclonev_lcell_comb \reg_file_inst|regs[28][16]~feeder (
// Equation(s):
// \reg_file_inst|regs[28][16]~feeder_combout  = ( \Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[28][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[28][16]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[28][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[28][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y41_N44
dffeas \reg_file_inst|regs[28][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[28][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N6
cyclonev_lcell_comb \reg_file_inst|ReadData2[16]~165 (
// Equation(s):
// \reg_file_inst|ReadData2[16]~165_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[28][16]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( 
// \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[24][16]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[20][16]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[16][16]~q  ) ) )

	.dataa(!\reg_file_inst|regs[20][16]~q ),
	.datab(!\reg_file_inst|regs[16][16]~q ),
	.datac(!\reg_file_inst|regs[24][16]~q ),
	.datad(!\reg_file_inst|regs[28][16]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[16]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[16]~165 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[16]~165 .lut_mask = 64'h333355550F0F00FF;
defparam \reg_file_inst|ReadData2[16]~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y40_N23
dffeas \reg_file_inst|regs[31][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y40_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[16]~168 (
// Equation(s):
// \reg_file_inst|ReadData2[16]~168_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|regs[31][16]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[31][16]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[16]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[16]~168 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[16]~168 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData2[16]~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y40_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[16]~169 (
// Equation(s):
// \reg_file_inst|ReadData2[16]~169_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|ReadData2[16]~168_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[16]~165_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[16]~167_combout )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|ReadData2[16]~168_combout  & ( (\instruction_memory_inst|memoria_ROM~15_combout 
// ) # (\reg_file_inst|ReadData2[16]~166_combout ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|ReadData2[16]~168_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[16]~165_combout 
// ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[16]~167_combout )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|ReadData2[16]~168_combout  & ( (\reg_file_inst|ReadData2[16]~166_combout 
//  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) ) )

	.dataa(!\reg_file_inst|ReadData2[16]~167_combout ),
	.datab(!\reg_file_inst|ReadData2[16]~166_combout ),
	.datac(!\reg_file_inst|ReadData2[16]~165_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.dataf(!\reg_file_inst|ReadData2[16]~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[16]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[16]~169 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[16]~169 .lut_mask = 64'h33000F5533FF0F55;
defparam \reg_file_inst|ReadData2[16]~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y40_N48
cyclonev_lcell_comb \reg_file_inst|ReadData2[16]~171 (
// Equation(s):
// \reg_file_inst|ReadData2[16]~171_combout  = ( \reg_file_inst|ReadData2[16]~169_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & (((!\reg_file_inst|ReadData2[4]~7_combout ) # (\reg_file_inst|ReadData2[16]~170_combout )))) # 
// (\reg_file_inst|ReadData2[4]~6_combout  & (\reg_file_inst|ReadData2[16]~164_combout  & ((!\reg_file_inst|ReadData2[4]~7_combout )))) ) ) # ( !\reg_file_inst|ReadData2[16]~169_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & 
// (((\reg_file_inst|ReadData2[16]~170_combout  & \reg_file_inst|ReadData2[4]~7_combout )))) # (\reg_file_inst|ReadData2[4]~6_combout  & (\reg_file_inst|ReadData2[16]~164_combout  & ((!\reg_file_inst|ReadData2[4]~7_combout )))) ) )

	.dataa(!\reg_file_inst|ReadData2[16]~164_combout ),
	.datab(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datac(!\reg_file_inst|ReadData2[16]~170_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[16]~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[16]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[16]~171 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[16]~171 .lut_mask = 64'h110C110CDD0CDD0C;
defparam \reg_file_inst|ReadData2[16]~171 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y41_N35
dffeas \reg_file_inst|regs[8][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y41_N19
dffeas \reg_file_inst|regs[9][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y39_N14
dffeas \reg_file_inst|regs[11][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y44_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[15]~160 (
// Equation(s):
// \reg_file_inst|ReadData1[15]~160_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[11][15]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// \instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[9][15]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[8][15]~q  ) ) )

	.dataa(!\reg_file_inst|regs[8][15]~q ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[9][15]~q ),
	.datad(!\reg_file_inst|regs[11][15]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[15]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[15]~160 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[15]~160 .lut_mask = 64'h555500000F0F00FF;
defparam \reg_file_inst|ReadData1[15]~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y44_N36
cyclonev_lcell_comb \reg_file_inst|ReadData1[15]~153 (
// Equation(s):
// \reg_file_inst|ReadData1[15]~153_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( (\reg_file_inst|regs[1][15]~q  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[1][15]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[15]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[15]~153 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[15]~153 .lut_mask = 64'h000000000F000F00;
defparam \reg_file_inst|ReadData1[15]~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y43_N56
dffeas \reg_file_inst|regs[14][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y43_N14
dffeas \reg_file_inst|regs[13][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y39_N2
dffeas \reg_file_inst|regs[12][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y43_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[15]~152 (
// Equation(s):
// \reg_file_inst|ReadData1[15]~152_combout  = ( \reg_file_inst|regs[12][15]~q  & ( \instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[14][15]~q  & !\instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( 
// !\reg_file_inst|regs[12][15]~q  & ( \instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[14][15]~q  & !\instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( \reg_file_inst|regs[12][15]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout ) # (\reg_file_inst|regs[13][15]~q ) ) ) ) # ( !\reg_file_inst|regs[12][15]~q  & ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// (\reg_file_inst|regs[13][15]~q  & \instruction_memory_inst|memoria_ROM~21_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[14][15]~q ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[13][15]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(!\reg_file_inst|regs[12][15]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[15]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[15]~152 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[15]~152 .lut_mask = 64'h000FFF0F55005500;
defparam \reg_file_inst|ReadData1[15]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y44_N0
cyclonev_lcell_comb \reg_file_inst|ReadData1[15]~154 (
// Equation(s):
// \reg_file_inst|ReadData1[15]~154_combout  = ( \reg_file_inst|ReadData1[15]~153_combout  & ( \reg_file_inst|ReadData1[15]~152_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout ) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData1[15]~153_combout  & ( \reg_file_inst|ReadData1[15]~152_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  ) ) ) # ( \reg_file_inst|ReadData1[15]~153_combout  & ( !\reg_file_inst|ReadData1[15]~152_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout  & !\instruction_memory_inst|memoria_ROM~24_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(!\reg_file_inst|ReadData1[15]~153_combout ),
	.dataf(!\reg_file_inst|ReadData1[15]~152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[15]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[15]~154 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[15]~154 .lut_mask = 64'h0000F00000FFF0FF;
defparam \reg_file_inst|ReadData1[15]~154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y39_N35
dffeas \reg_file_inst|regs[22][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y44_N44
dffeas \reg_file_inst|regs[26][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y39_N17
dffeas \reg_file_inst|regs[30][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y39_N44
dffeas \reg_file_inst|regs[18][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y44_N45
cyclonev_lcell_comb \reg_file_inst|ReadData1[15]~157 (
// Equation(s):
// \reg_file_inst|ReadData1[15]~157_combout  = ( \reg_file_inst|regs[18][15]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[22][15]~q )) # 
// (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[30][15]~q ))) ) ) ) # ( !\reg_file_inst|regs[18][15]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & 
// (\reg_file_inst|regs[22][15]~q )) # (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[30][15]~q ))) ) ) ) # ( \reg_file_inst|regs[18][15]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[26][15]~q ) ) ) ) # ( !\reg_file_inst|regs[18][15]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (\reg_file_inst|regs[26][15]~q  & 
// \instruction_memory_inst|memoria_ROM~24_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[22][15]~q ),
	.datab(!\reg_file_inst|regs[26][15]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|regs[30][15]~q ),
	.datae(!\reg_file_inst|regs[18][15]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[15]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[15]~157 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[15]~157 .lut_mask = 64'h0303F3F3505F505F;
defparam \reg_file_inst|ReadData1[15]~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y41_N10
dffeas \reg_file_inst|regs[31][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y44_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[15]~158 (
// Equation(s):
// \reg_file_inst|ReadData1[15]~158_combout  = ( \reg_file_inst|regs[31][15]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(!\reg_file_inst|regs[31][15]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[15]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[15]~158 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[15]~158 .lut_mask = 64'h00000000000000FF;
defparam \reg_file_inst|ReadData1[15]~158 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y41_N40
dffeas \reg_file_inst|regs[20][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y43_N17
dffeas \reg_file_inst|regs[24][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y41_N31
dffeas \reg_file_inst|regs[16][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y39_N8
dffeas \reg_file_inst|regs[28][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y43_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[15]~155 (
// Equation(s):
// \reg_file_inst|ReadData1[15]~155_combout  = ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[28][15]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[24][15]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~23_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[20][15]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~23_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[16][15]~q  ) ) )

	.dataa(!\reg_file_inst|regs[20][15]~q ),
	.datab(!\reg_file_inst|regs[24][15]~q ),
	.datac(!\reg_file_inst|regs[16][15]~q ),
	.datad(!\reg_file_inst|regs[28][15]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[15]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[15]~155 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[15]~155 .lut_mask = 64'h0F0F5555333300FF;
defparam \reg_file_inst|ReadData1[15]~155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y41_N17
dffeas \reg_file_inst|regs[17][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y39_N53
dffeas \reg_file_inst|regs[25][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y41_N12
cyclonev_lcell_comb \reg_file_inst|ReadData1[15]~156 (
// Equation(s):
// \reg_file_inst|ReadData1[15]~156_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[25][15]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (\reg_file_inst|regs[17][15]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[17][15]~q ),
	.datac(!\reg_file_inst|regs[25][15]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[15]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[15]~156 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[15]~156 .lut_mask = 64'h330033000F000F00;
defparam \reg_file_inst|ReadData1[15]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y44_N51
cyclonev_lcell_comb \reg_file_inst|ReadData1[15]~159 (
// Equation(s):
// \reg_file_inst|ReadData1[15]~159_combout  = ( \reg_file_inst|ReadData1[15]~155_combout  & ( \reg_file_inst|ReadData1[15]~156_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout ) # ((!\instruction_memory_inst|memoria_ROM~21_combout  & 
// (\reg_file_inst|ReadData1[15]~157_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[15]~158_combout )))) ) ) ) # ( !\reg_file_inst|ReadData1[15]~155_combout  & ( \reg_file_inst|ReadData1[15]~156_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & (((\instruction_memory_inst|memoria_ROM~21_combout )))) # (\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & 
// (\reg_file_inst|ReadData1[15]~157_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[15]~158_combout ))))) ) ) ) # ( \reg_file_inst|ReadData1[15]~155_combout  & ( !\reg_file_inst|ReadData1[15]~156_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & (((!\instruction_memory_inst|memoria_ROM~21_combout )))) # (\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & 
// (\reg_file_inst|ReadData1[15]~157_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[15]~158_combout ))))) ) ) ) # ( !\reg_file_inst|ReadData1[15]~155_combout  & ( !\reg_file_inst|ReadData1[15]~156_combout  & ( 
// (\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[15]~157_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[15]~158_combout ))))) ) 
// ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datab(!\reg_file_inst|ReadData1[15]~157_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\reg_file_inst|ReadData1[15]~158_combout ),
	.datae(!\reg_file_inst|ReadData1[15]~155_combout ),
	.dataf(!\reg_file_inst|ReadData1[15]~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[15]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[15]~159 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[15]~159 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \reg_file_inst|ReadData1[15]~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y44_N6
cyclonev_lcell_comb \reg_file_inst|ReadData1[15]~161 (
// Equation(s):
// \reg_file_inst|ReadData1[15]~161_combout  = ( \reg_file_inst|ReadData1[29]~6_combout  & ( \reg_file_inst|ReadData1[15]~159_combout  & ( (\reg_file_inst|ReadData1[15]~160_combout  & !\reg_file_inst|ReadData1[29]~5_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData1[29]~6_combout  & ( \reg_file_inst|ReadData1[15]~159_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout ) # (\reg_file_inst|ReadData1[15]~154_combout ) ) ) ) # ( \reg_file_inst|ReadData1[29]~6_combout  & ( 
// !\reg_file_inst|ReadData1[15]~159_combout  & ( (\reg_file_inst|ReadData1[15]~160_combout  & !\reg_file_inst|ReadData1[29]~5_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[29]~6_combout  & ( !\reg_file_inst|ReadData1[15]~159_combout  & ( 
// (\reg_file_inst|ReadData1[15]~154_combout  & \reg_file_inst|ReadData1[29]~5_combout ) ) ) )

	.dataa(!\reg_file_inst|ReadData1[15]~160_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData1[15]~154_combout ),
	.datad(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datae(!\reg_file_inst|ReadData1[29]~6_combout ),
	.dataf(!\reg_file_inst|ReadData1[15]~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[15]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[15]~161 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[15]~161 .lut_mask = 64'h000F5500FF0F5500;
defparam \reg_file_inst|ReadData1[15]~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y41_N11
dffeas \reg_file_inst|regs[8][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y41_N23
dffeas \reg_file_inst|regs[9][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y41_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[14]~150 (
// Equation(s):
// \reg_file_inst|ReadData1[14]~150_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[11][14]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// \instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[9][14]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[8][14]~q  ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[11][14]~q ),
	.datac(!\reg_file_inst|regs[8][14]~q ),
	.datad(!\reg_file_inst|regs[9][14]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[14]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[14]~150 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[14]~150 .lut_mask = 64'h0F0F000000FF3333;
defparam \reg_file_inst|ReadData1[14]~150 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y42_N38
dffeas \reg_file_inst|regs[18][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y41_N14
dffeas \reg_file_inst|regs[26][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y42_N32
dffeas \reg_file_inst|regs[30][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y42_N38
dffeas \reg_file_inst|regs[22][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y41_N45
cyclonev_lcell_comb \reg_file_inst|ReadData1[14]~147 (
// Equation(s):
// \reg_file_inst|ReadData1[14]~147_combout  = ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[30][14]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[26][14]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~23_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[22][14]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~23_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[18][14]~q  ) ) )

	.dataa(!\reg_file_inst|regs[18][14]~q ),
	.datab(!\reg_file_inst|regs[26][14]~q ),
	.datac(!\reg_file_inst|regs[30][14]~q ),
	.datad(!\reg_file_inst|regs[22][14]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[14]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[14]~147 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[14]~147 .lut_mask = 64'h555500FF33330F0F;
defparam \reg_file_inst|ReadData1[14]~147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y41_N37
dffeas \reg_file_inst|regs[16][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y44_N27
cyclonev_lcell_comb \reg_file_inst|regs[20][14]~feeder (
// Equation(s):
// \reg_file_inst|regs[20][14]~feeder_combout  = ( \Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[20][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[20][14]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[20][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[20][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y44_N28
dffeas \reg_file_inst|regs[20][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[20][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y41_N26
dffeas \reg_file_inst|regs[28][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y43_N11
dffeas \reg_file_inst|regs[24][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y41_N54
cyclonev_lcell_comb \reg_file_inst|ReadData1[14]~145 (
// Equation(s):
// \reg_file_inst|ReadData1[14]~145_combout  = ( \reg_file_inst|regs[24][14]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[20][14]~q )) # 
// (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[28][14]~q ))) ) ) ) # ( !\reg_file_inst|regs[24][14]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & 
// (\reg_file_inst|regs[20][14]~q )) # (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[28][14]~q ))) ) ) ) # ( \reg_file_inst|regs[24][14]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// (\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[16][14]~q ) ) ) ) # ( !\reg_file_inst|regs[24][14]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (\reg_file_inst|regs[16][14]~q  & 
// !\instruction_memory_inst|memoria_ROM~24_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[16][14]~q ),
	.datab(!\reg_file_inst|regs[20][14]~q ),
	.datac(!\reg_file_inst|regs[28][14]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(!\reg_file_inst|regs[24][14]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[14]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[14]~145 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[14]~145 .lut_mask = 64'h550055FF330F330F;
defparam \reg_file_inst|ReadData1[14]~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y42_N22
dffeas \reg_file_inst|regs[31][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y41_N3
cyclonev_lcell_comb \reg_file_inst|ReadData1[14]~148 (
// Equation(s):
// \reg_file_inst|ReadData1[14]~148_combout  = ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[31][14]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|regs[31][14]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[14]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[14]~148 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[14]~148 .lut_mask = 64'h00000000000000FF;
defparam \reg_file_inst|ReadData1[14]~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y43_N47
dffeas \reg_file_inst|regs[17][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y41_N20
dffeas \reg_file_inst|regs[25][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y43_N42
cyclonev_lcell_comb \reg_file_inst|ReadData1[14]~146 (
// Equation(s):
// \reg_file_inst|ReadData1[14]~146_combout  = ( \reg_file_inst|regs[25][14]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  ) ) ) # ( \reg_file_inst|regs[25][14]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[17][14]~q ) ) ) ) # ( !\reg_file_inst|regs[25][14]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[17][14]~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|regs[17][14]~q ),
	.datae(!\reg_file_inst|regs[25][14]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[14]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[14]~146 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[14]~146 .lut_mask = 64'h00F000F00000F0F0;
defparam \reg_file_inst|ReadData1[14]~146 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y41_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[14]~149 (
// Equation(s):
// \reg_file_inst|ReadData1[14]~149_combout  = ( \reg_file_inst|ReadData1[14]~148_combout  & ( \reg_file_inst|ReadData1[14]~146_combout  & ( ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[14]~145_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[14]~147_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[14]~148_combout  & ( \reg_file_inst|ReadData1[14]~146_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[14]~145_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[14]~147_combout )))) 
// # (\instruction_memory_inst|memoria_ROM~21_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout )) ) ) ) # ( \reg_file_inst|ReadData1[14]~148_combout  & ( !\reg_file_inst|ReadData1[14]~146_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[14]~145_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[14]~147_combout )))) 
// # (\instruction_memory_inst|memoria_ROM~21_combout  & (\instruction_memory_inst|memoria_ROM~22_combout )) ) ) ) # ( !\reg_file_inst|ReadData1[14]~148_combout  & ( !\reg_file_inst|ReadData1[14]~146_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[14]~145_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[14]~147_combout )))) 
// ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(!\reg_file_inst|ReadData1[14]~147_combout ),
	.datad(!\reg_file_inst|ReadData1[14]~145_combout ),
	.datae(!\reg_file_inst|ReadData1[14]~148_combout ),
	.dataf(!\reg_file_inst|ReadData1[14]~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[14]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[14]~149 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[14]~149 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg_file_inst|ReadData1[14]~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y41_N23
dffeas \reg_file_inst|regs[12][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y41_N29
dffeas \reg_file_inst|regs[13][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y42_N8
dffeas \reg_file_inst|regs[14][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y41_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[14]~142 (
// Equation(s):
// \reg_file_inst|ReadData1[14]~142_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[14][14]~q  & ( !\instruction_memory_inst|memoria_ROM~21_combout  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// \reg_file_inst|regs[14][14]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[12][14]~q )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[13][14]~q ))) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|regs[14][14]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[12][14]~q )) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// ((\reg_file_inst|regs[13][14]~q ))) ) ) )

	.dataa(!\reg_file_inst|regs[12][14]~q ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\reg_file_inst|regs[13][14]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\reg_file_inst|regs[14][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[14]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[14]~142 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[14]~142 .lut_mask = 64'h505F0000505FF0F0;
defparam \reg_file_inst|ReadData1[14]~142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y44_N27
cyclonev_lcell_comb \reg_file_inst|regs[1][14]~feeder (
// Equation(s):
// \reg_file_inst|regs[1][14]~feeder_combout  = ( \Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[1][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[1][14]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[1][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[1][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y44_N29
dffeas \reg_file_inst|regs[1][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y43_N42
cyclonev_lcell_comb \reg_file_inst|ReadData1[14]~143 (
// Equation(s):
// \reg_file_inst|ReadData1[14]~143_combout  = ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[1][14]~q  & \instruction_memory_inst|memoria_ROM~21_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[1][14]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[14]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[14]~143 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[14]~143 .lut_mask = 64'h000F000F00000000;
defparam \reg_file_inst|ReadData1[14]~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y41_N30
cyclonev_lcell_comb \reg_file_inst|ReadData1[14]~144 (
// Equation(s):
// \reg_file_inst|ReadData1[14]~144_combout  = ( \reg_file_inst|ReadData1[14]~143_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & ((!\instruction_memory_inst|memoria_ROM~23_combout ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// (\reg_file_inst|ReadData1[14]~142_combout )) ) ) # ( !\reg_file_inst|ReadData1[14]~143_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|ReadData1[14]~142_combout ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\reg_file_inst|ReadData1[14]~142_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[14]~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[14]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[14]~144 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[14]~144 .lut_mask = 64'h03030303CF03CF03;
defparam \reg_file_inst|ReadData1[14]~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y41_N12
cyclonev_lcell_comb \reg_file_inst|ReadData1[14]~151 (
// Equation(s):
// \reg_file_inst|ReadData1[14]~151_combout  = ( \reg_file_inst|ReadData1[14]~149_combout  & ( \reg_file_inst|ReadData1[14]~144_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout ) # ((\reg_file_inst|ReadData1[14]~150_combout  & 
// !\reg_file_inst|ReadData1[29]~5_combout )) ) ) ) # ( !\reg_file_inst|ReadData1[14]~149_combout  & ( \reg_file_inst|ReadData1[14]~144_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & ((\reg_file_inst|ReadData1[29]~5_combout ))) # 
// (\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[14]~150_combout  & !\reg_file_inst|ReadData1[29]~5_combout )) ) ) ) # ( \reg_file_inst|ReadData1[14]~149_combout  & ( !\reg_file_inst|ReadData1[14]~144_combout  & ( 
// (!\reg_file_inst|ReadData1[29]~5_combout  & ((!\reg_file_inst|ReadData1[29]~6_combout ) # (\reg_file_inst|ReadData1[14]~150_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[14]~149_combout  & ( !\reg_file_inst|ReadData1[14]~144_combout  & ( 
// (\reg_file_inst|ReadData1[14]~150_combout  & (\reg_file_inst|ReadData1[29]~6_combout  & !\reg_file_inst|ReadData1[29]~5_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData1[14]~150_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datad(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datae(!\reg_file_inst|ReadData1[14]~149_combout ),
	.dataf(!\reg_file_inst|ReadData1[14]~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[14]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[14]~151 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[14]~151 .lut_mask = 64'h0500F50005F0F5F0;
defparam \reg_file_inst|ReadData1[14]~151 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y41_N38
dffeas \reg_file_inst|regs[8][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y41_N59
dffeas \reg_file_inst|regs[9][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y41_N20
dffeas \reg_file_inst|regs[11][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux18~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y41_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[13]~140 (
// Equation(s):
// \reg_file_inst|ReadData1[13]~140_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[9][13]~q )) # (\instruction_memory_inst|memoria_ROM~22_combout  & 
// ((\reg_file_inst|regs[11][13]~q ))) ) ) # ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( (\reg_file_inst|regs[8][13]~q  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) )

	.dataa(!\reg_file_inst|regs[8][13]~q ),
	.datab(!\reg_file_inst|regs[9][13]~q ),
	.datac(!\reg_file_inst|regs[11][13]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[13]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[13]~140 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[13]~140 .lut_mask = 64'h55005500330F330F;
defparam \reg_file_inst|ReadData1[13]~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y41_N8
dffeas \reg_file_inst|regs[31][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y41_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[13]~138 (
// Equation(s):
// \reg_file_inst|ReadData1[13]~138_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[31][13]~q ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datac(gnd),
	.datad(!\reg_file_inst|regs[31][13]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[13]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[13]~138 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[13]~138 .lut_mask = 64'h0000000000330033;
defparam \reg_file_inst|ReadData1[13]~138 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y43_N56
dffeas \reg_file_inst|regs[26][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y42_N23
dffeas \reg_file_inst|regs[18][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y42_N17
dffeas \reg_file_inst|regs[22][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y42_N56
dffeas \reg_file_inst|regs[30][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y43_N36
cyclonev_lcell_comb \reg_file_inst|ReadData1[13]~137 (
// Equation(s):
// \reg_file_inst|ReadData1[13]~137_combout  = ( \reg_file_inst|regs[30][13]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (\reg_file_inst|regs[22][13]~q ) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) ) # ( 
// !\reg_file_inst|regs[30][13]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|regs[22][13]~q ) ) ) ) # ( \reg_file_inst|regs[30][13]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[18][13]~q ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[26][13]~q )) ) ) ) # ( 
// !\reg_file_inst|regs[30][13]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[18][13]~q ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// (\reg_file_inst|regs[26][13]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[26][13]~q ),
	.datab(!\reg_file_inst|regs[18][13]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|regs[22][13]~q ),
	.datae(!\reg_file_inst|regs[30][13]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[13]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[13]~137 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[13]~137 .lut_mask = 64'h3535353500F00FFF;
defparam \reg_file_inst|ReadData1[13]~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y41_N5
dffeas \reg_file_inst|regs[25][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y41_N54
cyclonev_lcell_comb \reg_file_inst|ReadData1[13]~136 (
// Equation(s):
// \reg_file_inst|ReadData1[13]~136_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[25][13]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (\reg_file_inst|regs[17][13]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[17][13]~q ),
	.datac(!\reg_file_inst|regs[25][13]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[13]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[13]~136 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[13]~136 .lut_mask = 64'h330033000F000F00;
defparam \reg_file_inst|ReadData1[13]~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y41_N32
dffeas \reg_file_inst|regs[24][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y41_N49
dffeas \reg_file_inst|regs[20][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y41_N44
dffeas \reg_file_inst|regs[28][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y41_N58
dffeas \reg_file_inst|regs[16][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y41_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[13]~135 (
// Equation(s):
// \reg_file_inst|ReadData1[13]~135_combout  = ( \reg_file_inst|regs[16][13]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[24][13]~q )) # 
// (\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[28][13]~q ))) ) ) ) # ( !\reg_file_inst|regs[16][13]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & 
// (\reg_file_inst|regs[24][13]~q )) # (\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[28][13]~q ))) ) ) ) # ( \reg_file_inst|regs[16][13]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout ) # (\reg_file_inst|regs[20][13]~q ) ) ) ) # ( !\reg_file_inst|regs[16][13]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( (\instruction_memory_inst|memoria_ROM~23_combout  & 
// \reg_file_inst|regs[20][13]~q ) ) ) )

	.dataa(!\reg_file_inst|regs[24][13]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datac(!\reg_file_inst|regs[20][13]~q ),
	.datad(!\reg_file_inst|regs[28][13]~q ),
	.datae(!\reg_file_inst|regs[16][13]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[13]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[13]~135 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[13]~135 .lut_mask = 64'h0303CFCF44774477;
defparam \reg_file_inst|ReadData1[13]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y41_N0
cyclonev_lcell_comb \reg_file_inst|ReadData1[13]~139 (
// Equation(s):
// \reg_file_inst|ReadData1[13]~139_combout  = ( \reg_file_inst|ReadData1[13]~136_combout  & ( \reg_file_inst|ReadData1[13]~135_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout ) # ((!\instruction_memory_inst|memoria_ROM~21_combout  & 
// ((\reg_file_inst|ReadData1[13]~137_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[13]~138_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[13]~136_combout  & ( \reg_file_inst|ReadData1[13]~135_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (((!\instruction_memory_inst|memoria_ROM~22_combout ) # (\reg_file_inst|ReadData1[13]~137_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[13]~138_combout  & 
// ((\instruction_memory_inst|memoria_ROM~22_combout )))) ) ) ) # ( \reg_file_inst|ReadData1[13]~136_combout  & ( !\reg_file_inst|ReadData1[13]~135_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (((\reg_file_inst|ReadData1[13]~137_combout  
// & \instruction_memory_inst|memoria_ROM~22_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (((!\instruction_memory_inst|memoria_ROM~22_combout )) # (\reg_file_inst|ReadData1[13]~138_combout ))) ) ) ) # ( 
// !\reg_file_inst|ReadData1[13]~136_combout  & ( !\reg_file_inst|ReadData1[13]~135_combout  & ( (\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[13]~137_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[13]~138_combout )))) ) ) )

	.dataa(!\reg_file_inst|ReadData1[13]~138_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\reg_file_inst|ReadData1[13]~137_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(!\reg_file_inst|ReadData1[13]~136_combout ),
	.dataf(!\reg_file_inst|ReadData1[13]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[13]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[13]~139 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[13]~139 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \reg_file_inst|ReadData1[13]~139 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y41_N59
dffeas \reg_file_inst|regs[1][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y43_N6
cyclonev_lcell_comb \reg_file_inst|ReadData1[13]~133 (
// Equation(s):
// \reg_file_inst|ReadData1[13]~133_combout  = ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[1][13]~q  & ( \instruction_memory_inst|memoria_ROM~21_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\reg_file_inst|regs[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[13]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[13]~133 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[13]~133 .lut_mask = 64'h0000000000FF0000;
defparam \reg_file_inst|ReadData1[13]~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y43_N5
dffeas \reg_file_inst|regs[13][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y43_N41
dffeas \reg_file_inst|regs[14][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y43_N22
dffeas \reg_file_inst|regs[12][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y43_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[13]~132 (
// Equation(s):
// \reg_file_inst|ReadData1[13]~132_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[14][13]~q  & !\instruction_memory_inst|memoria_ROM~21_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[12][13]~q ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[13][13]~q )) ) )

	.dataa(!\reg_file_inst|regs[13][13]~q ),
	.datab(!\reg_file_inst|regs[14][13]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\reg_file_inst|regs[12][13]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[13]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[13]~132 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[13]~132 .lut_mask = 64'h05F505F530303030;
defparam \reg_file_inst|ReadData1[13]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y43_N21
cyclonev_lcell_comb \reg_file_inst|ReadData1[13]~134 (
// Equation(s):
// \reg_file_inst|ReadData1[13]~134_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|ReadData1[13]~132_combout  ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|ReadData1[13]~132_combout  & ( 
// (\reg_file_inst|ReadData1[13]~133_combout  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\reg_file_inst|ReadData1[13]~132_combout  & ( (\reg_file_inst|ReadData1[13]~133_combout  & 
// !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData1[13]~133_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\reg_file_inst|ReadData1[13]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[13]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[13]~134 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[13]~134 .lut_mask = 64'h0F0000000F00FFFF;
defparam \reg_file_inst|ReadData1[13]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y41_N42
cyclonev_lcell_comb \reg_file_inst|ReadData1[13]~141 (
// Equation(s):
// \reg_file_inst|ReadData1[13]~141_combout  = ( \reg_file_inst|ReadData1[13]~139_combout  & ( \reg_file_inst|ReadData1[13]~134_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout ) # ((\reg_file_inst|ReadData1[13]~140_combout  & 
// !\reg_file_inst|ReadData1[29]~5_combout )) ) ) ) # ( !\reg_file_inst|ReadData1[13]~139_combout  & ( \reg_file_inst|ReadData1[13]~134_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & (\reg_file_inst|ReadData1[13]~140_combout  & 
// \reg_file_inst|ReadData1[29]~6_combout )) # (\reg_file_inst|ReadData1[29]~5_combout  & ((!\reg_file_inst|ReadData1[29]~6_combout ))) ) ) ) # ( \reg_file_inst|ReadData1[13]~139_combout  & ( !\reg_file_inst|ReadData1[13]~134_combout  & ( 
// (!\reg_file_inst|ReadData1[29]~5_combout  & ((!\reg_file_inst|ReadData1[29]~6_combout ) # (\reg_file_inst|ReadData1[13]~140_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[13]~139_combout  & ( !\reg_file_inst|ReadData1[13]~134_combout  & ( 
// (\reg_file_inst|ReadData1[13]~140_combout  & (!\reg_file_inst|ReadData1[29]~5_combout  & \reg_file_inst|ReadData1[29]~6_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData1[13]~140_combout ),
	.datab(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datae(!\reg_file_inst|ReadData1[13]~139_combout ),
	.dataf(!\reg_file_inst|ReadData1[13]~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[13]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[13]~141 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[13]~141 .lut_mask = 64'h0044CC443344FF44;
defparam \reg_file_inst|ReadData1[13]~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y43_N9
cyclonev_lcell_comb \data_memory_inst|ram_memory~172 (
// Equation(s):
// \data_memory_inst|ram_memory~172_combout  = ( \data_memory_inst|ram_memory~172_combout  & ( (!\rtl~0_combout ) # (\reg_file_inst|ReadData2[12]~131_combout ) ) ) # ( !\data_memory_inst|ram_memory~172_combout  & ( (\reg_file_inst|ReadData2[12]~131_combout  
// & \rtl~0_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[12]~131_combout ),
	.datac(gnd),
	.datad(!\rtl~0_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~172 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~172 .lut_mask = 64'h00330033FF33FF33;
defparam \data_memory_inst|ram_memory~172 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y43_N48
cyclonev_lcell_comb \data_memory_inst|ram_memory~108 (
// Equation(s):
// \data_memory_inst|ram_memory~108_combout  = ( \data_memory_inst|ram_memory~108_combout  & ( (!\rtl~5_combout ) # (\reg_file_inst|ReadData2[12]~131_combout ) ) ) # ( !\data_memory_inst|ram_memory~108_combout  & ( (\reg_file_inst|ReadData2[12]~131_combout  
// & \rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[12]~131_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~108 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~108 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \data_memory_inst|ram_memory~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y43_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~76 (
// Equation(s):
// \data_memory_inst|ram_memory~76_combout  = ( \rtl~7_combout  & ( \reg_file_inst|ReadData2[12]~131_combout  ) ) # ( !\rtl~7_combout  & ( \reg_file_inst|ReadData2[12]~131_combout  & ( \data_memory_inst|ram_memory~76_combout  ) ) ) # ( !\rtl~7_combout  & ( 
// !\reg_file_inst|ReadData2[12]~131_combout  & ( \data_memory_inst|ram_memory~76_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~76_combout ),
	.datae(!\rtl~7_combout ),
	.dataf(!\reg_file_inst|ReadData2[12]~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~76 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~76 .lut_mask = 64'h00FF000000FFFFFF;
defparam \data_memory_inst|ram_memory~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y43_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~44 (
// Equation(s):
// \data_memory_inst|ram_memory~44_combout  = ( \data_memory_inst|ram_memory~44_combout  & ( (!\rtl~4_combout ) # (\reg_file_inst|ReadData2[12]~131_combout ) ) ) # ( !\data_memory_inst|ram_memory~44_combout  & ( (\reg_file_inst|ReadData2[12]~131_combout  & 
// \rtl~4_combout ) ) )

	.dataa(!\reg_file_inst|ReadData2[12]~131_combout ),
	.datab(gnd),
	.datac(!\rtl~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~44 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~44 .lut_mask = 64'h05050505F5F5F5F5;
defparam \data_memory_inst|ram_memory~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y43_N33
cyclonev_lcell_comb \data_memory_inst|ram_memory~12 (
// Equation(s):
// \data_memory_inst|ram_memory~12_combout  = ( \data_memory_inst|ram_memory~12_combout  & ( (!\rtl~6_combout ) # (\reg_file_inst|ReadData2[12]~131_combout ) ) ) # ( !\data_memory_inst|ram_memory~12_combout  & ( (\reg_file_inst|ReadData2[12]~131_combout  & 
// \rtl~6_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[12]~131_combout ),
	.datac(!\rtl~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~12 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~12 .lut_mask = 64'h03030303F3F3F3F3;
defparam \data_memory_inst|ram_memory~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y43_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~432 (
// Equation(s):
// \data_memory_inst|ram_memory~432_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & (((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~12_combout )) # (\alu_inst|Add0~1_sumout  & ((\data_memory_inst|ram_memory~44_combout 
// )))))) # (\alu_inst|Add0~9_sumout  & ((((\alu_inst|Add0~1_sumout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~76_combout )))) # (\alu_inst|Add0~1_sumout  & 
// (\data_memory_inst|ram_memory~108_combout )))) # (\alu_inst|Add0~9_sumout  & ((((\alu_inst|Add0~1_sumout ))))) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\data_memory_inst|ram_memory~108_combout ),
	.datac(!\data_memory_inst|ram_memory~76_combout ),
	.datad(!\alu_inst|Add0~1_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~44_combout ),
	.datag(!\data_memory_inst|ram_memory~12_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~432_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~432 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~432 .lut_mask = 64'h0A550A770AFF0A77;
defparam \data_memory_inst|ram_memory~432 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y43_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~204 (
// Equation(s):
// \data_memory_inst|ram_memory~204_combout  = ( \data_memory_inst|ram_memory~204_combout  & ( (!\rtl~3_combout ) # (\reg_file_inst|ReadData2[12]~131_combout ) ) ) # ( !\data_memory_inst|ram_memory~204_combout  & ( (\rtl~3_combout  & 
// \reg_file_inst|ReadData2[12]~131_combout ) ) )

	.dataa(!\rtl~3_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[12]~131_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~204 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~204 .lut_mask = 64'h05050505AFAFAFAF;
defparam \data_memory_inst|ram_memory~204 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y43_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~236 (
// Equation(s):
// \data_memory_inst|ram_memory~236_combout  = ( \data_memory_inst|ram_memory~236_combout  & ( (!\rtl~1_combout ) # (\reg_file_inst|ReadData2[12]~131_combout ) ) ) # ( !\data_memory_inst|ram_memory~236_combout  & ( (\reg_file_inst|ReadData2[12]~131_combout  
// & \rtl~1_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[12]~131_combout ),
	.datac(gnd),
	.datad(!\rtl~1_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~236 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~236 .lut_mask = 64'h00330033FF33FF33;
defparam \data_memory_inst|ram_memory~236 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y43_N51
cyclonev_lcell_comb \data_memory_inst|ram_memory~140 (
// Equation(s):
// \data_memory_inst|ram_memory~140_combout  = ( \rtl~2_combout  & ( \reg_file_inst|ReadData2[12]~131_combout  ) ) # ( !\rtl~2_combout  & ( \data_memory_inst|ram_memory~140_combout  ) )

	.dataa(!\data_memory_inst|ram_memory~140_combout ),
	.datab(!\reg_file_inst|ReadData2[12]~131_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rtl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~140 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~140 .lut_mask = 64'h5555555533333333;
defparam \data_memory_inst|ram_memory~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y43_N54
cyclonev_lcell_comb \data_memory_inst|ram_memory~304 (
// Equation(s):
// \data_memory_inst|ram_memory~304_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~432_combout  & (((\data_memory_inst|ram_memory~140_combout  & (\alu_inst|Add0~9_sumout ))))) # (\data_memory_inst|ram_memory~432_combout  & 
// ((((!\alu_inst|Add0~9_sumout ))) # (\data_memory_inst|ram_memory~172_combout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\data_memory_inst|ram_memory~432_combout  & (\data_memory_inst|ram_memory~204_combout  & (\alu_inst|Add0~9_sumout ))) # 
// (\data_memory_inst|ram_memory~432_combout  & (((!\alu_inst|Add0~9_sumout ) # (\data_memory_inst|ram_memory~236_combout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~172_combout ),
	.datab(!\data_memory_inst|ram_memory~432_combout ),
	.datac(!\data_memory_inst|ram_memory~204_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~236_combout ),
	.datag(!\data_memory_inst|ram_memory~140_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~304 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~304 .lut_mask = 64'h331D330C331D333F;
defparam \data_memory_inst|ram_memory~304 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y43_N26
dffeas \reg_file_inst|regs[13][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y43_N11
dffeas \reg_file_inst|regs[12][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y43_N35
dffeas \reg_file_inst|regs[14][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y43_N45
cyclonev_lcell_comb \reg_file_inst|ReadData1[12]~127 (
// Equation(s):
// \reg_file_inst|ReadData1[12]~127_combout  = ( \reg_file_inst|regs[14][12]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (((\reg_file_inst|regs[12][12]~q ) # (\instruction_memory_inst|memoria_ROM~22_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[13][12]~q  & (!\instruction_memory_inst|memoria_ROM~22_combout ))) ) ) # ( !\reg_file_inst|regs[14][12]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[12][12]~q ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[13][12]~q )))) ) )

	.dataa(!\reg_file_inst|regs[13][12]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(!\reg_file_inst|regs[12][12]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[14][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[12]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[12]~127 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[12]~127 .lut_mask = 64'h10D010D01CDC1CDC;
defparam \reg_file_inst|ReadData1[12]~127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y44_N9
cyclonev_lcell_comb \reg_file_inst|regs[1][12]~feeder (
// Equation(s):
// \reg_file_inst|regs[1][12]~feeder_combout  = ( \Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[1][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[1][12]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[1][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[1][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y44_N11
dffeas \reg_file_inst|regs[1][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y43_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[12]~128 (
// Equation(s):
// \reg_file_inst|ReadData1[12]~128_combout  = ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[1][12]~q  & \instruction_memory_inst|memoria_ROM~21_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[1][12]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[12]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[12]~128 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[12]~128 .lut_mask = 64'h000F000F00000000;
defparam \reg_file_inst|ReadData1[12]~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y43_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[12]~129 (
// Equation(s):
// \reg_file_inst|ReadData1[12]~129_combout  = ( \reg_file_inst|ReadData1[12]~127_combout  & ( \reg_file_inst|ReadData1[12]~128_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout ) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData1[12]~127_combout  & ( \reg_file_inst|ReadData1[12]~128_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & !\instruction_memory_inst|memoria_ROM~24_combout ) ) ) ) # ( \reg_file_inst|ReadData1[12]~127_combout  & ( 
// !\reg_file_inst|ReadData1[12]~128_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(!\reg_file_inst|ReadData1[12]~127_combout ),
	.dataf(!\reg_file_inst|ReadData1[12]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[12]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[12]~129 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[12]~129 .lut_mask = 64'h000000FFAA00AAFF;
defparam \reg_file_inst|ReadData1[12]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y43_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[12]~125 (
// Equation(s):
// \reg_file_inst|ReadData1[12]~125_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[31][12]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|regs[31][12]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[12]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[12]~125 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[12]~125 .lut_mask = 64'h00000000000000FF;
defparam \reg_file_inst|ReadData1[12]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y44_N6
cyclonev_lcell_comb \reg_file_inst|regs[20][12]~feeder (
// Equation(s):
// \reg_file_inst|regs[20][12]~feeder_combout  = ( \Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[20][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[20][12]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[20][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[20][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y44_N7
dffeas \reg_file_inst|regs[20][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[20][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y43_N14
dffeas \reg_file_inst|regs[24][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y41_N55
dffeas \reg_file_inst|regs[16][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y43_N14
dffeas \reg_file_inst|regs[28][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y43_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[12]~122 (
// Equation(s):
// \reg_file_inst|ReadData1[12]~122_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[28][12]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[20][12]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[24][12]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[16][12]~q  ) ) )

	.dataa(!\reg_file_inst|regs[20][12]~q ),
	.datab(!\reg_file_inst|regs[24][12]~q ),
	.datac(!\reg_file_inst|regs[16][12]~q ),
	.datad(!\reg_file_inst|regs[28][12]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[12]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[12]~122 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[12]~122 .lut_mask = 64'h0F0F3333555500FF;
defparam \reg_file_inst|ReadData1[12]~122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y43_N53
dffeas \reg_file_inst|regs[22][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y43_N14
dffeas \reg_file_inst|regs[18][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y43_N8
dffeas \reg_file_inst|regs[30][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y43_N2
dffeas \reg_file_inst|regs[26][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y43_N3
cyclonev_lcell_comb \reg_file_inst|ReadData1[12]~124 (
// Equation(s):
// \reg_file_inst|ReadData1[12]~124_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[30][12]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[22][12]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[26][12]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[18][12]~q  ) ) )

	.dataa(!\reg_file_inst|regs[22][12]~q ),
	.datab(!\reg_file_inst|regs[18][12]~q ),
	.datac(!\reg_file_inst|regs[30][12]~q ),
	.datad(!\reg_file_inst|regs[26][12]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[12]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[12]~124 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[12]~124 .lut_mask = 64'h333300FF55550F0F;
defparam \reg_file_inst|ReadData1[12]~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y43_N47
dffeas \reg_file_inst|regs[25][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y43_N29
dffeas \reg_file_inst|regs[17][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y43_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[12]~123 (
// Equation(s):
// \reg_file_inst|ReadData1[12]~123_combout  = ( \reg_file_inst|regs[17][12]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[25][12]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) ) # ( 
// !\reg_file_inst|regs[17][12]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[25][12]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) ) # ( \reg_file_inst|regs[17][12]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  ) ) )

	.dataa(!\reg_file_inst|regs[25][12]~q ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(gnd),
	.datae(!\reg_file_inst|regs[17][12]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[12]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[12]~123 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[12]~123 .lut_mask = 64'h0000F0F050505050;
defparam \reg_file_inst|ReadData1[12]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y43_N30
cyclonev_lcell_comb \reg_file_inst|ReadData1[12]~126 (
// Equation(s):
// \reg_file_inst|ReadData1[12]~126_combout  = ( \reg_file_inst|ReadData1[12]~124_combout  & ( \reg_file_inst|ReadData1[12]~123_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (((\reg_file_inst|ReadData1[12]~122_combout ) # 
// (\instruction_memory_inst|memoria_ROM~22_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (((!\instruction_memory_inst|memoria_ROM~22_combout )) # (\reg_file_inst|ReadData1[12]~125_combout ))) ) ) ) # ( 
// !\reg_file_inst|ReadData1[12]~124_combout  & ( \reg_file_inst|ReadData1[12]~123_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (((!\instruction_memory_inst|memoria_ROM~22_combout  & \reg_file_inst|ReadData1[12]~122_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & (((!\instruction_memory_inst|memoria_ROM~22_combout )) # (\reg_file_inst|ReadData1[12]~125_combout ))) ) ) ) # ( \reg_file_inst|ReadData1[12]~124_combout  & ( !\reg_file_inst|ReadData1[12]~123_combout  & 
// ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (((\reg_file_inst|ReadData1[12]~122_combout ) # (\instruction_memory_inst|memoria_ROM~22_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[12]~125_combout  & 
// (\instruction_memory_inst|memoria_ROM~22_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[12]~124_combout  & ( !\reg_file_inst|ReadData1[12]~123_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~22_combout  & \reg_file_inst|ReadData1[12]~122_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[12]~125_combout  & (\instruction_memory_inst|memoria_ROM~22_combout ))) ) 
// ) )

	.dataa(!\reg_file_inst|ReadData1[12]~125_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(!\reg_file_inst|ReadData1[12]~122_combout ),
	.datae(!\reg_file_inst|ReadData1[12]~124_combout ),
	.dataf(!\reg_file_inst|ReadData1[12]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[12]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[12]~126 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[12]~126 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \reg_file_inst|ReadData1[12]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y44_N12
cyclonev_lcell_comb \reg_file_inst|regs[9][12]~feeder (
// Equation(s):
// \reg_file_inst|regs[9][12]~feeder_combout  = ( \Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[9][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[9][12]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[9][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[9][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y44_N14
dffeas \reg_file_inst|regs[9][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y43_N23
dffeas \reg_file_inst|regs[11][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux19~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y44_N21
cyclonev_lcell_comb \reg_file_inst|regs[8][12]~feeder (
// Equation(s):
// \reg_file_inst|regs[8][12]~feeder_combout  = ( \Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[8][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[8][12]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[8][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[8][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y44_N23
dffeas \reg_file_inst|regs[8][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y44_N51
cyclonev_lcell_comb \reg_file_inst|ReadData1[12]~130 (
// Equation(s):
// \reg_file_inst|ReadData1[12]~130_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[11][12]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// \instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[9][12]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[8][12]~q  ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[9][12]~q ),
	.datac(!\reg_file_inst|regs[11][12]~q ),
	.datad(!\reg_file_inst|regs[8][12]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[12]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[12]~130 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[12]~130 .lut_mask = 64'h00FF000033330F0F;
defparam \reg_file_inst|ReadData1[12]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y43_N57
cyclonev_lcell_comb \reg_file_inst|ReadData1[12]~131 (
// Equation(s):
// \reg_file_inst|ReadData1[12]~131_combout  = ( \reg_file_inst|ReadData1[12]~130_combout  & ( \reg_file_inst|ReadData1[29]~6_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout ) # ((\instruction_memory_inst|memoria_ROM~25_combout  & 
// \reg_file_inst|ReadData1[12]~126_combout )) ) ) ) # ( !\reg_file_inst|ReadData1[12]~130_combout  & ( \reg_file_inst|ReadData1[29]~6_combout  & ( (\instruction_memory_inst|memoria_ROM~25_combout  & \reg_file_inst|ReadData1[12]~126_combout ) ) ) ) # ( 
// \reg_file_inst|ReadData1[12]~130_combout  & ( !\reg_file_inst|ReadData1[29]~6_combout  & ( (!\instruction_memory_inst|memoria_ROM~25_combout  & (\reg_file_inst|ReadData1[12]~129_combout  & ((\reg_file_inst|ReadData1[29]~5_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~25_combout  & (((\reg_file_inst|ReadData1[12]~129_combout  & \reg_file_inst|ReadData1[29]~5_combout )) # (\reg_file_inst|ReadData1[12]~126_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[12]~130_combout  & ( 
// !\reg_file_inst|ReadData1[29]~6_combout  & ( (!\instruction_memory_inst|memoria_ROM~25_combout  & (\reg_file_inst|ReadData1[12]~129_combout  & ((\reg_file_inst|ReadData1[29]~5_combout )))) # (\instruction_memory_inst|memoria_ROM~25_combout  & 
// (((\reg_file_inst|ReadData1[12]~129_combout  & \reg_file_inst|ReadData1[29]~5_combout )) # (\reg_file_inst|ReadData1[12]~126_combout ))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~25_combout ),
	.datab(!\reg_file_inst|ReadData1[12]~129_combout ),
	.datac(!\reg_file_inst|ReadData1[12]~126_combout ),
	.datad(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datae(!\reg_file_inst|ReadData1[12]~130_combout ),
	.dataf(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[12]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[12]~131 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[12]~131 .lut_mask = 64'h053705370505FF05;
defparam \reg_file_inst|ReadData1[12]~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y39_N44
dffeas \reg_file_inst|regs[31][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y41_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[11]~115 (
// Equation(s):
// \reg_file_inst|ReadData1[11]~115_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[31][11]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[31][11]~q ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[11]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[11]~115 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[11]~115 .lut_mask = 64'h0000000000000F0F;
defparam \reg_file_inst|ReadData1[11]~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y42_N32
dffeas \reg_file_inst|regs[25][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y42_N50
dffeas \reg_file_inst|regs[17][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y42_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[11]~113 (
// Equation(s):
// \reg_file_inst|ReadData1[11]~113_combout  = ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[25][11]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[17][11]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[25][11]~q ),
	.datad(!\reg_file_inst|regs[17][11]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[11]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[11]~113 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[11]~113 .lut_mask = 64'h00FF00000F0F0000;
defparam \reg_file_inst|ReadData1[11]~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y41_N20
dffeas \reg_file_inst|regs[16][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y43_N18
cyclonev_lcell_comb \reg_file_inst|regs[24][11]~feeder (
// Equation(s):
// \reg_file_inst|regs[24][11]~feeder_combout  = ( \Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[24][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[24][11]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[24][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[24][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y43_N20
dffeas \reg_file_inst|regs[24][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[24][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y43_N39
cyclonev_lcell_comb \reg_file_inst|regs[28][11]~feeder (
// Equation(s):
// \reg_file_inst|regs[28][11]~feeder_combout  = ( \Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[28][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[28][11]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[28][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[28][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y43_N41
dffeas \reg_file_inst|regs[28][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[28][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y41_N2
dffeas \reg_file_inst|regs[20][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y43_N6
cyclonev_lcell_comb \reg_file_inst|ReadData1[11]~112 (
// Equation(s):
// \reg_file_inst|ReadData1[11]~112_combout  = ( \reg_file_inst|regs[20][11]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[24][11]~q )) # 
// (\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[28][11]~q ))) ) ) ) # ( !\reg_file_inst|regs[20][11]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & 
// (\reg_file_inst|regs[24][11]~q )) # (\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[28][11]~q ))) ) ) ) # ( \reg_file_inst|regs[20][11]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[16][11]~q ) 
// # (\instruction_memory_inst|memoria_ROM~23_combout ) ) ) ) # ( !\reg_file_inst|regs[20][11]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[16][11]~q ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(!\reg_file_inst|regs[16][11]~q ),
	.datac(!\reg_file_inst|regs[24][11]~q ),
	.datad(!\reg_file_inst|regs[28][11]~q ),
	.datae(!\reg_file_inst|regs[20][11]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[11]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[11]~112 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[11]~112 .lut_mask = 64'h222277770A5F0A5F;
defparam \reg_file_inst|ReadData1[11]~112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y42_N2
dffeas \reg_file_inst|regs[30][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y42_N59
dffeas \reg_file_inst|regs[18][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y42_N50
dffeas \reg_file_inst|regs[26][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y42_N29
dffeas \reg_file_inst|regs[22][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N51
cyclonev_lcell_comb \reg_file_inst|ReadData1[11]~114 (
// Equation(s):
// \reg_file_inst|ReadData1[11]~114_combout  = ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[30][11]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[26][11]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~23_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[22][11]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~23_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[18][11]~q  ) ) )

	.dataa(!\reg_file_inst|regs[30][11]~q ),
	.datab(!\reg_file_inst|regs[18][11]~q ),
	.datac(!\reg_file_inst|regs[26][11]~q ),
	.datad(!\reg_file_inst|regs[22][11]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[11]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[11]~114 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[11]~114 .lut_mask = 64'h333300FF0F0F5555;
defparam \reg_file_inst|ReadData1[11]~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y41_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[11]~116 (
// Equation(s):
// \reg_file_inst|ReadData1[11]~116_combout  = ( \reg_file_inst|ReadData1[11]~112_combout  & ( \reg_file_inst|ReadData1[11]~114_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout ) # ((!\instruction_memory_inst|memoria_ROM~22_combout  & 
// ((\reg_file_inst|ReadData1[11]~113_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[11]~115_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[11]~112_combout  & ( \reg_file_inst|ReadData1[11]~114_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (((\instruction_memory_inst|memoria_ROM~22_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & 
// ((\reg_file_inst|ReadData1[11]~113_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[11]~115_combout )))) ) ) ) # ( \reg_file_inst|ReadData1[11]~112_combout  & ( !\reg_file_inst|ReadData1[11]~114_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (((!\instruction_memory_inst|memoria_ROM~22_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & 
// ((\reg_file_inst|ReadData1[11]~113_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[11]~115_combout )))) ) ) ) # ( !\reg_file_inst|ReadData1[11]~112_combout  & ( !\reg_file_inst|ReadData1[11]~114_combout  & ( 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[11]~113_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[11]~115_combout )))) ) 
// ) )

	.dataa(!\reg_file_inst|ReadData1[11]~115_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(!\reg_file_inst|ReadData1[11]~113_combout ),
	.datae(!\reg_file_inst|ReadData1[11]~112_combout ),
	.dataf(!\reg_file_inst|ReadData1[11]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[11]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[11]~116 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[11]~116 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \reg_file_inst|ReadData1[11]~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y38_N59
dffeas \reg_file_inst|regs[1][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y37_N0
cyclonev_lcell_comb \reg_file_inst|ReadData1[11]~118 (
// Equation(s):
// \reg_file_inst|ReadData1[11]~118_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[1][11]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[1][11]~q ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[11]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[11]~118 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[11]~118 .lut_mask = 64'h00000F0F00000000;
defparam \reg_file_inst|ReadData1[11]~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y37_N53
dffeas \reg_file_inst|regs[14][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y37_N12
cyclonev_lcell_comb \reg_file_inst|regs[13][11]~feeder (
// Equation(s):
// \reg_file_inst|regs[13][11]~feeder_combout  = ( \Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[13][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[13][11]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[13][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[13][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y37_N14
dffeas \reg_file_inst|regs[13][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y37_N39
cyclonev_lcell_comb \reg_file_inst|regs[12][11]~feeder (
// Equation(s):
// \reg_file_inst|regs[12][11]~feeder_combout  = ( \Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[12][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[12][11]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[12][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[12][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y37_N41
dffeas \reg_file_inst|regs[12][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[12][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y37_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[11]~117 (
// Equation(s):
// \reg_file_inst|ReadData1[11]~117_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( (\reg_file_inst|regs[13][11]~q  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[12][11]~q ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[14][11]~q )) ) )

	.dataa(!\reg_file_inst|regs[14][11]~q ),
	.datab(!\reg_file_inst|regs[13][11]~q ),
	.datac(!\reg_file_inst|regs[12][11]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[11]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[11]~117 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[11]~117 .lut_mask = 64'h0F550F5533003300;
defparam \reg_file_inst|ReadData1[11]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y37_N42
cyclonev_lcell_comb \reg_file_inst|ReadData1[11]~119 (
// Equation(s):
// \reg_file_inst|ReadData1[11]~119_combout  = ( \reg_file_inst|ReadData1[11]~118_combout  & ( \reg_file_inst|ReadData1[11]~117_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout ) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData1[11]~118_combout  & ( \reg_file_inst|ReadData1[11]~117_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  ) ) ) # ( \reg_file_inst|ReadData1[11]~118_combout  & ( !\reg_file_inst|ReadData1[11]~117_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~24_combout  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(!\reg_file_inst|ReadData1[11]~118_combout ),
	.dataf(!\reg_file_inst|ReadData1[11]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[11]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[11]~119 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[11]~119 .lut_mask = 64'h0000AA005555FF55;
defparam \reg_file_inst|ReadData1[11]~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y38_N55
dffeas \reg_file_inst|regs[9][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y38_N35
dffeas \reg_file_inst|regs[8][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y38_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[11]~120 (
// Equation(s):
// \reg_file_inst|ReadData1[11]~120_combout  = ( \reg_file_inst|regs[11][11]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[8][11]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[9][11]~q )))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\instruction_memory_inst|memoria_ROM~21_combout )) ) ) # ( !\reg_file_inst|regs[11][11]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[8][11]~q ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[9][11]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\reg_file_inst|regs[9][11]~q ),
	.datad(!\reg_file_inst|regs[8][11]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[11][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[11]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[11]~120 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[11]~120 .lut_mask = 64'h028A028A139B139B;
defparam \reg_file_inst|ReadData1[11]~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y41_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[11]~121 (
// Equation(s):
// \reg_file_inst|ReadData1[11]~121_combout  = ( \reg_file_inst|ReadData1[11]~119_combout  & ( \reg_file_inst|ReadData1[11]~120_combout  & ( (!\instruction_memory_inst|memoria_ROM~25_combout  & (!\reg_file_inst|ReadData1[29]~5_combout  $ 
// ((!\reg_file_inst|ReadData1[29]~6_combout )))) # (\instruction_memory_inst|memoria_ROM~25_combout  & ((!\reg_file_inst|ReadData1[29]~5_combout  $ (!\reg_file_inst|ReadData1[29]~6_combout )) # (\reg_file_inst|ReadData1[11]~116_combout ))) ) ) ) # ( 
// !\reg_file_inst|ReadData1[11]~119_combout  & ( \reg_file_inst|ReadData1[11]~120_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & (((\instruction_memory_inst|memoria_ROM~25_combout  & \reg_file_inst|ReadData1[11]~116_combout )) # 
// (\reg_file_inst|ReadData1[29]~6_combout ))) # (\reg_file_inst|ReadData1[29]~5_combout  & (((\instruction_memory_inst|memoria_ROM~25_combout  & \reg_file_inst|ReadData1[11]~116_combout )))) ) ) ) # ( \reg_file_inst|ReadData1[11]~119_combout  & ( 
// !\reg_file_inst|ReadData1[11]~120_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & (((\instruction_memory_inst|memoria_ROM~25_combout  & \reg_file_inst|ReadData1[11]~116_combout )))) # (\reg_file_inst|ReadData1[29]~5_combout  & 
// ((!\reg_file_inst|ReadData1[29]~6_combout ) # ((\instruction_memory_inst|memoria_ROM~25_combout  & \reg_file_inst|ReadData1[11]~116_combout )))) ) ) ) # ( !\reg_file_inst|ReadData1[11]~119_combout  & ( !\reg_file_inst|ReadData1[11]~120_combout  & ( 
// (\instruction_memory_inst|memoria_ROM~25_combout  & \reg_file_inst|ReadData1[11]~116_combout ) ) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datab(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~25_combout ),
	.datad(!\reg_file_inst|ReadData1[11]~116_combout ),
	.datae(!\reg_file_inst|ReadData1[11]~119_combout ),
	.dataf(!\reg_file_inst|ReadData1[11]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[11]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[11]~121 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[11]~121 .lut_mask = 64'h000F444F222F666F;
defparam \reg_file_inst|ReadData1[11]~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y35_N20
dffeas \reg_file_inst|regs[9][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y36_N2
dffeas \reg_file_inst|regs[11][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux21~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y35_N26
dffeas \reg_file_inst|regs[8][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N21
cyclonev_lcell_comb \reg_file_inst|ReadData2[10]~110 (
// Equation(s):
// \reg_file_inst|ReadData2[10]~110_combout  = ( \reg_file_inst|regs[11][10]~q  & ( \reg_file_inst|regs[8][10]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|regs[9][10]~q ))) 
// # (\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout ))) ) ) ) # ( !\reg_file_inst|regs[11][10]~q  & ( \reg_file_inst|regs[8][10]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|regs[9][10]~q ))) ) ) ) # ( \reg_file_inst|regs[11][10]~q  & ( !\reg_file_inst|regs[8][10]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[9][10]~q ) # 
// (\instruction_memory_inst|memoria_ROM~15_combout ))) ) ) ) # ( !\reg_file_inst|regs[11][10]~q  & ( !\reg_file_inst|regs[8][10]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[9][10]~q  & 
// !\instruction_memory_inst|memoria_ROM~14_combout )) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\reg_file_inst|regs[9][10]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(gnd),
	.datae(!\reg_file_inst|regs[11][10]~q ),
	.dataf(!\reg_file_inst|regs[8][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[10]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[10]~110 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[10]~110 .lut_mask = 64'h202070702A2A7A7A;
defparam \reg_file_inst|ReadData2[10]~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y37_N50
dffeas \reg_file_inst|regs[14][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N26
dffeas \reg_file_inst|regs[12][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N2
dffeas \reg_file_inst|regs[13][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y37_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[10]~107 (
// Equation(s):
// \reg_file_inst|ReadData2[10]~107_combout  = ( \instruction_memory_inst|memoria_ROM~15_combout  & ( \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[14][10]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( 
// \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[12][10]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[13][10]~q  ) ) )

	.dataa(!\reg_file_inst|regs[14][10]~q ),
	.datab(!\reg_file_inst|regs[12][10]~q ),
	.datac(!\reg_file_inst|regs[13][10]~q ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[10]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[10]~107 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[10]~107 .lut_mask = 64'h0F0F000033335555;
defparam \reg_file_inst|ReadData2[10]~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y37_N59
dffeas \reg_file_inst|regs[1][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y37_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[10]~108 (
// Equation(s):
// \reg_file_inst|ReadData2[10]~108_combout  = ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( (\reg_file_inst|regs[1][10]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) )

	.dataa(!\reg_file_inst|regs[1][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[10]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[10]~108 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[10]~108 .lut_mask = 64'h5500550000000000;
defparam \reg_file_inst|ReadData2[10]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y39_N33
cyclonev_lcell_comb \reg_file_inst|ReadData2[10]~109 (
// Equation(s):
// \reg_file_inst|ReadData2[10]~109_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|ReadData2[10]~107_combout  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & 
// ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|ReadData2[10]~107_combout  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|ReadData2[10]~108_combout 
//  ) ) )

	.dataa(!\reg_file_inst|ReadData2[10]~107_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[10]~108_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[10]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[10]~109 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[10]~109 .lut_mask = 64'h00FF000055555555;
defparam \reg_file_inst|ReadData2[10]~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y38_N38
dffeas \reg_file_inst|regs[17][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N44
dffeas \reg_file_inst|regs[25][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y38_N6
cyclonev_lcell_comb \reg_file_inst|ReadData2[10]~103 (
// Equation(s):
// \reg_file_inst|ReadData2[10]~103_combout  = ( \reg_file_inst|regs[25][10]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[17][10]~q ) # (\instruction_memory_inst|memoria_ROM~19_combout ))) ) ) # ( 
// !\reg_file_inst|regs[25][10]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[17][10]~q  & !\instruction_memory_inst|memoria_ROM~18_combout )) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\reg_file_inst|regs[17][10]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[25][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[10]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[10]~103 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[10]~103 .lut_mask = 64'h0C000C003F003F00;
defparam \reg_file_inst|ReadData2[10]~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y36_N11
dffeas \reg_file_inst|regs[16][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N20
dffeas \reg_file_inst|regs[24][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N4
dffeas \reg_file_inst|regs[20][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N5
dffeas \reg_file_inst|regs[28][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y38_N0
cyclonev_lcell_comb \reg_file_inst|ReadData2[10]~102 (
// Equation(s):
// \reg_file_inst|ReadData2[10]~102_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[28][10]~q  & ( (\reg_file_inst|regs[20][10]~q ) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[28][10]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[16][10]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|regs[24][10]~q ))) ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[28][10]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|regs[20][10]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[28][10]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[16][10]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|regs[24][10]~q ))) ) ) )

	.dataa(!\reg_file_inst|regs[16][10]~q ),
	.datab(!\reg_file_inst|regs[24][10]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[20][10]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|regs[28][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[10]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[10]~102 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[10]~102 .lut_mask = 64'h535300F053530FFF;
defparam \reg_file_inst|ReadData2[10]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y37_N57
cyclonev_lcell_comb \reg_file_inst|regs[26][10]~feeder (
// Equation(s):
// \reg_file_inst|regs[26][10]~feeder_combout  = ( \Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[26][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[26][10]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[26][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[26][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y37_N59
dffeas \reg_file_inst|regs[26][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[26][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N7
dffeas \reg_file_inst|regs[22][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N1
dffeas \reg_file_inst|regs[18][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N56
dffeas \reg_file_inst|regs[30][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y38_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[10]~104 (
// Equation(s):
// \reg_file_inst|ReadData2[10]~104_combout  = ( \reg_file_inst|regs[30][10]~q  & ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (\reg_file_inst|regs[26][10]~q ) # (\instruction_memory_inst|memoria_ROM~18_combout ) ) ) ) # ( 
// !\reg_file_inst|regs[30][10]~q  & ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[26][10]~q ) ) ) ) # ( \reg_file_inst|regs[30][10]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[18][10]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[22][10]~q )) ) ) ) # ( 
// !\reg_file_inst|regs[30][10]~q  & ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[18][10]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// (\reg_file_inst|regs[22][10]~q )) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\reg_file_inst|regs[26][10]~q ),
	.datac(!\reg_file_inst|regs[22][10]~q ),
	.datad(!\reg_file_inst|regs[18][10]~q ),
	.datae(!\reg_file_inst|regs[30][10]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[10]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[10]~104 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[10]~104 .lut_mask = 64'h05AF05AF22227777;
defparam \reg_file_inst|ReadData2[10]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N54
cyclonev_lcell_comb \reg_file_inst|ReadData2[10]~105 (
// Equation(s):
// \reg_file_inst|ReadData2[10]~105_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[31][10]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\reg_file_inst|regs[31][10]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[10]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[10]~105 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[10]~105 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData2[10]~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y38_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[10]~106 (
// Equation(s):
// \reg_file_inst|ReadData2[10]~106_combout  = ( \reg_file_inst|ReadData2[10]~104_combout  & ( \reg_file_inst|ReadData2[10]~105_combout  & ( ((!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[10]~103_combout )) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|ReadData2[10]~102_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( !\reg_file_inst|ReadData2[10]~104_combout  & ( \reg_file_inst|ReadData2[10]~105_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (((\instruction_memory_inst|memoria_ROM~15_combout )) # (\reg_file_inst|ReadData2[10]~103_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (((\reg_file_inst|ReadData2[10]~102_combout  & 
// !\instruction_memory_inst|memoria_ROM~15_combout )))) ) ) ) # ( \reg_file_inst|ReadData2[10]~104_combout  & ( !\reg_file_inst|ReadData2[10]~105_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[10]~103_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~15_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (((\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|ReadData2[10]~102_combout )))) ) ) ) # ( 
// !\reg_file_inst|ReadData2[10]~104_combout  & ( !\reg_file_inst|ReadData2[10]~105_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[10]~103_combout )) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|ReadData2[10]~102_combout ))))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\reg_file_inst|ReadData2[10]~103_combout ),
	.datac(!\reg_file_inst|ReadData2[10]~102_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(!\reg_file_inst|ReadData2[10]~104_combout ),
	.dataf(!\reg_file_inst|ReadData2[10]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[10]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[10]~106 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[10]~106 .lut_mask = 64'h2700275527AA27FF;
defparam \reg_file_inst|ReadData2[10]~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y39_N30
cyclonev_lcell_comb \reg_file_inst|ReadData2[10]~111 (
// Equation(s):
// \reg_file_inst|ReadData2[10]~111_combout  = ( \reg_file_inst|ReadData2[10]~109_combout  & ( \reg_file_inst|ReadData2[10]~106_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((!\reg_file_inst|ReadData2[4]~7_combout  & 
// ((\reg_file_inst|ReadData2[4]~6_combout ))) # (\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[10]~110_combout  & !\reg_file_inst|ReadData2[4]~6_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[10]~109_combout  & ( 
// \reg_file_inst|ReadData2[10]~106_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((\reg_file_inst|ReadData2[10]~110_combout  & (\reg_file_inst|ReadData2[4]~7_combout  & !\reg_file_inst|ReadData2[4]~6_combout ))) ) ) ) # ( 
// \reg_file_inst|ReadData2[10]~109_combout  & ( !\reg_file_inst|ReadData2[10]~106_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[4]~6_combout ))) # (\reg_file_inst|ReadData2[4]~7_combout  & 
// (\reg_file_inst|ReadData2[10]~110_combout  & !\reg_file_inst|ReadData2[4]~6_combout )) ) ) ) # ( !\reg_file_inst|ReadData2[10]~109_combout  & ( !\reg_file_inst|ReadData2[10]~106_combout  & ( (\reg_file_inst|ReadData2[10]~110_combout  & 
// (\reg_file_inst|ReadData2[4]~7_combout  & !\reg_file_inst|ReadData2[4]~6_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData2[10]~110_combout ),
	.datab(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datac(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datae(!\reg_file_inst|ReadData2[10]~109_combout ),
	.dataf(!\reg_file_inst|ReadData2[10]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[10]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[10]~111 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[10]~111 .lut_mask = 64'h10101C1CFF10FF1C;
defparam \reg_file_inst|ReadData2[10]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N48
cyclonev_lcell_comb \data_memory_inst|ram_memory~106 (
// Equation(s):
// \data_memory_inst|ram_memory~106_combout  = ( \reg_file_inst|ReadData2[10]~111_combout  & ( (\rtl~5_combout ) # (\data_memory_inst|ram_memory~106_combout ) ) ) # ( !\reg_file_inst|ReadData2[10]~111_combout  & ( (\data_memory_inst|ram_memory~106_combout  & 
// !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~106_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[10]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~106 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~106 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~74 (
// Equation(s):
// \data_memory_inst|ram_memory~74_combout  = ( \rtl~7_combout  & ( \reg_file_inst|ReadData2[10]~111_combout  ) ) # ( !\rtl~7_combout  & ( \data_memory_inst|ram_memory~74_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~74_combout ),
	.datad(!\reg_file_inst|ReadData2[10]~111_combout ),
	.datae(gnd),
	.dataf(!\rtl~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~74 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~74 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_memory_inst|ram_memory~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N15
cyclonev_lcell_comb \data_memory_inst|ram_memory~42 (
// Equation(s):
// \data_memory_inst|ram_memory~42_combout  = ( \rtl~4_combout  & ( \reg_file_inst|ReadData2[10]~111_combout  ) ) # ( !\rtl~4_combout  & ( \data_memory_inst|ram_memory~42_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~42_combout ),
	.datad(!\reg_file_inst|ReadData2[10]~111_combout ),
	.datae(gnd),
	.dataf(!\rtl~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~42 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~42 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_memory_inst|ram_memory~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~10 (
// Equation(s):
// \data_memory_inst|ram_memory~10_combout  = ( \rtl~6_combout  & ( \reg_file_inst|ReadData2[10]~111_combout  ) ) # ( !\rtl~6_combout  & ( \data_memory_inst|ram_memory~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~10_combout ),
	.datad(!\reg_file_inst|ReadData2[10]~111_combout ),
	.datae(gnd),
	.dataf(!\rtl~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~10 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~10 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_memory_inst|ram_memory~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~424 (
// Equation(s):
// \data_memory_inst|ram_memory~424_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & (((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~10_combout )) # (\alu_inst|Add0~1_sumout  & ((\data_memory_inst|ram_memory~42_combout 
// )))))) # (\alu_inst|Add0~9_sumout  & ((((\alu_inst|Add0~1_sumout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~74_combout )))) # (\alu_inst|Add0~1_sumout  & 
// (\data_memory_inst|ram_memory~106_combout )))) # (\alu_inst|Add0~9_sumout  & ((((\alu_inst|Add0~1_sumout ))))) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\data_memory_inst|ram_memory~106_combout ),
	.datac(!\data_memory_inst|ram_memory~74_combout ),
	.datad(!\alu_inst|Add0~1_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~42_combout ),
	.datag(!\data_memory_inst|ram_memory~10_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~424_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~424 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~424 .lut_mask = 64'h0A550A770AFF0A77;
defparam \data_memory_inst|ram_memory~424 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~170 (
// Equation(s):
// \data_memory_inst|ram_memory~170_combout  = ( \rtl~0_combout  & ( \reg_file_inst|ReadData2[10]~111_combout  ) ) # ( !\rtl~0_combout  & ( \data_memory_inst|ram_memory~170_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[10]~111_combout ),
	.datad(!\data_memory_inst|ram_memory~170_combout ),
	.datae(gnd),
	.dataf(!\rtl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~170 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~170 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \data_memory_inst|ram_memory~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~202 (
// Equation(s):
// \data_memory_inst|ram_memory~202_combout  = ( \reg_file_inst|ReadData2[10]~111_combout  & ( (\rtl~3_combout ) # (\data_memory_inst|ram_memory~202_combout ) ) ) # ( !\reg_file_inst|ReadData2[10]~111_combout  & ( (\data_memory_inst|ram_memory~202_combout  & 
// !\rtl~3_combout ) ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~202_combout ),
	.datac(!\rtl~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[10]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~202 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~202 .lut_mask = 64'h303030303F3F3F3F;
defparam \data_memory_inst|ram_memory~202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N57
cyclonev_lcell_comb \data_memory_inst|ram_memory~234 (
// Equation(s):
// \data_memory_inst|ram_memory~234_combout  = (!\rtl~1_combout  & (\data_memory_inst|ram_memory~234_combout )) # (\rtl~1_combout  & ((\reg_file_inst|ReadData2[10]~111_combout )))

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~234_combout ),
	.datac(!\rtl~1_combout ),
	.datad(!\reg_file_inst|ReadData2[10]~111_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~234 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~234 .lut_mask = 64'h303F303F303F303F;
defparam \data_memory_inst|ram_memory~234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N45
cyclonev_lcell_comb \data_memory_inst|ram_memory~138 (
// Equation(s):
// \data_memory_inst|ram_memory~138_combout  = ( \rtl~2_combout  & ( \reg_file_inst|ReadData2[10]~111_combout  ) ) # ( !\rtl~2_combout  & ( \data_memory_inst|ram_memory~138_combout  ) )

	.dataa(!\reg_file_inst|ReadData2[10]~111_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~138_combout ),
	.datae(gnd),
	.dataf(!\rtl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~138 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~138 .lut_mask = 64'h00FF00FF55555555;
defparam \data_memory_inst|ram_memory~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N24
cyclonev_lcell_comb \data_memory_inst|ram_memory~296 (
// Equation(s):
// \data_memory_inst|ram_memory~296_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~424_combout  & (((\data_memory_inst|ram_memory~138_combout  & (\alu_inst|Add0~9_sumout ))))) # (\data_memory_inst|ram_memory~424_combout  & 
// ((((!\alu_inst|Add0~9_sumout ))) # (\data_memory_inst|ram_memory~170_combout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~424_combout  & (((\data_memory_inst|ram_memory~202_combout  & (\alu_inst|Add0~9_sumout ))))) # 
// (\data_memory_inst|ram_memory~424_combout  & ((((!\alu_inst|Add0~9_sumout ) # (\data_memory_inst|ram_memory~234_combout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~424_combout ),
	.datab(!\data_memory_inst|ram_memory~170_combout ),
	.datac(!\data_memory_inst|ram_memory~202_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~234_combout ),
	.datag(!\data_memory_inst|ram_memory~138_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~296 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~296 .lut_mask = 64'h551B550A551B555F;
defparam \data_memory_inst|ram_memory~296 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y40_N15
cyclonev_lcell_comb \control_unit_inst|ALUSrc (
// Equation(s):
// \control_unit_inst|ALUSrc~combout  = ( \control_unit_inst|Decoder0~5_combout  & ( \control_unit_inst|Decoder0~0_combout  ) ) # ( !\control_unit_inst|Decoder0~5_combout  & ( \control_unit_inst|Decoder0~0_combout  ) ) # ( 
// \control_unit_inst|Decoder0~5_combout  & ( !\control_unit_inst|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_unit_inst|Decoder0~5_combout ),
	.dataf(!\control_unit_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit_inst|ALUSrc~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit_inst|ALUSrc .extended_lut = "off";
defparam \control_unit_inst|ALUSrc .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \control_unit_inst|ALUSrc .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y43_N8
dffeas \reg_file_inst|regs[9][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y43_N41
dffeas \reg_file_inst|regs[11][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y44_N6
cyclonev_lcell_comb \reg_file_inst|ReadData1[9]~100 (
// Equation(s):
// \reg_file_inst|ReadData1[9]~100_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[11][9]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~21_combout  & ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[9][9]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[8][9]~q  ) ) )

	.dataa(!\reg_file_inst|regs[9][9]~q ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[11][9]~q ),
	.datad(!\reg_file_inst|regs[8][9]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[9]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[9]~100 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[9]~100 .lut_mask = 64'h00FF555500000F0F;
defparam \reg_file_inst|ReadData1[9]~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y40_N5
dffeas \reg_file_inst|regs[31][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y42_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[9]~95 (
// Equation(s):
// \reg_file_inst|ReadData1[9]~95_combout  = ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[31][9]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[31][9]~q ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[9]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[9]~95 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[9]~95 .lut_mask = 64'h0000000000000F0F;
defparam \reg_file_inst|ReadData1[9]~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y42_N35
dffeas \reg_file_inst|regs[25][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y42_N17
dffeas \reg_file_inst|regs[17][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y42_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[9]~93 (
// Equation(s):
// \reg_file_inst|ReadData1[9]~93_combout  = ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[17][9]~q ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// (\reg_file_inst|regs[25][9]~q )) ) )

	.dataa(!\reg_file_inst|regs[25][9]~q ),
	.datab(!\reg_file_inst|regs[17][9]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[9]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[9]~93 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[9]~93 .lut_mask = 64'h3535000035350000;
defparam \reg_file_inst|ReadData1[9]~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y42_N41
dffeas \reg_file_inst|regs[18][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y42_N24
cyclonev_lcell_comb \reg_file_inst|regs[22][9]~feeder (
// Equation(s):
// \reg_file_inst|regs[22][9]~feeder_combout  = \Mux22~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[22][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[22][9]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[22][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file_inst|regs[22][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y42_N26
dffeas \reg_file_inst|regs[22][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[22][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y42_N2
dffeas \reg_file_inst|regs[26][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y42_N8
dffeas \reg_file_inst|regs[30][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y42_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[9]~94 (
// Equation(s):
// \reg_file_inst|ReadData1[9]~94_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[30][9]~q  & ( (\reg_file_inst|regs[26][9]~q ) # (\instruction_memory_inst|memoria_ROM~23_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[30][9]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[18][9]~q )) # (\instruction_memory_inst|memoria_ROM~23_combout  & 
// ((\reg_file_inst|regs[22][9]~q ))) ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\reg_file_inst|regs[30][9]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[26][9]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\reg_file_inst|regs[30][9]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[18][9]~q )) # (\instruction_memory_inst|memoria_ROM~23_combout  & 
// ((\reg_file_inst|regs[22][9]~q ))) ) ) )

	.dataa(!\reg_file_inst|regs[18][9]~q ),
	.datab(!\reg_file_inst|regs[22][9]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|regs[26][9]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\reg_file_inst|regs[30][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[9]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[9]~94 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[9]~94 .lut_mask = 64'h535300F053530FFF;
defparam \reg_file_inst|ReadData1[9]~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y43_N32
dffeas \reg_file_inst|regs[20][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y41_N3
cyclonev_lcell_comb \reg_file_inst|regs[16][9]~feeder (
// Equation(s):
// \reg_file_inst|regs[16][9]~feeder_combout  = ( \Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[16][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[16][9]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[16][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[16][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y41_N5
dffeas \reg_file_inst|regs[16][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[16][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y43_N53
dffeas \reg_file_inst|regs[28][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y43_N0
cyclonev_lcell_comb \reg_file_inst|regs[24][9]~feeder (
// Equation(s):
// \reg_file_inst|regs[24][9]~feeder_combout  = ( \Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[24][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[24][9]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[24][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[24][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y43_N2
dffeas \reg_file_inst|regs[24][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[24][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y43_N12
cyclonev_lcell_comb \reg_file_inst|ReadData1[9]~92 (
// Equation(s):
// \reg_file_inst|ReadData1[9]~92_combout  = ( \reg_file_inst|regs[24][9]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout ) # (\reg_file_inst|regs[28][9]~q ) ) ) ) # ( 
// !\reg_file_inst|regs[24][9]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[28][9]~q  & \instruction_memory_inst|memoria_ROM~23_combout ) ) ) ) # ( \reg_file_inst|regs[24][9]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[16][9]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[20][9]~q )) ) ) ) # ( 
// !\reg_file_inst|regs[24][9]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[16][9]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & 
// (\reg_file_inst|regs[20][9]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[20][9]~q ),
	.datab(!\reg_file_inst|regs[16][9]~q ),
	.datac(!\reg_file_inst|regs[28][9]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(!\reg_file_inst|regs[24][9]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[9]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[9]~92 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[9]~92 .lut_mask = 64'h33553355000FFF0F;
defparam \reg_file_inst|ReadData1[9]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y42_N57
cyclonev_lcell_comb \reg_file_inst|ReadData1[9]~96 (
// Equation(s):
// \reg_file_inst|ReadData1[9]~96_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|ReadData1[9]~92_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[9]~94_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[9]~95_combout )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|ReadData1[9]~92_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout ) 
// # (\reg_file_inst|ReadData1[9]~93_combout ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|ReadData1[9]~92_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[9]~94_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[9]~95_combout )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|ReadData1[9]~92_combout  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & 
// \reg_file_inst|ReadData1[9]~93_combout ) ) ) )

	.dataa(!\reg_file_inst|ReadData1[9]~95_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\reg_file_inst|ReadData1[9]~93_combout ),
	.datad(!\reg_file_inst|ReadData1[9]~94_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\reg_file_inst|ReadData1[9]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[9]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[9]~96 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[9]~96 .lut_mask = 64'h030311DDCFCF11DD;
defparam \reg_file_inst|ReadData1[9]~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y43_N17
dffeas \reg_file_inst|regs[1][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y42_N3
cyclonev_lcell_comb \reg_file_inst|ReadData1[9]~98 (
// Equation(s):
// \reg_file_inst|ReadData1[9]~98_combout  = ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[1][9]~q  & \instruction_memory_inst|memoria_ROM~21_combout ) ) )

	.dataa(!\reg_file_inst|regs[1][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[9]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[9]~98 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[9]~98 .lut_mask = 64'h0055005500000000;
defparam \reg_file_inst|ReadData1[9]~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y40_N8
dffeas \reg_file_inst|regs[14][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N17
dffeas \reg_file_inst|regs[13][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y41_N38
dffeas \reg_file_inst|regs[12][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux22~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y40_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[9]~97 (
// Equation(s):
// \reg_file_inst|ReadData1[9]~97_combout  = ( \reg_file_inst|regs[12][9]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout ) # ((\reg_file_inst|regs[13][9]~q )))) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[14][9]~q ))) ) ) # ( !\reg_file_inst|regs[12][9]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[13][9]~q )))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[14][9]~q ))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\reg_file_inst|regs[14][9]~q ),
	.datad(!\reg_file_inst|regs[13][9]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[12][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[9]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[9]~97 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[9]~97 .lut_mask = 64'h042604268CAE8CAE;
defparam \reg_file_inst|ReadData1[9]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y42_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[9]~99 (
// Equation(s):
// \reg_file_inst|ReadData1[9]~99_combout  = ( \reg_file_inst|ReadData1[9]~98_combout  & ( \reg_file_inst|ReadData1[9]~97_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout ) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData1[9]~98_combout  & ( \reg_file_inst|ReadData1[9]~97_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  ) ) ) # ( \reg_file_inst|ReadData1[9]~98_combout  & ( !\reg_file_inst|ReadData1[9]~97_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout  & !\instruction_memory_inst|memoria_ROM~24_combout ) ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(!\reg_file_inst|ReadData1[9]~98_combout ),
	.dataf(!\reg_file_inst|ReadData1[9]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[9]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[9]~99 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[9]~99 .lut_mask = 64'h0000CC0000FFCCFF;
defparam \reg_file_inst|ReadData1[9]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y42_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[9]~101 (
// Equation(s):
// \reg_file_inst|ReadData1[9]~101_combout  = ( \reg_file_inst|ReadData1[9]~96_combout  & ( \reg_file_inst|ReadData1[9]~99_combout  & ( ((!\reg_file_inst|ReadData1[29]~5_combout  & (\reg_file_inst|ReadData1[9]~100_combout  & 
// \reg_file_inst|ReadData1[29]~6_combout )) # (\reg_file_inst|ReadData1[29]~5_combout  & ((!\reg_file_inst|ReadData1[29]~6_combout )))) # (\instruction_memory_inst|memoria_ROM~25_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[9]~96_combout  & ( 
// \reg_file_inst|ReadData1[9]~99_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & (\reg_file_inst|ReadData1[9]~100_combout  & \reg_file_inst|ReadData1[29]~6_combout )) # (\reg_file_inst|ReadData1[29]~5_combout  & 
// ((!\reg_file_inst|ReadData1[29]~6_combout ))) ) ) ) # ( \reg_file_inst|ReadData1[9]~96_combout  & ( !\reg_file_inst|ReadData1[9]~99_combout  & ( ((!\reg_file_inst|ReadData1[29]~5_combout  & (\reg_file_inst|ReadData1[9]~100_combout  & 
// \reg_file_inst|ReadData1[29]~6_combout ))) # (\instruction_memory_inst|memoria_ROM~25_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[9]~96_combout  & ( !\reg_file_inst|ReadData1[9]~99_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & 
// (\reg_file_inst|ReadData1[9]~100_combout  & \reg_file_inst|ReadData1[29]~6_combout )) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~25_combout ),
	.datab(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datac(!\reg_file_inst|ReadData1[9]~100_combout ),
	.datad(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datae(!\reg_file_inst|ReadData1[9]~96_combout ),
	.dataf(!\reg_file_inst|ReadData1[9]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[9]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[9]~101 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[9]~101 .lut_mask = 64'h000C555D330C775D;
defparam \reg_file_inst|ReadData1[9]~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y40_N50
dffeas \reg_file_inst|regs[1][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y39_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[8]~88 (
// Equation(s):
// \reg_file_inst|ReadData1[8]~88_combout  = ( \reg_file_inst|regs[1][8]~q  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[8]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[8]~88 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[8]~88 .lut_mask = 64'h0000000044444444;
defparam \reg_file_inst|ReadData1[8]~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y39_N59
dffeas \reg_file_inst|regs[12][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N10
dffeas \reg_file_inst|regs[14][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N17
dffeas \reg_file_inst|regs[13][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y39_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[8]~87 (
// Equation(s):
// \reg_file_inst|ReadData1[8]~87_combout  = ( \reg_file_inst|regs[13][8]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[12][8]~q )) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[14][8]~q ))))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout )) ) ) # ( !\reg_file_inst|regs[13][8]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[12][8]~q )) # (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[14][8]~q ))))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(!\reg_file_inst|regs[12][8]~q ),
	.datad(!\reg_file_inst|regs[14][8]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[13][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[8]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[8]~87 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[8]~87 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \reg_file_inst|ReadData1[8]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y39_N36
cyclonev_lcell_comb \reg_file_inst|ReadData1[8]~89 (
// Equation(s):
// \reg_file_inst|ReadData1[8]~89_combout  = ( \reg_file_inst|ReadData1[8]~87_combout  & ( ((!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|ReadData1[8]~88_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) # ( 
// !\reg_file_inst|ReadData1[8]~87_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (!\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|ReadData1[8]~88_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|ReadData1[8]~88_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[8]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[8]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[8]~89 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[8]~89 .lut_mask = 64'h00A000A00FAF0FAF;
defparam \reg_file_inst|ReadData1[8]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y43_N33
cyclonev_lcell_comb \reg_file_inst|regs[31][8]~feeder (
// Equation(s):
// \reg_file_inst|regs[31][8]~feeder_combout  = ( \Mux23~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[31][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[31][8]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[31][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[31][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y43_N35
dffeas \reg_file_inst|regs[31][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[31][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y42_N21
cyclonev_lcell_comb \reg_file_inst|ReadData1[8]~85 (
// Equation(s):
// \reg_file_inst|ReadData1[8]~85_combout  = ( \reg_file_inst|regs[31][8]~q  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \instruction_memory_inst|memoria_ROM~23_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[31][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[8]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[8]~85 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[8]~85 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData1[8]~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y42_N38
dffeas \reg_file_inst|regs[30][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y42_N44
dffeas \reg_file_inst|regs[26][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N24
cyclonev_lcell_comb \reg_file_inst|regs[22][8]~feeder (
// Equation(s):
// \reg_file_inst|regs[22][8]~feeder_combout  = ( \Mux23~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[22][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[22][8]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[22][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[22][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y42_N26
dffeas \reg_file_inst|regs[22][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[22][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N42
cyclonev_lcell_comb \reg_file_inst|regs[18][8]~feeder (
// Equation(s):
// \reg_file_inst|regs[18][8]~feeder_combout  = ( \Mux23~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[18][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[18][8]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[18][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[18][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y42_N44
dffeas \reg_file_inst|regs[18][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[18][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y42_N45
cyclonev_lcell_comb \reg_file_inst|ReadData1[8]~84 (
// Equation(s):
// \reg_file_inst|ReadData1[8]~84_combout  = ( \reg_file_inst|regs[18][8]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[26][8]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[30][8]~q )) ) ) ) # ( !\reg_file_inst|regs[18][8]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & 
// ((\reg_file_inst|regs[26][8]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[30][8]~q )) ) ) ) # ( \reg_file_inst|regs[18][8]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout ) # (\reg_file_inst|regs[22][8]~q ) ) ) ) # ( !\reg_file_inst|regs[18][8]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( (\instruction_memory_inst|memoria_ROM~23_combout  & 
// \reg_file_inst|regs[22][8]~q ) ) ) )

	.dataa(!\reg_file_inst|regs[30][8]~q ),
	.datab(!\reg_file_inst|regs[26][8]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|regs[22][8]~q ),
	.datae(!\reg_file_inst|regs[18][8]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[8]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[8]~84 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[8]~84 .lut_mask = 64'h000FF0FF35353535;
defparam \reg_file_inst|ReadData1[8]~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y42_N26
dffeas \reg_file_inst|regs[24][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y42_N41
dffeas \reg_file_inst|regs[20][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y42_N2
dffeas \reg_file_inst|regs[28][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y41_N20
dffeas \reg_file_inst|regs[16][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y42_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[8]~82 (
// Equation(s):
// \reg_file_inst|ReadData1[8]~82_combout  = ( \reg_file_inst|regs[16][8]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[20][8]~q )) # 
// (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[28][8]~q ))) ) ) ) # ( !\reg_file_inst|regs[16][8]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & 
// (\reg_file_inst|regs[20][8]~q )) # (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[28][8]~q ))) ) ) ) # ( \reg_file_inst|regs[16][8]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[24][8]~q ) ) ) ) # ( !\reg_file_inst|regs[16][8]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (\reg_file_inst|regs[24][8]~q  & 
// \instruction_memory_inst|memoria_ROM~24_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[24][8]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\reg_file_inst|regs[20][8]~q ),
	.datad(!\reg_file_inst|regs[28][8]~q ),
	.datae(!\reg_file_inst|regs[16][8]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[8]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[8]~82 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[8]~82 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \reg_file_inst|ReadData1[8]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y42_N46
dffeas \reg_file_inst|regs[17][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y42_N23
dffeas \reg_file_inst|regs[25][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y42_N45
cyclonev_lcell_comb \reg_file_inst|ReadData1[8]~83 (
// Equation(s):
// \reg_file_inst|ReadData1[8]~83_combout  = ( \reg_file_inst|regs[25][8]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[17][8]~q ) # (\instruction_memory_inst|memoria_ROM~24_combout ))) ) ) # ( 
// !\reg_file_inst|regs[25][8]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (!\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|regs[17][8]~q )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|regs[17][8]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[25][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[8]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[8]~83 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[8]~83 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \reg_file_inst|ReadData1[8]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y42_N36
cyclonev_lcell_comb \reg_file_inst|ReadData1[8]~86 (
// Equation(s):
// \reg_file_inst|ReadData1[8]~86_combout  = ( \reg_file_inst|ReadData1[8]~82_combout  & ( \reg_file_inst|ReadData1[8]~83_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout ) # ((!\instruction_memory_inst|memoria_ROM~21_combout  & 
// ((\reg_file_inst|ReadData1[8]~84_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[8]~85_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[8]~82_combout  & ( \reg_file_inst|ReadData1[8]~83_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (((\reg_file_inst|ReadData1[8]~84_combout  & \instruction_memory_inst|memoria_ROM~22_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~22_combout )) # (\reg_file_inst|ReadData1[8]~85_combout ))) ) ) ) # ( \reg_file_inst|ReadData1[8]~82_combout  & ( !\reg_file_inst|ReadData1[8]~83_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~22_combout ) # (\reg_file_inst|ReadData1[8]~84_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[8]~85_combout  & ((\instruction_memory_inst|memoria_ROM~22_combout )))) ) 
// ) ) # ( !\reg_file_inst|ReadData1[8]~82_combout  & ( !\reg_file_inst|ReadData1[8]~83_combout  & ( (\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[8]~84_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[8]~85_combout )))) ) ) )

	.dataa(!\reg_file_inst|ReadData1[8]~85_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\reg_file_inst|ReadData1[8]~84_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(!\reg_file_inst|ReadData1[8]~82_combout ),
	.dataf(!\reg_file_inst|ReadData1[8]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[8]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[8]~86 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[8]~86 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \reg_file_inst|ReadData1[8]~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y40_N2
dffeas \reg_file_inst|regs[11][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux23~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y43_N50
dffeas \reg_file_inst|regs[9][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y40_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[8]~90 (
// Equation(s):
// \reg_file_inst|ReadData1[8]~90_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[9][8]~q ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & 
// (\reg_file_inst|regs[11][8]~q )) ) ) # ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( (\reg_file_inst|regs[8][8]~q  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) )

	.dataa(!\reg_file_inst|regs[11][8]~q ),
	.datab(!\reg_file_inst|regs[8][8]~q ),
	.datac(!\reg_file_inst|regs[9][8]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[8]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[8]~90 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[8]~90 .lut_mask = 64'h330033000F550F55;
defparam \reg_file_inst|ReadData1[8]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y42_N54
cyclonev_lcell_comb \reg_file_inst|ReadData1[8]~91 (
// Equation(s):
// \reg_file_inst|ReadData1[8]~91_combout  = ( \reg_file_inst|ReadData1[8]~86_combout  & ( \reg_file_inst|ReadData1[8]~90_combout  & ( ((!\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[29]~5_combout  & 
// \reg_file_inst|ReadData1[8]~89_combout )) # (\reg_file_inst|ReadData1[29]~6_combout  & (!\reg_file_inst|ReadData1[29]~5_combout ))) # (\instruction_memory_inst|memoria_ROM~25_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[8]~86_combout  & ( 
// \reg_file_inst|ReadData1[8]~90_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[29]~5_combout  & \reg_file_inst|ReadData1[8]~89_combout )) # (\reg_file_inst|ReadData1[29]~6_combout  & 
// (!\reg_file_inst|ReadData1[29]~5_combout )) ) ) ) # ( \reg_file_inst|ReadData1[8]~86_combout  & ( !\reg_file_inst|ReadData1[8]~90_combout  & ( ((!\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[29]~5_combout  & 
// \reg_file_inst|ReadData1[8]~89_combout ))) # (\instruction_memory_inst|memoria_ROM~25_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[8]~86_combout  & ( !\reg_file_inst|ReadData1[8]~90_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & 
// (\reg_file_inst|ReadData1[29]~5_combout  & \reg_file_inst|ReadData1[8]~89_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~25_combout ),
	.datac(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datad(!\reg_file_inst|ReadData1[8]~89_combout ),
	.datae(!\reg_file_inst|ReadData1[8]~86_combout ),
	.dataf(!\reg_file_inst|ReadData1[8]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[8]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[8]~91 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[8]~91 .lut_mask = 64'h000A333B505A737B;
defparam \reg_file_inst|ReadData1[8]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y40_N15
cyclonev_lcell_comb \reg_file_inst|regs[1][7]~feeder (
// Equation(s):
// \reg_file_inst|regs[1][7]~feeder_combout  = \Mux24~0_combout 

	.dataa(gnd),
	.datab(!\Mux24~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[1][7]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[1][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file_inst|regs[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y40_N17
dffeas \reg_file_inst|regs[1][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y40_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[7]~78 (
// Equation(s):
// \reg_file_inst|ReadData1[7]~78_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & \reg_file_inst|regs[1][7]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(!\reg_file_inst|regs[1][7]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[7]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[7]~78 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[7]~78 .lut_mask = 64'h0000000000F000F0;
defparam \reg_file_inst|ReadData1[7]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y40_N50
dffeas \reg_file_inst|regs[14][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N32
dffeas \reg_file_inst|regs[13][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N41
dffeas \reg_file_inst|regs[12][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y40_N30
cyclonev_lcell_comb \reg_file_inst|ReadData1[7]~77 (
// Equation(s):
// \reg_file_inst|ReadData1[7]~77_combout  = ( \reg_file_inst|regs[12][7]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout ) # ((\reg_file_inst|regs[13][7]~q )))) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[14][7]~q ))) ) ) # ( !\reg_file_inst|regs[12][7]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[13][7]~q )))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[14][7]~q ))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\reg_file_inst|regs[14][7]~q ),
	.datad(!\reg_file_inst|regs[13][7]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[7]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[7]~77 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[7]~77 .lut_mask = 64'h042604268CAE8CAE;
defparam \reg_file_inst|ReadData1[7]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y40_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[7]~79 (
// Equation(s):
// \reg_file_inst|ReadData1[7]~79_combout  = ( \reg_file_inst|ReadData1[7]~77_combout  & ( ((!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|ReadData1[7]~78_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) # ( 
// !\reg_file_inst|ReadData1[7]~77_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|ReadData1[7]~78_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datac(!\reg_file_inst|ReadData1[7]~78_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[7]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[7]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[7]~79 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[7]~79 .lut_mask = 64'h080808085D5D5D5D;
defparam \reg_file_inst|ReadData1[7]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y40_N38
dffeas \reg_file_inst|regs[28][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y40_N20
dffeas \reg_file_inst|regs[24][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y40_N38
dffeas \reg_file_inst|regs[20][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N8
dffeas \reg_file_inst|regs[16][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y40_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[7]~72 (
// Equation(s):
// \reg_file_inst|ReadData1[7]~72_combout  = ( \reg_file_inst|regs[20][7]~q  & ( \reg_file_inst|regs[16][7]~q  & ( (!\instruction_memory_inst|memoria_ROM~24_combout ) # ((!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[24][7]~q ))) 
// # (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[28][7]~q ))) ) ) ) # ( !\reg_file_inst|regs[20][7]~q  & ( \reg_file_inst|regs[16][7]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[24][7]~q )))) # (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[28][7]~q  & ((\instruction_memory_inst|memoria_ROM~24_combout )))) ) ) ) # ( 
// \reg_file_inst|regs[20][7]~q  & ( !\reg_file_inst|regs[16][7]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (((\reg_file_inst|regs[24][7]~q  & \instruction_memory_inst|memoria_ROM~24_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~23_combout  & (((!\instruction_memory_inst|memoria_ROM~24_combout )) # (\reg_file_inst|regs[28][7]~q ))) ) ) ) # ( !\reg_file_inst|regs[20][7]~q  & ( !\reg_file_inst|regs[16][7]~q  & ( 
// (\instruction_memory_inst|memoria_ROM~24_combout  & ((!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[24][7]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[28][7]~q )))) ) ) )

	.dataa(!\reg_file_inst|regs[28][7]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datac(!\reg_file_inst|regs[24][7]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(!\reg_file_inst|regs[20][7]~q ),
	.dataf(!\reg_file_inst|regs[16][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[7]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[7]~72 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[7]~72 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \reg_file_inst|ReadData1[7]~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y38_N14
dffeas \reg_file_inst|regs[25][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y40_N30
cyclonev_lcell_comb \reg_file_inst|ReadData1[7]~73 (
// Equation(s):
// \reg_file_inst|ReadData1[7]~73_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[25][7]~q ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[17][7]~q ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(!\reg_file_inst|regs[17][7]~q ),
	.datac(!\reg_file_inst|regs[25][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[7]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[7]~73 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[7]~73 .lut_mask = 64'h222222220A0A0A0A;
defparam \reg_file_inst|ReadData1[7]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y39_N41
dffeas \reg_file_inst|regs[31][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y40_N21
cyclonev_lcell_comb \reg_file_inst|ReadData1[7]~75 (
// Equation(s):
// \reg_file_inst|ReadData1[7]~75_combout  = ( \reg_file_inst|regs[31][7]~q  & ( (\instruction_memory_inst|memoria_ROM~23_combout  & \instruction_memory_inst|memoria_ROM~24_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[31][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[7]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[7]~75 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[7]~75 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData1[7]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y42_N20
dffeas \reg_file_inst|regs[18][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y40_N14
dffeas \reg_file_inst|regs[30][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y42_N8
dffeas \reg_file_inst|regs[22][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y42_N2
dffeas \reg_file_inst|regs[26][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N3
cyclonev_lcell_comb \reg_file_inst|ReadData1[7]~74 (
// Equation(s):
// \reg_file_inst|ReadData1[7]~74_combout  = ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[30][7]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[26][7]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~23_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[22][7]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~23_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[18][7]~q  ) ) )

	.dataa(!\reg_file_inst|regs[18][7]~q ),
	.datab(!\reg_file_inst|regs[30][7]~q ),
	.datac(!\reg_file_inst|regs[22][7]~q ),
	.datad(!\reg_file_inst|regs[26][7]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[7]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[7]~74 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[7]~74 .lut_mask = 64'h55550F0F00FF3333;
defparam \reg_file_inst|ReadData1[7]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y40_N57
cyclonev_lcell_comb \reg_file_inst|ReadData1[7]~76 (
// Equation(s):
// \reg_file_inst|ReadData1[7]~76_combout  = ( \reg_file_inst|ReadData1[7]~75_combout  & ( \reg_file_inst|ReadData1[7]~74_combout  & ( ((!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[7]~72_combout )) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[7]~73_combout )))) # (\instruction_memory_inst|memoria_ROM~22_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[7]~75_combout  & ( \reg_file_inst|ReadData1[7]~74_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (((\instruction_memory_inst|memoria_ROM~22_combout )) # (\reg_file_inst|ReadData1[7]~72_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (((\reg_file_inst|ReadData1[7]~73_combout  & 
// !\instruction_memory_inst|memoria_ROM~22_combout )))) ) ) ) # ( \reg_file_inst|ReadData1[7]~75_combout  & ( !\reg_file_inst|ReadData1[7]~74_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[7]~72_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~22_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (((\instruction_memory_inst|memoria_ROM~22_combout ) # (\reg_file_inst|ReadData1[7]~73_combout )))) ) ) ) # ( 
// !\reg_file_inst|ReadData1[7]~75_combout  & ( !\reg_file_inst|ReadData1[7]~74_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[7]~72_combout )) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[7]~73_combout ))))) ) ) )

	.dataa(!\reg_file_inst|ReadData1[7]~72_combout ),
	.datab(!\reg_file_inst|ReadData1[7]~73_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(!\reg_file_inst|ReadData1[7]~75_combout ),
	.dataf(!\reg_file_inst|ReadData1[7]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[7]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[7]~76 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[7]~76 .lut_mask = 64'h5300530F53F053FF;
defparam \reg_file_inst|ReadData1[7]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y38_N53
dffeas \reg_file_inst|regs[9][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y38_N20
dffeas \reg_file_inst|regs[8][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y38_N41
dffeas \reg_file_inst|regs[11][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y38_N30
cyclonev_lcell_comb \reg_file_inst|ReadData1[7]~80 (
// Equation(s):
// \reg_file_inst|ReadData1[7]~80_combout  = ( \reg_file_inst|regs[11][7]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[8][7]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[9][7]~q )))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\instruction_memory_inst|memoria_ROM~21_combout )) ) ) # ( !\reg_file_inst|regs[11][7]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[8][7]~q ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[9][7]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\reg_file_inst|regs[9][7]~q ),
	.datad(!\reg_file_inst|regs[8][7]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[11][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[7]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[7]~80 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[7]~80 .lut_mask = 64'h028A028A139B139B;
defparam \reg_file_inst|ReadData1[7]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N57
cyclonev_lcell_comb \reg_file_inst|ReadData1[7]~81 (
// Equation(s):
// \reg_file_inst|ReadData1[7]~81_combout  = ( \reg_file_inst|ReadData1[7]~76_combout  & ( \reg_file_inst|ReadData1[7]~80_combout  & ( ((!\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[29]~5_combout  & 
// \reg_file_inst|ReadData1[7]~79_combout )) # (\reg_file_inst|ReadData1[29]~6_combout  & (!\reg_file_inst|ReadData1[29]~5_combout ))) # (\instruction_memory_inst|memoria_ROM~25_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[7]~76_combout  & ( 
// \reg_file_inst|ReadData1[7]~80_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[29]~5_combout  & \reg_file_inst|ReadData1[7]~79_combout )) # (\reg_file_inst|ReadData1[29]~6_combout  & 
// (!\reg_file_inst|ReadData1[29]~5_combout )) ) ) ) # ( \reg_file_inst|ReadData1[7]~76_combout  & ( !\reg_file_inst|ReadData1[7]~80_combout  & ( ((!\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[29]~5_combout  & 
// \reg_file_inst|ReadData1[7]~79_combout ))) # (\instruction_memory_inst|memoria_ROM~25_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[7]~76_combout  & ( !\reg_file_inst|ReadData1[7]~80_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & 
// (\reg_file_inst|ReadData1[29]~5_combout  & \reg_file_inst|ReadData1[7]~79_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datab(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datac(!\reg_file_inst|ReadData1[7]~79_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~25_combout ),
	.datae(!\reg_file_inst|ReadData1[7]~76_combout ),
	.dataf(!\reg_file_inst|ReadData1[7]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[7]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[7]~81 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[7]~81 .lut_mask = 64'h020202FF464646FF;
defparam \reg_file_inst|ReadData1[7]~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y40_N4
dffeas \reg_file_inst|regs[20][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y41_N0
cyclonev_lcell_comb \reg_file_inst|regs[16][6]~feeder (
// Equation(s):
// \reg_file_inst|regs[16][6]~feeder_combout  = \Mux25~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux25~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[16][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[16][6]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[16][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file_inst|regs[16][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y41_N2
dffeas \reg_file_inst|regs[16][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[16][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y40_N56
dffeas \reg_file_inst|regs[28][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N56
dffeas \reg_file_inst|regs[24][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y40_N0
cyclonev_lcell_comb \reg_file_inst|ReadData1[6]~62 (
// Equation(s):
// \reg_file_inst|ReadData1[6]~62_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[28][6]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[20][6]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[24][6]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[16][6]~q  ) ) )

	.dataa(!\reg_file_inst|regs[20][6]~q ),
	.datab(!\reg_file_inst|regs[16][6]~q ),
	.datac(!\reg_file_inst|regs[28][6]~q ),
	.datad(!\reg_file_inst|regs[24][6]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[6]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[6]~62 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[6]~62 .lut_mask = 64'h333300FF55550F0F;
defparam \reg_file_inst|ReadData1[6]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y41_N41
dffeas \reg_file_inst|regs[17][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y41_N59
dffeas \reg_file_inst|regs[25][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[6]~63 (
// Equation(s):
// \reg_file_inst|ReadData1[6]~63_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[25][6]~q ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (\reg_file_inst|regs[17][6]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[17][6]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|regs[25][6]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[6]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[6]~63 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[6]~63 .lut_mask = 64'h3030303000F000F0;
defparam \reg_file_inst|ReadData1[6]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y40_N35
dffeas \reg_file_inst|regs[31][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[6]~65 (
// Equation(s):
// \reg_file_inst|ReadData1[6]~65_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[31][6]~q ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|regs[31][6]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[6]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[6]~65 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[6]~65 .lut_mask = 64'h0000000000550055;
defparam \reg_file_inst|ReadData1[6]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N33
cyclonev_lcell_comb \reg_file_inst|regs[22][6]~feeder (
// Equation(s):
// \reg_file_inst|regs[22][6]~feeder_combout  = ( \Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[22][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[22][6]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[22][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[22][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y42_N34
dffeas \reg_file_inst|regs[22][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[22][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N14
dffeas \reg_file_inst|regs[26][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N45
cyclonev_lcell_comb \reg_file_inst|regs[18][6]~feeder (
// Equation(s):
// \reg_file_inst|regs[18][6]~feeder_combout  = ( \Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[18][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[18][6]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[18][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[18][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y42_N46
dffeas \reg_file_inst|regs[18][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[18][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y40_N32
dffeas \reg_file_inst|regs[30][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[6]~64 (
// Equation(s):
// \reg_file_inst|ReadData1[6]~64_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[30][6]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[22][6]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[26][6]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[18][6]~q  ) ) )

	.dataa(!\reg_file_inst|regs[22][6]~q ),
	.datab(!\reg_file_inst|regs[26][6]~q ),
	.datac(!\reg_file_inst|regs[18][6]~q ),
	.datad(!\reg_file_inst|regs[30][6]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[6]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[6]~64 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[6]~64 .lut_mask = 64'h0F0F3333555500FF;
defparam \reg_file_inst|ReadData1[6]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[6]~66 (
// Equation(s):
// \reg_file_inst|ReadData1[6]~66_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|ReadData1[6]~64_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout ) # (\reg_file_inst|ReadData1[6]~65_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|ReadData1[6]~64_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[6]~62_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// ((\reg_file_inst|ReadData1[6]~63_combout ))) ) ) ) # ( \instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|ReadData1[6]~64_combout  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|ReadData1[6]~65_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|ReadData1[6]~64_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[6]~62_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// ((\reg_file_inst|ReadData1[6]~63_combout ))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\reg_file_inst|ReadData1[6]~62_combout ),
	.datac(!\reg_file_inst|ReadData1[6]~63_combout ),
	.datad(!\reg_file_inst|ReadData1[6]~65_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\reg_file_inst|ReadData1[6]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[6]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[6]~66 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[6]~66 .lut_mask = 64'h272700552727AAFF;
defparam \reg_file_inst|ReadData1[6]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y40_N2
dffeas \reg_file_inst|regs[11][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N23
dffeas \reg_file_inst|regs[9][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y44_N33
cyclonev_lcell_comb \reg_file_inst|regs[8][6]~feeder (
// Equation(s):
// \reg_file_inst|regs[8][6]~feeder_combout  = ( \Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[8][6]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[8][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y44_N35
dffeas \reg_file_inst|regs[8][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[6]~70 (
// Equation(s):
// \reg_file_inst|ReadData1[6]~70_combout  = ( \reg_file_inst|regs[8][6]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[9][6]~q ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[11][6]~q )))) ) ) # ( !\reg_file_inst|regs[8][6]~q  & ( 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[9][6]~q ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[11][6]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(!\reg_file_inst|regs[11][6]~q ),
	.datad(!\reg_file_inst|regs[9][6]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[8][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[6]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[6]~70 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[6]~70 .lut_mask = 64'h0145014589CD89CD;
defparam \reg_file_inst|ReadData1[6]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y41_N29
dffeas \reg_file_inst|regs[1][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N54
cyclonev_lcell_comb \reg_file_inst|ReadData1[6]~68 (
// Equation(s):
// \reg_file_inst|ReadData1[6]~68_combout  = (!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[1][6]~q  & \instruction_memory_inst|memoria_ROM~21_combout ))

	.dataa(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[1][6]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[6]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[6]~68 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[6]~68 .lut_mask = 64'h000A000A000A000A;
defparam \reg_file_inst|ReadData1[6]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y39_N2
dffeas \reg_file_inst|regs[13][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y39_N53
dffeas \reg_file_inst|regs[12][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y39_N51
cyclonev_lcell_comb \reg_file_inst|ReadData1[6]~67 (
// Equation(s):
// \reg_file_inst|ReadData1[6]~67_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[14][6]~q  & !\instruction_memory_inst|memoria_ROM~21_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[12][6]~q ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[13][6]~q )) ) )

	.dataa(!\reg_file_inst|regs[14][6]~q ),
	.datab(!\reg_file_inst|regs[13][6]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\reg_file_inst|regs[12][6]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[6]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[6]~67 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[6]~67 .lut_mask = 64'h03F303F350505050;
defparam \reg_file_inst|ReadData1[6]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[6]~69 (
// Equation(s):
// \reg_file_inst|ReadData1[6]~69_combout  = ( \reg_file_inst|ReadData1[6]~67_combout  & ( ((!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|ReadData1[6]~68_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) # ( 
// !\reg_file_inst|ReadData1[6]~67_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (!\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|ReadData1[6]~68_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|ReadData1[6]~68_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[6]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[6]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[6]~69 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[6]~69 .lut_mask = 64'h00A000A00FAF0FAF;
defparam \reg_file_inst|ReadData1[6]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N0
cyclonev_lcell_comb \reg_file_inst|ReadData1[6]~71 (
// Equation(s):
// \reg_file_inst|ReadData1[6]~71_combout  = ( \reg_file_inst|ReadData1[29]~6_combout  & ( \reg_file_inst|ReadData1[6]~69_combout  & ( (!\instruction_memory_inst|memoria_ROM~25_combout  & (((\reg_file_inst|ReadData1[6]~70_combout  & 
// !\reg_file_inst|ReadData1[29]~5_combout )))) # (\instruction_memory_inst|memoria_ROM~25_combout  & (((\reg_file_inst|ReadData1[6]~70_combout  & !\reg_file_inst|ReadData1[29]~5_combout )) # (\reg_file_inst|ReadData1[6]~66_combout ))) ) ) ) # ( 
// !\reg_file_inst|ReadData1[29]~6_combout  & ( \reg_file_inst|ReadData1[6]~69_combout  & ( ((\instruction_memory_inst|memoria_ROM~25_combout  & \reg_file_inst|ReadData1[6]~66_combout )) # (\reg_file_inst|ReadData1[29]~5_combout ) ) ) ) # ( 
// \reg_file_inst|ReadData1[29]~6_combout  & ( !\reg_file_inst|ReadData1[6]~69_combout  & ( (!\instruction_memory_inst|memoria_ROM~25_combout  & (((\reg_file_inst|ReadData1[6]~70_combout  & !\reg_file_inst|ReadData1[29]~5_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~25_combout  & (((\reg_file_inst|ReadData1[6]~70_combout  & !\reg_file_inst|ReadData1[29]~5_combout )) # (\reg_file_inst|ReadData1[6]~66_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[29]~6_combout  & ( 
// !\reg_file_inst|ReadData1[6]~69_combout  & ( (\instruction_memory_inst|memoria_ROM~25_combout  & \reg_file_inst|ReadData1[6]~66_combout ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~25_combout ),
	.datab(!\reg_file_inst|ReadData1[6]~66_combout ),
	.datac(!\reg_file_inst|ReadData1[6]~70_combout ),
	.datad(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datae(!\reg_file_inst|ReadData1[29]~6_combout ),
	.dataf(!\reg_file_inst|ReadData1[6]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[6]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[6]~71 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[6]~71 .lut_mask = 64'h11111F1111FF1F11;
defparam \reg_file_inst|ReadData1[6]~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y41_N47
dffeas \reg_file_inst|regs[8][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y41_N50
dffeas \reg_file_inst|regs[9][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y40_N45
cyclonev_lcell_comb \reg_file_inst|regs[11][5]~feeder (
// Equation(s):
// \reg_file_inst|regs[11][5]~feeder_combout  = ( \Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[11][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[11][5]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[11][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[11][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y40_N47
dffeas \reg_file_inst|regs[11][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[11][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y41_N6
cyclonev_lcell_comb \reg_file_inst|ReadData1[5]~60 (
// Equation(s):
// \reg_file_inst|ReadData1[5]~60_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[11][5]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// \instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[9][5]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[8][5]~q  ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[8][5]~q ),
	.datac(!\reg_file_inst|regs[9][5]~q ),
	.datad(!\reg_file_inst|regs[11][5]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[5]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[5]~60 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[5]~60 .lut_mask = 64'h333300000F0F00FF;
defparam \reg_file_inst|ReadData1[5]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N0
cyclonev_lcell_comb \reg_file_inst|ReadData1[5]~58 (
// Equation(s):
// \reg_file_inst|ReadData1[5]~58_combout  = ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[1][5]~q  & \instruction_memory_inst|memoria_ROM~21_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[1][5]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[5]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[5]~58 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[5]~58 .lut_mask = 64'h0303030300000000;
defparam \reg_file_inst|ReadData1[5]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y39_N35
dffeas \reg_file_inst|regs[12][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y39_N41
dffeas \reg_file_inst|regs[13][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y39_N14
dffeas \reg_file_inst|regs[14][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y39_N57
cyclonev_lcell_comb \reg_file_inst|ReadData1[5]~57 (
// Equation(s):
// \reg_file_inst|ReadData1[5]~57_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[14][5]~q  & !\instruction_memory_inst|memoria_ROM~21_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[12][5]~q )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[13][5]~q ))) ) )

	.dataa(!\reg_file_inst|regs[12][5]~q ),
	.datab(!\reg_file_inst|regs[13][5]~q ),
	.datac(!\reg_file_inst|regs[14][5]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[5]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[5]~57 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[5]~57 .lut_mask = 64'h553355330F000F00;
defparam \reg_file_inst|ReadData1[5]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N12
cyclonev_lcell_comb \reg_file_inst|ReadData1[5]~59 (
// Equation(s):
// \reg_file_inst|ReadData1[5]~59_combout  = ( \reg_file_inst|ReadData1[5]~57_combout  & ( ((!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|ReadData1[5]~58_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) # ( 
// !\reg_file_inst|ReadData1[5]~57_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|ReadData1[5]~58_combout  & !\instruction_memory_inst|memoria_ROM~24_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(!\reg_file_inst|ReadData1[5]~58_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[5]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[5]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[5]~59 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[5]~59 .lut_mask = 64'h202020202F2F2F2F;
defparam \reg_file_inst|ReadData1[5]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y40_N47
dffeas \reg_file_inst|regs[31][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[5]~55 (
// Equation(s):
// \reg_file_inst|ReadData1[5]~55_combout  = ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|regs[31][5]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|regs[31][5]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[5]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[5]~55 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[5]~55 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData1[5]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y41_N23
dffeas \reg_file_inst|regs[25][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y41_N49
dffeas \reg_file_inst|regs[17][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[5]~53 (
// Equation(s):
// \reg_file_inst|ReadData1[5]~53_combout  = ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[17][5]~q ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// (\reg_file_inst|regs[25][5]~q )) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\reg_file_inst|regs[25][5]~q ),
	.datad(!\reg_file_inst|regs[17][5]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[5]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[5]~53 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[5]~53 .lut_mask = 64'h03CF03CF00000000;
defparam \reg_file_inst|ReadData1[5]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y40_N32
dffeas \reg_file_inst|regs[24][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y40_N59
dffeas \reg_file_inst|regs[20][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y40_N30
cyclonev_lcell_comb \reg_file_inst|regs[16][5]~feeder (
// Equation(s):
// \reg_file_inst|regs[16][5]~feeder_combout  = ( \Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[16][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[16][5]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[16][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[16][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y40_N32
dffeas \reg_file_inst|regs[16][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[16][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y40_N8
dffeas \reg_file_inst|regs[28][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y40_N45
cyclonev_lcell_comb \reg_file_inst|ReadData1[5]~52 (
// Equation(s):
// \reg_file_inst|ReadData1[5]~52_combout  = ( \reg_file_inst|regs[28][5]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\instruction_memory_inst|memoria_ROM~23_combout ) # (\reg_file_inst|regs[24][5]~q ) ) ) ) # ( !\reg_file_inst|regs[28][5]~q 
//  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[24][5]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) ) # ( \reg_file_inst|regs[28][5]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[16][5]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[20][5]~q )) ) ) ) # ( !\reg_file_inst|regs[28][5]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[16][5]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[20][5]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[24][5]~q ),
	.datab(!\reg_file_inst|regs[20][5]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|regs[16][5]~q ),
	.datae(!\reg_file_inst|regs[28][5]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[5]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[5]~52 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[5]~52 .lut_mask = 64'h03F303F350505F5F;
defparam \reg_file_inst|ReadData1[5]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y42_N44
dffeas \reg_file_inst|regs[18][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y40_N38
dffeas \reg_file_inst|regs[30][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N8
dffeas \reg_file_inst|regs[26][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y42_N55
dffeas \reg_file_inst|regs[22][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y42_N54
cyclonev_lcell_comb \reg_file_inst|ReadData1[5]~54 (
// Equation(s):
// \reg_file_inst|ReadData1[5]~54_combout  = ( \reg_file_inst|regs[22][5]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[26][5]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[30][5]~q )) ) ) ) # ( !\reg_file_inst|regs[22][5]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & 
// ((\reg_file_inst|regs[26][5]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[30][5]~q )) ) ) ) # ( \reg_file_inst|regs[22][5]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[18][5]~q ) # 
// (\instruction_memory_inst|memoria_ROM~23_combout ) ) ) ) # ( !\reg_file_inst|regs[22][5]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[18][5]~q ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(!\reg_file_inst|regs[18][5]~q ),
	.datac(!\reg_file_inst|regs[30][5]~q ),
	.datad(!\reg_file_inst|regs[26][5]~q ),
	.datae(!\reg_file_inst|regs[22][5]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[5]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[5]~54 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[5]~54 .lut_mask = 64'h2222777705AF05AF;
defparam \reg_file_inst|ReadData1[5]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[5]~56 (
// Equation(s):
// \reg_file_inst|ReadData1[5]~56_combout  = ( \reg_file_inst|ReadData1[5]~52_combout  & ( \reg_file_inst|ReadData1[5]~54_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout ) # ((!\instruction_memory_inst|memoria_ROM~22_combout  & 
// ((\reg_file_inst|ReadData1[5]~53_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[5]~55_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[5]~52_combout  & ( \reg_file_inst|ReadData1[5]~54_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & (((\reg_file_inst|ReadData1[5]~53_combout  & \instruction_memory_inst|memoria_ROM~21_combout )))) # (\instruction_memory_inst|memoria_ROM~22_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~21_combout )) # (\reg_file_inst|ReadData1[5]~55_combout ))) ) ) ) # ( \reg_file_inst|ReadData1[5]~52_combout  & ( !\reg_file_inst|ReadData1[5]~54_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~21_combout ) # (\reg_file_inst|ReadData1[5]~53_combout )))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[5]~55_combout  & ((\instruction_memory_inst|memoria_ROM~21_combout )))) ) 
// ) ) # ( !\reg_file_inst|ReadData1[5]~52_combout  & ( !\reg_file_inst|ReadData1[5]~54_combout  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[5]~53_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[5]~55_combout )))) ) ) )

	.dataa(!\reg_file_inst|ReadData1[5]~55_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(!\reg_file_inst|ReadData1[5]~53_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(!\reg_file_inst|ReadData1[5]~52_combout ),
	.dataf(!\reg_file_inst|ReadData1[5]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[5]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[5]~56 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[5]~56 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \reg_file_inst|ReadData1[5]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N42
cyclonev_lcell_comb \reg_file_inst|ReadData1[5]~61 (
// Equation(s):
// \reg_file_inst|ReadData1[5]~61_combout  = ( \reg_file_inst|ReadData1[29]~6_combout  & ( \reg_file_inst|ReadData1[5]~56_combout  & ( ((\reg_file_inst|ReadData1[5]~60_combout  & !\reg_file_inst|ReadData1[29]~5_combout )) # 
// (\instruction_memory_inst|memoria_ROM~25_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[29]~6_combout  & ( \reg_file_inst|ReadData1[5]~56_combout  & ( ((\reg_file_inst|ReadData1[29]~5_combout  & \reg_file_inst|ReadData1[5]~59_combout )) # 
// (\instruction_memory_inst|memoria_ROM~25_combout ) ) ) ) # ( \reg_file_inst|ReadData1[29]~6_combout  & ( !\reg_file_inst|ReadData1[5]~56_combout  & ( (\reg_file_inst|ReadData1[5]~60_combout  & !\reg_file_inst|ReadData1[29]~5_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData1[29]~6_combout  & ( !\reg_file_inst|ReadData1[5]~56_combout  & ( (\reg_file_inst|ReadData1[29]~5_combout  & \reg_file_inst|ReadData1[5]~59_combout ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~25_combout ),
	.datab(!\reg_file_inst|ReadData1[5]~60_combout ),
	.datac(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datad(!\reg_file_inst|ReadData1[5]~59_combout ),
	.datae(!\reg_file_inst|ReadData1[29]~6_combout ),
	.dataf(!\reg_file_inst|ReadData1[5]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[5]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[5]~61 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[5]~61 .lut_mask = 64'h000F3030555F7575;
defparam \reg_file_inst|ReadData1[5]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y42_N29
dffeas \reg_file_inst|regs[1][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y42_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[4]~48 (
// Equation(s):
// \reg_file_inst|ReadData1[4]~48_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & \reg_file_inst|regs[1][4]~q ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(!\reg_file_inst|regs[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[4]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[4]~48 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[4]~48 .lut_mask = 64'h000000000C0C0C0C;
defparam \reg_file_inst|ReadData1[4]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y40_N23
dffeas \reg_file_inst|regs[13][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N59
dffeas \reg_file_inst|regs[12][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N29
dffeas \reg_file_inst|regs[14][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[4]~47 (
// Equation(s):
// \reg_file_inst|ReadData1[4]~47_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[14][4]~q  & ( !\instruction_memory_inst|memoria_ROM~21_combout  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// \reg_file_inst|regs[14][4]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[12][4]~q ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[13][4]~q )) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|regs[14][4]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[12][4]~q ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// (\reg_file_inst|regs[13][4]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[13][4]~q ),
	.datab(!\reg_file_inst|regs[12][4]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\reg_file_inst|regs[14][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[4]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[4]~47 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[4]~47 .lut_mask = 64'h353500003535F0F0;
defparam \reg_file_inst|ReadData1[4]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y42_N42
cyclonev_lcell_comb \reg_file_inst|ReadData1[4]~49 (
// Equation(s):
// \reg_file_inst|ReadData1[4]~49_combout  = ( \reg_file_inst|ReadData1[4]~47_combout  & ( ((\reg_file_inst|ReadData1[4]~48_combout  & !\instruction_memory_inst|memoria_ROM~23_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) # ( 
// !\reg_file_inst|ReadData1[4]~47_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|ReadData1[4]~48_combout  & !\instruction_memory_inst|memoria_ROM~23_combout )) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\reg_file_inst|ReadData1[4]~48_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[4]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[4]~49 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[4]~49 .lut_mask = 64'h0C000C003F333F33;
defparam \reg_file_inst|ReadData1[4]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y43_N56
dffeas \reg_file_inst|regs[11][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y43_N11
dffeas \reg_file_inst|regs[9][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y43_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[4]~50 (
// Equation(s):
// \reg_file_inst|ReadData1[4]~50_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[9][4]~q ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & 
// (\reg_file_inst|regs[11][4]~q )) ) ) # ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( (\reg_file_inst|regs[8][4]~q  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) )

	.dataa(!\reg_file_inst|regs[11][4]~q ),
	.datab(!\reg_file_inst|regs[8][4]~q ),
	.datac(!\reg_file_inst|regs[9][4]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[4]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[4]~50 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[4]~50 .lut_mask = 64'h33000F5533000F55;
defparam \reg_file_inst|ReadData1[4]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y42_N44
dffeas \reg_file_inst|regs[18][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y42_N26
dffeas \reg_file_inst|regs[26][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y42_N23
dffeas \reg_file_inst|regs[30][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y42_N2
dffeas \reg_file_inst|regs[22][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y42_N45
cyclonev_lcell_comb \reg_file_inst|ReadData1[4]~44 (
// Equation(s):
// \reg_file_inst|ReadData1[4]~44_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[30][4]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[22][4]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[26][4]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[18][4]~q  ) ) )

	.dataa(!\reg_file_inst|regs[18][4]~q ),
	.datab(!\reg_file_inst|regs[26][4]~q ),
	.datac(!\reg_file_inst|regs[30][4]~q ),
	.datad(!\reg_file_inst|regs[22][4]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[4]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[4]~44 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[4]~44 .lut_mask = 64'h5555333300FF0F0F;
defparam \reg_file_inst|ReadData1[4]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y42_N50
dffeas \reg_file_inst|regs[28][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y42_N32
dffeas \reg_file_inst|regs[24][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y42_N14
dffeas \reg_file_inst|regs[20][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y41_N10
dffeas \reg_file_inst|regs[16][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y42_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[4]~42 (
// Equation(s):
// \reg_file_inst|ReadData1[4]~42_combout  = ( \reg_file_inst|regs[16][4]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[20][4]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[28][4]~q )) ) ) ) # ( !\reg_file_inst|regs[16][4]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & 
// ((\reg_file_inst|regs[20][4]~q ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[28][4]~q )) ) ) ) # ( \reg_file_inst|regs[16][4]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[24][4]~q ) ) ) ) # ( !\reg_file_inst|regs[16][4]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (\reg_file_inst|regs[24][4]~q  & 
// \instruction_memory_inst|memoria_ROM~24_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[28][4]~q ),
	.datab(!\reg_file_inst|regs[24][4]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|regs[20][4]~q ),
	.datae(!\reg_file_inst|regs[16][4]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[4]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[4]~42 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[4]~42 .lut_mask = 64'h0303F3F305F505F5;
defparam \reg_file_inst|ReadData1[4]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y42_N56
dffeas \reg_file_inst|regs[31][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux27~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y42_N45
cyclonev_lcell_comb \reg_file_inst|ReadData1[4]~45 (
// Equation(s):
// \reg_file_inst|ReadData1[4]~45_combout  = ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|regs[31][4]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|regs[31][4]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[4]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[4]~45 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[4]~45 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData1[4]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y41_N50
dffeas \reg_file_inst|regs[25][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y41_N8
dffeas \reg_file_inst|regs[17][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y41_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[4]~43 (
// Equation(s):
// \reg_file_inst|ReadData1[4]~43_combout  = ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[25][4]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[17][4]~q  ) ) )

	.dataa(!\reg_file_inst|regs[25][4]~q ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[17][4]~q ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[4]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[4]~43 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[4]~43 .lut_mask = 64'h0F0F000055550000;
defparam \reg_file_inst|ReadData1[4]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y42_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[4]~46 (
// Equation(s):
// \reg_file_inst|ReadData1[4]~46_combout  = ( \reg_file_inst|ReadData1[4]~45_combout  & ( \reg_file_inst|ReadData1[4]~43_combout  & ( ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[4]~42_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[4]~44_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[4]~45_combout  & ( \reg_file_inst|ReadData1[4]~43_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[4]~42_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[4]~44_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & (((!\instruction_memory_inst|memoria_ROM~22_combout )))) ) ) ) # ( \reg_file_inst|ReadData1[4]~45_combout  & ( !\reg_file_inst|ReadData1[4]~43_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[4]~42_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[4]~44_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & (((\instruction_memory_inst|memoria_ROM~22_combout )))) ) ) ) # ( !\reg_file_inst|ReadData1[4]~45_combout  & ( !\reg_file_inst|ReadData1[4]~43_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[4]~42_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[4]~44_combout )))) ) ) 
// )

	.dataa(!\reg_file_inst|ReadData1[4]~44_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(!\reg_file_inst|ReadData1[4]~42_combout ),
	.datae(!\reg_file_inst|ReadData1[4]~45_combout ),
	.dataf(!\reg_file_inst|ReadData1[4]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[4]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[4]~46 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[4]~46 .lut_mask = 64'h04C407C734F437F7;
defparam \reg_file_inst|ReadData1[4]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y42_N6
cyclonev_lcell_comb \reg_file_inst|ReadData1[4]~51 (
// Equation(s):
// \reg_file_inst|ReadData1[4]~51_combout  = ( \reg_file_inst|ReadData1[29]~6_combout  & ( \reg_file_inst|ReadData1[4]~46_combout  & ( ((!\reg_file_inst|ReadData1[29]~5_combout  & \reg_file_inst|ReadData1[4]~50_combout )) # 
// (\instruction_memory_inst|memoria_ROM~25_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[29]~6_combout  & ( \reg_file_inst|ReadData1[4]~46_combout  & ( ((\reg_file_inst|ReadData1[4]~49_combout  & \reg_file_inst|ReadData1[29]~5_combout )) # 
// (\instruction_memory_inst|memoria_ROM~25_combout ) ) ) ) # ( \reg_file_inst|ReadData1[29]~6_combout  & ( !\reg_file_inst|ReadData1[4]~46_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & \reg_file_inst|ReadData1[4]~50_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData1[29]~6_combout  & ( !\reg_file_inst|ReadData1[4]~46_combout  & ( (\reg_file_inst|ReadData1[4]~49_combout  & \reg_file_inst|ReadData1[29]~5_combout ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~25_combout ),
	.datab(!\reg_file_inst|ReadData1[4]~49_combout ),
	.datac(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datad(!\reg_file_inst|ReadData1[4]~50_combout ),
	.datae(!\reg_file_inst|ReadData1[29]~6_combout ),
	.dataf(!\reg_file_inst|ReadData1[4]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[4]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[4]~51 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[4]~51 .lut_mask = 64'h030300F0575755F5;
defparam \reg_file_inst|ReadData1[4]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y40_N20
dffeas \reg_file_inst|regs[13][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y40_N2
dffeas \reg_file_inst|regs[14][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y40_N3
cyclonev_lcell_comb \reg_file_inst|ReadData1[3]~37 (
// Equation(s):
// \reg_file_inst|ReadData1[3]~37_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[14][3]~q ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[12][3]~q )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[13][3]~q ))) ) )

	.dataa(!\reg_file_inst|regs[12][3]~q ),
	.datab(!\reg_file_inst|regs[13][3]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\reg_file_inst|regs[14][3]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[3]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[3]~37 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[3]~37 .lut_mask = 64'h5353535300F000F0;
defparam \reg_file_inst|ReadData1[3]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y39_N50
dffeas \reg_file_inst|regs[1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N57
cyclonev_lcell_comb \reg_file_inst|ReadData1[3]~38 (
// Equation(s):
// \reg_file_inst|ReadData1[3]~38_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( (\reg_file_inst|regs[1][3]~q  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) )

	.dataa(!\reg_file_inst|regs[1][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[3]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[3]~38 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[3]~38 .lut_mask = 64'h0000000055005500;
defparam \reg_file_inst|ReadData1[3]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y40_N0
cyclonev_lcell_comb \reg_file_inst|ReadData1[3]~39 (
// Equation(s):
// \reg_file_inst|ReadData1[3]~39_combout  = ( \reg_file_inst|ReadData1[3]~38_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (!\instruction_memory_inst|memoria_ROM~23_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// ((\reg_file_inst|ReadData1[3]~37_combout ))) ) ) # ( !\reg_file_inst|ReadData1[3]~38_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|ReadData1[3]~37_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData1[3]~37_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[3]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[3]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[3]~39 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[3]~39 .lut_mask = 64'h0055005588DD88DD;
defparam \reg_file_inst|ReadData1[3]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y35_N42
cyclonev_lcell_comb \reg_file_inst|regs[8][3]~feeder (
// Equation(s):
// \reg_file_inst|regs[8][3]~feeder_combout  = ( \Mux28~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[8][3]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[8][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y35_N44
dffeas \reg_file_inst|regs[8][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y38_N38
dffeas \reg_file_inst|regs[11][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y38_N17
dffeas \reg_file_inst|regs[9][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y38_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[3]~40 (
// Equation(s):
// \reg_file_inst|ReadData1[3]~40_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[11][3]~q  & \instruction_memory_inst|memoria_ROM~21_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[8][3]~q )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[9][3]~q ))) ) )

	.dataa(!\reg_file_inst|regs[8][3]~q ),
	.datab(!\reg_file_inst|regs[11][3]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\reg_file_inst|regs[9][3]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[3]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[3]~40 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[3]~40 .lut_mask = 64'h505F505F03030303;
defparam \reg_file_inst|ReadData1[3]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y40_N17
dffeas \reg_file_inst|regs[17][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N59
dffeas \reg_file_inst|regs[25][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y40_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[3]~33 (
// Equation(s):
// \reg_file_inst|ReadData1[3]~33_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[25][3]~q ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (\reg_file_inst|regs[17][3]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[17][3]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|regs[25][3]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[3]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[3]~33 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[3]~33 .lut_mask = 64'h3030303000F000F0;
defparam \reg_file_inst|ReadData1[3]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y39_N14
dffeas \reg_file_inst|regs[31][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[3]~35 (
// Equation(s):
// \reg_file_inst|ReadData1[3]~35_combout  = ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (\reg_file_inst|regs[31][3]~q  & \instruction_memory_inst|memoria_ROM~24_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[31][3]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[3]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[3]~35 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[3]~35 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData1[3]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y39_N38
dffeas \reg_file_inst|regs[24][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux28~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y40_N44
dffeas \reg_file_inst|regs[28][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y39_N24
cyclonev_lcell_comb \reg_file_inst|regs[16][3]~feeder (
// Equation(s):
// \reg_file_inst|regs[16][3]~feeder_combout  = ( \Mux28~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[16][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[16][3]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[16][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[16][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y39_N26
dffeas \reg_file_inst|regs[16][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[16][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N17
dffeas \reg_file_inst|regs[20][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N51
cyclonev_lcell_comb \reg_file_inst|ReadData1[3]~32 (
// Equation(s):
// \reg_file_inst|ReadData1[3]~32_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[28][3]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[20][3]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[24][3]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[16][3]~q  ) ) )

	.dataa(!\reg_file_inst|regs[24][3]~q ),
	.datab(!\reg_file_inst|regs[28][3]~q ),
	.datac(!\reg_file_inst|regs[16][3]~q ),
	.datad(!\reg_file_inst|regs[20][3]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[3]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[3]~32 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[3]~32 .lut_mask = 64'h0F0F555500FF3333;
defparam \reg_file_inst|ReadData1[3]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N21
cyclonev_lcell_comb \reg_file_inst|regs[18][3]~feeder (
// Equation(s):
// \reg_file_inst|regs[18][3]~feeder_combout  = ( \Mux28~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[18][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[18][3]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[18][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[18][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y42_N23
dffeas \reg_file_inst|regs[18][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[18][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N9
cyclonev_lcell_comb \reg_file_inst|regs[22][3]~feeder (
// Equation(s):
// \reg_file_inst|regs[22][3]~feeder_combout  = ( \Mux28~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[22][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[22][3]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[22][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[22][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y42_N11
dffeas \reg_file_inst|regs[22][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[22][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y42_N38
dffeas \reg_file_inst|regs[26][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y42_N8
dffeas \reg_file_inst|regs[30][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[3]~34 (
// Equation(s):
// \reg_file_inst|ReadData1[3]~34_combout  = ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[30][3]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[26][3]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~23_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[22][3]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~23_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[18][3]~q  ) ) )

	.dataa(!\reg_file_inst|regs[18][3]~q ),
	.datab(!\reg_file_inst|regs[22][3]~q ),
	.datac(!\reg_file_inst|regs[26][3]~q ),
	.datad(!\reg_file_inst|regs[30][3]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[3]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[3]~34 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[3]~34 .lut_mask = 64'h555533330F0F00FF;
defparam \reg_file_inst|ReadData1[3]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y40_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[3]~36 (
// Equation(s):
// \reg_file_inst|ReadData1[3]~36_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|ReadData1[3]~34_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[3]~33_combout )) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[3]~35_combout ))) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|ReadData1[3]~34_combout  & ( (\instruction_memory_inst|memoria_ROM~22_combout ) 
// # (\reg_file_inst|ReadData1[3]~32_combout ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~21_combout  & ( !\reg_file_inst|ReadData1[3]~34_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[3]~33_combout )) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[3]~35_combout ))) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( !\reg_file_inst|ReadData1[3]~34_combout  & ( (\reg_file_inst|ReadData1[3]~32_combout  & 
// !\instruction_memory_inst|memoria_ROM~22_combout ) ) ) )

	.dataa(!\reg_file_inst|ReadData1[3]~33_combout ),
	.datab(!\reg_file_inst|ReadData1[3]~35_combout ),
	.datac(!\reg_file_inst|ReadData1[3]~32_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.dataf(!\reg_file_inst|ReadData1[3]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[3]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[3]~36 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[3]~36 .lut_mask = 64'h0F0055330FFF5533;
defparam \reg_file_inst|ReadData1[3]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y40_N54
cyclonev_lcell_comb \reg_file_inst|ReadData1[3]~41 (
// Equation(s):
// \reg_file_inst|ReadData1[3]~41_combout  = ( \reg_file_inst|ReadData1[29]~5_combout  & ( \reg_file_inst|ReadData1[3]~36_combout  & ( ((!\reg_file_inst|ReadData1[29]~6_combout  & \reg_file_inst|ReadData1[3]~39_combout )) # 
// (\instruction_memory_inst|memoria_ROM~25_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[29]~5_combout  & ( \reg_file_inst|ReadData1[3]~36_combout  & ( ((\reg_file_inst|ReadData1[29]~6_combout  & \reg_file_inst|ReadData1[3]~40_combout )) # 
// (\instruction_memory_inst|memoria_ROM~25_combout ) ) ) ) # ( \reg_file_inst|ReadData1[29]~5_combout  & ( !\reg_file_inst|ReadData1[3]~36_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & \reg_file_inst|ReadData1[3]~39_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData1[29]~5_combout  & ( !\reg_file_inst|ReadData1[3]~36_combout  & ( (\reg_file_inst|ReadData1[29]~6_combout  & \reg_file_inst|ReadData1[3]~40_combout ) ) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~25_combout ),
	.datac(!\reg_file_inst|ReadData1[3]~39_combout ),
	.datad(!\reg_file_inst|ReadData1[3]~40_combout ),
	.datae(!\reg_file_inst|ReadData1[29]~5_combout ),
	.dataf(!\reg_file_inst|ReadData1[3]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[3]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[3]~41 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[3]~41 .lut_mask = 64'h00550A0A33773B3B;
defparam \reg_file_inst|ReadData1[3]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y40_N39
cyclonev_lcell_comb \alu_inst|Add0~13 (
// Equation(s):
// \alu_inst|Add0~13_sumout  = SUM(( \reg_file_inst|ReadData1[3]~41_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & (\reg_file_inst|ReadData2[3]~41_combout )) # (\control_unit_inst|Decoder0~5_combout  & 
// ((\instruction_memory_inst|memoria_ROM~3_combout ))))) # (\control_unit_inst|Decoder0~0_combout  & (((\instruction_memory_inst|memoria_ROM~3_combout )))) ) + ( \alu_inst|Add0~10  ))
// \alu_inst|Add0~14  = CARRY(( \reg_file_inst|ReadData1[3]~41_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & (\reg_file_inst|ReadData2[3]~41_combout )) # (\control_unit_inst|Decoder0~5_combout  & 
// ((\instruction_memory_inst|memoria_ROM~3_combout ))))) # (\control_unit_inst|Decoder0~0_combout  & (((\instruction_memory_inst|memoria_ROM~3_combout )))) ) + ( \alu_inst|Add0~10  ))

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\reg_file_inst|ReadData2[3]~41_combout ),
	.datad(!\reg_file_inst|ReadData1[3]~41_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~3_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~13_sumout ),
	.cout(\alu_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~13 .extended_lut = "off";
defparam \alu_inst|Add0~13 .lut_mask = 64'h0000F780000000FF;
defparam \alu_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~163 (
// Equation(s):
// \data_memory_inst|ram_memory~163_combout  = ( \data_memory_inst|ram_memory~163_combout  & ( (!\rtl~0_combout ) # (\reg_file_inst|ReadData2[3]~41_combout ) ) ) # ( !\data_memory_inst|ram_memory~163_combout  & ( (\reg_file_inst|ReadData2[3]~41_combout  & 
// \rtl~0_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[3]~41_combout ),
	.datac(gnd),
	.datad(!\rtl~0_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~163_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~163 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~163 .lut_mask = 64'h00330033FF33FF33;
defparam \data_memory_inst|ram_memory~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~35 (
// Equation(s):
// \data_memory_inst|ram_memory~35_combout  = ( \data_memory_inst|ram_memory~35_combout  & ( (!\rtl~4_combout ) # (\reg_file_inst|ReadData2[3]~41_combout ) ) ) # ( !\data_memory_inst|ram_memory~35_combout  & ( (\reg_file_inst|ReadData2[3]~41_combout  & 
// \rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[3]~41_combout ),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~35 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~35 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \data_memory_inst|ram_memory~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N54
cyclonev_lcell_comb \data_memory_inst|ram_memory~99 (
// Equation(s):
// \data_memory_inst|ram_memory~99_combout  = ( \rtl~5_combout  & ( \reg_file_inst|ReadData2[3]~41_combout  ) ) # ( !\rtl~5_combout  & ( \data_memory_inst|ram_memory~99_combout  ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[3]~41_combout ),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~99_combout ),
	.datae(gnd),
	.dataf(!\rtl~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~99 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~99 .lut_mask = 64'h00FF00FF33333333;
defparam \data_memory_inst|ram_memory~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~67 (
// Equation(s):
// \data_memory_inst|ram_memory~67_combout  = ( \rtl~7_combout  & ( \reg_file_inst|ReadData2[3]~41_combout  ) ) # ( !\rtl~7_combout  & ( \data_memory_inst|ram_memory~67_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[3]~41_combout ),
	.datad(!\data_memory_inst|ram_memory~67_combout ),
	.datae(gnd),
	.dataf(!\rtl~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~67 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~67 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \data_memory_inst|ram_memory~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y40_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~3 (
// Equation(s):
// \data_memory_inst|ram_memory~3_combout  = ( \reg_file_inst|ReadData2[3]~41_combout  & ( (\data_memory_inst|ram_memory~3_combout ) # (\rtl~6_combout ) ) ) # ( !\reg_file_inst|ReadData2[3]~41_combout  & ( (!\rtl~6_combout  & 
// \data_memory_inst|ram_memory~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~6_combout ),
	.datad(!\data_memory_inst|ram_memory~3_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[3]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~3 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~3 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N42
cyclonev_lcell_comb \data_memory_inst|ram_memory~396 (
// Equation(s):
// \data_memory_inst|ram_memory~396_combout  = ( !\alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~3_combout  & !\alu_inst|Add0~9_sumout )))) # (\alu_inst|Add0~1_sumout  & (((\alu_inst|Add0~9_sumout )) # 
// (\data_memory_inst|ram_memory~35_combout )))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~67_combout  & !\alu_inst|Add0~9_sumout )))) # (\alu_inst|Add0~1_sumout  & (((\alu_inst|Add0~9_sumout )) # 
// (\data_memory_inst|ram_memory~99_combout )))) ) )

	.dataa(!\data_memory_inst|ram_memory~35_combout ),
	.datab(!\data_memory_inst|ram_memory~99_combout ),
	.datac(!\data_memory_inst|ram_memory~67_combout ),
	.datad(!\alu_inst|Add0~1_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\alu_inst|Add0~9_sumout ),
	.datag(!\data_memory_inst|ram_memory~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~396_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~396 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~396 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_memory_inst|ram_memory~396 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~195 (
// Equation(s):
// \data_memory_inst|ram_memory~195_combout  = ( \rtl~3_combout  & ( \reg_file_inst|ReadData2[3]~41_combout  ) ) # ( !\rtl~3_combout  & ( \data_memory_inst|ram_memory~195_combout  ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[3]~41_combout ),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~195_combout ),
	.datae(gnd),
	.dataf(!\rtl~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~195 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~195 .lut_mask = 64'h00FF00FF33333333;
defparam \data_memory_inst|ram_memory~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~227 (
// Equation(s):
// \data_memory_inst|ram_memory~227_combout  = ( \rtl~1_combout  & ( \reg_file_inst|ReadData2[3]~41_combout  ) ) # ( !\rtl~1_combout  & ( \data_memory_inst|ram_memory~227_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[3]~41_combout ),
	.datad(!\data_memory_inst|ram_memory~227_combout ),
	.datae(gnd),
	.dataf(!\rtl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~227 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~227 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \data_memory_inst|ram_memory~227 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y40_N12
cyclonev_lcell_comb \data_memory_inst|ram_memory~131 (
// Equation(s):
// \data_memory_inst|ram_memory~131_combout  = ( \reg_file_inst|ReadData2[3]~41_combout  & ( (\rtl~2_combout ) # (\data_memory_inst|ram_memory~131_combout ) ) ) # ( !\reg_file_inst|ReadData2[3]~41_combout  & ( (\data_memory_inst|ram_memory~131_combout  & 
// !\rtl~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~131_combout ),
	.datad(!\rtl~2_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[3]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~131 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~131 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~268 (
// Equation(s):
// \data_memory_inst|ram_memory~268_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~396_combout  & (((\data_memory_inst|ram_memory~131_combout  & (\alu_inst|Add0~9_sumout ))))) # (\data_memory_inst|ram_memory~396_combout  & 
// ((((!\alu_inst|Add0~9_sumout ))) # (\data_memory_inst|ram_memory~163_combout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\data_memory_inst|ram_memory~396_combout  & (\data_memory_inst|ram_memory~195_combout  & (\alu_inst|Add0~9_sumout ))) # 
// (\data_memory_inst|ram_memory~396_combout  & (((!\alu_inst|Add0~9_sumout ) # (\data_memory_inst|ram_memory~227_combout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~163_combout ),
	.datab(!\data_memory_inst|ram_memory~396_combout ),
	.datac(!\data_memory_inst|ram_memory~195_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~227_combout ),
	.datag(!\data_memory_inst|ram_memory~131_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~268 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~268 .lut_mask = 64'h331D330C331D333F;
defparam \data_memory_inst|ram_memory~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N36
cyclonev_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = ( \data_memory_inst|ram_memory~268_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~13_sumout ))) # (\control_unit_inst|Decoder0~2_combout  & (\PC_adder_inst|Add0~5_sumout ))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~268_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~13_sumout ))) # (\control_unit_inst|Decoder0~2_combout  
// & (\PC_adder_inst|Add0~5_sumout )))) ) )

	.dataa(!\PC_adder_inst|Add0~5_sumout ),
	.datab(!\alu_inst|Add0~13_sumout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\control_unit_inst|Decoder0~2_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0 .extended_lut = "off";
defparam \Mux28~0 .lut_mask = 64'h305030503F5F3F5F;
defparam \Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y40_N55
dffeas \reg_file_inst|regs[12][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][3] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y40_N0
cyclonev_lcell_comb \reg_file_inst|ReadData2[3]~38 (
// Equation(s):
// \reg_file_inst|ReadData2[3]~38_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[12][3]~q )) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|regs[14][3]~q ))) ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( (\reg_file_inst|regs[13][3]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) )

	.dataa(!\reg_file_inst|regs[12][3]~q ),
	.datab(!\reg_file_inst|regs[13][3]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|regs[14][3]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[3]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[3]~38 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[3]~38 .lut_mask = 64'h30303030505F505F;
defparam \reg_file_inst|ReadData2[3]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y39_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[3]~39 (
// Equation(s):
// \reg_file_inst|ReadData2[3]~39_combout  = (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[1][3]~q  & !\instruction_memory_inst|memoria_ROM~14_combout ))

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|regs[1][3]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[3]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[3]~39 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[3]~39 .lut_mask = 64'h0C000C000C000C00;
defparam \reg_file_inst|ReadData2[3]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y40_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[3]~40 (
// Equation(s):
// \reg_file_inst|ReadData2[3]~40_combout  = ( \reg_file_inst|ReadData2[3]~39_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|ReadData2[3]~38_combout )) ) ) # ( !\reg_file_inst|ReadData2[3]~39_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|ReadData2[3]~38_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[3]~38_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[3]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[3]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[3]~40 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[3]~40 .lut_mask = 64'h05050505AF05AF05;
defparam \reg_file_inst|ReadData2[3]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y38_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[3]~37 (
// Equation(s):
// \reg_file_inst|ReadData2[3]~37_combout  = ( \reg_file_inst|regs[9][3]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (((!\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|regs[11][3]~q )))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[8][3]~q  & ((!\instruction_memory_inst|memoria_ROM~15_combout )))) ) ) # ( !\reg_file_inst|regs[9][3]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & 
// (((\reg_file_inst|regs[11][3]~q  & \instruction_memory_inst|memoria_ROM~15_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[8][3]~q  & ((!\instruction_memory_inst|memoria_ROM~15_combout )))) ) )

	.dataa(!\reg_file_inst|regs[8][3]~q ),
	.datab(!\reg_file_inst|regs[11][3]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[9][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[3]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[3]~37 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[3]~37 .lut_mask = 64'h05300530F530F530;
defparam \reg_file_inst|ReadData2[3]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[3]~35 (
// Equation(s):
// \reg_file_inst|ReadData2[3]~35_combout  = ( \reg_file_inst|regs[31][3]~q  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & \instruction_memory_inst|memoria_ROM~18_combout ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[31][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[3]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[3]~35 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[3]~35 .lut_mask = 64'h0000000003030303;
defparam \reg_file_inst|ReadData2[3]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y40_N39
cyclonev_lcell_comb \reg_file_inst|ReadData2[3]~33 (
// Equation(s):
// \reg_file_inst|ReadData2[3]~33_combout  = ( \reg_file_inst|regs[17][3]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[25][3]~q ))) ) ) # ( 
// !\reg_file_inst|regs[17][3]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[25][3]~q  & \instruction_memory_inst|memoria_ROM~19_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[25][3]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[17][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[3]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[3]~33 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[3]~33 .lut_mask = 64'h000A000AAA0AAA0A;
defparam \reg_file_inst|ReadData2[3]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y42_N3
cyclonev_lcell_comb \reg_file_inst|ReadData2[3]~34 (
// Equation(s):
// \reg_file_inst|ReadData2[3]~34_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[30][3]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( 
// \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[26][3]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[22][3]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[18][3]~q  ) ) )

	.dataa(!\reg_file_inst|regs[26][3]~q ),
	.datab(!\reg_file_inst|regs[30][3]~q ),
	.datac(!\reg_file_inst|regs[18][3]~q ),
	.datad(!\reg_file_inst|regs[22][3]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[3]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[3]~34 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[3]~34 .lut_mask = 64'h0F0F00FF55553333;
defparam \reg_file_inst|ReadData2[3]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N45
cyclonev_lcell_comb \reg_file_inst|ReadData2[3]~32 (
// Equation(s):
// \reg_file_inst|ReadData2[3]~32_combout  = ( \reg_file_inst|regs[24][3]~q  & ( \reg_file_inst|regs[20][3]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (((\instruction_memory_inst|memoria_ROM~18_combout ) # (\reg_file_inst|regs[16][3]~q )))) 
// # (\instruction_memory_inst|memoria_ROM~19_combout  & (((!\instruction_memory_inst|memoria_ROM~18_combout )) # (\reg_file_inst|regs[28][3]~q ))) ) ) ) # ( !\reg_file_inst|regs[24][3]~q  & ( \reg_file_inst|regs[20][3]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~19_combout  & (((\instruction_memory_inst|memoria_ROM~18_combout ) # (\reg_file_inst|regs[16][3]~q )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[28][3]~q  & 
// ((\instruction_memory_inst|memoria_ROM~18_combout )))) ) ) ) # ( \reg_file_inst|regs[24][3]~q  & ( !\reg_file_inst|regs[20][3]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (((\reg_file_inst|regs[16][3]~q  & 
// !\instruction_memory_inst|memoria_ROM~18_combout )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (((!\instruction_memory_inst|memoria_ROM~18_combout )) # (\reg_file_inst|regs[28][3]~q ))) ) ) ) # ( !\reg_file_inst|regs[24][3]~q  & ( 
// !\reg_file_inst|regs[20][3]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (((\reg_file_inst|regs[16][3]~q  & !\instruction_memory_inst|memoria_ROM~18_combout )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|regs[28][3]~q  & ((\instruction_memory_inst|memoria_ROM~18_combout )))) ) ) )

	.dataa(!\reg_file_inst|regs[28][3]~q ),
	.datab(!\reg_file_inst|regs[16][3]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\reg_file_inst|regs[24][3]~q ),
	.dataf(!\reg_file_inst|regs[20][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[3]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[3]~32 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[3]~32 .lut_mask = 64'h30053F0530F53FF5;
defparam \reg_file_inst|ReadData2[3]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y40_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[3]~36 (
// Equation(s):
// \reg_file_inst|ReadData2[3]~36_combout  = ( \reg_file_inst|ReadData2[3]~34_combout  & ( \reg_file_inst|ReadData2[3]~32_combout  & ( ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[3]~33_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[3]~35_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout ) ) ) ) # ( !\reg_file_inst|ReadData2[3]~34_combout  & ( \reg_file_inst|ReadData2[3]~32_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[3]~33_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[3]~35_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (((!\instruction_memory_inst|memoria_ROM~15_combout )))) ) ) ) # ( \reg_file_inst|ReadData2[3]~34_combout  & ( !\reg_file_inst|ReadData2[3]~32_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[3]~33_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[3]~35_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (((\instruction_memory_inst|memoria_ROM~15_combout )))) ) ) ) # ( !\reg_file_inst|ReadData2[3]~34_combout  & ( !\reg_file_inst|ReadData2[3]~32_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[3]~33_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[3]~35_combout )))) ) ) 
// )

	.dataa(!\reg_file_inst|ReadData2[3]~35_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|ReadData2[3]~33_combout ),
	.datae(!\reg_file_inst|ReadData2[3]~34_combout ),
	.dataf(!\reg_file_inst|ReadData2[3]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[3]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[3]~36 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[3]~36 .lut_mask = 64'h04C407C734F437F7;
defparam \reg_file_inst|ReadData2[3]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y40_N6
cyclonev_lcell_comb \reg_file_inst|ReadData2[3]~41 (
// Equation(s):
// \reg_file_inst|ReadData2[3]~41_combout  = ( \reg_file_inst|ReadData2[3]~37_combout  & ( \reg_file_inst|ReadData2[3]~36_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((!\reg_file_inst|ReadData2[4]~6_combout  & 
// ((\reg_file_inst|ReadData2[4]~7_combout ))) # (\reg_file_inst|ReadData2[4]~6_combout  & (\reg_file_inst|ReadData2[3]~40_combout  & !\reg_file_inst|ReadData2[4]~7_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[3]~37_combout  & ( 
// \reg_file_inst|ReadData2[3]~36_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((\reg_file_inst|ReadData2[3]~40_combout  & (\reg_file_inst|ReadData2[4]~6_combout  & !\reg_file_inst|ReadData2[4]~7_combout ))) ) ) ) # ( 
// \reg_file_inst|ReadData2[3]~37_combout  & ( !\reg_file_inst|ReadData2[3]~36_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & ((\reg_file_inst|ReadData2[4]~7_combout ))) # (\reg_file_inst|ReadData2[4]~6_combout  & 
// (\reg_file_inst|ReadData2[3]~40_combout  & !\reg_file_inst|ReadData2[4]~7_combout )) ) ) ) # ( !\reg_file_inst|ReadData2[3]~37_combout  & ( !\reg_file_inst|ReadData2[3]~36_combout  & ( (\reg_file_inst|ReadData2[3]~40_combout  & 
// (\reg_file_inst|ReadData2[4]~6_combout  & !\reg_file_inst|ReadData2[4]~7_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData2[3]~40_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datac(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datae(!\reg_file_inst|ReadData2[3]~37_combout ),
	.dataf(!\reg_file_inst|ReadData2[3]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[3]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[3]~41 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[3]~41 .lut_mask = 64'h050005F0CDCCCDFC;
defparam \reg_file_inst|ReadData2[3]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y40_N42
cyclonev_lcell_comb \alu_inst|Add0~17 (
// Equation(s):
// \alu_inst|Add0~17_sumout  = SUM(( \reg_file_inst|ReadData1[4]~51_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & (\reg_file_inst|ReadData2[4]~51_combout )) # (\control_unit_inst|Decoder0~5_combout  & 
// ((\instruction_memory_inst|memoria_ROM~4_combout ))))) # (\control_unit_inst|Decoder0~0_combout  & (((\instruction_memory_inst|memoria_ROM~4_combout )))) ) + ( \alu_inst|Add0~14  ))
// \alu_inst|Add0~18  = CARRY(( \reg_file_inst|ReadData1[4]~51_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & (\reg_file_inst|ReadData2[4]~51_combout )) # (\control_unit_inst|Decoder0~5_combout  & 
// ((\instruction_memory_inst|memoria_ROM~4_combout ))))) # (\control_unit_inst|Decoder0~0_combout  & (((\instruction_memory_inst|memoria_ROM~4_combout )))) ) + ( \alu_inst|Add0~14  ))

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\reg_file_inst|ReadData2[4]~51_combout ),
	.datad(!\reg_file_inst|ReadData1[4]~51_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~4_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~17_sumout ),
	.cout(\alu_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~17 .extended_lut = "off";
defparam \alu_inst|Add0~17 .lut_mask = 64'h0000F780000000FF;
defparam \alu_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y42_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~164 (
// Equation(s):
// \data_memory_inst|ram_memory~164_combout  = ( \reg_file_inst|ReadData2[4]~51_combout  & ( (\data_memory_inst|ram_memory~164_combout ) # (\rtl~0_combout ) ) ) # ( !\reg_file_inst|ReadData2[4]~51_combout  & ( (!\rtl~0_combout  & 
// \data_memory_inst|ram_memory~164_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~0_combout ),
	.datad(!\data_memory_inst|ram_memory~164_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[4]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~164 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~164 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y42_N9
cyclonev_lcell_comb \data_memory_inst|ram_memory~100 (
// Equation(s):
// \data_memory_inst|ram_memory~100_combout  = ( \reg_file_inst|ReadData2[4]~51_combout  & ( (\rtl~5_combout ) # (\data_memory_inst|ram_memory~100_combout ) ) ) # ( !\reg_file_inst|ReadData2[4]~51_combout  & ( (\data_memory_inst|ram_memory~100_combout  & 
// !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~100_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[4]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~100 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~100 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y42_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~68 (
// Equation(s):
// \data_memory_inst|ram_memory~68_combout  = ( \reg_file_inst|ReadData2[4]~51_combout  & ( (\data_memory_inst|ram_memory~68_combout ) # (\rtl~7_combout ) ) ) # ( !\reg_file_inst|ReadData2[4]~51_combout  & ( (!\rtl~7_combout  & 
// \data_memory_inst|ram_memory~68_combout ) ) )

	.dataa(gnd),
	.datab(!\rtl~7_combout ),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~68_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[4]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~68 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~68 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \data_memory_inst|ram_memory~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y42_N48
cyclonev_lcell_comb \data_memory_inst|ram_memory~36 (
// Equation(s):
// \data_memory_inst|ram_memory~36_combout  = ( \reg_file_inst|ReadData2[4]~51_combout  & ( (\rtl~4_combout ) # (\data_memory_inst|ram_memory~36_combout ) ) ) # ( !\reg_file_inst|ReadData2[4]~51_combout  & ( (\data_memory_inst|ram_memory~36_combout  & 
// !\rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~36_combout ),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[4]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~36 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~36 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y42_N57
cyclonev_lcell_comb \data_memory_inst|ram_memory~4 (
// Equation(s):
// \data_memory_inst|ram_memory~4_combout  = ( \reg_file_inst|ReadData2[4]~51_combout  & ( (\data_memory_inst|ram_memory~4_combout ) # (\rtl~6_combout ) ) ) # ( !\reg_file_inst|ReadData2[4]~51_combout  & ( (!\rtl~6_combout  & 
// \data_memory_inst|ram_memory~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~6_combout ),
	.datad(!\data_memory_inst|ram_memory~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[4]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~4 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~4 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y42_N42
cyclonev_lcell_comb \data_memory_inst|ram_memory~400 (
// Equation(s):
// \data_memory_inst|ram_memory~400_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & (((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~4_combout )) # (\alu_inst|Add0~1_sumout  & ((\data_memory_inst|ram_memory~36_combout 
// )))))) # (\alu_inst|Add0~9_sumout  & ((((\alu_inst|Add0~1_sumout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~68_combout )))) # (\alu_inst|Add0~1_sumout  & 
// (\data_memory_inst|ram_memory~100_combout )))) # (\alu_inst|Add0~9_sumout  & ((((\alu_inst|Add0~1_sumout ))))) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\data_memory_inst|ram_memory~100_combout ),
	.datac(!\data_memory_inst|ram_memory~68_combout ),
	.datad(!\alu_inst|Add0~1_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~36_combout ),
	.datag(!\data_memory_inst|ram_memory~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~400 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~400 .lut_mask = 64'h0A550A770AFF0A77;
defparam \data_memory_inst|ram_memory~400 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y42_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~196 (
// Equation(s):
// \data_memory_inst|ram_memory~196_combout  = ( \reg_file_inst|ReadData2[4]~51_combout  & ( (\rtl~3_combout ) # (\data_memory_inst|ram_memory~196_combout ) ) ) # ( !\reg_file_inst|ReadData2[4]~51_combout  & ( (\data_memory_inst|ram_memory~196_combout  & 
// !\rtl~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~196_combout ),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[4]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~196 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~196 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y42_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~228 (
// Equation(s):
// \data_memory_inst|ram_memory~228_combout  = ( \reg_file_inst|ReadData2[4]~51_combout  & ( (\rtl~1_combout ) # (\data_memory_inst|ram_memory~228_combout ) ) ) # ( !\reg_file_inst|ReadData2[4]~51_combout  & ( (\data_memory_inst|ram_memory~228_combout  & 
// !\rtl~1_combout ) ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~228_combout ),
	.datac(gnd),
	.datad(!\rtl~1_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[4]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~228 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~228 .lut_mask = 64'h3300330033FF33FF;
defparam \data_memory_inst|ram_memory~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y42_N12
cyclonev_lcell_comb \data_memory_inst|ram_memory~132 (
// Equation(s):
// \data_memory_inst|ram_memory~132_combout  = ( \reg_file_inst|ReadData2[4]~51_combout  & ( (\rtl~2_combout ) # (\data_memory_inst|ram_memory~132_combout ) ) ) # ( !\reg_file_inst|ReadData2[4]~51_combout  & ( (\data_memory_inst|ram_memory~132_combout  & 
// !\rtl~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~132_combout ),
	.datad(!\rtl~2_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[4]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~132 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~132 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y42_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~272 (
// Equation(s):
// \data_memory_inst|ram_memory~272_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~400_combout  & (((\data_memory_inst|ram_memory~132_combout  & (\alu_inst|Add0~9_sumout ))))) # (\data_memory_inst|ram_memory~400_combout  & 
// ((((!\alu_inst|Add0~9_sumout ))) # (\data_memory_inst|ram_memory~164_combout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\data_memory_inst|ram_memory~400_combout  & (\data_memory_inst|ram_memory~196_combout  & (\alu_inst|Add0~9_sumout ))) # 
// (\data_memory_inst|ram_memory~400_combout  & (((!\alu_inst|Add0~9_sumout ) # (\data_memory_inst|ram_memory~228_combout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~164_combout ),
	.datab(!\data_memory_inst|ram_memory~400_combout ),
	.datac(!\data_memory_inst|ram_memory~196_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~228_combout ),
	.datag(!\data_memory_inst|ram_memory~132_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~272 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~272 .lut_mask = 64'h331D330C331D333F;
defparam \data_memory_inst|ram_memory~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y42_N54
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ( \data_memory_inst|ram_memory~272_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & (\alu_inst|Add0~17_sumout )) # (\control_unit_inst|Decoder0~2_combout  & ((\PC_adder_inst|Add0~9_sumout )))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~272_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & (\alu_inst|Add0~17_sumout )) # (\control_unit_inst|Decoder0~2_combout  & 
// ((\PC_adder_inst|Add0~9_sumout ))))) ) )

	.dataa(!\alu_inst|Add0~17_sumout ),
	.datab(!\PC_adder_inst|Add0~9_sumout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\control_unit_inst|Decoder0~2_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "off";
defparam \Mux27~0 .lut_mask = 64'h503050305F3F5F3F;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y42_N35
dffeas \reg_file_inst|regs[8][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][4] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y43_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[4]~47 (
// Equation(s):
// \reg_file_inst|ReadData2[4]~47_combout  = ( \reg_file_inst|regs[9][4]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout )) # (\reg_file_inst|regs[8][4]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout  & \reg_file_inst|regs[11][4]~q )))) ) ) # ( !\reg_file_inst|regs[9][4]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\reg_file_inst|regs[8][4]~q  & (\instruction_memory_inst|memoria_ROM~14_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout  & \reg_file_inst|regs[11][4]~q )))) ) )

	.dataa(!\reg_file_inst|regs[8][4]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\reg_file_inst|regs[11][4]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[9][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[4]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[4]~47 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[4]~47 .lut_mask = 64'h04340434C4F4C4F4;
defparam \reg_file_inst|ReadData2[4]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y42_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[4]~44 (
// Equation(s):
// \reg_file_inst|ReadData2[4]~44_combout  = ( \reg_file_inst|regs[30][4]~q  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[22][4]~q ) ) ) ) # ( !\reg_file_inst|regs[30][4]~q 
//  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\reg_file_inst|regs[22][4]~q  & !\instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( \reg_file_inst|regs[30][4]~q  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[18][4]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[26][4]~q )) ) ) ) # ( !\reg_file_inst|regs[30][4]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[18][4]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[26][4]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[22][4]~q ),
	.datab(!\reg_file_inst|regs[26][4]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[18][4]~q ),
	.datae(!\reg_file_inst|regs[30][4]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[4]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[4]~44 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[4]~44 .lut_mask = 64'h03F303F350505F5F;
defparam \reg_file_inst|ReadData2[4]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y41_N39
cyclonev_lcell_comb \reg_file_inst|ReadData2[4]~43 (
// Equation(s):
// \reg_file_inst|ReadData2[4]~43_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (\reg_file_inst|regs[25][4]~q  & !\instruction_memory_inst|memoria_ROM~18_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[17][4]~q ) ) )

	.dataa(!\reg_file_inst|regs[25][4]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datac(!\reg_file_inst|regs[17][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[4]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[4]~43 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[4]~43 .lut_mask = 64'h0C0C0C0C44444444;
defparam \reg_file_inst|ReadData2[4]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y42_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[4]~42 (
// Equation(s):
// \reg_file_inst|ReadData2[4]~42_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[28][4]~q  & ( (\reg_file_inst|regs[24][4]~q ) # (\instruction_memory_inst|memoria_ROM~18_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[28][4]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[16][4]~q )) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// ((\reg_file_inst|regs[20][4]~q ))) ) ) ) # ( \instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[28][4]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[24][4]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[28][4]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[16][4]~q )) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// ((\reg_file_inst|regs[20][4]~q ))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\reg_file_inst|regs[24][4]~q ),
	.datac(!\reg_file_inst|regs[16][4]~q ),
	.datad(!\reg_file_inst|regs[20][4]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(!\reg_file_inst|regs[28][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[4]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[4]~42 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[4]~42 .lut_mask = 64'h0A5F22220A5F7777;
defparam \reg_file_inst|ReadData2[4]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y42_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[4]~45 (
// Equation(s):
// \reg_file_inst|ReadData2[4]~45_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\reg_file_inst|regs[31][4]~q  & \instruction_memory_inst|memoria_ROM~19_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[31][4]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[4]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[4]~45 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[4]~45 .lut_mask = 64'h0000000003030303;
defparam \reg_file_inst|ReadData2[4]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y42_N30
cyclonev_lcell_comb \reg_file_inst|ReadData2[4]~46 (
// Equation(s):
// \reg_file_inst|ReadData2[4]~46_combout  = ( \reg_file_inst|ReadData2[4]~42_combout  & ( \reg_file_inst|ReadData2[4]~45_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (((\reg_file_inst|ReadData2[4]~43_combout ) # 
// (\instruction_memory_inst|memoria_ROM~15_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (((!\instruction_memory_inst|memoria_ROM~15_combout )) # (\reg_file_inst|ReadData2[4]~44_combout ))) ) ) ) # ( 
// !\reg_file_inst|ReadData2[4]~42_combout  & ( \reg_file_inst|ReadData2[4]~45_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (((\reg_file_inst|ReadData2[4]~43_combout ) # (\instruction_memory_inst|memoria_ROM~15_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[4]~44_combout  & (\instruction_memory_inst|memoria_ROM~15_combout ))) ) ) ) # ( \reg_file_inst|ReadData2[4]~42_combout  & ( !\reg_file_inst|ReadData2[4]~45_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (((!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|ReadData2[4]~43_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~15_combout )) # (\reg_file_inst|ReadData2[4]~44_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[4]~42_combout  & ( !\reg_file_inst|ReadData2[4]~45_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|ReadData2[4]~43_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[4]~44_combout  & (\instruction_memory_inst|memoria_ROM~15_combout ))) ) ) )

	.dataa(!\reg_file_inst|ReadData2[4]~44_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~43_combout ),
	.datae(!\reg_file_inst|ReadData2[4]~42_combout ),
	.dataf(!\reg_file_inst|ReadData2[4]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[4]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[4]~46 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[4]~46 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \reg_file_inst|ReadData2[4]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y40_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[4]~48 (
// Equation(s):
// \reg_file_inst|ReadData2[4]~48_combout  = ( \reg_file_inst|regs[14][4]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[13][4]~q  & ((!\instruction_memory_inst|memoria_ROM~15_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (((\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|regs[12][4]~q )))) ) ) # ( !\reg_file_inst|regs[14][4]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[13][4]~q )) # (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[12][4]~q ))))) ) )

	.dataa(!\reg_file_inst|regs[13][4]~q ),
	.datab(!\reg_file_inst|regs[12][4]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[14][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[4]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[4]~48 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[4]~48 .lut_mask = 64'h53005300530F530F;
defparam \reg_file_inst|ReadData2[4]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y42_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[4]~49 (
// Equation(s):
// \reg_file_inst|ReadData2[4]~49_combout  = ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( (\reg_file_inst|regs[1][4]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[1][4]~q ),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[4]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[4]~49 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[4]~49 .lut_mask = 64'h3300330000000000;
defparam \reg_file_inst|ReadData2[4]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y42_N3
cyclonev_lcell_comb \reg_file_inst|ReadData2[4]~50 (
// Equation(s):
// \reg_file_inst|ReadData2[4]~50_combout  = ( \reg_file_inst|ReadData2[4]~49_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (!\instruction_memory_inst|memoria_ROM~18_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|ReadData2[4]~48_combout ))) ) ) # ( !\reg_file_inst|ReadData2[4]~49_combout  & ( (\reg_file_inst|ReadData2[4]~48_combout  & \instruction_memory_inst|memoria_ROM~19_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[4]~48_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[4]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[4]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[4]~50 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[4]~50 .lut_mask = 64'h000F000FAA0FAA0F;
defparam \reg_file_inst|ReadData2[4]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y42_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[4]~51 (
// Equation(s):
// \reg_file_inst|ReadData2[4]~51_combout  = ( \reg_file_inst|ReadData2[4]~50_combout  & ( \reg_file_inst|ReadData2[4]~6_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout ) # ((!\instruction_memory_inst|memoria_ROM~20_combout  & 
// \reg_file_inst|ReadData2[4]~46_combout )) ) ) ) # ( !\reg_file_inst|ReadData2[4]~50_combout  & ( \reg_file_inst|ReadData2[4]~6_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout  & \reg_file_inst|ReadData2[4]~46_combout ) ) ) ) # ( 
// \reg_file_inst|ReadData2[4]~50_combout  & ( !\reg_file_inst|ReadData2[4]~6_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & (!\instruction_memory_inst|memoria_ROM~20_combout  & ((\reg_file_inst|ReadData2[4]~46_combout )))) # 
// (\reg_file_inst|ReadData2[4]~7_combout  & (((!\instruction_memory_inst|memoria_ROM~20_combout  & \reg_file_inst|ReadData2[4]~46_combout )) # (\reg_file_inst|ReadData2[4]~47_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[4]~50_combout  & ( 
// !\reg_file_inst|ReadData2[4]~6_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & (!\instruction_memory_inst|memoria_ROM~20_combout  & ((\reg_file_inst|ReadData2[4]~46_combout )))) # (\reg_file_inst|ReadData2[4]~7_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~20_combout  & \reg_file_inst|ReadData2[4]~46_combout )) # (\reg_file_inst|ReadData2[4]~47_combout ))) ) ) )

	.dataa(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datac(!\reg_file_inst|ReadData2[4]~47_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~46_combout ),
	.datae(!\reg_file_inst|ReadData2[4]~50_combout ),
	.dataf(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[4]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[4]~51 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[4]~51 .lut_mask = 64'h05CD05CD00CCAAEE;
defparam \reg_file_inst|ReadData2[4]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y40_N45
cyclonev_lcell_comb \alu_inst|Add0~21 (
// Equation(s):
// \alu_inst|Add0~21_sumout  = SUM(( \reg_file_inst|ReadData1[5]~61_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & (\reg_file_inst|ReadData2[5]~61_combout )) # (\control_unit_inst|Decoder0~5_combout  & 
// ((\instruction_memory_inst|memoria_ROM~5_combout ))))) # (\control_unit_inst|Decoder0~0_combout  & (((\instruction_memory_inst|memoria_ROM~5_combout )))) ) + ( \alu_inst|Add0~18  ))
// \alu_inst|Add0~22  = CARRY(( \reg_file_inst|ReadData1[5]~61_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & (\reg_file_inst|ReadData2[5]~61_combout )) # (\control_unit_inst|Decoder0~5_combout  & 
// ((\instruction_memory_inst|memoria_ROM~5_combout ))))) # (\control_unit_inst|Decoder0~0_combout  & (((\instruction_memory_inst|memoria_ROM~5_combout )))) ) + ( \alu_inst|Add0~18  ))

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\reg_file_inst|ReadData2[5]~61_combout ),
	.datad(!\reg_file_inst|ReadData1[5]~61_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~5_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~21_sumout ),
	.cout(\alu_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~21 .extended_lut = "off";
defparam \alu_inst|Add0~21 .lut_mask = 64'h0000F780000000FF;
defparam \alu_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y41_N45
cyclonev_lcell_comb \data_memory_inst|ram_memory~229 (
// Equation(s):
// \data_memory_inst|ram_memory~229_combout  = ( \rtl~1_combout  & ( \reg_file_inst|ReadData2[5]~61_combout  ) ) # ( !\rtl~1_combout  & ( \data_memory_inst|ram_memory~229_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[5]~61_combout ),
	.datad(!\data_memory_inst|ram_memory~229_combout ),
	.datae(gnd),
	.dataf(!\rtl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~229 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~229 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \data_memory_inst|ram_memory~229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y41_N33
cyclonev_lcell_comb \data_memory_inst|ram_memory~197 (
// Equation(s):
// \data_memory_inst|ram_memory~197_combout  = ( \data_memory_inst|ram_memory~197_combout  & ( (!\rtl~3_combout ) # (\reg_file_inst|ReadData2[5]~61_combout ) ) ) # ( !\data_memory_inst|ram_memory~197_combout  & ( (\rtl~3_combout  & 
// \reg_file_inst|ReadData2[5]~61_combout ) ) )

	.dataa(!\rtl~3_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[5]~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~197_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~197 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~197 .lut_mask = 64'h05050505AFAFAFAF;
defparam \data_memory_inst|ram_memory~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y41_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~165 (
// Equation(s):
// \data_memory_inst|ram_memory~165_combout  = ( \rtl~0_combout  & ( \reg_file_inst|ReadData2[5]~61_combout  ) ) # ( !\rtl~0_combout  & ( \data_memory_inst|ram_memory~165_combout  ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[5]~61_combout ),
	.datac(!\data_memory_inst|ram_memory~165_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rtl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~165 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~165 .lut_mask = 64'h0F0F0F0F33333333;
defparam \data_memory_inst|ram_memory~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y41_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~69 (
// Equation(s):
// \data_memory_inst|ram_memory~69_combout  = ( \rtl~7_combout  & ( \reg_file_inst|ReadData2[5]~61_combout  ) ) # ( !\rtl~7_combout  & ( \data_memory_inst|ram_memory~69_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~69_combout ),
	.datad(!\reg_file_inst|ReadData2[5]~61_combout ),
	.datae(gnd),
	.dataf(!\rtl~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~69 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~69 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_memory_inst|ram_memory~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y41_N45
cyclonev_lcell_comb \data_memory_inst|ram_memory~101 (
// Equation(s):
// \data_memory_inst|ram_memory~101_combout  = (!\rtl~5_combout  & ((\data_memory_inst|ram_memory~101_combout ))) # (\rtl~5_combout  & (\reg_file_inst|ReadData2[5]~61_combout ))

	.dataa(!\rtl~5_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[5]~61_combout ),
	.datad(!\data_memory_inst|ram_memory~101_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~101 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~101 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \data_memory_inst|ram_memory~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y41_N15
cyclonev_lcell_comb \data_memory_inst|ram_memory~37 (
// Equation(s):
// \data_memory_inst|ram_memory~37_combout  = ( \data_memory_inst|ram_memory~37_combout  & ( (!\rtl~4_combout ) # (\reg_file_inst|ReadData2[5]~61_combout ) ) ) # ( !\data_memory_inst|ram_memory~37_combout  & ( (\reg_file_inst|ReadData2[5]~61_combout  & 
// \rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[5]~61_combout ),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~37 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~37 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \data_memory_inst|ram_memory~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y41_N21
cyclonev_lcell_comb \data_memory_inst|ram_memory~5 (
// Equation(s):
// \data_memory_inst|ram_memory~5_combout  = ( \data_memory_inst|ram_memory~5_combout  & ( (!\rtl~6_combout ) # (\reg_file_inst|ReadData2[5]~61_combout ) ) ) # ( !\data_memory_inst|ram_memory~5_combout  & ( (\rtl~6_combout  & 
// \reg_file_inst|ReadData2[5]~61_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~6_combout ),
	.datad(!\reg_file_inst|ReadData2[5]~61_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~5 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~5 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \data_memory_inst|ram_memory~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y41_N24
cyclonev_lcell_comb \data_memory_inst|ram_memory~404 (
// Equation(s):
// \data_memory_inst|ram_memory~404_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (!\alu_inst|Add0~9_sumout  & (\data_memory_inst|ram_memory~5_combout ))) # (\alu_inst|Add0~1_sumout  & ((((\data_memory_inst|ram_memory~37_combout ))) 
// # (\alu_inst|Add0~9_sumout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (!\alu_inst|Add0~9_sumout  & (\data_memory_inst|ram_memory~69_combout ))) # (\alu_inst|Add0~1_sumout  & ((((\data_memory_inst|ram_memory~101_combout ))) # 
// (\alu_inst|Add0~9_sumout ))) ) )

	.dataa(!\alu_inst|Add0~1_sumout ),
	.datab(!\alu_inst|Add0~9_sumout ),
	.datac(!\data_memory_inst|ram_memory~69_combout ),
	.datad(!\data_memory_inst|ram_memory~101_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~37_combout ),
	.datag(!\data_memory_inst|ram_memory~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~404 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~404 .lut_mask = 64'h1919195D5D5D195D;
defparam \data_memory_inst|ram_memory~404 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y41_N51
cyclonev_lcell_comb \data_memory_inst|ram_memory~133 (
// Equation(s):
// \data_memory_inst|ram_memory~133_combout  = ( \data_memory_inst|ram_memory~133_combout  & ( (!\rtl~2_combout ) # (\reg_file_inst|ReadData2[5]~61_combout ) ) ) # ( !\data_memory_inst|ram_memory~133_combout  & ( (\rtl~2_combout  & 
// \reg_file_inst|ReadData2[5]~61_combout ) ) )

	.dataa(!\rtl~2_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[5]~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~133 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~133 .lut_mask = 64'h05050505AFAFAFAF;
defparam \data_memory_inst|ram_memory~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y41_N54
cyclonev_lcell_comb \data_memory_inst|ram_memory~276 (
// Equation(s):
// \data_memory_inst|ram_memory~276_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~404_combout ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~404_combout  & 
// (\data_memory_inst|ram_memory~133_combout )) # (\data_memory_inst|ram_memory~404_combout  & ((\data_memory_inst|ram_memory~165_combout )))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~404_combout 
// ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~404_combout  & ((\data_memory_inst|ram_memory~197_combout ))) # (\data_memory_inst|ram_memory~404_combout  & (\data_memory_inst|ram_memory~229_combout ))))) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\data_memory_inst|ram_memory~229_combout ),
	.datac(!\data_memory_inst|ram_memory~197_combout ),
	.datad(!\data_memory_inst|ram_memory~165_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~404_combout ),
	.datag(!\data_memory_inst|ram_memory~133_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~276 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~276 .lut_mask = 64'h05050505AAFFBBBB;
defparam \data_memory_inst|ram_memory~276 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N30
cyclonev_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ( \data_memory_inst|ram_memory~276_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~21_sumout ))) # (\control_unit_inst|Decoder0~2_combout  & (\PC_adder_inst|Add0~13_sumout ))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~276_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~21_sumout ))) # (\control_unit_inst|Decoder0~2_combout  
// & (\PC_adder_inst|Add0~13_sumout )))) ) )

	.dataa(!\control_unit_inst|Decoder0~2_combout ),
	.datab(!\PC_adder_inst|Add0~13_sumout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\alu_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~0 .extended_lut = "off";
defparam \Mux26~0 .lut_mask = 64'h10B010B01FBF1FBF;
defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y41_N47
dffeas \reg_file_inst|regs[1][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux26~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][5] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y40_N36
cyclonev_lcell_comb \reg_file_inst|ReadData2[5]~59 (
// Equation(s):
// \reg_file_inst|ReadData2[5]~59_combout  = (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[1][5]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ))

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\reg_file_inst|regs[1][5]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[5]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[5]~59 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[5]~59 .lut_mask = 64'h0C000C000C000C00;
defparam \reg_file_inst|ReadData2[5]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y39_N21
cyclonev_lcell_comb \reg_file_inst|ReadData2[5]~58 (
// Equation(s):
// \reg_file_inst|ReadData2[5]~58_combout  = ( \reg_file_inst|regs[14][5]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[13][5]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (((\reg_file_inst|regs[12][5]~q )) # (\instruction_memory_inst|memoria_ROM~15_combout ))) ) ) # ( !\reg_file_inst|regs[14][5]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[13][5]~q )) # (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[12][5]~q ))))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|regs[13][5]~q ),
	.datad(!\reg_file_inst|regs[12][5]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[14][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[5]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[5]~58 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[5]~58 .lut_mask = 64'h084C084C195D195D;
defparam \reg_file_inst|ReadData2[5]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y40_N0
cyclonev_lcell_comb \reg_file_inst|ReadData2[5]~60 (
// Equation(s):
// \reg_file_inst|ReadData2[5]~60_combout  = ( \reg_file_inst|ReadData2[5]~58_combout  & ( ((!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|ReadData2[5]~59_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) # ( 
// !\reg_file_inst|ReadData2[5]~58_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (!\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|ReadData2[5]~59_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\reg_file_inst|ReadData2[5]~59_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[5]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[5]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[5]~60 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[5]~60 .lut_mask = 64'h080808083B3B3B3B;
defparam \reg_file_inst|ReadData2[5]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y40_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[5]~57 (
// Equation(s):
// \reg_file_inst|ReadData2[5]~57_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[11][5]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|regs[8][5]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[11][5]~q  & ( (\reg_file_inst|regs[9][5]~q ) # (\instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~14_combout  & ( 
// !\reg_file_inst|regs[11][5]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|regs[8][5]~q ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|regs[11][5]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|regs[9][5]~q ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\reg_file_inst|regs[9][5]~q ),
	.datac(!\reg_file_inst|regs[8][5]~q ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.dataf(!\reg_file_inst|regs[11][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[5]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[5]~57 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[5]~57 .lut_mask = 64'h22220A0A77770A0A;
defparam \reg_file_inst|ReadData2[5]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N21
cyclonev_lcell_comb \reg_file_inst|ReadData2[5]~53 (
// Equation(s):
// \reg_file_inst|ReadData2[5]~53_combout  = ( \reg_file_inst|regs[17][5]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[25][5]~q ))) ) ) # ( 
// !\reg_file_inst|regs[17][5]~q  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & (!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[25][5]~q )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\reg_file_inst|regs[25][5]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[17][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[5]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[5]~53 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[5]~53 .lut_mask = 64'h00500050A0F0A0F0;
defparam \reg_file_inst|ReadData2[5]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y40_N39
cyclonev_lcell_comb \reg_file_inst|ReadData2[5]~54 (
// Equation(s):
// \reg_file_inst|ReadData2[5]~54_combout  = ( \reg_file_inst|regs[22][5]~q  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[30][5]~q ) ) ) ) # ( 
// !\reg_file_inst|regs[22][5]~q  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\reg_file_inst|regs[30][5]~q  & \instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( \reg_file_inst|regs[22][5]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[18][5]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[26][5]~q )) ) ) ) # ( 
// !\reg_file_inst|regs[22][5]~q  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[18][5]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|regs[26][5]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[30][5]~q ),
	.datab(!\reg_file_inst|regs[26][5]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[18][5]~q ),
	.datae(!\reg_file_inst|regs[22][5]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[5]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[5]~54 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[5]~54 .lut_mask = 64'h03F303F30505F5F5;
defparam \reg_file_inst|ReadData2[5]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y40_N3
cyclonev_lcell_comb \reg_file_inst|ReadData2[5]~55 (
// Equation(s):
// \reg_file_inst|ReadData2[5]~55_combout  = ( \reg_file_inst|regs[31][5]~q  & ( (\instruction_memory_inst|memoria_ROM~18_combout  & \instruction_memory_inst|memoria_ROM~19_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[31][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[5]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[5]~55 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[5]~55 .lut_mask = 64'h0000000011111111;
defparam \reg_file_inst|ReadData2[5]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y40_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[5]~52 (
// Equation(s):
// \reg_file_inst|ReadData2[5]~52_combout  = ( \reg_file_inst|regs[28][5]~q  & ( \reg_file_inst|regs[16][5]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((!\instruction_memory_inst|memoria_ROM~19_combout ) # ((\reg_file_inst|regs[24][5]~q )))) 
// # (\instruction_memory_inst|memoria_ROM~18_combout  & (((\reg_file_inst|regs[20][5]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout ))) ) ) ) # ( !\reg_file_inst|regs[28][5]~q  & ( \reg_file_inst|regs[16][5]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & ((!\instruction_memory_inst|memoria_ROM~19_combout ) # ((\reg_file_inst|regs[24][5]~q )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (!\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|regs[20][5]~q )))) ) ) ) # ( \reg_file_inst|regs[28][5]~q  & ( !\reg_file_inst|regs[16][5]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[24][5]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & (((\reg_file_inst|regs[20][5]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout ))) ) ) ) # ( !\reg_file_inst|regs[28][5]~q  & ( !\reg_file_inst|regs[16][5]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[24][5]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (!\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|regs[20][5]~q )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\reg_file_inst|regs[24][5]~q ),
	.datad(!\reg_file_inst|regs[20][5]~q ),
	.datae(!\reg_file_inst|regs[28][5]~q ),
	.dataf(!\reg_file_inst|regs[16][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[5]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[5]~52 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[5]~52 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_file_inst|ReadData2[5]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y40_N30
cyclonev_lcell_comb \reg_file_inst|ReadData2[5]~56 (
// Equation(s):
// \reg_file_inst|ReadData2[5]~56_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|ReadData2[5]~52_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|ReadData2[5]~54_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|ReadData2[5]~52_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[5]~53_combout )) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|ReadData2[5]~55_combout ))) ) ) ) # ( \instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|ReadData2[5]~52_combout  & ( (\reg_file_inst|ReadData2[5]~54_combout  & \instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|ReadData2[5]~52_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[5]~53_combout )) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|ReadData2[5]~55_combout ))) ) ) )

	.dataa(!\reg_file_inst|ReadData2[5]~53_combout ),
	.datab(!\reg_file_inst|ReadData2[5]~54_combout ),
	.datac(!\reg_file_inst|ReadData2[5]~55_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.dataf(!\reg_file_inst|ReadData2[5]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[5]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[5]~56 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[5]~56 .lut_mask = 64'h550F0033550FFF33;
defparam \reg_file_inst|ReadData2[5]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y40_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[5]~61 (
// Equation(s):
// \reg_file_inst|ReadData2[5]~61_combout  = ( \reg_file_inst|ReadData2[4]~7_combout  & ( \reg_file_inst|ReadData2[5]~56_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((!\reg_file_inst|ReadData2[4]~6_combout  & 
// \reg_file_inst|ReadData2[5]~57_combout )) ) ) ) # ( !\reg_file_inst|ReadData2[4]~7_combout  & ( \reg_file_inst|ReadData2[5]~56_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((\reg_file_inst|ReadData2[5]~60_combout  & 
// \reg_file_inst|ReadData2[4]~6_combout )) ) ) ) # ( \reg_file_inst|ReadData2[4]~7_combout  & ( !\reg_file_inst|ReadData2[5]~56_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & \reg_file_inst|ReadData2[5]~57_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData2[4]~7_combout  & ( !\reg_file_inst|ReadData2[5]~56_combout  & ( (\reg_file_inst|ReadData2[5]~60_combout  & \reg_file_inst|ReadData2[4]~6_combout ) ) ) )

	.dataa(!\reg_file_inst|ReadData2[5]~60_combout ),
	.datab(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datac(!\reg_file_inst|ReadData2[5]~57_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datae(!\reg_file_inst|ReadData2[4]~7_combout ),
	.dataf(!\reg_file_inst|ReadData2[5]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[5]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[5]~61 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[5]~61 .lut_mask = 64'h11110C0CFF11FF0C;
defparam \reg_file_inst|ReadData2[5]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y40_N48
cyclonev_lcell_comb \alu_inst|Add0~25 (
// Equation(s):
// \alu_inst|Add0~25_sumout  = SUM(( \reg_file_inst|ReadData1[6]~71_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & (\reg_file_inst|ReadData2[6]~71_combout )) # (\control_unit_inst|Decoder0~5_combout  & 
// ((\instruction_memory_inst|memoria_ROM~6_combout ))))) # (\control_unit_inst|Decoder0~0_combout  & (((\instruction_memory_inst|memoria_ROM~6_combout )))) ) + ( \alu_inst|Add0~22  ))
// \alu_inst|Add0~26  = CARRY(( \reg_file_inst|ReadData1[6]~71_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & (\reg_file_inst|ReadData2[6]~71_combout )) # (\control_unit_inst|Decoder0~5_combout  & 
// ((\instruction_memory_inst|memoria_ROM~6_combout ))))) # (\control_unit_inst|Decoder0~0_combout  & (((\instruction_memory_inst|memoria_ROM~6_combout )))) ) + ( \alu_inst|Add0~22  ))

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\reg_file_inst|ReadData2[6]~71_combout ),
	.datad(!\reg_file_inst|ReadData1[6]~71_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~6_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~25_sumout ),
	.cout(\alu_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~25 .extended_lut = "off";
defparam \alu_inst|Add0~25 .lut_mask = 64'h0000F780000000FF;
defparam \alu_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y41_N12
cyclonev_lcell_comb \data_memory_inst|ram_memory~166 (
// Equation(s):
// \data_memory_inst|ram_memory~166_combout  = ( \rtl~0_combout  & ( \reg_file_inst|ReadData2[6]~71_combout  ) ) # ( !\rtl~0_combout  & ( \data_memory_inst|ram_memory~166_combout  ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~166_combout ),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[6]~71_combout ),
	.datae(gnd),
	.dataf(!\rtl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~166 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~166 .lut_mask = 64'h3333333300FF00FF;
defparam \data_memory_inst|ram_memory~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y41_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~198 (
// Equation(s):
// \data_memory_inst|ram_memory~198_combout  = (!\rtl~3_combout  & ((\data_memory_inst|ram_memory~198_combout ))) # (\rtl~3_combout  & (\reg_file_inst|ReadData2[6]~71_combout ))

	.dataa(!\reg_file_inst|ReadData2[6]~71_combout ),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~198_combout ),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~198 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~198 .lut_mask = 64'h0F550F550F550F55;
defparam \data_memory_inst|ram_memory~198 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y41_N51
cyclonev_lcell_comb \data_memory_inst|ram_memory~70 (
// Equation(s):
// \data_memory_inst|ram_memory~70_combout  = ( \data_memory_inst|ram_memory~70_combout  & ( (!\rtl~7_combout ) # (\reg_file_inst|ReadData2[6]~71_combout ) ) ) # ( !\data_memory_inst|ram_memory~70_combout  & ( (\rtl~7_combout  & 
// \reg_file_inst|ReadData2[6]~71_combout ) ) )

	.dataa(!\rtl~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[6]~71_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~70 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~70 .lut_mask = 64'h00550055AAFFAAFF;
defparam \data_memory_inst|ram_memory~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~38 (
// Equation(s):
// \data_memory_inst|ram_memory~38_combout  = ( \data_memory_inst|ram_memory~38_combout  & ( (!\rtl~4_combout ) # (\reg_file_inst|ReadData2[6]~71_combout ) ) ) # ( !\data_memory_inst|ram_memory~38_combout  & ( (\reg_file_inst|ReadData2[6]~71_combout  & 
// \rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[6]~71_combout ),
	.datac(gnd),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~38 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~38 .lut_mask = 64'h00330033FF33FF33;
defparam \data_memory_inst|ram_memory~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y41_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~102 (
// Equation(s):
// \data_memory_inst|ram_memory~102_combout  = ( \rtl~5_combout  & ( \reg_file_inst|ReadData2[6]~71_combout  ) ) # ( !\rtl~5_combout  & ( \data_memory_inst|ram_memory~102_combout  ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~102_combout ),
	.datac(!\reg_file_inst|ReadData2[6]~71_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rtl~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~102 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~102 .lut_mask = 64'h333333330F0F0F0F;
defparam \data_memory_inst|ram_memory~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y39_N57
cyclonev_lcell_comb \data_memory_inst|ram_memory~6 (
// Equation(s):
// \data_memory_inst|ram_memory~6_combout  = ( \reg_file_inst|ReadData2[6]~71_combout  & ( (\rtl~6_combout ) # (\data_memory_inst|ram_memory~6_combout ) ) ) # ( !\reg_file_inst|ReadData2[6]~71_combout  & ( (\data_memory_inst|ram_memory~6_combout  & 
// !\rtl~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~6_combout ),
	.datad(!\rtl~6_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[6]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~6 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~6 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y41_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~408 (
// Equation(s):
// \data_memory_inst|ram_memory~408_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (!\alu_inst|Add0~9_sumout  & (\data_memory_inst|ram_memory~6_combout ))) # (\alu_inst|Add0~1_sumout  & ((((\data_memory_inst|ram_memory~38_combout ))) 
// # (\alu_inst|Add0~9_sumout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (!\alu_inst|Add0~9_sumout  & (\data_memory_inst|ram_memory~70_combout ))) # (\alu_inst|Add0~1_sumout  & ((((\data_memory_inst|ram_memory~102_combout ))) # 
// (\alu_inst|Add0~9_sumout ))) ) )

	.dataa(!\alu_inst|Add0~1_sumout ),
	.datab(!\alu_inst|Add0~9_sumout ),
	.datac(!\data_memory_inst|ram_memory~70_combout ),
	.datad(!\data_memory_inst|ram_memory~38_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~102_combout ),
	.datag(!\data_memory_inst|ram_memory~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~408 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~408 .lut_mask = 64'h195D1919195D5D5D;
defparam \data_memory_inst|ram_memory~408 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~230 (
// Equation(s):
// \data_memory_inst|ram_memory~230_combout  = ( \rtl~1_combout  & ( \reg_file_inst|ReadData2[6]~71_combout  ) ) # ( !\rtl~1_combout  & ( \data_memory_inst|ram_memory~230_combout  ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~230_combout ),
	.datac(!\reg_file_inst|ReadData2[6]~71_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rtl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~230 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~230 .lut_mask = 64'h333333330F0F0F0F;
defparam \data_memory_inst|ram_memory~230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y41_N48
cyclonev_lcell_comb \data_memory_inst|ram_memory~134 (
// Equation(s):
// \data_memory_inst|ram_memory~134_combout  = ( \data_memory_inst|ram_memory~134_combout  & ( (!\rtl~2_combout ) # (\reg_file_inst|ReadData2[6]~71_combout ) ) ) # ( !\data_memory_inst|ram_memory~134_combout  & ( (\rtl~2_combout  & 
// \reg_file_inst|ReadData2[6]~71_combout ) ) )

	.dataa(!\rtl~2_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[6]~71_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~134 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~134 .lut_mask = 64'h05050505AFAFAFAF;
defparam \data_memory_inst|ram_memory~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y41_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~280 (
// Equation(s):
// \data_memory_inst|ram_memory~280_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~408_combout ))))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~408_combout  & 
// (((\data_memory_inst|ram_memory~134_combout )))) # (\data_memory_inst|ram_memory~408_combout  & (\data_memory_inst|ram_memory~166_combout )))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~408_combout 
// ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~408_combout  & (\data_memory_inst|ram_memory~198_combout )) # (\data_memory_inst|ram_memory~408_combout  & ((\data_memory_inst|ram_memory~230_combout )))))) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\data_memory_inst|ram_memory~166_combout ),
	.datac(!\data_memory_inst|ram_memory~198_combout ),
	.datad(!\data_memory_inst|ram_memory~408_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~230_combout ),
	.datag(!\data_memory_inst|ram_memory~134_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~280 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~280 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \data_memory_inst|ram_memory~280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y41_N42
cyclonev_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( \data_memory_inst|ram_memory~280_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & (\alu_inst|Add0~25_sumout )) # (\control_unit_inst|Decoder0~2_combout  & ((\PC_adder_inst|Add0~17_sumout )))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~280_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & (\alu_inst|Add0~25_sumout )) # (\control_unit_inst|Decoder0~2_combout  & 
// ((\PC_adder_inst|Add0~17_sumout ))))) ) )

	.dataa(!\alu_inst|Add0~25_sumout ),
	.datab(!\control_unit_inst|Decoder0~2_combout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\PC_adder_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~280_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'h407040704F7F4F7F;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y39_N29
dffeas \reg_file_inst|regs[14][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux25~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][6] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y39_N48
cyclonev_lcell_comb \reg_file_inst|ReadData2[6]~68 (
// Equation(s):
// \reg_file_inst|ReadData2[6]~68_combout  = ( \reg_file_inst|regs[12][6]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (((\reg_file_inst|regs[13][6]~q  & !\instruction_memory_inst|memoria_ROM~15_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (((!\instruction_memory_inst|memoria_ROM~15_combout )) # (\reg_file_inst|regs[14][6]~q ))) ) ) # ( !\reg_file_inst|regs[12][6]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & 
// (((\reg_file_inst|regs[13][6]~q  & !\instruction_memory_inst|memoria_ROM~15_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[14][6]~q  & ((\instruction_memory_inst|memoria_ROM~15_combout )))) ) )

	.dataa(!\reg_file_inst|regs[14][6]~q ),
	.datab(!\reg_file_inst|regs[13][6]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[12][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[6]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[6]~68 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[6]~68 .lut_mask = 64'h300530053F053F05;
defparam \reg_file_inst|ReadData2[6]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y40_N0
cyclonev_lcell_comb \reg_file_inst|ReadData2[6]~69 (
// Equation(s):
// \reg_file_inst|ReadData2[6]~69_combout  = ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( \reg_file_inst|regs[1][6]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|regs[1][6]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[6]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[6]~69 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[6]~69 .lut_mask = 64'h00FF000000000000;
defparam \reg_file_inst|ReadData2[6]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N6
cyclonev_lcell_comb \reg_file_inst|ReadData2[6]~70 (
// Equation(s):
// \reg_file_inst|ReadData2[6]~70_combout  = ( \reg_file_inst|ReadData2[6]~69_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (!\instruction_memory_inst|memoria_ROM~18_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|ReadData2[6]~68_combout ))) ) ) # ( !\reg_file_inst|ReadData2[6]~69_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|ReadData2[6]~68_combout ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\reg_file_inst|ReadData2[6]~68_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[6]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[6]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[6]~70 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[6]~70 .lut_mask = 64'h00330033C0F3C0F3;
defparam \reg_file_inst|ReadData2[6]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N48
cyclonev_lcell_comb \reg_file_inst|ReadData2[6]~67 (
// Equation(s):
// \reg_file_inst|ReadData2[6]~67_combout  = ( \reg_file_inst|regs[11][6]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (((\reg_file_inst|regs[9][6]~q )) # (\instruction_memory_inst|memoria_ROM~15_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[8][6]~q ))) ) ) # ( !\reg_file_inst|regs[11][6]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[9][6]~q ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[8][6]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|regs[8][6]~q ),
	.datad(!\reg_file_inst|regs[9][6]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[11][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[6]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[6]~67 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[6]~67 .lut_mask = 64'h048C048C26AE26AE;
defparam \reg_file_inst|ReadData2[6]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y40_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[6]~65 (
// Equation(s):
// \reg_file_inst|ReadData2[6]~65_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|regs[31][6]~q ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\reg_file_inst|regs[31][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[6]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[6]~65 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[6]~65 .lut_mask = 64'h0000000003030303;
defparam \reg_file_inst|ReadData2[6]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[6]~63 (
// Equation(s):
// \reg_file_inst|ReadData2[6]~63_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[25][6]~q ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( 
// (\reg_file_inst|regs[17][6]~q  & !\instruction_memory_inst|memoria_ROM~18_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[17][6]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\reg_file_inst|regs[25][6]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[6]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[6]~63 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[6]~63 .lut_mask = 64'h3030303000F000F0;
defparam \reg_file_inst|ReadData2[6]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[6]~62 (
// Equation(s):
// \reg_file_inst|ReadData2[6]~62_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[28][6]~q  & ( (\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[20][6]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[28][6]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[16][6]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|regs[24][6]~q )) ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[28][6]~q  & ( (\reg_file_inst|regs[20][6]~q  & !\instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[28][6]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[16][6]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|regs[24][6]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[20][6]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\reg_file_inst|regs[24][6]~q ),
	.datad(!\reg_file_inst|regs[16][6]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|regs[28][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[6]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[6]~62 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[6]~62 .lut_mask = 64'h03CF444403CF7777;
defparam \reg_file_inst|ReadData2[6]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N33
cyclonev_lcell_comb \reg_file_inst|ReadData2[6]~64 (
// Equation(s):
// \reg_file_inst|ReadData2[6]~64_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[22][6]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[30][6]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[22][6]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[18][6]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|regs[26][6]~q )) ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[22][6]~q  & ( (\reg_file_inst|regs[30][6]~q  & \instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[22][6]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[18][6]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|regs[26][6]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[30][6]~q ),
	.datab(!\reg_file_inst|regs[26][6]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[18][6]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|regs[22][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[6]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[6]~64 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[6]~64 .lut_mask = 64'h03F3050503F3F5F5;
defparam \reg_file_inst|ReadData2[6]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N3
cyclonev_lcell_comb \reg_file_inst|ReadData2[6]~66 (
// Equation(s):
// \reg_file_inst|ReadData2[6]~66_combout  = ( \reg_file_inst|ReadData2[6]~62_combout  & ( \reg_file_inst|ReadData2[6]~64_combout  & ( ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[6]~63_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[6]~65_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout ) ) ) ) # ( !\reg_file_inst|ReadData2[6]~62_combout  & ( \reg_file_inst|ReadData2[6]~64_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[6]~63_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[6]~65_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (\instruction_memory_inst|memoria_ROM~15_combout )) ) ) ) # ( \reg_file_inst|ReadData2[6]~62_combout  & ( !\reg_file_inst|ReadData2[6]~64_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[6]~63_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[6]~65_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & 
// (!\instruction_memory_inst|memoria_ROM~15_combout )) ) ) ) # ( !\reg_file_inst|ReadData2[6]~62_combout  & ( !\reg_file_inst|ReadData2[6]~64_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[6]~63_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[6]~65_combout )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|ReadData2[6]~65_combout ),
	.datad(!\reg_file_inst|ReadData2[6]~63_combout ),
	.datae(!\reg_file_inst|ReadData2[6]~62_combout ),
	.dataf(!\reg_file_inst|ReadData2[6]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[6]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[6]~66 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[6]~66 .lut_mask = 64'h028A46CE139B57DF;
defparam \reg_file_inst|ReadData2[6]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y40_N30
cyclonev_lcell_comb \reg_file_inst|ReadData2[6]~71 (
// Equation(s):
// \reg_file_inst|ReadData2[6]~71_combout  = ( \reg_file_inst|ReadData2[6]~67_combout  & ( \reg_file_inst|ReadData2[6]~66_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((!\reg_file_inst|ReadData2[4]~7_combout  & 
// (\reg_file_inst|ReadData2[6]~70_combout  & \reg_file_inst|ReadData2[4]~6_combout )) # (\reg_file_inst|ReadData2[4]~7_combout  & ((!\reg_file_inst|ReadData2[4]~6_combout )))) ) ) ) # ( !\reg_file_inst|ReadData2[6]~67_combout  & ( 
// \reg_file_inst|ReadData2[6]~66_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((\reg_file_inst|ReadData2[6]~70_combout  & (!\reg_file_inst|ReadData2[4]~7_combout  & \reg_file_inst|ReadData2[4]~6_combout ))) ) ) ) # ( 
// \reg_file_inst|ReadData2[6]~67_combout  & ( !\reg_file_inst|ReadData2[6]~66_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[6]~70_combout  & \reg_file_inst|ReadData2[4]~6_combout )) # 
// (\reg_file_inst|ReadData2[4]~7_combout  & ((!\reg_file_inst|ReadData2[4]~6_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[6]~67_combout  & ( !\reg_file_inst|ReadData2[6]~66_combout  & ( (\reg_file_inst|ReadData2[6]~70_combout  & 
// (!\reg_file_inst|ReadData2[4]~7_combout  & \reg_file_inst|ReadData2[4]~6_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData2[6]~70_combout ),
	.datab(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datac(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datae(!\reg_file_inst|ReadData2[6]~67_combout ),
	.dataf(!\reg_file_inst|ReadData2[6]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[6]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[6]~71 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[6]~71 .lut_mask = 64'h04043434FF04FF34;
defparam \reg_file_inst|ReadData2[6]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y40_N51
cyclonev_lcell_comb \alu_inst|Add0~29 (
// Equation(s):
// \alu_inst|Add0~29_sumout  = SUM(( \reg_file_inst|ReadData1[7]~81_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & (\reg_file_inst|ReadData2[7]~81_combout )) # (\control_unit_inst|Decoder0~5_combout  & 
// ((\instruction_memory_inst|memoria_ROM~8_combout ))))) # (\control_unit_inst|Decoder0~0_combout  & (((\instruction_memory_inst|memoria_ROM~8_combout )))) ) + ( \alu_inst|Add0~26  ))
// \alu_inst|Add0~30  = CARRY(( \reg_file_inst|ReadData1[7]~81_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & (\reg_file_inst|ReadData2[7]~81_combout )) # (\control_unit_inst|Decoder0~5_combout  & 
// ((\instruction_memory_inst|memoria_ROM~8_combout ))))) # (\control_unit_inst|Decoder0~0_combout  & (((\instruction_memory_inst|memoria_ROM~8_combout )))) ) + ( \alu_inst|Add0~26  ))

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\reg_file_inst|ReadData2[7]~81_combout ),
	.datad(!\reg_file_inst|ReadData1[7]~81_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~8_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~29_sumout ),
	.cout(\alu_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~29 .extended_lut = "off";
defparam \alu_inst|Add0~29 .lut_mask = 64'h0000F780000000FF;
defparam \alu_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y40_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~231 (
// Equation(s):
// \data_memory_inst|ram_memory~231_combout  = (!\rtl~1_combout  & ((\data_memory_inst|ram_memory~231_combout ))) # (\rtl~1_combout  & (\reg_file_inst|ReadData2[7]~81_combout ))

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[7]~81_combout ),
	.datac(!\data_memory_inst|ram_memory~231_combout ),
	.datad(!\rtl~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~231 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~231 .lut_mask = 64'h0F330F330F330F33;
defparam \data_memory_inst|ram_memory~231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y40_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~199 (
// Equation(s):
// \data_memory_inst|ram_memory~199_combout  = ( \rtl~3_combout  & ( \reg_file_inst|ReadData2[7]~81_combout  ) ) # ( !\rtl~3_combout  & ( \data_memory_inst|ram_memory~199_combout  ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[7]~81_combout ),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~199_combout ),
	.datae(gnd),
	.dataf(!\rtl~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~199 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~199 .lut_mask = 64'h00FF00FF33333333;
defparam \data_memory_inst|ram_memory~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y40_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~167 (
// Equation(s):
// \data_memory_inst|ram_memory~167_combout  = ( \data_memory_inst|ram_memory~167_combout  & ( (!\rtl~0_combout ) # (\reg_file_inst|ReadData2[7]~81_combout ) ) ) # ( !\data_memory_inst|ram_memory~167_combout  & ( (\reg_file_inst|ReadData2[7]~81_combout  & 
// \rtl~0_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[7]~81_combout ),
	.datac(gnd),
	.datad(!\rtl~0_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~167 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~167 .lut_mask = 64'h00330033FF33FF33;
defparam \data_memory_inst|ram_memory~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y40_N51
cyclonev_lcell_comb \data_memory_inst|ram_memory~39 (
// Equation(s):
// \data_memory_inst|ram_memory~39_combout  = ( \data_memory_inst|ram_memory~39_combout  & ( (!\rtl~4_combout ) # (\reg_file_inst|ReadData2[7]~81_combout ) ) ) # ( !\data_memory_inst|ram_memory~39_combout  & ( (\rtl~4_combout  & 
// \reg_file_inst|ReadData2[7]~81_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~4_combout ),
	.datad(!\reg_file_inst|ReadData2[7]~81_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~39 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~39 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \data_memory_inst|ram_memory~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y40_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~71 (
// Equation(s):
// \data_memory_inst|ram_memory~71_combout  = ( \rtl~7_combout  & ( \reg_file_inst|ReadData2[7]~81_combout  ) ) # ( !\rtl~7_combout  & ( \data_memory_inst|ram_memory~71_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~71_combout ),
	.datad(!\reg_file_inst|ReadData2[7]~81_combout ),
	.datae(gnd),
	.dataf(!\rtl~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~71 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~71 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_memory_inst|ram_memory~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~103 (
// Equation(s):
// \data_memory_inst|ram_memory~103_combout  = ( \rtl~5_combout  & ( \reg_file_inst|ReadData2[7]~81_combout  ) ) # ( !\rtl~5_combout  & ( \data_memory_inst|ram_memory~103_combout  ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~103_combout ),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[7]~81_combout ),
	.datae(gnd),
	.dataf(!\rtl~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~103 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~103 .lut_mask = 64'h3333333300FF00FF;
defparam \data_memory_inst|ram_memory~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y40_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~7 (
// Equation(s):
// \data_memory_inst|ram_memory~7_combout  = ( \data_memory_inst|ram_memory~7_combout  & ( (!\rtl~6_combout ) # (\reg_file_inst|ReadData2[7]~81_combout ) ) ) # ( !\data_memory_inst|ram_memory~7_combout  & ( (\reg_file_inst|ReadData2[7]~81_combout  & 
// \rtl~6_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[7]~81_combout ),
	.datac(gnd),
	.datad(!\rtl~6_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~7 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~7 .lut_mask = 64'h00330033FF33FF33;
defparam \data_memory_inst|ram_memory~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y40_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~412 (
// Equation(s):
// \data_memory_inst|ram_memory~412_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~7_combout  & (!\alu_inst|Add0~9_sumout ))))) # (\alu_inst|Add0~1_sumout  & ((((\alu_inst|Add0~9_sumout ))) # 
// (\data_memory_inst|ram_memory~39_combout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~71_combout  & (!\alu_inst|Add0~9_sumout ))) # (\alu_inst|Add0~1_sumout  & 
// (((\data_memory_inst|ram_memory~103_combout ) # (\alu_inst|Add0~9_sumout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~39_combout ),
	.datab(!\alu_inst|Add0~1_sumout ),
	.datac(!\data_memory_inst|ram_memory~71_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~103_combout ),
	.datag(!\data_memory_inst|ram_memory~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~412 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~412 .lut_mask = 64'h1D330C331D333F33;
defparam \data_memory_inst|ram_memory~412 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y40_N57
cyclonev_lcell_comb \data_memory_inst|ram_memory~135 (
// Equation(s):
// \data_memory_inst|ram_memory~135_combout  = ( \data_memory_inst|ram_memory~135_combout  & ( (!\rtl~2_combout ) # (\reg_file_inst|ReadData2[7]~81_combout ) ) ) # ( !\data_memory_inst|ram_memory~135_combout  & ( (\reg_file_inst|ReadData2[7]~81_combout  & 
// \rtl~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[7]~81_combout ),
	.datad(!\rtl~2_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~135 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~135 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \data_memory_inst|ram_memory~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y40_N42
cyclonev_lcell_comb \data_memory_inst|ram_memory~284 (
// Equation(s):
// \data_memory_inst|ram_memory~284_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~412_combout ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~412_combout  & 
// (\data_memory_inst|ram_memory~135_combout )) # (\data_memory_inst|ram_memory~412_combout  & ((\data_memory_inst|ram_memory~167_combout )))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~412_combout 
// ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~412_combout  & ((\data_memory_inst|ram_memory~199_combout ))) # (\data_memory_inst|ram_memory~412_combout  & (\data_memory_inst|ram_memory~231_combout ))))) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\data_memory_inst|ram_memory~231_combout ),
	.datac(!\data_memory_inst|ram_memory~199_combout ),
	.datad(!\data_memory_inst|ram_memory~167_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~412_combout ),
	.datag(!\data_memory_inst|ram_memory~135_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~284 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~284 .lut_mask = 64'h05050505AAFFBBBB;
defparam \data_memory_inst|ram_memory~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y40_N18
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~284_combout  ) ) # ( !\control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~284_combout  & ( (!\control_unit_inst|Decoder0~2_combout  & 
// ((\alu_inst|Add0~29_sumout ))) # (\control_unit_inst|Decoder0~2_combout  & (\PC_adder_inst|Add0~21_sumout )) ) ) ) # ( !\control_unit_inst|Decoder0~0_combout  & ( !\data_memory_inst|ram_memory~284_combout  & ( (!\control_unit_inst|Decoder0~2_combout  & 
// ((\alu_inst|Add0~29_sumout ))) # (\control_unit_inst|Decoder0~2_combout  & (\PC_adder_inst|Add0~21_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\control_unit_inst|Decoder0~2_combout ),
	.datac(!\PC_adder_inst|Add0~21_sumout ),
	.datad(!\alu_inst|Add0~29_sumout ),
	.datae(!\control_unit_inst|Decoder0~0_combout ),
	.dataf(!\data_memory_inst|ram_memory~284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'h03CF000003CFFFFF;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y40_N44
dffeas \reg_file_inst|regs[17][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][7] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y38_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[7]~73 (
// Equation(s):
// \reg_file_inst|ReadData2[7]~73_combout  = ( \reg_file_inst|regs[17][7]~q  & ( \reg_file_inst|regs[25][7]~q  & ( !\instruction_memory_inst|memoria_ROM~18_combout  ) ) ) # ( !\reg_file_inst|regs[17][7]~q  & ( \reg_file_inst|regs[25][7]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & \instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( \reg_file_inst|regs[17][7]~q  & ( !\reg_file_inst|regs[25][7]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & 
// !\instruction_memory_inst|memoria_ROM~19_combout ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\reg_file_inst|regs[17][7]~q ),
	.dataf(!\reg_file_inst|regs[25][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[7]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[7]~73 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[7]~73 .lut_mask = 64'h0000AA0000AAAAAA;
defparam \reg_file_inst|ReadData2[7]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[7]~74 (
// Equation(s):
// \reg_file_inst|ReadData2[7]~74_combout  = ( \reg_file_inst|regs[30][7]~q  & ( \reg_file_inst|regs[26][7]~q  & ( ((!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[18][7]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// (\reg_file_inst|regs[22][7]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( !\reg_file_inst|regs[30][7]~q  & ( \reg_file_inst|regs[26][7]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[18][7]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[22][7]~q )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~18_combout )))) ) ) ) # ( \reg_file_inst|regs[30][7]~q  & ( !\reg_file_inst|regs[26][7]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout  & 
// ((\reg_file_inst|regs[18][7]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[22][7]~q )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (((\instruction_memory_inst|memoria_ROM~18_combout )))) ) ) ) # ( 
// !\reg_file_inst|regs[30][7]~q  & ( !\reg_file_inst|regs[26][7]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[18][7]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[22][7]~q )))) ) ) )

	.dataa(!\reg_file_inst|regs[22][7]~q ),
	.datab(!\reg_file_inst|regs[18][7]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\reg_file_inst|regs[30][7]~q ),
	.dataf(!\reg_file_inst|regs[26][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[7]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[7]~74 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[7]~74 .lut_mask = 64'h3050305F3F503F5F;
defparam \reg_file_inst|ReadData2[7]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y39_N21
cyclonev_lcell_comb \reg_file_inst|ReadData2[7]~75 (
// Equation(s):
// \reg_file_inst|ReadData2[7]~75_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[31][7]~q  & ( \instruction_memory_inst|memoria_ROM~18_combout  ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(!\reg_file_inst|regs[31][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[7]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[7]~75 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[7]~75 .lut_mask = 64'h0000000000003333;
defparam \reg_file_inst|ReadData2[7]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N39
cyclonev_lcell_comb \reg_file_inst|ReadData2[7]~72 (
// Equation(s):
// \reg_file_inst|ReadData2[7]~72_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[28][7]~q  & ( (\instruction_memory_inst|memoria_ROM~18_combout ) # (\reg_file_inst|regs[24][7]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[28][7]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[16][7]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// (\reg_file_inst|regs[20][7]~q )) ) ) ) # ( \instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[28][7]~q  & ( (\reg_file_inst|regs[24][7]~q  & !\instruction_memory_inst|memoria_ROM~18_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[28][7]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[16][7]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// (\reg_file_inst|regs[20][7]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[20][7]~q ),
	.datab(!\reg_file_inst|regs[24][7]~q ),
	.datac(!\reg_file_inst|regs[16][7]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(!\reg_file_inst|regs[28][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[7]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[7]~72 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[7]~72 .lut_mask = 64'h0F5533000F5533FF;
defparam \reg_file_inst|ReadData2[7]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[7]~76 (
// Equation(s):
// \reg_file_inst|ReadData2[7]~76_combout  = ( \reg_file_inst|ReadData2[7]~75_combout  & ( \reg_file_inst|ReadData2[7]~72_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (((\instruction_memory_inst|memoria_ROM~14_combout )) # 
// (\reg_file_inst|ReadData2[7]~73_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|ReadData2[7]~74_combout )))) ) ) ) # ( !\reg_file_inst|ReadData2[7]~75_combout  & ( 
// \reg_file_inst|ReadData2[7]~72_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (((\instruction_memory_inst|memoria_ROM~14_combout )) # (\reg_file_inst|ReadData2[7]~73_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// (((\instruction_memory_inst|memoria_ROM~14_combout  & \reg_file_inst|ReadData2[7]~74_combout )))) ) ) ) # ( \reg_file_inst|ReadData2[7]~75_combout  & ( !\reg_file_inst|ReadData2[7]~72_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\reg_file_inst|ReadData2[7]~73_combout  & (!\instruction_memory_inst|memoria_ROM~14_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|ReadData2[7]~74_combout )))) ) ) 
// ) # ( !\reg_file_inst|ReadData2[7]~75_combout  & ( !\reg_file_inst|ReadData2[7]~72_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[7]~73_combout  & (!\instruction_memory_inst|memoria_ROM~14_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (((\instruction_memory_inst|memoria_ROM~14_combout  & \reg_file_inst|ReadData2[7]~74_combout )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\reg_file_inst|ReadData2[7]~73_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\reg_file_inst|ReadData2[7]~74_combout ),
	.datae(!\reg_file_inst|ReadData2[7]~75_combout ),
	.dataf(!\reg_file_inst|ReadData2[7]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[7]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[7]~76 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[7]~76 .lut_mask = 64'h202570752A2F7A7F;
defparam \reg_file_inst|ReadData2[7]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y40_N48
cyclonev_lcell_comb \reg_file_inst|ReadData2[7]~78 (
// Equation(s):
// \reg_file_inst|ReadData2[7]~78_combout  = ( \reg_file_inst|regs[12][7]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[13][7]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout ) # ((\reg_file_inst|regs[14][7]~q )))) ) ) # ( !\reg_file_inst|regs[12][7]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[13][7]~q ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[14][7]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|regs[13][7]~q ),
	.datad(!\reg_file_inst|regs[14][7]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[7]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[7]~78 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[7]~78 .lut_mask = 64'h081908194C5D4C5D;
defparam \reg_file_inst|ReadData2[7]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[7]~79 (
// Equation(s):
// \reg_file_inst|ReadData2[7]~79_combout  = ( \reg_file_inst|regs[1][7]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & !\instruction_memory_inst|memoria_ROM~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[7]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[7]~79 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[7]~79 .lut_mask = 64'h00000000F000F000;
defparam \reg_file_inst|ReadData2[7]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[7]~80 (
// Equation(s):
// \reg_file_inst|ReadData2[7]~80_combout  = ( \reg_file_inst|ReadData2[7]~79_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (!\instruction_memory_inst|memoria_ROM~18_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|ReadData2[7]~78_combout ))) ) ) # ( !\reg_file_inst|ReadData2[7]~79_combout  & ( (\reg_file_inst|ReadData2[7]~78_combout  & \instruction_memory_inst|memoria_ROM~19_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[7]~78_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[7]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[7]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[7]~80 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[7]~80 .lut_mask = 64'h000F000FAA0FAA0F;
defparam \reg_file_inst|ReadData2[7]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y38_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[7]~77 (
// Equation(s):
// \reg_file_inst|ReadData2[7]~77_combout  = ( \reg_file_inst|regs[8][7]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[9][7]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[11][7]~q )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (!\instruction_memory_inst|memoria_ROM~15_combout )) ) ) # ( !\reg_file_inst|regs[8][7]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[9][7]~q ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[11][7]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|regs[11][7]~q ),
	.datad(!\reg_file_inst|regs[9][7]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[8][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[7]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[7]~77 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[7]~77 .lut_mask = 64'h028A028A46CE46CE;
defparam \reg_file_inst|ReadData2[7]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[7]~81 (
// Equation(s):
// \reg_file_inst|ReadData2[7]~81_combout  = ( \reg_file_inst|ReadData2[7]~77_combout  & ( \reg_file_inst|ReadData2[4]~6_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout  & (((!\reg_file_inst|ReadData2[4]~7_combout  & 
// \reg_file_inst|ReadData2[7]~80_combout )) # (\reg_file_inst|ReadData2[7]~76_combout ))) # (\instruction_memory_inst|memoria_ROM~20_combout  & (!\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[7]~80_combout )))) ) ) ) # ( 
// !\reg_file_inst|ReadData2[7]~77_combout  & ( \reg_file_inst|ReadData2[4]~6_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout  & (((!\reg_file_inst|ReadData2[4]~7_combout  & \reg_file_inst|ReadData2[7]~80_combout )) # 
// (\reg_file_inst|ReadData2[7]~76_combout ))) # (\instruction_memory_inst|memoria_ROM~20_combout  & (!\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[7]~80_combout )))) ) ) ) # ( \reg_file_inst|ReadData2[7]~77_combout  & ( 
// !\reg_file_inst|ReadData2[4]~6_combout  & ( ((!\instruction_memory_inst|memoria_ROM~20_combout  & \reg_file_inst|ReadData2[7]~76_combout )) # (\reg_file_inst|ReadData2[4]~7_combout ) ) ) ) # ( !\reg_file_inst|ReadData2[7]~77_combout  & ( 
// !\reg_file_inst|ReadData2[4]~6_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout  & \reg_file_inst|ReadData2[7]~76_combout ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datab(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datac(!\reg_file_inst|ReadData2[7]~76_combout ),
	.datad(!\reg_file_inst|ReadData2[7]~80_combout ),
	.datae(!\reg_file_inst|ReadData2[7]~77_combout ),
	.dataf(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[7]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[7]~81 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[7]~81 .lut_mask = 64'h0A0A3B3B0ACE0ACE;
defparam \reg_file_inst|ReadData2[7]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y40_N54
cyclonev_lcell_comb \alu_inst|Add0~33 (
// Equation(s):
// \alu_inst|Add0~33_sumout  = SUM(( \reg_file_inst|ReadData1[8]~91_combout  ) + ( (!\control_unit_inst|ALUSrc~combout  & (((\reg_file_inst|ReadData2[8]~91_combout )))) # (\control_unit_inst|ALUSrc~combout  & (\PC_inst|PC [6] & 
// ((\instruction_memory_inst|memoria_ROM~9_combout )))) ) + ( \alu_inst|Add0~30  ))
// \alu_inst|Add0~34  = CARRY(( \reg_file_inst|ReadData1[8]~91_combout  ) + ( (!\control_unit_inst|ALUSrc~combout  & (((\reg_file_inst|ReadData2[8]~91_combout )))) # (\control_unit_inst|ALUSrc~combout  & (\PC_inst|PC [6] & 
// ((\instruction_memory_inst|memoria_ROM~9_combout )))) ) + ( \alu_inst|Add0~30  ))

	.dataa(!\PC_inst|PC [6]),
	.datab(!\control_unit_inst|ALUSrc~combout ),
	.datac(!\reg_file_inst|ReadData2[8]~91_combout ),
	.datad(!\reg_file_inst|ReadData1[8]~91_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~9_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~33_sumout ),
	.cout(\alu_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~33 .extended_lut = "off";
defparam \alu_inst|Add0~33 .lut_mask = 64'h0000F3E2000000FF;
defparam \alu_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y40_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~40 (
// Equation(s):
// \data_memory_inst|ram_memory~40_combout  = ( \data_memory_inst|ram_memory~40_combout  & ( (!\rtl~4_combout ) # (\reg_file_inst|ReadData2[8]~91_combout ) ) ) # ( !\data_memory_inst|ram_memory~40_combout  & ( (\rtl~4_combout  & 
// \reg_file_inst|ReadData2[8]~91_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~4_combout ),
	.datad(!\reg_file_inst|ReadData2[8]~91_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~40 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~40 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \data_memory_inst|ram_memory~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y40_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~104 (
// Equation(s):
// \data_memory_inst|ram_memory~104_combout  = ( \reg_file_inst|ReadData2[8]~91_combout  & ( (\data_memory_inst|ram_memory~104_combout ) # (\rtl~5_combout ) ) ) # ( !\reg_file_inst|ReadData2[8]~91_combout  & ( (!\rtl~5_combout  & 
// \data_memory_inst|ram_memory~104_combout ) ) )

	.dataa(gnd),
	.datab(!\rtl~5_combout ),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~104_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[8]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~104 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~104 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \data_memory_inst|ram_memory~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y40_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~72 (
// Equation(s):
// \data_memory_inst|ram_memory~72_combout  = ( \rtl~7_combout  & ( \reg_file_inst|ReadData2[8]~91_combout  ) ) # ( !\rtl~7_combout  & ( \data_memory_inst|ram_memory~72_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~72_combout ),
	.datad(!\reg_file_inst|ReadData2[8]~91_combout ),
	.datae(gnd),
	.dataf(!\rtl~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~72 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~72 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_memory_inst|ram_memory~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y40_N12
cyclonev_lcell_comb \data_memory_inst|ram_memory~8 (
// Equation(s):
// \data_memory_inst|ram_memory~8_combout  = ( \rtl~6_combout  & ( \reg_file_inst|ReadData2[8]~91_combout  ) ) # ( !\rtl~6_combout  & ( \data_memory_inst|ram_memory~8_combout  ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~8_combout ),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[8]~91_combout ),
	.datae(gnd),
	.dataf(!\rtl~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~8 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~8 .lut_mask = 64'h3333333300FF00FF;
defparam \data_memory_inst|ram_memory~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y40_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~416 (
// Equation(s):
// \data_memory_inst|ram_memory~416_combout  = ( !\alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & ((\data_memory_inst|ram_memory~8_combout ))) # (\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~40_combout 
// )))) # (\alu_inst|Add0~9_sumout  & (((\alu_inst|Add0~1_sumout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & ((\data_memory_inst|ram_memory~72_combout ))) # (\alu_inst|Add0~1_sumout  & 
// (\data_memory_inst|ram_memory~104_combout )))) # (\alu_inst|Add0~9_sumout  & (((\alu_inst|Add0~1_sumout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~40_combout ),
	.datab(!\data_memory_inst|ram_memory~104_combout ),
	.datac(!\data_memory_inst|ram_memory~72_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\alu_inst|Add0~1_sumout ),
	.datag(!\data_memory_inst|ram_memory~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~416_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~416 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~416 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_memory_inst|ram_memory~416 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y40_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~232 (
// Equation(s):
// \data_memory_inst|ram_memory~232_combout  = ( \rtl~1_combout  & ( \reg_file_inst|ReadData2[8]~91_combout  ) ) # ( !\rtl~1_combout  & ( \data_memory_inst|ram_memory~232_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~232_combout ),
	.datad(!\reg_file_inst|ReadData2[8]~91_combout ),
	.datae(gnd),
	.dataf(!\rtl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~232 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~232 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_memory_inst|ram_memory~232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y40_N45
cyclonev_lcell_comb \data_memory_inst|ram_memory~200 (
// Equation(s):
// \data_memory_inst|ram_memory~200_combout  = ( \rtl~3_combout  & ( \reg_file_inst|ReadData2[8]~91_combout  ) ) # ( !\rtl~3_combout  & ( \data_memory_inst|ram_memory~200_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~200_combout ),
	.datad(!\reg_file_inst|ReadData2[8]~91_combout ),
	.datae(gnd),
	.dataf(!\rtl~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~200 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~200 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_memory_inst|ram_memory~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y40_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~168 (
// Equation(s):
// \data_memory_inst|ram_memory~168_combout  = ( \reg_file_inst|ReadData2[8]~91_combout  & ( (\rtl~0_combout ) # (\data_memory_inst|ram_memory~168_combout ) ) ) # ( !\reg_file_inst|ReadData2[8]~91_combout  & ( (\data_memory_inst|ram_memory~168_combout  & 
// !\rtl~0_combout ) ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~168_combout ),
	.datac(gnd),
	.datad(!\rtl~0_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[8]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~168 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~168 .lut_mask = 64'h3300330033FF33FF;
defparam \data_memory_inst|ram_memory~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y40_N42
cyclonev_lcell_comb \data_memory_inst|ram_memory~136 (
// Equation(s):
// \data_memory_inst|ram_memory~136_combout  = ( \rtl~2_combout  & ( \reg_file_inst|ReadData2[8]~91_combout  ) ) # ( !\rtl~2_combout  & ( \data_memory_inst|ram_memory~136_combout  ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~136_combout ),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[8]~91_combout ),
	.datae(gnd),
	.dataf(!\rtl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~136 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~136 .lut_mask = 64'h3333333300FF00FF;
defparam \data_memory_inst|ram_memory~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y40_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~288 (
// Equation(s):
// \data_memory_inst|ram_memory~288_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~416_combout  & (((\data_memory_inst|ram_memory~136_combout  & (\alu_inst|Add0~9_sumout ))))) # (\data_memory_inst|ram_memory~416_combout  & 
// ((((!\alu_inst|Add0~9_sumout ) # (\data_memory_inst|ram_memory~168_combout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~416_combout  & (((\data_memory_inst|ram_memory~200_combout  & (\alu_inst|Add0~9_sumout ))))) # 
// (\data_memory_inst|ram_memory~416_combout  & ((((!\alu_inst|Add0~9_sumout ))) # (\data_memory_inst|ram_memory~232_combout ))) ) )

	.dataa(!\data_memory_inst|ram_memory~416_combout ),
	.datab(!\data_memory_inst|ram_memory~232_combout ),
	.datac(!\data_memory_inst|ram_memory~200_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~168_combout ),
	.datag(!\data_memory_inst|ram_memory~136_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~288 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~288 .lut_mask = 64'h550A551B555F551B;
defparam \data_memory_inst|ram_memory~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y40_N0
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \data_memory_inst|ram_memory~288_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & (\alu_inst|Add0~33_sumout )) # (\control_unit_inst|Decoder0~2_combout  & ((\PC_adder_inst|Add0~25_sumout )))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~288_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & (\alu_inst|Add0~33_sumout )) # (\control_unit_inst|Decoder0~2_combout  & 
// ((\PC_adder_inst|Add0~25_sumout ))))) ) )

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(!\alu_inst|Add0~33_sumout ),
	.datac(!\control_unit_inst|Decoder0~2_combout ),
	.datad(!\PC_adder_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~288_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h202A202A757F757F;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y40_N59
dffeas \reg_file_inst|regs[8][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux23~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][8] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y43_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[8]~90 (
// Equation(s):
// \reg_file_inst|ReadData2[8]~90_combout  = ( \instruction_memory_inst|memoria_ROM~15_combout  & ( \reg_file_inst|regs[9][8]~q  & ( (\reg_file_inst|regs[11][8]~q  & !\instruction_memory_inst|memoria_ROM~14_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~15_combout  & ( \reg_file_inst|regs[9][8]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|regs[8][8]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~15_combout  & ( 
// !\reg_file_inst|regs[9][8]~q  & ( (\reg_file_inst|regs[11][8]~q  & !\instruction_memory_inst|memoria_ROM~14_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( !\reg_file_inst|regs[9][8]~q  & ( (\reg_file_inst|regs[8][8]~q  & 
// \instruction_memory_inst|memoria_ROM~14_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[8][8]~q ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[11][8]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.dataf(!\reg_file_inst|regs[9][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[8]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[8]~90 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[8]~90 .lut_mask = 64'h00550F00FF550F00;
defparam \reg_file_inst|ReadData2[8]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y42_N3
cyclonev_lcell_comb \reg_file_inst|ReadData2[8]~82 (
// Equation(s):
// \reg_file_inst|ReadData2[8]~82_combout  = ( \reg_file_inst|regs[16][8]~q  & ( \reg_file_inst|regs[20][8]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout ) # ((!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[24][8]~q ))) 
// # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[28][8]~q ))) ) ) ) # ( !\reg_file_inst|regs[16][8]~q  & ( \reg_file_inst|regs[20][8]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & 
// (((\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|regs[24][8]~q )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout )) # (\reg_file_inst|regs[28][8]~q ))) ) ) ) # ( 
// \reg_file_inst|regs[16][8]~q  & ( !\reg_file_inst|regs[20][8]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[24][8]~q )))) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[28][8]~q  & (\instruction_memory_inst|memoria_ROM~19_combout ))) ) ) ) # ( !\reg_file_inst|regs[16][8]~q  & ( !\reg_file_inst|regs[20][8]~q  & ( 
// (\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[24][8]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[28][8]~q )))) ) ) )

	.dataa(!\reg_file_inst|regs[28][8]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[24][8]~q ),
	.datae(!\reg_file_inst|regs[16][8]~q ),
	.dataf(!\reg_file_inst|regs[20][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[8]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[8]~82 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[8]~82 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \reg_file_inst|ReadData2[8]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y43_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[8]~85 (
// Equation(s):
// \reg_file_inst|ReadData2[8]~85_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[31][8]~q  & ( \instruction_memory_inst|memoria_ROM~19_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|regs[31][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[8]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[8]~85 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[8]~85 .lut_mask = 64'h0000000000000F0F;
defparam \reg_file_inst|ReadData2[8]~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y42_N39
cyclonev_lcell_comb \reg_file_inst|ReadData2[8]~84 (
// Equation(s):
// \reg_file_inst|ReadData2[8]~84_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[26][8]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout ) # (\reg_file_inst|regs[30][8]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[26][8]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[18][8]~q )) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// ((\reg_file_inst|regs[22][8]~q ))) ) ) ) # ( \instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[26][8]~q  & ( (\reg_file_inst|regs[30][8]~q  & \instruction_memory_inst|memoria_ROM~18_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[26][8]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[18][8]~q )) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// ((\reg_file_inst|regs[22][8]~q ))) ) ) )

	.dataa(!\reg_file_inst|regs[30][8]~q ),
	.datab(!\reg_file_inst|regs[18][8]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\reg_file_inst|regs[22][8]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(!\reg_file_inst|regs[26][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[8]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[8]~84 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[8]~84 .lut_mask = 64'h303F0505303FF5F5;
defparam \reg_file_inst|ReadData2[8]~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y42_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[8]~83 (
// Equation(s):
// \reg_file_inst|ReadData2[8]~83_combout  = ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[25][8]~q  & ( (\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[17][8]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[25][8]~q  & ( (\reg_file_inst|regs[17][8]~q  & !\instruction_memory_inst|memoria_ROM~19_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[17][8]~q ),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|regs[25][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[8]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[8]~83 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[8]~83 .lut_mask = 64'h3300000033FF0000;
defparam \reg_file_inst|ReadData2[8]~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y42_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[8]~86 (
// Equation(s):
// \reg_file_inst|ReadData2[8]~86_combout  = ( \reg_file_inst|ReadData2[8]~84_combout  & ( \reg_file_inst|ReadData2[8]~83_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout )) # 
// (\reg_file_inst|ReadData2[8]~82_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (((\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|ReadData2[8]~85_combout )))) ) ) ) # ( !\reg_file_inst|ReadData2[8]~84_combout  & ( 
// \reg_file_inst|ReadData2[8]~83_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout )) # (\reg_file_inst|ReadData2[8]~82_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// (((\reg_file_inst|ReadData2[8]~85_combout  & !\instruction_memory_inst|memoria_ROM~14_combout )))) ) ) ) # ( \reg_file_inst|ReadData2[8]~84_combout  & ( !\reg_file_inst|ReadData2[8]~83_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\reg_file_inst|ReadData2[8]~82_combout  & ((\instruction_memory_inst|memoria_ROM~14_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (((\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|ReadData2[8]~85_combout )))) ) ) 
// ) # ( !\reg_file_inst|ReadData2[8]~84_combout  & ( !\reg_file_inst|ReadData2[8]~83_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[8]~82_combout  & ((\instruction_memory_inst|memoria_ROM~14_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (((\reg_file_inst|ReadData2[8]~85_combout  & !\instruction_memory_inst|memoria_ROM~14_combout )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\reg_file_inst|ReadData2[8]~82_combout ),
	.datac(!\reg_file_inst|ReadData2[8]~85_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(!\reg_file_inst|ReadData2[8]~84_combout ),
	.dataf(!\reg_file_inst|ReadData2[8]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[8]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[8]~86 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[8]~86 .lut_mask = 64'h05220577AF22AF77;
defparam \reg_file_inst|ReadData2[8]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y40_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[8]~87 (
// Equation(s):
// \reg_file_inst|ReadData2[8]~87_combout  = ( \reg_file_inst|regs[12][8]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (((\reg_file_inst|regs[13][8]~q )) # (\instruction_memory_inst|memoria_ROM~14_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[14][8]~q )))) ) ) # ( !\reg_file_inst|regs[12][8]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[13][8]~q ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[14][8]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\reg_file_inst|regs[13][8]~q ),
	.datad(!\reg_file_inst|regs[14][8]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[12][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[8]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[8]~87 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[8]~87 .lut_mask = 64'h081908192A3B2A3B;
defparam \reg_file_inst|ReadData2[8]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y40_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[8]~88 (
// Equation(s):
// \reg_file_inst|ReadData2[8]~88_combout  = ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( (\reg_file_inst|regs[1][8]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[1][8]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[8]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[8]~88 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[8]~88 .lut_mask = 64'h3030303000000000;
defparam \reg_file_inst|ReadData2[8]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y40_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[8]~89 (
// Equation(s):
// \reg_file_inst|ReadData2[8]~89_combout  = ( \reg_file_inst|ReadData2[8]~88_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|ReadData2[8]~87_combout )) ) ) # ( !\reg_file_inst|ReadData2[8]~88_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|ReadData2[8]~87_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[8]~87_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[8]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[8]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[8]~89 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[8]~89 .lut_mask = 64'h05050505AF05AF05;
defparam \reg_file_inst|ReadData2[8]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y40_N54
cyclonev_lcell_comb \reg_file_inst|ReadData2[8]~91 (
// Equation(s):
// \reg_file_inst|ReadData2[8]~91_combout  = ( \reg_file_inst|ReadData2[8]~86_combout  & ( \reg_file_inst|ReadData2[8]~89_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((!\reg_file_inst|ReadData2[4]~6_combout  & 
// (\reg_file_inst|ReadData2[8]~90_combout  & \reg_file_inst|ReadData2[4]~7_combout )) # (\reg_file_inst|ReadData2[4]~6_combout  & ((!\reg_file_inst|ReadData2[4]~7_combout )))) ) ) ) # ( !\reg_file_inst|ReadData2[8]~86_combout  & ( 
// \reg_file_inst|ReadData2[8]~89_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & (\reg_file_inst|ReadData2[8]~90_combout  & \reg_file_inst|ReadData2[4]~7_combout )) # (\reg_file_inst|ReadData2[4]~6_combout  & ((!\reg_file_inst|ReadData2[4]~7_combout 
// ))) ) ) ) # ( \reg_file_inst|ReadData2[8]~86_combout  & ( !\reg_file_inst|ReadData2[8]~89_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((\reg_file_inst|ReadData2[8]~90_combout  & (!\reg_file_inst|ReadData2[4]~6_combout  & 
// \reg_file_inst|ReadData2[4]~7_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[8]~86_combout  & ( !\reg_file_inst|ReadData2[8]~89_combout  & ( (\reg_file_inst|ReadData2[8]~90_combout  & (!\reg_file_inst|ReadData2[4]~6_combout  & 
// \reg_file_inst|ReadData2[4]~7_combout )) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datab(!\reg_file_inst|ReadData2[8]~90_combout ),
	.datac(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datae(!\reg_file_inst|ReadData2[8]~86_combout ),
	.dataf(!\reg_file_inst|ReadData2[8]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[8]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[8]~91 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[8]~91 .lut_mask = 64'h0030AABA0F30AFBA;
defparam \reg_file_inst|ReadData2[8]~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y40_N57
cyclonev_lcell_comb \alu_inst|Add0~37 (
// Equation(s):
// \alu_inst|Add0~37_sumout  = SUM(( \reg_file_inst|ReadData1[9]~101_combout  ) + ( (!\control_unit_inst|ALUSrc~combout  & (((\reg_file_inst|ReadData2[9]~101_combout )))) # (\control_unit_inst|ALUSrc~combout  & (\PC_inst|PC [6] & 
// ((\instruction_memory_inst|memoria_ROM~9_combout )))) ) + ( \alu_inst|Add0~34  ))
// \alu_inst|Add0~38  = CARRY(( \reg_file_inst|ReadData1[9]~101_combout  ) + ( (!\control_unit_inst|ALUSrc~combout  & (((\reg_file_inst|ReadData2[9]~101_combout )))) # (\control_unit_inst|ALUSrc~combout  & (\PC_inst|PC [6] & 
// ((\instruction_memory_inst|memoria_ROM~9_combout )))) ) + ( \alu_inst|Add0~34  ))

	.dataa(!\PC_inst|PC [6]),
	.datab(!\control_unit_inst|ALUSrc~combout ),
	.datac(!\reg_file_inst|ReadData2[9]~101_combout ),
	.datad(!\reg_file_inst|ReadData1[9]~101_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~9_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~37_sumout ),
	.cout(\alu_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~37 .extended_lut = "off";
defparam \alu_inst|Add0~37 .lut_mask = 64'h0000F3E2000000FF;
defparam \alu_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y43_N21
cyclonev_lcell_comb \data_memory_inst|ram_memory~73 (
// Equation(s):
// \data_memory_inst|ram_memory~73_combout  = ( \rtl~7_combout  & ( \reg_file_inst|ReadData2[9]~101_combout  ) ) # ( !\rtl~7_combout  & ( \data_memory_inst|ram_memory~73_combout  ) )

	.dataa(!\reg_file_inst|ReadData2[9]~101_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~73_combout ),
	.datae(gnd),
	.dataf(!\rtl~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~73 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~73 .lut_mask = 64'h00FF00FF55555555;
defparam \data_memory_inst|ram_memory~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y43_N42
cyclonev_lcell_comb \data_memory_inst|ram_memory~41 (
// Equation(s):
// \data_memory_inst|ram_memory~41_combout  = ( \data_memory_inst|ram_memory~41_combout  & ( (!\rtl~4_combout ) # (\reg_file_inst|ReadData2[9]~101_combout ) ) ) # ( !\data_memory_inst|ram_memory~41_combout  & ( (\reg_file_inst|ReadData2[9]~101_combout  & 
// \rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[9]~101_combout ),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~41 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~41 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \data_memory_inst|ram_memory~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y43_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~105 (
// Equation(s):
// \data_memory_inst|ram_memory~105_combout  = ( \rtl~5_combout  & ( \reg_file_inst|ReadData2[9]~101_combout  ) ) # ( !\rtl~5_combout  & ( \data_memory_inst|ram_memory~105_combout  ) )

	.dataa(!\reg_file_inst|ReadData2[9]~101_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~105_combout ),
	.datae(gnd),
	.dataf(!\rtl~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~105 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~105 .lut_mask = 64'h00FF00FF55555555;
defparam \data_memory_inst|ram_memory~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y43_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~9 (
// Equation(s):
// \data_memory_inst|ram_memory~9_combout  = ( \rtl~6_combout  & ( \reg_file_inst|ReadData2[9]~101_combout  ) ) # ( !\rtl~6_combout  & ( \data_memory_inst|ram_memory~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[9]~101_combout ),
	.datad(!\data_memory_inst|ram_memory~9_combout ),
	.datae(gnd),
	.dataf(!\rtl~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~9 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~9 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \data_memory_inst|ram_memory~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y43_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~420 (
// Equation(s):
// \data_memory_inst|ram_memory~420_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~9_combout )) # (\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~41_combout 
// )))))) # (\alu_inst|Add0~9_sumout  & (\alu_inst|Add0~1_sumout )) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~73_combout )) # (\alu_inst|Add0~1_sumout  & 
// (((\data_memory_inst|ram_memory~105_combout )))))) # (\alu_inst|Add0~9_sumout  & (\alu_inst|Add0~1_sumout )) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\alu_inst|Add0~1_sumout ),
	.datac(!\data_memory_inst|ram_memory~73_combout ),
	.datad(!\data_memory_inst|ram_memory~41_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~105_combout ),
	.datag(!\data_memory_inst|ram_memory~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~420_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~420 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~420 .lut_mask = 64'h193B1919193B3B3B;
defparam \data_memory_inst|ram_memory~420 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y43_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~169 (
// Equation(s):
// \data_memory_inst|ram_memory~169_combout  = ( \rtl~0_combout  & ( \reg_file_inst|ReadData2[9]~101_combout  ) ) # ( !\rtl~0_combout  & ( \data_memory_inst|ram_memory~169_combout  ) )

	.dataa(!\reg_file_inst|ReadData2[9]~101_combout ),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~169_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rtl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~169 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~169 .lut_mask = 64'h0F0F0F0F55555555;
defparam \data_memory_inst|ram_memory~169 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y43_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~201 (
// Equation(s):
// \data_memory_inst|ram_memory~201_combout  = ( \rtl~3_combout  & ( \reg_file_inst|ReadData2[9]~101_combout  ) ) # ( !\rtl~3_combout  & ( \data_memory_inst|ram_memory~201_combout  ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[9]~101_combout ),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~201_combout ),
	.datae(gnd),
	.dataf(!\rtl~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~201 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~201 .lut_mask = 64'h00FF00FF33333333;
defparam \data_memory_inst|ram_memory~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y43_N45
cyclonev_lcell_comb \data_memory_inst|ram_memory~233 (
// Equation(s):
// \data_memory_inst|ram_memory~233_combout  = ( \rtl~1_combout  & ( \reg_file_inst|ReadData2[9]~101_combout  ) ) # ( !\rtl~1_combout  & ( \data_memory_inst|ram_memory~233_combout  ) )

	.dataa(!\reg_file_inst|ReadData2[9]~101_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~233_combout ),
	.datae(gnd),
	.dataf(!\rtl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~233 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~233 .lut_mask = 64'h00FF00FF55555555;
defparam \data_memory_inst|ram_memory~233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y43_N24
cyclonev_lcell_comb \data_memory_inst|ram_memory~137 (
// Equation(s):
// \data_memory_inst|ram_memory~137_combout  = ( \data_memory_inst|ram_memory~137_combout  & ( (!\rtl~2_combout ) # (\reg_file_inst|ReadData2[9]~101_combout ) ) ) # ( !\data_memory_inst|ram_memory~137_combout  & ( (\reg_file_inst|ReadData2[9]~101_combout  & 
// \rtl~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[9]~101_combout ),
	.datad(!\rtl~2_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~137 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~137 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \data_memory_inst|ram_memory~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y43_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~292 (
// Equation(s):
// \data_memory_inst|ram_memory~292_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~420_combout  & (((\data_memory_inst|ram_memory~137_combout  & (\alu_inst|Add0~9_sumout ))))) # (\data_memory_inst|ram_memory~420_combout  & 
// ((((!\alu_inst|Add0~9_sumout ))) # (\data_memory_inst|ram_memory~169_combout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~420_combout  & (((\data_memory_inst|ram_memory~201_combout  & (\alu_inst|Add0~9_sumout ))))) # 
// (\data_memory_inst|ram_memory~420_combout  & ((((!\alu_inst|Add0~9_sumout ) # (\data_memory_inst|ram_memory~233_combout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~420_combout ),
	.datab(!\data_memory_inst|ram_memory~169_combout ),
	.datac(!\data_memory_inst|ram_memory~201_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~233_combout ),
	.datag(!\data_memory_inst|ram_memory~137_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~292 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~292 .lut_mask = 64'h551B550A551B555F;
defparam \data_memory_inst|ram_memory~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y43_N57
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( \PC_adder_inst|Add0~29_sumout  & ( \data_memory_inst|ram_memory~292_combout  & ( ((\control_unit_inst|Decoder0~2_combout ) # (\control_unit_inst|Decoder0~0_combout )) # (\alu_inst|Add0~37_sumout ) ) ) ) # ( 
// !\PC_adder_inst|Add0~29_sumout  & ( \data_memory_inst|ram_memory~292_combout  & ( ((\alu_inst|Add0~37_sumout  & !\control_unit_inst|Decoder0~2_combout )) # (\control_unit_inst|Decoder0~0_combout ) ) ) ) # ( \PC_adder_inst|Add0~29_sumout  & ( 
// !\data_memory_inst|ram_memory~292_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((\control_unit_inst|Decoder0~2_combout ) # (\alu_inst|Add0~37_sumout ))) ) ) ) # ( !\PC_adder_inst|Add0~29_sumout  & ( !\data_memory_inst|ram_memory~292_combout  & 
// ( (\alu_inst|Add0~37_sumout  & (!\control_unit_inst|Decoder0~0_combout  & !\control_unit_inst|Decoder0~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\alu_inst|Add0~37_sumout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\control_unit_inst|Decoder0~2_combout ),
	.datae(!\PC_adder_inst|Add0~29_sumout ),
	.dataf(!\data_memory_inst|ram_memory~292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h300030F03F0F3FFF;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y44_N15
cyclonev_lcell_comb \reg_file_inst|regs[8][9]~feeder (
// Equation(s):
// \reg_file_inst|regs[8][9]~feeder_combout  = ( \Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[8][9]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[8][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y44_N17
dffeas \reg_file_inst|regs[8][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][9] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y43_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[9]~100 (
// Equation(s):
// \reg_file_inst|ReadData2[9]~100_combout  = ( \reg_file_inst|regs[11][9]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[9][9]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[8][9]~q )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout )))) ) ) # ( !\reg_file_inst|regs[11][9]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[9][9]~q ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[8][9]~q )))) ) )

	.dataa(!\reg_file_inst|regs[8][9]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|regs[9][9]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[11][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[9]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[9]~100 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[9]~100 .lut_mask = 64'h0C440C443F443F44;
defparam \reg_file_inst|ReadData2[9]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y43_N39
cyclonev_lcell_comb \reg_file_inst|ReadData2[9]~98 (
// Equation(s):
// \reg_file_inst|ReadData2[9]~98_combout  = ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( (\reg_file_inst|regs[1][9]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[1][9]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[9]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[9]~98 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[9]~98 .lut_mask = 64'h3030303000000000;
defparam \reg_file_inst|ReadData2[9]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y40_N6
cyclonev_lcell_comb \reg_file_inst|ReadData2[9]~97 (
// Equation(s):
// \reg_file_inst|ReadData2[9]~97_combout  = ( \reg_file_inst|regs[12][9]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (((\reg_file_inst|regs[13][9]~q )) # (\instruction_memory_inst|memoria_ROM~14_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[14][9]~q )))) ) ) # ( !\reg_file_inst|regs[12][9]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[13][9]~q ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[14][9]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\reg_file_inst|regs[13][9]~q ),
	.datad(!\reg_file_inst|regs[14][9]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[12][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[9]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[9]~97 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[9]~97 .lut_mask = 64'h081908192A3B2A3B;
defparam \reg_file_inst|ReadData2[9]~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y42_N48
cyclonev_lcell_comb \reg_file_inst|ReadData2[9]~99 (
// Equation(s):
// \reg_file_inst|ReadData2[9]~99_combout  = ( \reg_file_inst|ReadData2[9]~97_combout  & ( ((\reg_file_inst|ReadData2[9]~98_combout  & !\instruction_memory_inst|memoria_ROM~18_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) # ( 
// !\reg_file_inst|ReadData2[9]~97_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|ReadData2[9]~98_combout  & !\instruction_memory_inst|memoria_ROM~18_combout )) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\reg_file_inst|ReadData2[9]~98_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[9]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[9]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[9]~99 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[9]~99 .lut_mask = 64'h0C000C003F333F33;
defparam \reg_file_inst|ReadData2[9]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y42_N30
cyclonev_lcell_comb \reg_file_inst|ReadData2[9]~93 (
// Equation(s):
// \reg_file_inst|ReadData2[9]~93_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[25][9]~q ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[17][9]~q ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\reg_file_inst|regs[25][9]~q ),
	.datac(!\reg_file_inst|regs[17][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[9]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[9]~93 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[9]~93 .lut_mask = 64'h0A0A0A0A22222222;
defparam \reg_file_inst|ReadData2[9]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y40_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[9]~95 (
// Equation(s):
// \reg_file_inst|ReadData2[9]~95_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|regs[31][9]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[31][9]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[9]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[9]~95 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[9]~95 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData2[9]~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y43_N54
cyclonev_lcell_comb \reg_file_inst|ReadData2[9]~92 (
// Equation(s):
// \reg_file_inst|ReadData2[9]~92_combout  = ( \reg_file_inst|regs[16][9]~q  & ( \reg_file_inst|regs[24][9]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout ) # ((!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[20][9]~q ))) 
// # (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[28][9]~q ))) ) ) ) # ( !\reg_file_inst|regs[16][9]~q  & ( \reg_file_inst|regs[24][9]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (((\reg_file_inst|regs[20][9]~q  & 
// \instruction_memory_inst|memoria_ROM~18_combout )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (((!\instruction_memory_inst|memoria_ROM~18_combout )) # (\reg_file_inst|regs[28][9]~q ))) ) ) ) # ( \reg_file_inst|regs[16][9]~q  & ( 
// !\reg_file_inst|regs[24][9]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (((!\instruction_memory_inst|memoria_ROM~18_combout ) # (\reg_file_inst|regs[20][9]~q )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|regs[28][9]~q  & ((\instruction_memory_inst|memoria_ROM~18_combout )))) ) ) ) # ( !\reg_file_inst|regs[16][9]~q  & ( !\reg_file_inst|regs[24][9]~q  & ( (\instruction_memory_inst|memoria_ROM~18_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[20][9]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[28][9]~q )))) ) ) )

	.dataa(!\reg_file_inst|regs[28][9]~q ),
	.datab(!\reg_file_inst|regs[20][9]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\reg_file_inst|regs[16][9]~q ),
	.dataf(!\reg_file_inst|regs[24][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[9]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[9]~92 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[9]~92 .lut_mask = 64'h0035F0350F35FF35;
defparam \reg_file_inst|ReadData2[9]~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y42_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[9]~94 (
// Equation(s):
// \reg_file_inst|ReadData2[9]~94_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[30][9]~q  & ( (\reg_file_inst|regs[26][9]~q ) # (\instruction_memory_inst|memoria_ROM~18_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[30][9]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[18][9]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// (\reg_file_inst|regs[22][9]~q )) ) ) ) # ( \instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[30][9]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[26][9]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[30][9]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[18][9]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// (\reg_file_inst|regs[22][9]~q )) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\reg_file_inst|regs[22][9]~q ),
	.datac(!\reg_file_inst|regs[26][9]~q ),
	.datad(!\reg_file_inst|regs[18][9]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(!\reg_file_inst|regs[30][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[9]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[9]~94 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[9]~94 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \reg_file_inst|ReadData2[9]~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y42_N39
cyclonev_lcell_comb \reg_file_inst|ReadData2[9]~96 (
// Equation(s):
// \reg_file_inst|ReadData2[9]~96_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|ReadData2[9]~94_combout  & ( (\reg_file_inst|ReadData2[9]~92_combout ) # (\instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|ReadData2[9]~94_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[9]~93_combout )) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|ReadData2[9]~95_combout ))) ) ) ) # ( \instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|ReadData2[9]~94_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|ReadData2[9]~92_combout ) ) ) ) # 
// ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|ReadData2[9]~94_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[9]~93_combout )) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|ReadData2[9]~95_combout ))) ) ) )

	.dataa(!\reg_file_inst|ReadData2[9]~93_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|ReadData2[9]~95_combout ),
	.datad(!\reg_file_inst|ReadData2[9]~92_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.dataf(!\reg_file_inst|ReadData2[9]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[9]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[9]~96 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[9]~96 .lut_mask = 64'h474700CC474733FF;
defparam \reg_file_inst|ReadData2[9]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y42_N45
cyclonev_lcell_comb \reg_file_inst|ReadData2[9]~101 (
// Equation(s):
// \reg_file_inst|ReadData2[9]~101_combout  = ( \reg_file_inst|ReadData2[4]~6_combout  & ( \reg_file_inst|ReadData2[9]~96_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((!\reg_file_inst|ReadData2[4]~7_combout  & 
// \reg_file_inst|ReadData2[9]~99_combout )) ) ) ) # ( !\reg_file_inst|ReadData2[4]~6_combout  & ( \reg_file_inst|ReadData2[9]~96_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((\reg_file_inst|ReadData2[4]~7_combout  & 
// \reg_file_inst|ReadData2[9]~100_combout )) ) ) ) # ( \reg_file_inst|ReadData2[4]~6_combout  & ( !\reg_file_inst|ReadData2[9]~96_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & \reg_file_inst|ReadData2[9]~99_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData2[4]~6_combout  & ( !\reg_file_inst|ReadData2[9]~96_combout  & ( (\reg_file_inst|ReadData2[4]~7_combout  & \reg_file_inst|ReadData2[9]~100_combout ) ) ) )

	.dataa(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datab(!\reg_file_inst|ReadData2[9]~100_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datad(!\reg_file_inst|ReadData2[9]~99_combout ),
	.datae(!\reg_file_inst|ReadData2[4]~6_combout ),
	.dataf(!\reg_file_inst|ReadData2[9]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[9]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[9]~101 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[9]~101 .lut_mask = 64'h111100AAF1F1F0FA;
defparam \reg_file_inst|ReadData2[9]~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y39_N0
cyclonev_lcell_comb \alu_inst|Add0~41 (
// Equation(s):
// \alu_inst|Add0~41_sumout  = SUM(( \reg_file_inst|ReadData1[10]~111_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[10]~111_combout ))) # 
// (\control_unit_inst|Decoder0~0_combout  & (\instruction_memory_inst|memoria_ROM~10_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (((\instruction_memory_inst|memoria_ROM~10_combout )))) ) + ( \alu_inst|Add0~38  ))
// \alu_inst|Add0~42  = CARRY(( \reg_file_inst|ReadData1[10]~111_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[10]~111_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~10_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (((\instruction_memory_inst|memoria_ROM~10_combout )))) ) + ( \alu_inst|Add0~38  ))

	.dataa(!\control_unit_inst|Decoder0~5_combout ),
	.datab(!\control_unit_inst|Decoder0~0_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~10_combout ),
	.datad(!\reg_file_inst|ReadData1[10]~111_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[10]~111_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~41_sumout ),
	.cout(\alu_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~41 .extended_lut = "off";
defparam \alu_inst|Add0~41 .lut_mask = 64'h0000F870000000FF;
defparam \alu_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N0
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( \alu_inst|Add0~41_sumout  & ( (!\control_unit_inst|Decoder0~0_combout  & (((!\control_unit_inst|Decoder0~2_combout ) # (\PC_adder_inst|Add0~33_sumout )))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\data_memory_inst|ram_memory~296_combout )) ) ) # ( !\alu_inst|Add0~41_sumout  & ( (!\control_unit_inst|Decoder0~0_combout  & (((\control_unit_inst|Decoder0~2_combout  & \PC_adder_inst|Add0~33_sumout )))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\data_memory_inst|ram_memory~296_combout )) ) )

	.dataa(!\data_memory_inst|ram_memory~296_combout ),
	.datab(!\control_unit_inst|Decoder0~0_combout ),
	.datac(!\control_unit_inst|Decoder0~2_combout ),
	.datad(!\PC_adder_inst|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h111D111DD1DDD1DD;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y36_N55
dffeas \reg_file_inst|regs[31][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux21~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][10] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y37_N51
cyclonev_lcell_comb \reg_file_inst|ReadData1[10]~105 (
// Equation(s):
// \reg_file_inst|ReadData1[10]~105_combout  = ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|regs[31][10]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|regs[31][10]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[10]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[10]~105 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[10]~105 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData1[10]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y36_N45
cyclonev_lcell_comb \reg_file_inst|ReadData1[10]~102 (
// Equation(s):
// \reg_file_inst|ReadData1[10]~102_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[20][10]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[24][10]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[28][10]~q )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[20][10]~q  & ( (\reg_file_inst|regs[16][10]~q ) # 
// (\instruction_memory_inst|memoria_ROM~23_combout ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\reg_file_inst|regs[20][10]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[24][10]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[28][10]~q )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\reg_file_inst|regs[20][10]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & 
// \reg_file_inst|regs[16][10]~q ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(!\reg_file_inst|regs[28][10]~q ),
	.datac(!\reg_file_inst|regs[16][10]~q ),
	.datad(!\reg_file_inst|regs[24][10]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\reg_file_inst|regs[20][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[10]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[10]~102 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[10]~102 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \reg_file_inst|ReadData1[10]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y37_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[10]~104 (
// Equation(s):
// \reg_file_inst|ReadData1[10]~104_combout  = ( \reg_file_inst|regs[30][10]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[26][10]~q ) # (\instruction_memory_inst|memoria_ROM~23_combout ) ) ) ) # ( 
// !\reg_file_inst|regs[30][10]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[26][10]~q ) ) ) ) # ( \reg_file_inst|regs[30][10]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[18][10]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[22][10]~q )) ) ) ) # ( 
// !\reg_file_inst|regs[30][10]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[18][10]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & 
// (\reg_file_inst|regs[22][10]~q )) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(!\reg_file_inst|regs[26][10]~q ),
	.datac(!\reg_file_inst|regs[22][10]~q ),
	.datad(!\reg_file_inst|regs[18][10]~q ),
	.datae(!\reg_file_inst|regs[30][10]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[10]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[10]~104 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[10]~104 .lut_mask = 64'h05AF05AF22227777;
defparam \reg_file_inst|ReadData1[10]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y38_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[10]~103 (
// Equation(s):
// \reg_file_inst|ReadData1[10]~103_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[25][10]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (\reg_file_inst|regs[17][10]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[25][10]~q ),
	.datac(!\reg_file_inst|regs[17][10]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[10]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[10]~103 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[10]~103 .lut_mask = 64'h0F000F0033003300;
defparam \reg_file_inst|ReadData1[10]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y37_N54
cyclonev_lcell_comb \reg_file_inst|ReadData1[10]~106 (
// Equation(s):
// \reg_file_inst|ReadData1[10]~106_combout  = ( \reg_file_inst|ReadData1[10]~104_combout  & ( \reg_file_inst|ReadData1[10]~103_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (((\reg_file_inst|ReadData1[10]~102_combout )) # 
// (\instruction_memory_inst|memoria_ROM~22_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout ) # ((\reg_file_inst|ReadData1[10]~105_combout )))) ) ) ) # ( 
// !\reg_file_inst|ReadData1[10]~104_combout  & ( \reg_file_inst|ReadData1[10]~103_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[10]~102_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout ) # ((\reg_file_inst|ReadData1[10]~105_combout )))) ) ) ) # ( \reg_file_inst|ReadData1[10]~104_combout  & ( !\reg_file_inst|ReadData1[10]~103_combout  & 
// ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (((\reg_file_inst|ReadData1[10]~102_combout )) # (\instruction_memory_inst|memoria_ROM~22_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[10]~105_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[10]~104_combout  & ( !\reg_file_inst|ReadData1[10]~103_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[10]~102_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[10]~105_combout ))) ) 
// ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(!\reg_file_inst|ReadData1[10]~105_combout ),
	.datad(!\reg_file_inst|ReadData1[10]~102_combout ),
	.datae(!\reg_file_inst|ReadData1[10]~104_combout ),
	.dataf(!\reg_file_inst|ReadData1[10]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[10]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[10]~106 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[10]~106 .lut_mask = 64'h018923AB45CD67EF;
defparam \reg_file_inst|ReadData1[10]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[10]~110 (
// Equation(s):
// \reg_file_inst|ReadData1[10]~110_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[11][10]~q  & \instruction_memory_inst|memoria_ROM~21_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[8][10]~q )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[9][10]~q ))) ) )

	.dataa(!\reg_file_inst|regs[8][10]~q ),
	.datab(!\reg_file_inst|regs[9][10]~q ),
	.datac(!\reg_file_inst|regs[11][10]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[10]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[10]~110 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[10]~110 .lut_mask = 64'h55335533000F000F;
defparam \reg_file_inst|ReadData1[10]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y37_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[10]~108 (
// Equation(s):
// \reg_file_inst|ReadData1[10]~108_combout  = ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[1][10]~q ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|regs[1][10]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[10]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[10]~108 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[10]~108 .lut_mask = 64'h0055005500000000;
defparam \reg_file_inst|ReadData1[10]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y37_N42
cyclonev_lcell_comb \reg_file_inst|ReadData1[10]~107 (
// Equation(s):
// \reg_file_inst|ReadData1[10]~107_combout  = ( \reg_file_inst|regs[12][10]~q  & ( \reg_file_inst|regs[14][10]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout ) # ((!\instruction_memory_inst|memoria_ROM~22_combout  & \reg_file_inst|regs[13][10]~q 
// )) ) ) ) # ( !\reg_file_inst|regs[12][10]~q  & ( \reg_file_inst|regs[14][10]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & (\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[13][10]~q )) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & (!\instruction_memory_inst|memoria_ROM~21_combout )) ) ) ) # ( \reg_file_inst|regs[12][10]~q  & ( !\reg_file_inst|regs[14][10]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~21_combout ) # (\reg_file_inst|regs[13][10]~q ))) ) ) ) # ( !\reg_file_inst|regs[12][10]~q  & ( !\reg_file_inst|regs[14][10]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & 
// (\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[13][10]~q )) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(gnd),
	.datad(!\reg_file_inst|regs[13][10]~q ),
	.datae(!\reg_file_inst|regs[12][10]~q ),
	.dataf(!\reg_file_inst|regs[14][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[10]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[10]~107 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[10]~107 .lut_mask = 64'h002288AA4466CCEE;
defparam \reg_file_inst|ReadData1[10]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y37_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[10]~109 (
// Equation(s):
// \reg_file_inst|ReadData1[10]~109_combout  = ( \reg_file_inst|ReadData1[10]~107_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  ) ) # ( \reg_file_inst|ReadData1[10]~107_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|ReadData1[10]~108_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[10]~107_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|ReadData1[10]~108_combout ) ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datac(!\reg_file_inst|ReadData1[10]~108_combout ),
	.datad(gnd),
	.datae(!\reg_file_inst|ReadData1[10]~107_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[10]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[10]~109 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[10]~109 .lut_mask = 64'h0C0C0C0C0000FFFF;
defparam \reg_file_inst|ReadData1[10]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y37_N42
cyclonev_lcell_comb \reg_file_inst|ReadData1[10]~111 (
// Equation(s):
// \reg_file_inst|ReadData1[10]~111_combout  = ( \reg_file_inst|ReadData1[10]~110_combout  & ( \reg_file_inst|ReadData1[10]~109_combout  & ( (!\instruction_memory_inst|memoria_ROM~25_combout  & (!\reg_file_inst|ReadData1[29]~5_combout  $ 
// (((!\reg_file_inst|ReadData1[29]~6_combout ))))) # (\instruction_memory_inst|memoria_ROM~25_combout  & ((!\reg_file_inst|ReadData1[29]~5_combout  $ (!\reg_file_inst|ReadData1[29]~6_combout )) # (\reg_file_inst|ReadData1[10]~106_combout ))) ) ) ) # ( 
// !\reg_file_inst|ReadData1[10]~110_combout  & ( \reg_file_inst|ReadData1[10]~109_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & (\instruction_memory_inst|memoria_ROM~25_combout  & (\reg_file_inst|ReadData1[10]~106_combout ))) # 
// (\reg_file_inst|ReadData1[29]~5_combout  & ((!\reg_file_inst|ReadData1[29]~6_combout ) # ((\instruction_memory_inst|memoria_ROM~25_combout  & \reg_file_inst|ReadData1[10]~106_combout )))) ) ) ) # ( \reg_file_inst|ReadData1[10]~110_combout  & ( 
// !\reg_file_inst|ReadData1[10]~109_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & (((\instruction_memory_inst|memoria_ROM~25_combout  & \reg_file_inst|ReadData1[10]~106_combout )) # (\reg_file_inst|ReadData1[29]~6_combout ))) # 
// (\reg_file_inst|ReadData1[29]~5_combout  & (\instruction_memory_inst|memoria_ROM~25_combout  & (\reg_file_inst|ReadData1[10]~106_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[10]~110_combout  & ( !\reg_file_inst|ReadData1[10]~109_combout  & ( 
// (\instruction_memory_inst|memoria_ROM~25_combout  & \reg_file_inst|ReadData1[10]~106_combout ) ) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~25_combout ),
	.datac(!\reg_file_inst|ReadData1[10]~106_combout ),
	.datad(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datae(!\reg_file_inst|ReadData1[10]~110_combout ),
	.dataf(!\reg_file_inst|ReadData1[10]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[10]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[10]~111 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[10]~111 .lut_mask = 64'h030303AB570357AB;
defparam \reg_file_inst|ReadData1[10]~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y39_N3
cyclonev_lcell_comb \alu_inst|Add0~45 (
// Equation(s):
// \alu_inst|Add0~45_sumout  = SUM(( \reg_file_inst|ReadData1[11]~121_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & (\reg_file_inst|ReadData2[11]~121_combout )) # (\control_unit_inst|Decoder0~0_combout  
// & ((\instruction_memory_inst|memoria_ROM~11_combout ))))) # (\control_unit_inst|Decoder0~5_combout  & (((\instruction_memory_inst|memoria_ROM~11_combout )))) ) + ( \alu_inst|Add0~42  ))
// \alu_inst|Add0~46  = CARRY(( \reg_file_inst|ReadData1[11]~121_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & (\reg_file_inst|ReadData2[11]~121_combout )) # (\control_unit_inst|Decoder0~0_combout  & 
// ((\instruction_memory_inst|memoria_ROM~11_combout ))))) # (\control_unit_inst|Decoder0~5_combout  & (((\instruction_memory_inst|memoria_ROM~11_combout )))) ) + ( \alu_inst|Add0~42  ))

	.dataa(!\control_unit_inst|Decoder0~5_combout ),
	.datab(!\control_unit_inst|Decoder0~0_combout ),
	.datac(!\reg_file_inst|ReadData2[11]~121_combout ),
	.datad(!\reg_file_inst|ReadData1[11]~121_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~11_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~45_sumout ),
	.cout(\alu_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~45 .extended_lut = "off";
defparam \alu_inst|Add0~45 .lut_mask = 64'h0000F780000000FF;
defparam \alu_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y39_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~43 (
// Equation(s):
// \data_memory_inst|ram_memory~43_combout  = ( \reg_file_inst|ReadData2[11]~121_combout  & ( (\rtl~4_combout ) # (\data_memory_inst|ram_memory~43_combout ) ) ) # ( !\reg_file_inst|ReadData2[11]~121_combout  & ( (\data_memory_inst|ram_memory~43_combout  & 
// !\rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~43_combout ),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[11]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~43 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~43 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y39_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~75 (
// Equation(s):
// \data_memory_inst|ram_memory~75_combout  = ( \reg_file_inst|ReadData2[11]~121_combout  & ( (\data_memory_inst|ram_memory~75_combout ) # (\rtl~7_combout ) ) ) # ( !\reg_file_inst|ReadData2[11]~121_combout  & ( (!\rtl~7_combout  & 
// \data_memory_inst|ram_memory~75_combout ) ) )

	.dataa(gnd),
	.datab(!\rtl~7_combout ),
	.datac(!\data_memory_inst|ram_memory~75_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[11]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~75 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~75 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \data_memory_inst|ram_memory~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y39_N51
cyclonev_lcell_comb \data_memory_inst|ram_memory~107 (
// Equation(s):
// \data_memory_inst|ram_memory~107_combout  = ( \reg_file_inst|ReadData2[11]~121_combout  & ( (\rtl~5_combout ) # (\data_memory_inst|ram_memory~107_combout ) ) ) # ( !\reg_file_inst|ReadData2[11]~121_combout  & ( (\data_memory_inst|ram_memory~107_combout  & 
// !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~107_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[11]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~107 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~107 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y39_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~11 (
// Equation(s):
// \data_memory_inst|ram_memory~11_combout  = ( \reg_file_inst|ReadData2[11]~121_combout  & ( (\rtl~6_combout ) # (\data_memory_inst|ram_memory~11_combout ) ) ) # ( !\reg_file_inst|ReadData2[11]~121_combout  & ( (\data_memory_inst|ram_memory~11_combout  & 
// !\rtl~6_combout ) ) )

	.dataa(!\data_memory_inst|ram_memory~11_combout ),
	.datab(gnd),
	.datac(!\rtl~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[11]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~11 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~11 .lut_mask = 64'h505050505F5F5F5F;
defparam \data_memory_inst|ram_memory~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y39_N42
cyclonev_lcell_comb \data_memory_inst|ram_memory~428 (
// Equation(s):
// \data_memory_inst|ram_memory~428_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~11_combout  & (!\alu_inst|Add0~9_sumout ))))) # (\alu_inst|Add0~1_sumout  & ((((\alu_inst|Add0~9_sumout ))) # 
// (\data_memory_inst|ram_memory~43_combout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~75_combout  & (!\alu_inst|Add0~9_sumout ))))) # (\alu_inst|Add0~1_sumout  & 
// ((((\data_memory_inst|ram_memory~107_combout ) # (\alu_inst|Add0~9_sumout ))))) ) )

	.dataa(!\alu_inst|Add0~1_sumout ),
	.datab(!\data_memory_inst|ram_memory~43_combout ),
	.datac(!\data_memory_inst|ram_memory~75_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~107_combout ),
	.datag(!\data_memory_inst|ram_memory~11_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~428_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~428 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~428 .lut_mask = 64'h1B550A551B555F55;
defparam \data_memory_inst|ram_memory~428 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y42_N15
cyclonev_lcell_comb \data_memory_inst|ram_memory~171 (
// Equation(s):
// \data_memory_inst|ram_memory~171_combout  = ( \reg_file_inst|ReadData2[11]~121_combout  & ( \data_memory_inst|ram_memory~171_combout  ) ) # ( !\reg_file_inst|ReadData2[11]~121_combout  & ( \data_memory_inst|ram_memory~171_combout  & ( !\rtl~0_combout  ) ) 
// ) # ( \reg_file_inst|ReadData2[11]~121_combout  & ( !\data_memory_inst|ram_memory~171_combout  & ( \rtl~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~0_combout ),
	.datae(!\reg_file_inst|ReadData2[11]~121_combout ),
	.dataf(!\data_memory_inst|ram_memory~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~171 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~171 .lut_mask = 64'h000000FFFF00FFFF;
defparam \data_memory_inst|ram_memory~171 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y39_N21
cyclonev_lcell_comb \data_memory_inst|ram_memory~203 (
// Equation(s):
// \data_memory_inst|ram_memory~203_combout  = ( \reg_file_inst|ReadData2[11]~121_combout  & ( (\rtl~3_combout ) # (\data_memory_inst|ram_memory~203_combout ) ) ) # ( !\reg_file_inst|ReadData2[11]~121_combout  & ( (\data_memory_inst|ram_memory~203_combout  & 
// !\rtl~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~203_combout ),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[11]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~203 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~203 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~203 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y39_N33
cyclonev_lcell_comb \data_memory_inst|ram_memory~235 (
// Equation(s):
// \data_memory_inst|ram_memory~235_combout  = ( \reg_file_inst|ReadData2[11]~121_combout  & ( (\rtl~1_combout ) # (\data_memory_inst|ram_memory~235_combout ) ) ) # ( !\reg_file_inst|ReadData2[11]~121_combout  & ( (\data_memory_inst|ram_memory~235_combout  & 
// !\rtl~1_combout ) ) )

	.dataa(!\data_memory_inst|ram_memory~235_combout ),
	.datab(gnd),
	.datac(!\rtl~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[11]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~235 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~235 .lut_mask = 64'h505050505F5F5F5F;
defparam \data_memory_inst|ram_memory~235 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y39_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~139 (
// Equation(s):
// \data_memory_inst|ram_memory~139_combout  = ( \reg_file_inst|ReadData2[11]~121_combout  & ( (\rtl~2_combout ) # (\data_memory_inst|ram_memory~139_combout ) ) ) # ( !\reg_file_inst|ReadData2[11]~121_combout  & ( (\data_memory_inst|ram_memory~139_combout  & 
// !\rtl~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~139_combout ),
	.datad(!\rtl~2_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[11]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~139 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~139 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~139 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y39_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~300 (
// Equation(s):
// \data_memory_inst|ram_memory~300_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~428_combout  & (((\data_memory_inst|ram_memory~139_combout  & (\alu_inst|Add0~9_sumout ))))) # (\data_memory_inst|ram_memory~428_combout  & 
// ((((!\alu_inst|Add0~9_sumout ))) # (\data_memory_inst|ram_memory~171_combout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~428_combout  & (((\data_memory_inst|ram_memory~203_combout  & (\alu_inst|Add0~9_sumout ))))) # 
// (\data_memory_inst|ram_memory~428_combout  & ((((!\alu_inst|Add0~9_sumout ) # (\data_memory_inst|ram_memory~235_combout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~428_combout ),
	.datab(!\data_memory_inst|ram_memory~171_combout ),
	.datac(!\data_memory_inst|ram_memory~203_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~235_combout ),
	.datag(!\data_memory_inst|ram_memory~139_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~300 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~300 .lut_mask = 64'h551B550A551B555F;
defparam \data_memory_inst|ram_memory~300 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y39_N48
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( \data_memory_inst|ram_memory~300_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & (\alu_inst|Add0~45_sumout )) # (\control_unit_inst|Decoder0~2_combout  & ((\PC_adder_inst|Add0~37_sumout )))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~300_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & (\alu_inst|Add0~45_sumout )) # (\control_unit_inst|Decoder0~2_combout  & 
// ((\PC_adder_inst|Add0~37_sumout ))))) ) )

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(!\control_unit_inst|Decoder0~2_combout ),
	.datac(!\alu_inst|Add0~45_sumout ),
	.datad(!\PC_adder_inst|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y39_N50
dffeas \reg_file_inst|regs[11][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux20~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][11] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y38_N54
cyclonev_lcell_comb \reg_file_inst|ReadData2[11]~120 (
// Equation(s):
// \reg_file_inst|ReadData2[11]~120_combout  = ( \reg_file_inst|regs[8][11]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[9][11]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[11][11]~q )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (!\instruction_memory_inst|memoria_ROM~15_combout )) ) ) # ( !\reg_file_inst|regs[8][11]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[9][11]~q ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[11][11]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|regs[11][11]~q ),
	.datad(!\reg_file_inst|regs[9][11]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[8][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[11]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[11]~120 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[11]~120 .lut_mask = 64'h028A028A46CE46CE;
defparam \reg_file_inst|ReadData2[11]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y38_N54
cyclonev_lcell_comb \reg_file_inst|ReadData2[11]~118 (
// Equation(s):
// \reg_file_inst|ReadData2[11]~118_combout  = ( \reg_file_inst|regs[1][11]~q  & ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( !\instruction_memory_inst|memoria_ROM~14_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(!\reg_file_inst|regs[1][11]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[11]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[11]~118 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[11]~118 .lut_mask = 64'h0000FF0000000000;
defparam \reg_file_inst|ReadData2[11]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y37_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[11]~117 (
// Equation(s):
// \reg_file_inst|ReadData2[11]~117_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[12][11]~q ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\reg_file_inst|regs[14][11]~q )) ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|regs[13][11]~q ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\reg_file_inst|regs[14][11]~q ),
	.datac(!\reg_file_inst|regs[12][11]~q ),
	.datad(!\reg_file_inst|regs[13][11]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[11]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[11]~117 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[11]~117 .lut_mask = 64'h00AA00AA1B1B1B1B;
defparam \reg_file_inst|ReadData2[11]~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y39_N54
cyclonev_lcell_comb \reg_file_inst|ReadData2[11]~119 (
// Equation(s):
// \reg_file_inst|ReadData2[11]~119_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\reg_file_inst|ReadData2[11]~117_combout  & \instruction_memory_inst|memoria_ROM~19_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|ReadData2[11]~118_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|ReadData2[11]~117_combout ))) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[11]~118_combout ),
	.datac(!\reg_file_inst|ReadData2[11]~117_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[11]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[11]~119 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[11]~119 .lut_mask = 64'h330F330F000F000F;
defparam \reg_file_inst|ReadData2[11]~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y42_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[11]~113 (
// Equation(s):
// \reg_file_inst|ReadData2[11]~113_combout  = ( \reg_file_inst|regs[25][11]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[17][11]~q ) # (\instruction_memory_inst|memoria_ROM~19_combout ))) ) ) # ( 
// !\reg_file_inst|regs[25][11]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[17][11]~q  & !\instruction_memory_inst|memoria_ROM~18_combout )) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\reg_file_inst|regs[17][11]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[25][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[11]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[11]~113 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[11]~113 .lut_mask = 64'h0C000C003F003F00;
defparam \reg_file_inst|ReadData2[11]~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y43_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[11]~112 (
// Equation(s):
// \reg_file_inst|ReadData2[11]~112_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[24][11]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout ) # (\reg_file_inst|regs[28][11]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[24][11]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[16][11]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// (\reg_file_inst|regs[20][11]~q )) ) ) ) # ( \instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[24][11]~q  & ( (\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[28][11]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[24][11]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[16][11]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// (\reg_file_inst|regs[20][11]~q )) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\reg_file_inst|regs[28][11]~q ),
	.datac(!\reg_file_inst|regs[20][11]~q ),
	.datad(!\reg_file_inst|regs[16][11]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(!\reg_file_inst|regs[24][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[11]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[11]~112 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[11]~112 .lut_mask = 64'h05AF111105AFBBBB;
defparam \reg_file_inst|ReadData2[11]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[11]~114 (
// Equation(s):
// \reg_file_inst|ReadData2[11]~114_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[26][11]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[22][11]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[30][11]~q )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[26][11]~q  & ( (\instruction_memory_inst|memoria_ROM~19_combout ) # 
// (\reg_file_inst|regs[18][11]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[26][11]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[22][11]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[30][11]~q )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[26][11]~q  & ( (\reg_file_inst|regs[18][11]~q  & 
// !\instruction_memory_inst|memoria_ROM~19_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[30][11]~q ),
	.datab(!\reg_file_inst|regs[22][11]~q ),
	.datac(!\reg_file_inst|regs[18][11]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|regs[26][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[11]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[11]~114 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[11]~114 .lut_mask = 64'h0F0033550FFF3355;
defparam \reg_file_inst|ReadData2[11]~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y39_N6
cyclonev_lcell_comb \reg_file_inst|ReadData2[11]~115 (
// Equation(s):
// \reg_file_inst|ReadData2[11]~115_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\reg_file_inst|regs[31][11]~q  & \instruction_memory_inst|memoria_ROM~19_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[31][11]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[11]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[11]~115 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[11]~115 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData2[11]~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y39_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[11]~116 (
// Equation(s):
// \reg_file_inst|ReadData2[11]~116_combout  = ( \reg_file_inst|ReadData2[11]~114_combout  & ( \reg_file_inst|ReadData2[11]~115_combout  & ( ((!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[11]~113_combout )) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|ReadData2[11]~112_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( !\reg_file_inst|ReadData2[11]~114_combout  & ( \reg_file_inst|ReadData2[11]~115_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (((\instruction_memory_inst|memoria_ROM~15_combout )) # (\reg_file_inst|ReadData2[11]~113_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (((\reg_file_inst|ReadData2[11]~112_combout  & 
// !\instruction_memory_inst|memoria_ROM~15_combout )))) ) ) ) # ( \reg_file_inst|ReadData2[11]~114_combout  & ( !\reg_file_inst|ReadData2[11]~115_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[11]~113_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~15_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (((\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|ReadData2[11]~112_combout )))) ) ) ) # ( 
// !\reg_file_inst|ReadData2[11]~114_combout  & ( !\reg_file_inst|ReadData2[11]~115_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[11]~113_combout )) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|ReadData2[11]~112_combout ))))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\reg_file_inst|ReadData2[11]~113_combout ),
	.datac(!\reg_file_inst|ReadData2[11]~112_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(!\reg_file_inst|ReadData2[11]~114_combout ),
	.dataf(!\reg_file_inst|ReadData2[11]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[11]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[11]~116 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[11]~116 .lut_mask = 64'h2700275527AA27FF;
defparam \reg_file_inst|ReadData2[11]~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y39_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[11]~121 (
// Equation(s):
// \reg_file_inst|ReadData2[11]~121_combout  = ( \reg_file_inst|ReadData2[11]~119_combout  & ( \reg_file_inst|ReadData2[11]~116_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((!\reg_file_inst|ReadData2[4]~7_combout  & 
// ((\reg_file_inst|ReadData2[4]~6_combout ))) # (\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[11]~120_combout  & !\reg_file_inst|ReadData2[4]~6_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[11]~119_combout  & ( 
// \reg_file_inst|ReadData2[11]~116_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout ) # ((\reg_file_inst|ReadData2[11]~120_combout  & (\reg_file_inst|ReadData2[4]~7_combout  & !\reg_file_inst|ReadData2[4]~6_combout ))) ) ) ) # ( 
// \reg_file_inst|ReadData2[11]~119_combout  & ( !\reg_file_inst|ReadData2[11]~116_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[4]~6_combout ))) # (\reg_file_inst|ReadData2[4]~7_combout  & 
// (\reg_file_inst|ReadData2[11]~120_combout  & !\reg_file_inst|ReadData2[4]~6_combout )) ) ) ) # ( !\reg_file_inst|ReadData2[11]~119_combout  & ( !\reg_file_inst|ReadData2[11]~116_combout  & ( (\reg_file_inst|ReadData2[11]~120_combout  & 
// (\reg_file_inst|ReadData2[4]~7_combout  & !\reg_file_inst|ReadData2[4]~6_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData2[11]~120_combout ),
	.datab(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datae(!\reg_file_inst|ReadData2[11]~119_combout ),
	.dataf(!\reg_file_inst|ReadData2[11]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[11]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[11]~121 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[11]~121 .lut_mask = 64'h110011CCF1F0F1FC;
defparam \reg_file_inst|ReadData2[11]~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y39_N6
cyclonev_lcell_comb \alu_inst|Add0~49 (
// Equation(s):
// \alu_inst|Add0~49_sumout  = SUM(( \reg_file_inst|ReadData1[12]~131_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & (\reg_file_inst|ReadData2[12]~131_combout )) # (\control_unit_inst|Decoder0~0_combout  
// & ((\instruction_memory_inst|memoria_ROM~27_combout ))))) # (\control_unit_inst|Decoder0~5_combout  & (((\instruction_memory_inst|memoria_ROM~27_combout )))) ) + ( \alu_inst|Add0~46  ))
// \alu_inst|Add0~50  = CARRY(( \reg_file_inst|ReadData1[12]~131_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & (\reg_file_inst|ReadData2[12]~131_combout )) # (\control_unit_inst|Decoder0~0_combout  & 
// ((\instruction_memory_inst|memoria_ROM~27_combout ))))) # (\control_unit_inst|Decoder0~5_combout  & (((\instruction_memory_inst|memoria_ROM~27_combout )))) ) + ( \alu_inst|Add0~46  ))

	.dataa(!\control_unit_inst|Decoder0~5_combout ),
	.datab(!\control_unit_inst|Decoder0~0_combout ),
	.datac(!\reg_file_inst|ReadData2[12]~131_combout ),
	.datad(!\reg_file_inst|ReadData1[12]~131_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~27_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~49_sumout ),
	.cout(\alu_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~49 .extended_lut = "off";
defparam \alu_inst|Add0~49 .lut_mask = 64'h0000F780000000FF;
defparam \alu_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y43_N21
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( \alu_inst|Add0~49_sumout  & ( (!\control_unit_inst|Decoder0~0_combout  & (((!\control_unit_inst|Decoder0~2_combout ) # (\PC_adder_inst|Add0~41_sumout )))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\data_memory_inst|ram_memory~304_combout )) ) ) # ( !\alu_inst|Add0~49_sumout  & ( (!\control_unit_inst|Decoder0~0_combout  & (((\control_unit_inst|Decoder0~2_combout  & \PC_adder_inst|Add0~41_sumout )))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\data_memory_inst|ram_memory~304_combout )) ) )

	.dataa(!\data_memory_inst|ram_memory~304_combout ),
	.datab(!\control_unit_inst|Decoder0~0_combout ),
	.datac(!\control_unit_inst|Decoder0~2_combout ),
	.datad(!\PC_adder_inst|Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h111D111DD1DDD1DD;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y41_N50
dffeas \reg_file_inst|regs[31][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux19~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][12] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y41_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[12]~125 (
// Equation(s):
// \reg_file_inst|ReadData2[12]~125_combout  = ( \reg_file_inst|regs[31][12]~q  & ( (\instruction_memory_inst|memoria_ROM~18_combout  & \instruction_memory_inst|memoria_ROM~19_combout ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[31][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[12]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[12]~125 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[12]~125 .lut_mask = 64'h0000000003030303;
defparam \reg_file_inst|ReadData2[12]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y43_N39
cyclonev_lcell_comb \reg_file_inst|ReadData2[12]~123 (
// Equation(s):
// \reg_file_inst|ReadData2[12]~123_combout  = ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[17][12]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|regs[25][12]~q )) ) )

	.dataa(!\reg_file_inst|regs[25][12]~q ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[17][12]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[12]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[12]~123 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[12]~123 .lut_mask = 64'h0F550F5500000000;
defparam \reg_file_inst|ReadData2[12]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y43_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[12]~124 (
// Equation(s):
// \reg_file_inst|ReadData2[12]~124_combout  = ( \reg_file_inst|regs[22][12]~q  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[30][12]~q ) ) ) ) # ( 
// !\reg_file_inst|regs[22][12]~q  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\reg_file_inst|regs[30][12]~q  & \instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( \reg_file_inst|regs[22][12]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[18][12]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[26][12]~q ))) ) ) ) # ( 
// !\reg_file_inst|regs[22][12]~q  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[18][12]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|regs[26][12]~q ))) ) ) )

	.dataa(!\reg_file_inst|regs[30][12]~q ),
	.datab(!\reg_file_inst|regs[18][12]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[26][12]~q ),
	.datae(!\reg_file_inst|regs[22][12]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[12]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[12]~124 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[12]~124 .lut_mask = 64'h303F303F0505F5F5;
defparam \reg_file_inst|ReadData2[12]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y43_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[12]~122 (
// Equation(s):
// \reg_file_inst|ReadData2[12]~122_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[28][12]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( 
// \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[20][12]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~19_combout  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[24][12]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[16][12]~q  ) ) )

	.dataa(!\reg_file_inst|regs[28][12]~q ),
	.datab(!\reg_file_inst|regs[24][12]~q ),
	.datac(!\reg_file_inst|regs[20][12]~q ),
	.datad(!\reg_file_inst|regs[16][12]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[12]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[12]~122 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[12]~122 .lut_mask = 64'h00FF33330F0F5555;
defparam \reg_file_inst|ReadData2[12]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y43_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[12]~126 (
// Equation(s):
// \reg_file_inst|ReadData2[12]~126_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|ReadData2[12]~122_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|ReadData2[12]~124_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|ReadData2[12]~122_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[12]~123_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\reg_file_inst|ReadData2[12]~125_combout )) ) ) ) # ( \instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|ReadData2[12]~122_combout  & ( (\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|ReadData2[12]~124_combout ) ) ) ) 
// # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|ReadData2[12]~122_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[12]~123_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout 
//  & (\reg_file_inst|ReadData2[12]~125_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData2[12]~125_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|ReadData2[12]~123_combout ),
	.datad(!\reg_file_inst|ReadData2[12]~124_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.dataf(!\reg_file_inst|ReadData2[12]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[12]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[12]~126 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[12]~126 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \reg_file_inst|ReadData2[12]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y44_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[12]~130 (
// Equation(s):
// \reg_file_inst|ReadData2[12]~130_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[9][12]~q  & ( (\reg_file_inst|regs[8][12]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[9][12]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|regs[11][12]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~14_combout  & ( 
// !\reg_file_inst|regs[9][12]~q  & ( (\reg_file_inst|regs[8][12]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|regs[9][12]~q  & ( (\reg_file_inst|regs[11][12]~q  & 
// \instruction_memory_inst|memoria_ROM~15_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[11][12]~q ),
	.datab(!\reg_file_inst|regs[8][12]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.dataf(!\reg_file_inst|regs[9][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[12]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[12]~130 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[12]~130 .lut_mask = 64'h05053030F5F53030;
defparam \reg_file_inst|ReadData2[12]~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y44_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[12]~128 (
// Equation(s):
// \reg_file_inst|ReadData2[12]~128_combout  = ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[1][12]~q  ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[1][12]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[12]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[12]~128 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[12]~128 .lut_mask = 64'h3333000000000000;
defparam \reg_file_inst|ReadData2[12]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y43_N30
cyclonev_lcell_comb \reg_file_inst|ReadData2[12]~127 (
// Equation(s):
// \reg_file_inst|ReadData2[12]~127_combout  = ( \instruction_memory_inst|memoria_ROM~15_combout  & ( \reg_file_inst|regs[12][12]~q  & ( (\reg_file_inst|regs[14][12]~q  & \instruction_memory_inst|memoria_ROM~14_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~15_combout  & ( \reg_file_inst|regs[12][12]~q  & ( (\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|regs[13][12]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~15_combout  & ( 
// !\reg_file_inst|regs[12][12]~q  & ( (\reg_file_inst|regs[14][12]~q  & \instruction_memory_inst|memoria_ROM~14_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( !\reg_file_inst|regs[12][12]~q  & ( (\reg_file_inst|regs[13][12]~q  & 
// !\instruction_memory_inst|memoria_ROM~14_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[13][12]~q ),
	.datac(!\reg_file_inst|regs[14][12]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.dataf(!\reg_file_inst|regs[12][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[12]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[12]~127 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[12]~127 .lut_mask = 64'h3300000F33FF000F;
defparam \reg_file_inst|ReadData2[12]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y43_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[12]~129 (
// Equation(s):
// \reg_file_inst|ReadData2[12]~129_combout  = ( \reg_file_inst|ReadData2[12]~127_combout  & ( ((!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|ReadData2[12]~128_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) # ( 
// !\reg_file_inst|ReadData2[12]~127_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|ReadData2[12]~128_combout  & !\instruction_memory_inst|memoria_ROM~19_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[12]~128_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[12]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[12]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[12]~129 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[12]~129 .lut_mask = 64'h0A000A000AFF0AFF;
defparam \reg_file_inst|ReadData2[12]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y43_N0
cyclonev_lcell_comb \reg_file_inst|ReadData2[12]~131 (
// Equation(s):
// \reg_file_inst|ReadData2[12]~131_combout  = ( \reg_file_inst|ReadData2[4]~6_combout  & ( \reg_file_inst|ReadData2[12]~129_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout ) # ((!\instruction_memory_inst|memoria_ROM~20_combout  & 
// \reg_file_inst|ReadData2[12]~126_combout )) ) ) ) # ( !\reg_file_inst|ReadData2[4]~6_combout  & ( \reg_file_inst|ReadData2[12]~129_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & (!\instruction_memory_inst|memoria_ROM~20_combout  & 
// (\reg_file_inst|ReadData2[12]~126_combout ))) # (\reg_file_inst|ReadData2[4]~7_combout  & (((!\instruction_memory_inst|memoria_ROM~20_combout  & \reg_file_inst|ReadData2[12]~126_combout )) # (\reg_file_inst|ReadData2[12]~130_combout ))) ) ) ) # ( 
// \reg_file_inst|ReadData2[4]~6_combout  & ( !\reg_file_inst|ReadData2[12]~129_combout  & ( (!\instruction_memory_inst|memoria_ROM~20_combout  & \reg_file_inst|ReadData2[12]~126_combout ) ) ) ) # ( !\reg_file_inst|ReadData2[4]~6_combout  & ( 
// !\reg_file_inst|ReadData2[12]~129_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & (!\instruction_memory_inst|memoria_ROM~20_combout  & (\reg_file_inst|ReadData2[12]~126_combout ))) # (\reg_file_inst|ReadData2[4]~7_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~20_combout  & \reg_file_inst|ReadData2[12]~126_combout )) # (\reg_file_inst|ReadData2[12]~130_combout ))) ) ) )

	.dataa(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datac(!\reg_file_inst|ReadData2[12]~126_combout ),
	.datad(!\reg_file_inst|ReadData2[12]~130_combout ),
	.datae(!\reg_file_inst|ReadData2[4]~6_combout ),
	.dataf(!\reg_file_inst|ReadData2[12]~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[12]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[12]~131 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[12]~131 .lut_mask = 64'h0C5D0C0C0C5DAEAE;
defparam \reg_file_inst|ReadData2[12]~131 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y39_N9
cyclonev_lcell_comb \alu_inst|Add0~53 (
// Equation(s):
// \alu_inst|Add0~53_sumout  = SUM(( \reg_file_inst|ReadData1[13]~141_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & (\reg_file_inst|ReadData2[13]~141_combout )) # (\control_unit_inst|Decoder0~0_combout  
// & ((\instruction_memory_inst|memoria_ROM~12_combout ))))) # (\control_unit_inst|Decoder0~5_combout  & (((\instruction_memory_inst|memoria_ROM~12_combout )))) ) + ( \alu_inst|Add0~50  ))
// \alu_inst|Add0~54  = CARRY(( \reg_file_inst|ReadData1[13]~141_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & (\reg_file_inst|ReadData2[13]~141_combout )) # (\control_unit_inst|Decoder0~0_combout  & 
// ((\instruction_memory_inst|memoria_ROM~12_combout ))))) # (\control_unit_inst|Decoder0~5_combout  & (((\instruction_memory_inst|memoria_ROM~12_combout )))) ) + ( \alu_inst|Add0~50  ))

	.dataa(!\control_unit_inst|Decoder0~5_combout ),
	.datab(!\control_unit_inst|Decoder0~0_combout ),
	.datac(!\reg_file_inst|ReadData2[13]~141_combout ),
	.datad(!\reg_file_inst|ReadData1[13]~141_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~12_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~53_sumout ),
	.cout(\alu_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~53 .extended_lut = "off";
defparam \alu_inst|Add0~53 .lut_mask = 64'h0000F780000000FF;
defparam \alu_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y41_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~109 (
// Equation(s):
// \data_memory_inst|ram_memory~109_combout  = ( \rtl~5_combout  & ( \data_memory_inst|ram_memory~109_combout  & ( \reg_file_inst|ReadData2[13]~141_combout  ) ) ) # ( !\rtl~5_combout  & ( \data_memory_inst|ram_memory~109_combout  ) ) # ( \rtl~5_combout  & ( 
// !\data_memory_inst|ram_memory~109_combout  & ( \reg_file_inst|ReadData2[13]~141_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[13]~141_combout ),
	.datae(!\rtl~5_combout ),
	.dataf(!\data_memory_inst|ram_memory~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~109 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~109 .lut_mask = 64'h000000FFFFFF00FF;
defparam \data_memory_inst|ram_memory~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y41_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~77 (
// Equation(s):
// \data_memory_inst|ram_memory~77_combout  = ( \rtl~7_combout  & ( \reg_file_inst|ReadData2[13]~141_combout  ) ) # ( !\rtl~7_combout  & ( \data_memory_inst|ram_memory~77_combout  ) )

	.dataa(!\reg_file_inst|ReadData2[13]~141_combout ),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~77_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rtl~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~77 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~77 .lut_mask = 64'h0F0F0F0F55555555;
defparam \data_memory_inst|ram_memory~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y41_N24
cyclonev_lcell_comb \data_memory_inst|ram_memory~45 (
// Equation(s):
// \data_memory_inst|ram_memory~45_combout  = ( \rtl~4_combout  & ( \reg_file_inst|ReadData2[13]~141_combout  ) ) # ( !\rtl~4_combout  & ( \data_memory_inst|ram_memory~45_combout  ) )

	.dataa(!\reg_file_inst|ReadData2[13]~141_combout ),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rtl~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~45 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~45 .lut_mask = 64'h0F0F0F0F55555555;
defparam \data_memory_inst|ram_memory~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y41_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~13 (
// Equation(s):
// \data_memory_inst|ram_memory~13_combout  = ( \rtl~6_combout  & ( \reg_file_inst|ReadData2[13]~141_combout  ) ) # ( !\rtl~6_combout  & ( \data_memory_inst|ram_memory~13_combout  ) )

	.dataa(!\reg_file_inst|ReadData2[13]~141_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~13_combout ),
	.datae(gnd),
	.dataf(!\rtl~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~13 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~13 .lut_mask = 64'h00FF00FF55555555;
defparam \data_memory_inst|ram_memory~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y41_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~436 (
// Equation(s):
// \data_memory_inst|ram_memory~436_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & (((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~13_combout )) # (\alu_inst|Add0~1_sumout  & ((\data_memory_inst|ram_memory~45_combout 
// )))))) # (\alu_inst|Add0~9_sumout  & ((((\alu_inst|Add0~1_sumout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~77_combout )))) # (\alu_inst|Add0~1_sumout  & 
// (\data_memory_inst|ram_memory~109_combout )))) # (\alu_inst|Add0~9_sumout  & ((((\alu_inst|Add0~1_sumout ))))) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\data_memory_inst|ram_memory~109_combout ),
	.datac(!\data_memory_inst|ram_memory~77_combout ),
	.datad(!\alu_inst|Add0~1_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~45_combout ),
	.datag(!\data_memory_inst|ram_memory~13_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~436_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~436 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~436 .lut_mask = 64'h0A550A770AFF0A77;
defparam \data_memory_inst|ram_memory~436 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y41_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~173 (
// Equation(s):
// \data_memory_inst|ram_memory~173_combout  = ( \data_memory_inst|ram_memory~173_combout  & ( \rtl~0_combout  & ( \reg_file_inst|ReadData2[13]~141_combout  ) ) ) # ( !\data_memory_inst|ram_memory~173_combout  & ( \rtl~0_combout  & ( 
// \reg_file_inst|ReadData2[13]~141_combout  ) ) ) # ( \data_memory_inst|ram_memory~173_combout  & ( !\rtl~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[13]~141_combout ),
	.datad(gnd),
	.datae(!\data_memory_inst|ram_memory~173_combout ),
	.dataf(!\rtl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~173 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~173 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \data_memory_inst|ram_memory~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y41_N33
cyclonev_lcell_comb \data_memory_inst|ram_memory~205 (
// Equation(s):
// \data_memory_inst|ram_memory~205_combout  = ( \rtl~3_combout  & ( \reg_file_inst|ReadData2[13]~141_combout  ) ) # ( !\rtl~3_combout  & ( \data_memory_inst|ram_memory~205_combout  ) )

	.dataa(!\data_memory_inst|ram_memory~205_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[13]~141_combout ),
	.datae(gnd),
	.dataf(!\rtl~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~205 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~205 .lut_mask = 64'h5555555500FF00FF;
defparam \data_memory_inst|ram_memory~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y41_N51
cyclonev_lcell_comb \data_memory_inst|ram_memory~237 (
// Equation(s):
// \data_memory_inst|ram_memory~237_combout  = ( \data_memory_inst|ram_memory~237_combout  & ( (!\rtl~1_combout ) # (\reg_file_inst|ReadData2[13]~141_combout ) ) ) # ( !\data_memory_inst|ram_memory~237_combout  & ( (\reg_file_inst|ReadData2[13]~141_combout  
// & \rtl~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[13]~141_combout ),
	.datad(!\rtl~1_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~237_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~237 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~237 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \data_memory_inst|ram_memory~237 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y41_N54
cyclonev_lcell_comb \data_memory_inst|ram_memory~141 (
// Equation(s):
// \data_memory_inst|ram_memory~141_combout  = ( \rtl~2_combout  & ( \reg_file_inst|ReadData2[13]~141_combout  ) ) # ( !\rtl~2_combout  & ( \data_memory_inst|ram_memory~141_combout  ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[13]~141_combout ),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~141_combout ),
	.datae(gnd),
	.dataf(!\rtl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~141 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~141 .lut_mask = 64'h00FF00FF33333333;
defparam \data_memory_inst|ram_memory~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y41_N42
cyclonev_lcell_comb \data_memory_inst|ram_memory~308 (
// Equation(s):
// \data_memory_inst|ram_memory~308_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~436_combout  & (((\data_memory_inst|ram_memory~141_combout  & (\alu_inst|Add0~9_sumout ))))) # (\data_memory_inst|ram_memory~436_combout  & 
// ((((!\alu_inst|Add0~9_sumout ))) # (\data_memory_inst|ram_memory~173_combout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~436_combout  & (((\data_memory_inst|ram_memory~205_combout  & (\alu_inst|Add0~9_sumout ))))) # 
// (\data_memory_inst|ram_memory~436_combout  & ((((!\alu_inst|Add0~9_sumout ) # (\data_memory_inst|ram_memory~237_combout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~436_combout ),
	.datab(!\data_memory_inst|ram_memory~173_combout ),
	.datac(!\data_memory_inst|ram_memory~205_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~237_combout ),
	.datag(!\data_memory_inst|ram_memory~141_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~308 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~308 .lut_mask = 64'h551B550A551B555F;
defparam \data_memory_inst|ram_memory~308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y41_N18
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( \data_memory_inst|ram_memory~308_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~53_sumout ))) # (\control_unit_inst|Decoder0~2_combout  & (\PC_adder_inst|Add0~45_sumout ))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~308_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~53_sumout ))) # (\control_unit_inst|Decoder0~2_combout  
// & (\PC_adder_inst|Add0~45_sumout )))) ) )

	.dataa(!\PC_adder_inst|Add0~45_sumout ),
	.datab(!\alu_inst|Add0~53_sumout ),
	.datac(!\control_unit_inst|Decoder0~2_combout ),
	.datad(!\control_unit_inst|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'h3500350035FF35FF;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y41_N59
dffeas \reg_file_inst|regs[17][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux18~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][13] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y41_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[13]~133 (
// Equation(s):
// \reg_file_inst|ReadData2[13]~133_combout  = ( \reg_file_inst|regs[25][13]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[17][13]~q ))) ) ) # ( 
// !\reg_file_inst|regs[25][13]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[17][13]~q  & !\instruction_memory_inst|memoria_ROM~19_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\reg_file_inst|regs[17][13]~q ),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[25][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[13]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[13]~133 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[13]~133 .lut_mask = 64'h2200220022AA22AA;
defparam \reg_file_inst|ReadData2[13]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y42_N45
cyclonev_lcell_comb \reg_file_inst|ReadData2[13]~135 (
// Equation(s):
// \reg_file_inst|ReadData2[13]~135_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (\reg_file_inst|regs[31][13]~q  & \instruction_memory_inst|memoria_ROM~18_combout ) ) )

	.dataa(!\reg_file_inst|regs[31][13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[13]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[13]~135 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[13]~135 .lut_mask = 64'h0000000000550055;
defparam \reg_file_inst|ReadData2[13]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y41_N21
cyclonev_lcell_comb \reg_file_inst|ReadData2[13]~132 (
// Equation(s):
// \reg_file_inst|ReadData2[13]~132_combout  = ( \reg_file_inst|regs[20][13]~q  & ( \reg_file_inst|regs[28][13]~q  & ( ((!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[16][13]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[24][13]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout ) ) ) ) # ( !\reg_file_inst|regs[20][13]~q  & ( \reg_file_inst|regs[28][13]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~19_combout  & (((!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[16][13]~q )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (((\instruction_memory_inst|memoria_ROM~18_combout )) # 
// (\reg_file_inst|regs[24][13]~q ))) ) ) ) # ( \reg_file_inst|regs[20][13]~q  & ( !\reg_file_inst|regs[28][13]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (((\reg_file_inst|regs[16][13]~q ) # (\instruction_memory_inst|memoria_ROM~18_combout 
// )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[24][13]~q  & (!\instruction_memory_inst|memoria_ROM~18_combout ))) ) ) ) # ( !\reg_file_inst|regs[20][13]~q  & ( !\reg_file_inst|regs[28][13]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & ((!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[16][13]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[24][13]~q )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datab(!\reg_file_inst|regs[24][13]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\reg_file_inst|regs[16][13]~q ),
	.datae(!\reg_file_inst|regs[20][13]~q ),
	.dataf(!\reg_file_inst|regs[28][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[13]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[13]~132 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[13]~132 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \reg_file_inst|ReadData2[13]~132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y42_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[13]~134 (
// Equation(s):
// \reg_file_inst|ReadData2[13]~134_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[22][13]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[26][13]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[30][13]~q )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[22][13]~q  & ( (\instruction_memory_inst|memoria_ROM~18_combout ) # 
// (\reg_file_inst|regs[18][13]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[22][13]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[26][13]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[30][13]~q )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[22][13]~q  & ( (\reg_file_inst|regs[18][13]~q  & 
// !\instruction_memory_inst|memoria_ROM~18_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[30][13]~q ),
	.datab(!\reg_file_inst|regs[18][13]~q ),
	.datac(!\reg_file_inst|regs[26][13]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(!\reg_file_inst|regs[22][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[13]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[13]~134 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[13]~134 .lut_mask = 64'h33000F5533FF0F55;
defparam \reg_file_inst|ReadData2[13]~134 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y42_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[13]~136 (
// Equation(s):
// \reg_file_inst|ReadData2[13]~136_combout  = ( \reg_file_inst|ReadData2[13]~134_combout  & ( \instruction_memory_inst|memoria_ROM~15_combout  & ( (\reg_file_inst|ReadData2[13]~135_combout ) # (\instruction_memory_inst|memoria_ROM~14_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData2[13]~134_combout  & ( \instruction_memory_inst|memoria_ROM~15_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & \reg_file_inst|ReadData2[13]~135_combout ) ) ) ) # ( \reg_file_inst|ReadData2[13]~134_combout  & ( 
// !\instruction_memory_inst|memoria_ROM~15_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[13]~133_combout )) # (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|ReadData2[13]~132_combout ))) ) 
// ) ) # ( !\reg_file_inst|ReadData2[13]~134_combout  & ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[13]~133_combout )) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|ReadData2[13]~132_combout ))) ) ) )

	.dataa(!\reg_file_inst|ReadData2[13]~133_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\reg_file_inst|ReadData2[13]~135_combout ),
	.datad(!\reg_file_inst|ReadData2[13]~132_combout ),
	.datae(!\reg_file_inst|ReadData2[13]~134_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[13]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[13]~136 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[13]~136 .lut_mask = 64'h447744770C0C3F3F;
defparam \reg_file_inst|ReadData2[13]~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y41_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[13]~140 (
// Equation(s):
// \reg_file_inst|ReadData2[13]~140_combout  = ( \instruction_memory_inst|memoria_ROM~15_combout  & ( \reg_file_inst|regs[8][13]~q  & ( (\reg_file_inst|regs[11][13]~q  & !\instruction_memory_inst|memoria_ROM~14_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~15_combout  & ( \reg_file_inst|regs[8][13]~q  & ( (\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|regs[9][13]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~15_combout  & ( 
// !\reg_file_inst|regs[8][13]~q  & ( (\reg_file_inst|regs[11][13]~q  & !\instruction_memory_inst|memoria_ROM~14_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( !\reg_file_inst|regs[8][13]~q  & ( (\reg_file_inst|regs[9][13]~q  & 
// !\instruction_memory_inst|memoria_ROM~14_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[9][13]~q ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[11][13]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.dataf(!\reg_file_inst|regs[8][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[13]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[13]~140 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[13]~140 .lut_mask = 64'h55000F0055FF0F00;
defparam \reg_file_inst|ReadData2[13]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y41_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[13]~138 (
// Equation(s):
// \reg_file_inst|ReadData2[13]~138_combout  = ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|regs[1][13]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|regs[1][13]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[13]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[13]~138 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[13]~138 .lut_mask = 64'h00F000F000000000;
defparam \reg_file_inst|ReadData2[13]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y43_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[13]~137 (
// Equation(s):
// \reg_file_inst|ReadData2[13]~137_combout  = ( \instruction_memory_inst|memoria_ROM~15_combout  & ( \reg_file_inst|regs[14][13]~q  & ( \instruction_memory_inst|memoria_ROM~14_combout  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( 
// \reg_file_inst|regs[14][13]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[13][13]~q ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[12][13]~q )) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~15_combout  & ( !\reg_file_inst|regs[14][13]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[13][13]~q ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & 
// (\reg_file_inst|regs[12][13]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[12][13]~q ),
	.datab(!\reg_file_inst|regs[13][13]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.dataf(!\reg_file_inst|regs[14][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[13]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[13]~137 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[13]~137 .lut_mask = 64'h3535000035350F0F;
defparam \reg_file_inst|ReadData2[13]~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y42_N27
cyclonev_lcell_comb \reg_file_inst|ReadData2[13]~139 (
// Equation(s):
// \reg_file_inst|ReadData2[13]~139_combout  = ( \reg_file_inst|ReadData2[13]~137_combout  & ( ((!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|ReadData2[13]~138_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) # ( 
// !\reg_file_inst|ReadData2[13]~137_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|ReadData2[13]~138_combout  & !\instruction_memory_inst|memoria_ROM~19_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\reg_file_inst|ReadData2[13]~138_combout ),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[13]~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[13]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[13]~139 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[13]~139 .lut_mask = 64'h2200220022FF22FF;
defparam \reg_file_inst|ReadData2[13]~139 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y42_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[13]~141 (
// Equation(s):
// \reg_file_inst|ReadData2[13]~141_combout  = ( \reg_file_inst|ReadData2[13]~139_combout  & ( \instruction_memory_inst|memoria_ROM~20_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[4]~6_combout ))) # 
// (\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[13]~140_combout  & !\reg_file_inst|ReadData2[4]~6_combout )) ) ) ) # ( !\reg_file_inst|ReadData2[13]~139_combout  & ( \instruction_memory_inst|memoria_ROM~20_combout  & ( 
// (\reg_file_inst|ReadData2[13]~140_combout  & (\reg_file_inst|ReadData2[4]~7_combout  & !\reg_file_inst|ReadData2[4]~6_combout )) ) ) ) # ( \reg_file_inst|ReadData2[13]~139_combout  & ( !\instruction_memory_inst|memoria_ROM~20_combout  & ( 
// ((!\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[4]~6_combout ))) # (\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[13]~140_combout  & !\reg_file_inst|ReadData2[4]~6_combout ))) # 
// (\reg_file_inst|ReadData2[13]~136_combout ) ) ) ) # ( !\reg_file_inst|ReadData2[13]~139_combout  & ( !\instruction_memory_inst|memoria_ROM~20_combout  & ( ((\reg_file_inst|ReadData2[13]~140_combout  & (\reg_file_inst|ReadData2[4]~7_combout  & 
// !\reg_file_inst|ReadData2[4]~6_combout ))) # (\reg_file_inst|ReadData2[13]~136_combout ) ) ) )

	.dataa(!\reg_file_inst|ReadData2[13]~136_combout ),
	.datab(!\reg_file_inst|ReadData2[13]~140_combout ),
	.datac(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datae(!\reg_file_inst|ReadData2[13]~139_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[13]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[13]~141 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[13]~141 .lut_mask = 64'h575557F5030003F0;
defparam \reg_file_inst|ReadData2[13]~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y39_N12
cyclonev_lcell_comb \alu_inst|Add0~57 (
// Equation(s):
// \alu_inst|Add0~57_sumout  = SUM(( \reg_file_inst|ReadData1[14]~151_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & (\reg_file_inst|ReadData2[14]~151_combout )) # (\control_unit_inst|Decoder0~0_combout  
// & ((\instruction_memory_inst|memoria_ROM~13_combout ))))) # (\control_unit_inst|Decoder0~5_combout  & (((\instruction_memory_inst|memoria_ROM~13_combout )))) ) + ( \alu_inst|Add0~54  ))
// \alu_inst|Add0~58  = CARRY(( \reg_file_inst|ReadData1[14]~151_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & (\reg_file_inst|ReadData2[14]~151_combout )) # (\control_unit_inst|Decoder0~0_combout  & 
// ((\instruction_memory_inst|memoria_ROM~13_combout ))))) # (\control_unit_inst|Decoder0~5_combout  & (((\instruction_memory_inst|memoria_ROM~13_combout )))) ) + ( \alu_inst|Add0~54  ))

	.dataa(!\control_unit_inst|Decoder0~5_combout ),
	.datab(!\control_unit_inst|Decoder0~0_combout ),
	.datac(!\reg_file_inst|ReadData2[14]~151_combout ),
	.datad(!\reg_file_inst|ReadData1[14]~151_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~13_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~57_sumout ),
	.cout(\alu_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~57 .extended_lut = "off";
defparam \alu_inst|Add0~57 .lut_mask = 64'h0000F780000000FF;
defparam \alu_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y42_N51
cyclonev_lcell_comb \data_memory_inst|ram_memory~46 (
// Equation(s):
// \data_memory_inst|ram_memory~46_combout  = ( \reg_file_inst|ReadData2[14]~151_combout  & ( (\rtl~4_combout ) # (\data_memory_inst|ram_memory~46_combout ) ) ) # ( !\reg_file_inst|ReadData2[14]~151_combout  & ( (\data_memory_inst|ram_memory~46_combout  & 
// !\rtl~4_combout ) ) )

	.dataa(!\data_memory_inst|ram_memory~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[14]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~46 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~46 .lut_mask = 64'h5500550055FF55FF;
defparam \data_memory_inst|ram_memory~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y42_N15
cyclonev_lcell_comb \data_memory_inst|ram_memory~78 (
// Equation(s):
// \data_memory_inst|ram_memory~78_combout  = ( \reg_file_inst|ReadData2[14]~151_combout  & ( (\data_memory_inst|ram_memory~78_combout ) # (\rtl~7_combout ) ) ) # ( !\reg_file_inst|ReadData2[14]~151_combout  & ( (!\rtl~7_combout  & 
// \data_memory_inst|ram_memory~78_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~7_combout ),
	.datad(!\data_memory_inst|ram_memory~78_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[14]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~78 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~78 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y42_N12
cyclonev_lcell_comb \data_memory_inst|ram_memory~110 (
// Equation(s):
// \data_memory_inst|ram_memory~110_combout  = ( \reg_file_inst|ReadData2[14]~151_combout  & ( (\rtl~5_combout ) # (\data_memory_inst|ram_memory~110_combout ) ) ) # ( !\reg_file_inst|ReadData2[14]~151_combout  & ( (\data_memory_inst|ram_memory~110_combout  & 
// !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~110_combout ),
	.datac(gnd),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[14]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~110 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~110 .lut_mask = 64'h3300330033FF33FF;
defparam \data_memory_inst|ram_memory~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y42_N42
cyclonev_lcell_comb \data_memory_inst|ram_memory~14 (
// Equation(s):
// \data_memory_inst|ram_memory~14_combout  = ( \reg_file_inst|ReadData2[14]~151_combout  & ( (\rtl~6_combout ) # (\data_memory_inst|ram_memory~14_combout ) ) ) # ( !\reg_file_inst|ReadData2[14]~151_combout  & ( (\data_memory_inst|ram_memory~14_combout  & 
// !\rtl~6_combout ) ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~14_combout ),
	.datac(gnd),
	.datad(!\rtl~6_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[14]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~14 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~14 .lut_mask = 64'h3300330033FF33FF;
defparam \data_memory_inst|ram_memory~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y42_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~440 (
// Equation(s):
// \data_memory_inst|ram_memory~440_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~14_combout )))) # (\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~46_combout 
// )))) # (\alu_inst|Add0~9_sumout  & ((((\alu_inst|Add0~1_sumout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~78_combout )) # (\alu_inst|Add0~1_sumout  & 
// ((\data_memory_inst|ram_memory~110_combout ))))) # (\alu_inst|Add0~9_sumout  & (((\alu_inst|Add0~1_sumout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~46_combout ),
	.datab(!\alu_inst|Add0~9_sumout ),
	.datac(!\data_memory_inst|ram_memory~78_combout ),
	.datad(!\alu_inst|Add0~1_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~110_combout ),
	.datag(!\data_memory_inst|ram_memory~14_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~440_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~440 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~440 .lut_mask = 64'h0C770C330C770CFF;
defparam \data_memory_inst|ram_memory~440 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y42_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~174 (
// Equation(s):
// \data_memory_inst|ram_memory~174_combout  = ( \reg_file_inst|ReadData2[14]~151_combout  & ( (\data_memory_inst|ram_memory~174_combout ) # (\rtl~0_combout ) ) ) # ( !\reg_file_inst|ReadData2[14]~151_combout  & ( (!\rtl~0_combout  & 
// \data_memory_inst|ram_memory~174_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~0_combout ),
	.datad(!\data_memory_inst|ram_memory~174_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[14]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~174 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~174 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y42_N57
cyclonev_lcell_comb \data_memory_inst|ram_memory~206 (
// Equation(s):
// \data_memory_inst|ram_memory~206_combout  = ( \rtl~3_combout  & ( \reg_file_inst|ReadData2[14]~151_combout  ) ) # ( !\rtl~3_combout  & ( \reg_file_inst|ReadData2[14]~151_combout  & ( \data_memory_inst|ram_memory~206_combout  ) ) ) # ( !\rtl~3_combout  & ( 
// !\reg_file_inst|ReadData2[14]~151_combout  & ( \data_memory_inst|ram_memory~206_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~206_combout ),
	.datad(gnd),
	.datae(!\rtl~3_combout ),
	.dataf(!\reg_file_inst|ReadData2[14]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~206 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~206 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \data_memory_inst|ram_memory~206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y42_N9
cyclonev_lcell_comb \data_memory_inst|ram_memory~238 (
// Equation(s):
// \data_memory_inst|ram_memory~238_combout  = ( \reg_file_inst|ReadData2[14]~151_combout  & ( (\rtl~1_combout ) # (\data_memory_inst|ram_memory~238_combout ) ) ) # ( !\reg_file_inst|ReadData2[14]~151_combout  & ( (\data_memory_inst|ram_memory~238_combout  & 
// !\rtl~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~238_combout ),
	.datad(!\rtl~1_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[14]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~238 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~238 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~238 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y42_N24
cyclonev_lcell_comb \data_memory_inst|ram_memory~142 (
// Equation(s):
// \data_memory_inst|ram_memory~142_combout  = ( \reg_file_inst|ReadData2[14]~151_combout  & ( (\rtl~2_combout ) # (\data_memory_inst|ram_memory~142_combout ) ) ) # ( !\reg_file_inst|ReadData2[14]~151_combout  & ( (\data_memory_inst|ram_memory~142_combout  & 
// !\rtl~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~142_combout ),
	.datad(!\rtl~2_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[14]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~142 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~142 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y42_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~312 (
// Equation(s):
// \data_memory_inst|ram_memory~312_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~440_combout  & (((\data_memory_inst|ram_memory~142_combout  & (\alu_inst|Add0~9_sumout ))))) # (\data_memory_inst|ram_memory~440_combout  & 
// ((((!\alu_inst|Add0~9_sumout ))) # (\data_memory_inst|ram_memory~174_combout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~440_combout  & (((\data_memory_inst|ram_memory~206_combout  & (\alu_inst|Add0~9_sumout ))))) # 
// (\data_memory_inst|ram_memory~440_combout  & ((((!\alu_inst|Add0~9_sumout ) # (\data_memory_inst|ram_memory~238_combout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~440_combout ),
	.datab(!\data_memory_inst|ram_memory~174_combout ),
	.datac(!\data_memory_inst|ram_memory~206_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~238_combout ),
	.datag(!\data_memory_inst|ram_memory~142_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~312 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~312 .lut_mask = 64'h551B550A551B555F;
defparam \data_memory_inst|ram_memory~312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y42_N39
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( \alu_inst|Add0~57_sumout  & ( \data_memory_inst|ram_memory~312_combout  & ( ((!\control_unit_inst|Decoder0~2_combout ) # (\control_unit_inst|Decoder0~0_combout )) # (\PC_adder_inst|Add0~49_sumout ) ) ) ) # ( !\alu_inst|Add0~57_sumout 
//  & ( \data_memory_inst|ram_memory~312_combout  & ( ((\PC_adder_inst|Add0~49_sumout  & \control_unit_inst|Decoder0~2_combout )) # (\control_unit_inst|Decoder0~0_combout ) ) ) ) # ( \alu_inst|Add0~57_sumout  & ( !\data_memory_inst|ram_memory~312_combout  & 
// ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout ) # (\PC_adder_inst|Add0~49_sumout ))) ) ) ) # ( !\alu_inst|Add0~57_sumout  & ( !\data_memory_inst|ram_memory~312_combout  & ( (\PC_adder_inst|Add0~49_sumout  & 
// (\control_unit_inst|Decoder0~2_combout  & !\control_unit_inst|Decoder0~0_combout )) ) ) )

	.dataa(!\PC_adder_inst|Add0~49_sumout ),
	.datab(!\control_unit_inst|Decoder0~2_combout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(gnd),
	.datae(!\alu_inst|Add0~57_sumout ),
	.dataf(!\data_memory_inst|ram_memory~312_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h1010D0D01F1FDFDF;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y42_N23
dffeas \reg_file_inst|regs[11][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux17~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][14] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y41_N21
cyclonev_lcell_comb \reg_file_inst|ReadData2[14]~150 (
// Equation(s):
// \reg_file_inst|ReadData2[14]~150_combout  = ( \reg_file_inst|regs[8][14]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[9][14]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[11][14]~q )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (!\instruction_memory_inst|memoria_ROM~15_combout )) ) ) # ( !\reg_file_inst|regs[8][14]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[9][14]~q ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[11][14]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|regs[11][14]~q ),
	.datad(!\reg_file_inst|regs[9][14]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[8][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[14]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[14]~150 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[14]~150 .lut_mask = 64'h028A028A46CE46CE;
defparam \reg_file_inst|ReadData2[14]~150 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y44_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[14]~148 (
// Equation(s):
// \reg_file_inst|ReadData2[14]~148_combout  = ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[1][14]~q  ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[1][14]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[14]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[14]~148 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[14]~148 .lut_mask = 64'h3333000000000000;
defparam \reg_file_inst|ReadData2[14]~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y42_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[14]~147 (
// Equation(s):
// \reg_file_inst|ReadData2[14]~147_combout  = ( \reg_file_inst|regs[14][14]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[13][14]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[12][14]~q )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (((\instruction_memory_inst|memoria_ROM~14_combout )))) ) ) # ( !\reg_file_inst|regs[14][14]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[13][14]~q ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[12][14]~q )))) ) )

	.dataa(!\reg_file_inst|regs[12][14]~q ),
	.datab(!\reg_file_inst|regs[13][14]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[14][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[14]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[14]~147 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[14]~147 .lut_mask = 64'h30503050305F305F;
defparam \reg_file_inst|ReadData2[14]~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y42_N48
cyclonev_lcell_comb \reg_file_inst|ReadData2[14]~149 (
// Equation(s):
// \reg_file_inst|ReadData2[14]~149_combout  = ( \reg_file_inst|ReadData2[14]~147_combout  & ( ((\reg_file_inst|ReadData2[14]~148_combout  & !\instruction_memory_inst|memoria_ROM~18_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) # ( 
// !\reg_file_inst|ReadData2[14]~147_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|ReadData2[14]~148_combout  & !\instruction_memory_inst|memoria_ROM~18_combout )) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\reg_file_inst|ReadData2[14]~148_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[14]~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[14]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[14]~149 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[14]~149 .lut_mask = 64'h0C000C003F333F33;
defparam \reg_file_inst|ReadData2[14]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y41_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[14]~142 (
// Equation(s):
// \reg_file_inst|ReadData2[14]~142_combout  = ( \reg_file_inst|regs[24][14]~q  & ( \reg_file_inst|regs[20][14]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (((\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[16][14]~q 
// )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout )) # (\reg_file_inst|regs[28][14]~q ))) ) ) ) # ( !\reg_file_inst|regs[24][14]~q  & ( \reg_file_inst|regs[20][14]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & (((\reg_file_inst|regs[16][14]~q  & !\instruction_memory_inst|memoria_ROM~19_combout )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout )) # 
// (\reg_file_inst|regs[28][14]~q ))) ) ) ) # ( \reg_file_inst|regs[24][14]~q  & ( !\reg_file_inst|regs[20][14]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (((\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[16][14]~q 
// )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[28][14]~q  & ((\instruction_memory_inst|memoria_ROM~19_combout )))) ) ) ) # ( !\reg_file_inst|regs[24][14]~q  & ( !\reg_file_inst|regs[20][14]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & (((\reg_file_inst|regs[16][14]~q  & !\instruction_memory_inst|memoria_ROM~19_combout )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[28][14]~q  & 
// ((\instruction_memory_inst|memoria_ROM~19_combout )))) ) ) )

	.dataa(!\reg_file_inst|regs[28][14]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datac(!\reg_file_inst|regs[16][14]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\reg_file_inst|regs[24][14]~q ),
	.dataf(!\reg_file_inst|regs[20][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[14]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[14]~142 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[14]~142 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \reg_file_inst|ReadData2[14]~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y41_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[14]~143 (
// Equation(s):
// \reg_file_inst|ReadData2[14]~143_combout  = ( \reg_file_inst|regs[17][14]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[25][14]~q ))) ) ) # ( 
// !\reg_file_inst|regs[17][14]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|regs[25][14]~q )) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[25][14]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[17][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[14]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[14]~143 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[14]~143 .lut_mask = 64'h000C000CC0CCC0CC;
defparam \reg_file_inst|ReadData2[14]~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y42_N21
cyclonev_lcell_comb \reg_file_inst|ReadData2[14]~145 (
// Equation(s):
// \reg_file_inst|ReadData2[14]~145_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|regs[31][14]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[31][14]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[14]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[14]~145 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[14]~145 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData2[14]~145 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y42_N33
cyclonev_lcell_comb \reg_file_inst|ReadData2[14]~144 (
// Equation(s):
// \reg_file_inst|ReadData2[14]~144_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[22][14]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[30][14]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[22][14]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[18][14]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|regs[26][14]~q ))) ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[22][14]~q  & ( (\reg_file_inst|regs[30][14]~q  & \instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[22][14]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[18][14]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|regs[26][14]~q ))) ) ) )

	.dataa(!\reg_file_inst|regs[30][14]~q ),
	.datab(!\reg_file_inst|regs[18][14]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[26][14]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|regs[22][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[14]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[14]~144 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[14]~144 .lut_mask = 64'h303F0505303FF5F5;
defparam \reg_file_inst|ReadData2[14]~144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y42_N3
cyclonev_lcell_comb \reg_file_inst|ReadData2[14]~146 (
// Equation(s):
// \reg_file_inst|ReadData2[14]~146_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|ReadData2[14]~144_combout  & ( (\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|ReadData2[14]~142_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|ReadData2[14]~144_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[14]~143_combout )) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|ReadData2[14]~145_combout ))) ) ) ) # ( \instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|ReadData2[14]~144_combout  & ( (\reg_file_inst|ReadData2[14]~142_combout  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) 
// ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|ReadData2[14]~144_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[14]~143_combout )) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[14]~145_combout ))) ) ) )

	.dataa(!\reg_file_inst|ReadData2[14]~142_combout ),
	.datab(!\reg_file_inst|ReadData2[14]~143_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|ReadData2[14]~145_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.dataf(!\reg_file_inst|ReadData2[14]~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[14]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[14]~146 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[14]~146 .lut_mask = 64'h303F5050303F5F5F;
defparam \reg_file_inst|ReadData2[14]~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y42_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[14]~151 (
// Equation(s):
// \reg_file_inst|ReadData2[14]~151_combout  = ( \instruction_memory_inst|memoria_ROM~20_combout  & ( \reg_file_inst|ReadData2[14]~146_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & (((\reg_file_inst|ReadData2[14]~149_combout  & 
// \reg_file_inst|ReadData2[4]~6_combout )))) # (\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[14]~150_combout  & ((!\reg_file_inst|ReadData2[4]~6_combout )))) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~20_combout  & ( 
// \reg_file_inst|ReadData2[14]~146_combout  ) ) # ( \instruction_memory_inst|memoria_ROM~20_combout  & ( !\reg_file_inst|ReadData2[14]~146_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & (((\reg_file_inst|ReadData2[14]~149_combout  & 
// \reg_file_inst|ReadData2[4]~6_combout )))) # (\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[14]~150_combout  & ((!\reg_file_inst|ReadData2[4]~6_combout )))) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~20_combout  & ( 
// !\reg_file_inst|ReadData2[14]~146_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & (((\reg_file_inst|ReadData2[14]~149_combout  & \reg_file_inst|ReadData2[4]~6_combout )))) # (\reg_file_inst|ReadData2[4]~7_combout  & 
// (\reg_file_inst|ReadData2[14]~150_combout  & ((!\reg_file_inst|ReadData2[4]~6_combout )))) ) ) )

	.dataa(!\reg_file_inst|ReadData2[14]~150_combout ),
	.datab(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datac(!\reg_file_inst|ReadData2[14]~149_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.dataf(!\reg_file_inst|ReadData2[14]~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[14]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[14]~151 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[14]~151 .lut_mask = 64'h110C110CFFFF110C;
defparam \reg_file_inst|ReadData2[14]~151 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y39_N15
cyclonev_lcell_comb \alu_inst|Add0~61 (
// Equation(s):
// \alu_inst|Add0~61_sumout  = SUM(( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[15]~161_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (((\instruction_memory_inst|memoria_ROM~26_combout )))) ) + ( \reg_file_inst|ReadData1[15]~161_combout  ) + ( \alu_inst|Add0~58  ))
// \alu_inst|Add0~62  = CARRY(( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[15]~161_combout ))) # (\control_unit_inst|Decoder0~0_combout  & (\instruction_memory_inst|memoria_ROM~26_combout 
// )))) # (\control_unit_inst|Decoder0~5_combout  & (((\instruction_memory_inst|memoria_ROM~26_combout )))) ) + ( \reg_file_inst|ReadData1[15]~161_combout  ) + ( \alu_inst|Add0~58  ))

	.dataa(!\control_unit_inst|Decoder0~5_combout ),
	.datab(!\control_unit_inst|Decoder0~0_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datad(!\reg_file_inst|ReadData2[15]~161_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[15]~161_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~61_sumout ),
	.cout(\alu_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~61 .extended_lut = "off";
defparam \alu_inst|Add0~61 .lut_mask = 64'h0000FF000000078F;
defparam \alu_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y39_N12
cyclonev_lcell_comb \data_memory_inst|ram_memory~239 (
// Equation(s):
// \data_memory_inst|ram_memory~239_combout  = ( \reg_file_inst|ReadData2[15]~161_combout  & ( (\rtl~1_combout ) # (\data_memory_inst|ram_memory~239_combout ) ) ) # ( !\reg_file_inst|ReadData2[15]~161_combout  & ( (\data_memory_inst|ram_memory~239_combout  & 
// !\rtl~1_combout ) ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~239_combout ),
	.datac(gnd),
	.datad(!\rtl~1_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[15]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~239 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~239 .lut_mask = 64'h3300330033FF33FF;
defparam \data_memory_inst|ram_memory~239 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y39_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~207 (
// Equation(s):
// \data_memory_inst|ram_memory~207_combout  = ( \reg_file_inst|ReadData2[15]~161_combout  & ( (\data_memory_inst|ram_memory~207_combout ) # (\rtl~3_combout ) ) ) # ( !\reg_file_inst|ReadData2[15]~161_combout  & ( (!\rtl~3_combout  & 
// \data_memory_inst|ram_memory~207_combout ) ) )

	.dataa(gnd),
	.datab(!\rtl~3_combout ),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~207_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[15]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~207 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~207 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \data_memory_inst|ram_memory~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y39_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~79 (
// Equation(s):
// \data_memory_inst|ram_memory~79_combout  = ( \reg_file_inst|ReadData2[15]~161_combout  & ( (\data_memory_inst|ram_memory~79_combout ) # (\rtl~7_combout ) ) ) # ( !\reg_file_inst|ReadData2[15]~161_combout  & ( (!\rtl~7_combout  & 
// \data_memory_inst|ram_memory~79_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~7_combout ),
	.datad(!\data_memory_inst|ram_memory~79_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[15]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~79 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~79 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y39_N57
cyclonev_lcell_comb \data_memory_inst|ram_memory~111 (
// Equation(s):
// \data_memory_inst|ram_memory~111_combout  = ( \reg_file_inst|ReadData2[15]~161_combout  & ( (\rtl~5_combout ) # (\data_memory_inst|ram_memory~111_combout ) ) ) # ( !\reg_file_inst|ReadData2[15]~161_combout  & ( (\data_memory_inst|ram_memory~111_combout  & 
// !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~111_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[15]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~111 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~111 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y39_N24
cyclonev_lcell_comb \data_memory_inst|ram_memory~47 (
// Equation(s):
// \data_memory_inst|ram_memory~47_combout  = ( \reg_file_inst|ReadData2[15]~161_combout  & ( (\rtl~4_combout ) # (\data_memory_inst|ram_memory~47_combout ) ) ) # ( !\reg_file_inst|ReadData2[15]~161_combout  & ( (\data_memory_inst|ram_memory~47_combout  & 
// !\rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~47_combout ),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[15]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~47 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~47 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y39_N54
cyclonev_lcell_comb \data_memory_inst|ram_memory~15 (
// Equation(s):
// \data_memory_inst|ram_memory~15_combout  = ( \reg_file_inst|ReadData2[15]~161_combout  & ( (\data_memory_inst|ram_memory~15_combout ) # (\rtl~6_combout ) ) ) # ( !\reg_file_inst|ReadData2[15]~161_combout  & ( (!\rtl~6_combout  & 
// \data_memory_inst|ram_memory~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~6_combout ),
	.datad(!\data_memory_inst|ram_memory~15_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[15]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~15 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~15 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y39_N42
cyclonev_lcell_comb \data_memory_inst|ram_memory~444 (
// Equation(s):
// \data_memory_inst|ram_memory~444_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (!\alu_inst|Add0~9_sumout  & (\data_memory_inst|ram_memory~15_combout ))) # (\alu_inst|Add0~1_sumout  & ((((\data_memory_inst|ram_memory~47_combout 
// ))) # (\alu_inst|Add0~9_sumout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (!\alu_inst|Add0~9_sumout  & (\data_memory_inst|ram_memory~79_combout ))) # (\alu_inst|Add0~1_sumout  & ((((\data_memory_inst|ram_memory~111_combout ))) # 
// (\alu_inst|Add0~9_sumout ))) ) )

	.dataa(!\alu_inst|Add0~1_sumout ),
	.datab(!\alu_inst|Add0~9_sumout ),
	.datac(!\data_memory_inst|ram_memory~79_combout ),
	.datad(!\data_memory_inst|ram_memory~111_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~47_combout ),
	.datag(!\data_memory_inst|ram_memory~15_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~444_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~444 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~444 .lut_mask = 64'h1919195D5D5D195D;
defparam \data_memory_inst|ram_memory~444 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y39_N33
cyclonev_lcell_comb \data_memory_inst|ram_memory~175 (
// Equation(s):
// \data_memory_inst|ram_memory~175_combout  = ( \reg_file_inst|ReadData2[15]~161_combout  & ( (\rtl~0_combout ) # (\data_memory_inst|ram_memory~175_combout ) ) ) # ( !\reg_file_inst|ReadData2[15]~161_combout  & ( (\data_memory_inst|ram_memory~175_combout  & 
// !\rtl~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~175_combout ),
	.datad(!\rtl~0_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[15]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~175 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~175 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y39_N21
cyclonev_lcell_comb \data_memory_inst|ram_memory~143 (
// Equation(s):
// \data_memory_inst|ram_memory~143_combout  = ( \reg_file_inst|ReadData2[15]~161_combout  & ( (\data_memory_inst|ram_memory~143_combout ) # (\rtl~2_combout ) ) ) # ( !\reg_file_inst|ReadData2[15]~161_combout  & ( (!\rtl~2_combout  & 
// \data_memory_inst|ram_memory~143_combout ) ) )

	.dataa(!\rtl~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~143_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[15]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~143 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~143 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \data_memory_inst|ram_memory~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y39_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~316 (
// Equation(s):
// \data_memory_inst|ram_memory~316_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~444_combout ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~444_combout  & 
// (\data_memory_inst|ram_memory~143_combout )) # (\data_memory_inst|ram_memory~444_combout  & ((\data_memory_inst|ram_memory~175_combout )))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~444_combout 
// ))))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~444_combout  & (((\data_memory_inst|ram_memory~207_combout )))) # (\data_memory_inst|ram_memory~444_combout  & (\data_memory_inst|ram_memory~239_combout )))) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\data_memory_inst|ram_memory~239_combout ),
	.datac(!\data_memory_inst|ram_memory~207_combout ),
	.datad(!\data_memory_inst|ram_memory~444_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~175_combout ),
	.datag(!\data_memory_inst|ram_memory~143_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~316 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~316 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \data_memory_inst|ram_memory~316 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y39_N30
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( \data_memory_inst|ram_memory~316_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~61_sumout ))) # (\control_unit_inst|Decoder0~2_combout  & (\PC_adder_inst|Add0~53_sumout ))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~316_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~61_sumout ))) # (\control_unit_inst|Decoder0~2_combout  
// & (\PC_adder_inst|Add0~53_sumout )))) ) )

	.dataa(!\PC_adder_inst|Add0~53_sumout ),
	.datab(!\alu_inst|Add0~61_sumout ),
	.datac(!\control_unit_inst|Decoder0~2_combout ),
	.datad(!\control_unit_inst|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~316_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'h3500350035FF35FF;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y44_N50
dffeas \reg_file_inst|regs[1][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][15] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y43_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[15]~153 (
// Equation(s):
// \reg_file_inst|ReadData2[15]~153_combout  = ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[1][15]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|regs[1][15]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[15]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[15]~153 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[15]~153 .lut_mask = 64'h00FF000000000000;
defparam \reg_file_inst|ReadData2[15]~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y43_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[15]~152 (
// Equation(s):
// \reg_file_inst|ReadData2[15]~152_combout  = ( \instruction_memory_inst|memoria_ROM~15_combout  & ( (\reg_file_inst|regs[14][15]~q  & \instruction_memory_inst|memoria_ROM~14_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[13][15]~q )) # (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[12][15]~q ))) ) )

	.dataa(!\reg_file_inst|regs[14][15]~q ),
	.datab(!\reg_file_inst|regs[13][15]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\reg_file_inst|regs[12][15]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[15]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[15]~152 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[15]~152 .lut_mask = 64'h303F303F05050505;
defparam \reg_file_inst|ReadData2[15]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y43_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[15]~154 (
// Equation(s):
// \reg_file_inst|ReadData2[15]~154_combout  = ( \reg_file_inst|ReadData2[15]~153_combout  & ( \reg_file_inst|ReadData2[15]~152_combout  & ( (!\instruction_memory_inst|memoria_ROM~18_combout ) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData2[15]~153_combout  & ( \reg_file_inst|ReadData2[15]~152_combout  & ( \instruction_memory_inst|memoria_ROM~19_combout  ) ) ) # ( \reg_file_inst|ReadData2[15]~153_combout  & ( !\reg_file_inst|ReadData2[15]~152_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~19_combout  & !\instruction_memory_inst|memoria_ROM~18_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\reg_file_inst|ReadData2[15]~153_combout ),
	.dataf(!\reg_file_inst|ReadData2[15]~152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[15]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[15]~154 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[15]~154 .lut_mask = 64'h0000F0000F0FFF0F;
defparam \reg_file_inst|ReadData2[15]~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y41_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[15]~160 (
// Equation(s):
// \reg_file_inst|ReadData2[15]~160_combout  = ( \reg_file_inst|regs[8][15]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[9][15]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[11][15]~q )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (!\instruction_memory_inst|memoria_ROM~15_combout )) ) ) # ( !\reg_file_inst|regs[8][15]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[9][15]~q ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[11][15]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|regs[11][15]~q ),
	.datad(!\reg_file_inst|regs[9][15]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[8][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[15]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[15]~160 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[15]~160 .lut_mask = 64'h028A028A46CE46CE;
defparam \reg_file_inst|ReadData2[15]~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y39_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[15]~156 (
// Equation(s):
// \reg_file_inst|ReadData2[15]~156_combout  = ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[17][15]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|regs[25][15]~q )) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[25][15]~q ),
	.datac(!\reg_file_inst|regs[17][15]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[15]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[15]~156 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[15]~156 .lut_mask = 64'h0F330F3300000000;
defparam \reg_file_inst|ReadData2[15]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y39_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[15]~155 (
// Equation(s):
// \reg_file_inst|ReadData2[15]~155_combout  = ( \reg_file_inst|regs[16][15]~q  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[20][15]~q )) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[28][15]~q ))) ) ) ) # ( !\reg_file_inst|regs[16][15]~q  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|regs[20][15]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[28][15]~q ))) ) ) ) # ( \reg_file_inst|regs[16][15]~q  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[24][15]~q ) ) ) ) # ( !\reg_file_inst|regs[16][15]~q  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( (\reg_file_inst|regs[24][15]~q  & 
// \instruction_memory_inst|memoria_ROM~19_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[20][15]~q ),
	.datab(!\reg_file_inst|regs[28][15]~q ),
	.datac(!\reg_file_inst|regs[24][15]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\reg_file_inst|regs[16][15]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[15]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[15]~155 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[15]~155 .lut_mask = 64'h000FFF0F55335533;
defparam \reg_file_inst|ReadData2[15]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y41_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[15]~158 (
// Equation(s):
// \reg_file_inst|ReadData2[15]~158_combout  = (\instruction_memory_inst|memoria_ROM~19_combout  & (\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[31][15]~q ))

	.dataa(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\reg_file_inst|regs[31][15]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[15]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[15]~158 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[15]~158 .lut_mask = 64'h0005000500050005;
defparam \reg_file_inst|ReadData2[15]~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y39_N45
cyclonev_lcell_comb \reg_file_inst|ReadData2[15]~157 (
// Equation(s):
// \reg_file_inst|ReadData2[15]~157_combout  = ( \reg_file_inst|regs[26][15]~q  & ( \reg_file_inst|regs[18][15]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout ) # ((!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[22][15]~q 
// ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[30][15]~q ))) ) ) ) # ( !\reg_file_inst|regs[26][15]~q  & ( \reg_file_inst|regs[18][15]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~18_combout ) # (\reg_file_inst|regs[22][15]~q )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[30][15]~q  & ((\instruction_memory_inst|memoria_ROM~18_combout )))) ) ) ) # ( 
// \reg_file_inst|regs[26][15]~q  & ( !\reg_file_inst|regs[18][15]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (((\reg_file_inst|regs[22][15]~q  & \instruction_memory_inst|memoria_ROM~18_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & (((!\instruction_memory_inst|memoria_ROM~18_combout )) # (\reg_file_inst|regs[30][15]~q ))) ) ) ) # ( !\reg_file_inst|regs[26][15]~q  & ( !\reg_file_inst|regs[18][15]~q  & ( 
// (\instruction_memory_inst|memoria_ROM~18_combout  & ((!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[22][15]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[30][15]~q )))) ) ) )

	.dataa(!\reg_file_inst|regs[30][15]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\reg_file_inst|regs[22][15]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\reg_file_inst|regs[26][15]~q ),
	.dataf(!\reg_file_inst|regs[18][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[15]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[15]~157 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[15]~157 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \reg_file_inst|ReadData2[15]~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y39_N48
cyclonev_lcell_comb \reg_file_inst|ReadData2[15]~159 (
// Equation(s):
// \reg_file_inst|ReadData2[15]~159_combout  = ( \reg_file_inst|ReadData2[15]~158_combout  & ( \reg_file_inst|ReadData2[15]~157_combout  & ( ((!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[15]~156_combout )) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|ReadData2[15]~155_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( !\reg_file_inst|ReadData2[15]~158_combout  & ( \reg_file_inst|ReadData2[15]~157_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[15]~156_combout  & (!\instruction_memory_inst|memoria_ROM~15_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (((\reg_file_inst|ReadData2[15]~155_combout ) # 
// (\instruction_memory_inst|memoria_ROM~15_combout )))) ) ) ) # ( \reg_file_inst|ReadData2[15]~158_combout  & ( !\reg_file_inst|ReadData2[15]~157_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & 
// (((\instruction_memory_inst|memoria_ROM~15_combout )) # (\reg_file_inst|ReadData2[15]~156_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (((!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|ReadData2[15]~155_combout 
// )))) ) ) ) # ( !\reg_file_inst|ReadData2[15]~158_combout  & ( !\reg_file_inst|ReadData2[15]~157_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & 
// (\reg_file_inst|ReadData2[15]~156_combout )) # (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|ReadData2[15]~155_combout ))))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\reg_file_inst|ReadData2[15]~156_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|ReadData2[15]~155_combout ),
	.datae(!\reg_file_inst|ReadData2[15]~158_combout ),
	.dataf(!\reg_file_inst|ReadData2[15]~157_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[15]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[15]~159 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[15]~159 .lut_mask = 64'h20702A7A25752F7F;
defparam \reg_file_inst|ReadData2[15]~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y39_N27
cyclonev_lcell_comb \reg_file_inst|ReadData2[15]~161 (
// Equation(s):
// \reg_file_inst|ReadData2[15]~161_combout  = ( \reg_file_inst|ReadData2[15]~159_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & (((!\reg_file_inst|ReadData2[4]~7_combout ) # (\reg_file_inst|ReadData2[15]~160_combout )))) # 
// (\reg_file_inst|ReadData2[4]~6_combout  & (\reg_file_inst|ReadData2[15]~154_combout  & ((!\reg_file_inst|ReadData2[4]~7_combout )))) ) ) # ( !\reg_file_inst|ReadData2[15]~159_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & 
// (((\reg_file_inst|ReadData2[15]~160_combout  & \reg_file_inst|ReadData2[4]~7_combout )))) # (\reg_file_inst|ReadData2[4]~6_combout  & (\reg_file_inst|ReadData2[15]~154_combout  & ((!\reg_file_inst|ReadData2[4]~7_combout )))) ) )

	.dataa(!\reg_file_inst|ReadData2[15]~154_combout ),
	.datab(!\reg_file_inst|ReadData2[15]~160_combout ),
	.datac(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[15]~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[15]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[15]~161 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[15]~161 .lut_mask = 64'h05300530F530F530;
defparam \reg_file_inst|ReadData2[15]~161 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y39_N18
cyclonev_lcell_comb \alu_inst|Add0~65 (
// Equation(s):
// \alu_inst|Add0~65_sumout  = SUM(( \reg_file_inst|ReadData1[16]~171_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[16]~171_combout ))) # 
// (\control_unit_inst|Decoder0~0_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~62  ))
// \alu_inst|Add0~66  = CARRY(( \reg_file_inst|ReadData1[16]~171_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[16]~171_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~62  ))

	.dataa(!\control_unit_inst|Decoder0~5_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\reg_file_inst|ReadData1[16]~171_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[16]~171_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~65_sumout ),
	.cout(\alu_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~65 .extended_lut = "off";
defparam \alu_inst|Add0~65 .lut_mask = 64'h0000EC4C000000FF;
defparam \alu_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y40_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~240 (
// Equation(s):
// \data_memory_inst|ram_memory~240_combout  = ( \rtl~1_combout  & ( \reg_file_inst|ReadData2[16]~171_combout  ) ) # ( !\rtl~1_combout  & ( \data_memory_inst|ram_memory~240_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[16]~171_combout ),
	.datad(!\data_memory_inst|ram_memory~240_combout ),
	.datae(gnd),
	.dataf(!\rtl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~240 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~240 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \data_memory_inst|ram_memory~240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y40_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~176 (
// Equation(s):
// \data_memory_inst|ram_memory~176_combout  = ( \data_memory_inst|ram_memory~176_combout  & ( (!\rtl~0_combout ) # (\reg_file_inst|ReadData2[16]~171_combout ) ) ) # ( !\data_memory_inst|ram_memory~176_combout  & ( (\rtl~0_combout  & 
// \reg_file_inst|ReadData2[16]~171_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~0_combout ),
	.datad(!\reg_file_inst|ReadData2[16]~171_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~176 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~176 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \data_memory_inst|ram_memory~176 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y40_N15
cyclonev_lcell_comb \data_memory_inst|ram_memory~208 (
// Equation(s):
// \data_memory_inst|ram_memory~208_combout  = ( \rtl~3_combout  & ( \reg_file_inst|ReadData2[16]~171_combout  ) ) # ( !\rtl~3_combout  & ( \data_memory_inst|ram_memory~208_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~208_combout ),
	.datad(!\reg_file_inst|ReadData2[16]~171_combout ),
	.datae(gnd),
	.dataf(!\rtl~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~208 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~208 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_memory_inst|ram_memory~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~112 (
// Equation(s):
// \data_memory_inst|ram_memory~112_combout  = ( \reg_file_inst|ReadData2[16]~171_combout  & ( (\data_memory_inst|ram_memory~112_combout ) # (\rtl~5_combout ) ) ) # ( !\reg_file_inst|ReadData2[16]~171_combout  & ( (!\rtl~5_combout  & 
// \data_memory_inst|ram_memory~112_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~5_combout ),
	.datad(!\data_memory_inst|ram_memory~112_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[16]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~112 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~112 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y40_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~80 (
// Equation(s):
// \data_memory_inst|ram_memory~80_combout  = ( \rtl~7_combout  & ( \reg_file_inst|ReadData2[16]~171_combout  ) ) # ( !\rtl~7_combout  & ( \reg_file_inst|ReadData2[16]~171_combout  & ( \data_memory_inst|ram_memory~80_combout  ) ) ) # ( !\rtl~7_combout  & ( 
// !\reg_file_inst|ReadData2[16]~171_combout  & ( \data_memory_inst|ram_memory~80_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~80_combout ),
	.datae(!\rtl~7_combout ),
	.dataf(!\reg_file_inst|ReadData2[16]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~80 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~80 .lut_mask = 64'h00FF000000FFFFFF;
defparam \data_memory_inst|ram_memory~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y40_N12
cyclonev_lcell_comb \data_memory_inst|ram_memory~48 (
// Equation(s):
// \data_memory_inst|ram_memory~48_combout  = ( \data_memory_inst|ram_memory~48_combout  & ( (!\rtl~4_combout ) # (\reg_file_inst|ReadData2[16]~171_combout ) ) ) # ( !\data_memory_inst|ram_memory~48_combout  & ( (\reg_file_inst|ReadData2[16]~171_combout  & 
// \rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[16]~171_combout ),
	.datac(!\rtl~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~48 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~48 .lut_mask = 64'h03030303F3F3F3F3;
defparam \data_memory_inst|ram_memory~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y40_N48
cyclonev_lcell_comb \data_memory_inst|ram_memory~16 (
// Equation(s):
// \data_memory_inst|ram_memory~16_combout  = ( \rtl~6_combout  & ( \reg_file_inst|ReadData2[16]~171_combout  ) ) # ( !\rtl~6_combout  & ( \reg_file_inst|ReadData2[16]~171_combout  & ( \data_memory_inst|ram_memory~16_combout  ) ) ) # ( !\rtl~6_combout  & ( 
// !\reg_file_inst|ReadData2[16]~171_combout  & ( \data_memory_inst|ram_memory~16_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~16_combout ),
	.datad(gnd),
	.datae(!\rtl~6_combout ),
	.dataf(!\reg_file_inst|ReadData2[16]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~16 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~16 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \data_memory_inst|ram_memory~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y40_N24
cyclonev_lcell_comb \data_memory_inst|ram_memory~448 (
// Equation(s):
// \data_memory_inst|ram_memory~448_combout  = ( !\alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~16_combout )) # (\alu_inst|Add0~1_sumout  & ((\data_memory_inst|ram_memory~48_combout 
// ))))) # (\alu_inst|Add0~9_sumout  & (((\alu_inst|Add0~1_sumout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~80_combout )))) # (\alu_inst|Add0~1_sumout  & 
// (\data_memory_inst|ram_memory~112_combout )))) # (\alu_inst|Add0~9_sumout  & ((((\alu_inst|Add0~1_sumout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~112_combout ),
	.datab(!\alu_inst|Add0~9_sumout ),
	.datac(!\data_memory_inst|ram_memory~80_combout ),
	.datad(!\alu_inst|Add0~1_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~48_combout ),
	.datag(!\data_memory_inst|ram_memory~16_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~448_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~448 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~448 .lut_mask = 64'h0C330C770CFF0C77;
defparam \data_memory_inst|ram_memory~448 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y40_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~144 (
// Equation(s):
// \data_memory_inst|ram_memory~144_combout  = ( \rtl~2_combout  & ( \reg_file_inst|ReadData2[16]~171_combout  ) ) # ( !\rtl~2_combout  & ( \data_memory_inst|ram_memory~144_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~144_combout ),
	.datad(!\reg_file_inst|ReadData2[16]~171_combout ),
	.datae(gnd),
	.dataf(!\rtl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~144 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~144 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_memory_inst|ram_memory~144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y40_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~320 (
// Equation(s):
// \data_memory_inst|ram_memory~320_combout  = ( !\alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & (((\data_memory_inst|ram_memory~448_combout )))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~448_combout  & 
// ((\data_memory_inst|ram_memory~144_combout ))) # (\data_memory_inst|ram_memory~448_combout  & (\data_memory_inst|ram_memory~176_combout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & (((\data_memory_inst|ram_memory~448_combout 
// )))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~448_combout  & ((\data_memory_inst|ram_memory~208_combout ))) # (\data_memory_inst|ram_memory~448_combout  & (\data_memory_inst|ram_memory~240_combout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~240_combout ),
	.datab(!\data_memory_inst|ram_memory~176_combout ),
	.datac(!\data_memory_inst|ram_memory~208_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~448_combout ),
	.datag(!\data_memory_inst|ram_memory~144_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~320 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~320 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_memory_inst|ram_memory~320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N48
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \data_memory_inst|ram_memory~320_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~65_sumout ))) # (\control_unit_inst|Decoder0~2_combout  & (\PC_adder_inst|Add0~57_sumout ))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~320_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~65_sumout ))) # (\control_unit_inst|Decoder0~2_combout  
// & (\PC_adder_inst|Add0~57_sumout )))) ) )

	.dataa(!\control_unit_inst|Decoder0~2_combout ),
	.datab(!\PC_adder_inst|Add0~57_sumout ),
	.datac(!\alu_inst|Add0~65_sumout ),
	.datad(!\control_unit_inst|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~320_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y42_N32
dffeas \reg_file_inst|regs[24][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][16] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y42_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[16]~165 (
// Equation(s):
// \reg_file_inst|ReadData1[16]~165_combout  = ( \reg_file_inst|regs[16][16]~q  & ( \reg_file_inst|regs[28][16]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((!\instruction_memory_inst|memoria_ROM~24_combout ) # ((\reg_file_inst|regs[24][16]~q 
// )))) # (\instruction_memory_inst|memoria_ROM~23_combout  & (((\reg_file_inst|regs[20][16]~q )) # (\instruction_memory_inst|memoria_ROM~24_combout ))) ) ) ) # ( !\reg_file_inst|regs[16][16]~q  & ( \reg_file_inst|regs[28][16]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout  & (\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[24][16]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & (((\reg_file_inst|regs[20][16]~q )) # 
// (\instruction_memory_inst|memoria_ROM~24_combout ))) ) ) ) # ( \reg_file_inst|regs[16][16]~q  & ( !\reg_file_inst|regs[28][16]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((!\instruction_memory_inst|memoria_ROM~24_combout ) # 
// ((\reg_file_inst|regs[24][16]~q )))) # (\instruction_memory_inst|memoria_ROM~23_combout  & (!\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[20][16]~q )))) ) ) ) # ( !\reg_file_inst|regs[16][16]~q  & ( 
// !\reg_file_inst|regs[28][16]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[24][16]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & 
// (!\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[20][16]~q )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\reg_file_inst|regs[24][16]~q ),
	.datad(!\reg_file_inst|regs[20][16]~q ),
	.datae(!\reg_file_inst|regs[16][16]~q ),
	.dataf(!\reg_file_inst|regs[28][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[16]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[16]~165 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[16]~165 .lut_mask = 64'h02468ACE13579BDF;
defparam \reg_file_inst|ReadData1[16]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N36
cyclonev_lcell_comb \reg_file_inst|ReadData1[16]~166 (
// Equation(s):
// \reg_file_inst|ReadData1[16]~166_combout  = ( \reg_file_inst|regs[25][16]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[17][16]~q ))) ) ) # ( 
// !\reg_file_inst|regs[25][16]~q  & ( (\reg_file_inst|regs[17][16]~q  & (!\instruction_memory_inst|memoria_ROM~23_combout  & !\instruction_memory_inst|memoria_ROM~24_combout )) ) )

	.dataa(!\reg_file_inst|regs[17][16]~q ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[25][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[16]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[16]~166 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[16]~166 .lut_mask = 64'h5000500050F050F0;
defparam \reg_file_inst|ReadData1[16]~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y42_N0
cyclonev_lcell_comb \reg_file_inst|ReadData1[16]~168 (
// Equation(s):
// \reg_file_inst|ReadData1[16]~168_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[31][16]~q ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datac(!\reg_file_inst|regs[31][16]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[16]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[16]~168 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[16]~168 .lut_mask = 64'h0000000003030303;
defparam \reg_file_inst|ReadData1[16]~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y37_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[16]~167 (
// Equation(s):
// \reg_file_inst|ReadData1[16]~167_combout  = ( \reg_file_inst|regs[30][16]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\instruction_memory_inst|memoria_ROM~23_combout ) # (\reg_file_inst|regs[26][16]~q ) ) ) ) # ( 
// !\reg_file_inst|regs[30][16]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[26][16]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) ) # ( \reg_file_inst|regs[30][16]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[18][16]~q )) # (\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[22][16]~q ))) ) ) ) # ( 
// !\reg_file_inst|regs[30][16]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[18][16]~q )) # (\instruction_memory_inst|memoria_ROM~23_combout  & 
// ((\reg_file_inst|regs[22][16]~q ))) ) ) )

	.dataa(!\reg_file_inst|regs[18][16]~q ),
	.datab(!\reg_file_inst|regs[26][16]~q ),
	.datac(!\reg_file_inst|regs[22][16]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(!\reg_file_inst|regs[30][16]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[16]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[16]~167 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[16]~167 .lut_mask = 64'h550F550F330033FF;
defparam \reg_file_inst|ReadData1[16]~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y42_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[16]~169 (
// Equation(s):
// \reg_file_inst|ReadData1[16]~169_combout  = ( \reg_file_inst|ReadData1[16]~168_combout  & ( \reg_file_inst|ReadData1[16]~167_combout  & ( ((!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[16]~165_combout )) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[16]~166_combout )))) # (\instruction_memory_inst|memoria_ROM~22_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[16]~168_combout  & ( \reg_file_inst|ReadData1[16]~167_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (((\instruction_memory_inst|memoria_ROM~22_combout )) # (\reg_file_inst|ReadData1[16]~165_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~22_combout  & \reg_file_inst|ReadData1[16]~166_combout )))) ) ) ) # ( \reg_file_inst|ReadData1[16]~168_combout  & ( !\reg_file_inst|ReadData1[16]~167_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  
// & (\reg_file_inst|ReadData1[16]~165_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (((\reg_file_inst|ReadData1[16]~166_combout ) # (\instruction_memory_inst|memoria_ROM~22_combout 
// )))) ) ) ) # ( !\reg_file_inst|ReadData1[16]~168_combout  & ( !\reg_file_inst|ReadData1[16]~167_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & 
// (\reg_file_inst|ReadData1[16]~165_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[16]~166_combout ))))) ) ) )

	.dataa(!\reg_file_inst|ReadData1[16]~165_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(!\reg_file_inst|ReadData1[16]~166_combout ),
	.datae(!\reg_file_inst|ReadData1[16]~168_combout ),
	.dataf(!\reg_file_inst|ReadData1[16]~167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[16]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[16]~169 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[16]~169 .lut_mask = 64'h407043734C7C4F7F;
defparam \reg_file_inst|ReadData1[16]~169 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y41_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[16]~170 (
// Equation(s):
// \reg_file_inst|ReadData1[16]~170_combout  = ( \reg_file_inst|regs[8][16]~q  & ( \reg_file_inst|regs[11][16]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout ) # (\reg_file_inst|regs[9][16]~q 
// ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\instruction_memory_inst|memoria_ROM~21_combout )) ) ) ) # ( !\reg_file_inst|regs[8][16]~q  & ( \reg_file_inst|regs[11][16]~q  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & 
// ((\reg_file_inst|regs[9][16]~q ) # (\instruction_memory_inst|memoria_ROM~22_combout ))) ) ) ) # ( \reg_file_inst|regs[8][16]~q  & ( !\reg_file_inst|regs[11][16]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~21_combout ) # (\reg_file_inst|regs[9][16]~q ))) ) ) ) # ( !\reg_file_inst|regs[8][16]~q  & ( !\reg_file_inst|regs[11][16]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & 
// (\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[9][16]~q )) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\reg_file_inst|regs[9][16]~q ),
	.datae(!\reg_file_inst|regs[8][16]~q ),
	.dataf(!\reg_file_inst|regs[11][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[16]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[16]~170 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[16]~170 .lut_mask = 64'h000AA0AA050FA5AF;
defparam \reg_file_inst|ReadData1[16]~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[16]~163 (
// Equation(s):
// \reg_file_inst|ReadData1[16]~163_combout  = ( \reg_file_inst|regs[1][16]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & \instruction_memory_inst|memoria_ROM~21_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[16]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[16]~163 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[16]~163 .lut_mask = 64'h0000000000F000F0;
defparam \reg_file_inst|ReadData1[16]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y40_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[16]~162 (
// Equation(s):
// \reg_file_inst|ReadData1[16]~162_combout  = ( \reg_file_inst|regs[14][16]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[12][16]~q )) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[13][16]~q ))))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (!\instruction_memory_inst|memoria_ROM~21_combout )) ) ) # ( !\reg_file_inst|regs[14][16]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[12][16]~q )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[13][16]~q ))))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\reg_file_inst|regs[12][16]~q ),
	.datad(!\reg_file_inst|regs[13][16]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[14][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[16]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[16]~162 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[16]~162 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \reg_file_inst|ReadData1[16]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y41_N3
cyclonev_lcell_comb \reg_file_inst|ReadData1[16]~164 (
// Equation(s):
// \reg_file_inst|ReadData1[16]~164_combout  = ( \reg_file_inst|ReadData1[16]~162_combout  & ( ((!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|ReadData1[16]~163_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) # ( 
// !\reg_file_inst|ReadData1[16]~162_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|ReadData1[16]~163_combout  & !\instruction_memory_inst|memoria_ROM~24_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData1[16]~163_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[16]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[16]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[16]~164 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[16]~164 .lut_mask = 64'h0A000A000AFF0AFF;
defparam \reg_file_inst|ReadData1[16]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y41_N3
cyclonev_lcell_comb \reg_file_inst|ReadData1[16]~171 (
// Equation(s):
// \reg_file_inst|ReadData1[16]~171_combout  = ( \reg_file_inst|ReadData1[16]~164_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & (((\reg_file_inst|ReadData1[29]~5_combout )) # (\reg_file_inst|ReadData1[16]~169_combout ))) # 
// (\reg_file_inst|ReadData1[29]~6_combout  & (((!\reg_file_inst|ReadData1[29]~5_combout  & \reg_file_inst|ReadData1[16]~170_combout )))) ) ) # ( !\reg_file_inst|ReadData1[16]~164_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & 
// ((!\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[16]~169_combout )) # (\reg_file_inst|ReadData1[29]~6_combout  & ((\reg_file_inst|ReadData1[16]~170_combout ))))) ) )

	.dataa(!\reg_file_inst|ReadData1[16]~169_combout ),
	.datab(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datac(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datad(!\reg_file_inst|ReadData1[16]~170_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[16]~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[16]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[16]~171 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[16]~171 .lut_mask = 64'h407040704C7C4C7C;
defparam \reg_file_inst|ReadData1[16]~171 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y39_N21
cyclonev_lcell_comb \alu_inst|Add0~69 (
// Equation(s):
// \alu_inst|Add0~69_sumout  = SUM(( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[17]~181_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \reg_file_inst|ReadData1[17]~181_combout  ) + ( \alu_inst|Add0~66  ))
// \alu_inst|Add0~70  = CARRY(( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[17]~181_combout ))) # (\control_unit_inst|Decoder0~0_combout  & (\instruction_memory_inst|memoria_ROM~26_combout 
// )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \reg_file_inst|ReadData1[17]~181_combout  ) + ( \alu_inst|Add0~66  ))

	.dataa(!\control_unit_inst|Decoder0~5_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\reg_file_inst|ReadData2[17]~181_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[17]~181_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~69_sumout ),
	.cout(\alu_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~69 .extended_lut = "off";
defparam \alu_inst|Add0~69 .lut_mask = 64'h0000FF00000013B3;
defparam \alu_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y39_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~241 (
// Equation(s):
// \data_memory_inst|ram_memory~241_combout  = ( \rtl~1_combout  & ( \reg_file_inst|ReadData2[17]~181_combout  ) ) # ( !\rtl~1_combout  & ( \data_memory_inst|ram_memory~241_combout  ) )

	.dataa(!\reg_file_inst|ReadData2[17]~181_combout ),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~241_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rtl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~241 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~241 .lut_mask = 64'h0F0F0F0F55555555;
defparam \data_memory_inst|ram_memory~241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y39_N57
cyclonev_lcell_comb \data_memory_inst|ram_memory~177 (
// Equation(s):
// \data_memory_inst|ram_memory~177_combout  = ( \reg_file_inst|ReadData2[17]~181_combout  & ( \rtl~0_combout  ) ) # ( \reg_file_inst|ReadData2[17]~181_combout  & ( !\rtl~0_combout  & ( \data_memory_inst|ram_memory~177_combout  ) ) ) # ( 
// !\reg_file_inst|ReadData2[17]~181_combout  & ( !\rtl~0_combout  & ( \data_memory_inst|ram_memory~177_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~177_combout ),
	.datad(gnd),
	.datae(!\reg_file_inst|ReadData2[17]~181_combout ),
	.dataf(!\rtl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~177 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~177 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \data_memory_inst|ram_memory~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y39_N54
cyclonev_lcell_comb \data_memory_inst|ram_memory~209 (
// Equation(s):
// \data_memory_inst|ram_memory~209_combout  = ( \data_memory_inst|ram_memory~209_combout  & ( \reg_file_inst|ReadData2[17]~181_combout  ) ) # ( !\data_memory_inst|ram_memory~209_combout  & ( \reg_file_inst|ReadData2[17]~181_combout  & ( \rtl~3_combout  ) ) 
// ) # ( \data_memory_inst|ram_memory~209_combout  & ( !\reg_file_inst|ReadData2[17]~181_combout  & ( !\rtl~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~3_combout ),
	.datae(!\data_memory_inst|ram_memory~209_combout ),
	.dataf(!\reg_file_inst|ReadData2[17]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~209 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~209 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \data_memory_inst|ram_memory~209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y39_N51
cyclonev_lcell_comb \data_memory_inst|ram_memory~113 (
// Equation(s):
// \data_memory_inst|ram_memory~113_combout  = ( \rtl~5_combout  & ( \data_memory_inst|ram_memory~113_combout  & ( \reg_file_inst|ReadData2[17]~181_combout  ) ) ) # ( !\rtl~5_combout  & ( \data_memory_inst|ram_memory~113_combout  ) ) # ( \rtl~5_combout  & ( 
// !\data_memory_inst|ram_memory~113_combout  & ( \reg_file_inst|ReadData2[17]~181_combout  ) ) )

	.dataa(!\reg_file_inst|ReadData2[17]~181_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rtl~5_combout ),
	.dataf(!\data_memory_inst|ram_memory~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~113 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~113 .lut_mask = 64'h00005555FFFF5555;
defparam \data_memory_inst|ram_memory~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y39_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~81 (
// Equation(s):
// \data_memory_inst|ram_memory~81_combout  = ( \rtl~7_combout  & ( \reg_file_inst|ReadData2[17]~181_combout  ) ) # ( !\rtl~7_combout  & ( \reg_file_inst|ReadData2[17]~181_combout  & ( \data_memory_inst|ram_memory~81_combout  ) ) ) # ( !\rtl~7_combout  & ( 
// !\reg_file_inst|ReadData2[17]~181_combout  & ( \data_memory_inst|ram_memory~81_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~81_combout ),
	.datae(!\rtl~7_combout ),
	.dataf(!\reg_file_inst|ReadData2[17]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~81 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~81 .lut_mask = 64'h00FF000000FFFFFF;
defparam \data_memory_inst|ram_memory~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y39_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~49 (
// Equation(s):
// \data_memory_inst|ram_memory~49_combout  = ( \rtl~4_combout  & ( \reg_file_inst|ReadData2[17]~181_combout  ) ) # ( !\rtl~4_combout  & ( \data_memory_inst|ram_memory~49_combout  ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[17]~181_combout ),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~49_combout ),
	.datae(gnd),
	.dataf(!\rtl~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~49 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~49 .lut_mask = 64'h00FF00FF33333333;
defparam \data_memory_inst|ram_memory~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y39_N33
cyclonev_lcell_comb \data_memory_inst|ram_memory~17 (
// Equation(s):
// \data_memory_inst|ram_memory~17_combout  = ( \data_memory_inst|ram_memory~17_combout  & ( (!\rtl~6_combout ) # (\reg_file_inst|ReadData2[17]~181_combout ) ) ) # ( !\data_memory_inst|ram_memory~17_combout  & ( (\reg_file_inst|ReadData2[17]~181_combout  & 
// \rtl~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[17]~181_combout ),
	.datad(!\rtl~6_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~17 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~17 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \data_memory_inst|ram_memory~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y39_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~452 (
// Equation(s):
// \data_memory_inst|ram_memory~452_combout  = ( !\alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~17_combout  & (!\alu_inst|Add0~9_sumout ))) # (\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~49_combout ) 
// # (\alu_inst|Add0~9_sumout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~81_combout  & (!\alu_inst|Add0~9_sumout ))))) # (\alu_inst|Add0~1_sumout  & ((((\alu_inst|Add0~9_sumout ))) # 
// (\data_memory_inst|ram_memory~113_combout ))) ) )

	.dataa(!\data_memory_inst|ram_memory~113_combout ),
	.datab(!\alu_inst|Add0~1_sumout ),
	.datac(!\data_memory_inst|ram_memory~81_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~49_combout ),
	.datag(!\data_memory_inst|ram_memory~17_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~452 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~452 .lut_mask = 64'h0C331D333F331D33;
defparam \data_memory_inst|ram_memory~452 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y39_N24
cyclonev_lcell_comb \data_memory_inst|ram_memory~145 (
// Equation(s):
// \data_memory_inst|ram_memory~145_combout  = ( \rtl~2_combout  & ( \data_memory_inst|ram_memory~145_combout  & ( \reg_file_inst|ReadData2[17]~181_combout  ) ) ) # ( !\rtl~2_combout  & ( \data_memory_inst|ram_memory~145_combout  ) ) # ( \rtl~2_combout  & ( 
// !\data_memory_inst|ram_memory~145_combout  & ( \reg_file_inst|ReadData2[17]~181_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[17]~181_combout ),
	.datae(!\rtl~2_combout ),
	.dataf(!\data_memory_inst|ram_memory~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~145 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~145 .lut_mask = 64'h000000FFFFFF00FF;
defparam \data_memory_inst|ram_memory~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y39_N24
cyclonev_lcell_comb \data_memory_inst|ram_memory~324 (
// Equation(s):
// \data_memory_inst|ram_memory~324_combout  = ( !\alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & (((\data_memory_inst|ram_memory~452_combout )))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~452_combout  & 
// ((\data_memory_inst|ram_memory~145_combout ))) # (\data_memory_inst|ram_memory~452_combout  & (\data_memory_inst|ram_memory~177_combout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & (((\data_memory_inst|ram_memory~452_combout 
// )))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~452_combout  & ((\data_memory_inst|ram_memory~209_combout ))) # (\data_memory_inst|ram_memory~452_combout  & (\data_memory_inst|ram_memory~241_combout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~241_combout ),
	.datab(!\data_memory_inst|ram_memory~177_combout ),
	.datac(!\data_memory_inst|ram_memory~209_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~452_combout ),
	.datag(!\data_memory_inst|ram_memory~145_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~324 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~324 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_memory_inst|ram_memory~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y39_N3
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \control_unit_inst|Decoder0~2_combout  & ( \data_memory_inst|ram_memory~324_combout  & ( (\PC_adder_inst|Add0~61_sumout ) # (\control_unit_inst|Decoder0~0_combout ) ) ) ) # ( !\control_unit_inst|Decoder0~2_combout  & ( 
// \data_memory_inst|ram_memory~324_combout  & ( (\alu_inst|Add0~69_sumout ) # (\control_unit_inst|Decoder0~0_combout ) ) ) ) # ( \control_unit_inst|Decoder0~2_combout  & ( !\data_memory_inst|ram_memory~324_combout  & ( 
// (!\control_unit_inst|Decoder0~0_combout  & \PC_adder_inst|Add0~61_sumout ) ) ) ) # ( !\control_unit_inst|Decoder0~2_combout  & ( !\data_memory_inst|ram_memory~324_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & \alu_inst|Add0~69_sumout ) ) ) )

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(!\alu_inst|Add0~69_sumout ),
	.datac(gnd),
	.datad(!\PC_adder_inst|Add0~61_sumout ),
	.datae(!\control_unit_inst|Decoder0~2_combout ),
	.dataf(!\data_memory_inst|ram_memory~324_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h222200AA777755FF;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y39_N8
dffeas \reg_file_inst|regs[11][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][17] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y37_N36
cyclonev_lcell_comb \reg_file_inst|ReadData2[17]~180 (
// Equation(s):
// \reg_file_inst|ReadData2[17]~180_combout  = ( \reg_file_inst|regs[8][17]~q  & ( \instruction_memory_inst|memoria_ROM~14_combout  & ( !\instruction_memory_inst|memoria_ROM~15_combout  ) ) ) # ( \reg_file_inst|regs[8][17]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~14_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[9][17]~q ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[11][17]~q )) ) ) ) # ( 
// !\reg_file_inst|regs[8][17]~q  & ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[9][17]~q ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\reg_file_inst|regs[11][17]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[11][17]~q ),
	.datab(!\reg_file_inst|regs[9][17]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(gnd),
	.datae(!\reg_file_inst|regs[8][17]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[17]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[17]~180 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[17]~180 .lut_mask = 64'h353535350000F0F0;
defparam \reg_file_inst|ReadData2[17]~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y37_N27
cyclonev_lcell_comb \reg_file_inst|ReadData2[17]~173 (
// Equation(s):
// \reg_file_inst|ReadData2[17]~173_combout  = ( \reg_file_inst|regs[1][17]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & !\instruction_memory_inst|memoria_ROM~14_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[17]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[17]~173 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[17]~173 .lut_mask = 64'h0000000088888888;
defparam \reg_file_inst|ReadData2[17]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y37_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[17]~172 (
// Equation(s):
// \reg_file_inst|ReadData2[17]~172_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[12][17]~q ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\reg_file_inst|regs[14][17]~q )) ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( (\reg_file_inst|regs[13][17]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) )

	.dataa(!\reg_file_inst|regs[14][17]~q ),
	.datab(!\reg_file_inst|regs[13][17]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|regs[12][17]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[17]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[17]~172 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[17]~172 .lut_mask = 64'h3030303005F505F5;
defparam \reg_file_inst|ReadData2[17]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y37_N45
cyclonev_lcell_comb \reg_file_inst|ReadData2[17]~174 (
// Equation(s):
// \reg_file_inst|ReadData2[17]~174_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|ReadData2[17]~172_combout  & ( \instruction_memory_inst|memoria_ROM~19_combout  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & 
// ( \reg_file_inst|ReadData2[17]~172_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|ReadData2[17]~173_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|ReadData2[17]~172_combout  & ( 
// (\reg_file_inst|ReadData2[17]~173_combout  & !\instruction_memory_inst|memoria_ROM~19_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[17]~173_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|ReadData2[17]~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[17]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[17]~174 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[17]~174 .lut_mask = 64'h303000003F3F0F0F;
defparam \reg_file_inst|ReadData2[17]~174 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y37_N54
cyclonev_lcell_comb \reg_file_inst|ReadData2[17]~178 (
// Equation(s):
// \reg_file_inst|ReadData2[17]~178_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[31][17]~q  ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[31][17]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[17]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[17]~178 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[17]~178 .lut_mask = 64'h0000000000003333;
defparam \reg_file_inst|ReadData2[17]~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y39_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[17]~175 (
// Equation(s):
// \reg_file_inst|ReadData2[17]~175_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[24][17]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[20][17]~q )) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[28][17]~q ))) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[24][17]~q  & ( (\reg_file_inst|regs[16][17]~q ) # 
// (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[24][17]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[20][17]~q )) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[28][17]~q ))) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[24][17]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & 
// \reg_file_inst|regs[16][17]~q ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datab(!\reg_file_inst|regs[16][17]~q ),
	.datac(!\reg_file_inst|regs[20][17]~q ),
	.datad(!\reg_file_inst|regs[28][17]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|regs[24][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[17]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[17]~175 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[17]~175 .lut_mask = 64'h22220A5F77770A5F;
defparam \reg_file_inst|ReadData2[17]~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y38_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[17]~176 (
// Equation(s):
// \reg_file_inst|ReadData2[17]~176_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[25][17]~q  & ( !\instruction_memory_inst|memoria_ROM~18_combout  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( 
// \reg_file_inst|regs[25][17]~q  & ( (\reg_file_inst|regs[17][17]~q  & !\instruction_memory_inst|memoria_ROM~18_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[25][17]~q  & ( (\reg_file_inst|regs[17][17]~q  & 
// !\instruction_memory_inst|memoria_ROM~18_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[17][17]~q ),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(!\reg_file_inst|regs[25][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[17]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[17]~176 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[17]~176 .lut_mask = 64'h330000003300FF00;
defparam \reg_file_inst|ReadData2[17]~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y37_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[17]~177 (
// Equation(s):
// \reg_file_inst|ReadData2[17]~177_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[30][17]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( 
// \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[26][17]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[22][17]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[18][17]~q  ) ) )

	.dataa(!\reg_file_inst|regs[30][17]~q ),
	.datab(!\reg_file_inst|regs[22][17]~q ),
	.datac(!\reg_file_inst|regs[26][17]~q ),
	.datad(!\reg_file_inst|regs[18][17]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[17]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[17]~177 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[17]~177 .lut_mask = 64'h00FF33330F0F5555;
defparam \reg_file_inst|ReadData2[17]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y37_N33
cyclonev_lcell_comb \reg_file_inst|ReadData2[17]~179 (
// Equation(s):
// \reg_file_inst|ReadData2[17]~179_combout  = ( \reg_file_inst|ReadData2[17]~176_combout  & ( \reg_file_inst|ReadData2[17]~177_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout ) # 
// (\reg_file_inst|ReadData2[17]~175_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (((\instruction_memory_inst|memoria_ROM~14_combout )) # (\reg_file_inst|ReadData2[17]~178_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[17]~176_combout  
// & ( \reg_file_inst|ReadData2[17]~177_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (((\instruction_memory_inst|memoria_ROM~14_combout  & \reg_file_inst|ReadData2[17]~175_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  
// & (((\instruction_memory_inst|memoria_ROM~14_combout )) # (\reg_file_inst|ReadData2[17]~178_combout ))) ) ) ) # ( \reg_file_inst|ReadData2[17]~176_combout  & ( !\reg_file_inst|ReadData2[17]~177_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|ReadData2[17]~175_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[17]~178_combout  & 
// (!\instruction_memory_inst|memoria_ROM~14_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[17]~176_combout  & ( !\reg_file_inst|ReadData2[17]~177_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (((\instruction_memory_inst|memoria_ROM~14_combout  & \reg_file_inst|ReadData2[17]~175_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[17]~178_combout  & (!\instruction_memory_inst|memoria_ROM~14_combout ))) ) 
// ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\reg_file_inst|ReadData2[17]~178_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\reg_file_inst|ReadData2[17]~175_combout ),
	.datae(!\reg_file_inst|ReadData2[17]~176_combout ),
	.dataf(!\reg_file_inst|ReadData2[17]~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[17]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[17]~179 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[17]~179 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \reg_file_inst|ReadData2[17]~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y37_N21
cyclonev_lcell_comb \reg_file_inst|ReadData2[17]~181 (
// Equation(s):
// \reg_file_inst|ReadData2[17]~181_combout  = ( \reg_file_inst|ReadData2[17]~174_combout  & ( \reg_file_inst|ReadData2[17]~179_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout ) # ((!\reg_file_inst|ReadData2[4]~6_combout  & 
// \reg_file_inst|ReadData2[17]~180_combout )) ) ) ) # ( !\reg_file_inst|ReadData2[17]~174_combout  & ( \reg_file_inst|ReadData2[17]~179_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & ((!\reg_file_inst|ReadData2[4]~7_combout ) # 
// (\reg_file_inst|ReadData2[17]~180_combout ))) ) ) ) # ( \reg_file_inst|ReadData2[17]~174_combout  & ( !\reg_file_inst|ReadData2[17]~179_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[4]~6_combout )) # 
// (\reg_file_inst|ReadData2[4]~7_combout  & (!\reg_file_inst|ReadData2[4]~6_combout  & \reg_file_inst|ReadData2[17]~180_combout )) ) ) ) # ( !\reg_file_inst|ReadData2[17]~174_combout  & ( !\reg_file_inst|ReadData2[17]~179_combout  & ( 
// (\reg_file_inst|ReadData2[4]~7_combout  & (!\reg_file_inst|ReadData2[4]~6_combout  & \reg_file_inst|ReadData2[17]~180_combout )) ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datac(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datad(!\reg_file_inst|ReadData2[17]~180_combout ),
	.datae(!\reg_file_inst|ReadData2[17]~174_combout ),
	.dataf(!\reg_file_inst|ReadData2[17]~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[17]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[17]~181 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[17]~181 .lut_mask = 64'h00300C3CC0F0CCFC;
defparam \reg_file_inst|ReadData2[17]~181 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y39_N24
cyclonev_lcell_comb \alu_inst|Add0~73 (
// Equation(s):
// \alu_inst|Add0~73_sumout  = SUM(( \reg_file_inst|ReadData1[18]~191_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[18]~191_combout ))) # 
// (\control_unit_inst|Decoder0~0_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~70  ))
// \alu_inst|Add0~74  = CARRY(( \reg_file_inst|ReadData1[18]~191_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[18]~191_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~70  ))

	.dataa(!\control_unit_inst|Decoder0~5_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\reg_file_inst|ReadData1[18]~191_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[18]~191_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~73_sumout ),
	.cout(\alu_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~73 .extended_lut = "off";
defparam \alu_inst|Add0~73 .lut_mask = 64'h0000EC4C000000FF;
defparam \alu_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y37_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~178 (
// Equation(s):
// \data_memory_inst|ram_memory~178_combout  = ( \data_memory_inst|ram_memory~178_combout  & ( \reg_file_inst|ReadData2[18]~191_combout  ) ) # ( !\data_memory_inst|ram_memory~178_combout  & ( \reg_file_inst|ReadData2[18]~191_combout  & ( \rtl~0_combout  ) ) 
// ) # ( \data_memory_inst|ram_memory~178_combout  & ( !\reg_file_inst|ReadData2[18]~191_combout  & ( !\rtl~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~0_combout ),
	.datae(!\data_memory_inst|ram_memory~178_combout ),
	.dataf(!\reg_file_inst|ReadData2[18]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~178 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~178 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \data_memory_inst|ram_memory~178 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y37_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~210 (
// Equation(s):
// \data_memory_inst|ram_memory~210_combout  = ( \reg_file_inst|ReadData2[18]~191_combout  & ( (\rtl~3_combout ) # (\data_memory_inst|ram_memory~210_combout ) ) ) # ( !\reg_file_inst|ReadData2[18]~191_combout  & ( (\data_memory_inst|ram_memory~210_combout  & 
// !\rtl~3_combout ) ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~210_combout ),
	.datac(gnd),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[18]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~210 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~210 .lut_mask = 64'h3300330033FF33FF;
defparam \data_memory_inst|ram_memory~210 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y37_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~114 (
// Equation(s):
// \data_memory_inst|ram_memory~114_combout  = ( \reg_file_inst|ReadData2[18]~191_combout  & ( (\rtl~5_combout ) # (\data_memory_inst|ram_memory~114_combout ) ) ) # ( !\reg_file_inst|ReadData2[18]~191_combout  & ( (\data_memory_inst|ram_memory~114_combout  & 
// !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~114_combout ),
	.datac(!\rtl~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[18]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~114 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~114 .lut_mask = 64'h303030303F3F3F3F;
defparam \data_memory_inst|ram_memory~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y37_N33
cyclonev_lcell_comb \data_memory_inst|ram_memory~82 (
// Equation(s):
// \data_memory_inst|ram_memory~82_combout  = ( \reg_file_inst|ReadData2[18]~191_combout  & ( (\rtl~7_combout ) # (\data_memory_inst|ram_memory~82_combout ) ) ) # ( !\reg_file_inst|ReadData2[18]~191_combout  & ( (\data_memory_inst|ram_memory~82_combout  & 
// !\rtl~7_combout ) ) )

	.dataa(!\data_memory_inst|ram_memory~82_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~7_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[18]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~82 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~82 .lut_mask = 64'h5500550055FF55FF;
defparam \data_memory_inst|ram_memory~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y37_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~50 (
// Equation(s):
// \data_memory_inst|ram_memory~50_combout  = ( \reg_file_inst|ReadData2[18]~191_combout  & ( (\rtl~4_combout ) # (\data_memory_inst|ram_memory~50_combout ) ) ) # ( !\reg_file_inst|ReadData2[18]~191_combout  & ( (\data_memory_inst|ram_memory~50_combout  & 
// !\rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~50_combout ),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[18]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~50 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~50 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y37_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~18 (
// Equation(s):
// \data_memory_inst|ram_memory~18_combout  = ( \reg_file_inst|ReadData2[18]~191_combout  & ( (\data_memory_inst|ram_memory~18_combout ) # (\rtl~6_combout ) ) ) # ( !\reg_file_inst|ReadData2[18]~191_combout  & ( (!\rtl~6_combout  & 
// \data_memory_inst|ram_memory~18_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~6_combout ),
	.datad(!\data_memory_inst|ram_memory~18_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[18]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~18 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~18 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y37_N42
cyclonev_lcell_comb \data_memory_inst|ram_memory~456 (
// Equation(s):
// \data_memory_inst|ram_memory~456_combout  = ( !\alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~18_combout  & (!\alu_inst|Add0~9_sumout ))) # (\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~50_combout ) 
// # (\alu_inst|Add0~9_sumout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~82_combout  & (!\alu_inst|Add0~9_sumout ))))) # (\alu_inst|Add0~1_sumout  & ((((\alu_inst|Add0~9_sumout ))) # 
// (\data_memory_inst|ram_memory~114_combout ))) ) )

	.dataa(!\data_memory_inst|ram_memory~114_combout ),
	.datab(!\alu_inst|Add0~1_sumout ),
	.datac(!\data_memory_inst|ram_memory~82_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~50_combout ),
	.datag(!\data_memory_inst|ram_memory~18_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~456_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~456 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~456 .lut_mask = 64'h0C331D333F331D33;
defparam \data_memory_inst|ram_memory~456 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y37_N45
cyclonev_lcell_comb \data_memory_inst|ram_memory~242 (
// Equation(s):
// \data_memory_inst|ram_memory~242_combout  = ( \rtl~1_combout  & ( \reg_file_inst|ReadData2[18]~191_combout  ) ) # ( !\rtl~1_combout  & ( \reg_file_inst|ReadData2[18]~191_combout  & ( \data_memory_inst|ram_memory~242_combout  ) ) ) # ( !\rtl~1_combout  & ( 
// !\reg_file_inst|ReadData2[18]~191_combout  & ( \data_memory_inst|ram_memory~242_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~242_combout ),
	.datad(gnd),
	.datae(!\rtl~1_combout ),
	.dataf(!\reg_file_inst|ReadData2[18]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~242 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~242 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \data_memory_inst|ram_memory~242 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y37_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~146 (
// Equation(s):
// \data_memory_inst|ram_memory~146_combout  = ( \rtl~2_combout  & ( \reg_file_inst|ReadData2[18]~191_combout  ) ) # ( !\rtl~2_combout  & ( \data_memory_inst|ram_memory~146_combout  ) )

	.dataa(!\data_memory_inst|ram_memory~146_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[18]~191_combout ),
	.datae(gnd),
	.dataf(!\rtl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~146 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~146 .lut_mask = 64'h5555555500FF00FF;
defparam \data_memory_inst|ram_memory~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y37_N12
cyclonev_lcell_comb \data_memory_inst|ram_memory~328 (
// Equation(s):
// \data_memory_inst|ram_memory~328_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~456_combout ))))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~456_combout  & 
// (((\data_memory_inst|ram_memory~146_combout )))) # (\data_memory_inst|ram_memory~456_combout  & (\data_memory_inst|ram_memory~178_combout )))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & (((\data_memory_inst|ram_memory~456_combout 
// )))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~456_combout  & (\data_memory_inst|ram_memory~210_combout )) # (\data_memory_inst|ram_memory~456_combout  & ((\data_memory_inst|ram_memory~242_combout )))))) ) )

	.dataa(!\data_memory_inst|ram_memory~178_combout ),
	.datab(!\alu_inst|Add0~9_sumout ),
	.datac(!\data_memory_inst|ram_memory~210_combout ),
	.datad(!\data_memory_inst|ram_memory~456_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~242_combout ),
	.datag(!\data_memory_inst|ram_memory~146_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~328 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~328 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \data_memory_inst|ram_memory~328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y37_N24
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \data_memory_inst|ram_memory~328_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & (\alu_inst|Add0~73_sumout )) # (\control_unit_inst|Decoder0~2_combout  & ((\PC_adder_inst|Add0~65_sumout )))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~328_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & (\alu_inst|Add0~73_sumout )) # (\control_unit_inst|Decoder0~2_combout  & 
// ((\PC_adder_inst|Add0~65_sumout ))))) ) )

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(!\alu_inst|Add0~73_sumout ),
	.datac(!\control_unit_inst|Decoder0~2_combout ),
	.datad(!\PC_adder_inst|Add0~65_sumout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~328_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h202A202A757F757F;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y37_N26
dffeas \reg_file_inst|regs[24][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][18] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y37_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[18]~186 (
// Equation(s):
// \reg_file_inst|ReadData1[18]~186_combout  = ( \reg_file_inst|regs[16][18]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[20][18]~q )) # 
// (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[28][18]~q ))) ) ) ) # ( !\reg_file_inst|regs[16][18]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & 
// (\reg_file_inst|regs[20][18]~q )) # (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[28][18]~q ))) ) ) ) # ( \reg_file_inst|regs[16][18]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[24][18]~q ) ) ) ) # ( !\reg_file_inst|regs[16][18]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (\reg_file_inst|regs[24][18]~q  & 
// \instruction_memory_inst|memoria_ROM~24_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[24][18]~q ),
	.datab(!\reg_file_inst|regs[20][18]~q ),
	.datac(!\reg_file_inst|regs[28][18]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(!\reg_file_inst|regs[16][18]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[18]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[18]~186 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[18]~186 .lut_mask = 64'h0055FF55330F330F;
defparam \reg_file_inst|ReadData1[18]~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y37_N6
cyclonev_lcell_comb \reg_file_inst|ReadData1[18]~189 (
// Equation(s):
// \reg_file_inst|ReadData1[18]~189_combout  = ( \reg_file_inst|regs[31][18]~q  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \instruction_memory_inst|memoria_ROM~23_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(!\reg_file_inst|regs[31][18]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[18]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[18]~189 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[18]~189 .lut_mask = 64'h0000000F0000000F;
defparam \reg_file_inst|ReadData1[18]~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y37_N42
cyclonev_lcell_comb \reg_file_inst|ReadData1[18]~188 (
// Equation(s):
// \reg_file_inst|ReadData1[18]~188_combout  = ( \reg_file_inst|regs[22][18]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[30][18]~q ) ) ) ) # ( 
// !\reg_file_inst|regs[22][18]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|regs[30][18]~q ) ) ) ) # ( \reg_file_inst|regs[22][18]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[18][18]~q ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[26][18]~q )) ) ) ) # ( 
// !\reg_file_inst|regs[22][18]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[18][18]~q ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// (\reg_file_inst|regs[26][18]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[26][18]~q ),
	.datab(!\reg_file_inst|regs[18][18]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|regs[30][18]~q ),
	.datae(!\reg_file_inst|regs[22][18]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[18]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[18]~188 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[18]~188 .lut_mask = 64'h35353535000FF0FF;
defparam \reg_file_inst|ReadData1[18]~188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y37_N21
cyclonev_lcell_comb \reg_file_inst|ReadData1[18]~187 (
// Equation(s):
// \reg_file_inst|ReadData1[18]~187_combout  = ( \reg_file_inst|regs[17][18]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((!\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[25][18]~q ))) ) ) # ( 
// !\reg_file_inst|regs[17][18]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|regs[25][18]~q )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|regs[25][18]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[17][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[18]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[18]~187 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[18]~187 .lut_mask = 64'h000A000AA0AAA0AA;
defparam \reg_file_inst|ReadData1[18]~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y37_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[18]~190 (
// Equation(s):
// \reg_file_inst|ReadData1[18]~190_combout  = ( \reg_file_inst|ReadData1[18]~188_combout  & ( \reg_file_inst|ReadData1[18]~187_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (((\instruction_memory_inst|memoria_ROM~22_combout )) # 
// (\reg_file_inst|ReadData1[18]~186_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (((!\instruction_memory_inst|memoria_ROM~22_combout ) # (\reg_file_inst|ReadData1[18]~189_combout )))) ) ) ) # ( !\reg_file_inst|ReadData1[18]~188_combout  
// & ( \reg_file_inst|ReadData1[18]~187_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[18]~186_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  
// & (((!\instruction_memory_inst|memoria_ROM~22_combout ) # (\reg_file_inst|ReadData1[18]~189_combout )))) ) ) ) # ( \reg_file_inst|ReadData1[18]~188_combout  & ( !\reg_file_inst|ReadData1[18]~187_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (((\instruction_memory_inst|memoria_ROM~22_combout )) # (\reg_file_inst|ReadData1[18]~186_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (((\reg_file_inst|ReadData1[18]~189_combout  & 
// \instruction_memory_inst|memoria_ROM~22_combout )))) ) ) ) # ( !\reg_file_inst|ReadData1[18]~188_combout  & ( !\reg_file_inst|ReadData1[18]~187_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[18]~186_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~22_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (((\reg_file_inst|ReadData1[18]~189_combout  & \instruction_memory_inst|memoria_ROM~22_combout )))) ) ) )

	.dataa(!\reg_file_inst|ReadData1[18]~186_combout ),
	.datab(!\reg_file_inst|ReadData1[18]~189_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(!\reg_file_inst|ReadData1[18]~188_combout ),
	.dataf(!\reg_file_inst|ReadData1[18]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[18]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[18]~190 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[18]~190 .lut_mask = 64'h500350F35F035FF3;
defparam \reg_file_inst|ReadData1[18]~190 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y37_N36
cyclonev_lcell_comb \reg_file_inst|ReadData1[18]~182 (
// Equation(s):
// \reg_file_inst|ReadData1[18]~182_combout  = ( \reg_file_inst|regs[8][18]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[9][18]~q ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[11][18]~q )))) ) ) # ( !\reg_file_inst|regs[8][18]~q  & ( 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[9][18]~q ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[11][18]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(!\reg_file_inst|regs[11][18]~q ),
	.datad(!\reg_file_inst|regs[9][18]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[8][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[18]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[18]~182 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[18]~182 .lut_mask = 64'h0145014589CD89CD;
defparam \reg_file_inst|ReadData1[18]~182 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y37_N57
cyclonev_lcell_comb \reg_file_inst|ReadData1[18]~184 (
// Equation(s):
// \reg_file_inst|ReadData1[18]~184_combout  = ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[1][18]~q  & \instruction_memory_inst|memoria_ROM~21_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[1][18]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[18]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[18]~184 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[18]~184 .lut_mask = 64'h000F000F00000000;
defparam \reg_file_inst|ReadData1[18]~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y37_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[18]~183 (
// Equation(s):
// \reg_file_inst|ReadData1[18]~183_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[12][18]~q  & ( (\reg_file_inst|regs[14][18]~q  & !\instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[12][18]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout ) # (\reg_file_inst|regs[13][18]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~22_combout  & ( 
// !\reg_file_inst|regs[12][18]~q  & ( (\reg_file_inst|regs[14][18]~q  & !\instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|regs[12][18]~q  & ( 
// (\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[13][18]~q ) ) ) )

	.dataa(!\reg_file_inst|regs[14][18]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\reg_file_inst|regs[13][18]~q ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\reg_file_inst|regs[12][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[18]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[18]~183 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[18]~183 .lut_mask = 64'h03034444CFCF4444;
defparam \reg_file_inst|ReadData1[18]~183 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y37_N12
cyclonev_lcell_comb \reg_file_inst|ReadData1[18]~185 (
// Equation(s):
// \reg_file_inst|ReadData1[18]~185_combout  = ( \reg_file_inst|ReadData1[18]~183_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  ) ) # ( \reg_file_inst|ReadData1[18]~183_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (\reg_file_inst|ReadData1[18]~184_combout  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) ) # ( !\reg_file_inst|ReadData1[18]~183_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|ReadData1[18]~184_combout  & 
// !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData1[18]~184_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(gnd),
	.datae(!\reg_file_inst|ReadData1[18]~183_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[18]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[18]~185 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[18]~185 .lut_mask = 64'h303030300000FFFF;
defparam \reg_file_inst|ReadData1[18]~185 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y37_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[18]~191 (
// Equation(s):
// \reg_file_inst|ReadData1[18]~191_combout  = ( \reg_file_inst|ReadData1[18]~182_combout  & ( \reg_file_inst|ReadData1[18]~185_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & ((\reg_file_inst|ReadData1[29]~6_combout ) # 
// (\reg_file_inst|ReadData1[18]~190_combout ))) # (\reg_file_inst|ReadData1[29]~5_combout  & ((!\reg_file_inst|ReadData1[29]~6_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[18]~182_combout  & ( \reg_file_inst|ReadData1[18]~185_combout  & ( 
// (!\reg_file_inst|ReadData1[29]~6_combout  & ((\reg_file_inst|ReadData1[18]~190_combout ) # (\reg_file_inst|ReadData1[29]~5_combout ))) ) ) ) # ( \reg_file_inst|ReadData1[18]~182_combout  & ( !\reg_file_inst|ReadData1[18]~185_combout  & ( 
// (!\reg_file_inst|ReadData1[29]~5_combout  & ((\reg_file_inst|ReadData1[29]~6_combout ) # (\reg_file_inst|ReadData1[18]~190_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[18]~182_combout  & ( !\reg_file_inst|ReadData1[18]~185_combout  & ( 
// (!\reg_file_inst|ReadData1[29]~5_combout  & (\reg_file_inst|ReadData1[18]~190_combout  & !\reg_file_inst|ReadData1[29]~6_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData1[18]~190_combout ),
	.datad(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datae(!\reg_file_inst|ReadData1[18]~182_combout ),
	.dataf(!\reg_file_inst|ReadData1[18]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[18]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[18]~191 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[18]~191 .lut_mask = 64'h0A000AAA5F005FAA;
defparam \reg_file_inst|ReadData1[18]~191 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y39_N27
cyclonev_lcell_comb \alu_inst|Add0~77 (
// Equation(s):
// \alu_inst|Add0~77_sumout  = SUM(( \reg_file_inst|ReadData1[19]~201_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[19]~201_combout ))) # 
// (\control_unit_inst|Decoder0~0_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~74  ))
// \alu_inst|Add0~78  = CARRY(( \reg_file_inst|ReadData1[19]~201_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[19]~201_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~74  ))

	.dataa(!\control_unit_inst|Decoder0~5_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\reg_file_inst|ReadData1[19]~201_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[19]~201_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~77_sumout ),
	.cout(\alu_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~77 .extended_lut = "off";
defparam \alu_inst|Add0~77 .lut_mask = 64'h0000EC4C000000FF;
defparam \alu_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y41_N42
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~332_combout  ) ) # ( !\control_unit_inst|Decoder0~0_combout  & ( (!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~77_sumout ))) # 
// (\control_unit_inst|Decoder0~2_combout  & (\PC_adder_inst|Add0~69_sumout )) ) )

	.dataa(!\control_unit_inst|Decoder0~2_combout ),
	.datab(!\PC_adder_inst|Add0~69_sumout ),
	.datac(!\data_memory_inst|ram_memory~332_combout ),
	.datad(!\alu_inst|Add0~77_sumout ),
	.datae(gnd),
	.dataf(!\control_unit_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h11BB11BB0F0F0F0F;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y37_N35
dffeas \reg_file_inst|regs[11][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][19] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y37_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[19]~192 (
// Equation(s):
// \reg_file_inst|ReadData1[19]~192_combout  = ( \reg_file_inst|regs[8][19]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[9][19]~q ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[11][19]~q )))) ) ) # ( !\reg_file_inst|regs[8][19]~q  & ( 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[9][19]~q ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[11][19]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(!\reg_file_inst|regs[11][19]~q ),
	.datad(!\reg_file_inst|regs[9][19]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[8][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[19]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[19]~192 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[19]~192 .lut_mask = 64'h0145014589CD89CD;
defparam \reg_file_inst|ReadData1[19]~192 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y37_N51
cyclonev_lcell_comb \reg_file_inst|ReadData1[19]~194 (
// Equation(s):
// \reg_file_inst|ReadData1[19]~194_combout  = ( \reg_file_inst|regs[1][19]~q  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[19]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[19]~194 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[19]~194 .lut_mask = 64'h0000000044444444;
defparam \reg_file_inst|ReadData1[19]~194 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y37_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[19]~193 (
// Equation(s):
// \reg_file_inst|ReadData1[19]~193_combout  = ( \reg_file_inst|regs[12][19]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout ) # ((\reg_file_inst|regs[14][19]~q )))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[13][19]~q ))) ) ) # ( !\reg_file_inst|regs[12][19]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & 
// (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[14][19]~q )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[13][19]~q ))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(!\reg_file_inst|regs[13][19]~q ),
	.datad(!\reg_file_inst|regs[14][19]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[12][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[19]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[19]~193 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[19]~193 .lut_mask = 64'h042604268CAE8CAE;
defparam \reg_file_inst|ReadData1[19]~193 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y37_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[19]~195 (
// Equation(s):
// \reg_file_inst|ReadData1[19]~195_combout  = ( \reg_file_inst|ReadData1[19]~193_combout  & ( ((!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|ReadData1[19]~194_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) # ( 
// !\reg_file_inst|ReadData1[19]~193_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (!\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|ReadData1[19]~194_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\reg_file_inst|ReadData1[19]~194_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[19]~193_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[19]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[19]~195 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[19]~195 .lut_mask = 64'h080808083B3B3B3B;
defparam \reg_file_inst|ReadData1[19]~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y37_N21
cyclonev_lcell_comb \reg_file_inst|ReadData1[19]~197 (
// Equation(s):
// \reg_file_inst|ReadData1[19]~197_combout  = ( \reg_file_inst|regs[25][19]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  ) ) ) # ( \reg_file_inst|regs[25][19]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[17][19]~q ) ) ) ) # ( !\reg_file_inst|regs[25][19]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[17][19]~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|regs[17][19]~q ),
	.datae(!\reg_file_inst|regs[25][19]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[19]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[19]~197 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[19]~197 .lut_mask = 64'h00F000F00000F0F0;
defparam \reg_file_inst|ReadData1[19]~197 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y37_N6
cyclonev_lcell_comb \reg_file_inst|ReadData1[19]~199 (
// Equation(s):
// \reg_file_inst|ReadData1[19]~199_combout  = ( \reg_file_inst|regs[31][19]~q  & ( (\instruction_memory_inst|memoria_ROM~23_combout  & \instruction_memory_inst|memoria_ROM~24_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[31][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[19]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[19]~199 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[19]~199 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData1[19]~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[19]~196 (
// Equation(s):
// \reg_file_inst|ReadData1[19]~196_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[28][19]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[20][19]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[24][19]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[16][19]~q  ) ) )

	.dataa(!\reg_file_inst|regs[28][19]~q ),
	.datab(!\reg_file_inst|regs[20][19]~q ),
	.datac(!\reg_file_inst|regs[16][19]~q ),
	.datad(!\reg_file_inst|regs[24][19]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[19]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[19]~196 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[19]~196 .lut_mask = 64'h0F0F00FF33335555;
defparam \reg_file_inst|ReadData1[19]~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y43_N51
cyclonev_lcell_comb \reg_file_inst|ReadData1[19]~198 (
// Equation(s):
// \reg_file_inst|ReadData1[19]~198_combout  = ( \reg_file_inst|regs[18][19]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[22][19]~q )) # 
// (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[30][19]~q ))) ) ) ) # ( !\reg_file_inst|regs[18][19]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & 
// (\reg_file_inst|regs[22][19]~q )) # (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[30][19]~q ))) ) ) ) # ( \reg_file_inst|regs[18][19]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[26][19]~q ) ) ) ) # ( !\reg_file_inst|regs[18][19]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (\reg_file_inst|regs[26][19]~q  & 
// \instruction_memory_inst|memoria_ROM~24_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[22][19]~q ),
	.datab(!\reg_file_inst|regs[30][19]~q ),
	.datac(!\reg_file_inst|regs[26][19]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(!\reg_file_inst|regs[18][19]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[19]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[19]~198 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[19]~198 .lut_mask = 64'h000FFF0F55335533;
defparam \reg_file_inst|ReadData1[19]~198 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y37_N30
cyclonev_lcell_comb \reg_file_inst|ReadData1[19]~200 (
// Equation(s):
// \reg_file_inst|ReadData1[19]~200_combout  = ( \reg_file_inst|ReadData1[19]~196_combout  & ( \reg_file_inst|ReadData1[19]~198_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout ) # ((!\instruction_memory_inst|memoria_ROM~22_combout  & 
// (\reg_file_inst|ReadData1[19]~197_combout )) # (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[19]~199_combout )))) ) ) ) # ( !\reg_file_inst|ReadData1[19]~196_combout  & ( \reg_file_inst|ReadData1[19]~198_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (\instruction_memory_inst|memoria_ROM~22_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[19]~197_combout 
// )) # (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[19]~199_combout ))))) ) ) ) # ( \reg_file_inst|ReadData1[19]~196_combout  & ( !\reg_file_inst|ReadData1[19]~198_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[19]~197_combout 
// )) # (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[19]~199_combout ))))) ) ) ) # ( !\reg_file_inst|ReadData1[19]~196_combout  & ( !\reg_file_inst|ReadData1[19]~198_combout  & ( 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[19]~197_combout )) # (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[19]~199_combout ))))) ) 
// ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(!\reg_file_inst|ReadData1[19]~197_combout ),
	.datad(!\reg_file_inst|ReadData1[19]~199_combout ),
	.datae(!\reg_file_inst|ReadData1[19]~196_combout ),
	.dataf(!\reg_file_inst|ReadData1[19]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[19]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[19]~200 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[19]~200 .lut_mask = 64'h04158C9D2637AEBF;
defparam \reg_file_inst|ReadData1[19]~200 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y37_N54
cyclonev_lcell_comb \reg_file_inst|ReadData1[19]~201 (
// Equation(s):
// \reg_file_inst|ReadData1[19]~201_combout  = ( \reg_file_inst|ReadData1[19]~200_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & (((!\reg_file_inst|ReadData1[29]~6_combout )) # (\reg_file_inst|ReadData1[19]~192_combout ))) # 
// (\reg_file_inst|ReadData1[29]~5_combout  & (((\reg_file_inst|ReadData1[19]~195_combout  & !\reg_file_inst|ReadData1[29]~6_combout )))) ) ) # ( !\reg_file_inst|ReadData1[19]~200_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & 
// (\reg_file_inst|ReadData1[19]~192_combout  & ((\reg_file_inst|ReadData1[29]~6_combout )))) # (\reg_file_inst|ReadData1[29]~5_combout  & (((\reg_file_inst|ReadData1[19]~195_combout  & !\reg_file_inst|ReadData1[29]~6_combout )))) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datab(!\reg_file_inst|ReadData1[19]~192_combout ),
	.datac(!\reg_file_inst|ReadData1[19]~195_combout ),
	.datad(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[19]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[19]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[19]~201 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[19]~201 .lut_mask = 64'h05220522AF22AF22;
defparam \reg_file_inst|ReadData1[19]~201 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y38_N0
cyclonev_lcell_comb \alu_inst|Add0~81 (
// Equation(s):
// \alu_inst|Add0~81_sumout  = SUM(( \reg_file_inst|ReadData1[20]~211_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[20]~211_combout ))) # 
// (\control_unit_inst|Decoder0~0_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~78  ))
// \alu_inst|Add0~82  = CARRY(( \reg_file_inst|ReadData1[20]~211_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[20]~211_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~78  ))

	.dataa(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\reg_file_inst|ReadData1[20]~211_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[20]~211_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~81_sumout ),
	.cout(\alu_inst|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~81 .extended_lut = "off";
defparam \alu_inst|Add0~81 .lut_mask = 64'h0000EA2A000000FF;
defparam \alu_inst|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y42_N45
cyclonev_lcell_comb \data_memory_inst|ram_memory~244 (
// Equation(s):
// \data_memory_inst|ram_memory~244_combout  = ( \data_memory_inst|ram_memory~244_combout  & ( \reg_file_inst|ReadData2[20]~211_combout  ) ) # ( !\data_memory_inst|ram_memory~244_combout  & ( \reg_file_inst|ReadData2[20]~211_combout  & ( \rtl~1_combout  ) ) 
// ) # ( \data_memory_inst|ram_memory~244_combout  & ( !\reg_file_inst|ReadData2[20]~211_combout  & ( !\rtl~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~1_combout ),
	.datae(!\data_memory_inst|ram_memory~244_combout ),
	.dataf(!\reg_file_inst|ReadData2[20]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~244 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~244 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \data_memory_inst|ram_memory~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y42_N9
cyclonev_lcell_comb \data_memory_inst|ram_memory~212 (
// Equation(s):
// \data_memory_inst|ram_memory~212_combout  = ( \reg_file_inst|ReadData2[20]~211_combout  & ( (\rtl~3_combout ) # (\data_memory_inst|ram_memory~212_combout ) ) ) # ( !\reg_file_inst|ReadData2[20]~211_combout  & ( (\data_memory_inst|ram_memory~212_combout  & 
// !\rtl~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~212_combout ),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[20]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~212 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~212 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y42_N51
cyclonev_lcell_comb \data_memory_inst|ram_memory~116 (
// Equation(s):
// \data_memory_inst|ram_memory~116_combout  = ( \reg_file_inst|ReadData2[20]~211_combout  & ( (\rtl~5_combout ) # (\data_memory_inst|ram_memory~116_combout ) ) ) # ( !\reg_file_inst|ReadData2[20]~211_combout  & ( (\data_memory_inst|ram_memory~116_combout  & 
// !\rtl~5_combout ) ) )

	.dataa(!\data_memory_inst|ram_memory~116_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[20]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~116 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~116 .lut_mask = 64'h5500550055FF55FF;
defparam \data_memory_inst|ram_memory~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y42_N24
cyclonev_lcell_comb \data_memory_inst|ram_memory~84 (
// Equation(s):
// \data_memory_inst|ram_memory~84_combout  = ( \reg_file_inst|ReadData2[20]~211_combout  & ( (\rtl~7_combout ) # (\data_memory_inst|ram_memory~84_combout ) ) ) # ( !\reg_file_inst|ReadData2[20]~211_combout  & ( (\data_memory_inst|ram_memory~84_combout  & 
// !\rtl~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~84_combout ),
	.datad(!\rtl~7_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[20]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~84 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~84 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y42_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~52 (
// Equation(s):
// \data_memory_inst|ram_memory~52_combout  = ( \reg_file_inst|ReadData2[20]~211_combout  & ( (\rtl~4_combout ) # (\data_memory_inst|ram_memory~52_combout ) ) ) # ( !\reg_file_inst|ReadData2[20]~211_combout  & ( (\data_memory_inst|ram_memory~52_combout  & 
// !\rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~52_combout ),
	.datac(gnd),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[20]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~52 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~52 .lut_mask = 64'h3300330033FF33FF;
defparam \data_memory_inst|ram_memory~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y42_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~20 (
// Equation(s):
// \data_memory_inst|ram_memory~20_combout  = ( \reg_file_inst|ReadData2[20]~211_combout  & ( (\rtl~6_combout ) # (\data_memory_inst|ram_memory~20_combout ) ) ) # ( !\reg_file_inst|ReadData2[20]~211_combout  & ( (\data_memory_inst|ram_memory~20_combout  & 
// !\rtl~6_combout ) ) )

	.dataa(!\data_memory_inst|ram_memory~20_combout ),
	.datab(gnd),
	.datac(!\rtl~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[20]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~20 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~20 .lut_mask = 64'h505050505F5F5F5F;
defparam \data_memory_inst|ram_memory~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y42_N12
cyclonev_lcell_comb \data_memory_inst|ram_memory~464 (
// Equation(s):
// \data_memory_inst|ram_memory~464_combout  = ( !\alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~20_combout )) # (\alu_inst|Add0~1_sumout  & ((\data_memory_inst|ram_memory~52_combout 
// ))))) # (\alu_inst|Add0~9_sumout  & (((\alu_inst|Add0~1_sumout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~84_combout )))) # (\alu_inst|Add0~1_sumout  & 
// (\data_memory_inst|ram_memory~116_combout )))) # (\alu_inst|Add0~9_sumout  & ((((\alu_inst|Add0~1_sumout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~116_combout ),
	.datab(!\alu_inst|Add0~9_sumout ),
	.datac(!\data_memory_inst|ram_memory~84_combout ),
	.datad(!\alu_inst|Add0~1_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~52_combout ),
	.datag(!\data_memory_inst|ram_memory~20_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~464_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~464 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~464 .lut_mask = 64'h0C330C770CFF0C77;
defparam \data_memory_inst|ram_memory~464 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y42_N48
cyclonev_lcell_comb \data_memory_inst|ram_memory~180 (
// Equation(s):
// \data_memory_inst|ram_memory~180_combout  = ( \reg_file_inst|ReadData2[20]~211_combout  & ( (\rtl~0_combout ) # (\data_memory_inst|ram_memory~180_combout ) ) ) # ( !\reg_file_inst|ReadData2[20]~211_combout  & ( (\data_memory_inst|ram_memory~180_combout  & 
// !\rtl~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~180_combout ),
	.datad(!\rtl~0_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[20]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~180 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~180 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y42_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~148 (
// Equation(s):
// \data_memory_inst|ram_memory~148_combout  = ( \reg_file_inst|ReadData2[20]~211_combout  & ( (\data_memory_inst|ram_memory~148_combout ) # (\rtl~2_combout ) ) ) # ( !\reg_file_inst|ReadData2[20]~211_combout  & ( (!\rtl~2_combout  & 
// \data_memory_inst|ram_memory~148_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~2_combout ),
	.datad(!\data_memory_inst|ram_memory~148_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[20]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~148 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~148 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y42_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~336 (
// Equation(s):
// \data_memory_inst|ram_memory~336_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~464_combout ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~464_combout  & 
// (\data_memory_inst|ram_memory~148_combout )) # (\data_memory_inst|ram_memory~464_combout  & ((\data_memory_inst|ram_memory~180_combout )))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~464_combout 
// ))))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~464_combout  & (((\data_memory_inst|ram_memory~212_combout )))) # (\data_memory_inst|ram_memory~464_combout  & (\data_memory_inst|ram_memory~244_combout )))) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\data_memory_inst|ram_memory~244_combout ),
	.datac(!\data_memory_inst|ram_memory~212_combout ),
	.datad(!\data_memory_inst|ram_memory~464_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~180_combout ),
	.datag(!\data_memory_inst|ram_memory~148_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~336 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~336 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \data_memory_inst|ram_memory~336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y42_N18
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \data_memory_inst|ram_memory~336_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~81_sumout ))) # (\control_unit_inst|Decoder0~2_combout  & (\PC_adder_inst|Add0~73_sumout ))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~336_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~81_sumout ))) # (\control_unit_inst|Decoder0~2_combout  
// & (\PC_adder_inst|Add0~73_sumout )))) ) )

	.dataa(!\PC_adder_inst|Add0~73_sumout ),
	.datab(!\control_unit_inst|Decoder0~0_combout ),
	.datac(!\alu_inst|Add0~81_sumout ),
	.datad(!\control_unit_inst|Decoder0~2_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~336_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h0C440C443F773F77;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y41_N17
dffeas \reg_file_inst|regs[1][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][20] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y42_N57
cyclonev_lcell_comb \reg_file_inst|ReadData1[20]~204 (
// Equation(s):
// \reg_file_inst|ReadData1[20]~204_combout  = ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[1][20]~q  & \instruction_memory_inst|memoria_ROM~21_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[1][20]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[20]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[20]~204 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[20]~204 .lut_mask = 64'h000F000F00000000;
defparam \reg_file_inst|ReadData1[20]~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y43_N3
cyclonev_lcell_comb \reg_file_inst|ReadData1[20]~203 (
// Equation(s):
// \reg_file_inst|ReadData1[20]~203_combout  = ( \reg_file_inst|regs[12][20]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (((!\instruction_memory_inst|memoria_ROM~22_combout ) # (\reg_file_inst|regs[14][20]~q )))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[13][20]~q  & (!\instruction_memory_inst|memoria_ROM~22_combout ))) ) ) # ( !\reg_file_inst|regs[12][20]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & 
// (((\instruction_memory_inst|memoria_ROM~22_combout  & \reg_file_inst|regs[14][20]~q )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[13][20]~q  & (!\instruction_memory_inst|memoria_ROM~22_combout ))) ) )

	.dataa(!\reg_file_inst|regs[13][20]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(!\reg_file_inst|regs[14][20]~q ),
	.datae(!\reg_file_inst|regs[12][20]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[20]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[20]~203 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[20]~203 .lut_mask = 64'h101CD0DC101CD0DC;
defparam \reg_file_inst|ReadData1[20]~203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y42_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[20]~205 (
// Equation(s):
// \reg_file_inst|ReadData1[20]~205_combout  = ( \reg_file_inst|ReadData1[20]~204_combout  & ( \reg_file_inst|ReadData1[20]~203_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout ) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData1[20]~204_combout  & ( \reg_file_inst|ReadData1[20]~203_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  ) ) ) # ( \reg_file_inst|ReadData1[20]~204_combout  & ( !\reg_file_inst|ReadData1[20]~203_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~24_combout  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(!\reg_file_inst|ReadData1[20]~204_combout ),
	.dataf(!\reg_file_inst|ReadData1[20]~203_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[20]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[20]~205 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[20]~205 .lut_mask = 64'h0000F0000F0FFF0F;
defparam \reg_file_inst|ReadData1[20]~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y42_N0
cyclonev_lcell_comb \reg_file_inst|ReadData1[20]~202 (
// Equation(s):
// \reg_file_inst|ReadData1[20]~202_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[11][20]~q  & \instruction_memory_inst|memoria_ROM~21_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[8][20]~q ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[9][20]~q )) ) )

	.dataa(!\reg_file_inst|regs[9][20]~q ),
	.datab(!\reg_file_inst|regs[11][20]~q ),
	.datac(!\reg_file_inst|regs[8][20]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[20]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[20]~202 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[20]~202 .lut_mask = 64'h0F550F5500330033;
defparam \reg_file_inst|ReadData1[20]~202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y41_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[20]~207 (
// Equation(s):
// \reg_file_inst|ReadData1[20]~207_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[25][20]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (\reg_file_inst|regs[17][20]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) )

	.dataa(!\reg_file_inst|regs[17][20]~q ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[25][20]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[20]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[20]~207 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[20]~207 .lut_mask = 64'h550055000F000F00;
defparam \reg_file_inst|ReadData1[20]~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y42_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[20]~209 (
// Equation(s):
// \reg_file_inst|ReadData1[20]~209_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[31][20]~q  & \instruction_memory_inst|memoria_ROM~23_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[31][20]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[20]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[20]~209 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[20]~209 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData1[20]~209 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[20]~208 (
// Equation(s):
// \reg_file_inst|ReadData1[20]~208_combout  = ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[30][20]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[26][20]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~23_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[22][20]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~23_combout  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[18][20]~q  ) ) )

	.dataa(!\reg_file_inst|regs[26][20]~q ),
	.datab(!\reg_file_inst|regs[22][20]~q ),
	.datac(!\reg_file_inst|regs[30][20]~q ),
	.datad(!\reg_file_inst|regs[18][20]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[20]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[20]~208 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[20]~208 .lut_mask = 64'h00FF333355550F0F;
defparam \reg_file_inst|ReadData1[20]~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y42_N36
cyclonev_lcell_comb \reg_file_inst|ReadData1[20]~206 (
// Equation(s):
// \reg_file_inst|ReadData1[20]~206_combout  = ( \reg_file_inst|regs[20][20]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[24][20]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[28][20]~q )) ) ) ) # ( !\reg_file_inst|regs[20][20]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & 
// ((\reg_file_inst|regs[24][20]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[28][20]~q )) ) ) ) # ( \reg_file_inst|regs[20][20]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[16][20]~q ) 
// # (\instruction_memory_inst|memoria_ROM~23_combout ) ) ) ) # ( !\reg_file_inst|regs[20][20]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[16][20]~q ) ) ) )

	.dataa(!\reg_file_inst|regs[28][20]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datac(!\reg_file_inst|regs[16][20]~q ),
	.datad(!\reg_file_inst|regs[24][20]~q ),
	.datae(!\reg_file_inst|regs[20][20]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[20]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[20]~206 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[20]~206 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \reg_file_inst|ReadData1[20]~206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y42_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[20]~210 (
// Equation(s):
// \reg_file_inst|ReadData1[20]~210_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|ReadData1[20]~206_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[20]~208_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[20]~209_combout )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|ReadData1[20]~206_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout ) # (\reg_file_inst|ReadData1[20]~207_combout ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|ReadData1[20]~206_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[20]~208_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[20]~209_combout )) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|ReadData1[20]~206_combout  & ( (\reg_file_inst|ReadData1[20]~207_combout  & \instruction_memory_inst|memoria_ROM~21_combout ) ) ) )

	.dataa(!\reg_file_inst|ReadData1[20]~207_combout ),
	.datab(!\reg_file_inst|ReadData1[20]~209_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\reg_file_inst|ReadData1[20]~208_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\reg_file_inst|ReadData1[20]~206_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[20]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[20]~210 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[20]~210 .lut_mask = 64'h050503F3F5F503F3;
defparam \reg_file_inst|ReadData1[20]~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y42_N54
cyclonev_lcell_comb \reg_file_inst|ReadData1[20]~211 (
// Equation(s):
// \reg_file_inst|ReadData1[20]~211_combout  = ( \reg_file_inst|ReadData1[20]~210_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & ((!\reg_file_inst|ReadData1[29]~5_combout ) # ((\reg_file_inst|ReadData1[20]~205_combout )))) # 
// (\reg_file_inst|ReadData1[29]~6_combout  & (!\reg_file_inst|ReadData1[29]~5_combout  & ((\reg_file_inst|ReadData1[20]~202_combout )))) ) ) # ( !\reg_file_inst|ReadData1[20]~210_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & 
// (\reg_file_inst|ReadData1[29]~5_combout  & (\reg_file_inst|ReadData1[20]~205_combout ))) # (\reg_file_inst|ReadData1[29]~6_combout  & (!\reg_file_inst|ReadData1[29]~5_combout  & ((\reg_file_inst|ReadData1[20]~202_combout )))) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datab(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datac(!\reg_file_inst|ReadData1[20]~205_combout ),
	.datad(!\reg_file_inst|ReadData1[20]~202_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[20]~210_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[20]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[20]~211 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[20]~211 .lut_mask = 64'h024602468ACE8ACE;
defparam \reg_file_inst|ReadData1[20]~211 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y38_N3
cyclonev_lcell_comb \alu_inst|Add0~85 (
// Equation(s):
// \alu_inst|Add0~85_sumout  = SUM(( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[21]~221_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \reg_file_inst|ReadData1[21]~221_combout  ) + ( \alu_inst|Add0~82  ))
// \alu_inst|Add0~86  = CARRY(( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[21]~221_combout ))) # (\control_unit_inst|Decoder0~0_combout  & (\instruction_memory_inst|memoria_ROM~26_combout 
// )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \reg_file_inst|ReadData1[21]~221_combout  ) + ( \alu_inst|Add0~82  ))

	.dataa(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\reg_file_inst|ReadData2[21]~221_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[21]~221_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~85_sumout ),
	.cout(\alu_inst|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~85 .extended_lut = "off";
defparam \alu_inst|Add0~85 .lut_mask = 64'h0000FF00000015D5;
defparam \alu_inst|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N42
cyclonev_lcell_comb \data_memory_inst|ram_memory~181 (
// Equation(s):
// \data_memory_inst|ram_memory~181_combout  = ( \rtl~0_combout  & ( \reg_file_inst|ReadData2[21]~221_combout  ) ) # ( !\rtl~0_combout  & ( \data_memory_inst|ram_memory~181_combout  ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~181_combout ),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[21]~221_combout ),
	.datae(gnd),
	.dataf(!\rtl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~181 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~181 .lut_mask = 64'h3333333300FF00FF;
defparam \data_memory_inst|ram_memory~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N33
cyclonev_lcell_comb \data_memory_inst|ram_memory~213 (
// Equation(s):
// \data_memory_inst|ram_memory~213_combout  = ( \data_memory_inst|ram_memory~213_combout  & ( (!\rtl~3_combout ) # (\reg_file_inst|ReadData2[21]~221_combout ) ) ) # ( !\data_memory_inst|ram_memory~213_combout  & ( (\reg_file_inst|ReadData2[21]~221_combout  
// & \rtl~3_combout ) ) )

	.dataa(!\reg_file_inst|ReadData2[21]~221_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~213_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~213 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~213 .lut_mask = 64'h00550055FF55FF55;
defparam \data_memory_inst|ram_memory~213 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y37_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~245 (
// Equation(s):
// \data_memory_inst|ram_memory~245_combout  = ( \reg_file_inst|ReadData2[21]~221_combout  & ( \data_memory_inst|ram_memory~245_combout  ) ) # ( !\reg_file_inst|ReadData2[21]~221_combout  & ( \data_memory_inst|ram_memory~245_combout  & ( !\rtl~1_combout  ) ) 
// ) # ( \reg_file_inst|ReadData2[21]~221_combout  & ( !\data_memory_inst|ram_memory~245_combout  & ( \rtl~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~1_combout ),
	.datad(gnd),
	.datae(!\reg_file_inst|ReadData2[21]~221_combout ),
	.dataf(!\data_memory_inst|ram_memory~245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~245 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~245 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \data_memory_inst|ram_memory~245 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y37_N51
cyclonev_lcell_comb \data_memory_inst|ram_memory~53 (
// Equation(s):
// \data_memory_inst|ram_memory~53_combout  = ( \rtl~4_combout  & ( \data_memory_inst|ram_memory~53_combout  & ( \reg_file_inst|ReadData2[21]~221_combout  ) ) ) # ( !\rtl~4_combout  & ( \data_memory_inst|ram_memory~53_combout  ) ) # ( \rtl~4_combout  & ( 
// !\data_memory_inst|ram_memory~53_combout  & ( \reg_file_inst|ReadData2[21]~221_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[21]~221_combout ),
	.datad(gnd),
	.datae(!\rtl~4_combout ),
	.dataf(!\data_memory_inst|ram_memory~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~53 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~53 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \data_memory_inst|ram_memory~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y37_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~117 (
// Equation(s):
// \data_memory_inst|ram_memory~117_combout  = ( \reg_file_inst|ReadData2[21]~221_combout  & ( \rtl~5_combout  ) ) # ( \reg_file_inst|ReadData2[21]~221_combout  & ( !\rtl~5_combout  & ( \data_memory_inst|ram_memory~117_combout  ) ) ) # ( 
// !\reg_file_inst|ReadData2[21]~221_combout  & ( !\rtl~5_combout  & ( \data_memory_inst|ram_memory~117_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~117_combout ),
	.datad(gnd),
	.datae(!\reg_file_inst|ReadData2[21]~221_combout ),
	.dataf(!\rtl~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~117 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~117 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \data_memory_inst|ram_memory~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y37_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~85 (
// Equation(s):
// \data_memory_inst|ram_memory~85_combout  = ( \rtl~7_combout  & ( \reg_file_inst|ReadData2[21]~221_combout  ) ) # ( !\rtl~7_combout  & ( \data_memory_inst|ram_memory~85_combout  ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[21]~221_combout ),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~85_combout ),
	.datae(gnd),
	.dataf(!\rtl~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~85 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~85 .lut_mask = 64'h00FF00FF33333333;
defparam \data_memory_inst|ram_memory~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y37_N45
cyclonev_lcell_comb \data_memory_inst|ram_memory~21 (
// Equation(s):
// \data_memory_inst|ram_memory~21_combout  = ( \reg_file_inst|ReadData2[21]~221_combout  & ( (\data_memory_inst|ram_memory~21_combout ) # (\rtl~6_combout ) ) ) # ( !\reg_file_inst|ReadData2[21]~221_combout  & ( (!\rtl~6_combout  & 
// \data_memory_inst|ram_memory~21_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~6_combout ),
	.datad(!\data_memory_inst|ram_memory~21_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[21]~221_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~21 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~21 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y37_N54
cyclonev_lcell_comb \data_memory_inst|ram_memory~468 (
// Equation(s):
// \data_memory_inst|ram_memory~468_combout  = ( !\alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & ((\data_memory_inst|ram_memory~21_combout ))) # (\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~53_combout 
// )))) # (\alu_inst|Add0~9_sumout  & (((\alu_inst|Add0~1_sumout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & ((\data_memory_inst|ram_memory~85_combout ))) # (\alu_inst|Add0~1_sumout  & 
// (\data_memory_inst|ram_memory~117_combout )))) # (\alu_inst|Add0~9_sumout  & (((\alu_inst|Add0~1_sumout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~53_combout ),
	.datab(!\data_memory_inst|ram_memory~117_combout ),
	.datac(!\data_memory_inst|ram_memory~85_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\alu_inst|Add0~1_sumout ),
	.datag(!\data_memory_inst|ram_memory~21_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~468_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~468 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~468 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_memory_inst|ram_memory~468 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N51
cyclonev_lcell_comb \data_memory_inst|ram_memory~149 (
// Equation(s):
// \data_memory_inst|ram_memory~149_combout  = ( \rtl~2_combout  & ( \reg_file_inst|ReadData2[21]~221_combout  ) ) # ( !\rtl~2_combout  & ( \data_memory_inst|ram_memory~149_combout  ) )

	.dataa(!\data_memory_inst|ram_memory~149_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[21]~221_combout ),
	.datae(gnd),
	.dataf(!\rtl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~149 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~149 .lut_mask = 64'h5555555500FF00FF;
defparam \data_memory_inst|ram_memory~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~340 (
// Equation(s):
// \data_memory_inst|ram_memory~340_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~468_combout ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~468_combout  & 
// ((\data_memory_inst|ram_memory~149_combout ))) # (\data_memory_inst|ram_memory~468_combout  & (\data_memory_inst|ram_memory~181_combout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~468_combout 
// ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~468_combout  & (\data_memory_inst|ram_memory~213_combout )) # (\data_memory_inst|ram_memory~468_combout  & ((\data_memory_inst|ram_memory~245_combout )))))) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\data_memory_inst|ram_memory~181_combout ),
	.datac(!\data_memory_inst|ram_memory~213_combout ),
	.datad(!\data_memory_inst|ram_memory~245_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~468_combout ),
	.datag(!\data_memory_inst|ram_memory~149_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~340 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~340 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_memory_inst|ram_memory~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y36_N12
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \data_memory_inst|ram_memory~340_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~85_sumout ))) # (\control_unit_inst|Decoder0~2_combout  & (\PC_adder_inst|Add0~77_sumout ))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~340_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~85_sumout ))) # (\control_unit_inst|Decoder0~2_combout  
// & (\PC_adder_inst|Add0~77_sumout )))) ) )

	.dataa(!\PC_adder_inst|Add0~77_sumout ),
	.datab(!\alu_inst|Add0~85_sumout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\control_unit_inst|Decoder0~2_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~340_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h305030503F5F3F5F;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y44_N54
cyclonev_lcell_comb \reg_file_inst|regs[8][21]~feeder (
// Equation(s):
// \reg_file_inst|regs[8][21]~feeder_combout  = ( \Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[8][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[8][21]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[8][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[8][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y44_N56
dffeas \reg_file_inst|regs[8][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][21] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y44_N48
cyclonev_lcell_comb \reg_file_inst|ReadData2[21]~212 (
// Equation(s):
// \reg_file_inst|ReadData2[21]~212_combout  = ( \reg_file_inst|regs[11][21]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (((\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|regs[9][21]~q )))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[8][21]~q  & ((!\instruction_memory_inst|memoria_ROM~15_combout )))) ) ) # ( !\reg_file_inst|regs[11][21]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[9][21]~q ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[8][21]~q )))) ) )

	.dataa(!\reg_file_inst|regs[8][21]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\reg_file_inst|regs[9][21]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[11][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[21]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[21]~212 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[21]~212 .lut_mask = 64'h1D001D001DCC1DCC;
defparam \reg_file_inst|ReadData2[21]~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y37_N48
cyclonev_lcell_comb \reg_file_inst|ReadData2[21]~214 (
// Equation(s):
// \reg_file_inst|ReadData2[21]~214_combout  = ( \reg_file_inst|regs[1][21]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[21]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[21]~214 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[21]~214 .lut_mask = 64'h00000000C0C0C0C0;
defparam \reg_file_inst|ReadData2[21]~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y37_N3
cyclonev_lcell_comb \reg_file_inst|ReadData2[21]~213 (
// Equation(s):
// \reg_file_inst|ReadData2[21]~213_combout  = ( \reg_file_inst|regs[12][21]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (((\reg_file_inst|regs[13][21]~q )) # (\instruction_memory_inst|memoria_ROM~14_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[14][21]~q )))) ) ) # ( !\reg_file_inst|regs[12][21]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[13][21]~q ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[14][21]~q )))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\reg_file_inst|regs[13][21]~q ),
	.datad(!\reg_file_inst|regs[14][21]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[12][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[21]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[21]~213 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[21]~213 .lut_mask = 64'h081908192A3B2A3B;
defparam \reg_file_inst|ReadData2[21]~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y37_N3
cyclonev_lcell_comb \reg_file_inst|ReadData2[21]~215 (
// Equation(s):
// \reg_file_inst|ReadData2[21]~215_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|ReadData2[21]~213_combout  & ( \instruction_memory_inst|memoria_ROM~19_combout  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & 
// ( \reg_file_inst|ReadData2[21]~213_combout  & ( (\reg_file_inst|ReadData2[21]~214_combout ) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|ReadData2[21]~213_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|ReadData2[21]~214_combout ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[21]~214_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|ReadData2[21]~213_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[21]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[21]~215 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[21]~215 .lut_mask = 64'h00AA000055FF5555;
defparam \reg_file_inst|ReadData2[21]~215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y39_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[21]~216 (
// Equation(s):
// \reg_file_inst|ReadData2[21]~216_combout  = ( \reg_file_inst|regs[16][21]~q  & ( \reg_file_inst|regs[28][21]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[24][21]~q 
// )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((\instruction_memory_inst|memoria_ROM~19_combout )) # (\reg_file_inst|regs[20][21]~q ))) ) ) ) # ( !\reg_file_inst|regs[16][21]~q  & ( \reg_file_inst|regs[28][21]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & (((\reg_file_inst|regs[24][21]~q  & \instruction_memory_inst|memoria_ROM~19_combout )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((\instruction_memory_inst|memoria_ROM~19_combout )) # 
// (\reg_file_inst|regs[20][21]~q ))) ) ) ) # ( \reg_file_inst|regs[16][21]~q  & ( !\reg_file_inst|regs[28][21]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[24][21]~q 
// )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[20][21]~q  & ((!\instruction_memory_inst|memoria_ROM~19_combout )))) ) ) ) # ( !\reg_file_inst|regs[16][21]~q  & ( !\reg_file_inst|regs[28][21]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & (((\reg_file_inst|regs[24][21]~q  & \instruction_memory_inst|memoria_ROM~19_combout )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[20][21]~q  & 
// ((!\instruction_memory_inst|memoria_ROM~19_combout )))) ) ) )

	.dataa(!\reg_file_inst|regs[20][21]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datac(!\reg_file_inst|regs[24][21]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\reg_file_inst|regs[16][21]~q ),
	.dataf(!\reg_file_inst|regs[28][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[21]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[21]~216 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[21]~216 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \reg_file_inst|ReadData2[21]~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y36_N30
cyclonev_lcell_comb \reg_file_inst|ReadData2[21]~217 (
// Equation(s):
// \reg_file_inst|ReadData2[21]~217_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[17][21]~q  & ( (\reg_file_inst|regs[25][21]~q  & !\instruction_memory_inst|memoria_ROM~18_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|regs[17][21]~q  & ( !\instruction_memory_inst|memoria_ROM~18_combout  ) ) ) # ( \instruction_memory_inst|memoria_ROM~19_combout  & ( !\reg_file_inst|regs[17][21]~q  & ( 
// (\reg_file_inst|regs[25][21]~q  & !\instruction_memory_inst|memoria_ROM~18_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[25][21]~q ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.dataf(!\reg_file_inst|regs[17][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[21]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[21]~217 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[21]~217 .lut_mask = 64'h00005050F0F05050;
defparam \reg_file_inst|ReadData2[21]~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y37_N33
cyclonev_lcell_comb \reg_file_inst|ReadData2[21]~218 (
// Equation(s):
// \reg_file_inst|ReadData2[21]~218_combout  = ( \reg_file_inst|regs[26][21]~q  & ( \reg_file_inst|regs[30][21]~q  & ( ((!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[18][21]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[22][21]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( !\reg_file_inst|regs[26][21]~q  & ( \reg_file_inst|regs[30][21]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|regs[18][21]~q )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((\instruction_memory_inst|memoria_ROM~19_combout )) # 
// (\reg_file_inst|regs[22][21]~q ))) ) ) ) # ( \reg_file_inst|regs[26][21]~q  & ( !\reg_file_inst|regs[30][21]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (((\reg_file_inst|regs[18][21]~q ) # (\instruction_memory_inst|memoria_ROM~19_combout 
// )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[22][21]~q  & (!\instruction_memory_inst|memoria_ROM~19_combout ))) ) ) ) # ( !\reg_file_inst|regs[26][21]~q  & ( !\reg_file_inst|regs[30][21]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[18][21]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[22][21]~q )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\reg_file_inst|regs[22][21]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[18][21]~q ),
	.datae(!\reg_file_inst|regs[26][21]~q ),
	.dataf(!\reg_file_inst|regs[30][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[21]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[21]~218 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[21]~218 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \reg_file_inst|ReadData2[21]~218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y37_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[21]~219 (
// Equation(s):
// \reg_file_inst|ReadData2[21]~219_combout  = ( \reg_file_inst|regs[31][21]~q  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & \instruction_memory_inst|memoria_ROM~18_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[31][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[21]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[21]~219 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[21]~219 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData2[21]~219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y37_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[21]~220 (
// Equation(s):
// \reg_file_inst|ReadData2[21]~220_combout  = ( \reg_file_inst|ReadData2[21]~218_combout  & ( \reg_file_inst|ReadData2[21]~219_combout  & ( ((!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|ReadData2[21]~217_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[21]~216_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( !\reg_file_inst|ReadData2[21]~218_combout  & ( \reg_file_inst|ReadData2[21]~219_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|ReadData2[21]~217_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[21]~216_combout )))) 
// # (\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout )))) ) ) ) # ( \reg_file_inst|ReadData2[21]~218_combout  & ( !\reg_file_inst|ReadData2[21]~219_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|ReadData2[21]~217_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[21]~216_combout )))) 
// # (\instruction_memory_inst|memoria_ROM~15_combout  & (((\instruction_memory_inst|memoria_ROM~14_combout )))) ) ) ) # ( !\reg_file_inst|ReadData2[21]~218_combout  & ( !\reg_file_inst|ReadData2[21]~219_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|ReadData2[21]~217_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[21]~216_combout )))) 
// ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\reg_file_inst|ReadData2[21]~216_combout ),
	.datac(!\reg_file_inst|ReadData2[21]~217_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(!\reg_file_inst|ReadData2[21]~218_combout ),
	.dataf(!\reg_file_inst|ReadData2[21]~219_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[21]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[21]~220 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[21]~220 .lut_mask = 64'h0A220A775F225F77;
defparam \reg_file_inst|ReadData2[21]~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y37_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[21]~221 (
// Equation(s):
// \reg_file_inst|ReadData2[21]~221_combout  = ( \reg_file_inst|ReadData2[21]~220_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & (((!\reg_file_inst|ReadData2[4]~6_combout ) # (\reg_file_inst|ReadData2[21]~215_combout )))) # 
// (\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[21]~212_combout  & (!\reg_file_inst|ReadData2[4]~6_combout ))) ) ) # ( !\reg_file_inst|ReadData2[21]~220_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & 
// (((\reg_file_inst|ReadData2[4]~6_combout  & \reg_file_inst|ReadData2[21]~215_combout )))) # (\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[21]~212_combout  & (!\reg_file_inst|ReadData2[4]~6_combout ))) ) )

	.dataa(!\reg_file_inst|ReadData2[21]~212_combout ),
	.datab(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datac(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datad(!\reg_file_inst|ReadData2[21]~215_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[21]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[21]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[21]~221 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[21]~221 .lut_mask = 64'h101C101CD0DCD0DC;
defparam \reg_file_inst|ReadData2[21]~221 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y38_N6
cyclonev_lcell_comb \alu_inst|Add0~89 (
// Equation(s):
// \alu_inst|Add0~89_sumout  = SUM(( \reg_file_inst|ReadData1[22]~231_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[22]~231_combout ))) # 
// (\control_unit_inst|Decoder0~0_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~86  ))
// \alu_inst|Add0~90  = CARRY(( \reg_file_inst|ReadData1[22]~231_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[22]~231_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~86  ))

	.dataa(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\reg_file_inst|ReadData1[22]~231_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[22]~231_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~89_sumout ),
	.cout(\alu_inst|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~89 .extended_lut = "off";
defparam \alu_inst|Add0~89 .lut_mask = 64'h0000EA2A000000FF;
defparam \alu_inst|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y38_N9
cyclonev_lcell_comb \alu_inst|Add0~93 (
// Equation(s):
// \alu_inst|Add0~93_sumout  = SUM(( \reg_file_inst|ReadData1[23]~241_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[23]~241_combout ))) # 
// (\control_unit_inst|Decoder0~0_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~90  ))
// \alu_inst|Add0~94  = CARRY(( \reg_file_inst|ReadData1[23]~241_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[23]~241_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~90  ))

	.dataa(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\reg_file_inst|ReadData1[23]~241_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[23]~241_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~93_sumout ),
	.cout(\alu_inst|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~93 .extended_lut = "off";
defparam \alu_inst|Add0~93 .lut_mask = 64'h0000EA2A000000FF;
defparam \alu_inst|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y35_N57
cyclonev_lcell_comb \data_memory_inst|ram_memory~183 (
// Equation(s):
// \data_memory_inst|ram_memory~183_combout  = ( \reg_file_inst|ReadData2[23]~241_combout  & ( (\data_memory_inst|ram_memory~183_combout ) # (\rtl~0_combout ) ) ) # ( !\reg_file_inst|ReadData2[23]~241_combout  & ( (!\rtl~0_combout  & 
// \data_memory_inst|ram_memory~183_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~0_combout ),
	.datad(!\data_memory_inst|ram_memory~183_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[23]~241_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~183 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~183 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y35_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~247 (
// Equation(s):
// \data_memory_inst|ram_memory~247_combout  = ( \reg_file_inst|ReadData2[23]~241_combout  & ( (\data_memory_inst|ram_memory~247_combout ) # (\rtl~1_combout ) ) ) # ( !\reg_file_inst|ReadData2[23]~241_combout  & ( (!\rtl~1_combout  & 
// \data_memory_inst|ram_memory~247_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~1_combout ),
	.datad(!\data_memory_inst|ram_memory~247_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[23]~241_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~247 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~247 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y35_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~215 (
// Equation(s):
// \data_memory_inst|ram_memory~215_combout  = ( \reg_file_inst|ReadData2[23]~241_combout  & ( (\rtl~3_combout ) # (\data_memory_inst|ram_memory~215_combout ) ) ) # ( !\reg_file_inst|ReadData2[23]~241_combout  & ( (\data_memory_inst|ram_memory~215_combout  & 
// !\rtl~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~215_combout ),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[23]~241_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~215 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~215 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y35_N54
cyclonev_lcell_comb \data_memory_inst|ram_memory~87 (
// Equation(s):
// \data_memory_inst|ram_memory~87_combout  = ( \rtl~7_combout  & ( \reg_file_inst|ReadData2[23]~241_combout  ) ) # ( !\rtl~7_combout  & ( \data_memory_inst|ram_memory~87_combout  ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[23]~241_combout ),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~87_combout ),
	.datae(gnd),
	.dataf(!\rtl~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~87 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~87 .lut_mask = 64'h00FF00FF33333333;
defparam \data_memory_inst|ram_memory~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y35_N45
cyclonev_lcell_comb \data_memory_inst|ram_memory~119 (
// Equation(s):
// \data_memory_inst|ram_memory~119_combout  = ( \reg_file_inst|ReadData2[23]~241_combout  & ( (\rtl~5_combout ) # (\data_memory_inst|ram_memory~119_combout ) ) ) # ( !\reg_file_inst|ReadData2[23]~241_combout  & ( (\data_memory_inst|ram_memory~119_combout  & 
// !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~119_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[23]~241_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~119 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~119 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y35_N24
cyclonev_lcell_comb \data_memory_inst|ram_memory~55 (
// Equation(s):
// \data_memory_inst|ram_memory~55_combout  = ( \reg_file_inst|ReadData2[23]~241_combout  & ( (\rtl~4_combout ) # (\data_memory_inst|ram_memory~55_combout ) ) ) # ( !\reg_file_inst|ReadData2[23]~241_combout  & ( (\data_memory_inst|ram_memory~55_combout  & 
// !\rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~55_combout ),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[23]~241_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~55 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~55 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y35_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~23 (
// Equation(s):
// \data_memory_inst|ram_memory~23_combout  = ( \reg_file_inst|ReadData2[23]~241_combout  & ( (\data_memory_inst|ram_memory~23_combout ) # (\rtl~6_combout ) ) ) # ( !\reg_file_inst|ReadData2[23]~241_combout  & ( (!\rtl~6_combout  & 
// \data_memory_inst|ram_memory~23_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~6_combout ),
	.datad(!\data_memory_inst|ram_memory~23_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[23]~241_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~23 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~23 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y35_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~476 (
// Equation(s):
// \data_memory_inst|ram_memory~476_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~23_combout )) # (\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~55_combout 
// )))))) # (\alu_inst|Add0~9_sumout  & (\alu_inst|Add0~1_sumout )) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~87_combout )) # (\alu_inst|Add0~1_sumout  & 
// (((\data_memory_inst|ram_memory~119_combout )))))) # (\alu_inst|Add0~9_sumout  & (\alu_inst|Add0~1_sumout )) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\alu_inst|Add0~1_sumout ),
	.datac(!\data_memory_inst|ram_memory~87_combout ),
	.datad(!\data_memory_inst|ram_memory~119_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~55_combout ),
	.datag(!\data_memory_inst|ram_memory~23_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~476_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~476 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~476 .lut_mask = 64'h1919193B3B3B193B;
defparam \data_memory_inst|ram_memory~476 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y35_N51
cyclonev_lcell_comb \data_memory_inst|ram_memory~151 (
// Equation(s):
// \data_memory_inst|ram_memory~151_combout  = ( \rtl~2_combout  & ( \reg_file_inst|ReadData2[23]~241_combout  ) ) # ( !\rtl~2_combout  & ( \data_memory_inst|ram_memory~151_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[23]~241_combout ),
	.datad(!\data_memory_inst|ram_memory~151_combout ),
	.datae(gnd),
	.dataf(!\rtl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~151 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~151 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \data_memory_inst|ram_memory~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y35_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~348 (
// Equation(s):
// \data_memory_inst|ram_memory~348_combout  = ( !\alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & (((\data_memory_inst|ram_memory~476_combout )))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~476_combout  & 
// ((\data_memory_inst|ram_memory~151_combout ))) # (\data_memory_inst|ram_memory~476_combout  & (\data_memory_inst|ram_memory~183_combout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & (((\data_memory_inst|ram_memory~476_combout 
// )))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~476_combout  & ((\data_memory_inst|ram_memory~215_combout ))) # (\data_memory_inst|ram_memory~476_combout  & (\data_memory_inst|ram_memory~247_combout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~183_combout ),
	.datab(!\data_memory_inst|ram_memory~247_combout ),
	.datac(!\data_memory_inst|ram_memory~215_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~476_combout ),
	.datag(!\data_memory_inst|ram_memory~151_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~348 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~348 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_memory_inst|ram_memory~348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y35_N48
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \data_memory_inst|ram_memory~348_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~93_sumout ))) # (\control_unit_inst|Decoder0~2_combout  & (\PC_adder_inst|Add0~85_sumout ))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~348_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~93_sumout ))) # (\control_unit_inst|Decoder0~2_combout  
// & (\PC_adder_inst|Add0~85_sumout )))) ) )

	.dataa(!\PC_adder_inst|Add0~85_sumout ),
	.datab(!\control_unit_inst|Decoder0~2_combout ),
	.datac(!\alu_inst|Add0~93_sumout ),
	.datad(!\control_unit_inst|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~348_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h1D001D001DFF1DFF;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y35_N48
cyclonev_lcell_comb \reg_file_inst|regs[12][23]~feeder (
// Equation(s):
// \reg_file_inst|regs[12][23]~feeder_combout  = ( \Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[12][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[12][23]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[12][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[12][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y35_N49
dffeas \reg_file_inst|regs[12][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[12][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][23] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y34_N51
cyclonev_lcell_comb \reg_file_inst|ReadData1[23]~233 (
// Equation(s):
// \reg_file_inst|ReadData1[23]~233_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[14][23]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & \reg_file_inst|regs[13][23]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[14][23]~q  & ( (\instruction_memory_inst|memoria_ROM~22_combout ) # (\reg_file_inst|regs[12][23]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~21_combout  & ( 
// !\reg_file_inst|regs[14][23]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & \reg_file_inst|regs[13][23]~q ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( !\reg_file_inst|regs[14][23]~q  & ( (\reg_file_inst|regs[12][23]~q  & 
// !\instruction_memory_inst|memoria_ROM~22_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[12][23]~q ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(!\reg_file_inst|regs[13][23]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.dataf(!\reg_file_inst|regs[14][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[23]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[23]~233 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[23]~233 .lut_mask = 64'h505000F05F5F00F0;
defparam \reg_file_inst|ReadData1[23]~233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y34_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[23]~234 (
// Equation(s):
// \reg_file_inst|ReadData1[23]~234_combout  = ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( \instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[1][23]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|regs[1][23]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[23]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[23]~234 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[23]~234 .lut_mask = 64'h0000000000FF0000;
defparam \reg_file_inst|ReadData1[23]~234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y34_N12
cyclonev_lcell_comb \reg_file_inst|ReadData1[23]~235 (
// Equation(s):
// \reg_file_inst|ReadData1[23]~235_combout  = ( \reg_file_inst|ReadData1[23]~234_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (!\instruction_memory_inst|memoria_ROM~23_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// ((\reg_file_inst|ReadData1[23]~233_combout ))) ) ) # ( !\reg_file_inst|ReadData1[23]~234_combout  & ( (\reg_file_inst|ReadData1[23]~233_combout  & \instruction_memory_inst|memoria_ROM~24_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData1[23]~233_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[23]~234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[23]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[23]~235 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[23]~235 .lut_mask = 64'h000F000FAA0FAA0F;
defparam \reg_file_inst|ReadData1[23]~235 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y34_N0
cyclonev_lcell_comb \reg_file_inst|ReadData1[23]~239 (
// Equation(s):
// \reg_file_inst|ReadData1[23]~239_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[31][23]~q  & \instruction_memory_inst|memoria_ROM~23_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[31][23]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[23]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[23]~239 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[23]~239 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData1[23]~239 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N42
cyclonev_lcell_comb \reg_file_inst|ReadData1[23]~237 (
// Equation(s):
// \reg_file_inst|ReadData1[23]~237_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[25][23]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[17][23]~q ) ) )

	.dataa(!\reg_file_inst|regs[25][23]~q ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|regs[17][23]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[23]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[23]~237 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[23]~237 .lut_mask = 64'h00F000F050505050;
defparam \reg_file_inst|ReadData1[23]~237 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y35_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[23]~238 (
// Equation(s):
// \reg_file_inst|ReadData1[23]~238_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[30][23]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[22][23]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[26][23]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[18][23]~q  ) ) )

	.dataa(!\reg_file_inst|regs[18][23]~q ),
	.datab(!\reg_file_inst|regs[26][23]~q ),
	.datac(!\reg_file_inst|regs[22][23]~q ),
	.datad(!\reg_file_inst|regs[30][23]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[23]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[23]~238 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[23]~238 .lut_mask = 64'h555533330F0F00FF;
defparam \reg_file_inst|ReadData1[23]~238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N3
cyclonev_lcell_comb \reg_file_inst|ReadData1[23]~236 (
// Equation(s):
// \reg_file_inst|ReadData1[23]~236_combout  = ( \reg_file_inst|regs[24][23]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[20][23]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[28][23]~q )) ) ) ) # ( !\reg_file_inst|regs[24][23]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & 
// ((\reg_file_inst|regs[20][23]~q ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[28][23]~q )) ) ) ) # ( \reg_file_inst|regs[24][23]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// (\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[16][23]~q ) ) ) ) # ( !\reg_file_inst|regs[24][23]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (\reg_file_inst|regs[16][23]~q  & 
// !\instruction_memory_inst|memoria_ROM~24_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[16][23]~q ),
	.datab(!\reg_file_inst|regs[28][23]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|regs[20][23]~q ),
	.datae(!\reg_file_inst|regs[24][23]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[23]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[23]~236 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[23]~236 .lut_mask = 64'h50505F5F03F303F3;
defparam \reg_file_inst|ReadData1[23]~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y34_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[23]~240 (
// Equation(s):
// \reg_file_inst|ReadData1[23]~240_combout  = ( \reg_file_inst|ReadData1[23]~238_combout  & ( \reg_file_inst|ReadData1[23]~236_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout ) # ((!\instruction_memory_inst|memoria_ROM~22_combout  & 
// ((\reg_file_inst|ReadData1[23]~237_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[23]~239_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[23]~238_combout  & ( \reg_file_inst|ReadData1[23]~236_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout ) # ((\reg_file_inst|ReadData1[23]~237_combout )))) # (\instruction_memory_inst|memoria_ROM~22_combout  & 
// (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[23]~239_combout ))) ) ) ) # ( \reg_file_inst|ReadData1[23]~238_combout  & ( !\reg_file_inst|ReadData1[23]~236_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[23]~237_combout )))) # (\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout ) # ((\reg_file_inst|ReadData1[23]~239_combout 
// )))) ) ) ) # ( !\reg_file_inst|ReadData1[23]~238_combout  & ( !\reg_file_inst|ReadData1[23]~236_combout  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout  & 
// ((\reg_file_inst|ReadData1[23]~237_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[23]~239_combout )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\reg_file_inst|ReadData1[23]~239_combout ),
	.datad(!\reg_file_inst|ReadData1[23]~237_combout ),
	.datae(!\reg_file_inst|ReadData1[23]~238_combout ),
	.dataf(!\reg_file_inst|ReadData1[23]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[23]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[23]~240 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[23]~240 .lut_mask = 64'h0123456789ABCDEF;
defparam \reg_file_inst|ReadData1[23]~240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y34_N6
cyclonev_lcell_comb \reg_file_inst|ReadData1[23]~232 (
// Equation(s):
// \reg_file_inst|ReadData1[23]~232_combout  = ( \reg_file_inst|regs[11][23]~q  & ( \reg_file_inst|regs[8][23]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((\instruction_memory_inst|memoria_ROM~22_combout ) # (\reg_file_inst|regs[9][23]~q ))) ) ) ) # ( !\reg_file_inst|regs[11][23]~q  & ( \reg_file_inst|regs[8][23]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout ) # (\reg_file_inst|regs[9][23]~q ))) ) ) ) # ( \reg_file_inst|regs[11][23]~q  & ( !\reg_file_inst|regs[8][23]~q  & ( 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((\instruction_memory_inst|memoria_ROM~22_combout ) # (\reg_file_inst|regs[9][23]~q ))) ) ) ) # ( !\reg_file_inst|regs[11][23]~q  & ( !\reg_file_inst|regs[8][23]~q  & ( (\reg_file_inst|regs[9][23]~q  & 
// (\instruction_memory_inst|memoria_ROM~21_combout  & !\instruction_memory_inst|memoria_ROM~22_combout )) ) ) )

	.dataa(!\reg_file_inst|regs[9][23]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(!\reg_file_inst|regs[11][23]~q ),
	.dataf(!\reg_file_inst|regs[8][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[23]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[23]~232 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[23]~232 .lut_mask = 64'h11001133DD00DD33;
defparam \reg_file_inst|ReadData1[23]~232 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y34_N36
cyclonev_lcell_comb \reg_file_inst|ReadData1[23]~241 (
// Equation(s):
// \reg_file_inst|ReadData1[23]~241_combout  = ( \reg_file_inst|ReadData1[23]~240_combout  & ( \reg_file_inst|ReadData1[23]~232_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout ) # ((!\reg_file_inst|ReadData1[29]~6_combout  & 
// \reg_file_inst|ReadData1[23]~235_combout )) ) ) ) # ( !\reg_file_inst|ReadData1[23]~240_combout  & ( \reg_file_inst|ReadData1[23]~232_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[29]~5_combout  & 
// \reg_file_inst|ReadData1[23]~235_combout )) # (\reg_file_inst|ReadData1[29]~6_combout  & (!\reg_file_inst|ReadData1[29]~5_combout )) ) ) ) # ( \reg_file_inst|ReadData1[23]~240_combout  & ( !\reg_file_inst|ReadData1[23]~232_combout  & ( 
// (!\reg_file_inst|ReadData1[29]~6_combout  & ((!\reg_file_inst|ReadData1[29]~5_combout ) # (\reg_file_inst|ReadData1[23]~235_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[23]~240_combout  & ( !\reg_file_inst|ReadData1[23]~232_combout  & ( 
// (!\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[29]~5_combout  & \reg_file_inst|ReadData1[23]~235_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datab(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData1[23]~235_combout ),
	.datae(!\reg_file_inst|ReadData1[23]~240_combout ),
	.dataf(!\reg_file_inst|ReadData1[23]~232_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[23]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[23]~241 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[23]~241 .lut_mask = 64'h002288AA4466CCEE;
defparam \reg_file_inst|ReadData1[23]~241 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y38_N12
cyclonev_lcell_comb \alu_inst|Add0~97 (
// Equation(s):
// \alu_inst|Add0~97_sumout  = SUM(( \reg_file_inst|ReadData1[24]~251_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[24]~251_combout ))) # 
// (\control_unit_inst|Decoder0~0_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~94  ))
// \alu_inst|Add0~98  = CARRY(( \reg_file_inst|ReadData1[24]~251_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[24]~251_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~94  ))

	.dataa(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\reg_file_inst|ReadData1[24]~251_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[24]~251_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~97_sumout ),
	.cout(\alu_inst|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~97 .extended_lut = "off";
defparam \alu_inst|Add0~97 .lut_mask = 64'h0000EA2A000000FF;
defparam \alu_inst|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y36_N33
cyclonev_lcell_comb \data_memory_inst|ram_memory~184 (
// Equation(s):
// \data_memory_inst|ram_memory~184_combout  = ( \rtl~0_combout  & ( \reg_file_inst|ReadData2[24]~251_combout  ) ) # ( !\rtl~0_combout  & ( \data_memory_inst|ram_memory~184_combout  ) )

	.dataa(!\data_memory_inst|ram_memory~184_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[24]~251_combout ),
	.datae(!\rtl~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~184 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~184 .lut_mask = 64'h555500FF555500FF;
defparam \data_memory_inst|ram_memory~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y36_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~216 (
// Equation(s):
// \data_memory_inst|ram_memory~216_combout  = ( \data_memory_inst|ram_memory~216_combout  & ( \reg_file_inst|ReadData2[24]~251_combout  ) ) # ( !\data_memory_inst|ram_memory~216_combout  & ( \reg_file_inst|ReadData2[24]~251_combout  & ( \rtl~3_combout  ) ) 
// ) # ( \data_memory_inst|ram_memory~216_combout  & ( !\reg_file_inst|ReadData2[24]~251_combout  & ( !\rtl~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~3_combout ),
	.datae(!\data_memory_inst|ram_memory~216_combout ),
	.dataf(!\reg_file_inst|ReadData2[24]~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~216 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~216 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \data_memory_inst|ram_memory~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y36_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~248 (
// Equation(s):
// \data_memory_inst|ram_memory~248_combout  = ( \rtl~1_combout  & ( \data_memory_inst|ram_memory~248_combout  & ( \reg_file_inst|ReadData2[24]~251_combout  ) ) ) # ( !\rtl~1_combout  & ( \data_memory_inst|ram_memory~248_combout  ) ) # ( \rtl~1_combout  & ( 
// !\data_memory_inst|ram_memory~248_combout  & ( \reg_file_inst|ReadData2[24]~251_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[24]~251_combout ),
	.datad(gnd),
	.datae(!\rtl~1_combout ),
	.dataf(!\data_memory_inst|ram_memory~248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~248 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~248 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \data_memory_inst|ram_memory~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y36_N24
cyclonev_lcell_comb \data_memory_inst|ram_memory~88 (
// Equation(s):
// \data_memory_inst|ram_memory~88_combout  = ( \data_memory_inst|ram_memory~88_combout  & ( (!\rtl~7_combout ) # (\reg_file_inst|ReadData2[24]~251_combout ) ) ) # ( !\data_memory_inst|ram_memory~88_combout  & ( (\reg_file_inst|ReadData2[24]~251_combout  & 
// \rtl~7_combout ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[24]~251_combout ),
	.datac(gnd),
	.datad(!\rtl~7_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~88 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~88 .lut_mask = 64'h00330033FF33FF33;
defparam \data_memory_inst|ram_memory~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y36_N57
cyclonev_lcell_comb \data_memory_inst|ram_memory~120 (
// Equation(s):
// \data_memory_inst|ram_memory~120_combout  = ( \rtl~5_combout  & ( \reg_file_inst|ReadData2[24]~251_combout  ) ) # ( !\rtl~5_combout  & ( \data_memory_inst|ram_memory~120_combout  ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[24]~251_combout ),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~120_combout ),
	.datae(gnd),
	.dataf(!\rtl~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~120 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~120 .lut_mask = 64'h00FF00FF33333333;
defparam \data_memory_inst|ram_memory~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y36_N51
cyclonev_lcell_comb \data_memory_inst|ram_memory~56 (
// Equation(s):
// \data_memory_inst|ram_memory~56_combout  = ( \rtl~4_combout  & ( \reg_file_inst|ReadData2[24]~251_combout  ) ) # ( !\rtl~4_combout  & ( \data_memory_inst|ram_memory~56_combout  ) )

	.dataa(!\reg_file_inst|ReadData2[24]~251_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~56_combout ),
	.datae(gnd),
	.dataf(!\rtl~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~56 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~56 .lut_mask = 64'h00FF00FF55555555;
defparam \data_memory_inst|ram_memory~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y36_N54
cyclonev_lcell_comb \data_memory_inst|ram_memory~24 (
// Equation(s):
// \data_memory_inst|ram_memory~24_combout  = ( \rtl~6_combout  & ( \reg_file_inst|ReadData2[24]~251_combout  ) ) # ( !\rtl~6_combout  & ( \data_memory_inst|ram_memory~24_combout  ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[24]~251_combout ),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~24_combout ),
	.datae(gnd),
	.dataf(!\rtl~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~24 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~24 .lut_mask = 64'h00FF00FF33333333;
defparam \data_memory_inst|ram_memory~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y36_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~480 (
// Equation(s):
// \data_memory_inst|ram_memory~480_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~24_combout )) # (\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~56_combout 
// )))))) # (\alu_inst|Add0~9_sumout  & (\alu_inst|Add0~1_sumout )) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~88_combout )) # (\alu_inst|Add0~1_sumout  & 
// (((\data_memory_inst|ram_memory~120_combout )))))) # (\alu_inst|Add0~9_sumout  & (\alu_inst|Add0~1_sumout )) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\alu_inst|Add0~1_sumout ),
	.datac(!\data_memory_inst|ram_memory~88_combout ),
	.datad(!\data_memory_inst|ram_memory~120_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~56_combout ),
	.datag(!\data_memory_inst|ram_memory~24_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~480_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~480 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~480 .lut_mask = 64'h1919193B3B3B193B;
defparam \data_memory_inst|ram_memory~480 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y36_N45
cyclonev_lcell_comb \data_memory_inst|ram_memory~152 (
// Equation(s):
// \data_memory_inst|ram_memory~152_combout  = ( \data_memory_inst|ram_memory~152_combout  & ( \rtl~2_combout  & ( \reg_file_inst|ReadData2[24]~251_combout  ) ) ) # ( !\data_memory_inst|ram_memory~152_combout  & ( \rtl~2_combout  & ( 
// \reg_file_inst|ReadData2[24]~251_combout  ) ) ) # ( \data_memory_inst|ram_memory~152_combout  & ( !\rtl~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData2[24]~251_combout ),
	.datae(!\data_memory_inst|ram_memory~152_combout ),
	.dataf(!\rtl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~152 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~152 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \data_memory_inst|ram_memory~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y36_N12
cyclonev_lcell_comb \data_memory_inst|ram_memory~352 (
// Equation(s):
// \data_memory_inst|ram_memory~352_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~480_combout ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~480_combout  & 
// ((\data_memory_inst|ram_memory~152_combout ))) # (\data_memory_inst|ram_memory~480_combout  & (\data_memory_inst|ram_memory~184_combout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & (((\data_memory_inst|ram_memory~480_combout 
// )))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~480_combout  & (\data_memory_inst|ram_memory~216_combout )) # (\data_memory_inst|ram_memory~480_combout  & ((\data_memory_inst|ram_memory~248_combout )))))) ) )

	.dataa(!\data_memory_inst|ram_memory~184_combout ),
	.datab(!\alu_inst|Add0~9_sumout ),
	.datac(!\data_memory_inst|ram_memory~216_combout ),
	.datad(!\data_memory_inst|ram_memory~248_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~480_combout ),
	.datag(!\data_memory_inst|ram_memory~152_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~352 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~352 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_memory_inst|ram_memory~352 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y38_N36
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \data_memory_inst|ram_memory~352_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~97_sumout ))) # (\control_unit_inst|Decoder0~2_combout  & (\PC_adder_inst|Add0~89_sumout ))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~352_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~97_sumout ))) # (\control_unit_inst|Decoder0~2_combout  
// & (\PC_adder_inst|Add0~89_sumout )))) ) )

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(!\control_unit_inst|Decoder0~2_combout ),
	.datac(!\PC_adder_inst|Add0~89_sumout ),
	.datad(!\alu_inst|Add0~97_sumout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~352_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y35_N53
dffeas \reg_file_inst|regs[26][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][24] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y35_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[24]~248 (
// Equation(s):
// \reg_file_inst|ReadData1[24]~248_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[30][24]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[22][24]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[26][24]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[18][24]~q  ) ) )

	.dataa(!\reg_file_inst|regs[26][24]~q ),
	.datab(!\reg_file_inst|regs[30][24]~q ),
	.datac(!\reg_file_inst|regs[18][24]~q ),
	.datad(!\reg_file_inst|regs[22][24]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[24]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[24]~248 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[24]~248 .lut_mask = 64'h0F0F555500FF3333;
defparam \reg_file_inst|ReadData1[24]~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y40_N51
cyclonev_lcell_comb \reg_file_inst|ReadData1[24]~249 (
// Equation(s):
// \reg_file_inst|ReadData1[24]~249_combout  = ( \reg_file_inst|regs[31][24]~q  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \instruction_memory_inst|memoria_ROM~23_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[31][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[24]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[24]~249 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[24]~249 .lut_mask = 64'h0000000011111111;
defparam \reg_file_inst|ReadData1[24]~249 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y36_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[24]~246 (
// Equation(s):
// \reg_file_inst|ReadData1[24]~246_combout  = ( \reg_file_inst|regs[20][24]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[28][24]~q ) ) ) ) # ( 
// !\reg_file_inst|regs[20][24]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|regs[28][24]~q ) ) ) ) # ( \reg_file_inst|regs[20][24]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[16][24]~q )) # (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[24][24]~q ))) ) ) ) # ( 
// !\reg_file_inst|regs[20][24]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[16][24]~q )) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// ((\reg_file_inst|regs[24][24]~q ))) ) ) )

	.dataa(!\reg_file_inst|regs[16][24]~q ),
	.datab(!\reg_file_inst|regs[24][24]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|regs[28][24]~q ),
	.datae(!\reg_file_inst|regs[20][24]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[24]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[24]~246 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[24]~246 .lut_mask = 64'h53535353000FF0FF;
defparam \reg_file_inst|ReadData1[24]~246 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y40_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[24]~247 (
// Equation(s):
// \reg_file_inst|ReadData1[24]~247_combout  = ( \reg_file_inst|regs[17][24]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((!\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[25][24]~q ))) ) ) # ( 
// !\reg_file_inst|regs[17][24]~q  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[25][24]~q )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datac(gnd),
	.datad(!\reg_file_inst|regs[25][24]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[17][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[24]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[24]~247 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[24]~247 .lut_mask = 64'h0044004488CC88CC;
defparam \reg_file_inst|ReadData1[24]~247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y40_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[24]~250 (
// Equation(s):
// \reg_file_inst|ReadData1[24]~250_combout  = ( \reg_file_inst|ReadData1[24]~246_combout  & ( \reg_file_inst|ReadData1[24]~247_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout ) # ((!\instruction_memory_inst|memoria_ROM~21_combout  & 
// (\reg_file_inst|ReadData1[24]~248_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[24]~249_combout )))) ) ) ) # ( !\reg_file_inst|ReadData1[24]~246_combout  & ( \reg_file_inst|ReadData1[24]~247_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[24]~248_combout  & ((\instruction_memory_inst|memoria_ROM~22_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~22_combout ) # (\reg_file_inst|ReadData1[24]~249_combout )))) ) ) ) # ( \reg_file_inst|ReadData1[24]~246_combout  & ( !\reg_file_inst|ReadData1[24]~247_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout 
//  & (((!\instruction_memory_inst|memoria_ROM~22_combout )) # (\reg_file_inst|ReadData1[24]~248_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (((\reg_file_inst|ReadData1[24]~249_combout  & \instruction_memory_inst|memoria_ROM~22_combout 
// )))) ) ) ) # ( !\reg_file_inst|ReadData1[24]~246_combout  & ( !\reg_file_inst|ReadData1[24]~247_combout  & ( (\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & 
// (\reg_file_inst|ReadData1[24]~248_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[24]~249_combout ))))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\reg_file_inst|ReadData1[24]~248_combout ),
	.datac(!\reg_file_inst|ReadData1[24]~249_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(!\reg_file_inst|ReadData1[24]~246_combout ),
	.dataf(!\reg_file_inst|ReadData1[24]~247_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[24]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[24]~250 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[24]~250 .lut_mask = 64'h0027AA275527FF27;
defparam \reg_file_inst|ReadData1[24]~250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y40_N12
cyclonev_lcell_comb \reg_file_inst|ReadData1[24]~243 (
// Equation(s):
// \reg_file_inst|ReadData1[24]~243_combout  = ( \reg_file_inst|regs[14][24]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[12][24]~q )) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[13][24]~q ))))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (!\instruction_memory_inst|memoria_ROM~21_combout )) ) ) # ( !\reg_file_inst|regs[14][24]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[12][24]~q )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[13][24]~q ))))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\reg_file_inst|regs[12][24]~q ),
	.datad(!\reg_file_inst|regs[13][24]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[14][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[24]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[24]~243 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[24]~243 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \reg_file_inst|ReadData1[24]~243 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y38_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[24]~244 (
// Equation(s):
// \reg_file_inst|ReadData1[24]~244_combout  = ( \reg_file_inst|regs[1][24]~q  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[24]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[24]~244 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[24]~244 .lut_mask = 64'h0000000055005500;
defparam \reg_file_inst|ReadData1[24]~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y38_N30
cyclonev_lcell_comb \reg_file_inst|ReadData1[24]~245 (
// Equation(s):
// \reg_file_inst|ReadData1[24]~245_combout  = ( \reg_file_inst|ReadData1[24]~244_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (!\instruction_memory_inst|memoria_ROM~23_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// ((\reg_file_inst|ReadData1[24]~243_combout ))) ) ) # ( !\reg_file_inst|ReadData1[24]~244_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|ReadData1[24]~243_combout ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|ReadData1[24]~243_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[24]~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[24]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[24]~245 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[24]~245 .lut_mask = 64'h00330033C0F3C0F3;
defparam \reg_file_inst|ReadData1[24]~245 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y38_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[24]~242 (
// Equation(s):
// \reg_file_inst|ReadData1[24]~242_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[11][24]~q  & \instruction_memory_inst|memoria_ROM~21_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[8][24]~q )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[9][24]~q ))) ) )

	.dataa(!\reg_file_inst|regs[8][24]~q ),
	.datab(!\reg_file_inst|regs[11][24]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\reg_file_inst|regs[9][24]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[24]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[24]~242 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[24]~242 .lut_mask = 64'h505F505F03030303;
defparam \reg_file_inst|ReadData1[24]~242 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y38_N12
cyclonev_lcell_comb \reg_file_inst|ReadData1[24]~251 (
// Equation(s):
// \reg_file_inst|ReadData1[24]~251_combout  = ( \reg_file_inst|ReadData1[29]~5_combout  & ( (\reg_file_inst|ReadData1[24]~245_combout  & !\reg_file_inst|ReadData1[29]~6_combout ) ) ) # ( !\reg_file_inst|ReadData1[29]~5_combout  & ( 
// (!\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[24]~250_combout )) # (\reg_file_inst|ReadData1[29]~6_combout  & ((\reg_file_inst|ReadData1[24]~242_combout ))) ) )

	.dataa(!\reg_file_inst|ReadData1[24]~250_combout ),
	.datab(!\reg_file_inst|ReadData1[24]~245_combout ),
	.datac(!\reg_file_inst|ReadData1[24]~242_combout ),
	.datad(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[24]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[24]~251 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[24]~251 .lut_mask = 64'h550F550F33003300;
defparam \reg_file_inst|ReadData1[24]~251 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y38_N15
cyclonev_lcell_comb \alu_inst|Add0~101 (
// Equation(s):
// \alu_inst|Add0~101_sumout  = SUM(( \reg_file_inst|ReadData1[25]~261_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[25]~261_combout ))) # 
// (\control_unit_inst|Decoder0~0_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~98  ))
// \alu_inst|Add0~102  = CARRY(( \reg_file_inst|ReadData1[25]~261_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[25]~261_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~98  ))

	.dataa(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\reg_file_inst|ReadData1[25]~261_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[25]~261_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~101_sumout ),
	.cout(\alu_inst|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~101 .extended_lut = "off";
defparam \alu_inst|Add0~101 .lut_mask = 64'h0000EA2A000000FF;
defparam \alu_inst|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y41_N33
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \alu_inst|Add0~101_sumout  & ( (!\control_unit_inst|Decoder0~0_combout  & (((!\control_unit_inst|Decoder0~2_combout ) # (\PC_adder_inst|Add0~93_sumout )))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\data_memory_inst|ram_memory~356_combout )) ) ) # ( !\alu_inst|Add0~101_sumout  & ( (!\control_unit_inst|Decoder0~0_combout  & (((\PC_adder_inst|Add0~93_sumout  & \control_unit_inst|Decoder0~2_combout )))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\data_memory_inst|ram_memory~356_combout )) ) )

	.dataa(!\data_memory_inst|ram_memory~356_combout ),
	.datab(!\PC_adder_inst|Add0~93_sumout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\control_unit_inst|Decoder0~2_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h05350535F535F535;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y41_N35
dffeas \reg_file_inst|regs[20][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][25] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y41_N57
cyclonev_lcell_comb \reg_file_inst|ReadData1[25]~256 (
// Equation(s):
// \reg_file_inst|ReadData1[25]~256_combout  = ( \reg_file_inst|regs[24][25]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[20][25]~q )) # 
// (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[28][25]~q ))) ) ) ) # ( !\reg_file_inst|regs[24][25]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & 
// (\reg_file_inst|regs[20][25]~q )) # (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[28][25]~q ))) ) ) ) # ( \reg_file_inst|regs[24][25]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (\reg_file_inst|regs[16][25]~q ) 
// # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) ) # ( !\reg_file_inst|regs[24][25]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|regs[16][25]~q ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datab(!\reg_file_inst|regs[20][25]~q ),
	.datac(!\reg_file_inst|regs[28][25]~q ),
	.datad(!\reg_file_inst|regs[16][25]~q ),
	.datae(!\reg_file_inst|regs[24][25]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[25]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[25]~256 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[25]~256 .lut_mask = 64'h00AA55FF27272727;
defparam \reg_file_inst|ReadData1[25]~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y37_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[25]~259 (
// Equation(s):
// \reg_file_inst|ReadData1[25]~259_combout  = (\instruction_memory_inst|memoria_ROM~24_combout  & (\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[31][25]~q ))

	.dataa(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|regs[31][25]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[25]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[25]~259 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[25]~259 .lut_mask = 64'h0005000500050005;
defparam \reg_file_inst|ReadData1[25]~259 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y41_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[25]~258 (
// Equation(s):
// \reg_file_inst|ReadData1[25]~258_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[30][25]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[22][25]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[26][25]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[18][25]~q  ) ) )

	.dataa(!\reg_file_inst|regs[22][25]~q ),
	.datab(!\reg_file_inst|regs[18][25]~q ),
	.datac(!\reg_file_inst|regs[26][25]~q ),
	.datad(!\reg_file_inst|regs[30][25]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[25]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[25]~258 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[25]~258 .lut_mask = 64'h33330F0F555500FF;
defparam \reg_file_inst|ReadData1[25]~258 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y42_N57
cyclonev_lcell_comb \reg_file_inst|ReadData1[25]~257 (
// Equation(s):
// \reg_file_inst|ReadData1[25]~257_combout  = ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[25][25]~q  & ( (\reg_file_inst|regs[17][25]~q ) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~23_combout  & ( !\reg_file_inst|regs[25][25]~q  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|regs[17][25]~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|regs[17][25]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.dataf(!\reg_file_inst|regs[25][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[25]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[25]~257 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[25]~257 .lut_mask = 64'h00F000000FFF0000;
defparam \reg_file_inst|ReadData1[25]~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y37_N30
cyclonev_lcell_comb \reg_file_inst|ReadData1[25]~260 (
// Equation(s):
// \reg_file_inst|ReadData1[25]~260_combout  = ( \reg_file_inst|ReadData1[25]~258_combout  & ( \reg_file_inst|ReadData1[25]~257_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & (((\reg_file_inst|ReadData1[25]~256_combout )) # 
// (\instruction_memory_inst|memoria_ROM~21_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout ) # ((\reg_file_inst|ReadData1[25]~259_combout )))) ) ) ) # ( 
// !\reg_file_inst|ReadData1[25]~258_combout  & ( \reg_file_inst|ReadData1[25]~257_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & (((\reg_file_inst|ReadData1[25]~256_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[25]~259_combout )))) ) ) ) # ( \reg_file_inst|ReadData1[25]~258_combout  & ( !\reg_file_inst|ReadData1[25]~257_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[25]~256_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~21_combout ) # ((\reg_file_inst|ReadData1[25]~259_combout )))) ) ) ) # ( !\reg_file_inst|ReadData1[25]~258_combout  & ( !\reg_file_inst|ReadData1[25]~257_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[25]~256_combout ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & (\instruction_memory_inst|memoria_ROM~21_combout  
// & ((\reg_file_inst|ReadData1[25]~259_combout )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\reg_file_inst|ReadData1[25]~256_combout ),
	.datad(!\reg_file_inst|ReadData1[25]~259_combout ),
	.datae(!\reg_file_inst|ReadData1[25]~258_combout ),
	.dataf(!\reg_file_inst|ReadData1[25]~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[25]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[25]~260 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[25]~260 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_file_inst|ReadData1[25]~260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y39_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[25]~252 (
// Equation(s):
// \reg_file_inst|ReadData1[25]~252_combout  = ( \reg_file_inst|regs[8][25]~q  & ( \instruction_memory_inst|memoria_ROM~22_combout  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[11][25]~q ) ) ) ) # ( 
// !\reg_file_inst|regs[8][25]~q  & ( \instruction_memory_inst|memoria_ROM~22_combout  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[11][25]~q ) ) ) ) # ( \reg_file_inst|regs[8][25]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout ) # (\reg_file_inst|regs[9][25]~q ) ) ) ) # ( !\reg_file_inst|regs[8][25]~q  & ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// (\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[9][25]~q ) ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\reg_file_inst|regs[11][25]~q ),
	.datad(!\reg_file_inst|regs[9][25]~q ),
	.datae(!\reg_file_inst|regs[8][25]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[25]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[25]~252 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[25]~252 .lut_mask = 64'h0033CCFF03030303;
defparam \reg_file_inst|ReadData1[25]~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y37_N36
cyclonev_lcell_comb \reg_file_inst|ReadData1[25]~254 (
// Equation(s):
// \reg_file_inst|ReadData1[25]~254_combout  = (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[1][25]~q  & !\instruction_memory_inst|memoria_ROM~22_combout ))

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\reg_file_inst|regs[1][25]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[25]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[25]~254 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[25]~254 .lut_mask = 64'h0300030003000300;
defparam \reg_file_inst|ReadData1[25]~254 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y41_N54
cyclonev_lcell_comb \reg_file_inst|ReadData1[25]~253 (
// Equation(s):
// \reg_file_inst|ReadData1[25]~253_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[13][25]~q  & ( (\reg_file_inst|regs[14][25]~q  & !\instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[13][25]~q  & ( (\instruction_memory_inst|memoria_ROM~21_combout ) # (\reg_file_inst|regs[12][25]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~22_combout  & ( 
// !\reg_file_inst|regs[13][25]~q  & ( (\reg_file_inst|regs[14][25]~q  & !\instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|regs[13][25]~q  & ( (\reg_file_inst|regs[12][25]~q  & 
// !\instruction_memory_inst|memoria_ROM~21_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[12][25]~q ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[14][25]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\reg_file_inst|regs[13][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[25]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[25]~253 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[25]~253 .lut_mask = 64'h55000F0055FF0F00;
defparam \reg_file_inst|ReadData1[25]~253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y37_N36
cyclonev_lcell_comb \reg_file_inst|ReadData1[25]~255 (
// Equation(s):
// \reg_file_inst|ReadData1[25]~255_combout  = ( \reg_file_inst|ReadData1[25]~253_combout  & ( ((!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|ReadData1[25]~254_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) # ( 
// !\reg_file_inst|ReadData1[25]~253_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|ReadData1[25]~254_combout )) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|ReadData1[25]~254_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[25]~253_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[25]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[25]~255 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[25]~255 .lut_mask = 64'h00C000C033F333F3;
defparam \reg_file_inst|ReadData1[25]~255 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y37_N21
cyclonev_lcell_comb \reg_file_inst|ReadData1[25]~261 (
// Equation(s):
// \reg_file_inst|ReadData1[25]~261_combout  = ( \reg_file_inst|ReadData1[25]~255_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & (((\reg_file_inst|ReadData1[25]~260_combout )) # (\reg_file_inst|ReadData1[29]~5_combout ))) # 
// (\reg_file_inst|ReadData1[29]~6_combout  & (!\reg_file_inst|ReadData1[29]~5_combout  & ((\reg_file_inst|ReadData1[25]~252_combout )))) ) ) # ( !\reg_file_inst|ReadData1[25]~255_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & 
// ((!\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[25]~260_combout )) # (\reg_file_inst|ReadData1[29]~6_combout  & ((\reg_file_inst|ReadData1[25]~252_combout ))))) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datab(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datac(!\reg_file_inst|ReadData1[25]~260_combout ),
	.datad(!\reg_file_inst|ReadData1[25]~252_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[25]~255_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[25]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[25]~261 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[25]~261 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \reg_file_inst|ReadData1[25]~261 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y38_N18
cyclonev_lcell_comb \alu_inst|Add0~105 (
// Equation(s):
// \alu_inst|Add0~105_sumout  = SUM(( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[26]~271_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \reg_file_inst|ReadData1[26]~271_combout  ) + ( \alu_inst|Add0~102  ))
// \alu_inst|Add0~106  = CARRY(( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[26]~271_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \reg_file_inst|ReadData1[26]~271_combout  ) + ( \alu_inst|Add0~102  ))

	.dataa(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\reg_file_inst|ReadData2[26]~271_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[26]~271_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~105_sumout ),
	.cout(\alu_inst|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~105 .extended_lut = "off";
defparam \alu_inst|Add0~105 .lut_mask = 64'h0000FF00000015D5;
defparam \alu_inst|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y39_N6
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \alu_inst|Add0~105_sumout  & ( (!\control_unit_inst|Decoder0~0_combout  & (((!\control_unit_inst|Decoder0~2_combout ) # (\PC_adder_inst|Add0~97_sumout )))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\data_memory_inst|ram_memory~360_combout )) ) ) # ( !\alu_inst|Add0~105_sumout  & ( (!\control_unit_inst|Decoder0~0_combout  & (((\control_unit_inst|Decoder0~2_combout  & \PC_adder_inst|Add0~97_sumout )))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\data_memory_inst|ram_memory~360_combout )) ) )

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(!\data_memory_inst|ram_memory~360_combout ),
	.datac(!\control_unit_inst|Decoder0~2_combout ),
	.datad(!\PC_adder_inst|Add0~97_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h111B111BB1BBB1BB;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y37_N14
dffeas \reg_file_inst|regs[11][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][26] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y37_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[26]~262 (
// Equation(s):
// \reg_file_inst|ReadData2[26]~262_combout  = ( \reg_file_inst|regs[9][26]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout ) # ((\reg_file_inst|regs[8][26]~q )))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[11][26]~q ))) ) ) # ( !\reg_file_inst|regs[9][26]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[8][26]~q )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[11][26]~q ))) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\reg_file_inst|regs[11][26]~q ),
	.datad(!\reg_file_inst|regs[8][26]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[9][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[26]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[26]~262 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[26]~262 .lut_mask = 64'h042604268CAE8CAE;
defparam \reg_file_inst|ReadData2[26]~262 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y35_N27
cyclonev_lcell_comb \reg_file_inst|ReadData2[26]~268 (
// Equation(s):
// \reg_file_inst|ReadData2[26]~268_combout  = ( \reg_file_inst|regs[22][26]~q  & ( \reg_file_inst|regs[30][26]~q  & ( ((!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[18][26]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout  
// & ((\reg_file_inst|regs[26][26]~q )))) # (\instruction_memory_inst|memoria_ROM~18_combout ) ) ) ) # ( !\reg_file_inst|regs[22][26]~q  & ( \reg_file_inst|regs[30][26]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[18][26]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[26][26]~q ))))) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// (\instruction_memory_inst|memoria_ROM~19_combout )) ) ) ) # ( \reg_file_inst|regs[22][26]~q  & ( !\reg_file_inst|regs[30][26]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((!\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|regs[18][26]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[26][26]~q ))))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (!\instruction_memory_inst|memoria_ROM~19_combout )) ) ) ) # ( 
// !\reg_file_inst|regs[22][26]~q  & ( !\reg_file_inst|regs[30][26]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[18][26]~q )) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[26][26]~q ))))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\reg_file_inst|regs[18][26]~q ),
	.datad(!\reg_file_inst|regs[26][26]~q ),
	.datae(!\reg_file_inst|regs[22][26]~q ),
	.dataf(!\reg_file_inst|regs[30][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[26]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[26]~268 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[26]~268 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_file_inst|ReadData2[26]~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y39_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[26]~269 (
// Equation(s):
// \reg_file_inst|ReadData2[26]~269_combout  = ( \instruction_memory_inst|memoria_ROM~19_combout  & ( (\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[31][26]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\reg_file_inst|regs[31][26]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[26]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[26]~269 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[26]~269 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData2[26]~269 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[26]~267 (
// Equation(s):
// \reg_file_inst|ReadData2[26]~267_combout  = ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[25][26]~q  & ( (\reg_file_inst|regs[17][26]~q ) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[25][26]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|regs[17][26]~q ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file_inst|regs[17][26]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|regs[25][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[26]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[26]~267 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[26]~267 .lut_mask = 64'h00AA000055FF0000;
defparam \reg_file_inst|ReadData2[26]~267 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y35_N6
cyclonev_lcell_comb \reg_file_inst|ReadData2[26]~266 (
// Equation(s):
// \reg_file_inst|ReadData2[26]~266_combout  = ( \reg_file_inst|regs[16][26]~q  & ( \reg_file_inst|regs[28][26]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((!\instruction_memory_inst|memoria_ROM~19_combout ) # ((\reg_file_inst|regs[24][26]~q 
// )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((\reg_file_inst|regs[20][26]~q )) # (\instruction_memory_inst|memoria_ROM~19_combout ))) ) ) ) # ( !\reg_file_inst|regs[16][26]~q  & ( \reg_file_inst|regs[28][26]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[24][26]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((\reg_file_inst|regs[20][26]~q )) # 
// (\instruction_memory_inst|memoria_ROM~19_combout ))) ) ) ) # ( \reg_file_inst|regs[16][26]~q  & ( !\reg_file_inst|regs[28][26]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((!\instruction_memory_inst|memoria_ROM~19_combout ) # 
// ((\reg_file_inst|regs[24][26]~q )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[20][26]~q )))) ) ) ) # ( !\reg_file_inst|regs[16][26]~q  & ( 
// !\reg_file_inst|regs[28][26]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[24][26]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[20][26]~q )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\reg_file_inst|regs[24][26]~q ),
	.datad(!\reg_file_inst|regs[20][26]~q ),
	.datae(!\reg_file_inst|regs[16][26]~q ),
	.dataf(!\reg_file_inst|regs[28][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[26]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[26]~266 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[26]~266 .lut_mask = 64'h02468ACE13579BDF;
defparam \reg_file_inst|ReadData2[26]~266 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y35_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[26]~270 (
// Equation(s):
// \reg_file_inst|ReadData2[26]~270_combout  = ( \reg_file_inst|ReadData2[26]~267_combout  & ( \reg_file_inst|ReadData2[26]~266_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout ) # ((!\instruction_memory_inst|memoria_ROM~14_combout  & 
// ((\reg_file_inst|ReadData2[26]~269_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[26]~268_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[26]~267_combout  & ( \reg_file_inst|ReadData2[26]~266_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (((\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|ReadData2[26]~269_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~15_combout )) # (\reg_file_inst|ReadData2[26]~268_combout ))) ) ) ) # ( \reg_file_inst|ReadData2[26]~267_combout  & ( !\reg_file_inst|ReadData2[26]~266_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout 
//  & (((!\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|ReadData2[26]~269_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[26]~268_combout  & (\instruction_memory_inst|memoria_ROM~15_combout 
// ))) ) ) ) # ( !\reg_file_inst|ReadData2[26]~267_combout  & ( !\reg_file_inst|ReadData2[26]~266_combout  & ( (\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & 
// ((\reg_file_inst|ReadData2[26]~269_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|ReadData2[26]~268_combout )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datab(!\reg_file_inst|ReadData2[26]~268_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|ReadData2[26]~269_combout ),
	.datae(!\reg_file_inst|ReadData2[26]~267_combout ),
	.dataf(!\reg_file_inst|ReadData2[26]~266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[26]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[26]~270 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[26]~270 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \reg_file_inst|ReadData2[26]~270 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y37_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[26]~264 (
// Equation(s):
// \reg_file_inst|ReadData2[26]~264_combout  = ( \reg_file_inst|regs[1][26]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[26]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[26]~264 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[26]~264 .lut_mask = 64'h00000000C0C0C0C0;
defparam \reg_file_inst|ReadData2[26]~264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y39_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[26]~263 (
// Equation(s):
// \reg_file_inst|ReadData2[26]~263_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( \instruction_memory_inst|memoria_ROM~15_combout  & ( \reg_file_inst|regs[14][26]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~14_combout  & ( 
// !\instruction_memory_inst|memoria_ROM~15_combout  & ( \reg_file_inst|regs[12][26]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( \reg_file_inst|regs[13][26]~q  ) ) )

	.dataa(!\reg_file_inst|regs[14][26]~q ),
	.datab(!\reg_file_inst|regs[13][26]~q ),
	.datac(!\reg_file_inst|regs[12][26]~q ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[26]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[26]~263 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[26]~263 .lut_mask = 64'h33330F0F00005555;
defparam \reg_file_inst|ReadData2[26]~263 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y39_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[26]~265 (
// Equation(s):
// \reg_file_inst|ReadData2[26]~265_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|ReadData2[26]~263_combout  & ( \instruction_memory_inst|memoria_ROM~19_combout  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & 
// ( \reg_file_inst|ReadData2[26]~263_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|ReadData2[26]~264_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|ReadData2[26]~263_combout  & ( 
// (\reg_file_inst|ReadData2[26]~264_combout  & !\instruction_memory_inst|memoria_ROM~19_combout ) ) ) )

	.dataa(!\reg_file_inst|ReadData2[26]~264_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|ReadData2[26]~263_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[26]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[26]~265 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[26]~265 .lut_mask = 64'h5500000055FF00FF;
defparam \reg_file_inst|ReadData2[26]~265 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y39_N39
cyclonev_lcell_comb \reg_file_inst|ReadData2[26]~271 (
// Equation(s):
// \reg_file_inst|ReadData2[26]~271_combout  = ( \reg_file_inst|ReadData2[4]~6_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & \reg_file_inst|ReadData2[26]~265_combout ) ) ) # ( !\reg_file_inst|ReadData2[4]~6_combout  & ( 
// (!\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[26]~270_combout ))) # (\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[26]~262_combout )) ) )

	.dataa(!\reg_file_inst|ReadData2[26]~262_combout ),
	.datab(!\reg_file_inst|ReadData2[26]~270_combout ),
	.datac(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datad(!\reg_file_inst|ReadData2[26]~265_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[26]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[26]~271 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[26]~271 .lut_mask = 64'h3535353500F000F0;
defparam \reg_file_inst|ReadData2[26]~271 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y38_N21
cyclonev_lcell_comb \alu_inst|Add0~109 (
// Equation(s):
// \alu_inst|Add0~109_sumout  = SUM(( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[27]~281_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \reg_file_inst|ReadData1[27]~281_combout  ) + ( \alu_inst|Add0~106  ))
// \alu_inst|Add0~110  = CARRY(( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[27]~281_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \reg_file_inst|ReadData1[27]~281_combout  ) + ( \alu_inst|Add0~106  ))

	.dataa(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\reg_file_inst|ReadData2[27]~281_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[27]~281_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~109_sumout ),
	.cout(\alu_inst|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~109 .extended_lut = "off";
defparam \alu_inst|Add0~109 .lut_mask = 64'h0000FF00000015D5;
defparam \alu_inst|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y38_N39
cyclonev_lcell_comb \pc_select_for_branch~3 (
// Equation(s):
// \pc_select_for_branch~3_combout  = ( !\alu_inst|Add0~37_sumout  & ( !\alu_inst|Add0~45_sumout  & ( (!\alu_inst|Add0~21_sumout  & (!\alu_inst|Add0~25_sumout  & (!\alu_inst|Add0~33_sumout  & !\alu_inst|Add0~29_sumout ))) ) ) )

	.dataa(!\alu_inst|Add0~21_sumout ),
	.datab(!\alu_inst|Add0~25_sumout ),
	.datac(!\alu_inst|Add0~33_sumout ),
	.datad(!\alu_inst|Add0~29_sumout ),
	.datae(!\alu_inst|Add0~37_sumout ),
	.dataf(!\alu_inst|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_select_for_branch~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_select_for_branch~3 .extended_lut = "off";
defparam \pc_select_for_branch~3 .lut_mask = 64'h8000000000000000;
defparam \pc_select_for_branch~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y36_N50
dffeas \reg_file_inst|regs[22][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N29
dffeas \reg_file_inst|regs[26][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N56
dffeas \reg_file_inst|regs[30][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N20
dffeas \reg_file_inst|regs[18][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y36_N54
cyclonev_lcell_comb \reg_file_inst|ReadData2[29]~298 (
// Equation(s):
// \reg_file_inst|ReadData2[29]~298_combout  = ( \reg_file_inst|regs[30][29]~q  & ( \reg_file_inst|regs[18][29]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (((!\instruction_memory_inst|memoria_ROM~18_combout )) # 
// (\reg_file_inst|regs[22][29]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (((\instruction_memory_inst|memoria_ROM~18_combout ) # (\reg_file_inst|regs[26][29]~q )))) ) ) ) # ( !\reg_file_inst|regs[30][29]~q  & ( \reg_file_inst|regs[18][29]~q 
//  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (((!\instruction_memory_inst|memoria_ROM~18_combout )) # (\reg_file_inst|regs[22][29]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (((\reg_file_inst|regs[26][29]~q  & 
// !\instruction_memory_inst|memoria_ROM~18_combout )))) ) ) ) # ( \reg_file_inst|regs[30][29]~q  & ( !\reg_file_inst|regs[18][29]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[22][29]~q  & 
// ((\instruction_memory_inst|memoria_ROM~18_combout )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (((\instruction_memory_inst|memoria_ROM~18_combout ) # (\reg_file_inst|regs[26][29]~q )))) ) ) ) # ( !\reg_file_inst|regs[30][29]~q  & ( 
// !\reg_file_inst|regs[18][29]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[22][29]~q  & ((\instruction_memory_inst|memoria_ROM~18_combout )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (((\reg_file_inst|regs[26][29]~q  & !\instruction_memory_inst|memoria_ROM~18_combout )))) ) ) )

	.dataa(!\reg_file_inst|regs[22][29]~q ),
	.datab(!\reg_file_inst|regs[26][29]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\reg_file_inst|regs[30][29]~q ),
	.dataf(!\reg_file_inst|regs[18][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[29]~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[29]~298 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[29]~298 .lut_mask = 64'h0350035FF350F35F;
defparam \reg_file_inst|ReadData2[29]~298 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y36_N32
dffeas \reg_file_inst|regs[24][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N29
dffeas \reg_file_inst|regs[28][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N49
dffeas \reg_file_inst|regs[20][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N5
dffeas \reg_file_inst|regs[16][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y36_N48
cyclonev_lcell_comb \reg_file_inst|ReadData2[29]~296 (
// Equation(s):
// \reg_file_inst|ReadData2[29]~296_combout  = ( \reg_file_inst|regs[20][29]~q  & ( \reg_file_inst|regs[16][29]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout ) # ((!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[24][29]~q 
// )) # (\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[28][29]~q )))) ) ) ) # ( !\reg_file_inst|regs[20][29]~q  & ( \reg_file_inst|regs[16][29]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~18_combout )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[24][29]~q )) # (\instruction_memory_inst|memoria_ROM~18_combout  & 
// ((\reg_file_inst|regs[28][29]~q ))))) ) ) ) # ( \reg_file_inst|regs[20][29]~q  & ( !\reg_file_inst|regs[16][29]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (((\instruction_memory_inst|memoria_ROM~18_combout )))) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[24][29]~q )) # (\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[28][29]~q ))))) ) ) ) # ( 
// !\reg_file_inst|regs[20][29]~q  & ( !\reg_file_inst|regs[16][29]~q  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[24][29]~q )) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[28][29]~q ))))) ) ) )

	.dataa(!\reg_file_inst|regs[24][29]~q ),
	.datab(!\reg_file_inst|regs[28][29]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\reg_file_inst|regs[20][29]~q ),
	.dataf(!\reg_file_inst|regs[16][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[29]~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[29]~296 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[29]~296 .lut_mask = 64'h050305F3F503F5F3;
defparam \reg_file_inst|ReadData2[29]~296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y35_N20
dffeas \reg_file_inst|regs[25][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N26
dffeas \reg_file_inst|regs[17][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[29]~297 (
// Equation(s):
// \reg_file_inst|ReadData2[29]~297_combout  = ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[17][29]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|regs[25][29]~q )) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[25][29]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[17][29]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[29]~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[29]~297 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[29]~297 .lut_mask = 64'h03F303F300000000;
defparam \reg_file_inst|ReadData2[29]~297 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y36_N56
dffeas \reg_file_inst|regs[31][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y36_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[29]~299 (
// Equation(s):
// \reg_file_inst|ReadData2[29]~299_combout  = ( \reg_file_inst|regs[31][29]~q  & ( (\instruction_memory_inst|memoria_ROM~18_combout  & \instruction_memory_inst|memoria_ROM~19_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[31][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[29]~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[29]~299 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[29]~299 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData2[29]~299 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y36_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[29]~300 (
// Equation(s):
// \reg_file_inst|ReadData2[29]~300_combout  = ( \reg_file_inst|ReadData2[29]~297_combout  & ( \reg_file_inst|ReadData2[29]~299_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout ) # ((!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|ReadData2[29]~296_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[29]~298_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[29]~297_combout  & ( \reg_file_inst|ReadData2[29]~299_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (((\instruction_memory_inst|memoria_ROM~15_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|ReadData2[29]~296_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[29]~298_combout )))) ) ) ) # ( \reg_file_inst|ReadData2[29]~297_combout  & ( !\reg_file_inst|ReadData2[29]~299_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & (((!\instruction_memory_inst|memoria_ROM~15_combout )))) # (\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|ReadData2[29]~296_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[29]~298_combout )))) ) ) ) # ( !\reg_file_inst|ReadData2[29]~297_combout  & ( !\reg_file_inst|ReadData2[29]~299_combout  & ( 
// (\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[29]~296_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[29]~298_combout )))) ) 
// ) )

	.dataa(!\reg_file_inst|ReadData2[29]~298_combout ),
	.datab(!\reg_file_inst|ReadData2[29]~296_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(!\reg_file_inst|ReadData2[29]~297_combout ),
	.dataf(!\reg_file_inst|ReadData2[29]~299_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[29]~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[29]~300 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[29]~300 .lut_mask = 64'h0305F30503F5F3F5;
defparam \reg_file_inst|ReadData2[29]~300 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y35_N56
dffeas \reg_file_inst|regs[9][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y35_N29
dffeas \reg_file_inst|regs[8][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N9
cyclonev_lcell_comb \reg_file_inst|ReadData2[29]~292 (
// Equation(s):
// \reg_file_inst|ReadData2[29]~292_combout  = ( \reg_file_inst|regs[11][29]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[9][29]~q )) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[8][29]~q ))))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout )))) ) ) # ( !\reg_file_inst|regs[11][29]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[9][29]~q )) # (\instruction_memory_inst|memoria_ROM~14_combout  & ((\reg_file_inst|regs[8][29]~q ))))) ) )

	.dataa(!\reg_file_inst|regs[9][29]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\reg_file_inst|regs[8][29]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[11][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[29]~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[29]~292 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[29]~292 .lut_mask = 64'h404C404C707C707C;
defparam \reg_file_inst|ReadData2[29]~292 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y36_N32
dffeas \reg_file_inst|regs[13][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y36_N53
dffeas \reg_file_inst|regs[14][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y36_N47
dffeas \reg_file_inst|regs[12][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y36_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[29]~293 (
// Equation(s):
// \reg_file_inst|ReadData2[29]~293_combout  = ( \reg_file_inst|regs[12][29]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[13][29]~q  & (!\instruction_memory_inst|memoria_ROM~15_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & (((!\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|regs[14][29]~q )))) ) ) # ( !\reg_file_inst|regs[12][29]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & 
// (\reg_file_inst|regs[13][29]~q  & (!\instruction_memory_inst|memoria_ROM~15_combout ))) # (\instruction_memory_inst|memoria_ROM~14_combout  & (((\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|regs[14][29]~q )))) ) )

	.dataa(!\reg_file_inst|regs[13][29]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|regs[14][29]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[12][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[29]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[29]~293 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[29]~293 .lut_mask = 64'h4043404370737073;
defparam \reg_file_inst|ReadData2[29]~293 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y36_N17
dffeas \reg_file_inst|regs[1][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y36_N30
cyclonev_lcell_comb \reg_file_inst|ReadData2[29]~294 (
// Equation(s):
// \reg_file_inst|ReadData2[29]~294_combout  = ( \reg_file_inst|regs[1][29]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[29]~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[29]~294 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[29]~294 .lut_mask = 64'h00000000F000F000;
defparam \reg_file_inst|ReadData2[29]~294 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y36_N6
cyclonev_lcell_comb \reg_file_inst|ReadData2[29]~295 (
// Equation(s):
// \reg_file_inst|ReadData2[29]~295_combout  = ( \reg_file_inst|ReadData2[29]~294_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (!\instruction_memory_inst|memoria_ROM~18_combout )) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|ReadData2[29]~293_combout ))) ) ) # ( !\reg_file_inst|ReadData2[29]~294_combout  & ( (\reg_file_inst|ReadData2[29]~293_combout  & \instruction_memory_inst|memoria_ROM~19_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[29]~293_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[29]~294_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[29]~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[29]~295 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[29]~295 .lut_mask = 64'h000F000FAA0FAA0F;
defparam \reg_file_inst|ReadData2[29]~295 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y36_N24
cyclonev_lcell_comb \reg_file_inst|ReadData2[29]~301 (
// Equation(s):
// \reg_file_inst|ReadData2[29]~301_combout  = ( \reg_file_inst|ReadData2[29]~295_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & (((\reg_file_inst|ReadData2[4]~6_combout )) # (\reg_file_inst|ReadData2[29]~300_combout ))) # 
// (\reg_file_inst|ReadData2[4]~7_combout  & (((\reg_file_inst|ReadData2[29]~292_combout  & !\reg_file_inst|ReadData2[4]~6_combout )))) ) ) # ( !\reg_file_inst|ReadData2[29]~295_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & 
// ((!\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[29]~300_combout )) # (\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[29]~292_combout ))))) ) )

	.dataa(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datab(!\reg_file_inst|ReadData2[29]~300_combout ),
	.datac(!\reg_file_inst|ReadData2[29]~292_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[29]~295_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[29]~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[29]~301 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[29]~301 .lut_mask = 64'h2700270027AA27AA;
defparam \reg_file_inst|ReadData2[29]~301 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y36_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~125 (
// Equation(s):
// \data_memory_inst|ram_memory~125_combout  = ( \reg_file_inst|ReadData2[29]~301_combout  & ( (\rtl~5_combout ) # (\data_memory_inst|ram_memory~125_combout ) ) ) # ( !\reg_file_inst|ReadData2[29]~301_combout  & ( (\data_memory_inst|ram_memory~125_combout  & 
// !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~125_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[29]~301_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~125 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~125 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y36_N48
cyclonev_lcell_comb \data_memory_inst|ram_memory~93 (
// Equation(s):
// \data_memory_inst|ram_memory~93_combout  = ( \reg_file_inst|ReadData2[29]~301_combout  & ( (\rtl~7_combout ) # (\data_memory_inst|ram_memory~93_combout ) ) ) # ( !\reg_file_inst|ReadData2[29]~301_combout  & ( (\data_memory_inst|ram_memory~93_combout  & 
// !\rtl~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~93_combout ),
	.datad(!\rtl~7_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[29]~301_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~93 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~93 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y36_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~61 (
// Equation(s):
// \data_memory_inst|ram_memory~61_combout  = ( \reg_file_inst|ReadData2[29]~301_combout  & ( (\rtl~4_combout ) # (\data_memory_inst|ram_memory~61_combout ) ) ) # ( !\reg_file_inst|ReadData2[29]~301_combout  & ( (\data_memory_inst|ram_memory~61_combout  & 
// !\rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~61_combout ),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[29]~301_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~61 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~61 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y36_N27
cyclonev_lcell_comb \data_memory_inst|ram_memory~29 (
// Equation(s):
// \data_memory_inst|ram_memory~29_combout  = ( \reg_file_inst|ReadData2[29]~301_combout  & ( (\data_memory_inst|ram_memory~29_combout ) # (\rtl~6_combout ) ) ) # ( !\reg_file_inst|ReadData2[29]~301_combout  & ( (!\rtl~6_combout  & 
// \data_memory_inst|ram_memory~29_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~6_combout ),
	.datad(!\data_memory_inst|ram_memory~29_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[29]~301_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~29 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~29 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y36_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~500 (
// Equation(s):
// \data_memory_inst|ram_memory~500_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~29_combout  & (!\alu_inst|Add0~9_sumout ))))) # (\alu_inst|Add0~1_sumout  & 
// ((((\data_memory_inst|ram_memory~61_combout ) # (\alu_inst|Add0~9_sumout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~93_combout  & (!\alu_inst|Add0~9_sumout ))))) # (\alu_inst|Add0~1_sumout  & 
// ((((\alu_inst|Add0~9_sumout ))) # (\data_memory_inst|ram_memory~125_combout ))) ) )

	.dataa(!\alu_inst|Add0~1_sumout ),
	.datab(!\data_memory_inst|ram_memory~125_combout ),
	.datac(!\data_memory_inst|ram_memory~93_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~61_combout ),
	.datag(!\data_memory_inst|ram_memory~29_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~500_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~500 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~500 .lut_mask = 64'h0A551B555F551B55;
defparam \data_memory_inst|ram_memory~500 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y36_N33
cyclonev_lcell_comb \data_memory_inst|ram_memory~253 (
// Equation(s):
// \data_memory_inst|ram_memory~253_combout  = ( \reg_file_inst|ReadData2[29]~301_combout  & ( (\rtl~1_combout ) # (\data_memory_inst|ram_memory~253_combout ) ) ) # ( !\reg_file_inst|ReadData2[29]~301_combout  & ( (\data_memory_inst|ram_memory~253_combout  & 
// !\rtl~1_combout ) ) )

	.dataa(!\data_memory_inst|ram_memory~253_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~1_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[29]~301_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~253 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~253 .lut_mask = 64'h5500550055FF55FF;
defparam \data_memory_inst|ram_memory~253 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y36_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~221 (
// Equation(s):
// \data_memory_inst|ram_memory~221_combout  = ( \reg_file_inst|ReadData2[29]~301_combout  & ( (\rtl~3_combout ) # (\data_memory_inst|ram_memory~221_combout ) ) ) # ( !\reg_file_inst|ReadData2[29]~301_combout  & ( (\data_memory_inst|ram_memory~221_combout  & 
// !\rtl~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~221_combout ),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[29]~301_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~221 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~221 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~221 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y36_N9
cyclonev_lcell_comb \data_memory_inst|ram_memory~189 (
// Equation(s):
// \data_memory_inst|ram_memory~189_combout  = ( \reg_file_inst|ReadData2[29]~301_combout  & ( (\rtl~0_combout ) # (\data_memory_inst|ram_memory~189_combout ) ) ) # ( !\reg_file_inst|ReadData2[29]~301_combout  & ( (\data_memory_inst|ram_memory~189_combout  & 
// !\rtl~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~189_combout ),
	.datad(!\rtl~0_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[29]~301_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~189 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~189 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~189 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y36_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~157 (
// Equation(s):
// \data_memory_inst|ram_memory~157_combout  = ( \reg_file_inst|ReadData2[29]~301_combout  & ( (\data_memory_inst|ram_memory~157_combout ) # (\rtl~2_combout ) ) ) # ( !\reg_file_inst|ReadData2[29]~301_combout  & ( (!\rtl~2_combout  & 
// \data_memory_inst|ram_memory~157_combout ) ) )

	.dataa(!\rtl~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~157_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[29]~301_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~157 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~157 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \data_memory_inst|ram_memory~157 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y36_N42
cyclonev_lcell_comb \data_memory_inst|ram_memory~372 (
// Equation(s):
// \data_memory_inst|ram_memory~372_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~500_combout  & (((\data_memory_inst|ram_memory~157_combout  & (\alu_inst|Add0~9_sumout ))))) # (\data_memory_inst|ram_memory~500_combout  & 
// ((((!\alu_inst|Add0~9_sumout ) # (\data_memory_inst|ram_memory~189_combout ))))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\data_memory_inst|ram_memory~500_combout  & (((\data_memory_inst|ram_memory~221_combout  & (\alu_inst|Add0~9_sumout ))))) # 
// (\data_memory_inst|ram_memory~500_combout  & ((((!\alu_inst|Add0~9_sumout ))) # (\data_memory_inst|ram_memory~253_combout ))) ) )

	.dataa(!\data_memory_inst|ram_memory~500_combout ),
	.datab(!\data_memory_inst|ram_memory~253_combout ),
	.datac(!\data_memory_inst|ram_memory~221_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~189_combout ),
	.datag(!\data_memory_inst|ram_memory~157_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~372 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~372 .lut_mask = 64'h550A551B555F551B;
defparam \data_memory_inst|ram_memory~372 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N42
cyclonev_lcell_comb \reg_file_inst|regs[22][31]~feeder (
// Equation(s):
// \reg_file_inst|regs[22][31]~feeder_combout  = ( \Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[22][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[22][31]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[22][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[22][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y36_N44
dffeas \reg_file_inst|regs[22][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[22][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y37_N32
dffeas \reg_file_inst|regs[18][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y37_N17
dffeas \reg_file_inst|regs[30][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y37_N7
dffeas \reg_file_inst|regs[26][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y37_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[31]~318 (
// Equation(s):
// \reg_file_inst|ReadData2[31]~318_combout  = ( \reg_file_inst|regs[30][31]~q  & ( \reg_file_inst|regs[26][31]~q  & ( ((!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[18][31]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[22][31]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( !\reg_file_inst|regs[30][31]~q  & ( \reg_file_inst|regs[26][31]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[18][31]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[22][31]~q )))) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & (((!\instruction_memory_inst|memoria_ROM~18_combout )))) ) ) ) # ( \reg_file_inst|regs[30][31]~q  & ( !\reg_file_inst|regs[26][31]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~18_combout  & ((\reg_file_inst|regs[18][31]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[22][31]~q )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (((\instruction_memory_inst|memoria_ROM~18_combout )))) ) ) ) # ( !\reg_file_inst|regs[30][31]~q  & ( !\reg_file_inst|regs[26][31]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout  & 
// ((\reg_file_inst|regs[18][31]~q ))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[22][31]~q )))) ) ) )

	.dataa(!\reg_file_inst|regs[22][31]~q ),
	.datab(!\reg_file_inst|regs[18][31]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\reg_file_inst|regs[30][31]~q ),
	.dataf(!\reg_file_inst|regs[26][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[31]~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[31]~318 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[31]~318 .lut_mask = 64'h3050305F3F503F5F;
defparam \reg_file_inst|ReadData2[31]~318 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y36_N44
dffeas \reg_file_inst|regs[20][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N27
cyclonev_lcell_comb \reg_file_inst|regs[28][31]~feeder (
// Equation(s):
// \reg_file_inst|regs[28][31]~feeder_combout  = ( \Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[28][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[28][31]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[28][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[28][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y36_N29
dffeas \reg_file_inst|regs[28][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[28][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N58
dffeas \reg_file_inst|regs[16][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y36_N56
dffeas \reg_file_inst|regs[24][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y36_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[31]~316 (
// Equation(s):
// \reg_file_inst|ReadData2[31]~316_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[24][31]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[20][31]~q )) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[28][31]~q ))) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[24][31]~q  & ( (\instruction_memory_inst|memoria_ROM~19_combout ) # 
// (\reg_file_inst|regs[16][31]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[24][31]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[20][31]~q )) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[28][31]~q ))) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[24][31]~q  & ( (\reg_file_inst|regs[16][31]~q  & 
// !\instruction_memory_inst|memoria_ROM~19_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[20][31]~q ),
	.datab(!\reg_file_inst|regs[28][31]~q ),
	.datac(!\reg_file_inst|regs[16][31]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|regs[24][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[31]~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[31]~316 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[31]~316 .lut_mask = 64'h0F0055330FFF5533;
defparam \reg_file_inst|ReadData2[31]~316 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y36_N26
dffeas \reg_file_inst|regs[31][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y36_N27
cyclonev_lcell_comb \reg_file_inst|ReadData2[31]~319 (
// Equation(s):
// \reg_file_inst|ReadData2[31]~319_combout  = ( \reg_file_inst|regs[31][31]~q  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & \instruction_memory_inst|memoria_ROM~18_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[31][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[31]~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[31]~319 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[31]~319 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData2[31]~319 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y36_N44
dffeas \reg_file_inst|regs[25][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y36_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[31]~317 (
// Equation(s):
// \reg_file_inst|ReadData2[31]~317_combout  = ( \reg_file_inst|regs[17][31]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & ((!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[25][31]~q ))) ) ) # ( 
// !\reg_file_inst|regs[17][31]~q  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & (!\instruction_memory_inst|memoria_ROM~18_combout  & \reg_file_inst|regs[25][31]~q )) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(!\reg_file_inst|regs[25][31]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[17][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[31]~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[31]~317 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[31]~317 .lut_mask = 64'h00300030C0F0C0F0;
defparam \reg_file_inst|ReadData2[31]~317 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y36_N6
cyclonev_lcell_comb \reg_file_inst|ReadData2[31]~320 (
// Equation(s):
// \reg_file_inst|ReadData2[31]~320_combout  = ( \reg_file_inst|ReadData2[31]~319_combout  & ( \reg_file_inst|ReadData2[31]~317_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout ) # ((!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|ReadData2[31]~316_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[31]~318_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[31]~319_combout  & ( \reg_file_inst|ReadData2[31]~317_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|ReadData2[31]~316_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[31]~318_combout  & 
// (\instruction_memory_inst|memoria_ROM~14_combout ))) ) ) ) # ( \reg_file_inst|ReadData2[31]~319_combout  & ( !\reg_file_inst|ReadData2[31]~317_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (((\instruction_memory_inst|memoria_ROM~14_combout  & \reg_file_inst|ReadData2[31]~316_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout )) # (\reg_file_inst|ReadData2[31]~318_combout 
// ))) ) ) ) # ( !\reg_file_inst|ReadData2[31]~319_combout  & ( !\reg_file_inst|ReadData2[31]~317_combout  & ( (\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|ReadData2[31]~316_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[31]~318_combout )))) ) ) )

	.dataa(!\reg_file_inst|ReadData2[31]~318_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datad(!\reg_file_inst|ReadData2[31]~316_combout ),
	.datae(!\reg_file_inst|ReadData2[31]~319_combout ),
	.dataf(!\reg_file_inst|ReadData2[31]~317_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[31]~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[31]~320 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[31]~320 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \reg_file_inst|ReadData2[31]~320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y35_N50
dffeas \reg_file_inst|regs[1][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y35_N54
cyclonev_lcell_comb \reg_file_inst|ReadData2[31]~314 (
// Equation(s):
// \reg_file_inst|ReadData2[31]~314_combout  = ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( \reg_file_inst|regs[1][31]~q  ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[1][31]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[31]~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[31]~314 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[31]~314 .lut_mask = 64'h3333000000000000;
defparam \reg_file_inst|ReadData2[31]~314 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y36_N10
dffeas \reg_file_inst|regs[13][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y36_N52
dffeas \reg_file_inst|regs[14][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y36_N38
dffeas \reg_file_inst|regs[12][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y36_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[31]~313 (
// Equation(s):
// \reg_file_inst|ReadData2[31]~313_combout  = ( \reg_file_inst|regs[14][31]~q  & ( \reg_file_inst|regs[12][31]~q  & ( ((\reg_file_inst|regs[13][31]~q  & !\instruction_memory_inst|memoria_ROM~15_combout )) # (\instruction_memory_inst|memoria_ROM~14_combout ) 
// ) ) ) # ( !\reg_file_inst|regs[14][31]~q  & ( \reg_file_inst|regs[12][31]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|regs[13][31]~q ))) ) ) ) # ( 
// \reg_file_inst|regs[14][31]~q  & ( !\reg_file_inst|regs[12][31]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout  & (\reg_file_inst|regs[13][31]~q  & !\instruction_memory_inst|memoria_ROM~15_combout )) # 
// (\instruction_memory_inst|memoria_ROM~14_combout  & ((\instruction_memory_inst|memoria_ROM~15_combout ))) ) ) ) # ( !\reg_file_inst|regs[14][31]~q  & ( !\reg_file_inst|regs[12][31]~q  & ( (\reg_file_inst|regs[13][31]~q  & 
// (!\instruction_memory_inst|memoria_ROM~14_combout  & !\instruction_memory_inst|memoria_ROM~15_combout )) ) ) )

	.dataa(!\reg_file_inst|regs[13][31]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(gnd),
	.datae(!\reg_file_inst|regs[14][31]~q ),
	.dataf(!\reg_file_inst|regs[12][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[31]~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[31]~313 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[31]~313 .lut_mask = 64'h4040434370707373;
defparam \reg_file_inst|ReadData2[31]~313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y36_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[31]~315 (
// Equation(s):
// \reg_file_inst|ReadData2[31]~315_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|ReadData2[31]~313_combout  & ( \instruction_memory_inst|memoria_ROM~19_combout  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & 
// ( \reg_file_inst|ReadData2[31]~313_combout  & ( (\reg_file_inst|ReadData2[31]~314_combout ) # (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|ReadData2[31]~313_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|ReadData2[31]~314_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|ReadData2[31]~314_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|ReadData2[31]~313_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[31]~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[31]~315 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[31]~315 .lut_mask = 64'h00F000000FFF0F0F;
defparam \reg_file_inst|ReadData2[31]~315 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y35_N26
dffeas \reg_file_inst|regs[8][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y35_N44
dffeas \reg_file_inst|regs[9][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y36_N20
dffeas \reg_file_inst|regs[11][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y36_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[31]~312 (
// Equation(s):
// \reg_file_inst|ReadData2[31]~312_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( (\reg_file_inst|regs[8][31]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[9][31]~q )) # (\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|regs[11][31]~q ))) ) )

	.dataa(!\reg_file_inst|regs[8][31]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datac(!\reg_file_inst|regs[9][31]~q ),
	.datad(!\reg_file_inst|regs[11][31]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[31]~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[31]~312 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[31]~312 .lut_mask = 64'h0C3F0C3F44444444;
defparam \reg_file_inst|ReadData2[31]~312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y36_N39
cyclonev_lcell_comb \reg_file_inst|ReadData2[31]~321 (
// Equation(s):
// \reg_file_inst|ReadData2[31]~321_combout  = ( \reg_file_inst|ReadData2[31]~312_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & ((!\reg_file_inst|ReadData2[4]~6_combout  & (\reg_file_inst|ReadData2[31]~320_combout )) # 
// (\reg_file_inst|ReadData2[4]~6_combout  & ((\reg_file_inst|ReadData2[31]~315_combout ))))) # (\reg_file_inst|ReadData2[4]~7_combout  & (!\reg_file_inst|ReadData2[4]~6_combout )) ) ) # ( !\reg_file_inst|ReadData2[31]~312_combout  & ( 
// (!\reg_file_inst|ReadData2[4]~7_combout  & ((!\reg_file_inst|ReadData2[4]~6_combout  & (\reg_file_inst|ReadData2[31]~320_combout )) # (\reg_file_inst|ReadData2[4]~6_combout  & ((\reg_file_inst|ReadData2[31]~315_combout ))))) ) )

	.dataa(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datab(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datac(!\reg_file_inst|ReadData2[31]~320_combout ),
	.datad(!\reg_file_inst|ReadData2[31]~315_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[31]~312_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[31]~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[31]~321 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[31]~321 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \reg_file_inst|ReadData2[31]~321 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y36_N54
cyclonev_lcell_comb \data_memory_inst|ram_memory~191 (
// Equation(s):
// \data_memory_inst|ram_memory~191_combout  = ( \rtl~0_combout  & ( \reg_file_inst|ReadData2[31]~321_combout  ) ) # ( !\rtl~0_combout  & ( \reg_file_inst|ReadData2[31]~321_combout  & ( \data_memory_inst|ram_memory~191_combout  ) ) ) # ( !\rtl~0_combout  & ( 
// !\reg_file_inst|ReadData2[31]~321_combout  & ( \data_memory_inst|ram_memory~191_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~191_combout ),
	.datad(gnd),
	.datae(!\rtl~0_combout ),
	.dataf(!\reg_file_inst|ReadData2[31]~321_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~191 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~191 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \data_memory_inst|ram_memory~191 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y36_N45
cyclonev_lcell_comb \data_memory_inst|ram_memory~223 (
// Equation(s):
// \data_memory_inst|ram_memory~223_combout  = ( \reg_file_inst|ReadData2[31]~321_combout  & ( (\data_memory_inst|ram_memory~223_combout ) # (\rtl~3_combout ) ) ) # ( !\reg_file_inst|ReadData2[31]~321_combout  & ( (!\rtl~3_combout  & 
// \data_memory_inst|ram_memory~223_combout ) ) )

	.dataa(!\rtl~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~223_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[31]~321_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~223 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~223 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \data_memory_inst|ram_memory~223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y36_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~63 (
// Equation(s):
// \data_memory_inst|ram_memory~63_combout  = ( \reg_file_inst|ReadData2[31]~321_combout  & ( (\rtl~4_combout ) # (\data_memory_inst|ram_memory~63_combout ) ) ) # ( !\reg_file_inst|ReadData2[31]~321_combout  & ( (\data_memory_inst|ram_memory~63_combout  & 
// !\rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~63_combout ),
	.datac(!\rtl~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[31]~321_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~63 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~63 .lut_mask = 64'h303030303F3F3F3F;
defparam \data_memory_inst|ram_memory~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y36_N33
cyclonev_lcell_comb \data_memory_inst|ram_memory~95 (
// Equation(s):
// \data_memory_inst|ram_memory~95_combout  = ( \reg_file_inst|ReadData2[31]~321_combout  & ( (\rtl~7_combout ) # (\data_memory_inst|ram_memory~95_combout ) ) ) # ( !\reg_file_inst|ReadData2[31]~321_combout  & ( (\data_memory_inst|ram_memory~95_combout  & 
// !\rtl~7_combout ) ) )

	.dataa(!\data_memory_inst|ram_memory~95_combout ),
	.datab(gnd),
	.datac(!\rtl~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[31]~321_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~95 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~95 .lut_mask = 64'h505050505F5F5F5F;
defparam \data_memory_inst|ram_memory~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y36_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~127 (
// Equation(s):
// \data_memory_inst|ram_memory~127_combout  = ( \reg_file_inst|ReadData2[31]~321_combout  & ( (\rtl~5_combout ) # (\data_memory_inst|ram_memory~127_combout ) ) ) # ( !\reg_file_inst|ReadData2[31]~321_combout  & ( (\data_memory_inst|ram_memory~127_combout  & 
// !\rtl~5_combout ) ) )

	.dataa(!\data_memory_inst|ram_memory~127_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[31]~321_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~127 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~127 .lut_mask = 64'h5500550055FF55FF;
defparam \data_memory_inst|ram_memory~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y36_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~31 (
// Equation(s):
// \data_memory_inst|ram_memory~31_combout  = ( \reg_file_inst|ReadData2[31]~321_combout  & ( (\data_memory_inst|ram_memory~31_combout ) # (\rtl~6_combout ) ) ) # ( !\reg_file_inst|ReadData2[31]~321_combout  & ( (!\rtl~6_combout  & 
// \data_memory_inst|ram_memory~31_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~6_combout ),
	.datad(!\data_memory_inst|ram_memory~31_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[31]~321_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~31 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~31 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y36_N12
cyclonev_lcell_comb \data_memory_inst|ram_memory~508 (
// Equation(s):
// \data_memory_inst|ram_memory~508_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~31_combout  & (!\alu_inst|Add0~9_sumout ))))) # (\alu_inst|Add0~1_sumout  & ((((\alu_inst|Add0~9_sumout ))) # 
// (\data_memory_inst|ram_memory~63_combout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~95_combout  & (!\alu_inst|Add0~9_sumout ))))) # (\alu_inst|Add0~1_sumout  & 
// ((((\data_memory_inst|ram_memory~127_combout ) # (\alu_inst|Add0~9_sumout ))))) ) )

	.dataa(!\alu_inst|Add0~1_sumout ),
	.datab(!\data_memory_inst|ram_memory~63_combout ),
	.datac(!\data_memory_inst|ram_memory~95_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~127_combout ),
	.datag(!\data_memory_inst|ram_memory~31_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~508_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~508 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~508 .lut_mask = 64'h1B550A551B555F55;
defparam \data_memory_inst|ram_memory~508 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y36_N21
cyclonev_lcell_comb \data_memory_inst|ram_memory~255 (
// Equation(s):
// \data_memory_inst|ram_memory~255_combout  = ( \reg_file_inst|ReadData2[31]~321_combout  & ( (\data_memory_inst|ram_memory~255_combout ) # (\rtl~1_combout ) ) ) # ( !\reg_file_inst|ReadData2[31]~321_combout  & ( (!\rtl~1_combout  & 
// \data_memory_inst|ram_memory~255_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~1_combout ),
	.datad(!\data_memory_inst|ram_memory~255_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[31]~321_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~255 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~255 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~255 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y36_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~159 (
// Equation(s):
// \data_memory_inst|ram_memory~159_combout  = ( \reg_file_inst|ReadData2[31]~321_combout  & ( (\data_memory_inst|ram_memory~159_combout ) # (\rtl~2_combout ) ) ) # ( !\reg_file_inst|ReadData2[31]~321_combout  & ( (!\rtl~2_combout  & 
// \data_memory_inst|ram_memory~159_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~2_combout ),
	.datad(!\data_memory_inst|ram_memory~159_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[31]~321_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~159 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~159 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y36_N48
cyclonev_lcell_comb \data_memory_inst|ram_memory~380 (
// Equation(s):
// \data_memory_inst|ram_memory~380_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~508_combout ))))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~508_combout  & 
// (((\data_memory_inst|ram_memory~159_combout )))) # (\data_memory_inst|ram_memory~508_combout  & (\data_memory_inst|ram_memory~191_combout )))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~508_combout 
// ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~508_combout  & (\data_memory_inst|ram_memory~223_combout )) # (\data_memory_inst|ram_memory~508_combout  & ((\data_memory_inst|ram_memory~255_combout )))))) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\data_memory_inst|ram_memory~191_combout ),
	.datac(!\data_memory_inst|ram_memory~223_combout ),
	.datad(!\data_memory_inst|ram_memory~508_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~255_combout ),
	.datag(!\data_memory_inst|ram_memory~159_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~380 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~380 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \data_memory_inst|ram_memory~380 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N18
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \PC_adder_inst|Add0~105_sumout  ) + ( \Add0~102  ))
// \Add0~106  = CARRY(( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \PC_adder_inst|Add0~105_sumout  ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datae(gnd),
	.dataf(!\PC_adder_inst|Add0~105_sumout ),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FF00000000FF;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y38_N42
cyclonev_lcell_comb \PC_inst|PC~26 (
// Equation(s):
// \PC_inst|PC~26_combout  = ( \PC_adder_inst|Add0~105_sumout  & ( \Add0~105_sumout  ) ) # ( !\PC_adder_inst|Add0~105_sumout  & ( \Add0~105_sumout  & ( (!\alu_inst|Add0~125_sumout  & (\pc_select_for_branch~5_combout  & (\pc_select_for_branch~2_combout  & 
// \control_unit_inst|Jump~combout ))) ) ) ) # ( \PC_adder_inst|Add0~105_sumout  & ( !\Add0~105_sumout  & ( ((!\pc_select_for_branch~5_combout ) # ((!\pc_select_for_branch~2_combout ) # (!\control_unit_inst|Jump~combout ))) # (\alu_inst|Add0~125_sumout ) ) ) 
// )

	.dataa(!\alu_inst|Add0~125_sumout ),
	.datab(!\pc_select_for_branch~5_combout ),
	.datac(!\pc_select_for_branch~2_combout ),
	.datad(!\control_unit_inst|Jump~combout ),
	.datae(!\PC_adder_inst|Add0~105_sumout ),
	.dataf(!\Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~26 .extended_lut = "off";
defparam \PC_inst|PC~26 .lut_mask = 64'h0000FFFD0002FFFF;
defparam \PC_inst|PC~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y38_N44
dffeas \PC_inst|PC[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[28] .is_wysiwyg = "true";
defparam \PC_inst|PC[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N18
cyclonev_lcell_comb \PC_adder_inst|Add0~105 (
// Equation(s):
// \PC_adder_inst|Add0~105_sumout  = SUM(( \PC_inst|PC [28] ) + ( GND ) + ( \PC_adder_inst|Add0~102  ))
// \PC_adder_inst|Add0~106  = CARRY(( \PC_inst|PC [28] ) + ( GND ) + ( \PC_adder_inst|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~105_sumout ),
	.cout(\PC_adder_inst|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~105 .extended_lut = "off";
defparam \PC_adder_inst|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_adder_inst|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y35_N54
cyclonev_lcell_comb \reg_file_inst|regs[8][28]~feeder (
// Equation(s):
// \reg_file_inst|regs[8][28]~feeder_combout  = ( \Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[8][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[8][28]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[8][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[8][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y35_N56
dffeas \reg_file_inst|regs[8][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[8][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N44
dffeas \reg_file_inst|regs[9][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y37_N45
cyclonev_lcell_comb \reg_file_inst|ReadData2[28]~282 (
// Equation(s):
// \reg_file_inst|ReadData2[28]~282_combout  = ( \reg_file_inst|regs[9][28]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & (((!\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|regs[8][28]~q )))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[11][28]~q  & ((!\instruction_memory_inst|memoria_ROM~14_combout )))) ) ) # ( !\reg_file_inst|regs[9][28]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & 
// (((\reg_file_inst|regs[8][28]~q  & \instruction_memory_inst|memoria_ROM~14_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|regs[11][28]~q  & ((!\instruction_memory_inst|memoria_ROM~14_combout )))) ) )

	.dataa(!\reg_file_inst|regs[11][28]~q ),
	.datab(!\reg_file_inst|regs[8][28]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[9][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[28]~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[28]~282 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[28]~282 .lut_mask = 64'h05300530F530F530;
defparam \reg_file_inst|ReadData2[28]~282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y35_N54
cyclonev_lcell_comb \reg_file_inst|regs[30][28]~feeder (
// Equation(s):
// \reg_file_inst|regs[30][28]~feeder_combout  = ( \Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[30][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[30][28]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[30][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[30][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y35_N56
dffeas \reg_file_inst|regs[30][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[30][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N39
cyclonev_lcell_comb \reg_file_inst|regs[18][28]~feeder (
// Equation(s):
// \reg_file_inst|regs[18][28]~feeder_combout  = ( \Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[18][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[18][28]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[18][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[18][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y35_N41
dffeas \reg_file_inst|regs[18][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[18][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N19
dffeas \reg_file_inst|regs[26][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y35_N12
cyclonev_lcell_comb \reg_file_inst|regs[22][28]~feeder (
// Equation(s):
// \reg_file_inst|regs[22][28]~feeder_combout  = ( \Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[22][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[22][28]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[22][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[22][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y35_N14
dffeas \reg_file_inst|regs[22][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[22][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y35_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[28]~288 (
// Equation(s):
// \reg_file_inst|ReadData2[28]~288_combout  = ( \reg_file_inst|regs[26][28]~q  & ( \reg_file_inst|regs[22][28]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (((\reg_file_inst|regs[18][28]~q ) # (\instruction_memory_inst|memoria_ROM~19_combout 
// )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout )) # (\reg_file_inst|regs[30][28]~q ))) ) ) ) # ( !\reg_file_inst|regs[26][28]~q  & ( \reg_file_inst|regs[22][28]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|regs[18][28]~q )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout )) # 
// (\reg_file_inst|regs[30][28]~q ))) ) ) ) # ( \reg_file_inst|regs[26][28]~q  & ( !\reg_file_inst|regs[22][28]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & (((\reg_file_inst|regs[18][28]~q ) # (\instruction_memory_inst|memoria_ROM~19_combout 
// )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[30][28]~q  & (\instruction_memory_inst|memoria_ROM~19_combout ))) ) ) ) # ( !\reg_file_inst|regs[26][28]~q  & ( !\reg_file_inst|regs[22][28]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & (((!\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|regs[18][28]~q )))) # (\instruction_memory_inst|memoria_ROM~18_combout  & (\reg_file_inst|regs[30][28]~q  & 
// (\instruction_memory_inst|memoria_ROM~19_combout ))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\reg_file_inst|regs[30][28]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[18][28]~q ),
	.datae(!\reg_file_inst|regs[26][28]~q ),
	.dataf(!\reg_file_inst|regs[22][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[28]~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[28]~288 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[28]~288 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \reg_file_inst|ReadData2[28]~288 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y35_N5
dffeas \reg_file_inst|regs[20][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N2
dffeas \reg_file_inst|regs[24][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N10
dffeas \reg_file_inst|regs[16][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N44
dffeas \reg_file_inst|regs[28][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N0
cyclonev_lcell_comb \reg_file_inst|ReadData2[28]~286 (
// Equation(s):
// \reg_file_inst|ReadData2[28]~286_combout  = ( \reg_file_inst|regs[16][28]~q  & ( \reg_file_inst|regs[28][28]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (((!\instruction_memory_inst|memoria_ROM~18_combout )) # 
// (\reg_file_inst|regs[20][28]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (((\instruction_memory_inst|memoria_ROM~18_combout ) # (\reg_file_inst|regs[24][28]~q )))) ) ) ) # ( !\reg_file_inst|regs[16][28]~q  & ( \reg_file_inst|regs[28][28]~q 
//  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[20][28]~q  & ((\instruction_memory_inst|memoria_ROM~18_combout )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (((\instruction_memory_inst|memoria_ROM~18_combout ) # 
// (\reg_file_inst|regs[24][28]~q )))) ) ) ) # ( \reg_file_inst|regs[16][28]~q  & ( !\reg_file_inst|regs[28][28]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (((!\instruction_memory_inst|memoria_ROM~18_combout )) # 
// (\reg_file_inst|regs[20][28]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (((\reg_file_inst|regs[24][28]~q  & !\instruction_memory_inst|memoria_ROM~18_combout )))) ) ) ) # ( !\reg_file_inst|regs[16][28]~q  & ( !\reg_file_inst|regs[28][28]~q 
//  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[20][28]~q  & ((\instruction_memory_inst|memoria_ROM~18_combout )))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (((\reg_file_inst|regs[24][28]~q  & 
// !\instruction_memory_inst|memoria_ROM~18_combout )))) ) ) )

	.dataa(!\reg_file_inst|regs[20][28]~q ),
	.datab(!\reg_file_inst|regs[24][28]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(!\reg_file_inst|regs[16][28]~q ),
	.dataf(!\reg_file_inst|regs[28][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[28]~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[28]~286 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[28]~286 .lut_mask = 64'h0350F350035FF35F;
defparam \reg_file_inst|ReadData2[28]~286 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y35_N53
dffeas \reg_file_inst|regs[25][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N14
dffeas \reg_file_inst|regs[17][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N51
cyclonev_lcell_comb \reg_file_inst|ReadData2[28]~287 (
// Equation(s):
// \reg_file_inst|ReadData2[28]~287_combout  = ( \reg_file_inst|regs[25][28]~q  & ( \reg_file_inst|regs[17][28]~q  & ( !\instruction_memory_inst|memoria_ROM~18_combout  ) ) ) # ( !\reg_file_inst|regs[25][28]~q  & ( \reg_file_inst|regs[17][28]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~18_combout  & !\instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( \reg_file_inst|regs[25][28]~q  & ( !\reg_file_inst|regs[17][28]~q  & ( (!\instruction_memory_inst|memoria_ROM~18_combout  & 
// \instruction_memory_inst|memoria_ROM~19_combout ) ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\reg_file_inst|regs[25][28]~q ),
	.dataf(!\reg_file_inst|regs[17][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[28]~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[28]~287 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[28]~287 .lut_mask = 64'h000000CCCC00CCCC;
defparam \reg_file_inst|ReadData2[28]~287 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y35_N56
dffeas \reg_file_inst|regs[31][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N6
cyclonev_lcell_comb \reg_file_inst|ReadData2[28]~289 (
// Equation(s):
// \reg_file_inst|ReadData2[28]~289_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|regs[31][28]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datad(!\reg_file_inst|regs[31][28]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[28]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[28]~289 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[28]~289 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData2[28]~289 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N42
cyclonev_lcell_comb \reg_file_inst|ReadData2[28]~290 (
// Equation(s):
// \reg_file_inst|ReadData2[28]~290_combout  = ( \reg_file_inst|ReadData2[28]~287_combout  & ( \reg_file_inst|ReadData2[28]~289_combout  & ( (!\instruction_memory_inst|memoria_ROM~14_combout ) # ((!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|ReadData2[28]~286_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[28]~288_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[28]~287_combout  & ( \reg_file_inst|ReadData2[28]~289_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & (((\reg_file_inst|ReadData2[28]~286_combout  & \instruction_memory_inst|memoria_ROM~14_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & 
// (((!\instruction_memory_inst|memoria_ROM~14_combout )) # (\reg_file_inst|ReadData2[28]~288_combout ))) ) ) ) # ( \reg_file_inst|ReadData2[28]~287_combout  & ( !\reg_file_inst|ReadData2[28]~289_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout 
//  & (((!\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|ReadData2[28]~286_combout )))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[28]~288_combout  & ((\instruction_memory_inst|memoria_ROM~14_combout 
// )))) ) ) ) # ( !\reg_file_inst|ReadData2[28]~287_combout  & ( !\reg_file_inst|ReadData2[28]~289_combout  & ( (\instruction_memory_inst|memoria_ROM~14_combout  & ((!\instruction_memory_inst|memoria_ROM~15_combout  & 
// ((\reg_file_inst|ReadData2[28]~286_combout ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[28]~288_combout )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\reg_file_inst|ReadData2[28]~288_combout ),
	.datac(!\reg_file_inst|ReadData2[28]~286_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(!\reg_file_inst|ReadData2[28]~287_combout ),
	.dataf(!\reg_file_inst|ReadData2[28]~289_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[28]~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[28]~290 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[28]~290 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \reg_file_inst|ReadData2[28]~290 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N33
cyclonev_lcell_comb \reg_file_inst|regs[13][28]~feeder (
// Equation(s):
// \reg_file_inst|regs[13][28]~feeder_combout  = ( \Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[13][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[13][28]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[13][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[13][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y35_N35
dffeas \reg_file_inst|regs[13][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[13][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N15
cyclonev_lcell_comb \reg_file_inst|regs[12][28]~feeder (
// Equation(s):
// \reg_file_inst|regs[12][28]~feeder_combout  = ( \Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[12][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[12][28]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[12][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[12][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y35_N16
dffeas \reg_file_inst|regs[12][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[12][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y35_N14
dffeas \reg_file_inst|regs[14][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y35_N12
cyclonev_lcell_comb \reg_file_inst|ReadData2[28]~283 (
// Equation(s):
// \reg_file_inst|ReadData2[28]~283_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[14][28]~q  & ( (\reg_file_inst|regs[12][28]~q ) # (\instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[14][28]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|regs[13][28]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~14_combout  & ( 
// !\reg_file_inst|regs[14][28]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|regs[12][28]~q ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|regs[14][28]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~15_combout  & \reg_file_inst|regs[13][28]~q ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datab(!\reg_file_inst|regs[13][28]~q ),
	.datac(!\reg_file_inst|regs[12][28]~q ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.dataf(!\reg_file_inst|regs[14][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[28]~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[28]~283 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[28]~283 .lut_mask = 64'h22220A0A22225F5F;
defparam \reg_file_inst|ReadData2[28]~283 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y35_N38
dffeas \reg_file_inst|regs[1][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y35_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[28]~284 (
// Equation(s):
// \reg_file_inst|ReadData2[28]~284_combout  = ( \reg_file_inst|regs[1][28]~q  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & !\instruction_memory_inst|memoria_ROM~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[28]~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[28]~284 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[28]~284 .lut_mask = 64'h00000000F000F000;
defparam \reg_file_inst|ReadData2[28]~284 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y35_N27
cyclonev_lcell_comb \reg_file_inst|ReadData2[28]~285 (
// Equation(s):
// \reg_file_inst|ReadData2[28]~285_combout  = ( \reg_file_inst|ReadData2[28]~284_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((!\instruction_memory_inst|memoria_ROM~18_combout ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|ReadData2[28]~283_combout )) ) ) # ( !\reg_file_inst|ReadData2[28]~284_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|ReadData2[28]~283_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[28]~283_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[28]~284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[28]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[28]~285 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[28]~285 .lut_mask = 64'h05050505AF05AF05;
defparam \reg_file_inst|ReadData2[28]~285 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y35_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[28]~291 (
// Equation(s):
// \reg_file_inst|ReadData2[28]~291_combout  = ( \reg_file_inst|ReadData2[28]~285_combout  & ( \reg_file_inst|ReadData2[4]~6_combout  & ( !\reg_file_inst|ReadData2[4]~7_combout  ) ) ) # ( \reg_file_inst|ReadData2[28]~285_combout  & ( 
// !\reg_file_inst|ReadData2[4]~6_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[28]~290_combout ))) # (\reg_file_inst|ReadData2[4]~7_combout  & (\reg_file_inst|ReadData2[28]~282_combout )) ) ) ) # ( 
// !\reg_file_inst|ReadData2[28]~285_combout  & ( !\reg_file_inst|ReadData2[4]~6_combout  & ( (!\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[28]~290_combout ))) # (\reg_file_inst|ReadData2[4]~7_combout  & 
// (\reg_file_inst|ReadData2[28]~282_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData2[28]~282_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[28]~290_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datae(!\reg_file_inst|ReadData2[28]~285_combout ),
	.dataf(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[28]~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[28]~291 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[28]~291 .lut_mask = 64'h0F550F550000FF00;
defparam \reg_file_inst|ReadData2[28]~291 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y35_N21
cyclonev_lcell_comb \data_memory_inst|ram_memory~188 (
// Equation(s):
// \data_memory_inst|ram_memory~188_combout  = ( \reg_file_inst|ReadData2[28]~291_combout  & ( (\data_memory_inst|ram_memory~188_combout ) # (\rtl~0_combout ) ) ) # ( !\reg_file_inst|ReadData2[28]~291_combout  & ( (!\rtl~0_combout  & 
// \data_memory_inst|ram_memory~188_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~0_combout ),
	.datad(!\data_memory_inst|ram_memory~188_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[28]~291_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~188 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~188 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y35_N0
cyclonev_lcell_comb \data_memory_inst|ram_memory~220 (
// Equation(s):
// \data_memory_inst|ram_memory~220_combout  = ( \reg_file_inst|ReadData2[28]~291_combout  & ( (\rtl~3_combout ) # (\data_memory_inst|ram_memory~220_combout ) ) ) # ( !\reg_file_inst|ReadData2[28]~291_combout  & ( (\data_memory_inst|ram_memory~220_combout  & 
// !\rtl~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~220_combout ),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[28]~291_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~220 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~220 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~220 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y35_N51
cyclonev_lcell_comb \data_memory_inst|ram_memory~92 (
// Equation(s):
// \data_memory_inst|ram_memory~92_combout  = ( \reg_file_inst|ReadData2[28]~291_combout  & ( (\data_memory_inst|ram_memory~92_combout ) # (\rtl~7_combout ) ) ) # ( !\reg_file_inst|ReadData2[28]~291_combout  & ( (!\rtl~7_combout  & 
// \data_memory_inst|ram_memory~92_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~7_combout ),
	.datad(!\data_memory_inst|ram_memory~92_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[28]~291_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~92 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~92 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y35_N9
cyclonev_lcell_comb \data_memory_inst|ram_memory~124 (
// Equation(s):
// \data_memory_inst|ram_memory~124_combout  = ( \reg_file_inst|ReadData2[28]~291_combout  & ( (\rtl~5_combout ) # (\data_memory_inst|ram_memory~124_combout ) ) ) # ( !\reg_file_inst|ReadData2[28]~291_combout  & ( (\data_memory_inst|ram_memory~124_combout  & 
// !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~124_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[28]~291_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~124 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~124 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~124 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y35_N6
cyclonev_lcell_comb \data_memory_inst|ram_memory~60 (
// Equation(s):
// \data_memory_inst|ram_memory~60_combout  = ( \reg_file_inst|ReadData2[28]~291_combout  & ( (\rtl~4_combout ) # (\data_memory_inst|ram_memory~60_combout ) ) ) # ( !\reg_file_inst|ReadData2[28]~291_combout  & ( (\data_memory_inst|ram_memory~60_combout  & 
// !\rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~60_combout ),
	.datac(gnd),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[28]~291_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~60 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~60 .lut_mask = 64'h3300330033FF33FF;
defparam \data_memory_inst|ram_memory~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y35_N24
cyclonev_lcell_comb \data_memory_inst|ram_memory~28 (
// Equation(s):
// \data_memory_inst|ram_memory~28_combout  = ( \reg_file_inst|ReadData2[28]~291_combout  & ( (\data_memory_inst|ram_memory~28_combout ) # (\rtl~6_combout ) ) ) # ( !\reg_file_inst|ReadData2[28]~291_combout  & ( (!\rtl~6_combout  & 
// \data_memory_inst|ram_memory~28_combout ) ) )

	.dataa(gnd),
	.datab(!\rtl~6_combout ),
	.datac(!\data_memory_inst|ram_memory~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[28]~291_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~28 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~28 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \data_memory_inst|ram_memory~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y35_N42
cyclonev_lcell_comb \data_memory_inst|ram_memory~496 (
// Equation(s):
// \data_memory_inst|ram_memory~496_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~28_combout )) # (\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~60_combout 
// )))))) # (\alu_inst|Add0~9_sumout  & (\alu_inst|Add0~1_sumout )) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~92_combout )) # (\alu_inst|Add0~1_sumout  & 
// (((\data_memory_inst|ram_memory~124_combout )))))) # (\alu_inst|Add0~9_sumout  & (\alu_inst|Add0~1_sumout )) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\alu_inst|Add0~1_sumout ),
	.datac(!\data_memory_inst|ram_memory~92_combout ),
	.datad(!\data_memory_inst|ram_memory~124_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~60_combout ),
	.datag(!\data_memory_inst|ram_memory~28_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~496_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~496 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~496 .lut_mask = 64'h1919193B3B3B193B;
defparam \data_memory_inst|ram_memory~496 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y35_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~252 (
// Equation(s):
// \data_memory_inst|ram_memory~252_combout  = ( \rtl~1_combout  & ( \reg_file_inst|ReadData2[28]~291_combout  ) ) # ( !\rtl~1_combout  & ( \reg_file_inst|ReadData2[28]~291_combout  & ( \data_memory_inst|ram_memory~252_combout  ) ) ) # ( !\rtl~1_combout  & ( 
// !\reg_file_inst|ReadData2[28]~291_combout  & ( \data_memory_inst|ram_memory~252_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~252_combout ),
	.datad(gnd),
	.datae(!\rtl~1_combout ),
	.dataf(!\reg_file_inst|ReadData2[28]~291_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~252 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~252 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \data_memory_inst|ram_memory~252 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y35_N3
cyclonev_lcell_comb \data_memory_inst|ram_memory~156 (
// Equation(s):
// \data_memory_inst|ram_memory~156_combout  = ( \reg_file_inst|ReadData2[28]~291_combout  & ( (\data_memory_inst|ram_memory~156_combout ) # (\rtl~2_combout ) ) ) # ( !\reg_file_inst|ReadData2[28]~291_combout  & ( (!\rtl~2_combout  & 
// \data_memory_inst|ram_memory~156_combout ) ) )

	.dataa(!\rtl~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~156_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[28]~291_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~156 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~156 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \data_memory_inst|ram_memory~156 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y35_N30
cyclonev_lcell_comb \data_memory_inst|ram_memory~368 (
// Equation(s):
// \data_memory_inst|ram_memory~368_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~496_combout ))))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~496_combout  & 
// (((\data_memory_inst|ram_memory~156_combout )))) # (\data_memory_inst|ram_memory~496_combout  & (\data_memory_inst|ram_memory~188_combout )))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~9_sumout  & (((\data_memory_inst|ram_memory~496_combout 
// )))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~496_combout  & (\data_memory_inst|ram_memory~220_combout )) # (\data_memory_inst|ram_memory~496_combout  & ((\data_memory_inst|ram_memory~252_combout )))))) ) )

	.dataa(!\data_memory_inst|ram_memory~188_combout ),
	.datab(!\alu_inst|Add0~9_sumout ),
	.datac(!\data_memory_inst|ram_memory~220_combout ),
	.datad(!\data_memory_inst|ram_memory~496_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~252_combout ),
	.datag(!\data_memory_inst|ram_memory~156_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~368 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~368 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \data_memory_inst|ram_memory~368 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y35_N18
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \data_memory_inst|ram_memory~368_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~113_sumout ))) # (\control_unit_inst|Decoder0~2_combout  & (\PC_adder_inst|Add0~105_sumout ))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~368_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~113_sumout ))) # (\control_unit_inst|Decoder0~2_combout 
//  & (\PC_adder_inst|Add0~105_sumout )))) ) )

	.dataa(!\PC_adder_inst|Add0~105_sumout ),
	.datab(!\control_unit_inst|Decoder0~2_combout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\alu_inst|Add0~113_sumout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~368_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h10D010D01FDF1FDF;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y37_N5
dffeas \reg_file_inst|regs[11][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][28] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y37_N42
cyclonev_lcell_comb \reg_file_inst|ReadData1[28]~282 (
// Equation(s):
// \reg_file_inst|ReadData1[28]~282_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[11][28]~q  & \instruction_memory_inst|memoria_ROM~21_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[8][28]~q )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[9][28]~q ))) ) )

	.dataa(!\reg_file_inst|regs[11][28]~q ),
	.datab(!\reg_file_inst|regs[8][28]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\reg_file_inst|regs[9][28]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[28]~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[28]~282 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[28]~282 .lut_mask = 64'h303F303F05050505;
defparam \reg_file_inst|ReadData1[28]~282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N45
cyclonev_lcell_comb \reg_file_inst|ReadData1[28]~284 (
// Equation(s):
// \reg_file_inst|ReadData1[28]~284_combout  = ( \reg_file_inst|regs[1][28]~q  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[28]~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[28]~284 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[28]~284 .lut_mask = 64'h000000000F000F00;
defparam \reg_file_inst|ReadData1[28]~284 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y35_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[28]~283 (
// Equation(s):
// \reg_file_inst|ReadData1[28]~283_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( (\reg_file_inst|regs[14][28]~q  & !\instruction_memory_inst|memoria_ROM~21_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[12][28]~q ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[13][28]~q )) ) )

	.dataa(!\reg_file_inst|regs[13][28]~q ),
	.datab(!\reg_file_inst|regs[14][28]~q ),
	.datac(!\reg_file_inst|regs[12][28]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[28]~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[28]~283 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[28]~283 .lut_mask = 64'h0F550F5533003300;
defparam \reg_file_inst|ReadData1[28]~283 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[28]~285 (
// Equation(s):
// \reg_file_inst|ReadData1[28]~285_combout  = ( \reg_file_inst|ReadData1[28]~283_combout  & ( ((!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|ReadData1[28]~284_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) # ( 
// !\reg_file_inst|ReadData1[28]~283_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (!\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|ReadData1[28]~284_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|ReadData1[28]~284_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[28]~283_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[28]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[28]~285 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[28]~285 .lut_mask = 64'h00A000A00FAF0FAF;
defparam \reg_file_inst|ReadData1[28]~285 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y35_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[28]~288 (
// Equation(s):
// \reg_file_inst|ReadData1[28]~288_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[30][28]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[22][28]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[26][28]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[18][28]~q  ) ) )

	.dataa(!\reg_file_inst|regs[22][28]~q ),
	.datab(!\reg_file_inst|regs[26][28]~q ),
	.datac(!\reg_file_inst|regs[30][28]~q ),
	.datad(!\reg_file_inst|regs[18][28]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[28]~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[28]~288 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[28]~288 .lut_mask = 64'h00FF333355550F0F;
defparam \reg_file_inst|ReadData1[28]~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N45
cyclonev_lcell_comb \reg_file_inst|ReadData1[28]~286 (
// Equation(s):
// \reg_file_inst|ReadData1[28]~286_combout  = ( \reg_file_inst|regs[16][28]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[20][28]~q )) # 
// (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[28][28]~q ))) ) ) ) # ( !\reg_file_inst|regs[16][28]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & 
// (\reg_file_inst|regs[20][28]~q )) # (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[28][28]~q ))) ) ) ) # ( \reg_file_inst|regs[16][28]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[24][28]~q ) ) ) ) # ( !\reg_file_inst|regs[16][28]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (\reg_file_inst|regs[24][28]~q  & 
// \instruction_memory_inst|memoria_ROM~24_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[20][28]~q ),
	.datab(!\reg_file_inst|regs[28][28]~q ),
	.datac(!\reg_file_inst|regs[24][28]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(!\reg_file_inst|regs[16][28]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[28]~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[28]~286 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[28]~286 .lut_mask = 64'h000FFF0F55335533;
defparam \reg_file_inst|ReadData1[28]~286 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N12
cyclonev_lcell_comb \reg_file_inst|ReadData1[28]~287 (
// Equation(s):
// \reg_file_inst|ReadData1[28]~287_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[25][28]~q ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[17][28]~q ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[25][28]~q ),
	.datad(!\reg_file_inst|regs[17][28]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[28]~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[28]~287 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[28]~287 .lut_mask = 64'h00AA00AA0A0A0A0A;
defparam \reg_file_inst|ReadData1[28]~287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[28]~289 (
// Equation(s):
// \reg_file_inst|ReadData1[28]~289_combout  = ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|regs[31][28]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|regs[31][28]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[28]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[28]~289 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[28]~289 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData1[28]~289 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N36
cyclonev_lcell_comb \reg_file_inst|ReadData1[28]~290 (
// Equation(s):
// \reg_file_inst|ReadData1[28]~290_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|ReadData1[28]~289_combout  & ( (\instruction_memory_inst|memoria_ROM~21_combout ) # (\reg_file_inst|ReadData1[28]~288_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|ReadData1[28]~289_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[28]~286_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// ((\reg_file_inst|ReadData1[28]~287_combout ))) ) ) ) # ( \instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|ReadData1[28]~289_combout  & ( (\reg_file_inst|ReadData1[28]~288_combout  & !\instruction_memory_inst|memoria_ROM~21_combout ) ) 
// ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|ReadData1[28]~289_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[28]~286_combout )) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[28]~287_combout ))) ) ) )

	.dataa(!\reg_file_inst|ReadData1[28]~288_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\reg_file_inst|ReadData1[28]~286_combout ),
	.datad(!\reg_file_inst|ReadData1[28]~287_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\reg_file_inst|ReadData1[28]~289_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[28]~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[28]~290 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[28]~290 .lut_mask = 64'h0C3F44440C3F7777;
defparam \reg_file_inst|ReadData1[28]~290 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N30
cyclonev_lcell_comb \reg_file_inst|ReadData1[28]~291 (
// Equation(s):
// \reg_file_inst|ReadData1[28]~291_combout  = ( \reg_file_inst|ReadData1[28]~290_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & ((!\reg_file_inst|ReadData1[29]~5_combout ) # ((\reg_file_inst|ReadData1[28]~285_combout )))) # 
// (\reg_file_inst|ReadData1[29]~6_combout  & (!\reg_file_inst|ReadData1[29]~5_combout  & (\reg_file_inst|ReadData1[28]~282_combout ))) ) ) # ( !\reg_file_inst|ReadData1[28]~290_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & 
// (\reg_file_inst|ReadData1[29]~5_combout  & ((\reg_file_inst|ReadData1[28]~285_combout )))) # (\reg_file_inst|ReadData1[29]~6_combout  & (!\reg_file_inst|ReadData1[29]~5_combout  & (\reg_file_inst|ReadData1[28]~282_combout ))) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datab(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datac(!\reg_file_inst|ReadData1[28]~282_combout ),
	.datad(!\reg_file_inst|ReadData1[28]~285_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[28]~290_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[28]~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[28]~291 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[28]~291 .lut_mask = 64'h042604268CAE8CAE;
defparam \reg_file_inst|ReadData1[28]~291 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y38_N24
cyclonev_lcell_comb \alu_inst|Add0~113 (
// Equation(s):
// \alu_inst|Add0~113_sumout  = SUM(( \reg_file_inst|ReadData1[28]~291_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[28]~291_combout ))) # 
// (\control_unit_inst|Decoder0~0_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~110  ))
// \alu_inst|Add0~114  = CARRY(( \reg_file_inst|ReadData1[28]~291_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[28]~291_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~110  ))

	.dataa(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\reg_file_inst|ReadData1[28]~291_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[28]~291_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~113_sumout ),
	.cout(\alu_inst|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~113 .extended_lut = "off";
defparam \alu_inst|Add0~113 .lut_mask = 64'h0000EA2A000000FF;
defparam \alu_inst|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y38_N30
cyclonev_lcell_comb \pc_select_for_branch~7 (
// Equation(s):
// \pc_select_for_branch~7_combout  = ( !\alu_inst|Add0~85_sumout  & ( (!\alu_inst|Add0~45_sumout  & (!\alu_inst|Add0~69_sumout  & (!\alu_inst|Add0~73_sumout  & !\alu_inst|Add0~77_sumout ))) ) )

	.dataa(!\alu_inst|Add0~45_sumout ),
	.datab(!\alu_inst|Add0~69_sumout ),
	.datac(!\alu_inst|Add0~73_sumout ),
	.datad(!\alu_inst|Add0~77_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_select_for_branch~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_select_for_branch~7 .extended_lut = "off";
defparam \pc_select_for_branch~7 .lut_mask = 64'h8000800000000000;
defparam \pc_select_for_branch~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y38_N36
cyclonev_lcell_comb \pc_select_for_branch~6 (
// Equation(s):
// \pc_select_for_branch~6_combout  = ( !\alu_inst|Add0~37_sumout  & ( !\alu_inst|Add0~65_sumout  & ( (!\alu_inst|Add0~21_sumout  & (!\alu_inst|Add0~25_sumout  & (!\alu_inst|Add0~29_sumout  & !\alu_inst|Add0~33_sumout ))) ) ) )

	.dataa(!\alu_inst|Add0~21_sumout ),
	.datab(!\alu_inst|Add0~25_sumout ),
	.datac(!\alu_inst|Add0~29_sumout ),
	.datad(!\alu_inst|Add0~33_sumout ),
	.datae(!\alu_inst|Add0~37_sumout ),
	.dataf(!\alu_inst|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_select_for_branch~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_select_for_branch~6 .extended_lut = "off";
defparam \pc_select_for_branch~6 .lut_mask = 64'h8000000000000000;
defparam \pc_select_for_branch~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y38_N54
cyclonev_lcell_comb \pc_select_for_branch~5 (
// Equation(s):
// \pc_select_for_branch~5_combout  = ( \pc_select_for_branch~6_combout  & ( !\alu_inst|Add0~105_sumout  & ( (!\alu_inst|Add0~117_sumout  & (!\alu_inst|Add0~113_sumout  & (!\alu_inst|Add0~109_sumout  & \pc_select_for_branch~7_combout ))) ) ) )

	.dataa(!\alu_inst|Add0~117_sumout ),
	.datab(!\alu_inst|Add0~113_sumout ),
	.datac(!\alu_inst|Add0~109_sumout ),
	.datad(!\pc_select_for_branch~7_combout ),
	.datae(!\pc_select_for_branch~6_combout ),
	.dataf(!\alu_inst|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_select_for_branch~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_select_for_branch~5 .extended_lut = "off";
defparam \pc_select_for_branch~5 .lut_mask = 64'h0000008000000000;
defparam \pc_select_for_branch~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N21
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( \PC_adder_inst|Add0~109_sumout  ) + ( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \Add0~106  ))
// \Add0~110  = CARRY(( \PC_adder_inst|Add0~109_sumout  ) + ( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datad(!\PC_adder_inst|Add0~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N24
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \PC_adder_inst|Add0~113_sumout  ) + ( \Add0~110  ))
// \Add0~114  = CARRY(( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \PC_adder_inst|Add0~113_sumout  ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_adder_inst|Add0~113_sumout ),
	.datad(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y38_N45
cyclonev_lcell_comb \PC_inst|PC~28 (
// Equation(s):
// \PC_inst|PC~28_combout  = ( \PC_adder_inst|Add0~113_sumout  & ( \Add0~113_sumout  ) ) # ( !\PC_adder_inst|Add0~113_sumout  & ( \Add0~113_sumout  & ( (!\alu_inst|Add0~125_sumout  & (\pc_select_for_branch~5_combout  & (\control_unit_inst|Jump~combout  & 
// \pc_select_for_branch~2_combout ))) ) ) ) # ( \PC_adder_inst|Add0~113_sumout  & ( !\Add0~113_sumout  & ( ((!\pc_select_for_branch~5_combout ) # ((!\control_unit_inst|Jump~combout ) # (!\pc_select_for_branch~2_combout ))) # (\alu_inst|Add0~125_sumout ) ) ) 
// )

	.dataa(!\alu_inst|Add0~125_sumout ),
	.datab(!\pc_select_for_branch~5_combout ),
	.datac(!\control_unit_inst|Jump~combout ),
	.datad(!\pc_select_for_branch~2_combout ),
	.datae(!\PC_adder_inst|Add0~113_sumout ),
	.dataf(!\Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~28 .extended_lut = "off";
defparam \PC_inst|PC~28 .lut_mask = 64'h0000FFFD0002FFFF;
defparam \PC_inst|PC~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y38_N47
dffeas \PC_inst|PC[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[30] .is_wysiwyg = "true";
defparam \PC_inst|PC[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N21
cyclonev_lcell_comb \PC_adder_inst|Add0~109 (
// Equation(s):
// \PC_adder_inst|Add0~109_sumout  = SUM(( \PC_inst|PC [29] ) + ( GND ) + ( \PC_adder_inst|Add0~106  ))
// \PC_adder_inst|Add0~110  = CARRY(( \PC_inst|PC [29] ) + ( GND ) + ( \PC_adder_inst|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~109_sumout ),
	.cout(\PC_adder_inst|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~109 .extended_lut = "off";
defparam \PC_adder_inst|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_adder_inst|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N24
cyclonev_lcell_comb \PC_adder_inst|Add0~113 (
// Equation(s):
// \PC_adder_inst|Add0~113_sumout  = SUM(( \PC_inst|PC [30] ) + ( GND ) + ( \PC_adder_inst|Add0~110  ))
// \PC_adder_inst|Add0~114  = CARRY(( \PC_inst|PC [30] ) + ( GND ) + ( \PC_adder_inst|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~113_sumout ),
	.cout(\PC_adder_inst|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~113 .extended_lut = "off";
defparam \PC_adder_inst|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_adder_inst|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N27
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( \PC_adder_inst|Add0~117_sumout  ) + ( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datad(!\PC_adder_inst|Add0~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y38_N48
cyclonev_lcell_comb \PC_inst|PC~29 (
// Equation(s):
// \PC_inst|PC~29_combout  = ( \PC_adder_inst|Add0~117_sumout  & ( \Add0~117_sumout  ) ) # ( !\PC_adder_inst|Add0~117_sumout  & ( \Add0~117_sumout  & ( (!\alu_inst|Add0~125_sumout  & (\pc_select_for_branch~5_combout  & (\pc_select_for_branch~2_combout  & 
// \control_unit_inst|Jump~combout ))) ) ) ) # ( \PC_adder_inst|Add0~117_sumout  & ( !\Add0~117_sumout  & ( ((!\pc_select_for_branch~5_combout ) # ((!\pc_select_for_branch~2_combout ) # (!\control_unit_inst|Jump~combout ))) # (\alu_inst|Add0~125_sumout ) ) ) 
// )

	.dataa(!\alu_inst|Add0~125_sumout ),
	.datab(!\pc_select_for_branch~5_combout ),
	.datac(!\pc_select_for_branch~2_combout ),
	.datad(!\control_unit_inst|Jump~combout ),
	.datae(!\PC_adder_inst|Add0~117_sumout ),
	.dataf(!\Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~29 .extended_lut = "off";
defparam \PC_inst|PC~29 .lut_mask = 64'h0000FFFD0002FFFF;
defparam \PC_inst|PC~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y38_N50
dffeas \PC_inst|PC[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[31] .is_wysiwyg = "true";
defparam \PC_inst|PC[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N27
cyclonev_lcell_comb \PC_adder_inst|Add0~117 (
// Equation(s):
// \PC_adder_inst|Add0~117_sumout  = SUM(( \PC_inst|PC [31] ) + ( GND ) + ( \PC_adder_inst|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_inst|PC [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_adder_inst|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_adder_inst|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_adder_inst|Add0~117 .extended_lut = "off";
defparam \PC_adder_inst|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_adder_inst|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y36_N24
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \alu_inst|Add0~125_sumout  & ( (!\control_unit_inst|Decoder0~0_combout  & (((!\control_unit_inst|Decoder0~2_combout ) # (\PC_adder_inst|Add0~117_sumout )))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\data_memory_inst|ram_memory~380_combout )) ) ) # ( !\alu_inst|Add0~125_sumout  & ( (!\control_unit_inst|Decoder0~0_combout  & (((\control_unit_inst|Decoder0~2_combout  & \PC_adder_inst|Add0~117_sumout )))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\data_memory_inst|ram_memory~380_combout )) ) )

	.dataa(!\data_memory_inst|ram_memory~380_combout ),
	.datab(!\control_unit_inst|Decoder0~2_combout ),
	.datac(!\PC_adder_inst|Add0~117_sumout ),
	.datad(!\control_unit_inst|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h03550355CF55CF55;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y36_N37
dffeas \reg_file_inst|regs[17][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][31] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y36_N36
cyclonev_lcell_comb \reg_file_inst|ReadData1[31]~317 (
// Equation(s):
// \reg_file_inst|ReadData1[31]~317_combout  = ( \reg_file_inst|regs[25][31]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[17][31]~q ) # (\instruction_memory_inst|memoria_ROM~24_combout ))) ) ) # ( 
// !\reg_file_inst|regs[25][31]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (!\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|regs[17][31]~q )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|regs[17][31]~q ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[25][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[31]~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[31]~317 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[31]~317 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \reg_file_inst|ReadData1[31]~317 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y37_N6
cyclonev_lcell_comb \reg_file_inst|ReadData1[31]~318 (
// Equation(s):
// \reg_file_inst|ReadData1[31]~318_combout  = ( \reg_file_inst|regs[26][31]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout ) # (\reg_file_inst|regs[30][31]~q ) ) ) ) # ( 
// !\reg_file_inst|regs[26][31]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[30][31]~q  & \instruction_memory_inst|memoria_ROM~23_combout ) ) ) ) # ( \reg_file_inst|regs[26][31]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[18][31]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[22][31]~q )) ) ) ) # ( 
// !\reg_file_inst|regs[26][31]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[18][31]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & 
// (\reg_file_inst|regs[22][31]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[22][31]~q ),
	.datab(!\reg_file_inst|regs[30][31]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|regs[18][31]~q ),
	.datae(!\reg_file_inst|regs[26][31]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[31]~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[31]~318 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[31]~318 .lut_mask = 64'h05F505F50303F3F3;
defparam \reg_file_inst|ReadData1[31]~318 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y36_N57
cyclonev_lcell_comb \reg_file_inst|ReadData1[31]~316 (
// Equation(s):
// \reg_file_inst|ReadData1[31]~316_combout  = ( \reg_file_inst|regs[24][31]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout ) # (\reg_file_inst|regs[28][31]~q ) ) ) ) # ( 
// !\reg_file_inst|regs[24][31]~q  & ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[28][31]~q ) ) ) ) # ( \reg_file_inst|regs[24][31]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[16][31]~q )) # (\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[20][31]~q ))) ) ) ) # ( 
// !\reg_file_inst|regs[24][31]~q  & ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[16][31]~q )) # (\instruction_memory_inst|memoria_ROM~23_combout  & 
// ((\reg_file_inst|regs[20][31]~q ))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(!\reg_file_inst|regs[16][31]~q ),
	.datac(!\reg_file_inst|regs[20][31]~q ),
	.datad(!\reg_file_inst|regs[28][31]~q ),
	.datae(!\reg_file_inst|regs[24][31]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[31]~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[31]~316 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[31]~316 .lut_mask = 64'h272727270055AAFF;
defparam \reg_file_inst|ReadData1[31]~316 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y36_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[31]~319 (
// Equation(s):
// \reg_file_inst|ReadData1[31]~319_combout  = (\instruction_memory_inst|memoria_ROM~23_combout  & (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|regs[31][31]~q ))

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\reg_file_inst|regs[31][31]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[31]~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[31]~319 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[31]~319 .lut_mask = 64'h0101010101010101;
defparam \reg_file_inst|ReadData1[31]~319 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y36_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[31]~320 (
// Equation(s):
// \reg_file_inst|ReadData1[31]~320_combout  = ( \reg_file_inst|ReadData1[31]~316_combout  & ( \reg_file_inst|ReadData1[31]~319_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout ) # 
// ((\reg_file_inst|ReadData1[31]~318_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (((\reg_file_inst|ReadData1[31]~317_combout )) # (\instruction_memory_inst|memoria_ROM~22_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[31]~316_combout 
//  & ( \reg_file_inst|ReadData1[31]~319_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[31]~318_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  
// & (((\reg_file_inst|ReadData1[31]~317_combout )) # (\instruction_memory_inst|memoria_ROM~22_combout ))) ) ) ) # ( \reg_file_inst|ReadData1[31]~316_combout  & ( !\reg_file_inst|ReadData1[31]~319_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & ((!\instruction_memory_inst|memoria_ROM~22_combout ) # ((\reg_file_inst|ReadData1[31]~318_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// (!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[31]~317_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[31]~316_combout  & ( !\reg_file_inst|ReadData1[31]~319_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & 
// (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[31]~318_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[31]~317_combout ))) ) 
// ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(!\reg_file_inst|ReadData1[31]~317_combout ),
	.datad(!\reg_file_inst|ReadData1[31]~318_combout ),
	.datae(!\reg_file_inst|ReadData1[31]~316_combout ),
	.dataf(!\reg_file_inst|ReadData1[31]~319_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[31]~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[31]~320 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[31]~320 .lut_mask = 64'h04268CAE15379DBF;
defparam \reg_file_inst|ReadData1[31]~320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y35_N42
cyclonev_lcell_comb \reg_file_inst|ReadData1[31]~312 (
// Equation(s):
// \reg_file_inst|ReadData1[31]~312_combout  = ( \reg_file_inst|regs[9][31]~q  & ( \reg_file_inst|regs[11][31]~q  & ( ((\reg_file_inst|regs[8][31]~q  & !\instruction_memory_inst|memoria_ROM~22_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout ) ) 
// ) ) # ( !\reg_file_inst|regs[9][31]~q  & ( \reg_file_inst|regs[11][31]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[8][31]~q  & !\instruction_memory_inst|memoria_ROM~22_combout )) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((\instruction_memory_inst|memoria_ROM~22_combout ))) ) ) ) # ( \reg_file_inst|regs[9][31]~q  & ( !\reg_file_inst|regs[11][31]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & 
// ((\reg_file_inst|regs[8][31]~q ) # (\instruction_memory_inst|memoria_ROM~21_combout ))) ) ) ) # ( !\reg_file_inst|regs[9][31]~q  & ( !\reg_file_inst|regs[11][31]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|regs[8][31]~q  & 
// !\instruction_memory_inst|memoria_ROM~22_combout )) ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\reg_file_inst|regs[8][31]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(!\reg_file_inst|regs[9][31]~q ),
	.dataf(!\reg_file_inst|regs[11][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[31]~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[31]~312 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[31]~312 .lut_mask = 64'h0C003F000C333F33;
defparam \reg_file_inst|ReadData1[31]~312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y36_N9
cyclonev_lcell_comb \reg_file_inst|ReadData1[31]~313 (
// Equation(s):
// \reg_file_inst|ReadData1[31]~313_combout  = ( \reg_file_inst|regs[13][31]~q  & ( \instruction_memory_inst|memoria_ROM~21_combout  & ( !\instruction_memory_inst|memoria_ROM~22_combout  ) ) ) # ( \reg_file_inst|regs[13][31]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~21_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[12][31]~q )) # (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[14][31]~q ))) ) ) ) # ( 
// !\reg_file_inst|regs[13][31]~q  & ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[12][31]~q )) # (\instruction_memory_inst|memoria_ROM~22_combout  & 
// ((\reg_file_inst|regs[14][31]~q ))) ) ) )

	.dataa(!\reg_file_inst|regs[12][31]~q ),
	.datab(!\reg_file_inst|regs[14][31]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(gnd),
	.datae(!\reg_file_inst|regs[13][31]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[31]~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[31]~313 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[31]~313 .lut_mask = 64'h535353530000F0F0;
defparam \reg_file_inst|ReadData1[31]~313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y36_N54
cyclonev_lcell_comb \reg_file_inst|ReadData1[31]~314 (
// Equation(s):
// \reg_file_inst|ReadData1[31]~314_combout  = ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( \instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[1][31]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[1][31]~q ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[31]~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[31]~314 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[31]~314 .lut_mask = 64'h000000000F0F0000;
defparam \reg_file_inst|ReadData1[31]~314 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y36_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[31]~315 (
// Equation(s):
// \reg_file_inst|ReadData1[31]~315_combout  = ( \reg_file_inst|ReadData1[31]~314_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (!\instruction_memory_inst|memoria_ROM~23_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// ((\reg_file_inst|ReadData1[31]~313_combout ))) ) ) # ( !\reg_file_inst|ReadData1[31]~314_combout  & ( (\reg_file_inst|ReadData1[31]~313_combout  & \instruction_memory_inst|memoria_ROM~24_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData1[31]~313_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datae(!\reg_file_inst|ReadData1[31]~314_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[31]~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[31]~315 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[31]~315 .lut_mask = 64'h000FAA0F000FAA0F;
defparam \reg_file_inst|ReadData1[31]~315 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y36_N21
cyclonev_lcell_comb \reg_file_inst|ReadData1[31]~321 (
// Equation(s):
// \reg_file_inst|ReadData1[31]~321_combout  = ( \reg_file_inst|ReadData1[31]~312_combout  & ( \reg_file_inst|ReadData1[31]~315_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & ((\reg_file_inst|ReadData1[31]~320_combout ) # 
// (\reg_file_inst|ReadData1[29]~6_combout ))) # (\reg_file_inst|ReadData1[29]~5_combout  & (!\reg_file_inst|ReadData1[29]~6_combout )) ) ) ) # ( !\reg_file_inst|ReadData1[31]~312_combout  & ( \reg_file_inst|ReadData1[31]~315_combout  & ( 
// (!\reg_file_inst|ReadData1[29]~6_combout  & ((\reg_file_inst|ReadData1[31]~320_combout ) # (\reg_file_inst|ReadData1[29]~5_combout ))) ) ) ) # ( \reg_file_inst|ReadData1[31]~312_combout  & ( !\reg_file_inst|ReadData1[31]~315_combout  & ( 
// (!\reg_file_inst|ReadData1[29]~5_combout  & ((\reg_file_inst|ReadData1[31]~320_combout ) # (\reg_file_inst|ReadData1[29]~6_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[31]~312_combout  & ( !\reg_file_inst|ReadData1[31]~315_combout  & ( 
// (!\reg_file_inst|ReadData1[29]~5_combout  & (!\reg_file_inst|ReadData1[29]~6_combout  & \reg_file_inst|ReadData1[31]~320_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datab(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datac(!\reg_file_inst|ReadData1[31]~320_combout ),
	.datad(gnd),
	.datae(!\reg_file_inst|ReadData1[31]~312_combout ),
	.dataf(!\reg_file_inst|ReadData1[31]~315_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[31]~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[31]~321 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[31]~321 .lut_mask = 64'h08082A2A4C4C6E6E;
defparam \reg_file_inst|ReadData1[31]~321 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y43_N30
cyclonev_lcell_comb \reg_file_inst|regs[25][30]~feeder (
// Equation(s):
// \reg_file_inst|regs[25][30]~feeder_combout  = ( \Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[25][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[25][30]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[25][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[25][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y43_N32
dffeas \reg_file_inst|regs[25][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[25][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[25][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[25][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y43_N12
cyclonev_lcell_comb \reg_file_inst|regs[17][30]~feeder (
// Equation(s):
// \reg_file_inst|regs[17][30]~feeder_combout  = ( \Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[17][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[17][30]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[17][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[17][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y43_N14
dffeas \reg_file_inst|regs[17][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[17][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[17][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[17][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y43_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[30]~307 (
// Equation(s):
// \reg_file_inst|ReadData2[30]~307_combout  = ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( \reg_file_inst|regs[17][30]~q  & ( (!\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[25][30]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( !\reg_file_inst|regs[17][30]~q  & ( (\reg_file_inst|regs[25][30]~q  & \instruction_memory_inst|memoria_ROM~19_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[25][30]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.dataf(!\reg_file_inst|regs[17][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[30]~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[30]~307 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[30]~307 .lut_mask = 64'h000F0000FF0F0000;
defparam \reg_file_inst|ReadData2[30]~307 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y42_N17
dffeas \reg_file_inst|regs[22][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[22][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[22][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N36
cyclonev_lcell_comb \reg_file_inst|regs[26][30]~feeder (
// Equation(s):
// \reg_file_inst|regs[26][30]~feeder_combout  = ( \Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[26][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[26][30]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[26][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[26][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y42_N38
dffeas \reg_file_inst|regs[26][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[26][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[26][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y40_N14
dffeas \reg_file_inst|regs[18][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[18][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[18][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y43_N2
dffeas \reg_file_inst|regs[30][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[30][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[30][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y43_N3
cyclonev_lcell_comb \reg_file_inst|ReadData2[30]~308 (
// Equation(s):
// \reg_file_inst|ReadData2[30]~308_combout  = ( \reg_file_inst|regs[30][30]~q  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[22][30]~q ) ) ) ) # ( 
// !\reg_file_inst|regs[30][30]~q  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\reg_file_inst|regs[22][30]~q  & !\instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( \reg_file_inst|regs[30][30]~q  & ( 
// !\instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[18][30]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[26][30]~q )) ) ) ) # ( 
// !\reg_file_inst|regs[30][30]~q  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[18][30]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & 
// (\reg_file_inst|regs[26][30]~q )) ) ) )

	.dataa(!\reg_file_inst|regs[22][30]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\reg_file_inst|regs[26][30]~q ),
	.datad(!\reg_file_inst|regs[18][30]~q ),
	.datae(!\reg_file_inst|regs[30][30]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[30]~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[30]~308 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[30]~308 .lut_mask = 64'h03CF03CF44447777;
defparam \reg_file_inst|ReadData2[30]~308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y41_N50
dffeas \reg_file_inst|regs[16][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[16][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[16][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y41_N14
dffeas \reg_file_inst|regs[28][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[28][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y42_N2
dffeas \reg_file_inst|regs[20][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[20][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y42_N59
dffeas \reg_file_inst|regs[24][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[24][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[24][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y41_N15
cyclonev_lcell_comb \reg_file_inst|ReadData2[30]~306 (
// Equation(s):
// \reg_file_inst|ReadData2[30]~306_combout  = ( \reg_file_inst|regs[24][30]~q  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & ((\reg_file_inst|regs[20][30]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[28][30]~q )) ) ) ) # ( !\reg_file_inst|regs[24][30]~q  & ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (!\instruction_memory_inst|memoria_ROM~19_combout  & 
// ((\reg_file_inst|regs[20][30]~q ))) # (\instruction_memory_inst|memoria_ROM~19_combout  & (\reg_file_inst|regs[28][30]~q )) ) ) ) # ( \reg_file_inst|regs[24][30]~q  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( 
// (\instruction_memory_inst|memoria_ROM~19_combout ) # (\reg_file_inst|regs[16][30]~q ) ) ) ) # ( !\reg_file_inst|regs[24][30]~q  & ( !\instruction_memory_inst|memoria_ROM~18_combout  & ( (\reg_file_inst|regs[16][30]~q  & 
// !\instruction_memory_inst|memoria_ROM~19_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[16][30]~q ),
	.datab(!\reg_file_inst|regs[28][30]~q ),
	.datac(!\reg_file_inst|regs[20][30]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datae(!\reg_file_inst|regs[24][30]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[30]~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[30]~306 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[30]~306 .lut_mask = 64'h550055FF0F330F33;
defparam \reg_file_inst|ReadData2[30]~306 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y40_N26
dffeas \reg_file_inst|regs[31][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y40_N18
cyclonev_lcell_comb \reg_file_inst|ReadData2[30]~309 (
// Equation(s):
// \reg_file_inst|ReadData2[30]~309_combout  = ( \instruction_memory_inst|memoria_ROM~18_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & \reg_file_inst|regs[31][30]~q ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\reg_file_inst|regs[31][30]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[30]~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[30]~309 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[30]~309 .lut_mask = 64'h0000000003030303;
defparam \reg_file_inst|ReadData2[30]~309 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y40_N57
cyclonev_lcell_comb \reg_file_inst|ReadData2[30]~310 (
// Equation(s):
// \reg_file_inst|ReadData2[30]~310_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|ReadData2[30]~309_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[30]~306_combout ))) # 
// (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[30]~308_combout )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|ReadData2[30]~309_combout  & ( (\instruction_memory_inst|memoria_ROM~15_combout 
// ) # (\reg_file_inst|ReadData2[30]~307_combout ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|ReadData2[30]~309_combout  & ( (!\instruction_memory_inst|memoria_ROM~15_combout  & ((\reg_file_inst|ReadData2[30]~306_combout 
// ))) # (\instruction_memory_inst|memoria_ROM~15_combout  & (\reg_file_inst|ReadData2[30]~308_combout )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|ReadData2[30]~309_combout  & ( (\reg_file_inst|ReadData2[30]~307_combout 
//  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) ) )

	.dataa(!\reg_file_inst|ReadData2[30]~307_combout ),
	.datab(!\reg_file_inst|ReadData2[30]~308_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(!\reg_file_inst|ReadData2[30]~306_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.dataf(!\reg_file_inst|ReadData2[30]~309_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[30]~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[30]~310 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[30]~310 .lut_mask = 64'h505003F35F5F03F3;
defparam \reg_file_inst|ReadData2[30]~310 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y44_N14
dffeas \reg_file_inst|regs[9][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[9][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y41_N41
dffeas \reg_file_inst|regs[8][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[8][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[8][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y40_N27
cyclonev_lcell_comb \reg_file_inst|ReadData2[30]~302 (
// Equation(s):
// \reg_file_inst|ReadData2[30]~302_combout  = ( \instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[11][30]~q  & ( (\reg_file_inst|regs[8][30]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~14_combout  & ( \reg_file_inst|regs[11][30]~q  & ( (\instruction_memory_inst|memoria_ROM~15_combout ) # (\reg_file_inst|regs[9][30]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~14_combout  & ( 
// !\reg_file_inst|regs[11][30]~q  & ( (\reg_file_inst|regs[8][30]~q  & !\instruction_memory_inst|memoria_ROM~15_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( !\reg_file_inst|regs[11][30]~q  & ( (\reg_file_inst|regs[9][30]~q  & 
// !\instruction_memory_inst|memoria_ROM~15_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[9][30]~q ),
	.datab(!\reg_file_inst|regs[8][30]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.dataf(!\reg_file_inst|regs[11][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[30]~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[30]~302 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[30]~302 .lut_mask = 64'h505030305F5F3030;
defparam \reg_file_inst|ReadData2[30]~302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y44_N30
cyclonev_lcell_comb \reg_file_inst|regs[12][30]~feeder (
// Equation(s):
// \reg_file_inst|regs[12][30]~feeder_combout  = ( \Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[12][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[12][30]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[12][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[12][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y44_N32
dffeas \reg_file_inst|regs[12][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[12][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[12][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[12][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y44_N18
cyclonev_lcell_comb \reg_file_inst|regs[14][30]~feeder (
// Equation(s):
// \reg_file_inst|regs[14][30]~feeder_combout  = ( \Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[14][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[14][30]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[14][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[14][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y44_N20
dffeas \reg_file_inst|regs[14][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[14][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[14][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[14][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y44_N48
cyclonev_lcell_comb \reg_file_inst|regs[13][30]~feeder (
// Equation(s):
// \reg_file_inst|regs[13][30]~feeder_combout  = ( \Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[13][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[13][30]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[13][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[13][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y44_N50
dffeas \reg_file_inst|regs[13][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[13][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[13][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y44_N33
cyclonev_lcell_comb \reg_file_inst|ReadData2[30]~303 (
// Equation(s):
// \reg_file_inst|ReadData2[30]~303_combout  = ( \instruction_memory_inst|memoria_ROM~15_combout  & ( \reg_file_inst|regs[13][30]~q  & ( (\reg_file_inst|regs[14][30]~q  & \instruction_memory_inst|memoria_ROM~14_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~15_combout  & ( \reg_file_inst|regs[13][30]~q  & ( (!\instruction_memory_inst|memoria_ROM~14_combout ) # (\reg_file_inst|regs[12][30]~q ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~15_combout  & ( 
// !\reg_file_inst|regs[13][30]~q  & ( (\reg_file_inst|regs[14][30]~q  & \instruction_memory_inst|memoria_ROM~14_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( !\reg_file_inst|regs[13][30]~q  & ( (\reg_file_inst|regs[12][30]~q  & 
// \instruction_memory_inst|memoria_ROM~14_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[12][30]~q ),
	.datab(!\reg_file_inst|regs[14][30]~q ),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.dataf(!\reg_file_inst|regs[13][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[30]~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[30]~303 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[30]~303 .lut_mask = 64'h00550033FF550033;
defparam \reg_file_inst|ReadData2[30]~303 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y44_N32
dffeas \reg_file_inst|regs[1][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[1][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y44_N33
cyclonev_lcell_comb \reg_file_inst|ReadData2[30]~304 (
// Equation(s):
// \reg_file_inst|ReadData2[30]~304_combout  = ( !\instruction_memory_inst|memoria_ROM~14_combout  & ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( \reg_file_inst|regs[1][30]~q  ) ) )

	.dataa(!\reg_file_inst|regs[1][30]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[30]~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[30]~304 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[30]~304 .lut_mask = 64'h5555000000000000;
defparam \reg_file_inst|ReadData2[30]~304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y40_N39
cyclonev_lcell_comb \reg_file_inst|ReadData2[30]~305 (
// Equation(s):
// \reg_file_inst|ReadData2[30]~305_combout  = ( \reg_file_inst|ReadData2[30]~304_combout  & ( \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|ReadData2[30]~303_combout  ) ) ) # ( !\reg_file_inst|ReadData2[30]~304_combout  & ( 
// \instruction_memory_inst|memoria_ROM~19_combout  & ( \reg_file_inst|ReadData2[30]~303_combout  ) ) ) # ( \reg_file_inst|ReadData2[30]~304_combout  & ( !\instruction_memory_inst|memoria_ROM~19_combout  & ( !\instruction_memory_inst|memoria_ROM~18_combout  
// ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData2[30]~303_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datad(gnd),
	.datae(!\reg_file_inst|ReadData2[30]~304_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[30]~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[30]~305 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[30]~305 .lut_mask = 64'h0000F0F033333333;
defparam \reg_file_inst|ReadData2[30]~305 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y40_N33
cyclonev_lcell_comb \reg_file_inst|ReadData2[30]~311 (
// Equation(s):
// \reg_file_inst|ReadData2[30]~311_combout  = ( \reg_file_inst|ReadData2[30]~302_combout  & ( \reg_file_inst|ReadData2[30]~305_combout  & ( (!\reg_file_inst|ReadData2[4]~6_combout  & ((\reg_file_inst|ReadData2[4]~7_combout ) # 
// (\reg_file_inst|ReadData2[30]~310_combout ))) # (\reg_file_inst|ReadData2[4]~6_combout  & ((!\reg_file_inst|ReadData2[4]~7_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[30]~302_combout  & ( \reg_file_inst|ReadData2[30]~305_combout  & ( 
// (!\reg_file_inst|ReadData2[4]~7_combout  & ((\reg_file_inst|ReadData2[30]~310_combout ) # (\reg_file_inst|ReadData2[4]~6_combout ))) ) ) ) # ( \reg_file_inst|ReadData2[30]~302_combout  & ( !\reg_file_inst|ReadData2[30]~305_combout  & ( 
// (!\reg_file_inst|ReadData2[4]~6_combout  & ((\reg_file_inst|ReadData2[4]~7_combout ) # (\reg_file_inst|ReadData2[30]~310_combout ))) ) ) ) # ( !\reg_file_inst|ReadData2[30]~302_combout  & ( !\reg_file_inst|ReadData2[30]~305_combout  & ( 
// (!\reg_file_inst|ReadData2[4]~6_combout  & (\reg_file_inst|ReadData2[30]~310_combout  & !\reg_file_inst|ReadData2[4]~7_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData2[4]~6_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|ReadData2[30]~310_combout ),
	.datad(!\reg_file_inst|ReadData2[4]~7_combout ),
	.datae(!\reg_file_inst|ReadData2[30]~302_combout ),
	.dataf(!\reg_file_inst|ReadData2[30]~305_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData2[30]~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData2[30]~311 .extended_lut = "off";
defparam \reg_file_inst|ReadData2[30]~311 .lut_mask = 64'h0A000AAA5F005FAA;
defparam \reg_file_inst|ReadData2[30]~311 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y38_N27
cyclonev_lcell_comb \alu_inst|Add0~117 (
// Equation(s):
// \alu_inst|Add0~117_sumout  = SUM(( \reg_file_inst|ReadData1[29]~301_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[29]~301_combout ))) # 
// (\control_unit_inst|Decoder0~0_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~114  ))
// \alu_inst|Add0~118  = CARRY(( \reg_file_inst|ReadData1[29]~301_combout  ) + ( (!\control_unit_inst|Decoder0~5_combout  & ((!\control_unit_inst|Decoder0~0_combout  & ((\reg_file_inst|ReadData2[29]~301_combout ))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~114  ))

	.dataa(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datab(!\control_unit_inst|Decoder0~5_combout ),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(!\reg_file_inst|ReadData1[29]~301_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[29]~301_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~117_sumout ),
	.cout(\alu_inst|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~117 .extended_lut = "off";
defparam \alu_inst|Add0~117 .lut_mask = 64'h0000EA2A000000FF;
defparam \alu_inst|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y38_N30
cyclonev_lcell_comb \alu_inst|Add0~121 (
// Equation(s):
// \alu_inst|Add0~121_sumout  = SUM(( \reg_file_inst|ReadData1[30]~311_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & ((\reg_file_inst|ReadData2[30]~311_combout ))) # 
// (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~0_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~118  ))
// \alu_inst|Add0~122  = CARRY(( \reg_file_inst|ReadData1[30]~311_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & ((\reg_file_inst|ReadData2[30]~311_combout ))) # (\control_unit_inst|Decoder0~5_combout  & 
// (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~0_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~118  ))

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datac(!\control_unit_inst|Decoder0~5_combout ),
	.datad(!\reg_file_inst|ReadData1[30]~311_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[30]~311_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~121_sumout ),
	.cout(\alu_inst|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~121 .extended_lut = "off";
defparam \alu_inst|Add0~121 .lut_mask = 64'h0000EC4C000000FF;
defparam \alu_inst|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y40_N57
cyclonev_lcell_comb \data_memory_inst|ram_memory~190 (
// Equation(s):
// \data_memory_inst|ram_memory~190_combout  = ( \reg_file_inst|ReadData2[30]~311_combout  & ( (\data_memory_inst|ram_memory~190_combout ) # (\rtl~0_combout ) ) ) # ( !\reg_file_inst|ReadData2[30]~311_combout  & ( (!\rtl~0_combout  & 
// \data_memory_inst|ram_memory~190_combout ) ) )

	.dataa(!\rtl~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~190_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[30]~311_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~190 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~190 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \data_memory_inst|ram_memory~190 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y40_N36
cyclonev_lcell_comb \data_memory_inst|ram_memory~222 (
// Equation(s):
// \data_memory_inst|ram_memory~222_combout  = ( \reg_file_inst|ReadData2[30]~311_combout  & ( (\rtl~3_combout ) # (\data_memory_inst|ram_memory~222_combout ) ) ) # ( !\reg_file_inst|ReadData2[30]~311_combout  & ( (\data_memory_inst|ram_memory~222_combout  & 
// !\rtl~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~222_combout ),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[30]~311_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~222 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~222 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~222 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y40_N21
cyclonev_lcell_comb \data_memory_inst|ram_memory~62 (
// Equation(s):
// \data_memory_inst|ram_memory~62_combout  = ( \reg_file_inst|ReadData2[30]~311_combout  & ( (\data_memory_inst|ram_memory~62_combout ) # (\rtl~4_combout ) ) ) # ( !\reg_file_inst|ReadData2[30]~311_combout  & ( (!\rtl~4_combout  & 
// \data_memory_inst|ram_memory~62_combout ) ) )

	.dataa(!\rtl~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~62_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[30]~311_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~62 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~62 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \data_memory_inst|ram_memory~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y40_N9
cyclonev_lcell_comb \data_memory_inst|ram_memory~94 (
// Equation(s):
// \data_memory_inst|ram_memory~94_combout  = ( \reg_file_inst|ReadData2[30]~311_combout  & ( (\rtl~7_combout ) # (\data_memory_inst|ram_memory~94_combout ) ) ) # ( !\reg_file_inst|ReadData2[30]~311_combout  & ( (\data_memory_inst|ram_memory~94_combout  & 
// !\rtl~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~94_combout ),
	.datad(!\rtl~7_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[30]~311_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~94 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~94 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y40_N45
cyclonev_lcell_comb \data_memory_inst|ram_memory~126 (
// Equation(s):
// \data_memory_inst|ram_memory~126_combout  = ( \data_memory_inst|ram_memory~126_combout  & ( \reg_file_inst|ReadData2[30]~311_combout  ) ) # ( !\data_memory_inst|ram_memory~126_combout  & ( \reg_file_inst|ReadData2[30]~311_combout  & ( \rtl~5_combout  ) ) 
// ) # ( \data_memory_inst|ram_memory~126_combout  & ( !\reg_file_inst|ReadData2[30]~311_combout  & ( !\rtl~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~5_combout ),
	.datad(gnd),
	.datae(!\data_memory_inst|ram_memory~126_combout ),
	.dataf(!\reg_file_inst|ReadData2[30]~311_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~126 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~126 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \data_memory_inst|ram_memory~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y40_N54
cyclonev_lcell_comb \data_memory_inst|ram_memory~30 (
// Equation(s):
// \data_memory_inst|ram_memory~30_combout  = ( \reg_file_inst|ReadData2[30]~311_combout  & ( (\data_memory_inst|ram_memory~30_combout ) # (\rtl~6_combout ) ) ) # ( !\reg_file_inst|ReadData2[30]~311_combout  & ( (!\rtl~6_combout  & 
// \data_memory_inst|ram_memory~30_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~6_combout ),
	.datad(!\data_memory_inst|ram_memory~30_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[30]~311_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~30 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~30 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_memory_inst|ram_memory~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y40_N42
cyclonev_lcell_comb \data_memory_inst|ram_memory~504 (
// Equation(s):
// \data_memory_inst|ram_memory~504_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~1_sumout  & (((\data_memory_inst|ram_memory~30_combout  & (!\alu_inst|Add0~9_sumout ))))) # (\alu_inst|Add0~1_sumout  & ((((\alu_inst|Add0~9_sumout ))) # 
// (\data_memory_inst|ram_memory~62_combout ))) ) ) # ( \alu_inst|Add0~5_sumout  & ( ((!\alu_inst|Add0~1_sumout  & (\data_memory_inst|ram_memory~94_combout  & (!\alu_inst|Add0~9_sumout ))) # (\alu_inst|Add0~1_sumout  & 
// (((\data_memory_inst|ram_memory~126_combout ) # (\alu_inst|Add0~9_sumout ))))) ) )

	.dataa(!\data_memory_inst|ram_memory~62_combout ),
	.datab(!\alu_inst|Add0~1_sumout ),
	.datac(!\data_memory_inst|ram_memory~94_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~126_combout ),
	.datag(!\data_memory_inst|ram_memory~30_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~504_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~504 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~504 .lut_mask = 64'h1D330C331D333F33;
defparam \data_memory_inst|ram_memory~504 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y40_N18
cyclonev_lcell_comb \data_memory_inst|ram_memory~254 (
// Equation(s):
// \data_memory_inst|ram_memory~254_combout  = ( \reg_file_inst|ReadData2[30]~311_combout  & ( (\data_memory_inst|ram_memory~254_combout ) # (\rtl~1_combout ) ) ) # ( !\reg_file_inst|ReadData2[30]~311_combout  & ( (!\rtl~1_combout  & 
// \data_memory_inst|ram_memory~254_combout ) ) )

	.dataa(gnd),
	.datab(!\rtl~1_combout ),
	.datac(!\data_memory_inst|ram_memory~254_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[30]~311_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~254 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~254 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \data_memory_inst|ram_memory~254 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y40_N39
cyclonev_lcell_comb \data_memory_inst|ram_memory~158 (
// Equation(s):
// \data_memory_inst|ram_memory~158_combout  = ( \reg_file_inst|ReadData2[30]~311_combout  & ( (\rtl~2_combout ) # (\data_memory_inst|ram_memory~158_combout ) ) ) # ( !\reg_file_inst|ReadData2[30]~311_combout  & ( (\data_memory_inst|ram_memory~158_combout  & 
// !\rtl~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~158_combout ),
	.datad(!\rtl~2_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[30]~311_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~158 .extended_lut = "off";
defparam \data_memory_inst|ram_memory~158 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_memory_inst|ram_memory~158 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y40_N48
cyclonev_lcell_comb \data_memory_inst|ram_memory~376 (
// Equation(s):
// \data_memory_inst|ram_memory~376_combout  = ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~504_combout ))))) # (\alu_inst|Add0~9_sumout  & ((!\data_memory_inst|ram_memory~504_combout  & 
// (((\data_memory_inst|ram_memory~158_combout )))) # (\data_memory_inst|ram_memory~504_combout  & (\data_memory_inst|ram_memory~190_combout )))) ) ) # ( \alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~9_sumout  & ((((\data_memory_inst|ram_memory~504_combout 
// ))))) # (\alu_inst|Add0~9_sumout  & (((!\data_memory_inst|ram_memory~504_combout  & (\data_memory_inst|ram_memory~222_combout )) # (\data_memory_inst|ram_memory~504_combout  & ((\data_memory_inst|ram_memory~254_combout )))))) ) )

	.dataa(!\alu_inst|Add0~9_sumout ),
	.datab(!\data_memory_inst|ram_memory~190_combout ),
	.datac(!\data_memory_inst|ram_memory~222_combout ),
	.datad(!\data_memory_inst|ram_memory~504_combout ),
	.datae(!\alu_inst|Add0~5_sumout ),
	.dataf(!\data_memory_inst|ram_memory~254_combout ),
	.datag(!\data_memory_inst|ram_memory~158_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ram_memory~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ram_memory~376 .extended_lut = "on";
defparam \data_memory_inst|ram_memory~376 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \data_memory_inst|ram_memory~376 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y40_N12
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \data_memory_inst|ram_memory~376_combout  & ( ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~121_sumout ))) # (\control_unit_inst|Decoder0~2_combout  & (\PC_adder_inst|Add0~113_sumout ))) # 
// (\control_unit_inst|Decoder0~0_combout ) ) ) # ( !\data_memory_inst|ram_memory~376_combout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout  & ((\alu_inst|Add0~121_sumout ))) # (\control_unit_inst|Decoder0~2_combout 
//  & (\PC_adder_inst|Add0~113_sumout )))) ) )

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(!\control_unit_inst|Decoder0~2_combout ),
	.datac(!\PC_adder_inst|Add0~113_sumout ),
	.datad(!\alu_inst|Add0~121_sumout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~376_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y40_N12
cyclonev_lcell_comb \reg_file_inst|regs[11][30]~feeder (
// Equation(s):
// \reg_file_inst|regs[11][30]~feeder_combout  = ( \Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|regs[11][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|regs[11][30]~feeder .extended_lut = "off";
defparam \reg_file_inst|regs[11][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file_inst|regs[11][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y40_N14
dffeas \reg_file_inst|regs[11][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_file_inst|regs[11][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][30] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y44_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[30]~302 (
// Equation(s):
// \reg_file_inst|ReadData1[30]~302_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[9][30]~q  & ( (\reg_file_inst|regs[11][30]~q  & \instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[9][30]~q  & ( (\reg_file_inst|regs[8][30]~q ) # (\instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~22_combout  & ( 
// !\reg_file_inst|regs[9][30]~q  & ( (\reg_file_inst|regs[11][30]~q  & \instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|regs[9][30]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[8][30]~q ) ) ) )

	.dataa(!\reg_file_inst|regs[11][30]~q ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datad(!\reg_file_inst|regs[8][30]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\reg_file_inst|regs[9][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[30]~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[30]~302 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[30]~302 .lut_mask = 64'h00F005050FFF0505;
defparam \reg_file_inst|ReadData1[30]~302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y44_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[30]~304 (
// Equation(s):
// \reg_file_inst|ReadData1[30]~304_combout  = ( \reg_file_inst|regs[1][30]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & \instruction_memory_inst|memoria_ROM~21_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[30]~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[30]~304 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[30]~304 .lut_mask = 64'h0000000000AA00AA;
defparam \reg_file_inst|ReadData1[30]~304 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y44_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[30]~303 (
// Equation(s):
// \reg_file_inst|ReadData1[30]~303_combout  = ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( \instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[13][30]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~22_combout  & ( 
// !\instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[14][30]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[12][30]~q  ) ) )

	.dataa(!\reg_file_inst|regs[14][30]~q ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[12][30]~q ),
	.datad(!\reg_file_inst|regs[13][30]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[30]~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[30]~303 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[30]~303 .lut_mask = 64'h0F0F555500FF0000;
defparam \reg_file_inst|ReadData1[30]~303 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y44_N57
cyclonev_lcell_comb \reg_file_inst|ReadData1[30]~305 (
// Equation(s):
// \reg_file_inst|ReadData1[30]~305_combout  = ( \reg_file_inst|ReadData1[30]~303_combout  & ( ((!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|ReadData1[30]~304_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) # ( 
// !\reg_file_inst|ReadData1[30]~303_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|ReadData1[30]~304_combout  & !\instruction_memory_inst|memoria_ROM~24_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(!\reg_file_inst|ReadData1[30]~304_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[30]~303_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[30]~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[30]~305 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[30]~305 .lut_mask = 64'h202020202F2F2F2F;
defparam \reg_file_inst|ReadData1[30]~305 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N54
cyclonev_lcell_comb \reg_file_inst|ReadData1[30]~308 (
// Equation(s):
// \reg_file_inst|ReadData1[30]~308_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[30][30]~q  ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[22][30]~q  ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[26][30]~q  ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[18][30]~q  ) ) )

	.dataa(!\reg_file_inst|regs[26][30]~q ),
	.datab(!\reg_file_inst|regs[22][30]~q ),
	.datac(!\reg_file_inst|regs[18][30]~q ),
	.datad(!\reg_file_inst|regs[30][30]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[30]~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[30]~308 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[30]~308 .lut_mask = 64'h0F0F5555333300FF;
defparam \reg_file_inst|ReadData1[30]~308 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[30]~309 (
// Equation(s):
// \reg_file_inst|ReadData1[30]~309_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( \reg_file_inst|regs[31][30]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[31][30]~q ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[30]~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[30]~309 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[30]~309 .lut_mask = 64'h0000000000000F0F;
defparam \reg_file_inst|ReadData1[30]~309 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y43_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[30]~307 (
// Equation(s):
// \reg_file_inst|ReadData1[30]~307_combout  = ( \reg_file_inst|regs[25][30]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[17][30]~q ))) ) ) # ( 
// !\reg_file_inst|regs[25][30]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[17][30]~q  & !\instruction_memory_inst|memoria_ROM~24_combout )) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(!\reg_file_inst|regs[17][30]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[25][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[30]~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[30]~307 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[30]~307 .lut_mask = 64'h202020202A2A2A2A;
defparam \reg_file_inst|ReadData1[30]~307 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y42_N54
cyclonev_lcell_comb \reg_file_inst|ReadData1[30]~306 (
// Equation(s):
// \reg_file_inst|ReadData1[30]~306_combout  = ( \reg_file_inst|regs[28][30]~q  & ( \reg_file_inst|regs[16][30]~q  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & ((!\instruction_memory_inst|memoria_ROM~23_combout ) # ((\reg_file_inst|regs[20][30]~q 
// )))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (((\reg_file_inst|regs[24][30]~q )) # (\instruction_memory_inst|memoria_ROM~23_combout ))) ) ) ) # ( !\reg_file_inst|regs[28][30]~q  & ( \reg_file_inst|regs[16][30]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~24_combout  & ((!\instruction_memory_inst|memoria_ROM~23_combout ) # ((\reg_file_inst|regs[20][30]~q )))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (!\instruction_memory_inst|memoria_ROM~23_combout  & 
// ((\reg_file_inst|regs[24][30]~q )))) ) ) ) # ( \reg_file_inst|regs[28][30]~q  & ( !\reg_file_inst|regs[16][30]~q  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[20][30]~q 
// ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (((\reg_file_inst|regs[24][30]~q )) # (\instruction_memory_inst|memoria_ROM~23_combout ))) ) ) ) # ( !\reg_file_inst|regs[28][30]~q  & ( !\reg_file_inst|regs[16][30]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~24_combout  & (\instruction_memory_inst|memoria_ROM~23_combout  & (\reg_file_inst|regs[20][30]~q ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (!\instruction_memory_inst|memoria_ROM~23_combout  & 
// ((\reg_file_inst|regs[24][30]~q )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datac(!\reg_file_inst|regs[20][30]~q ),
	.datad(!\reg_file_inst|regs[24][30]~q ),
	.datae(!\reg_file_inst|regs[28][30]~q ),
	.dataf(!\reg_file_inst|regs[16][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[30]~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[30]~306 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[30]~306 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_file_inst|ReadData1[30]~306 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[30]~310 (
// Equation(s):
// \reg_file_inst|ReadData1[30]~310_combout  = ( \reg_file_inst|ReadData1[30]~307_combout  & ( \reg_file_inst|ReadData1[30]~306_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout ) # ((!\instruction_memory_inst|memoria_ROM~21_combout  & 
// (\reg_file_inst|ReadData1[30]~308_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[30]~309_combout )))) ) ) ) # ( !\reg_file_inst|ReadData1[30]~307_combout  & ( \reg_file_inst|ReadData1[30]~306_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (((!\instruction_memory_inst|memoria_ROM~22_combout )) # (\reg_file_inst|ReadData1[30]~308_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (((\reg_file_inst|ReadData1[30]~309_combout  
// & \instruction_memory_inst|memoria_ROM~22_combout )))) ) ) ) # ( \reg_file_inst|ReadData1[30]~307_combout  & ( !\reg_file_inst|ReadData1[30]~306_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[30]~308_combout  & 
// ((\instruction_memory_inst|memoria_ROM~22_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (((!\instruction_memory_inst|memoria_ROM~22_combout ) # (\reg_file_inst|ReadData1[30]~309_combout )))) ) ) ) # ( 
// !\reg_file_inst|ReadData1[30]~307_combout  & ( !\reg_file_inst|ReadData1[30]~306_combout  & ( (\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[30]~308_combout )) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[30]~309_combout ))))) ) ) )

	.dataa(!\reg_file_inst|ReadData1[30]~308_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datac(!\reg_file_inst|ReadData1[30]~309_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(!\reg_file_inst|ReadData1[30]~307_combout ),
	.dataf(!\reg_file_inst|ReadData1[30]~306_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[30]~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[30]~310 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[30]~310 .lut_mask = 64'h00473347CC47FF47;
defparam \reg_file_inst|ReadData1[30]~310 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N51
cyclonev_lcell_comb \reg_file_inst|ReadData1[30]~311 (
// Equation(s):
// \reg_file_inst|ReadData1[30]~311_combout  = ( \reg_file_inst|ReadData1[30]~305_combout  & ( \reg_file_inst|ReadData1[30]~310_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout ) # ((!\reg_file_inst|ReadData1[29]~5_combout  & 
// \reg_file_inst|ReadData1[30]~302_combout )) ) ) ) # ( !\reg_file_inst|ReadData1[30]~305_combout  & ( \reg_file_inst|ReadData1[30]~310_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & ((!\reg_file_inst|ReadData1[29]~6_combout ) # 
// (\reg_file_inst|ReadData1[30]~302_combout ))) ) ) ) # ( \reg_file_inst|ReadData1[30]~305_combout  & ( !\reg_file_inst|ReadData1[30]~310_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[29]~5_combout )) # 
// (\reg_file_inst|ReadData1[29]~6_combout  & (!\reg_file_inst|ReadData1[29]~5_combout  & \reg_file_inst|ReadData1[30]~302_combout )) ) ) ) # ( !\reg_file_inst|ReadData1[30]~305_combout  & ( !\reg_file_inst|ReadData1[30]~310_combout  & ( 
// (\reg_file_inst|ReadData1[29]~6_combout  & (!\reg_file_inst|ReadData1[29]~5_combout  & \reg_file_inst|ReadData1[30]~302_combout )) ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datac(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datad(!\reg_file_inst|ReadData1[30]~302_combout ),
	.datae(!\reg_file_inst|ReadData1[30]~305_combout ),
	.dataf(!\reg_file_inst|ReadData1[30]~310_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[30]~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[30]~311 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[30]~311 .lut_mask = 64'h00300C3CC0F0CCFC;
defparam \reg_file_inst|ReadData1[30]~311 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y38_N33
cyclonev_lcell_comb \alu_inst|Add0~125 (
// Equation(s):
// \alu_inst|Add0~125_sumout  = SUM(( \reg_file_inst|ReadData1[31]~321_combout  ) + ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~5_combout  & ((\reg_file_inst|ReadData2[31]~321_combout ))) # 
// (\control_unit_inst|Decoder0~5_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )))) # (\control_unit_inst|Decoder0~0_combout  & (\instruction_memory_inst|memoria_ROM~26_combout )) ) + ( \alu_inst|Add0~122  ))

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datac(!\control_unit_inst|Decoder0~5_combout ),
	.datad(!\reg_file_inst|ReadData1[31]~321_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData2[31]~321_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~125 .extended_lut = "off";
defparam \alu_inst|Add0~125 .lut_mask = 64'h0000EC4C000000FF;
defparam \alu_inst|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y38_N51
cyclonev_lcell_comb \PC_inst|PC~27 (
// Equation(s):
// \PC_inst|PC~27_combout  = ( \PC_adder_inst|Add0~109_sumout  & ( \Add0~109_sumout  ) ) # ( !\PC_adder_inst|Add0~109_sumout  & ( \Add0~109_sumout  & ( (!\alu_inst|Add0~125_sumout  & (\pc_select_for_branch~5_combout  & (\control_unit_inst|Jump~combout  & 
// \pc_select_for_branch~2_combout ))) ) ) ) # ( \PC_adder_inst|Add0~109_sumout  & ( !\Add0~109_sumout  & ( ((!\pc_select_for_branch~5_combout ) # ((!\control_unit_inst|Jump~combout ) # (!\pc_select_for_branch~2_combout ))) # (\alu_inst|Add0~125_sumout ) ) ) 
// )

	.dataa(!\alu_inst|Add0~125_sumout ),
	.datab(!\pc_select_for_branch~5_combout ),
	.datac(!\control_unit_inst|Jump~combout ),
	.datad(!\pc_select_for_branch~2_combout ),
	.datae(!\PC_adder_inst|Add0~109_sumout ),
	.dataf(!\Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~27 .extended_lut = "off";
defparam \PC_inst|PC~27 .lut_mask = 64'h0000FFFD0002FFFF;
defparam \PC_inst|PC~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y38_N53
dffeas \PC_inst|PC[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[29] .is_wysiwyg = "true";
defparam \PC_inst|PC[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y36_N54
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \alu_inst|Add0~117_sumout  & ( (!\control_unit_inst|Decoder0~0_combout  & ((!\control_unit_inst|Decoder0~2_combout ) # ((\PC_adder_inst|Add0~109_sumout )))) # (\control_unit_inst|Decoder0~0_combout  & 
// (((\data_memory_inst|ram_memory~372_combout )))) ) ) # ( !\alu_inst|Add0~117_sumout  & ( (!\control_unit_inst|Decoder0~0_combout  & (\control_unit_inst|Decoder0~2_combout  & ((\PC_adder_inst|Add0~109_sumout )))) # (\control_unit_inst|Decoder0~0_combout  & 
// (((\data_memory_inst|ram_memory~372_combout )))) ) )

	.dataa(!\control_unit_inst|Decoder0~2_combout ),
	.datab(!\data_memory_inst|ram_memory~372_combout ),
	.datac(!\PC_adder_inst|Add0~109_sumout ),
	.datad(!\control_unit_inst|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h05330533AF33AF33;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y35_N17
dffeas \reg_file_inst|regs[11][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file_inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[11][29] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[11][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y34_N39
cyclonev_lcell_comb \reg_file_inst|ReadData1[29]~292 (
// Equation(s):
// \reg_file_inst|ReadData1[29]~292_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[9][29]~q  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[11][29]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[9][29]~q  & ( (\reg_file_inst|regs[8][29]~q ) # (\instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~22_combout  & ( 
// !\reg_file_inst|regs[9][29]~q  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[11][29]~q ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|regs[9][29]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[8][29]~q ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\reg_file_inst|regs[11][29]~q ),
	.datac(!\reg_file_inst|regs[8][29]~q ),
	.datad(gnd),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\reg_file_inst|regs[9][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[29]~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[29]~292 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[29]~292 .lut_mask = 64'h0A0A11115F5F1111;
defparam \reg_file_inst|ReadData1[29]~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y34_N3
cyclonev_lcell_comb \reg_file_inst|ReadData1[29]~294 (
// Equation(s):
// \reg_file_inst|ReadData1[29]~294_combout  = ( \reg_file_inst|regs[1][29]~q  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[29]~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[29]~294 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[29]~294 .lut_mask = 64'h0000000055005500;
defparam \reg_file_inst|ReadData1[29]~294 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y34_N42
cyclonev_lcell_comb \reg_file_inst|ReadData1[29]~293 (
// Equation(s):
// \reg_file_inst|ReadData1[29]~293_combout  = ( \reg_file_inst|regs[14][29]~q  & ( \reg_file_inst|regs[13][29]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[12][29]~q ) # (\instruction_memory_inst|memoria_ROM~22_combout 
// ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout )) ) ) ) # ( !\reg_file_inst|regs[14][29]~q  & ( \reg_file_inst|regs[13][29]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & 
// ((\reg_file_inst|regs[12][29]~q ) # (\instruction_memory_inst|memoria_ROM~21_combout ))) ) ) ) # ( \reg_file_inst|regs[14][29]~q  & ( !\reg_file_inst|regs[13][29]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|regs[12][29]~q 
// ) # (\instruction_memory_inst|memoria_ROM~22_combout ))) ) ) ) # ( !\reg_file_inst|regs[14][29]~q  & ( !\reg_file_inst|regs[13][29]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (!\instruction_memory_inst|memoria_ROM~22_combout  & 
// \reg_file_inst|regs[12][29]~q )) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datad(!\reg_file_inst|regs[12][29]~q ),
	.datae(!\reg_file_inst|regs[14][29]~q ),
	.dataf(!\reg_file_inst|regs[13][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[29]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[29]~293 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[29]~293 .lut_mask = 64'h00A00AAA50F05AFA;
defparam \reg_file_inst|ReadData1[29]~293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y34_N54
cyclonev_lcell_comb \reg_file_inst|ReadData1[29]~295 (
// Equation(s):
// \reg_file_inst|ReadData1[29]~295_combout  = ( \reg_file_inst|ReadData1[29]~294_combout  & ( \reg_file_inst|ReadData1[29]~293_combout  & ( (!\instruction_memory_inst|memoria_ROM~23_combout ) # (\instruction_memory_inst|memoria_ROM~24_combout ) ) ) ) # ( 
// !\reg_file_inst|ReadData1[29]~294_combout  & ( \reg_file_inst|ReadData1[29]~293_combout  & ( \instruction_memory_inst|memoria_ROM~24_combout  ) ) ) # ( \reg_file_inst|ReadData1[29]~294_combout  & ( !\reg_file_inst|ReadData1[29]~293_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout  & !\instruction_memory_inst|memoria_ROM~24_combout ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(gnd),
	.datae(!\reg_file_inst|ReadData1[29]~294_combout ),
	.dataf(!\reg_file_inst|ReadData1[29]~293_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[29]~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[29]~295 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[29]~295 .lut_mask = 64'h0000A0A00F0FAFAF;
defparam \reg_file_inst|ReadData1[29]~295 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y36_N27
cyclonev_lcell_comb \reg_file_inst|ReadData1[29]~298 (
// Equation(s):
// \reg_file_inst|ReadData1[29]~298_combout  = ( \reg_file_inst|regs[26][29]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[22][29]~q )) # 
// (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[30][29]~q ))) ) ) ) # ( !\reg_file_inst|regs[26][29]~q  & ( \instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & 
// (\reg_file_inst|regs[22][29]~q )) # (\instruction_memory_inst|memoria_ROM~24_combout  & ((\reg_file_inst|regs[30][29]~q ))) ) ) ) # ( \reg_file_inst|regs[26][29]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( 
// (\instruction_memory_inst|memoria_ROM~24_combout ) # (\reg_file_inst|regs[18][29]~q ) ) ) ) # ( !\reg_file_inst|regs[26][29]~q  & ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (\reg_file_inst|regs[18][29]~q  & 
// !\instruction_memory_inst|memoria_ROM~24_combout ) ) ) )

	.dataa(!\reg_file_inst|regs[18][29]~q ),
	.datab(!\reg_file_inst|regs[22][29]~q ),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\reg_file_inst|regs[30][29]~q ),
	.datae(!\reg_file_inst|regs[26][29]~q ),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[29]~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[29]~298 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[29]~298 .lut_mask = 64'h50505F5F303F303F;
defparam \reg_file_inst|ReadData1[29]~298 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y36_N33
cyclonev_lcell_comb \reg_file_inst|ReadData1[29]~296 (
// Equation(s):
// \reg_file_inst|ReadData1[29]~296_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[28][29]~q  & ( (\reg_file_inst|regs[24][29]~q ) # (\instruction_memory_inst|memoria_ROM~23_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( \reg_file_inst|regs[28][29]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[16][29]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & 
// (\reg_file_inst|regs[20][29]~q )) ) ) ) # ( \instruction_memory_inst|memoria_ROM~24_combout  & ( !\reg_file_inst|regs[28][29]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[24][29]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~24_combout  & ( !\reg_file_inst|regs[28][29]~q  & ( (!\instruction_memory_inst|memoria_ROM~23_combout  & ((\reg_file_inst|regs[16][29]~q ))) # (\instruction_memory_inst|memoria_ROM~23_combout  & 
// (\reg_file_inst|regs[20][29]~q )) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(!\reg_file_inst|regs[24][29]~q ),
	.datac(!\reg_file_inst|regs[20][29]~q ),
	.datad(!\reg_file_inst|regs[16][29]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.dataf(!\reg_file_inst|regs[28][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[29]~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[29]~296 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[29]~296 .lut_mask = 64'h05AF222205AF7777;
defparam \reg_file_inst|ReadData1[29]~296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[29]~297 (
// Equation(s):
// \reg_file_inst|ReadData1[29]~297_combout  = ( !\instruction_memory_inst|memoria_ROM~23_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[17][29]~q )) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// ((\reg_file_inst|regs[25][29]~q ))) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\reg_file_inst|regs[17][29]~q ),
	.datad(!\reg_file_inst|regs[25][29]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[29]~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[29]~297 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[29]~297 .lut_mask = 64'h0C3F0C3F00000000;
defparam \reg_file_inst|ReadData1[29]~297 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y34_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[29]~299 (
// Equation(s):
// \reg_file_inst|ReadData1[29]~299_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[31][29]~q ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[31][29]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[29]~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[29]~299 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[29]~299 .lut_mask = 64'h0000000005050505;
defparam \reg_file_inst|ReadData1[29]~299 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y34_N24
cyclonev_lcell_comb \reg_file_inst|ReadData1[29]~300 (
// Equation(s):
// \reg_file_inst|ReadData1[29]~300_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|ReadData1[29]~299_combout  & ( (\reg_file_inst|ReadData1[29]~298_combout ) # (\instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|ReadData1[29]~299_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[29]~296_combout )) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// ((\reg_file_inst|ReadData1[29]~297_combout ))) ) ) ) # ( \instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|ReadData1[29]~299_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|ReadData1[29]~298_combout ) ) 
// ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|ReadData1[29]~299_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[29]~296_combout )) # 
// (\instruction_memory_inst|memoria_ROM~21_combout  & ((\reg_file_inst|ReadData1[29]~297_combout ))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\reg_file_inst|ReadData1[29]~298_combout ),
	.datac(!\reg_file_inst|ReadData1[29]~296_combout ),
	.datad(!\reg_file_inst|ReadData1[29]~297_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\reg_file_inst|ReadData1[29]~299_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[29]~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[29]~300 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[29]~300 .lut_mask = 64'h0A5F22220A5F7777;
defparam \reg_file_inst|ReadData1[29]~300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y34_N30
cyclonev_lcell_comb \reg_file_inst|ReadData1[29]~301 (
// Equation(s):
// \reg_file_inst|ReadData1[29]~301_combout  = ( \reg_file_inst|ReadData1[29]~295_combout  & ( \reg_file_inst|ReadData1[29]~300_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout ) # ((!\reg_file_inst|ReadData1[29]~5_combout  & 
// \reg_file_inst|ReadData1[29]~292_combout )) ) ) ) # ( !\reg_file_inst|ReadData1[29]~295_combout  & ( \reg_file_inst|ReadData1[29]~300_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & ((!\reg_file_inst|ReadData1[29]~6_combout ) # 
// (\reg_file_inst|ReadData1[29]~292_combout ))) ) ) ) # ( \reg_file_inst|ReadData1[29]~295_combout  & ( !\reg_file_inst|ReadData1[29]~300_combout  & ( (!\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[29]~5_combout )) # 
// (\reg_file_inst|ReadData1[29]~6_combout  & (!\reg_file_inst|ReadData1[29]~5_combout  & \reg_file_inst|ReadData1[29]~292_combout )) ) ) ) # ( !\reg_file_inst|ReadData1[29]~295_combout  & ( !\reg_file_inst|ReadData1[29]~300_combout  & ( 
// (\reg_file_inst|ReadData1[29]~6_combout  & (!\reg_file_inst|ReadData1[29]~5_combout  & \reg_file_inst|ReadData1[29]~292_combout )) ) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datab(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datac(gnd),
	.datad(!\reg_file_inst|ReadData1[29]~292_combout ),
	.datae(!\reg_file_inst|ReadData1[29]~295_combout ),
	.dataf(!\reg_file_inst|ReadData1[29]~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[29]~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[29]~301 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[29]~301 .lut_mask = 64'h0044226688CCAAEE;
defparam \reg_file_inst|ReadData1[29]~301 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y38_N6
cyclonev_lcell_comb \pc_select_for_branch~9 (
// Equation(s):
// \pc_select_for_branch~9_combout  = ( !\alu_inst|Add0~77_sumout  & ( !\alu_inst|Add0~105_sumout  & ( (!\alu_inst|Add0~65_sumout  & (!\alu_inst|Add0~85_sumout  & (!\alu_inst|Add0~73_sumout  & !\alu_inst|Add0~69_sumout ))) ) ) )

	.dataa(!\alu_inst|Add0~65_sumout ),
	.datab(!\alu_inst|Add0~85_sumout ),
	.datac(!\alu_inst|Add0~73_sumout ),
	.datad(!\alu_inst|Add0~69_sumout ),
	.datae(!\alu_inst|Add0~77_sumout ),
	.dataf(!\alu_inst|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_select_for_branch~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_select_for_branch~9 .extended_lut = "off";
defparam \pc_select_for_branch~9 .lut_mask = 64'h8000000000000000;
defparam \pc_select_for_branch~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y38_N24
cyclonev_lcell_comb \pc_select_for_branch~4 (
// Equation(s):
// \pc_select_for_branch~4_combout  = ( !\alu_inst|Add0~125_sumout  & ( !\alu_inst|Add0~113_sumout  & ( (!\alu_inst|Add0~109_sumout  & (\pc_select_for_branch~3_combout  & (!\alu_inst|Add0~117_sumout  & \pc_select_for_branch~9_combout ))) ) ) )

	.dataa(!\alu_inst|Add0~109_sumout ),
	.datab(!\pc_select_for_branch~3_combout ),
	.datac(!\alu_inst|Add0~117_sumout ),
	.datad(!\pc_select_for_branch~9_combout ),
	.datae(!\alu_inst|Add0~125_sumout ),
	.dataf(!\alu_inst|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_select_for_branch~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_select_for_branch~4 .extended_lut = "off";
defparam \pc_select_for_branch~4 .lut_mask = 64'h0020000000000000;
defparam \pc_select_for_branch~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \PC_adder_inst|Add0~37_sumout  ) + ( (\PC_inst|PC [6] & \instruction_memory_inst|memoria_ROM~9_combout ) ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( \PC_adder_inst|Add0~37_sumout  ) + ( (\PC_inst|PC [6] & \instruction_memory_inst|memoria_ROM~9_combout ) ) + ( \Add0~34  ))

	.dataa(!\PC_inst|PC [6]),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~9_combout ),
	.datad(!\PC_adder_inst|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FAFA000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y38_N51
cyclonev_lcell_comb \PC_inst|PC~9 (
// Equation(s):
// \PC_inst|PC~9_combout  = ( \PC_adder_inst|Add0~37_sumout  & ( \Add0~37_sumout  & ( (\control_unit_inst|Jump~combout ) # (\instruction_memory_inst|memoria_ROM~10_combout ) ) ) ) # ( !\PC_adder_inst|Add0~37_sumout  & ( \Add0~37_sumout  & ( 
// (!\control_unit_inst|Jump~combout  & (((\instruction_memory_inst|memoria_ROM~10_combout )))) # (\control_unit_inst|Jump~combout  & (\pc_select_for_branch~4_combout  & ((\pc_select_for_branch~2_combout )))) ) ) ) # ( \PC_adder_inst|Add0~37_sumout  & ( 
// !\Add0~37_sumout  & ( (!\control_unit_inst|Jump~combout  & (((\instruction_memory_inst|memoria_ROM~10_combout )))) # (\control_unit_inst|Jump~combout  & ((!\pc_select_for_branch~4_combout ) # ((!\pc_select_for_branch~2_combout )))) ) ) ) # ( 
// !\PC_adder_inst|Add0~37_sumout  & ( !\Add0~37_sumout  & ( (\instruction_memory_inst|memoria_ROM~10_combout  & !\control_unit_inst|Jump~combout ) ) ) )

	.dataa(!\pc_select_for_branch~4_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~10_combout ),
	.datac(!\control_unit_inst|Jump~combout ),
	.datad(!\pc_select_for_branch~2_combout ),
	.datae(!\PC_adder_inst|Add0~37_sumout ),
	.dataf(!\Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~9 .extended_lut = "off";
defparam \PC_inst|PC~9 .lut_mask = 64'h30303F3A30353F3F;
defparam \PC_inst|PC~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y38_N53
dffeas \PC_inst|PC[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[11] .is_wysiwyg = "true";
defparam \PC_inst|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( (\PC_inst|PC [6] & \instruction_memory_inst|memoria_ROM~9_combout ) ) + ( \PC_adder_inst|Add0~41_sumout  ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( (\PC_inst|PC [6] & \instruction_memory_inst|memoria_ROM~9_combout ) ) + ( \PC_adder_inst|Add0~41_sumout  ) + ( \Add0~38  ))

	.dataa(!\PC_inst|PC [6]),
	.datab(!\instruction_memory_inst|memoria_ROM~9_combout ),
	.datac(!\PC_adder_inst|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000F0F000001111;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y38_N30
cyclonev_lcell_comb \PC_inst|PC~10 (
// Equation(s):
// \PC_inst|PC~10_combout  = ( \pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~10_combout )) # (\control_unit_inst|Jump~combout  & ((\Add0~41_sumout ))) ) ) 
// ) # ( !\pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~10_combout ))) # (\control_unit_inst|Jump~combout  & (\PC_adder_inst|Add0~41_sumout )) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~10_combout ))) # (\control_unit_inst|Jump~combout  & (\PC_adder_inst|Add0~41_sumout )) ) ) ) # ( 
// !\pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~10_combout ))) # (\control_unit_inst|Jump~combout  & (\PC_adder_inst|Add0~41_sumout )) ) ) )

	.dataa(!\PC_adder_inst|Add0~41_sumout ),
	.datab(!\instruction_memory_inst|memoria_ROM~10_combout ),
	.datac(!\Add0~41_sumout ),
	.datad(!\control_unit_inst|Jump~combout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\pc_select_for_branch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~10 .extended_lut = "off";
defparam \PC_inst|PC~10 .lut_mask = 64'h335533553355330F;
defparam \PC_inst|PC~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y38_N32
dffeas \PC_inst|PC[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[12] .is_wysiwyg = "true";
defparam \PC_inst|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N33
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \instruction_memory_inst|memoria_ROM~11_combout  ) + ( \PC_adder_inst|Add0~45_sumout  ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( \instruction_memory_inst|memoria_ROM~11_combout  ) + ( \PC_adder_inst|Add0~45_sumout  ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_adder_inst|Add0~45_sumout ),
	.datad(!\instruction_memory_inst|memoria_ROM~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y38_N24
cyclonev_lcell_comb \PC_inst|PC~11 (
// Equation(s):
// \PC_inst|PC~11_combout  = ( \pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~11_combout ))) # (\control_unit_inst|Jump~combout  & (\Add0~45_sumout )) ) ) 
// ) # ( !\pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~11_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~45_sumout ))) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~11_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~45_sumout ))) ) ) ) # ( 
// !\pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~11_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~45_sumout ))) ) ) )

	.dataa(!\Add0~45_sumout ),
	.datab(!\instruction_memory_inst|memoria_ROM~11_combout ),
	.datac(!\control_unit_inst|Jump~combout ),
	.datad(!\PC_adder_inst|Add0~45_sumout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\pc_select_for_branch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~11 .extended_lut = "off";
defparam \PC_inst|PC~11 .lut_mask = 64'h303F303F303F3535;
defparam \PC_inst|PC~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y38_N26
dffeas \PC_inst|PC[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[13] .is_wysiwyg = "true";
defparam \PC_inst|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N36
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \instruction_memory_inst|memoria_ROM~27_combout  ) + ( \PC_adder_inst|Add0~49_sumout  ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( \instruction_memory_inst|memoria_ROM~27_combout  ) + ( \PC_adder_inst|Add0~49_sumout  ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_adder_inst|Add0~49_sumout ),
	.datad(!\instruction_memory_inst|memoria_ROM~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y38_N18
cyclonev_lcell_comb \PC_inst|PC~12 (
// Equation(s):
// \PC_inst|PC~12_combout  = ( \pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~27_combout )) # (\control_unit_inst|Jump~combout  & ((\Add0~49_sumout ))) ) ) 
// ) # ( !\pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~27_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~49_sumout ))) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~27_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~49_sumout ))) ) ) ) # ( 
// !\pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~27_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~49_sumout ))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~27_combout ),
	.datab(!\Add0~49_sumout ),
	.datac(!\control_unit_inst|Jump~combout ),
	.datad(!\PC_adder_inst|Add0~49_sumout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\pc_select_for_branch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~12 .extended_lut = "off";
defparam \PC_inst|PC~12 .lut_mask = 64'h505F505F505F5353;
defparam \PC_inst|PC~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y38_N20
dffeas \PC_inst|PC[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[14] .is_wysiwyg = "true";
defparam \PC_inst|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N39
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \PC_adder_inst|Add0~53_sumout  ) + ( \instruction_memory_inst|memoria_ROM~12_combout  ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( \PC_adder_inst|Add0~53_sumout  ) + ( \instruction_memory_inst|memoria_ROM~12_combout  ) + ( \Add0~50  ))

	.dataa(!\PC_adder_inst|Add0~53_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~12_combout ),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FF0000005555;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y38_N36
cyclonev_lcell_comb \PC_inst|PC~13 (
// Equation(s):
// \PC_inst|PC~13_combout  = ( \pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~12_combout ))) # (\control_unit_inst|Jump~combout  & (\Add0~53_sumout )) ) ) 
// ) # ( !\pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~12_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~53_sumout ))) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~12_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~53_sumout ))) ) ) ) # ( 
// !\pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~12_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~53_sumout ))) ) ) )

	.dataa(!\control_unit_inst|Jump~combout ),
	.datab(!\Add0~53_sumout ),
	.datac(!\instruction_memory_inst|memoria_ROM~12_combout ),
	.datad(!\PC_adder_inst|Add0~53_sumout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\pc_select_for_branch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~13 .extended_lut = "off";
defparam \PC_inst|PC~13 .lut_mask = 64'h0A5F0A5F0A5F1B1B;
defparam \PC_inst|PC~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y38_N38
dffeas \PC_inst|PC[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[15] .is_wysiwyg = "true";
defparam \PC_inst|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N42
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \PC_adder_inst|Add0~57_sumout  ) + ( \instruction_memory_inst|memoria_ROM~13_combout  ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( \PC_adder_inst|Add0~57_sumout  ) + ( \instruction_memory_inst|memoria_ROM~13_combout  ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~13_combout ),
	.datad(!\PC_adder_inst|Add0~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y38_N6
cyclonev_lcell_comb \PC_inst|PC~14 (
// Equation(s):
// \PC_inst|PC~14_combout  = ( \pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((\instruction_memory_inst|memoria_ROM~13_combout ))) # (\control_unit_inst|Jump~combout  & (\Add0~57_sumout )) ) ) 
// ) # ( !\pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~13_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~57_sumout ))) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~13_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~57_sumout ))) ) ) ) # ( 
// !\pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~13_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~57_sumout ))) ) ) )

	.dataa(!\Add0~57_sumout ),
	.datab(!\instruction_memory_inst|memoria_ROM~13_combout ),
	.datac(!\PC_adder_inst|Add0~57_sumout ),
	.datad(!\control_unit_inst|Jump~combout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\pc_select_for_branch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~14 .extended_lut = "off";
defparam \PC_inst|PC~14 .lut_mask = 64'h330F330F330F3355;
defparam \PC_inst|PC~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y38_N8
dffeas \PC_inst|PC[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[16] .is_wysiwyg = "true";
defparam \PC_inst|PC[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N45
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \PC_adder_inst|Add0~61_sumout  ) + ( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( \PC_adder_inst|Add0~61_sumout  ) + ( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \Add0~58  ))

	.dataa(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_adder_inst|Add0~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y38_N57
cyclonev_lcell_comb \PC_inst|PC~15 (
// Equation(s):
// \PC_inst|PC~15_combout  = ( \pc_select_for_branch~4_combout  & ( \control_unit_inst|Jump~combout  & ( (!\pc_select_for_branch~2_combout  & ((\PC_adder_inst|Add0~61_sumout ))) # (\pc_select_for_branch~2_combout  & (\Add0~61_sumout )) ) ) ) # ( 
// !\pc_select_for_branch~4_combout  & ( \control_unit_inst|Jump~combout  & ( \PC_adder_inst|Add0~61_sumout  ) ) ) # ( \pc_select_for_branch~4_combout  & ( !\control_unit_inst|Jump~combout  & ( \instruction_memory_inst|memoria_ROM~26_combout  ) ) ) # ( 
// !\pc_select_for_branch~4_combout  & ( !\control_unit_inst|Jump~combout  & ( \instruction_memory_inst|memoria_ROM~26_combout  ) ) )

	.dataa(!\Add0~61_sumout ),
	.datab(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datac(!\pc_select_for_branch~2_combout ),
	.datad(!\PC_adder_inst|Add0~61_sumout ),
	.datae(!\pc_select_for_branch~4_combout ),
	.dataf(!\control_unit_inst|Jump~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~15 .extended_lut = "off";
defparam \PC_inst|PC~15 .lut_mask = 64'h3333333300FF05F5;
defparam \PC_inst|PC~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y38_N59
dffeas \PC_inst|PC[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[17] .is_wysiwyg = "true";
defparam \PC_inst|PC[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N48
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( \PC_adder_inst|Add0~65_sumout  ) + ( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( \PC_adder_inst|Add0~65_sumout  ) + ( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datad(!\PC_adder_inst|Add0~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y38_N0
cyclonev_lcell_comb \PC_inst|PC~16 (
// Equation(s):
// \PC_inst|PC~16_combout  = ( \pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout ))) # (\control_unit_inst|Jump~combout  & (\Add0~65_sumout )) ) ) 
// ) # ( !\pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout ))) # (\control_unit_inst|Jump~combout  & (\PC_adder_inst|Add0~65_sumout )) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout ))) # (\control_unit_inst|Jump~combout  & (\PC_adder_inst|Add0~65_sumout )) ) ) ) # ( 
// !\pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & ((!\instruction_memory_inst|memoria_ROM~14_combout ))) # (\control_unit_inst|Jump~combout  & (\PC_adder_inst|Add0~65_sumout )) ) ) )

	.dataa(!\Add0~65_sumout ),
	.datab(!\PC_adder_inst|Add0~65_sumout ),
	.datac(!\control_unit_inst|Jump~combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~14_combout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\pc_select_for_branch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~16 .extended_lut = "off";
defparam \PC_inst|PC~16 .lut_mask = 64'hF303F303F303F505;
defparam \PC_inst|PC~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y38_N2
dffeas \PC_inst|PC[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[18] .is_wysiwyg = "true";
defparam \PC_inst|PC[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N51
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( \PC_adder_inst|Add0~69_sumout  ) + ( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( \PC_adder_inst|Add0~69_sumout  ) + ( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \Add0~66  ))

	.dataa(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_adder_inst|Add0~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y38_N0
cyclonev_lcell_comb \PC_inst|PC~17 (
// Equation(s):
// \PC_inst|PC~17_combout  = ( \instruction_memory_inst|memoria_ROM~15_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout ) # ((!\pc_select_for_branch~2_combout  & (\PC_adder_inst|Add0~69_sumout )) # 
// (\pc_select_for_branch~2_combout  & ((\Add0~69_sumout )))) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( \pc_select_for_branch~4_combout  & ( (\control_unit_inst|Jump~combout  & ((!\pc_select_for_branch~2_combout  & 
// (\PC_adder_inst|Add0~69_sumout )) # (\pc_select_for_branch~2_combout  & ((\Add0~69_sumout ))))) ) ) ) # ( \instruction_memory_inst|memoria_ROM~15_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout ) # 
// (\PC_adder_inst|Add0~69_sumout ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~15_combout  & ( !\pc_select_for_branch~4_combout  & ( (\control_unit_inst|Jump~combout  & \PC_adder_inst|Add0~69_sumout ) ) ) )

	.dataa(!\pc_select_for_branch~2_combout ),
	.datab(!\control_unit_inst|Jump~combout ),
	.datac(!\PC_adder_inst|Add0~69_sumout ),
	.datad(!\Add0~69_sumout ),
	.datae(!\instruction_memory_inst|memoria_ROM~15_combout ),
	.dataf(!\pc_select_for_branch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~17 .extended_lut = "off";
defparam \PC_inst|PC~17 .lut_mask = 64'h0303CFCF0213CEDF;
defparam \PC_inst|PC~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y38_N2
dffeas \PC_inst|PC[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[19] .is_wysiwyg = "true";
defparam \PC_inst|PC[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N54
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \PC_adder_inst|Add0~73_sumout  ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \PC_adder_inst|Add0~73_sumout  ) + ( \Add0~70  ))

	.dataa(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datab(gnd),
	.datac(!\PC_adder_inst|Add0~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y38_N18
cyclonev_lcell_comb \PC_inst|PC~18 (
// Equation(s):
// \PC_inst|PC~18_combout  = ( \pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~18_combout )) # (\control_unit_inst|Jump~combout  & ((\Add0~73_sumout ))) ) ) 
// ) # ( !\pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~18_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~73_sumout ))) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~18_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~73_sumout ))) ) ) ) # ( 
// !\pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~18_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~73_sumout ))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~18_combout ),
	.datab(!\control_unit_inst|Jump~combout ),
	.datac(!\Add0~73_sumout ),
	.datad(!\PC_adder_inst|Add0~73_sumout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\pc_select_for_branch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~18 .extended_lut = "off";
defparam \PC_inst|PC~18 .lut_mask = 64'h4477447744774747;
defparam \PC_inst|PC~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y38_N20
dffeas \PC_inst|PC[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[20] .is_wysiwyg = "true";
defparam \PC_inst|PC[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y39_N57
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( \PC_adder_inst|Add0~77_sumout  ) + ( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( \PC_adder_inst|Add0~77_sumout  ) + ( \instruction_memory_inst|memoria_ROM~26_combout  ) + ( \Add0~74  ))

	.dataa(!\instruction_memory_inst|memoria_ROM~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_adder_inst|Add0~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y38_N12
cyclonev_lcell_comb \PC_inst|PC~19 (
// Equation(s):
// \PC_inst|PC~19_combout  = ( \PC_adder_inst|Add0~77_sumout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (((\instruction_memory_inst|memoria_ROM~19_combout )))) # (\control_unit_inst|Jump~combout  & 
// (((!\pc_select_for_branch~2_combout )) # (\Add0~77_sumout ))) ) ) ) # ( !\PC_adder_inst|Add0~77_sumout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (((\instruction_memory_inst|memoria_ROM~19_combout )))) # 
// (\control_unit_inst|Jump~combout  & (\Add0~77_sumout  & ((\pc_select_for_branch~2_combout )))) ) ) ) # ( \PC_adder_inst|Add0~77_sumout  & ( !\pc_select_for_branch~4_combout  & ( (\control_unit_inst|Jump~combout ) # 
// (\instruction_memory_inst|memoria_ROM~19_combout ) ) ) ) # ( !\PC_adder_inst|Add0~77_sumout  & ( !\pc_select_for_branch~4_combout  & ( (\instruction_memory_inst|memoria_ROM~19_combout  & !\control_unit_inst|Jump~combout ) ) ) )

	.dataa(!\Add0~77_sumout ),
	.datab(!\instruction_memory_inst|memoria_ROM~19_combout ),
	.datac(!\pc_select_for_branch~2_combout ),
	.datad(!\control_unit_inst|Jump~combout ),
	.datae(!\PC_adder_inst|Add0~77_sumout ),
	.dataf(!\pc_select_for_branch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~19 .extended_lut = "off";
defparam \PC_inst|PC~19 .lut_mask = 64'h330033FF330533F5;
defparam \PC_inst|PC~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y38_N14
dffeas \PC_inst|PC[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[21] .is_wysiwyg = "true";
defparam \PC_inst|PC[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y38_N39
cyclonev_lcell_comb \PC_inst|PC~20 (
// Equation(s):
// \PC_inst|PC~20_combout  = ( \pc_select_for_branch~4_combout  & ( \control_unit_inst|Jump~combout  & ( (!\pc_select_for_branch~2_combout  & (\PC_adder_inst|Add0~81_sumout )) # (\pc_select_for_branch~2_combout  & ((\Add0~81_sumout ))) ) ) ) # ( 
// !\pc_select_for_branch~4_combout  & ( \control_unit_inst|Jump~combout  & ( \PC_adder_inst|Add0~81_sumout  ) ) ) # ( \pc_select_for_branch~4_combout  & ( !\control_unit_inst|Jump~combout  & ( !\instruction_memory_inst|memoria_ROM~20_combout  ) ) ) # ( 
// !\pc_select_for_branch~4_combout  & ( !\control_unit_inst|Jump~combout  & ( !\instruction_memory_inst|memoria_ROM~20_combout  ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~20_combout ),
	.datab(!\PC_adder_inst|Add0~81_sumout ),
	.datac(!\pc_select_for_branch~2_combout ),
	.datad(!\Add0~81_sumout ),
	.datae(!\pc_select_for_branch~4_combout ),
	.dataf(!\control_unit_inst|Jump~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~20 .extended_lut = "off";
defparam \PC_inst|PC~20 .lut_mask = 64'hAAAAAAAA3333303F;
defparam \PC_inst|PC~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y38_N41
dffeas \PC_inst|PC[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[22] .is_wysiwyg = "true";
defparam \PC_inst|PC[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y38_N45
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \alu_inst|Add0~89_sumout  & ( (!\control_unit_inst|Decoder0~0_combout  & (((!\control_unit_inst|Decoder0~2_combout ) # (\PC_adder_inst|Add0~81_sumout )))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\data_memory_inst|ram_memory~344_combout )) ) ) # ( !\alu_inst|Add0~89_sumout  & ( (!\control_unit_inst|Decoder0~0_combout  & (((\control_unit_inst|Decoder0~2_combout  & \PC_adder_inst|Add0~81_sumout )))) # (\control_unit_inst|Decoder0~0_combout  & 
// (\data_memory_inst|ram_memory~344_combout )) ) )

	.dataa(!\data_memory_inst|ram_memory~344_combout ),
	.datab(!\control_unit_inst|Decoder0~0_combout ),
	.datac(!\control_unit_inst|Decoder0~2_combout ),
	.datad(!\PC_adder_inst|Add0~81_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h111D111DD1DDD1DD;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y38_N47
dffeas \reg_file_inst|regs[31][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file_inst|regs[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file_inst|regs[31][22] .is_wysiwyg = "true";
defparam \reg_file_inst|regs[31][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y36_N3
cyclonev_lcell_comb \reg_file_inst|ReadData1[22]~229 (
// Equation(s):
// \reg_file_inst|ReadData1[22]~229_combout  = ( \reg_file_inst|regs[31][22]~q  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \instruction_memory_inst|memoria_ROM~23_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datad(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[31][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[22]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[22]~229 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[22]~229 .lut_mask = 64'h00000000000F000F;
defparam \reg_file_inst|ReadData1[22]~229 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y36_N15
cyclonev_lcell_comb \reg_file_inst|ReadData1[22]~228 (
// Equation(s):
// \reg_file_inst|ReadData1[22]~228_combout  = ( \reg_file_inst|regs[22][22]~q  & ( \reg_file_inst|regs[26][22]~q  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (((\instruction_memory_inst|memoria_ROM~23_combout )) # (\reg_file_inst|regs[18][22]~q 
// ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (((!\instruction_memory_inst|memoria_ROM~23_combout ) # (\reg_file_inst|regs[30][22]~q )))) ) ) ) # ( !\reg_file_inst|regs[22][22]~q  & ( \reg_file_inst|regs[26][22]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[18][22]~q  & (!\instruction_memory_inst|memoria_ROM~23_combout ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (((!\instruction_memory_inst|memoria_ROM~23_combout ) # 
// (\reg_file_inst|regs[30][22]~q )))) ) ) ) # ( \reg_file_inst|regs[22][22]~q  & ( !\reg_file_inst|regs[26][22]~q  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (((\instruction_memory_inst|memoria_ROM~23_combout )) # 
// (\reg_file_inst|regs[18][22]~q ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (((\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[30][22]~q )))) ) ) ) # ( !\reg_file_inst|regs[22][22]~q  & ( !\reg_file_inst|regs[26][22]~q  
// & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[18][22]~q  & (!\instruction_memory_inst|memoria_ROM~23_combout ))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (((\instruction_memory_inst|memoria_ROM~23_combout  & 
// \reg_file_inst|regs[30][22]~q )))) ) ) )

	.dataa(!\reg_file_inst|regs[18][22]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|regs[30][22]~q ),
	.datae(!\reg_file_inst|regs[22][22]~q ),
	.dataf(!\reg_file_inst|regs[26][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[22]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[22]~228 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[22]~228 .lut_mask = 64'h40434C4F70737C7F;
defparam \reg_file_inst|ReadData1[22]~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y36_N57
cyclonev_lcell_comb \reg_file_inst|ReadData1[22]~226 (
// Equation(s):
// \reg_file_inst|ReadData1[22]~226_combout  = ( \reg_file_inst|regs[28][22]~q  & ( \reg_file_inst|regs[16][22]~q  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (((!\instruction_memory_inst|memoria_ROM~23_combout ) # (\reg_file_inst|regs[20][22]~q 
// )))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (((\instruction_memory_inst|memoria_ROM~23_combout )) # (\reg_file_inst|regs[24][22]~q ))) ) ) ) # ( !\reg_file_inst|regs[28][22]~q  & ( \reg_file_inst|regs[16][22]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~24_combout  & (((!\instruction_memory_inst|memoria_ROM~23_combout ) # (\reg_file_inst|regs[20][22]~q )))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (\reg_file_inst|regs[24][22]~q  & 
// (!\instruction_memory_inst|memoria_ROM~23_combout ))) ) ) ) # ( \reg_file_inst|regs[28][22]~q  & ( !\reg_file_inst|regs[16][22]~q  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (((\instruction_memory_inst|memoria_ROM~23_combout  & 
// \reg_file_inst|regs[20][22]~q )))) # (\instruction_memory_inst|memoria_ROM~24_combout  & (((\instruction_memory_inst|memoria_ROM~23_combout )) # (\reg_file_inst|regs[24][22]~q ))) ) ) ) # ( !\reg_file_inst|regs[28][22]~q  & ( 
// !\reg_file_inst|regs[16][22]~q  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (((\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[20][22]~q )))) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// (\reg_file_inst|regs[24][22]~q  & (!\instruction_memory_inst|memoria_ROM~23_combout ))) ) ) )

	.dataa(!\reg_file_inst|regs[24][22]~q ),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|regs[20][22]~q ),
	.datae(!\reg_file_inst|regs[28][22]~q ),
	.dataf(!\reg_file_inst|regs[16][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[22]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[22]~226 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[22]~226 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \reg_file_inst|ReadData1[22]~226 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y36_N12
cyclonev_lcell_comb \reg_file_inst|ReadData1[22]~227 (
// Equation(s):
// \reg_file_inst|ReadData1[22]~227_combout  = ( \instruction_memory_inst|memoria_ROM~24_combout  & ( (\reg_file_inst|regs[25][22]~q  & !\instruction_memory_inst|memoria_ROM~23_combout ) ) ) # ( !\instruction_memory_inst|memoria_ROM~24_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~23_combout  & \reg_file_inst|regs[17][22]~q ) ) )

	.dataa(!\reg_file_inst|regs[25][22]~q ),
	.datab(gnd),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|regs[17][22]~q ),
	.datae(gnd),
	.dataf(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[22]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[22]~227 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[22]~227 .lut_mask = 64'h00F000F050505050;
defparam \reg_file_inst|ReadData1[22]~227 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y36_N18
cyclonev_lcell_comb \reg_file_inst|ReadData1[22]~230 (
// Equation(s):
// \reg_file_inst|ReadData1[22]~230_combout  = ( \reg_file_inst|ReadData1[22]~226_combout  & ( \reg_file_inst|ReadData1[22]~227_combout  & ( (!\instruction_memory_inst|memoria_ROM~22_combout ) # ((!\instruction_memory_inst|memoria_ROM~21_combout  & 
// ((\reg_file_inst|ReadData1[22]~228_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[22]~229_combout ))) ) ) ) # ( !\reg_file_inst|ReadData1[22]~226_combout  & ( \reg_file_inst|ReadData1[22]~227_combout  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & (\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|ReadData1[22]~228_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & 
// ((!\instruction_memory_inst|memoria_ROM~22_combout ) # ((\reg_file_inst|ReadData1[22]~229_combout )))) ) ) ) # ( \reg_file_inst|ReadData1[22]~226_combout  & ( !\reg_file_inst|ReadData1[22]~227_combout  & ( (!\instruction_memory_inst|memoria_ROM~21_combout 
//  & ((!\instruction_memory_inst|memoria_ROM~22_combout ) # ((\reg_file_inst|ReadData1[22]~228_combout )))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|ReadData1[22]~229_combout 
// ))) ) ) ) # ( !\reg_file_inst|ReadData1[22]~226_combout  & ( !\reg_file_inst|ReadData1[22]~227_combout  & ( (\instruction_memory_inst|memoria_ROM~22_combout  & ((!\instruction_memory_inst|memoria_ROM~21_combout  & 
// ((\reg_file_inst|ReadData1[22]~228_combout ))) # (\instruction_memory_inst|memoria_ROM~21_combout  & (\reg_file_inst|ReadData1[22]~229_combout )))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datac(!\reg_file_inst|ReadData1[22]~229_combout ),
	.datad(!\reg_file_inst|ReadData1[22]~228_combout ),
	.datae(!\reg_file_inst|ReadData1[22]~226_combout ),
	.dataf(!\reg_file_inst|ReadData1[22]~227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[22]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[22]~230 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[22]~230 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg_file_inst|ReadData1[22]~230 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y37_N0
cyclonev_lcell_comb \reg_file_inst|ReadData1[22]~222 (
// Equation(s):
// \reg_file_inst|ReadData1[22]~222_combout  = ( \instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[8][22]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[9][22]~q ))) # 
// (\instruction_memory_inst|memoria_ROM~22_combout  & (\reg_file_inst|regs[11][22]~q )) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~21_combout  & ( \reg_file_inst|regs[8][22]~q  & ( !\instruction_memory_inst|memoria_ROM~22_combout  ) ) ) # ( 
// \instruction_memory_inst|memoria_ROM~21_combout  & ( !\reg_file_inst|regs[8][22]~q  & ( (!\instruction_memory_inst|memoria_ROM~22_combout  & ((\reg_file_inst|regs[9][22]~q ))) # (\instruction_memory_inst|memoria_ROM~22_combout  & 
// (\reg_file_inst|regs[11][22]~q )) ) ) )

	.dataa(gnd),
	.datab(!\reg_file_inst|regs[11][22]~q ),
	.datac(!\reg_file_inst|regs[9][22]~q ),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.dataf(!\reg_file_inst|regs[8][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[22]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[22]~222 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[22]~222 .lut_mask = 64'h00000F33FF000F33;
defparam \reg_file_inst|ReadData1[22]~222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y36_N57
cyclonev_lcell_comb \reg_file_inst|ReadData1[22]~223 (
// Equation(s):
// \reg_file_inst|ReadData1[22]~223_combout  = ( \instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[13][22]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[14][22]~q ) ) ) ) # ( 
// !\instruction_memory_inst|memoria_ROM~22_combout  & ( \reg_file_inst|regs[13][22]~q  & ( (\reg_file_inst|regs[12][22]~q ) # (\instruction_memory_inst|memoria_ROM~21_combout ) ) ) ) # ( \instruction_memory_inst|memoria_ROM~22_combout  & ( 
// !\reg_file_inst|regs[13][22]~q  & ( (!\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[14][22]~q ) ) ) ) # ( !\instruction_memory_inst|memoria_ROM~22_combout  & ( !\reg_file_inst|regs[13][22]~q  & ( 
// (!\instruction_memory_inst|memoria_ROM~21_combout  & \reg_file_inst|regs[12][22]~q ) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(gnd),
	.datac(!\reg_file_inst|regs[14][22]~q ),
	.datad(!\reg_file_inst|regs[12][22]~q ),
	.datae(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.dataf(!\reg_file_inst|regs[13][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[22]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[22]~223 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[22]~223 .lut_mask = 64'h00AA0A0A55FF0A0A;
defparam \reg_file_inst|ReadData1[22]~223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y36_N51
cyclonev_lcell_comb \reg_file_inst|ReadData1[22]~224 (
// Equation(s):
// \reg_file_inst|ReadData1[22]~224_combout  = ( \reg_file_inst|regs[1][22]~q  & ( (\instruction_memory_inst|memoria_ROM~21_combout  & !\instruction_memory_inst|memoria_ROM~22_combout ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory_inst|memoria_ROM~22_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|regs[1][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[22]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[22]~224 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[22]~224 .lut_mask = 64'h0000000055005500;
defparam \reg_file_inst|ReadData1[22]~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y36_N48
cyclonev_lcell_comb \reg_file_inst|ReadData1[22]~225 (
// Equation(s):
// \reg_file_inst|ReadData1[22]~225_combout  = ( \reg_file_inst|ReadData1[22]~224_combout  & ( (!\instruction_memory_inst|memoria_ROM~24_combout  & (!\instruction_memory_inst|memoria_ROM~23_combout )) # (\instruction_memory_inst|memoria_ROM~24_combout  & 
// ((\reg_file_inst|ReadData1[22]~223_combout ))) ) ) # ( !\reg_file_inst|ReadData1[22]~224_combout  & ( (\instruction_memory_inst|memoria_ROM~24_combout  & \reg_file_inst|ReadData1[22]~223_combout ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory_inst|memoria_ROM~24_combout ),
	.datac(!\instruction_memory_inst|memoria_ROM~23_combout ),
	.datad(!\reg_file_inst|ReadData1[22]~223_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[22]~224_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[22]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[22]~225 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[22]~225 .lut_mask = 64'h00330033C0F3C0F3;
defparam \reg_file_inst|ReadData1[22]~225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y36_N0
cyclonev_lcell_comb \reg_file_inst|ReadData1[22]~231 (
// Equation(s):
// \reg_file_inst|ReadData1[22]~231_combout  = ( \reg_file_inst|ReadData1[22]~225_combout  & ( (!\reg_file_inst|ReadData1[29]~5_combout  & ((!\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[22]~230_combout )) # 
// (\reg_file_inst|ReadData1[29]~6_combout  & ((\reg_file_inst|ReadData1[22]~222_combout ))))) # (\reg_file_inst|ReadData1[29]~5_combout  & (!\reg_file_inst|ReadData1[29]~6_combout )) ) ) # ( !\reg_file_inst|ReadData1[22]~225_combout  & ( 
// (!\reg_file_inst|ReadData1[29]~5_combout  & ((!\reg_file_inst|ReadData1[29]~6_combout  & (\reg_file_inst|ReadData1[22]~230_combout )) # (\reg_file_inst|ReadData1[29]~6_combout  & ((\reg_file_inst|ReadData1[22]~222_combout ))))) ) )

	.dataa(!\reg_file_inst|ReadData1[29]~5_combout ),
	.datab(!\reg_file_inst|ReadData1[29]~6_combout ),
	.datac(!\reg_file_inst|ReadData1[22]~230_combout ),
	.datad(!\reg_file_inst|ReadData1[22]~222_combout ),
	.datae(gnd),
	.dataf(!\reg_file_inst|ReadData1[22]~225_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file_inst|ReadData1[22]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file_inst|ReadData1[22]~231 .extended_lut = "off";
defparam \reg_file_inst|ReadData1[22]~231 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \reg_file_inst|ReadData1[22]~231 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y38_N36
cyclonev_lcell_comb \pc_select_for_branch~8 (
// Equation(s):
// \pc_select_for_branch~8_combout  = ( !\alu_inst|Add0~81_sumout  & ( !\alu_inst|Add0~121_sumout  & ( (!\alu_inst|Add0~57_sumout  & (!\alu_inst|Add0~53_sumout  & (!\alu_inst|Add0~49_sumout  & !\alu_inst|Add0~61_sumout ))) ) ) )

	.dataa(!\alu_inst|Add0~57_sumout ),
	.datab(!\alu_inst|Add0~53_sumout ),
	.datac(!\alu_inst|Add0~49_sumout ),
	.datad(!\alu_inst|Add0~61_sumout ),
	.datae(!\alu_inst|Add0~81_sumout ),
	.dataf(!\alu_inst|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_select_for_branch~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_select_for_branch~8 .extended_lut = "off";
defparam \pc_select_for_branch~8 .lut_mask = 64'h8000000000000000;
defparam \pc_select_for_branch~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y39_N3
cyclonev_lcell_comb \pc_select_for_branch~0 (
// Equation(s):
// \pc_select_for_branch~0_combout  = ( !\alu_inst|Add0~1_sumout  & ( \control_unit_inst|Decoder0~1_combout  & ( (\PC_inst|PC [6] & !\PC_inst|PC [7]) ) ) )

	.dataa(gnd),
	.datab(!\PC_inst|PC [6]),
	.datac(!\PC_inst|PC [7]),
	.datad(gnd),
	.datae(!\alu_inst|Add0~1_sumout ),
	.dataf(!\control_unit_inst|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_select_for_branch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_select_for_branch~0 .extended_lut = "off";
defparam \pc_select_for_branch~0 .lut_mask = 64'h0000000030300000;
defparam \pc_select_for_branch~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y39_N48
cyclonev_lcell_comb \pc_select_for_branch~1 (
// Equation(s):
// \pc_select_for_branch~1_combout  = ( !\alu_inst|Add0~17_sumout  & ( !\alu_inst|Add0~5_sumout  & ( (!\alu_inst|Add0~13_sumout  & (!\alu_inst|Add0~41_sumout  & (\pc_select_for_branch~0_combout  & !\alu_inst|Add0~9_sumout ))) ) ) )

	.dataa(!\alu_inst|Add0~13_sumout ),
	.datab(!\alu_inst|Add0~41_sumout ),
	.datac(!\pc_select_for_branch~0_combout ),
	.datad(!\alu_inst|Add0~9_sumout ),
	.datae(!\alu_inst|Add0~17_sumout ),
	.dataf(!\alu_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_select_for_branch~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_select_for_branch~1 .extended_lut = "off";
defparam \pc_select_for_branch~1 .lut_mask = 64'h0800000000000000;
defparam \pc_select_for_branch~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y38_N54
cyclonev_lcell_comb \pc_select_for_branch~2 (
// Equation(s):
// \pc_select_for_branch~2_combout  = ( !\alu_inst|Add0~93_sumout  & ( !\alu_inst|Add0~101_sumout  & ( (!\alu_inst|Add0~89_sumout  & (!\alu_inst|Add0~97_sumout  & (\pc_select_for_branch~8_combout  & \pc_select_for_branch~1_combout ))) ) ) )

	.dataa(!\alu_inst|Add0~89_sumout ),
	.datab(!\alu_inst|Add0~97_sumout ),
	.datac(!\pc_select_for_branch~8_combout ),
	.datad(!\pc_select_for_branch~1_combout ),
	.datae(!\alu_inst|Add0~93_sumout ),
	.dataf(!\alu_inst|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_select_for_branch~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_select_for_branch~2 .extended_lut = "off";
defparam \pc_select_for_branch~2 .lut_mask = 64'h0008000000000000;
defparam \pc_select_for_branch~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N36
cyclonev_lcell_comb \PC_inst|PC~5 (
// Equation(s):
// \PC_inst|PC~5_combout  = ( \pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~5_combout )) # (\control_unit_inst|Jump~combout  & ((\Add0~21_sumout ))) ) ) ) 
// # ( !\pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~5_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~21_sumout ))) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~5_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~21_sumout ))) ) ) ) # ( 
// !\pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~5_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~21_sumout ))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~5_combout ),
	.datab(!\control_unit_inst|Jump~combout ),
	.datac(!\Add0~21_sumout ),
	.datad(!\PC_adder_inst|Add0~21_sumout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\pc_select_for_branch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~5 .extended_lut = "off";
defparam \PC_inst|PC~5 .lut_mask = 64'h4477447744774747;
defparam \PC_inst|PC~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y39_N38
dffeas \PC_inst|PC[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[7] .is_wysiwyg = "true";
defparam \PC_inst|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y44_N42
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~4 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~4_combout  = ( \PC_inst|PC [6] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [4] & (((\PC_inst|PC [5] & !\PC_inst|PC [2])) # (\PC_inst|PC [7]))) # (\PC_inst|PC [4] & (!\PC_inst|PC [5] & (\PC_inst|PC [2] & !\PC_inst|PC [7]))) ) 
// ) ) # ( !\PC_inst|PC [6] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [4] & (\PC_inst|PC [7] & ((!\PC_inst|PC [5]) # (!\PC_inst|PC [2])))) # (\PC_inst|PC [4] & (\PC_inst|PC [5] & (\PC_inst|PC [2] & !\PC_inst|PC [7]))) ) ) ) # ( \PC_inst|PC [6] & ( !\PC_inst|PC 
// [3] & ( (!\PC_inst|PC [2] & ((!\PC_inst|PC [5] & (\PC_inst|PC [4])) # (\PC_inst|PC [5] & ((\PC_inst|PC [7]))))) # (\PC_inst|PC [2] & ((!\PC_inst|PC [4]) # (!\PC_inst|PC [5] $ (!\PC_inst|PC [7])))) ) ) ) # ( !\PC_inst|PC [6] & ( !\PC_inst|PC [3] & ( 
// (!\PC_inst|PC [7] & (!\PC_inst|PC [2] & (!\PC_inst|PC [5] $ (!\PC_inst|PC [4])))) # (\PC_inst|PC [7] & (\PC_inst|PC [5] & ((\PC_inst|PC [4])))) ) ) )

	.dataa(!\PC_inst|PC [5]),
	.datab(!\PC_inst|PC [2]),
	.datac(!\PC_inst|PC [4]),
	.datad(!\PC_inst|PC [7]),
	.datae(!\PC_inst|PC [6]),
	.dataf(!\PC_inst|PC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~4 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~4 .lut_mask = 64'h4805397E01E042F0;
defparam \instruction_memory_inst|memoria_ROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N12
cyclonev_lcell_comb \PC_inst|PC~4 (
// Equation(s):
// \PC_inst|PC~4_combout  = ( \pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~4_combout )) # (\control_unit_inst|Jump~combout  & ((\Add0~17_sumout ))) ) ) ) 
// # ( !\pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~4_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~17_sumout ))) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~4_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~17_sumout ))) ) ) ) # ( 
// !\pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~4_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~17_sumout ))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~4_combout ),
	.datab(!\PC_adder_inst|Add0~17_sumout ),
	.datac(!\Add0~17_sumout ),
	.datad(!\control_unit_inst|Jump~combout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\pc_select_for_branch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~4 .extended_lut = "off";
defparam \PC_inst|PC~4 .lut_mask = 64'h553355335533550F;
defparam \PC_inst|PC~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y39_N14
dffeas \PC_inst|PC[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[6] .is_wysiwyg = "true";
defparam \PC_inst|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y41_N3
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~1 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~1_combout  = ( \PC_inst|PC [4] & ( \PC_inst|PC [5] & ( (!\PC_inst|PC [2] & (!\PC_inst|PC [7] & !\PC_inst|PC [3])) ) ) ) # ( !\PC_inst|PC [4] & ( \PC_inst|PC [5] & ( (!\PC_inst|PC [2] & (\PC_inst|PC [6] & (\PC_inst|PC 
// [7]))) # (\PC_inst|PC [2] & ((!\PC_inst|PC [3] & (\PC_inst|PC [6])) # (\PC_inst|PC [3] & ((!\PC_inst|PC [7]))))) ) ) ) # ( \PC_inst|PC [4] & ( !\PC_inst|PC [5] & ( (\PC_inst|PC [2] & !\PC_inst|PC [7]) ) ) ) # ( !\PC_inst|PC [4] & ( !\PC_inst|PC [5] & ( 
// (!\PC_inst|PC [7] & (!\PC_inst|PC [3] & (!\PC_inst|PC [6] $ (\PC_inst|PC [2])))) # (\PC_inst|PC [7] & (((\PC_inst|PC [6] & \PC_inst|PC [3])) # (\PC_inst|PC [2]))) ) ) )

	.dataa(!\PC_inst|PC [6]),
	.datab(!\PC_inst|PC [2]),
	.datac(!\PC_inst|PC [7]),
	.datad(!\PC_inst|PC [3]),
	.datae(!\PC_inst|PC [4]),
	.dataf(!\PC_inst|PC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~1 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~1 .lut_mask = 64'h930730301534C000;
defparam \instruction_memory_inst|memoria_ROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N24
cyclonev_lcell_comb \PC_inst|PC~1 (
// Equation(s):
// \PC_inst|PC~1_combout  = ( \pc_select_for_branch~2_combout  & ( \instruction_memory_inst|memoria_ROM~1_combout  & ( (!\control_unit_inst|Jump~combout ) # ((!\pc_select_for_branch~4_combout  & ((\PC_adder_inst|Add0~5_sumout ))) # 
// (\pc_select_for_branch~4_combout  & (\Add0~5_sumout ))) ) ) ) # ( !\pc_select_for_branch~2_combout  & ( \instruction_memory_inst|memoria_ROM~1_combout  & ( (!\control_unit_inst|Jump~combout ) # (\PC_adder_inst|Add0~5_sumout ) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\instruction_memory_inst|memoria_ROM~1_combout  & ( (\control_unit_inst|Jump~combout  & ((!\pc_select_for_branch~4_combout  & ((\PC_adder_inst|Add0~5_sumout ))) # (\pc_select_for_branch~4_combout  & (\Add0~5_sumout 
// )))) ) ) ) # ( !\pc_select_for_branch~2_combout  & ( !\instruction_memory_inst|memoria_ROM~1_combout  & ( (\PC_adder_inst|Add0~5_sumout  & \control_unit_inst|Jump~combout ) ) ) )

	.dataa(!\Add0~5_sumout ),
	.datab(!\PC_adder_inst|Add0~5_sumout ),
	.datac(!\pc_select_for_branch~4_combout ),
	.datad(!\control_unit_inst|Jump~combout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~1 .extended_lut = "off";
defparam \PC_inst|PC~1 .lut_mask = 64'h00330035FF33FF35;
defparam \PC_inst|PC~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y39_N26
dffeas \PC_inst|PC[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[3] .is_wysiwyg = "true";
defparam \PC_inst|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N18
cyclonev_lcell_comb \PC_inst|PC~2 (
// Equation(s):
// \PC_inst|PC~2_combout  = ( \pc_select_for_branch~2_combout  & ( \instruction_memory_inst|memoria_ROM~2_combout  & ( (!\control_unit_inst|Jump~combout ) # ((!\pc_select_for_branch~4_combout  & (\PC_adder_inst|Add0~9_sumout )) # 
// (\pc_select_for_branch~4_combout  & ((\Add0~9_sumout )))) ) ) ) # ( !\pc_select_for_branch~2_combout  & ( \instruction_memory_inst|memoria_ROM~2_combout  & ( (!\control_unit_inst|Jump~combout ) # (\PC_adder_inst|Add0~9_sumout ) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\instruction_memory_inst|memoria_ROM~2_combout  & ( (\control_unit_inst|Jump~combout  & ((!\pc_select_for_branch~4_combout  & (\PC_adder_inst|Add0~9_sumout )) # (\pc_select_for_branch~4_combout  & ((\Add0~9_sumout 
// ))))) ) ) ) # ( !\pc_select_for_branch~2_combout  & ( !\instruction_memory_inst|memoria_ROM~2_combout  & ( (\PC_adder_inst|Add0~9_sumout  & \control_unit_inst|Jump~combout ) ) ) )

	.dataa(!\PC_adder_inst|Add0~9_sumout ),
	.datab(!\control_unit_inst|Jump~combout ),
	.datac(!\pc_select_for_branch~4_combout ),
	.datad(!\Add0~9_sumout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~2 .extended_lut = "off";
defparam \PC_inst|PC~2 .lut_mask = 64'h11111013DDDDDCDF;
defparam \PC_inst|PC~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y39_N20
dffeas \PC_inst|PC[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[4] .is_wysiwyg = "true";
defparam \PC_inst|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y44_N24
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~3 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~3_combout  = ( \PC_inst|PC [6] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [4] & (((!\PC_inst|PC [2] & \PC_inst|PC [5])) # (\PC_inst|PC [7]))) # (\PC_inst|PC [4] & (\PC_inst|PC [2] & ((!\PC_inst|PC [7]) # (\PC_inst|PC 
// [5])))) ) ) ) # ( !\PC_inst|PC [6] & ( \PC_inst|PC [3] & ( (\PC_inst|PC [2] & (!\PC_inst|PC [5] & \PC_inst|PC [7])) ) ) ) # ( \PC_inst|PC [6] & ( !\PC_inst|PC [3] & ( (!\PC_inst|PC [4] & ((!\PC_inst|PC [7] & (\PC_inst|PC [2])) # (\PC_inst|PC [7] & 
// ((\PC_inst|PC [5]))))) # (\PC_inst|PC [4] & ((!\PC_inst|PC [5] & ((\PC_inst|PC [7]))) # (\PC_inst|PC [5] & ((!\PC_inst|PC [2]) # (!\PC_inst|PC [7]))))) ) ) ) # ( !\PC_inst|PC [6] & ( !\PC_inst|PC [3] & ( (!\PC_inst|PC [4] & (((!\PC_inst|PC [2] & 
// !\PC_inst|PC [5])) # (\PC_inst|PC [7]))) # (\PC_inst|PC [4] & (!\PC_inst|PC [5] & (!\PC_inst|PC [2] $ (!\PC_inst|PC [7])))) ) ) )

	.dataa(!\PC_inst|PC [4]),
	.datab(!\PC_inst|PC [2]),
	.datac(!\PC_inst|PC [5]),
	.datad(!\PC_inst|PC [7]),
	.datae(!\PC_inst|PC [6]),
	.dataf(!\PC_inst|PC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~3 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~3 .lut_mask = 64'h90EA275E003019AB;
defparam \instruction_memory_inst|memoria_ROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N0
cyclonev_lcell_comb \PC_inst|PC~3 (
// Equation(s):
// \PC_inst|PC~3_combout  = ( \pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~3_combout )) # (\control_unit_inst|Jump~combout  & ((\Add0~13_sumout ))) ) ) ) 
// # ( !\pc_select_for_branch~2_combout  & ( \pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~3_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~13_sumout ))) ) ) ) # ( 
// \pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~3_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~13_sumout ))) ) ) ) # ( 
// !\pc_select_for_branch~2_combout  & ( !\pc_select_for_branch~4_combout  & ( (!\control_unit_inst|Jump~combout  & (\instruction_memory_inst|memoria_ROM~3_combout )) # (\control_unit_inst|Jump~combout  & ((\PC_adder_inst|Add0~13_sumout ))) ) ) )

	.dataa(!\instruction_memory_inst|memoria_ROM~3_combout ),
	.datab(!\control_unit_inst|Jump~combout ),
	.datac(!\Add0~13_sumout ),
	.datad(!\PC_adder_inst|Add0~13_sumout ),
	.datae(!\pc_select_for_branch~2_combout ),
	.dataf(!\pc_select_for_branch~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~3 .extended_lut = "off";
defparam \PC_inst|PC~3 .lut_mask = 64'h4477447744774747;
defparam \PC_inst|PC~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y39_N2
dffeas \PC_inst|PC[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[5] .is_wysiwyg = "true";
defparam \PC_inst|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y41_N42
cyclonev_lcell_comb \instruction_memory_inst|memoria_ROM~0 (
// Equation(s):
// \instruction_memory_inst|memoria_ROM~0_combout  = ( \PC_inst|PC [6] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [2] & (!\PC_inst|PC [5] $ (((\PC_inst|PC [4] & !\PC_inst|PC [7]))))) # (\PC_inst|PC [2] & (!\PC_inst|PC [4] $ (((!\PC_inst|PC [5] & \PC_inst|PC 
// [7]))))) ) ) ) # ( !\PC_inst|PC [6] & ( \PC_inst|PC [3] & ( (!\PC_inst|PC [7] & ((!\PC_inst|PC [2] & (\PC_inst|PC [5])) # (\PC_inst|PC [2] & (!\PC_inst|PC [5] & !\PC_inst|PC [4])))) ) ) ) # ( \PC_inst|PC [6] & ( !\PC_inst|PC [3] & ( (!\PC_inst|PC [2] & 
// ((!\PC_inst|PC [5] & ((\PC_inst|PC [7]))) # (\PC_inst|PC [5] & (!\PC_inst|PC [4] & !\PC_inst|PC [7])))) # (\PC_inst|PC [2] & (\PC_inst|PC [5] & (!\PC_inst|PC [4] $ (!\PC_inst|PC [7])))) ) ) ) # ( !\PC_inst|PC [6] & ( !\PC_inst|PC [3] & ( (!\PC_inst|PC [7] 
// & (!\PC_inst|PC [4] $ (((\PC_inst|PC [5]) # (\PC_inst|PC [2]))))) ) ) )

	.dataa(!\PC_inst|PC [2]),
	.datab(!\PC_inst|PC [5]),
	.datac(!\PC_inst|PC [4]),
	.datad(!\PC_inst|PC [7]),
	.datae(!\PC_inst|PC [6]),
	.dataf(!\PC_inst|PC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory_inst|memoria_ROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory_inst|memoria_ROM~0 .extended_lut = "off";
defparam \instruction_memory_inst|memoria_ROM~0 .lut_mask = 64'h870021986200D29C;
defparam \instruction_memory_inst|memoria_ROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N6
cyclonev_lcell_comb \PC_inst|PC~0 (
// Equation(s):
// \PC_inst|PC~0_combout  = ( \pc_select_for_branch~4_combout  & ( \instruction_memory_inst|memoria_ROM~0_combout  & ( (!\control_unit_inst|Jump~combout ) # ((!\pc_select_for_branch~2_combout  & ((\PC_adder_inst|Add0~1_sumout ))) # 
// (\pc_select_for_branch~2_combout  & (\Add0~1_sumout ))) ) ) ) # ( !\pc_select_for_branch~4_combout  & ( \instruction_memory_inst|memoria_ROM~0_combout  & ( (!\control_unit_inst|Jump~combout ) # (\PC_adder_inst|Add0~1_sumout ) ) ) ) # ( 
// \pc_select_for_branch~4_combout  & ( !\instruction_memory_inst|memoria_ROM~0_combout  & ( (\control_unit_inst|Jump~combout  & ((!\pc_select_for_branch~2_combout  & ((\PC_adder_inst|Add0~1_sumout ))) # (\pc_select_for_branch~2_combout  & (\Add0~1_sumout 
// )))) ) ) ) # ( !\pc_select_for_branch~4_combout  & ( !\instruction_memory_inst|memoria_ROM~0_combout  & ( (\control_unit_inst|Jump~combout  & \PC_adder_inst|Add0~1_sumout ) ) ) )

	.dataa(!\Add0~1_sumout ),
	.datab(!\control_unit_inst|Jump~combout ),
	.datac(!\pc_select_for_branch~2_combout ),
	.datad(!\PC_adder_inst|Add0~1_sumout ),
	.datae(!\pc_select_for_branch~4_combout ),
	.dataf(!\instruction_memory_inst|memoria_ROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_inst|PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_inst|PC~0 .extended_lut = "off";
defparam \PC_inst|PC~0 .lut_mask = 64'h00330131CCFFCDFD;
defparam \PC_inst|PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y39_N8
dffeas \PC_inst|PC[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_inst|PC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC[2] .is_wysiwyg = "true";
defparam \PC_inst|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N42
cyclonev_lcell_comb \data_memory_inst|ReadData[0]~0 (
// Equation(s):
// \data_memory_inst|ReadData[0]~0_combout  = (\control_unit_inst|Decoder0~0_combout  & \data_memory_inst|ram_memory~256_combout )

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~256_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[0]~0 .extended_lut = "off";
defparam \data_memory_inst|ReadData[0]~0 .lut_mask = 64'h0505050505050505;
defparam \data_memory_inst|ReadData[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y38_N21
cyclonev_lcell_comb \data_memory_inst|ReadData[1]~1 (
// Equation(s):
// \data_memory_inst|ReadData[1]~1_combout  = ( \data_memory_inst|ram_memory~260_combout  & ( \control_unit_inst|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[1]~1 .extended_lut = "off";
defparam \data_memory_inst|ReadData[1]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \data_memory_inst|ReadData[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y41_N36
cyclonev_lcell_comb \data_memory_inst|ReadData[2]~2 (
// Equation(s):
// \data_memory_inst|ReadData[2]~2_combout  = ( \data_memory_inst|ram_memory~264_combout  & ( \control_unit_inst|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[2]~2 .extended_lut = "off";
defparam \data_memory_inst|ReadData[2]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \data_memory_inst|ReadData[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y44_N51
cyclonev_lcell_comb \data_memory_inst|ReadData[3]~3 (
// Equation(s):
// \data_memory_inst|ReadData[3]~3_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~268_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~268_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[3]~3 .extended_lut = "off";
defparam \data_memory_inst|ReadData[3]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \data_memory_inst|ReadData[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y43_N24
cyclonev_lcell_comb \data_memory_inst|ReadData[4]~4 (
// Equation(s):
// \data_memory_inst|ReadData[4]~4_combout  = ( \data_memory_inst|ram_memory~272_combout  & ( \control_unit_inst|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(!\control_unit_inst|Decoder0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[4]~4 .extended_lut = "off";
defparam \data_memory_inst|ReadData[4]~4 .lut_mask = 64'h0000000033333333;
defparam \data_memory_inst|ReadData[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y37_N0
cyclonev_lcell_comb \data_memory_inst|ReadData[5]~5 (
// Equation(s):
// \data_memory_inst|ReadData[5]~5_combout  = ( \data_memory_inst|ram_memory~276_combout  & ( \control_unit_inst|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(!\control_unit_inst|Decoder0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[5]~5 .extended_lut = "off";
defparam \data_memory_inst|ReadData[5]~5 .lut_mask = 64'h0000000033333333;
defparam \data_memory_inst|ReadData[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y44_N54
cyclonev_lcell_comb \data_memory_inst|ReadData[6]~6 (
// Equation(s):
// \data_memory_inst|ReadData[6]~6_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~280_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~280_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[6]~6 .extended_lut = "off";
defparam \data_memory_inst|ReadData[6]~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \data_memory_inst|ReadData[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y38_N24
cyclonev_lcell_comb \data_memory_inst|ReadData[7]~7 (
// Equation(s):
// \data_memory_inst|ReadData[7]~7_combout  = ( \data_memory_inst|ram_memory~284_combout  & ( \control_unit_inst|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(gnd),
	.datae(!\data_memory_inst|ram_memory~284_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[7]~7 .extended_lut = "off";
defparam \data_memory_inst|ReadData[7]~7 .lut_mask = 64'h00000F0F00000F0F;
defparam \data_memory_inst|ReadData[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y40_N48
cyclonev_lcell_comb \data_memory_inst|ReadData[8]~8 (
// Equation(s):
// \data_memory_inst|ReadData[8]~8_combout  = ( \data_memory_inst|ram_memory~288_combout  & ( \control_unit_inst|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~288_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[8]~8 .extended_lut = "off";
defparam \data_memory_inst|ReadData[8]~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \data_memory_inst|ReadData[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y43_N15
cyclonev_lcell_comb \data_memory_inst|ReadData[9]~9 (
// Equation(s):
// \data_memory_inst|ReadData[9]~9_combout  = ( \data_memory_inst|ram_memory~292_combout  & ( \control_unit_inst|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[9]~9 .extended_lut = "off";
defparam \data_memory_inst|ReadData[9]~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \data_memory_inst|ReadData[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y36_N39
cyclonev_lcell_comb \data_memory_inst|ReadData[10]~10 (
// Equation(s):
// \data_memory_inst|ReadData[10]~10_combout  = ( \data_memory_inst|ram_memory~296_combout  & ( \control_unit_inst|Decoder0~0_combout  ) )

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\data_memory_inst|ram_memory~296_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[10]~10 .extended_lut = "off";
defparam \data_memory_inst|ReadData[10]~10 .lut_mask = 64'h0000555500005555;
defparam \data_memory_inst|ReadData[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y36_N21
cyclonev_lcell_comb \data_memory_inst|ReadData[11]~11 (
// Equation(s):
// \data_memory_inst|ReadData[11]~11_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~300_combout  ) )

	.dataa(!\data_memory_inst|ram_memory~300_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_unit_inst|Decoder0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[11]~11 .extended_lut = "off";
defparam \data_memory_inst|ReadData[11]~11 .lut_mask = 64'h0000555500005555;
defparam \data_memory_inst|ReadData[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y43_N51
cyclonev_lcell_comb \data_memory_inst|ReadData[12]~12 (
// Equation(s):
// \data_memory_inst|ReadData[12]~12_combout  = ( \data_memory_inst|ram_memory~304_combout  & ( \control_unit_inst|Decoder0~0_combout  ) )

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~304_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[12]~12 .extended_lut = "off";
defparam \data_memory_inst|ReadData[12]~12 .lut_mask = 64'h0000000055555555;
defparam \data_memory_inst|ReadData[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y42_N51
cyclonev_lcell_comb \data_memory_inst|ReadData[13]~13 (
// Equation(s):
// \data_memory_inst|ReadData[13]~13_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~308_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_memory_inst|ram_memory~308_combout ),
	.datae(gnd),
	.dataf(!\control_unit_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[13]~13 .extended_lut = "off";
defparam \data_memory_inst|ReadData[13]~13 .lut_mask = 64'h0000000000FF00FF;
defparam \data_memory_inst|ReadData[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y43_N54
cyclonev_lcell_comb \data_memory_inst|ReadData[14]~14 (
// Equation(s):
// \data_memory_inst|ReadData[14]~14_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~312_combout  ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~312_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[14]~14 .extended_lut = "off";
defparam \data_memory_inst|ReadData[14]~14 .lut_mask = 64'h0000000033333333;
defparam \data_memory_inst|ReadData[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y39_N15
cyclonev_lcell_comb \data_memory_inst|ReadData[15]~15 (
// Equation(s):
// \data_memory_inst|ReadData[15]~15_combout  = ( \data_memory_inst|ram_memory~316_combout  & ( \control_unit_inst|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~316_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[15]~15 .extended_lut = "off";
defparam \data_memory_inst|ReadData[15]~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \data_memory_inst|ReadData[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y41_N48
cyclonev_lcell_comb \data_memory_inst|ReadData[16]~16 (
// Equation(s):
// \data_memory_inst|ReadData[16]~16_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~320_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~320_combout ),
	.datad(gnd),
	.datae(!\control_unit_inst|Decoder0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[16]~16 .extended_lut = "off";
defparam \data_memory_inst|ReadData[16]~16 .lut_mask = 64'h00000F0F00000F0F;
defparam \data_memory_inst|ReadData[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y41_N51
cyclonev_lcell_comb \data_memory_inst|ReadData[17]~17 (
// Equation(s):
// \data_memory_inst|ReadData[17]~17_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~324_combout  ) )

	.dataa(!\data_memory_inst|ram_memory~324_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[17]~17 .extended_lut = "off";
defparam \data_memory_inst|ReadData[17]~17 .lut_mask = 64'h0000000055555555;
defparam \data_memory_inst|ReadData[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y41_N57
cyclonev_lcell_comb \data_memory_inst|ReadData[18]~18 (
// Equation(s):
// \data_memory_inst|ReadData[18]~18_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~328_combout  ) )

	.dataa(!\data_memory_inst|ram_memory~328_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[18]~18 .extended_lut = "off";
defparam \data_memory_inst|ReadData[18]~18 .lut_mask = 64'h0000000055555555;
defparam \data_memory_inst|ReadData[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y42_N33
cyclonev_lcell_comb \data_memory_inst|ReadData[19]~19 (
// Equation(s):
// \data_memory_inst|ReadData[19]~19_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~332_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~332_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[19]~19 .extended_lut = "off";
defparam \data_memory_inst|ReadData[19]~19 .lut_mask = 64'h000000000F0F0F0F;
defparam \data_memory_inst|ReadData[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y41_N27
cyclonev_lcell_comb \data_memory_inst|ReadData[20]~20 (
// Equation(s):
// \data_memory_inst|ReadData[20]~20_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~336_combout  ) )

	.dataa(!\data_memory_inst|ram_memory~336_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[20]~20 .extended_lut = "off";
defparam \data_memory_inst|ReadData[20]~20 .lut_mask = 64'h0000000055555555;
defparam \data_memory_inst|ReadData[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y38_N48
cyclonev_lcell_comb \data_memory_inst|ReadData[21]~21 (
// Equation(s):
// \data_memory_inst|ReadData[21]~21_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~340_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~340_combout ),
	.datad(gnd),
	.datae(!\control_unit_inst|Decoder0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[21]~21 .extended_lut = "off";
defparam \data_memory_inst|ReadData[21]~21 .lut_mask = 64'h00000F0F00000F0F;
defparam \data_memory_inst|ReadData[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y38_N33
cyclonev_lcell_comb \data_memory_inst|ReadData[22]~22 (
// Equation(s):
// \data_memory_inst|ReadData[22]~22_combout  = ( \data_memory_inst|ram_memory~344_combout  & ( \control_unit_inst|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control_unit_inst|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~344_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[22]~22 .extended_lut = "off";
defparam \data_memory_inst|ReadData[22]~22 .lut_mask = 64'h0000000000FF00FF;
defparam \data_memory_inst|ReadData[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y34_N24
cyclonev_lcell_comb \data_memory_inst|ReadData[23]~23 (
// Equation(s):
// \data_memory_inst|ReadData[23]~23_combout  = ( \data_memory_inst|ram_memory~348_combout  & ( \control_unit_inst|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit_inst|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~348_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[23]~23 .extended_lut = "off";
defparam \data_memory_inst|ReadData[23]~23 .lut_mask = 64'h000000000F0F0F0F;
defparam \data_memory_inst|ReadData[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y38_N42
cyclonev_lcell_comb \data_memory_inst|ReadData[24]~24 (
// Equation(s):
// \data_memory_inst|ReadData[24]~24_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~352_combout  ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~352_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_unit_inst|Decoder0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[24]~24 .extended_lut = "off";
defparam \data_memory_inst|ReadData[24]~24 .lut_mask = 64'h0000333300003333;
defparam \data_memory_inst|ReadData[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y43_N15
cyclonev_lcell_comb \data_memory_inst|ReadData[25]~25 (
// Equation(s):
// \data_memory_inst|ReadData[25]~25_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~356_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~356_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[25]~25 .extended_lut = "off";
defparam \data_memory_inst|ReadData[25]~25 .lut_mask = 64'h000000000F0F0F0F;
defparam \data_memory_inst|ReadData[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y41_N33
cyclonev_lcell_comb \data_memory_inst|ReadData[26]~26 (
// Equation(s):
// \data_memory_inst|ReadData[26]~26_combout  = ( \data_memory_inst|ram_memory~360_combout  & ( \control_unit_inst|Decoder0~0_combout  ) )

	.dataa(!\control_unit_inst|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_memory_inst|ram_memory~360_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[26]~26 .extended_lut = "off";
defparam \data_memory_inst|ReadData[26]~26 .lut_mask = 64'h0000000055555555;
defparam \data_memory_inst|ReadData[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y39_N36
cyclonev_lcell_comb \data_memory_inst|ReadData[27]~27 (
// Equation(s):
// \data_memory_inst|ReadData[27]~27_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~364_combout  ) )

	.dataa(gnd),
	.datab(!\data_memory_inst|ram_memory~364_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[27]~27 .extended_lut = "off";
defparam \data_memory_inst|ReadData[27]~27 .lut_mask = 64'h0000000033333333;
defparam \data_memory_inst|ReadData[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y37_N0
cyclonev_lcell_comb \data_memory_inst|ReadData[28]~28 (
// Equation(s):
// \data_memory_inst|ReadData[28]~28_combout  = ( \data_memory_inst|ram_memory~368_combout  & ( \control_unit_inst|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\data_memory_inst|ram_memory~368_combout ),
	.dataf(!\control_unit_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[28]~28 .extended_lut = "off";
defparam \data_memory_inst|ReadData[28]~28 .lut_mask = 64'h000000000000FFFF;
defparam \data_memory_inst|ReadData[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y34_N12
cyclonev_lcell_comb \data_memory_inst|ReadData[29]~29 (
// Equation(s):
// \data_memory_inst|ReadData[29]~29_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~372_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~372_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[29]~29 .extended_lut = "off";
defparam \data_memory_inst|ReadData[29]~29 .lut_mask = 64'h000000000F0F0F0F;
defparam \data_memory_inst|ReadData[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N12
cyclonev_lcell_comb \data_memory_inst|ReadData[30]~30 (
// Equation(s):
// \data_memory_inst|ReadData[30]~30_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~376_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_unit_inst|Decoder0~0_combout ),
	.dataf(!\data_memory_inst|ram_memory~376_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[30]~30 .extended_lut = "off";
defparam \data_memory_inst|ReadData[30]~30 .lut_mask = 64'h000000000000FFFF;
defparam \data_memory_inst|ReadData[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y35_N33
cyclonev_lcell_comb \data_memory_inst|ReadData[31]~31 (
// Equation(s):
// \data_memory_inst|ReadData[31]~31_combout  = ( \control_unit_inst|Decoder0~0_combout  & ( \data_memory_inst|ram_memory~380_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_memory_inst|ram_memory~380_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_memory_inst|ReadData[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_memory_inst|ReadData[31]~31 .extended_lut = "off";
defparam \data_memory_inst|ReadData[31]~31 .lut_mask = 64'h000000000F0F0F0F;
defparam \data_memory_inst|ReadData[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y72_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
