/* Copyright (c) 2014-2016 Wind River Systems, Inc.
 *
 * The right to copy, distribute, modify or otherwise make use
 * of this software may be licensed only pursuant to the terms
 * of an applicable Wind River license agreement.
 */

/* This file has been autogenerated by cafe-type2h(1). */

#ifndef CAFE_TYPE2H_HPC_X86ARCHPM_TYPE_autogenerated_h
#define CAFE_TYPE2H_HPC_X86ARCHPM_TYPE_autogenerated_h

#include <cafe/autogenerated/cafe.type.h>

#ifdef __cplusplus
extern "C" {
#endif

#define hpc_x86archpm1_BRANCH_INSTRUCTION_RETIRED_VT_DEF "S[hpc.x86archpm1_BRANCH_INSTRUCTION_RETIRED,p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR INST\"]]"
#define hpc_x86archpm1_BRANCH_INSTRUCTION_RETIRED_VT_REF "t[hpc.x86archpm1_BRANCH_INSTRUCTION_RETIRED]"

#define hpc_x86archpm1_BRANCH_MISSES_RETIRED_VT_DEF "S[hpc.x86archpm1_BRANCH_MISSES_RETIRED,p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR MSP\"]]"
#define hpc_x86archpm1_BRANCH_MISSES_RETIRED_VT_REF "t[hpc.x86archpm1_BRANCH_MISSES_RETIRED]"

#define hpc_x86archpm1_CPU_CLK_UNHALTED_CORE_VT_DEF "S[hpc.x86archpm1_CPU_CLK_UNHALTED_CORE,p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"UnHalted Core CYC\"]]"
#define hpc_x86archpm1_CPU_CLK_UNHALTED_CORE_VT_REF "t[hpc.x86archpm1_CPU_CLK_UNHALTED_CORE]"

#define hpc_x86archpm1_CPU_CLK_UNHALTED_REF_VT_DEF "S[hpc.x86archpm1_CPU_CLK_UNHALTED_REF,p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"UnHalted Ref CYC\"]]"
#define hpc_x86archpm1_CPU_CLK_UNHALTED_REF_VT_REF "t[hpc.x86archpm1_CPU_CLK_UNHALTED_REF]"

#define hpc_x86archpm1_INSTRUCTION_RETIRED_VT_DEF "S[hpc.x86archpm1_INSTRUCTION_RETIRED,p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INST\"]]"
#define hpc_x86archpm1_INSTRUCTION_RETIRED_VT_REF "t[hpc.x86archpm1_INSTRUCTION_RETIRED]"

#define hpc_x86archpm1_LLC_MISSES_VT_DEF "S[hpc.x86archpm1_LLC_MISSES,p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LL Cache Miss\"]]"
#define hpc_x86archpm1_LLC_MISSES_VT_REF "t[hpc.x86archpm1_LLC_MISSES]"

#define hpc_x86archpm1_LLC_REFERENCE_VT_DEF "S[hpc.x86archpm1_LLC_REFERENCE,p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LL Cache Refs\"]]"
#define hpc_x86archpm1_LLC_REFERENCE_VT_REF "t[hpc.x86archpm1_LLC_REFERENCE]"

#define hpc_x86archpm2_CPU_CLK_UNHALTED_CORE_VT_DEF "S[hpc.x86archpm2_CPU_CLK_UNHALTED_CORE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"UnHalted Core CYC\"]]"
#define hpc_x86archpm2_CPU_CLK_UNHALTED_CORE_VT_REF "t[hpc.x86archpm2_CPU_CLK_UNHALTED_CORE]"

#define hpc_x86archpm2_CPU_CLK_UNHALTED_REF_VT_DEF "S[hpc.x86archpm2_CPU_CLK_UNHALTED_REF,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"UnHalted Ref CYC\"]]"
#define hpc_x86archpm2_CPU_CLK_UNHALTED_REF_VT_REF "t[hpc.x86archpm2_CPU_CLK_UNHALTED_REF]"

#define hpc_x86archpm2_INSTRUCTION_RETIRED_VT_DEF "S[hpc.x86archpm2_INSTRUCTION_RETIRED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INST\"]]"
#define hpc_x86archpm2_INSTRUCTION_RETIRED_VT_REF "t[hpc.x86archpm2_INSTRUCTION_RETIRED]"

#define HPC_X86ARCHPM_TYPE_ALL_VT_DEFS \
	hpc_x86archpm1_BRANCH_INSTRUCTION_RETIRED_VT_DEF \
	hpc_x86archpm1_BRANCH_MISSES_RETIRED_VT_DEF \
	hpc_x86archpm1_CPU_CLK_UNHALTED_CORE_VT_DEF \
	hpc_x86archpm1_CPU_CLK_UNHALTED_REF_VT_DEF \
	hpc_x86archpm1_INSTRUCTION_RETIRED_VT_DEF \
	hpc_x86archpm1_LLC_MISSES_VT_DEF \
	hpc_x86archpm1_LLC_REFERENCE_VT_DEF \
	hpc_x86archpm2_CPU_CLK_UNHALTED_CORE_VT_DEF \
	hpc_x86archpm2_CPU_CLK_UNHALTED_REF_VT_DEF \
	hpc_x86archpm2_INSTRUCTION_RETIRED_VT_DEF \

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif
