==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xcvu095-ffvc1517-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../fc_test/fc_layer.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 353.043 ; gain = 18.730 ; free physical = 61287 ; free virtual = 64221
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 353.043 ; gain = 18.730 ; free physical = 61287 ; free virtual = 64221
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'std::max<float>' into 'fc_layer' (../fc_test/fc_layer.cpp:49).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 353.043 ; gain = 18.730 ; free physical = 61286 ; free virtual = 64219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 353.043 ; gain = 18.730 ; free physical = 61286 ; free virtual = 64219
INFO: [XFORM 203-721] Changing loop 'Loop_batch_loop_proc' (../fc_test/fc_layer.cpp:27) to a process function for dataflow in function 'fc_layer'.
INFO: [XFORM 203-712] Applying dataflow to function 'fc_layer' (../fc_test/fc_layer.cpp:4), detected/extracted 2 process function(s):
	 'Block__proc4'
	 'Loop_batch_loop_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_batch_loop_proc' (../fc_test/fc_layer.cpp:27:38)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 481.039 ; gain = 146.727 ; free physical = 61266 ; free virtual = 64199
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'output_node_iterator_loop' (../fc_test/fc_layer.cpp:31:44) in function 'Loop_batch_loop_proc' : 
                         the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'batch_loop' (../fc_test/fc_layer.cpp:27:41) in function 'Loop_batch_loop_proc'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 481.039 ; gain = 146.727 ; free physical = 61252 ; free virtual = 64185
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fc_layer' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc4' to 'Block_proc4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'Block_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.19 seconds; current allocated memory: 78.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 78.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'Loop_batch_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'accumulate_weighted_sum'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('output_element', ../fc_test/fc_layer.cpp:44) and 'fadd' operation ('output_element', ../fc_test/fc_layer.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('output_element', ../fc_test/fc_layer.cpp:44) and 'fadd' operation ('output_element', ../fc_test/fc_layer.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('output_element', ../fc_test/fc_layer.cpp:44) and 'fadd' operation ('output_element', ../fc_test/fc_layer.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('output_element', ../fc_test/fc_layer.cpp:44) and 'fadd' operation ('output_element', ../fc_test/fc_layer.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('output_element', ../fc_test/fc_layer.cpp:44) and 'fadd' operation ('output_element', ../fc_test/fc_layer.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('output_element', ../fc_test/fc_layer.cpp:44) and 'fadd' operation ('output_element', ../fc_test/fc_layer.cpp:44).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 9, Depth: 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 79.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 80.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'fc_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 80.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 80.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fc_layer_mul_32s_32s_32_3' to 'fc_layer_mul_32s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fc_layer_mul_32s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc4'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 80.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_batch_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fc_layer_fadd_32ns_32ns_32_9_full_dsp' to 'fc_layer_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fc_layer_fmul_32ns_32ns_32_5_max_dsp' to 'fc_layer_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fc_layer_fcmp_32ns_32ns_1_2' to 'fc_layer_fcmp_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fc_layer_mul_32ns_32ns_64_3' to 'fc_layer_mul_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fc_layer_mul_32s_31ns_32_3' to 'fc_layer_mul_32s_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fc_layer_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fc_layer_fcmp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fc_layer_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fc_layer_mul_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fc_layer_mul_32s_g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_batch_loop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 82.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/input_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/output_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/batch_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/num_inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/num_outputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/enable_relu' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fc_layer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_offset', 'batch_size', 'num_inputs', 'num_outputs' and 'enable_relu' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 85.357 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fc_layer_mul_32s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fc_layer_mul_32nsfYi_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fc_layer_mul_32s_g8j_MulnS_2'
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d2_A' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 481.039 ; gain = 146.727 ; free physical = 61240 ; free virtual = 64178
INFO: [SYSC 207-301] Generating SystemC RTL for fc_layer.
INFO: [VHDL 208-304] Generating VHDL RTL for fc_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for fc_layer.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
INFO: [HLS 200-112] Total elapsed time: 55.74 seconds; peak allocated memory: 85.357 MB.
