<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Release Notes for STM32WBAxx HAL Drivers</title>
  <style type="text/css">
      code{white-space: pre-wrap;}
      span.smallcaps{font-variant: small-caps;}
      span.underline{text-decoration: underline;}
      div.column{display: inline-block; vertical-align: top; width: 50%;}
  </style>
  <link rel="stylesheet" href="_htmresc/mini-st_2020.css" />
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
  <link rel="icon" type="image/x-icon" href="_htmresc/favicon.png" />
</head>
<body>
<div class="row">
<div class="col-sm-12 col-lg-4">
<center>
<h1 id="release-notes-for">Release Notes for</h1>
<h1 id="stm32wbaxx-hal-drivers"><mark>STM32WBAxx HAL Drivers</mark></h1>
<p>Copyright Â© 2022 STMicroelectronics</p>
<a href="https://www.st.com" class="logo"><img src="_htmresc/st_logo_2020.png" alt="ST logo" /></a>
</center>
<h1 id="purpose">Purpose</h1>
<p>The STM32Cube HAL and LL, an STM32 abstraction layer embedded software, ensure maximized portability across STM32 portfolio.</p>
<p>The portable APIs layer provides a generic, multi instanced and simple set of APIs to interact with the upper layer (application, libraries and stacks). It is composed of native and extended APIs set. It is directly built around a generic architecture and allows the build-upon layers, like the middleware layer, to implement its functions without knowing in-depth the used STM32 device. This improves the library code reusability and guarantees an easy portability on other devices and STM32 families.</p>
<p>The Low Layer (LL) drivers are part of the STM32Cube firmware HAL that provides a basic set of optimized and one shot services. The Low layer drivers, contrary to the HAL ones are not fully portable across the STM32 families; the availability of some functions depends on the physical availability of the relative features on the product. The Low Layer (LL) drivers are designed to offer the following features:</p>
<ul>
<li>New set of inline functions for direct and atomic register access</li>
<li>One-shot operations that can be used by the HAL drivers or from application level</li>
<li>Full independence from HAL and standalone usage (without HAL drivers)</li>
<li>Full features coverage of all the supported peripherals</li>
</ul>
</div>
<div class="col-sm-12 col-lg-8">
<h1 id="update-history">Update History</h1>
<div class="collapse">
<input type="checkbox" id="collapse-section5" checked aria-hidden="true"> <label for="collapse-section5" aria-hidden="true"><strong>V1.1.0 / 06-June-2023</strong></label>
<div>
<h2 id="main-changes">Main Changes</h2>
<ul>
<li>Official Release of <strong>STM32CubeWBA</strong> Firmware package supporting <strong>STM32WBA52xx</strong> devices</li>
</ul>
<h2 id="contents">Contents</h2>
<h3 id="official-release-of-halll-drivers-for-stm32wbaxx-serie">Official Release of <strong>HAL/LL Drivers</strong> for <strong>STM32WBAxx</strong> serie</h3>
<ul>
<li><strong>HAL/LL Drivers</strong> are available for all peripherals:
<ul>
<li><strong>HAL</strong>: ADC, CORTEX, CRC, CRYP, DMA, EXTI, FLASH, GPIO, GTZC, HASH, HSEM, I2C, ICACHE, IRDA, IWDG, LPTIM, PKA, PWR, RAMCFG, RCC, RNG, RTC, SMARTCARD, SMBUS, SPI, TIM, TSC, UART, USART, WWDG</li>
<li><strong>LL</strong>: ADC, CRC, DMA, EXTI, GPIO, I2C, ICACHE, LPTIM, LPUART, PKA, PWR, RCC, RNG, RTC, SPI, TIM, USART, UTILS</li>
</ul></li>
</ul>
<p><br />
</p>
<h3 id="hal-drivers-updates"><strong>HAL Drivers</strong> updates</h3>
<ul>
<li><strong>HAL CORTEX</strong> driver
<ul>
<li>Use synchronization barriers instead of memory barriers for MPU configuration (as recommended by ARM)</li>
<li>Update MPU_ACCESS_OUTER_SHAREABLE and LL_MPU_ACCESS_OUTER_SHAREABLE definitions</li>
</ul></li>
<li><strong>HAL CRYP</strong> driver
<ul>
<li>Update Crypt/Decrypt IT processes to avoid Computation Completed IRQ fires before DINR pointer increment</li>
</ul></li>
<li><strong>HAL DMA</strong> driver
<ul>
<li>Downsize LinkRegisters internal table from 8 to 6 for memory size optimization</li>
<li>Remove 2D addressing as not supported</li>
<li>Remove RepeatBlockConfig from DMA_NodeConfTypeDef structure and internal get function as not used</li>
<li>Update Assert checking the selected request. Assert can now also check in peripheral to memory case</li>
<li>Add missing TIM3 trigger and Request/trigger when I2C1, SAI1, AES, LPTIM2 feature available</li>
</ul></li>
<li><strong>HAL EXTI</strong> driver
<ul>
<li>Fix computation of pExtiConfig-&gt;GPIOSel in HAL_EXTI_GetConfigLine()</li>
</ul></li>
<li><strong>HAL Generic</strong> driver
<ul>
<li>Allow redefinition of macro UNUSED(x)</li>
<li>Move HAL version definition to HAL generic header file (stm32XXxx_hal.h)</li>
</ul></li>
<li><strong>HAL I2C</strong> driver
<ul>
<li>Update HAL_I2C_IsDeviceReady() to support 10-bit addressing mode</li>
<li>Update HAL I2C driver to disable all interrupts after end of transaction</li>
<li>Update HAL_I2C_Init() API to clear ADD10 bit in 7-bit addressing mode</li>
</ul></li>
<li><strong>HAL PWR</strong> driver
<ul>
<li>Remove __force_stores intrinsic keyword usage</li>
</ul></li>
<li><strong>HAL RTC</strong> driver
<ul>
<li>Remove useless polling of RTC_ICSR_WUTWF flag</li>
<li>Remove all useless RTC Write Protection Disable/Enable usage</li>
<li>Rework of HAL_RTC_GET_FLAG() macro implementation to return flag bit status</li>
<li>Rework of macro implementation to avoid confusion with parameters input</li>
</ul></li>
<li><strong>HAL TIM</strong> driver
<ul>
<li>Assert check for the right channels</li>
<li>Remove multiple volatile reads or writes in interrupt handler, for better performance</li>
</ul></li>
<li><strong>HAL TSC</strong> driver
<ul>
<li>Add parameter assertion depends on Duration time restriction link to product</li>
</ul></li>
<li><strong>HAL UART</strong> driver
<ul>
<li>Update initialisation sequence for TXINV, RXINV and TXRXSWAP settings</li>
</ul></li>
</ul>
<p><br />
</p>
<h3 id="ll-drivers-updates"><strong>LL Drivers</strong> updates</h3>
<ul>
<li><strong>LL DMA</strong> driver
<ul>
<li>Clarifies that Linked List Address Offset can be chosen by steps of 4 bytes within 0 to 0xFFFC range</li>
<li>Fix inversion in LL_DMA_ConfigChannelTransfer description parameter</li>
</ul></li>
<li><strong>LL ICACHE</strong> driver
<ul>
<li>Update LL_ICACHE_GetRegionBaseAddress() to return the complete address</li>
</ul></li>
<li><strong>LL RCC</strong> driver
<ul>
<li>Add LL_RCC_HSE_IsEnabledPrescaler() to check HSE prescaler status</li>
</ul></li>
<li><strong>LL TIM</strong> driver
<ul>
<li>Remove unnecessary change of MOE bitfield in LL_TIM_BDTR_Init()</li>
</ul></li>
</ul>
<p><br />
</p>
<h2 id="supported-devices-and-boards">Supported Devices and boards</h2>
<ul>
<li>STM32WBA52xx devices</li>
<li>NUCLEO-WBA52CG board</li>
</ul>
<h2 id="backward-compatibility">Backward compatibility</h2>
<ul>
<li>Not applicable</li>
</ul>
<h2 id="known-limitations">Known Limitations</h2>
<ul>
<li>None</li>
</ul>
<h2 id="dependencies">Dependencies</h2>
<ul>
<li>None</li>
</ul>
<h2 id="notes">Notes</h2>
<ul>
<li>None</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section4" aria-hidden="true"> <label for="collapse-section4" checked aria-hidden="true"><strong>V1.0.0 / 08-February-2023</strong></label>
<div>
<h2 id="main-changes-1">Main Changes</h2>
<h3 id="first-official-release-of-stm32cubewba-firmware-package-supporting-stm32wba52xx-devices">First Official Release of <strong>STM32CubeWBA</strong> Firmware package supporting <strong>STM32WBA52xx</strong> devices</h3>
<h2 id="contents-1">Contents</h2>
<h3 id="first-official-release-of-halll-drivers-for-stm32wbaxx-serie">First Official Release of <strong>HAL/LL Drivers</strong> for <strong>STM32WBAxx</strong> serie</h3>
<ul>
<li><strong>HAL/LL Drivers</strong> are available for all peripherals:
<ul>
<li><strong>HAL</strong>: ADC, CORTEX, CRC, CRYP, DMA, EXTI, FLASH, GPIO, GTZC, HASH, HSEM, I2C, ICACHE, IRDA, IWDG, LPTIM, PKA, PWR, RAMCFG, RCC, RNG, RTC, SMARTCARD, SMBUS, SPI, TIM, TSC, UART, USART, WWDG</li>
<li><strong>LL</strong>: ADC, CRC, DMA, EXTI, GPIO, I2C, ICACHE, LPTIM, LPUART, PKA, PWR, RCC, RNG, RTC, SPI, TIM, USART, UTILS</li>
</ul></li>
</ul>
<p><br />
</p>
<h2 id="supported-devices-and-boards-1">Supported Devices and boards</h2>
<ul>
<li>STM32WBA52xx devices</li>
<li>NUCLEO-WBA52CG board</li>
</ul>
<h2 id="backward-compatibility-1">Backward compatibility</h2>
<ul>
<li>Not applicable</li>
</ul>
<h2 id="known-limitations-1">Known Limitations</h2>
<ul>
<li>None</li>
</ul>
<h2 id="dependencies-1">Dependencies</h2>
<ul>
<li>None</li>
</ul>
<h2 id="notes-1">Notes</h2>
<ul>
<li>None</li>
</ul>
</div>
</div>
</div>
</div>
<footer class="sticky">
<div class="columns">
<div class="column" style="width:95%;">
<p>For complete documentation on STM32WBAxx, visit: <a href="http://www.st.com/stm32wba">www.st.com/stm32wba</a></p>
<p><em>This release note uses up to date web standards and, for this reason, should not be opened with Internet Explorer but preferably with popular browsers such as Google Chrome, Mozilla Firefox, Opera or Microsoft Edge.</em></p>
</div><div class="column" style="width:5%;">
<p><abbr title="Based on template cx566953 version 2.0">Info</abbr></p>
</div>
</div>
</footer>
</body>
</html>
