Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ --output-directory=C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/ --report-file=bsf:C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec.qsys
Progress: Loading esl_demonstrator/Quad_Dec.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding Quad_dec [Quadrature_Decoder 1.0]
Progress: Parameterizing module Quad_dec
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Quad_Dec.Quad_dec: Port input conflicts with a VHDL, verilog or system verilog reserved word
Info: Quad_Dec.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Quad_Dec.sysid: Time stamp will be automatically updated when this component is generated.
Warning: Quad_Dec.Quad_dec: Quad_dec.avalon_slave_0 must be connected to an Avalon-MM master
Warning: Quad_Dec.Quad_dec: Quad_dec.Quad_inputs must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ --output-directory=C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec.html --report-file=sopcinfo:C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec.sopcinfo --report-file=cmp:C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec.cmp --report-file=qip:C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.qip --report-file=svd --report-file=regmap:C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.regmap --report-file=debuginfo:C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec.qsys --language=VERILOG
Progress: Loading esl_demonstrator/Quad_Dec.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding Quad_dec [Quadrature_Decoder 1.0]
Progress: Parameterizing module Quad_dec
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Quad_Dec.Quad_dec: Port input conflicts with a VHDL, verilog or system verilog reserved word
Info: Quad_Dec.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Quad_Dec.sysid: Time stamp will be automatically updated when this component is generated.
Warning: Quad_Dec.Quad_dec: Quad_dec.avalon_slave_0 must be connected to an Avalon-MM master
Warning: Quad_Dec.Quad_dec: Quad_dec.Quad_inputs must be exported, or connected to a matching conduit.
Info: Quad_Dec: Generating Quad_Dec "Quad_Dec" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 21 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 6 modules, 17 connections
Info: merlin_translator_transform: After transform: 13 modules, 38 connections
Info: merlin_domain_transform: After transform: 26 modules, 105 connections
Info: merlin_router_transform: After transform: 33 modules, 126 connections
Info: merlin_traffic_limiter_transform: After transform: 34 modules, 130 connections
Info: merlin_network_to_switch_transform: After transform: 47 modules, 158 connections
Info: limiter_update_transform: After transform: 47 modules, 159 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 49 modules, 207 connections
Info: merlin_hierarchy_transform: After transform: 8 modules, 23 connections
Info: merlin_mm_transform: After transform: 8 modules, 23 connections
Info: merlin_interrupt_mapper_transform: After transform: 9 modules, 26 connections
Info: reset_adaptation_transform: After transform: 11 modules, 35 connections
Info: Quad_dec: "Quad_Dec" instantiated Quadrature_Decoder "Quad_dec"
Info: onchip_mem: Starting RTL generation for module 'Quad_Dec_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Quad_Dec_onchip_mem --dir=C:/Users/reinv/AppData/Local/Temp/alt7658_3841156289470729815.dir/0004_onchip_mem_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/reinv/AppData/Local/Temp/alt7658_3841156289470729815.dir/0004_onchip_mem_gen//Quad_Dec_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'Quad_Dec_onchip_mem'
Info: onchip_mem: "Quad_Dec" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'Quad_Dec_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Quad_Dec_cpu --dir=C:/Users/reinv/AppData/Local/Temp/alt7658_3841156289470729815.dir/0005_cpu_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/reinv/AppData/Local/Temp/alt7658_3841156289470729815.dir/0005_cpu_gen//Quad_Dec_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.05.07 15:52:48 (*) Starting Nios II generation
Info: cpu: # 2018.05.07 15:52:48 (*)   Checking for plaintext license.
Info: cpu: # 2018.05.07 15:52:53 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu: # 2018.05.07 15:52:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.05.07 15:52:53 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.05.07 15:52:53 (*)   Plaintext license not found.
Info: cpu: # 2018.05.07 15:52:53 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.05.07 15:52:57 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu: # 2018.05.07 15:52:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.05.07 15:52:57 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.05.07 15:52:57 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2018.05.07 15:52:57 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.05.07 15:52:57 (*)   Creating all objects for CPU
Info: cpu: # 2018.05.07 15:53:01 (*)     Pipeline frontend
Info: cpu: # 2018.05.07 15:53:07 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.05.07 15:53:16 (*)   Creating encrypted RTL
Info: cpu: # 2018.05.07 15:53:19 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Quad_Dec_cpu'
Info: cpu: "Quad_Dec" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'Quad_Dec_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Quad_Dec_jtag_uart --dir=C:/Users/reinv/AppData/Local/Temp/alt7658_3841156289470729815.dir/0006_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/reinv/AppData/Local/Temp/alt7658_3841156289470729815.dir/0006_jtag_uart_gen//Quad_Dec_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'Quad_Dec_jtag_uart'
Info: jtag_uart: "Quad_Dec" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_clk_timer: Starting RTL generation for module 'Quad_Dec_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/altera/13.1/quartus/bin//perl/bin/perl.exe -I C:/altera/13.1/quartus/bin//perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Quad_Dec_sys_clk_timer --dir=C:/Users/reinv/AppData/Local/Temp/alt7658_3841156289470729815.dir/0007_sys_clk_timer_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/reinv/AppData/Local/Temp/alt7658_3841156289470729815.dir/0007_sys_clk_timer_gen//Quad_Dec_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'Quad_Dec_sys_clk_timer'
Info: sys_clk_timer: "Quad_Dec" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "Quad_Dec" instantiated altera_avalon_sysid_qsys "sysid"
Info: pipeline_bridge_swap_transform: After transform: 43 modules, 143 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 143 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 143 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 143 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 143 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 143 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 143 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 143 connections
Info: mm_interconnect_0: "Quad_Dec" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "Quad_Dec" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Quad_Dec" instantiated altera_reset_controller "rst_controller"
Info: cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Quad_Dec: Done "Quad_Dec" with 28 modules, 47 files, 1058311 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
