A_SLOT_ID,A_CHIP_ID,A_CHIP_TYPE,A_CORE_ID,A_CORE_TYPE,A_CORE_LANE,A_PHYSICAL_TX_LANE,A_PHYSICAL_RX_LANE,A_TX_POLARITY_SWAP,A_RX_POLARITY_SWAP,Z_SLOT_ID,Z_CHIP_ID,Z_CHIP_TYPE,Z_CORE_ID,Z_CORE_TYPE,Z_CORE_LANE,Z_PHYSICAL_TX_LANE,Z_PHYSICAL_RX_LANE,Z_TX_POLARITY_SWAP,Z_RX_POLARITY_SWAP
1,1,NPU,0,J4SIM_NIF,0,0,0,N,N,1,1,TRANSCEIVER,0,OSFP,0,0,0,N,N
1,1,NPU,0,J4SIM_NIF,1,1,1,N,N,1,1,TRANSCEIVER,0,OSFP,1,1,1,N,N
1,1,NPU,0,J4SIM_NIF,2,2,2,N,N,1,1,TRANSCEIVER,0,OSFP,2,2,2,N,N
1,1,NPU,0,J4SIM_NIF,3,3,3,N,N,1,1,TRANSCEIVER,0,OSFP,3,3,3,N,N
1,1,NPU,0,J4SIM_NIF,4,4,4,N,N,1,1,TRANSCEIVER,0,OSFP,4,4,4,N,N
1,1,NPU,0,J4SIM_NIF,5,5,5,N,N,1,1,TRANSCEIVER,0,OSFP,5,5,5,N,N
1,1,NPU,0,J4SIM_NIF,6,6,6,N,N,1,1,TRANSCEIVER,0,OSFP,6,6,6,N,N
1,1,NPU,0,J4SIM_NIF,7,7,7,N,N,1,1,TRANSCEIVER,0,OSFP,7,7,7,N,N
1,2,NPU,0,J4SIM_NIF,0,0,0,N,N,1,2,TRANSCEIVER,0,OSFP,0,0,0,N,N
1,2,NPU,0,J4SIM_NIF,1,1,1,N,N,1,2,TRANSCEIVER,0,OSFP,1,1,1,N,N
1,2,NPU,0,J4SIM_NIF,2,2,2,N,N,1,2,TRANSCEIVER,0,OSFP,2,2,2,N,N
1,2,NPU,0,J4SIM_NIF,3,3,3,N,N,1,2,TRANSCEIVER,0,OSFP,3,3,3,N,N
1,2,NPU,0,J4SIM_NIF,4,4,4,N,N,1,2,TRANSCEIVER,0,OSFP,4,4,4,N,N
1,2,NPU,0,J4SIM_NIF,5,5,5,N,N,1,2,TRANSCEIVER,0,OSFP,5,5,5,N,N
1,2,NPU,0,J4SIM_NIF,6,6,6,N,N,1,2,TRANSCEIVER,0,OSFP,6,6,6,N,N
1,2,NPU,0,J4SIM_NIF,7,7,7,N,N,1,2,TRANSCEIVER,0,OSFP,7,7,7,N,N
1,3,NPU,0,J4SIM_NIF,0,0,0,N,N,1,3,TRANSCEIVER,0,OSFP,0,0,0,N,N
1,3,NPU,0,J4SIM_NIF,1,1,1,N,N,1,3,TRANSCEIVER,0,OSFP,1,1,1,N,N
1,3,NPU,0,J4SIM_NIF,2,2,2,N,N,1,3,TRANSCEIVER,0,OSFP,2,2,2,N,N
1,3,NPU,0,J4SIM_NIF,3,3,3,N,N,1,3,TRANSCEIVER,0,OSFP,3,3,3,N,N
1,3,NPU,0,J4SIM_NIF,4,4,4,N,N,1,3,TRANSCEIVER,0,OSFP,4,4,4,N,N
1,3,NPU,0,J4SIM_NIF,5,5,5,N,N,1,3,TRANSCEIVER,0,OSFP,5,5,5,N,N
1,3,NPU,0,J4SIM_NIF,6,6,6,N,N,1,3,TRANSCEIVER,0,OSFP,6,6,6,N,N
1,3,NPU,0,J4SIM_NIF,7,7,7,N,N,1,3,TRANSCEIVER,0,OSFP,7,7,7,N,N
1,4,NPU,0,J4SIM_NIF,0,0,0,N,N,1,4,TRANSCEIVER,0,OSFP,0,0,0,N,N
1,4,NPU,0,J4SIM_NIF,1,1,1,N,N,1,4,TRANSCEIVER,0,OSFP,1,1,1,N,N
1,4,NPU,0,J4SIM_NIF,2,2,2,N,N,1,4,TRANSCEIVER,0,OSFP,2,2,2,N,N
1,4,NPU,0,J4SIM_NIF,3,3,3,N,N,1,4,TRANSCEIVER,0,OSFP,3,3,3,N,N
1,4,NPU,0,J4SIM_NIF,4,4,4,N,N,1,4,TRANSCEIVER,0,OSFP,4,4,4,N,N
1,4,NPU,0,J4SIM_NIF,5,5,5,N,N,1,4,TRANSCEIVER,0,OSFP,5,5,5,N,N
1,4,NPU,0,J4SIM_NIF,6,6,6,N,N,1,4,TRANSCEIVER,0,OSFP,6,6,6,N,N
1,4,NPU,0,J4SIM_NIF,7,7,7,N,N,1,4,TRANSCEIVER,0,OSFP,7,7,7,N,N
1,5,NPU,0,J4SIM_NIF,0,0,0,N,N,1,5,TRANSCEIVER,0,OSFP,0,0,0,N,N
1,5,NPU,0,J4SIM_NIF,1,1,1,N,N,1,5,TRANSCEIVER,0,OSFP,1,1,1,N,N
1,5,NPU,0,J4SIM_NIF,2,2,2,N,N,1,5,TRANSCEIVER,0,OSFP,2,2,2,N,N
1,5,NPU,0,J4SIM_NIF,3,3,3,N,N,1,5,TRANSCEIVER,0,OSFP,3,3,3,N,N
1,5,NPU,0,J4SIM_NIF,4,4,4,N,N,1,5,TRANSCEIVER,0,OSFP,4,4,4,N,N
1,5,NPU,0,J4SIM_NIF,5,5,5,N,N,1,5,TRANSCEIVER,0,OSFP,5,5,5,N,N
1,5,NPU,0,J4SIM_NIF,6,6,6,N,N,1,5,TRANSCEIVER,0,OSFP,6,6,6,N,N
1,5,NPU,0,J4SIM_NIF,7,7,7,N,N,1,5,TRANSCEIVER,0,OSFP,7,7,7,N,N
1,6,NPU,0,J4SIM_NIF,0,0,0,N,N,1,6,TRANSCEIVER,0,OSFP,0,0,0,N,N
1,6,NPU,0,J4SIM_NIF,1,1,1,N,N,1,6,TRANSCEIVER,0,OSFP,1,1,1,N,N
1,6,NPU,0,J4SIM_NIF,2,2,2,N,N,1,6,TRANSCEIVER,0,OSFP,2,2,2,N,N
1,6,NPU,0,J4SIM_NIF,3,3,3,N,N,1,6,TRANSCEIVER,0,OSFP,3,3,3,N,N
1,6,NPU,0,J4SIM_NIF,4,4,4,N,N,1,6,TRANSCEIVER,0,OSFP,4,4,4,N,N
1,6,NPU,0,J4SIM_NIF,5,5,5,N,N,1,6,TRANSCEIVER,0,OSFP,5,5,5,N,N
1,6,NPU,0,J4SIM_NIF,6,6,6,N,N,1,6,TRANSCEIVER,0,OSFP,6,6,6,N,N
1,6,NPU,0,J4SIM_NIF,7,7,7,N,N,1,6,TRANSCEIVER,0,OSFP,7,7,7,N,N
1,7,NPU,0,J4SIM_NIF,0,0,0,N,N,1,7,TRANSCEIVER,0,OSFP,0,0,0,N,N
1,7,NPU,0,J4SIM_NIF,1,1,1,N,N,1,7,TRANSCEIVER,0,OSFP,1,1,1,N,N
1,7,NPU,0,J4SIM_NIF,2,2,2,N,N,1,7,TRANSCEIVER,0,OSFP,2,2,2,N,N
1,7,NPU,0,J4SIM_NIF,3,3,3,N,N,1,7,TRANSCEIVER,0,OSFP,3,3,3,N,N
1,7,NPU,0,J4SIM_NIF,4,4,4,N,N,1,7,TRANSCEIVER,0,OSFP,4,4,4,N,N
1,7,NPU,0,J4SIM_NIF,5,5,5,N,N,1,7,TRANSCEIVER,0,OSFP,5,5,5,N,N
1,7,NPU,0,J4SIM_NIF,6,6,6,N,N,1,7,TRANSCEIVER,0,OSFP,6,6,6,N,N
1,7,NPU,0,J4SIM_NIF,7,7,7,N,N,1,7,TRANSCEIVER,0,OSFP,7,7,7,N,N
1,8,NPU,0,J4SIM_NIF,0,0,0,N,N,1,8,TRANSCEIVER,0,OSFP,0,0,0,N,N
1,8,NPU,0,J4SIM_NIF,1,1,1,N,N,1,8,TRANSCEIVER,0,OSFP,1,1,1,N,N
1,8,NPU,0,J4SIM_NIF,2,2,2,N,N,1,8,TRANSCEIVER,0,OSFP,2,2,2,N,N
1,8,NPU,0,J4SIM_NIF,3,3,3,N,N,1,8,TRANSCEIVER,0,OSFP,3,3,3,N,N
1,8,NPU,0,J4SIM_NIF,4,4,4,N,N,1,8,TRANSCEIVER,0,OSFP,4,4,4,N,N
1,8,NPU,0,J4SIM_NIF,5,5,5,N,N,1,8,TRANSCEIVER,0,OSFP,5,5,5,N,N
1,8,NPU,0,J4SIM_NIF,6,6,6,N,N,1,8,TRANSCEIVER,0,OSFP,6,6,6,N,N
1,8,NPU,0,J4SIM_NIF,7,7,7,N,N,1,8,TRANSCEIVER,0,OSFP,7,7,7,N,N
1,9,NPU,0,J4SIM_NIF,0,0,0,N,N,1,9,TRANSCEIVER,0,OSFP,0,0,0,N,N
1,9,NPU,0,J4SIM_NIF,1,1,1,N,N,1,9,TRANSCEIVER,0,OSFP,1,1,1,N,N
1,9,NPU,0,J4SIM_NIF,2,2,2,N,N,1,9,TRANSCEIVER,0,OSFP,2,2,2,N,N
1,9,NPU,0,J4SIM_NIF,3,3,3,N,N,1,9,TRANSCEIVER,0,OSFP,3,3,3,N,N
1,9,NPU,0,J4SIM_NIF,4,4,4,N,N,1,9,TRANSCEIVER,0,OSFP,4,4,4,N,N
1,9,NPU,0,J4SIM_NIF,5,5,5,N,N,1,9,TRANSCEIVER,0,OSFP,5,5,5,N,N
1,9,NPU,0,J4SIM_NIF,6,6,6,N,N,1,9,TRANSCEIVER,0,OSFP,6,6,6,N,N
1,9,NPU,0,J4SIM_NIF,7,7,7,N,N,1,9,TRANSCEIVER,0,OSFP,7,7,7,N,N
1,10,NPU,0,J4SIM_NIF,0,0,0,N,N,1,10,TRANSCEIVER,0,OSFP,0,0,0,N,N
1,10,NPU,0,J4SIM_NIF,1,1,1,N,N,1,10,TRANSCEIVER,0,OSFP,1,1,1,N,N
1,10,NPU,0,J4SIM_NIF,2,2,2,N,N,1,10,TRANSCEIVER,0,OSFP,2,2,2,N,N
1,10,NPU,0,J4SIM_NIF,3,3,3,N,N,1,10,TRANSCEIVER,0,OSFP,3,3,3,N,N
1,10,NPU,0,J4SIM_NIF,4,4,4,N,N,1,10,TRANSCEIVER,0,OSFP,4,4,4,N,N
1,10,NPU,0,J4SIM_NIF,5,5,5,N,N,1,10,TRANSCEIVER,0,OSFP,5,5,5,N,N
1,10,NPU,0,J4SIM_NIF,6,6,6,N,N,1,10,TRANSCEIVER,0,OSFP,6,6,6,N,N
1,10,NPU,0,J4SIM_NIF,7,7,7,N,N,1,10,TRANSCEIVER,0,OSFP,7,7,7,N,N
1,11,NPU,0,J4SIM_NIF,0,0,0,N,N,1,11,TRANSCEIVER,0,OSFP,0,0,0,N,N
1,11,NPU,0,J4SIM_NIF,1,1,1,N,N,1,11,TRANSCEIVER,0,OSFP,1,1,1,N,N
1,11,NPU,0,J4SIM_NIF,2,2,2,N,N,1,11,TRANSCEIVER,0,OSFP,2,2,2,N,N
1,11,NPU,0,J4SIM_NIF,3,3,3,N,N,1,11,TRANSCEIVER,0,OSFP,3,3,3,N,N
1,11,NPU,0,J4SIM_NIF,4,4,4,N,N,1,11,TRANSCEIVER,0,OSFP,4,4,4,N,N
1,11,NPU,0,J4SIM_NIF,5,5,5,N,N,1,11,TRANSCEIVER,0,OSFP,5,5,5,N,N
1,11,NPU,0,J4SIM_NIF,6,6,6,N,N,1,11,TRANSCEIVER,0,OSFP,6,6,6,N,N
1,11,NPU,0,J4SIM_NIF,7,7,7,N,N,1,11,TRANSCEIVER,0,OSFP,7,7,7,N,N
1,12,NPU,0,J4SIM_NIF,0,0,0,N,N,1,12,TRANSCEIVER,0,OSFP,0,0,0,N,N
1,12,NPU,0,J4SIM_NIF,1,1,1,N,N,1,12,TRANSCEIVER,0,OSFP,1,1,1,N,N
1,12,NPU,0,J4SIM_NIF,2,2,2,N,N,1,12,TRANSCEIVER,0,OSFP,2,2,2,N,N
1,12,NPU,0,J4SIM_NIF,3,3,3,N,N,1,12,TRANSCEIVER,0,OSFP,3,3,3,N,N
1,12,NPU,0,J4SIM_NIF,4,4,4,N,N,1,12,TRANSCEIVER,0,OSFP,4,4,4,N,N
1,12,NPU,0,J4SIM_NIF,5,5,5,N,N,1,12,TRANSCEIVER,0,OSFP,5,5,5,N,N
1,12,NPU,0,J4SIM_NIF,6,6,6,N,N,1,12,TRANSCEIVER,0,OSFP,6,6,6,N,N
1,12,NPU,0,J4SIM_NIF,7,7,7,N,N,1,12,TRANSCEIVER,0,OSFP,7,7,7,N,N
1,13,NPU,0,J4SIM_NIF,0,0,0,N,N,1,13,TRANSCEIVER,0,OSFP,0,0,0,N,N
1,13,NPU,0,J4SIM_NIF,1,1,1,N,N,1,13,TRANSCEIVER,0,OSFP,1,1,1,N,N
1,13,NPU,0,J4SIM_NIF,2,2,2,N,N,1,13,TRANSCEIVER,0,OSFP,2,2,2,N,N
1,13,NPU,0,J4SIM_NIF,3,3,3,N,N,1,13,TRANSCEIVER,0,OSFP,3,3,3,N,N
1,13,NPU,0,J4SIM_NIF,4,4,4,N,N,1,13,TRANSCEIVER,0,OSFP,4,4,4,N,N
1,13,NPU,0,J4SIM_NIF,5,5,5,N,N,1,13,TRANSCEIVER,0,OSFP,5,5,5,N,N
1,13,NPU,0,J4SIM_NIF,6,6,6,N,N,1,13,TRANSCEIVER,0,OSFP,6,6,6,N,N
1,13,NPU,0,J4SIM_NIF,7,7,7,N,N,1,13,TRANSCEIVER,0,OSFP,7,7,7,N,N
1,14,NPU,0,J4SIM_NIF,0,0,0,N,N,1,14,TRANSCEIVER,0,OSFP,0,0,0,N,N
1,14,NPU,0,J4SIM_NIF,1,1,1,N,N,1,14,TRANSCEIVER,0,OSFP,1,1,1,N,N
1,14,NPU,0,J4SIM_NIF,2,2,2,N,N,1,14,TRANSCEIVER,0,OSFP,2,2,2,N,N
1,14,NPU,0,J4SIM_NIF,3,3,3,N,N,1,14,TRANSCEIVER,0,OSFP,3,3,3,N,N
1,14,NPU,0,J4SIM_NIF,4,4,4,N,N,1,14,TRANSCEIVER,0,OSFP,4,4,4,N,N
1,14,NPU,0,J4SIM_NIF,5,5,5,N,N,1,14,TRANSCEIVER,0,OSFP,5,5,5,N,N
1,14,NPU,0,J4SIM_NIF,6,6,6,N,N,1,14,TRANSCEIVER,0,OSFP,6,6,6,N,N
1,14,NPU,0,J4SIM_NIF,7,7,7,N,N,1,14,TRANSCEIVER,0,OSFP,7,7,7,N,N
1,15,NPU,0,J4SIM_NIF,0,0,0,N,N,1,15,TRANSCEIVER,0,OSFP,0,0,0,N,N
1,15,NPU,0,J4SIM_NIF,1,1,1,N,N,1,15,TRANSCEIVER,0,OSFP,1,1,1,N,N
1,15,NPU,0,J4SIM_NIF,2,2,2,N,N,1,15,TRANSCEIVER,0,OSFP,2,2,2,N,N
1,15,NPU,0,J4SIM_NIF,3,3,3,N,N,1,15,TRANSCEIVER,0,OSFP,3,3,3,N,N
1,15,NPU,0,J4SIM_NIF,4,4,4,N,N,1,15,TRANSCEIVER,0,OSFP,4,4,4,N,N
1,15,NPU,0,J4SIM_NIF,5,5,5,N,N,1,15,TRANSCEIVER,0,OSFP,5,5,5,N,N
1,15,NPU,0,J4SIM_NIF,6,6,6,N,N,1,15,TRANSCEIVER,0,OSFP,6,6,6,N,N
1,15,NPU,0,J4SIM_NIF,7,7,7,N,N,1,15,TRANSCEIVER,0,OSFP,7,7,7,N,N
1,16,NPU,0,J4SIM_NIF,0,0,0,N,N,1,16,TRANSCEIVER,0,OSFP,0,0,0,N,N
1,16,NPU,0,J4SIM_NIF,1,1,1,N,N,1,16,TRANSCEIVER,0,OSFP,1,1,1,N,N
1,16,NPU,0,J4SIM_NIF,2,2,2,N,N,1,16,TRANSCEIVER,0,OSFP,2,2,2,N,N
1,16,NPU,0,J4SIM_NIF,3,3,3,N,N,1,16,TRANSCEIVER,0,OSFP,3,3,3,N,N
1,16,NPU,0,J4SIM_NIF,4,4,4,N,N,1,16,TRANSCEIVER,0,OSFP,4,4,4,N,N
1,16,NPU,0,J4SIM_NIF,5,5,5,N,N,1,16,TRANSCEIVER,0,OSFP,5,5,5,N,N
1,16,NPU,0,J4SIM_NIF,6,6,6,N,N,1,16,TRANSCEIVER,0,OSFP,6,6,6,N,N
1,16,NPU,0,J4SIM_NIF,7,7,7,N,N,1,16,TRANSCEIVER,0,OSFP,7,7,7,N,N
