// Seed: 1006894108
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input tri1 id_2,
    output tri0 id_3,
    input wand id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri0 id_7,
    output wand id_8
);
  wire  id_10 = 1;
  uwire id_11 = (id_0) || 1'd0;
  assign module_1.id_0 = 0;
  logic id_12;
endmodule
module module_1 (
    input  supply0 id_0
    , id_4,
    output supply1 id_1,
    output supply1 id_2
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2
  );
endmodule
