{
  "module_name": "Kconfig",
  "hash_id": "5a99246c52691f271571047753aa89b041e4227bf9630304527c10092bc46361",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/can/ctucanfd/Kconfig",
  "human_readable_source": "config CAN_CTUCANFD\n\ttristate \"CTU CAN-FD IP core\" if COMPILE_TEST\n\thelp\n\t  This driver adds support for the CTU CAN FD open-source IP core.\n\t  More documentation and core sources at project page\n\t  (https://gitlab.fel.cvut.cz/canbus/ctucanfd_ip_core).\n\t  The core integration to Xilinx Zynq system as platform driver\n\t  is available (https://gitlab.fel.cvut.cz/canbus/zynq/zynq-can-sja1000-top).\n\t  Implementation on Intel FPGA-based PCI Express board is available\n\t  from project (https://gitlab.fel.cvut.cz/canbus/pcie-ctucanfd) and\n\t  on Intel SoC from project (https://gitlab.fel.cvut.cz/canbus/intel-soc-ctucanfd).\n\t  Guidepost CTU FEE CAN bus projects page https://canbus.pages.fel.cvut.cz/ .\n\nconfig CAN_CTUCANFD_PCI\n\ttristate \"CTU CAN-FD IP core PCI/PCIe driver\"\n\tdepends on PCI\n\tselect CAN_CTUCANFD\n\thelp\n\t  This driver adds PCI/PCIe support for CTU CAN-FD IP core.\n\t  The project providing FPGA design for Intel EP4CGX15 based DB4CGX15\n\t  PCIe board with PiKRON.com designed transceiver riser shield is available\n\t  at https://gitlab.fel.cvut.cz/canbus/pcie-ctucanfd .\n\nconfig CAN_CTUCANFD_PLATFORM\n\ttristate \"CTU CAN-FD IP core platform (FPGA, SoC) driver\"\n\tdepends on HAS_IOMEM && OF\n\tselect CAN_CTUCANFD\n\thelp\n\t  The core has been tested together with OpenCores SJA1000\n\t  modified to be CAN FD frames tolerant on MicroZed Zynq based\n\t  MZ_APO education kits designed by Petr Porazil from PiKRON.com\n\t  company. FPGA design https://gitlab.fel.cvut.cz/canbus/zynq/zynq-can-sja1000-top.\n\t  The kit description at the Computer Architectures course pages\n\t  https://cw.fel.cvut.cz/wiki/courses/b35apo/documentation/mz_apo/start .\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}