Total Cycles:                                3878 (0.007756 msec)
Execution Cycles:                            1729 ( 44.58%)
Stall Cycles:                                2149 ( 55.42%)
Nops:                                           7 (  0.18%)
Executed operations:                         6044

Executed branches:                            127 (  2.10% ops)( 7.35% insts)
Not taken branches:                            12 (  0.20% ops)( 0.69% insts)( 9.45% br)
Taken branches:                               115 (  1.90% ops)( 6.65% insts)(90.55% br)
  Taken uncond branches:                       15 (  0.25% ops)( 0.87% insts)(11.81% br)
  Taken cond branches:                        100 (  1.65% ops)( 5.78% insts)(78.74% br)
Size of Loaded Code:                          704 Bytes

Instruction Memory Operations:
  Accesses:                                  1924
    Hits (Hit Rate):                         1914 ( 99.48%)
    Misses (Miss Rate):                        10 (  0.52%)
Instruction Memory Stall Cycles
  Total (in cycles):                          450 (100.00%)
    Due to Misses:                            450 (100.00%)
    Due to Bus Conflicts:                       0 (  0.00%)

Data Memory Operations:                     Cache          
  Accesses:                                  1312 (100.00%)
    Hits (Hit Rate):                         1268 ( 96.65%)
    Misses (Miss Rate):                        44 (  3.35%)
Data Memory Stall Cycles
  Total (in cycles):                         1584 (100.00%)
    Due to Misses:                           1584 (100.00%)
    Due to Bus Conflicts:                       0 (  0.00%)

Percentage Bus Bandwidth Consumed:          52.45%


Avg. IPC (no stalls):   3.50
Avg. IPC (with stalls): 1.56

  cycle counter =         1729
  total ops     =         6044
   width[ 0] =            1
   width[ 1] =          363
   width[ 2] =          326
   width[ 3] =          200
   width[ 4] =          231
   width[ 5] =          401
   width[ 7] =          100
   width[ 8] =          100

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
         303     7.81           22     1.27          144     4.35          135     6.20 exit
        3575          1440           315  (others not profiled)

Simulation time  =     0.0065 s
Simulation speed =     0.9291 MOPS


ta_init using default

	CoreCkFreq           500
	BusCkFreq            200
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          36
	WBPenalty            33
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       36
	StrWBPenalty         33
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        45
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


