\hypertarget{group___u_a_r_t}{}\doxysection{UART}
\label{group___u_a_r_t}\index{UART@{UART}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___u_a_r_t___exported___constants}{UART\+\_\+\+Exported\+\_\+\+Constants}}
\end{DoxyCompactItemize}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_u_a_r_t___init_type_def}{UART\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em UART Init Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em UART handle Structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t_ga19deab848407b106998416c78092fa9b}{\+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baa9c7d889fce61ccc717228d099a61d113}{HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset UART handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t_gafc4f20cb0f29ba146c9bc14167c52744}{\+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+FLUSH\+\_\+\+DRREGISTER}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$DR)
\begin{DoxyCompactList}\small\item\em Flushs the UART DR register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t_ga261fe8a2afe84ec048113654266c5bf6}{\+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks whether the specified UART flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \&= $\sim$(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the specified UART pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t_ga869439269c26e8dee93d49b1c7e67448}{UART\+\_\+\+IT\+\_\+\+MASK}}~((uint32\+\_\+t)0x0000\+FFFF)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified UART interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t_gaba94165ed584d49c1ec12df9819bd4bb}{\+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t_ga3c29b33f38658acbf592e9aaf84c6f33}{\+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t_gab7ad503802bf56bf397c392fc8e18b77}{\+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+IT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks whether the specified UART interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t_gae36e7ec0aaee00f602ed00a201257362}{\+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+ONEBIT\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR3$\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{USART\+\_\+\+CR3\+\_\+\+ONEBIT}})
\begin{DoxyCompactList}\small\item\em macros to enables or disables the UART\textquotesingle{}s one bit sampling method \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___u_a_r_t_ga02532f7f118aa7631586bee283c9ca9f}\label{group___u_a_r_t_ga02532f7f118aa7631586bee283c9ca9f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+ONEBIT\+\_\+\+DISABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR3 \&= (uint16\+\_\+t)$\sim$((uint16\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{USART\+\_\+\+CR3\+\_\+\+ONEBIT}}))
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga49eb5ea4996a957afeb8be2793ba3fe9}\label{group___u_a_r_t_ga49eb5ea4996a957afeb8be2793ba3fe9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+ENABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 $\vert$=  \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\+\_\+\+CR1\+\_\+\+UE}})
\item 
\mbox{\Hypertarget{group___u_a_r_t_gad2f9fbdb4adf3a09939e201eaeea072f}\label{group___u_a_r_t_gad2f9fbdb4adf3a09939e201eaeea072f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+DISABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 \&=  $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\+\_\+\+CR1\+\_\+\+UE}})
\item 
\mbox{\Hypertarget{group___u_a_r_t_gacbc5b08563103dbfe6911efa0286c5e1}\label{group___u_a_r_t_gacbc5b08563103dbfe6911efa0286c5e1}} 
\#define {\bfseries \+\_\+\+\_\+\+DIV\+\_\+\+SAMPLING16}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(((\+\_\+\+PCLK\+\_\+)$\ast$25)/(4$\ast$(\+\_\+\+BAUD\+\_\+)))
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga0b911ce045c1d8e81b82bfd6f5bf718a}\label{group___u_a_r_t_ga0b911ce045c1d8e81b82bfd6f5bf718a}} 
\#define {\bfseries \+\_\+\+\_\+\+DIVMANT\+\_\+\+SAMPLING16}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(\+\_\+\+\_\+\+DIV\+\_\+\+SAMPLING16((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+))/100)
\item 
\mbox{\Hypertarget{group___u_a_r_t_gae4d9d30978043e6ec885e4ee66ac1705}\label{group___u_a_r_t_gae4d9d30978043e6ec885e4ee66ac1705}} 
\#define {\bfseries \+\_\+\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING16}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(((\+\_\+\+\_\+\+DIV\+\_\+\+SAMPLING16((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) -\/ (\+\_\+\+\_\+\+DIVMANT\+\_\+\+SAMPLING16((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) $\ast$ 100)) $\ast$ 16 + 50) / 100)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga5a2423c3000e1960469fee267ad922d6}\label{group___u_a_r_t_ga5a2423c3000e1960469fee267ad922d6}} 
\#define {\bfseries \+\_\+\+\_\+\+UART\+\_\+\+BRR\+\_\+\+SAMPLING16}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~((\+\_\+\+\_\+\+DIVMANT\+\_\+\+SAMPLING16((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) $<$$<$ 4)$\vert$(\+\_\+\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING16((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) \& 0x0F))
\item 
\mbox{\Hypertarget{group___u_a_r_t_gab9d677e1de5143f0a489a92392bd8a4c}\label{group___u_a_r_t_gab9d677e1de5143f0a489a92392bd8a4c}} 
\#define {\bfseries \+\_\+\+\_\+\+DIV\+\_\+\+SAMPLING8}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(((\+\_\+\+PCLK\+\_\+)$\ast$25)/(2$\ast$(\+\_\+\+BAUD\+\_\+)))
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga2c80c9f27b42a320eca2059ab1b57bbe}\label{group___u_a_r_t_ga2c80c9f27b42a320eca2059ab1b57bbe}} 
\#define {\bfseries \+\_\+\+\_\+\+DIVMANT\+\_\+\+SAMPLING8}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(\+\_\+\+\_\+\+DIV\+\_\+\+SAMPLING8((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+))/100)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga70a201b08e6dd2e2e588a1b9059f62ec}\label{group___u_a_r_t_ga70a201b08e6dd2e2e588a1b9059f62ec}} 
\#define {\bfseries \+\_\+\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING8}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(((\+\_\+\+\_\+\+DIV\+\_\+\+SAMPLING8((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) -\/ (\+\_\+\+\_\+\+DIVMANT\+\_\+\+SAMPLING8((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) $\ast$ 100)) $\ast$ 16 + 50) / 100)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga7682b1d1aa14091e335a34169e1d04ec}\label{group___u_a_r_t_ga7682b1d1aa14091e335a34169e1d04ec}} 
\#define {\bfseries \+\_\+\+\_\+\+UART\+\_\+\+BRR\+\_\+\+SAMPLING8}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~((\+\_\+\+\_\+\+DIVMANT\+\_\+\+SAMPLING8((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) $<$$<$ 4)$\vert$(\+\_\+\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING8((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) \& 0x0F))
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga5d657d5c8e47b147a834e0018e9407c2}\label{group___u_a_r_t_ga5d657d5c8e47b147a834e0018e9407c2}} 
\#define {\bfseries IS\+\_\+\+UART\+\_\+\+BAUDRATE}(BAUDRATE)~((BAUDRATE) $<$ 10500001)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga2c4dce8c60f202455e6f1481fc441f98}\label{group___u_a_r_t_ga2c4dce8c60f202455e6f1481fc441f98}} 
\#define {\bfseries IS\+\_\+\+UART\+\_\+\+ADDRESS}(ADDRESS)~((ADDRESS) $<$= 0xF)
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___u_a_r_t_gaf55d844a35379c204c90be5d1e8e50ba}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baa9c7d889fce61ccc717228d099a61d113}{HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+RESET}} = 0x00
, \mbox{\hyperlink{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baade763629c1bdb4f08e52ef79d6e0900e}{HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+READY}} = 0x01
, \mbox{\hyperlink{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baad1eddce038ba828e8b4061a33a2d8801}{HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+BUSY}} = 0x02
, \mbox{\hyperlink{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baadc97ca42e9b05a08cb98e6721e27e80c}{HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX}} = 0x12
, \newline
\mbox{\hyperlink{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baaf7929f7aebd6b450c25907904411680b}{HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+RX}} = 0x22
, \mbox{\hyperlink{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baa2fdde93f9f55972b7133bf7c75dd2e8a}{HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX\+\_\+\+RX}} = 0x32
, \mbox{\hyperlink{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baa90891eeb767df19780e620a15bec807d}{HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+TIMEOUT}} = 0x03
, \mbox{\hyperlink{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baa5d50bfe0750db02c4fd03d778c8c318c}{HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+ERROR}} = 0x04
 \}
\begin{DoxyCompactList}\small\item\em HAL UART State structures definition ~\newline
 \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___u_a_r_t_ga9c84f51c2a1319577e9262a9554a43f4}{HAL\+\_\+\+UART\+\_\+\+Error\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4ae8fc450f442c38f1341efdf01547bc18}{HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+NONE}} = 0x00
, \mbox{\hyperlink{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4ae71cee41a15f1826d65a7656de6cd632}{HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+PE}} = 0x01
, \mbox{\hyperlink{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4af8e4eb46e6bab9851192832b24b7c28a}{HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+NE}} = 0x02
, \mbox{\hyperlink{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4a7dec947090ad7e30a7c8d8aef283c49e}{HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+FE}} = 0x04
, \newline
\mbox{\hyperlink{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4a6638bcad803890bde022fc33a6811f21}{HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+ORE}} = 0x08
, \mbox{\hyperlink{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4a6ef3b8de21df24d9a526eb42ffaa8b4f}{HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+DMA}} = 0x10
 \}
\begin{DoxyCompactList}\small\item\em HAL UART Error Code structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t_gabe47045024787099b0bfa82bbe7b0b6a}\label{group___u_a_r_t_gabe47045024787099b0bfa82bbe7b0b6a}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+UART\+\_\+\+Init} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga927245827265eff1f3580a0121efd424}\label{group___u_a_r_t_ga927245827265eff1f3580a0121efd424}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+Half\+Duplex\+\_\+\+Init} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga27e4497270bd06434e3965e4b06f5516}\label{group___u_a_r_t_ga27e4497270bd06434e3965e4b06f5516}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+LIN\+\_\+\+Init} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart, uint32\+\_\+t Break\+Detect\+Length)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga404bd8cc10fbc82bb125816937dd32e6}\label{group___u_a_r_t_ga404bd8cc10fbc82bb125816937dd32e6}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+Multi\+Processor\+\_\+\+Init} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart, uint8\+\_\+t Address, uint32\+\_\+t Wake\+Up\+Methode)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga8d98eaab25e61ae12e2e240c3388c57b}\label{group___u_a_r_t_ga8d98eaab25e61ae12e2e240c3388c57b}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+UART\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga0e553b32211877322f949b14801bbfa7}\label{group___u_a_r_t_ga0e553b32211877322f949b14801bbfa7}} 
void {\bfseries HAL\+\_\+\+UART\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga718f39804e3b910d738a0e1e46151188}\label{group___u_a_r_t_ga718f39804e3b910d738a0e1e46151188}} 
void {\bfseries HAL\+\_\+\+UART\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga210329848c1873957034e129ccf8944e}\label{group___u_a_r_t_ga210329848c1873957034e129ccf8944e}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+UART\+\_\+\+Transmit} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\Hypertarget{group___u_a_r_t_gab868edc590e3b827a14528a25c999e2f}\label{group___u_a_r_t_gab868edc590e3b827a14528a25c999e2f}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+UART\+\_\+\+Receive} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\Hypertarget{group___u_a_r_t_gaf223f2bcc2f5734f147cc5c626d757b0}\label{group___u_a_r_t_gaf223f2bcc2f5734f147cc5c626d757b0}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+UART\+\_\+\+Transmit\+\_\+\+IT} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\Hypertarget{group___u_a_r_t_gadc0c3ef2109881d011601f0d41e70e40}\label{group___u_a_r_t_gadc0c3ef2109881d011601f0d41e70e40}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+UART\+\_\+\+Receive\+\_\+\+IT} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga039ce4af3997f11f55c3c92d043cce77}\label{group___u_a_r_t_ga039ce4af3997f11f55c3c92d043cce77}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+UART\+\_\+\+Transmit\+\_\+\+DMA} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\Hypertarget{group___u_a_r_t_gad674cce054e58927720cd689620ffa08}\label{group___u_a_r_t_gad674cce054e58927720cd689620ffa08}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+UART\+\_\+\+Receive\+\_\+\+DMA} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga8a713fd976d8ef02b818ea6ff0d4e41a}\label{group___u_a_r_t_ga8a713fd976d8ef02b818ea6ff0d4e41a}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+UART\+\_\+\+DMAPause} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_gaf2b3e6004d0200857781809baa16072d}\label{group___u_a_r_t_gaf2b3e6004d0200857781809baa16072d}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+UART\+\_\+\+DMAResume} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_gab21aa06cfbaa1665b1062a803fcb4217}\label{group___u_a_r_t_gab21aa06cfbaa1665b1062a803fcb4217}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+UART\+\_\+\+DMAStop} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_gaad01472c507ceee3c5f2274c775ff3bf}\label{group___u_a_r_t_gaad01472c507ceee3c5f2274c775ff3bf}} 
void {\bfseries HAL\+\_\+\+UART\+\_\+\+IRQHandler} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_gabcdf9b59049eccbc87d54042f9235b1a}\label{group___u_a_r_t_gabcdf9b59049eccbc87d54042f9235b1a}} 
void {\bfseries HAL\+\_\+\+UART\+\_\+\+Tx\+Cplt\+Callback} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga49b287e7de94cd0a38d333629298f7c4}\label{group___u_a_r_t_ga49b287e7de94cd0a38d333629298f7c4}} 
void {\bfseries HAL\+\_\+\+UART\+\_\+\+Tx\+Half\+Cplt\+Callback} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_gae494a9643f29b87d6d81e5264e60e57b}\label{group___u_a_r_t_gae494a9643f29b87d6d81e5264e60e57b}} 
void {\bfseries HAL\+\_\+\+UART\+\_\+\+Rx\+Cplt\+Callback} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga1884970cc493d8efba5aec28c0d526e7}\label{group___u_a_r_t_ga1884970cc493d8efba5aec28c0d526e7}} 
void {\bfseries HAL\+\_\+\+UART\+\_\+\+Rx\+Half\+Cplt\+Callback} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga0e0456ea96d55db31de947fb3e954f18}\label{group___u_a_r_t_ga0e0456ea96d55db31de947fb3e954f18}} 
void {\bfseries HAL\+\_\+\+UART\+\_\+\+Error\+Callback} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_gaffbf11fb4929f709004a11675cd25fcf}\label{group___u_a_r_t_gaffbf11fb4929f709004a11675cd25fcf}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+LIN\+\_\+\+Send\+Break} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga659637545299b91d2a77dadaf7266bf2}\label{group___u_a_r_t_ga659637545299b91d2a77dadaf7266bf2}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+Multi\+Processor\+\_\+\+Enter\+Mute\+Mode} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga81b90fb3a4d7a8601a92260edbd3422f}\label{group___u_a_r_t_ga81b90fb3a4d7a8601a92260edbd3422f}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+Multi\+Processor\+\_\+\+Exit\+Mute\+Mode} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga58d73e260a5536fb9cb40d7d2fe2b4bb}\label{group___u_a_r_t_ga58d73e260a5536fb9cb40d7d2fe2b4bb}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+Half\+Duplex\+\_\+\+Enable\+Transmitter} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga396ebbcdbe352c3393ad3007614383ac}\label{group___u_a_r_t_ga396ebbcdbe352c3393ad3007614383ac}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+Half\+Duplex\+\_\+\+Enable\+Receiver} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga8fcec96f9d249f41ecf0c7598ab421e5}\label{group___u_a_r_t_ga8fcec96f9d249f41ecf0c7598ab421e5}} 
\mbox{\hyperlink{group___u_a_r_t_gaf55d844a35379c204c90be5d1e8e50ba}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+UART\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\item 
\mbox{\Hypertarget{group___u_a_r_t_ga6c5f93a76a0bd01ad2d1351adddfa63f}\label{group___u_a_r_t_ga6c5f93a76a0bd01ad2d1351adddfa63f}} 
uint32\+\_\+t {\bfseries HAL\+\_\+\+UART\+\_\+\+Get\+Error} (\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} $\ast$huart)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t_ga9bd035161d41cde4f2568c7af06493bf}\label{group___u_a_r_t_ga9bd035161d41cde4f2568c7af06493bf}} 
\index{UART@{UART}!\_\_HAL\_UART\_CLEAR\_FLAG@{\_\_HAL\_UART\_CLEAR\_FLAG}}
\index{\_\_HAL\_UART\_CLEAR\_FLAG@{\_\_HAL\_UART\_CLEAR\_FLAG}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_CLEAR\_FLAG}{\_\_HAL\_UART\_CLEAR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+CLEAR\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \&= $\sim$(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))}



Clears the specified UART pending flag. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the UART Handle. This parameter can be UARTx where x\+: 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or UART peripheral. \\
\hline
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to check. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item UART\+\_\+\+FLAG\+\_\+\+CTS\+: CTS Change flag (not available for UART4 and UART5). \item UART\+\_\+\+FLAG\+\_\+\+LBD\+: LIN Break detection flag. \item UART\+\_\+\+FLAG\+\_\+\+TC\+: Transmission Complete flag. \item UART\+\_\+\+FLAG\+\_\+\+RXNE\+: Receive data register not empty flag.\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
PE (Parity error), FE (Framing error), NE (Noise error), ORE (Over\+Run error) and IDLE (Idle line detected) flags are cleared by software sequence\+: a read operation to USART\+\_\+\+SR register followed by a read operation to USART\+\_\+\+DR register. 

RXNE flag can be also cleared by a read to the USART\+\_\+\+DR register. 

TC flag can be also cleared by software sequence\+: a read operation to USART\+\_\+\+SR register followed by a write operation to USART\+\_\+\+DR register. 

TXE flag is cleared only by a write to the USART\+\_\+\+DR register.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t_ga3c29b33f38658acbf592e9aaf84c6f33}\label{group___u_a_r_t_ga3c29b33f38658acbf592e9aaf84c6f33}} 
\index{UART@{UART}!\_\_HAL\_UART\_DISABLE\_IT@{\_\_HAL\_UART\_DISABLE\_IT}}
\index{\_\_HAL\_UART\_DISABLE\_IT@{\_\_HAL\_UART\_DISABLE\_IT}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_DISABLE\_IT}{\_\_HAL\_UART\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+DISABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                           ((((\_\_INTERRUPT\_\_) >> 28) == 1)? ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1 \&= \string~((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}})): \(\backslash\)}
\DoxyCodeLine{                                                           (((\_\_INTERRUPT\_\_) >> 28) == 2)? ((\_\_HANDLE\_\_)-\/>Instance-\/>CR2 \&= \string~((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}})): \(\backslash\)}
\DoxyCodeLine{                                                        ((\_\_HANDLE\_\_)-\/>Instance-\/>CR3 \&= \string~ ((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}})))}

\end{DoxyCode}
\mbox{\Hypertarget{group___u_a_r_t_gaba94165ed584d49c1ec12df9819bd4bb}\label{group___u_a_r_t_gaba94165ed584d49c1ec12df9819bd4bb}} 
\index{UART@{UART}!\_\_HAL\_UART\_ENABLE\_IT@{\_\_HAL\_UART\_ENABLE\_IT}}
\index{\_\_HAL\_UART\_ENABLE\_IT@{\_\_HAL\_UART\_ENABLE\_IT}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_ENABLE\_IT}{\_\_HAL\_UART\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+ENABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                           ((((\_\_INTERRUPT\_\_) >> 28) == 1)? ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1 |= ((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}})): \(\backslash\)}
\DoxyCodeLine{                                                           (((\_\_INTERRUPT\_\_) >> 28) == 2)? ((\_\_HANDLE\_\_)-\/>Instance-\/>CR2 |=  ((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}})): \(\backslash\)}
\DoxyCodeLine{                                                        ((\_\_HANDLE\_\_)-\/>Instance-\/>CR3 |= ((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}})))}

\end{DoxyCode}
\mbox{\Hypertarget{group___u_a_r_t_gafc4f20cb0f29ba146c9bc14167c52744}\label{group___u_a_r_t_gafc4f20cb0f29ba146c9bc14167c52744}} 
\index{UART@{UART}!\_\_HAL\_UART\_FLUSH\_DRREGISTER@{\_\_HAL\_UART\_FLUSH\_DRREGISTER}}
\index{\_\_HAL\_UART\_FLUSH\_DRREGISTER@{\_\_HAL\_UART\_FLUSH\_DRREGISTER}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_FLUSH\_DRREGISTER}{\_\_HAL\_UART\_FLUSH\_DRREGISTER}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+FLUSH\+\_\+\+DRREGISTER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$DR)}



Flushs the UART DR register. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the UART Handle. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___u_a_r_t_ga261fe8a2afe84ec048113654266c5bf6}\label{group___u_a_r_t_ga261fe8a2afe84ec048113654266c5bf6}} 
\index{UART@{UART}!\_\_HAL\_UART\_GET\_FLAG@{\_\_HAL\_UART\_GET\_FLAG}}
\index{\_\_HAL\_UART\_GET\_FLAG@{\_\_HAL\_UART\_GET\_FLAG}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_GET\_FLAG}{\_\_HAL\_UART\_GET\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+GET\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))}



Checks whether the specified UART flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the UART Handle. This parameter can be UARTx where x\+: 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or UART peripheral. \\
\hline
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item UART\+\_\+\+FLAG\+\_\+\+CTS\+: CTS Change flag (not available for UART4 and UART5) \item UART\+\_\+\+FLAG\+\_\+\+LBD\+: LIN Break detection flag \item UART\+\_\+\+FLAG\+\_\+\+TXE\+: Transmit data register empty flag \item UART\+\_\+\+FLAG\+\_\+\+TC\+: Transmission Complete flag \item UART\+\_\+\+FLAG\+\_\+\+RXNE\+: Receive data register not empty flag \item UART\+\_\+\+FLAG\+\_\+\+IDLE\+: Idle Line detection flag \item UART\+\_\+\+FLAG\+\_\+\+ORE\+: Over\+Run Error flag \item UART\+\_\+\+FLAG\+\_\+\+NE\+: Noise Error flag \item UART\+\_\+\+FLAG\+\_\+\+FE\+: Framing Error flag \item UART\+\_\+\+FLAG\+\_\+\+PE\+: Parity Error flag \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{FLAG}} (TRUE or FALSE). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t_gab7ad503802bf56bf397c392fc8e18b77}\label{group___u_a_r_t_gab7ad503802bf56bf397c392fc8e18b77}} 
\index{UART@{UART}!\_\_HAL\_UART\_GET\_IT\_SOURCE@{\_\_HAL\_UART\_GET\_IT\_SOURCE}}
\index{\_\_HAL\_UART\_GET\_IT\_SOURCE@{\_\_HAL\_UART\_GET\_IT\_SOURCE}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_GET\_IT\_SOURCE}{\_\_HAL\_UART\_GET\_IT\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+IT\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                      (((((\_\_IT\_\_) >> 28) == 1)? (\_\_HANDLE\_\_)-\/>Instance-\/>CR1:(((((uint32\_t)(\_\_IT\_\_)) >> 28) == 2)? \(\backslash\)}
\DoxyCodeLine{                                                      (\_\_HANDLE\_\_)-\/>Instance-\/>CR2 : (\_\_HANDLE\_\_)-\/>Instance-\/>CR3)) \& (((uint32\_t)(\_\_IT\_\_)) \& \mbox{\hyperlink{group___u_a_r_t_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}}))}

\end{DoxyCode}


Checks whether the specified UART interrupt has occurred or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the UART Handle. This parameter can be UARTx where x\+: 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or UART peripheral. \\
\hline
{\em \+\_\+\+\_\+\+IT\+\_\+\+\_\+} & specifies the UART interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item UART\+\_\+\+IT\+\_\+\+CTS\+: CTS change interrupt (not available for UART4 and UART5) \item UART\+\_\+\+IT\+\_\+\+LBD\+: LIN Break detection interrupt \item UART\+\_\+\+IT\+\_\+\+TXE\+: Transmit Data Register empty interrupt \item UART\+\_\+\+IT\+\_\+\+TC\+: Transmission complete interrupt \item UART\+\_\+\+IT\+\_\+\+RXNE\+: Receive Data register not empty interrupt \item UART\+\_\+\+IT\+\_\+\+IDLE\+: Idle line detection interrupt \item USART\+\_\+\+IT\+\_\+\+ERR\+: Error interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{IT}} (TRUE or FALSE). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t_gae36e7ec0aaee00f602ed00a201257362}\label{group___u_a_r_t_gae36e7ec0aaee00f602ed00a201257362}} 
\index{UART@{UART}!\_\_HAL\_UART\_ONEBIT\_ENABLE@{\_\_HAL\_UART\_ONEBIT\_ENABLE}}
\index{\_\_HAL\_UART\_ONEBIT\_ENABLE@{\_\_HAL\_UART\_ONEBIT\_ENABLE}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_ONEBIT\_ENABLE}{\_\_HAL\_UART\_ONEBIT\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+ONEBIT\+\_\+\+ENABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR3$\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{USART\+\_\+\+CR3\+\_\+\+ONEBIT}})}



macros to enables or disables the UART\textquotesingle{}s one bit sampling method 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the UART Handle. ~\newline
 \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t_ga19deab848407b106998416c78092fa9b}\label{group___u_a_r_t_ga19deab848407b106998416c78092fa9b}} 
\index{UART@{UART}!\_\_HAL\_UART\_RESET\_HANDLE\_STATE@{\_\_HAL\_UART\_RESET\_HANDLE\_STATE}}
\index{\_\_HAL\_UART\_RESET\_HANDLE\_STATE@{\_\_HAL\_UART\_RESET\_HANDLE\_STATE}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_RESET\_HANDLE\_STATE}{\_\_HAL\_UART\_RESET\_HANDLE\_STATE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baa9c7d889fce61ccc717228d099a61d113}{HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+RESET}})}



Reset UART handle state. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the UART Handle. This parameter can be UARTx where x\+: 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or UART peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t_ga869439269c26e8dee93d49b1c7e67448}\label{group___u_a_r_t_ga869439269c26e8dee93d49b1c7e67448}} 
\index{UART@{UART}!UART\_IT\_MASK@{UART\_IT\_MASK}}
\index{UART\_IT\_MASK@{UART\_IT\_MASK}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{UART\_IT\_MASK}{UART\_IT\_MASK}}
{\footnotesize\ttfamily \#define UART\+\_\+\+IT\+\_\+\+MASK~((uint32\+\_\+t)0x0000\+FFFF)}



Enables or disables the specified UART interrupt. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the UART Handle. This parameter can be UARTx where x\+: 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or UART peripheral. \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the UART interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item UART\+\_\+\+IT\+\_\+\+CTS\+: CTS change interrupt \item UART\+\_\+\+IT\+\_\+\+LBD\+: LIN Break detection interrupt \item UART\+\_\+\+IT\+\_\+\+TXE\+: Transmit Data Register empty interrupt \item UART\+\_\+\+IT\+\_\+\+TC\+: Transmission complete interrupt \item UART\+\_\+\+IT\+\_\+\+RXNE\+: Receive Data register not empty interrupt \item UART\+\_\+\+IT\+\_\+\+IDLE\+: Idle line detection interrupt \item UART\+\_\+\+IT\+\_\+\+PE\+: Parity Error interrupt \item UART\+\_\+\+IT\+\_\+\+ERR\+: Error interrupt(\+Frame error, noise error, overrun error) \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified UART interrupt. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


\doxysubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group___u_a_r_t_ga9c84f51c2a1319577e9262a9554a43f4}\label{group___u_a_r_t_ga9c84f51c2a1319577e9262a9554a43f4}} 
\index{UART@{UART}!HAL\_UART\_ErrorTypeDef@{HAL\_UART\_ErrorTypeDef}}
\index{HAL\_UART\_ErrorTypeDef@{HAL\_UART\_ErrorTypeDef}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{HAL\_UART\_ErrorTypeDef}{HAL\_UART\_ErrorTypeDef}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group___u_a_r_t_ga9c84f51c2a1319577e9262a9554a43f4}{HAL\+\_\+\+UART\+\_\+\+Error\+Type\+Def}}}



HAL UART Error Code structure definition ~\newline
 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_ERROR\_NONE@{HAL\_UART\_ERROR\_NONE}!UART@{UART}}\index{UART@{UART}!HAL\_UART\_ERROR\_NONE@{HAL\_UART\_ERROR\_NONE}}}\mbox{\Hypertarget{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4ae8fc450f442c38f1341efdf01547bc18}\label{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4ae8fc450f442c38f1341efdf01547bc18}} 
HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+NONE&No error ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_ERROR\_PE@{HAL\_UART\_ERROR\_PE}!UART@{UART}}\index{UART@{UART}!HAL\_UART\_ERROR\_PE@{HAL\_UART\_ERROR\_PE}}}\mbox{\Hypertarget{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4ae71cee41a15f1826d65a7656de6cd632}\label{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4ae71cee41a15f1826d65a7656de6cd632}} 
HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+PE&Parity error ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_ERROR\_NE@{HAL\_UART\_ERROR\_NE}!UART@{UART}}\index{UART@{UART}!HAL\_UART\_ERROR\_NE@{HAL\_UART\_ERROR\_NE}}}\mbox{\Hypertarget{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4af8e4eb46e6bab9851192832b24b7c28a}\label{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4af8e4eb46e6bab9851192832b24b7c28a}} 
HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+NE&Noise error ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_ERROR\_FE@{HAL\_UART\_ERROR\_FE}!UART@{UART}}\index{UART@{UART}!HAL\_UART\_ERROR\_FE@{HAL\_UART\_ERROR\_FE}}}\mbox{\Hypertarget{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4a7dec947090ad7e30a7c8d8aef283c49e}\label{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4a7dec947090ad7e30a7c8d8aef283c49e}} 
HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+FE&frame error ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_ERROR\_ORE@{HAL\_UART\_ERROR\_ORE}!UART@{UART}}\index{UART@{UART}!HAL\_UART\_ERROR\_ORE@{HAL\_UART\_ERROR\_ORE}}}\mbox{\Hypertarget{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4a6638bcad803890bde022fc33a6811f21}\label{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4a6638bcad803890bde022fc33a6811f21}} 
HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+ORE&Overrun error ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_ERROR\_DMA@{HAL\_UART\_ERROR\_DMA}!UART@{UART}}\index{UART@{UART}!HAL\_UART\_ERROR\_DMA@{HAL\_UART\_ERROR\_DMA}}}\mbox{\Hypertarget{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4a6ef3b8de21df24d9a526eb42ffaa8b4f}\label{group___u_a_r_t_gga9c84f51c2a1319577e9262a9554a43f4a6ef3b8de21df24d9a526eb42ffaa8b4f}} 
HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+DMA&DMA transfer error ~\newline
 \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group___u_a_r_t_gaf55d844a35379c204c90be5d1e8e50ba}\label{group___u_a_r_t_gaf55d844a35379c204c90be5d1e8e50ba}} 
\index{UART@{UART}!HAL\_UART\_StateTypeDef@{HAL\_UART\_StateTypeDef}}
\index{HAL\_UART\_StateTypeDef@{HAL\_UART\_StateTypeDef}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{HAL\_UART\_StateTypeDef}{HAL\_UART\_StateTypeDef}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group___u_a_r_t_gaf55d844a35379c204c90be5d1e8e50ba}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}}}



HAL UART State structures definition ~\newline
 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_STATE\_RESET@{HAL\_UART\_STATE\_RESET}!UART@{UART}}\index{UART@{UART}!HAL\_UART\_STATE\_RESET@{HAL\_UART\_STATE\_RESET}}}\mbox{\Hypertarget{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baa9c7d889fce61ccc717228d099a61d113}\label{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baa9c7d889fce61ccc717228d099a61d113}} 
HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+RESET&Peripheral is not yet Initialized ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_STATE\_READY@{HAL\_UART\_STATE\_READY}!UART@{UART}}\index{UART@{UART}!HAL\_UART\_STATE\_READY@{HAL\_UART\_STATE\_READY}}}\mbox{\Hypertarget{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baade763629c1bdb4f08e52ef79d6e0900e}\label{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baade763629c1bdb4f08e52ef79d6e0900e}} 
HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+READY&Peripheral Initialized and ready for use ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_STATE\_BUSY@{HAL\_UART\_STATE\_BUSY}!UART@{UART}}\index{UART@{UART}!HAL\_UART\_STATE\_BUSY@{HAL\_UART\_STATE\_BUSY}}}\mbox{\Hypertarget{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baad1eddce038ba828e8b4061a33a2d8801}\label{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baad1eddce038ba828e8b4061a33a2d8801}} 
HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+BUSY&an internal process is ongoing ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_STATE\_BUSY\_TX@{HAL\_UART\_STATE\_BUSY\_TX}!UART@{UART}}\index{UART@{UART}!HAL\_UART\_STATE\_BUSY\_TX@{HAL\_UART\_STATE\_BUSY\_TX}}}\mbox{\Hypertarget{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baadc97ca42e9b05a08cb98e6721e27e80c}\label{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baadc97ca42e9b05a08cb98e6721e27e80c}} 
HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX&Data Transmission process is ongoing ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_STATE\_BUSY\_RX@{HAL\_UART\_STATE\_BUSY\_RX}!UART@{UART}}\index{UART@{UART}!HAL\_UART\_STATE\_BUSY\_RX@{HAL\_UART\_STATE\_BUSY\_RX}}}\mbox{\Hypertarget{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baaf7929f7aebd6b450c25907904411680b}\label{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baaf7929f7aebd6b450c25907904411680b}} 
HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+RX&Data Reception process is ongoing ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_STATE\_BUSY\_TX\_RX@{HAL\_UART\_STATE\_BUSY\_TX\_RX}!UART@{UART}}\index{UART@{UART}!HAL\_UART\_STATE\_BUSY\_TX\_RX@{HAL\_UART\_STATE\_BUSY\_TX\_RX}}}\mbox{\Hypertarget{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baa2fdde93f9f55972b7133bf7c75dd2e8a}\label{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baa2fdde93f9f55972b7133bf7c75dd2e8a}} 
HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX\+\_\+\+RX&Data Transmission and Reception process is ongoing \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_STATE\_TIMEOUT@{HAL\_UART\_STATE\_TIMEOUT}!UART@{UART}}\index{UART@{UART}!HAL\_UART\_STATE\_TIMEOUT@{HAL\_UART\_STATE\_TIMEOUT}}}\mbox{\Hypertarget{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baa90891eeb767df19780e620a15bec807d}\label{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baa90891eeb767df19780e620a15bec807d}} 
HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+TIMEOUT&Timeout state ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_STATE\_ERROR@{HAL\_UART\_STATE\_ERROR}!UART@{UART}}\index{UART@{UART}!HAL\_UART\_STATE\_ERROR@{HAL\_UART\_STATE\_ERROR}}}\mbox{\Hypertarget{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baa5d50bfe0750db02c4fd03d778c8c318c}\label{group___u_a_r_t_ggaf55d844a35379c204c90be5d1e8e50baa5d50bfe0750db02c4fd03d778c8c318c}} 
HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+ERROR&Error ~\newline
 \\
\hline

\end{DoxyEnumFields}
