[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of OK3588-C, 8G ROM, 64G RAM, Industrial production of FORLINX EMBEDDED TECHNOLOGY CO. LTD from the text:FET3588-C&OK3588-C\nEmbeddedDevelopmentPlatform\nHardwareManual\nRev.1.2\nForlinxEmbeddedTechnologyCo.Ltd.www.forlix.net\nUser’sManual\nHardware_UM\nFET3588-C,OK3588-C\nwww.forlinx.net -1-\nSafetyInstructions&Maintenance\n-DONOTplug&unplugtheSoMandperipheralmoduleswithpower!\n-Readandfollowallthesafetyinstructionsandwarningsmarkedontheproducts.\n-Keeptheproductdry.Ifafaultoccurs(liquidpenetrationorsplashing),disconnectthepoweranddryit\nwell.\n-Maintainsufficientventilationtoavoidcomponentdamagecausedbyexcessiveheat.\n-DONOTstoreandusetheproductinadusty,dirtyenvironment.\n-DONOTusetheproductinaharshthermalalternatingenvironment.Failuretodothismayresultin\ncomponentdamage.\n-DONOTdroptheproductandexposeittoknockorsevershock.Failuretodothismayresultincircuits\nandcomponentsdamage.\n-DONOTuseorganicsolventsorcorrosiveliquidtocleantheproduct.\n-DONOTattempttorepairordisassembletheproduct.Ifafaultoccurs,pleaseconsultusintimeforrepair.\n-DONOTattempttomodifyoruseunauthorizedaccessories.Failuretodothismayresultintheproduct\ndamage,whichisnotcoveredunderwarranty.\n\nHardware_UM\nFET3588-C,OK3588-C\nwww.forlinx.net -2-\nTechnical&Custom-madeService\n1.TechnicalSupport:\n1.1Consultationontheavailabilityofsoftwareandhardwareresources;\n1.2Problemsencounteredduringthesoftwareandhardwaremanualsusage;\n1.3OEM,ODMafter-salestechnicalsupport;\n1.4Faultevaluationandafter-salesmaintenance.\n2.TechnicalServicetoBeDiscussed\n2.1Modificationofsourcecodeandunderstanding;\n2.2Operatingsystemportingmethods;\n2.3Hardwareandsoftwareproblemsinusers’ownmodificationsanddevelopment.\nNote:Althoughtheabovethreepointsdonotbelongtotechnicalsupportscope,ourcompanywilltryourbest\ntoprovideassistancetousers,pleaseunderstandifyourproblemisstillnotsolved.\n3.TechnicalSupportAccess:\n3.1IfhavinganyquestionsabouttheForlinxproducts,youcancontactyoursalesengineerwhowillassistyou\ntosolvethemandgiveyoufeedbackassoonaspossible.\n3.2Ifyoucannotreachourtechnicalperson,thenyoucansendanemailtoourpublicemailaddress\nsales@forlinx.com.\n4.InformationAccess:\nTheForlinxproduct-relatedtechnicalmaterialsareuploadedindropbox,andafterpurchasingtheproduct,our\nsalesengineerswillsendyoualinktodownloadthem.\n5.WorkingTime:\nMondaytoFriday:9:00am—11:30am,13:30pm—17:00pm;\nTheofficeisnotopenonpublicholiday.Pleasesendyourinquirytoyoursalesengineer,andwewillgiveyoua\nreplyonworkingdayassoonaspossible.\nHardware_UM\nFET3588-C,OK3588-C\nwww.forlinx.net -3-\nCopyrightNotice\nThecopyrightofthismanualbelongstoBaodingFolinxEmbeddedTechnologyCo.,Ltd.Withoutthewritten\npermissionofourcompany,noorganizationsorindividualshavetherighttocopy,distribute,orreproduceany\npartofthismanualinanyform,andviolatorswillbeheldlegallyresponsible.\nForlinxadherestocopyrightsofallgraphicsandtextsusedinallpublicationsinoriginalorlicense-freeforms.\nThedriversandutilitiesusedforthecomponentsaresubjecttothecopyrightsoftherespectivemanufacturers.\nThelicenseconditionsoftherespectivemanufactureraretobeadheredto.Relatedlicenseexpensesforthe\noperatingsystemandapplicationsshouldbecalculated/declaredseparatelybytherelatedpartyorits\nrepresentatives.\nHardware_UM\nFET3588-C,OK3588-C\nwww.forlinx.net -4-\nRevisionHistory\nDateVersionSoMVersionCarrierBoard\nVersionModificationRecords\n23/04/2023V1.2 V1.1V1.1andaboveAddingESDfeaturechapter\n27/03/2023V1.1 V1.1V1.1andaboveCorrectingSoMpinfunctiondescription\n01/12/2022V1.0 V1.1 V1.1 Initialversion\nHardware_UM\nFET3588-C,OK3588-C\nwww.forlinx.net -5-\nCatalogue\nSafetyInstructions&Maintenance---------------------------------------------------------------------------------------------1-\nTechnical&Custom-madeService---------------------------------------------------------------------------------------------2-\n1.TechnicalSupport-------------------------------------------------------------------------------------------------------2-\n2.TechnicalServicetoBeDiscussed------------------------------------------------------------------------------------2-\n3.TechnicalSupportAccess----------------------------------------------------------------------------------------------2-\n4.InformationAccess-----------------------------------------------------------------------------------------------------2-\n5.WorkingTime------------------------------------------------------------------------------------------------------------2-\nCopyrightNotice-----------------------------------------------------------------------------------------------------------------3-\nRevisionHistory------------------------------------------------------------------------------------------------------------------4-\nCatalogue--------------------------------------------------------------------------------------------------------------------------5-\nChapter1.RK3588Description-------------------------------------------------------------------------------------------------7-\nChapter2.FET3588-CDescription--------------------------------------------------------------------------------------------9-\n2.1SoMAppearanceDiagram--------------------------------------------------------------------------------------------9-\n2.2FET3588-CSoMDimensionDiagram----------------------------------------------------------------------------10-\n2.3SoMConfigurationResources-------------------------------------------------------------------------------------12-\n2.3.1SoMNamingRules------------------------------------------------------------------------------------------12-\n2.3.2PurchasingInformation-------------------------------------------------------------------------------------13-\n2.4PerformanceParameter----------------------------------------------------------------------------------------------13-\n2.4.1SystemFrequency--------------------------------------------------------------------------------------------13-\n2.4.2PowerParameter---------------------------------------------------------------------------------------------13-\n2.4.3WorkingEnvironment---------------------------------------------------------------------------------------13-\n2.4.4SoMInterfaceSpeed----------------------------------------------------------------------------------------14-\n2.4.5ESDFeatures-------------------------------------------------------------------------------------------------14-\n2.5SoMInterfaces--------------------------------------------------------------------------------------------------------14-\n2.6FET3588-CSoMPinDefinition-----------------------------------------------------------------------------------17-\n2.6.1FET3588-CSoMPinPrincipalDiagram----------------------------------------------------------------17-\n2.6.2FET3588-CSoMPinFunctionDescription--------------------------------------------------------------19-\n2.7SoMDesignDescription--------------------------------------------------------------------------------------------27-\nChapter3OK3588-CDevelopmentBoardDescription-------------------------------------------------------------------28-\n3.1OK3588-CDevelopmentBoardInterfaceDiagram------------------------------------------------------------28-\n3.2OK3588-CDevelopmentBoardDimensionDiagram----------------------------------------------------------29-\n3.4CarrierBoardInterfaceResources---------------------------------------------------------------------------------31-\n3.5OK3588-CCarrierBoardDescription----------------------------------------------------------------------------32-\n3.5.1CarrierBoardPower-----------------------------------------------------------------------------------------32-\n3.5.2ResetandOn/OffSignal------------------------------------------------------------------------------------33-\n3.5.3BootConfiguration------------------------------------------------------------------------------------------33-\n3.5.4SystemInitializationConfigurationSignal--------------------------------------------------------------35-\n3.5.5JTAGandUARTDebugCircuit---------------------------------------------------------------------------35-\n3.5.6IICExpandedforIO-----------------------------------------------------------------------------------------37-\n3.5.7SARADCInterface------------------------------------------------------------------------------------------37-\nHardware_UM\nFET3588-C,OK3588-C\nwww.forlinx.net -6-\n3.5.8FanInterface--------------------------------------------------------------------------------------------------37-\n3.5.9TFCard--------------------------------------------------------------------------------------------------------38-\n3.5.10RTCCircuit--------------------------------------------------------------------------------------------------38-\n3.5.11EthernetCircuit---------------------------------------------------------------------------------------------39-\n3.5.12RX485Interface--------------------------------------------------------------------------------------------41-\n3.5.13CANInterface-----------------------------------------------------------------------------------------------41-\n3.5.14Audio---------------------------------------------------------------------------------------------------------42-\n3.5.154G&5GInterface-------------------------------------------------------------------------------------------43-\n3.5.16USB2.0/USB3.0Circuit-----------------------------------------------------------------------------------43-\n3.5.17SATA3.0Circuit--------------------------------------------------------------------------------------------49-\n3.5.18PCIe2.0andPCIe3.0Circuits3---------------------------------------------------------------------------51-\n3.5.19VideoInputInterface---------------------------------------------------------------------------------------59-\n3.5.20VideoOutputInterface-------------------------------------------------------------------------------------68-\nAppendixI.OK3588-CDevelopmentBoardOverallAndroidUnitConsumptionDiagram------------------------78-\nAppendixII.MinimumSystemDiagram-----------------------------------------------------------------------------------79-\nAppendixⅢ.ConnectorSpecificationDiagram---------------------------------------------------------------------------84-\nHardware_UM\nFET3588-C,OK3588-C\nwww.forlinx.net -7-\nChapter1.RK3588Description\nTheRK3588isageneral-purposeSoCwithARMarchitecture,integratingquad-coreCortex-A76andquad-core\nCortex-A55CPUinatypicalsizecorearchitecture,andtheGPUisequippedwithG610MP4GPUtorun\ncomplexgraphicsprocessingsmoothly.Theembedded3DGPUmakestheRK3588fullycompatiblewith\nOpenGLES1.1,2.0,and3.2,OpenCLupto2.2,andVulkan1.2.Theunique2DhardwareenginewithMMUcan\nmaximizedisplayperformanceandprovidesmoothoperation.AndtheNPUwith6TOPscomputingpower\ncoveringvariousAIscenariosprovidespossibilitiesforcomplexlocalofflineAIcomputing,complexvideo\nstreaminganalysis,etc.Built-inavarietyofpowerfulembeddedhardwareengines,whichsupports8K@60fps\nH.265andVP9decoder,8K@30fpsH.264and4K@60fpsAV1decoder,8K@30fpsH.264andH.265encoders,\nhigh-qualityJPEGencoders/decoders,andspecializedimagepre-processors&post-processors.\nTheRK3588introducesanewgenerationoffullyhardware-basedmaximum48-megapixelISP,which\nimplementsmanycomputingacceleratorssuchasHDR,3A,LSC,3DNR,2DNR,sharpening,dehaze,fish-eye\ncorrection,gammacorrection,etc.,andiswidely-usedingraphicspost-processing.TheRK3588integratesanew\ngenerationNPUprocessorofRockchip,whichcansupportINT4/INT8/INT16/FP16mixedoperation;itspowerful\ncompatibilitymakesiteasytoconvertaseriesframeworknetworkmodelsbasedonTensorFlow/\nMXNet/PyTorch/Caffeetc.TheRK3588featureshigh-performance,4-channelexternalmemory\nconnectivity(LPDDR4/LPDDR4X/LPDDR5),whichcansupportharshmemorybandwidths.\nTargetApplications:\n\uf06cInformationReleaseTerminals\n\uf06cIntelligentCabin\n\uf06cSmartScreen\n\uf06cEdgeComputing\n\uf06cHigh-endIPC\n\uf06cSmartNVR\n\uf06cPremiumPad\n\uf06cARMPC\n……\nHardware_UM\nFET3588-C,OK3588-C\nwww.forlinx.net -8-\nRK3588BlockDiagram\n\nHardware_UM\nFET3588-C,OK3588-C\nwww.forlinx.net -9-\nChapter2.FET3588-CDescription\n2.1SoMAppearanceDiagram\nFront\nBack\nHardware_UM\nFET3588-C,OK3588-C\nwww.forlinx.net -10-\n2.2FET3588-CSoMDimensionDiagram\nTopLayerDimensionDiagram\nBottomLayerDimensionDiagram\nHardware_UM\nFET3588-C,OK3588-C\nwww.forlinx.net -11-\nStructuresize:68mm×50mm,dimensionaltolerance±0.15mm.\nPlatemakingprocess:1.6mmthickness,10-layerimmersiongoldPCB.\nConnector:Four0.4mmpitch,100-pinboard-to-boardconnectors.TheSoMconnectormodelisDF40C-100DP-\n0.4V(51),correspondingtothebottomboardconnectormodelisDF40C-100DS-0.4V(51),connectordimensions\nareshownintheAppendix.\nFourmountingholes(2.2mm)arereservedatthefourcornersoftheSoMtofacilitatetheinstallationoffixing\nscrewsandtoimprovethereliabilityoftheproductconnectionsothattheproductcanbeusedinvibration\nenvironments.\nUserscanrefertothedevelopmentboarddesignanduseM2,L=1.5mmpatchnutsonthecarrierboard.\nHardware_UM\nFET3588-C,OK3588-C\nwww.forlinx.net -12-\n2.3SoMConfigurationResources\n2.3.1SoMNamingRules\nA-B-C+DEFGHIJ:KL-M\nFieldsDescriptionTable(SoMfeaturescanbecheckedinthetable,e.g:CPU,Frequency,Temperaturelevel,\nVersion,etc.)\nFieldsFieldsDescriptionValue Description\nAProductionLine\nIdentificationFETFolinxEmbeddedSoM\n-Separator -Theseparator"-"isomittedbetweentheproductline\nidentificationandtheCPUname.\nBCPUType 3588RK3588\n-Segment\nIdentification- Parametersegmentsign\nCConnectionmethodC Board-to-boardconnector\n+Segment\nIdentification+ It’sfollowedbytheconfigurationparameter.\nDCPUFrequency24 2.4GHZ\nERAMCapacity\n(Unit:Byte)4G 4GB\n8G 8GB\nFSingleROMTypeSE eMMC\nGSingleROM\nCapacity\n(Unit:Byte)32G32GB\n64G64GB\nHRunning\nTemperature C 0to80°CCommercialgrade\nIConfigurationCodeA~ZIftheD~Hfieldvaluesarethesameforeachproduct,thenthis\nfieldhasthesamevalue.\nItisinascendingorderaccordingtotheconfigurationrelease\ntime.\nJPCBVersion 11 V1.1\n:Separator : Itisfollowedbythemanufacturer\'sinternalidentification.\nKChipType A~ZPleaserefertothechiptypesheet.\nLConnectorOrigin1 Importedconnector\n-Connector - Grademarkconnector\nMGrade\nIdentificationPC Prototypesample\nBlankMassproduction\nSCSpecial-purposeuse:Accordingtothecustomer\'sspecial\nrequirementsforspecialmodifications(accordingtoafunction\ntomodifyamaterial,etc.)\nHardware_UM\nFET3588-C,OK3588-C\nwww.forlinx.net -13-\n2.3.2PurchasingInformation\nNo. Specification CPUFrequencyRAMROMTemperature\nLevel\nC11FET3588-C+244GSE32GCC112.4GHZ 4G 8GCommercial\nD11FET3588-C+248GSE64GCD112.4GHZ 4G 8GCommercial\nItisanexampleofSoMspecificationsbutdoesnotincludeallpossiblespecifications.Gotothelatestproduct\nhardwaremanualforthelatestspecificationmodels.Pleasecontactuswithanyquestionsyoumighthave\nregardingthespecifications.(visitwww.forlinx.comorcontactaForlinxsalesrepresentative).\n2.4PerformanceParameter\n2.4.1SystemFrequency\nNameSpecification\nRemarksMinimum TypicalMaximum Unit\nSystemFrequencyArm®\nCortex®-A76- - 2400 MHz-\nSystemFrequencyArm®\nCortex®-A55- - 1800 MHz\nSystemFrequencyArm®\nCortex®-M0- - - - -\n2.4.2PowerParameter\nParameter PinNo.Specification\nDescriptionMinimumT\nTypicalMaximum Unit\nMainPower\nSupply\nVoltage12V 11.51212.5 V -\n2.4.3WorkingEnvironment\nParameterSpecification\nDescriptionMinimumTypicalMaximumUnit\nWorking\nTemperatureWorking\nEnvironment0 25 80 ℃\nCommercialLevelStorage\nEnvironment-40 25 +125 ℃\nHumidityWorking\nEnvironment10 - 90 ％RH\nNoCondensationStorage\nEnvironment5 - 95 ％RH\nHardware_UM\nFET3588-C,OK3588-C\nwww.forlinx.net -14-\n2.4.4SoMInterfaceSpeed\nParameterSpecification\nDescriptionMinimumTypicalMaximum Unit\nSerialPortCommunication\nSpeed- 1152004M bps-\nClockFrequncey - - 50 MHz-\nI2CCommunicationSpeed- 100400 Kbps-\nUSB3.0InterfaceSpeed - - 5 Gbps-\nUSB2.0InterfaceSpeed - - 480 Mbps-\nCANCommunicationSpeed- - 1 Mbps-\nPCIe2.1 - - 5 Gbps-\nPCIe3.0 - - 8 Gbps-\n2.4.5ESDFeatures\nParameterSpecificationUnitApplicationScopeMinimumMaximum\nESDHBM(ESDA/JEDECJS-001-2017)-2000 2000 VSignalsexportedfromSoM\nESDCDM(ESDA/JEDECJS-002-2018)-250 250 VSignalsexportedfromSoM\nNote：\n1.TheabovedataisprovidedbyRockchip.\n2.AsallthesignalsexportedfromSoMareelectrostaticsensitivesignals,theinterfacesshouldbewellprotected\nfromstaticelectricityinthecarrierboarddesignandtheSoMtransportation,assembling,anduse.\n2.5SoMInterfaces\nFunction Quantity Parameter\nMIPIDCPHY\n(DPHY/CPHY)*12·SupportDPHYorCPHY\n·Support4-channelMIPIDPHYV2.0,maximum4.5Gbpsperline;\n·Support3-channelMIPICPHYV1.1,maximum2.5Gspsperline;\nMIPICSIDPHY*14·Support2-channelMIPIDPHYV1.2,maximum2.5Gspsperline;\n·Everytwo2-channelDPHYcanbemergedintoa4-channelDPHYfora\nparalleldisplayinterface,maximumresolutionWUXGA(1920x1200@60fps\n165MHzpixelclock).\nDVP 1·Support8/10/12/16-bitstandardDVPinterface,maximumdata\ninput:150MHz;\n·SupportBT.601/BT.656andBT.1120VI;\nHDMIRX 1·Support3.4Gbps~6GbpsHDMI2.0；\n·Support250Mbps~3.4GbpsHDMI1.4b；\n·SupportHDCP2.3andHDCP1.4；\nHDMI/eDPTX≤2·SupporttwoHDMI/eDPTXcombinationinterfaces(HDMIandeDPcannot\nworktogether),eachsupportsx1,x2,andx4configurations;\n·HDMIsupports7680x4320@60Hzresolution,3,6,8,10,12Gbps\nbandwidthandHDCP2.3;\n·eDPsupports4K@60Hzresolution,1.62Gbps,2.7Gbps,5.4Gbpsbandwidth\nandHDCP1.3;\nDPTX 2·Support2-wayDPTX1.4ainterface,USB3.1Gen1,and1/2/4channels;\n·Maximumresolution:7680x4320@30Hz\nHardware_UM\nFET3588-C,OK3588-C\nwww.forlinx.net -15-\nMIPIDSI 2·Support2MIPIDPHY2.0orCPHY1.1,maximumresolution:4K@60Hz；\n·Support2MIPIDPHY2.0orCPHY1.1,maximumresolution:4K@60Hz；\n·SupportDPAltmodeunderUSBType-C;\n·SupportHDCP2.3andHDCP1.3;\nBT.1120Output1·SupportRGB(Maximum8bit),maximumdatarate:150MHz；\n·Maximumresolution:1920x1080@60Hz；\nI2S ≤4·Sending&Receivingclockupto50MHz；\n·SupportTDM,Inter-ICSound（I2C)andothersimilarformats;\n·Supportdigitalaudiointerfacetransmission(SPDIF,IEC60958-1andAES-3)\n·Supportaudioreferenceclockoutput;\nSPDIF 2·Support2x16bitaudiodatastorage;\n·Supportdual-phasestereooutput;\nPDM 2·Upto8channels,audioresolutionfrom16~24bits,samplingrateupto\n192KHz\n·SupportPDMmasterreceivemode;\nDSMPWM 1·ConvertaudioPCMdataintodirectbitstreamdigitalcodingtooutput1-bit\nsignaldatastream,andtheoutputdigitalsignalisfilteredtoobtainanaudio\nsignal.\nEthernet 2·2-wayGMAC,withRGMII/RMIIexportinginterfaces;\n·Support10/100/1000Mbpsdatatransmissionrate;\nUSB3.1Gen1*23·USB3.1Gen1,upto5Gbpsdatarate;\n·Support2xUSB3.1OTG,multiplexedwithDPTX(USB3OTG_0and\nUSB3OTG_1),USB3OTG_0&USB3OTG_1,supportUSBType-CandDP\nAlt；\n·1xUSB3.1Host,multiplexedwithPIPEPHY2(USB3OTG_2);\nUSB2.0Host2 ·Support2xUSB2.0Host;\nPCIe2.0*2≤3 ·Supportfor1laneperPCIe2.1interface,upto5Gbpsdatarates;\nPCIe3.0*2≤4·SupportRC&EP,maximumdatarate8Gps;\n·Support4combinationmethods:1x4、2x2、4x1、1x2+2x1；\nSDMMC 1IntegrationofoneSDMMCcontrollerandoneSDIOcontroller,both\nsupportingSDIO3.0protocol,andMMCV4.51protocol;SDIO 1\nSPI ≤5·Eachcontrollersupports2xchipselection;\n·Supportserialmaster&serialslavemode,withconfigurablesoftware;\nI2C ≤9·Support7bitand10bitaddressmode;\n·Standardmodedatatransmissionrateupto100kbits/s,fastmodeupto400k\nbits/s;\nUART ≤10·2xbuilt-in64bitFIFOusedseparatelyforTX&RX;\n·Support5-bit,6-bit,7-bit,and8-bitserialdatasendingandreceiving,witha\nbaudrateupto4Mbps\n·10xUARTallsupportAutoFlowControl;\nCAN ≤3·Support3xCAN2.0B;\n·SupportCANstandardandextendedframesending&receiving;\nSATA*2≤3·with3SATA3.0controllers,PCIeandUSB3_HOST2controller\nmultiplexingPIPEPHY0/1/2;\n·SupporteSATA,upto6Gbpsdatarate;\nPWM ≤16·Supportupto16on-chipPWMswithinterrupt-basedoperationandcapture\nmode;\nADC ≤8·Support8x12bitsingle-endedinputSAR-ADCwithsamplingrateupto\n1MS/s;\nHardware_UM\nFET3588-C,OK3588-C\nwww.forlinx.net -16-\nNote:TheinterfacenumberlistedinthetableisthehardwaredesignorCPUtheoreticalmaximumquantity,and\nmostofthefunctionpinsaremultiplexed.PleaserefertothePinMuxtableforeasyconfiguration;\n*Part1SupportedMIPIcameracombination\n2MIPIDCPHY+4x2lanesMIPICSIDPHY\n2MIPIDCPHY+1x4lanesMIPICSIDPHY\n2MIPIDCPHY+2x4lanesMIPICSIDPHY\n*Part2USB3.1,PCIe2.0andSATA3.0aremultiplexed,pleaserefertothefollowingcarrierboarddesign\nchaptersformoreinformation.\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -17-\n2.6FET3588-CSoMPinDefinition\n2.6.1FET3588-CSoMPinPrincipalDiagram\nHDMI0_TX2N_PORT/eDP0_TX_D2N\nGPIO4_B4SARADC_VIN6\nHDMI1_TX2N_PORT/eDP1_TX_D2NSDMMC_D0\nHDMI0_TX3N_PORT/eDP0_TX_D3N\nTYPEC1_SSTX2NGPIO4_B3SDMMC_D3/JTAG_TMS_M0\nHDMI0_TX1N_PORT/eDP0_TX_D1N\nTYPEC1_USB20_OTG_IDHDMI0_TX2P_PORT/eDP0_TX_D2PSARADC_VIN7\nHDMI1_TX2P_PORT/eDP1_TX_D2PGPIO4_B7HDMI0_TX3P_PORT/eDP0_TX_D3P\nUSB20_HOST0_DMHDMI0_TX1P_PORT/eDP0_TX_D1P\nGNDTYPEC1_SSTX1NGPIO4_A7HDMI1_TX_SBDN/eDP1_TX_AUXN\nGNDHDMI0_TX_SBDN/eDP0_TX_AUXN\nGPIO4_A2SARADC_VIN2\nGPIO4_A1HDMI1_TX_SBDP/eDP1_TX_AUXPGPIO4_B1\nGPIO4_A0TYPEC1_SSRX1PP1\nConnecter_100pin_0.4MM11\n22\n33\n44\n55\n66\n77\n88\n99\n1010\n1111\n1212\n1313\n1414\n1515\n1616\n1717\n1818\n1919\n2020\n2121\n2222\n2323\n2424\n2525\n2626\n2727\n2828\n2929\n3030\n3131\n3232\n3333\n3434\n3535\n3636\n3737\n3838\n3939\n4040\n4141\n4242\n4343\n4444\n4545\n4646\n4747\n4848\n4949\n5050\n5151\n5252\n5353\n5454\n5555\n5656\n5757\n5858\n5959\n6060\n6161\n6262\n6363\n6464\n6565\n6666\n6767\n6868\n6969\n7070\n7171\n7272\n7373\n7474\n7575\n7676\n7777\n7878\n7979\n8080\n8181\n8282\n8383\n8484\n8585\n8686\n8787\n8888\n8989\n9090\n9191\n9292\n9393\n9494\n9595\n9696\n9797\n9898\n9999\n100100GPIO4_B6\nHDMI1_TX3N_PORT/eDP1_TX_D3N GPIO4_B2HDMI_RX_D1N\nGPIO4_C0\nUSB20_HOST0_DPHDMI1_TX3P_PORT/eDP1_TX_D3PHDMI_RX_CLKP\nHDMI_RX_D1P\nGPIO4_A5\nTYPEC1_SSRX1NHDMI_RX_D0NSDMMC_D1\nHDMI1_TX0N_PORT/eDP1_TX_D0NHDMI_RX_D2N\nBOOT_SARADC_IN0\nSARADC_VIN3\nGPIO4_A6\nUSB20_HOST1_DPHDMI_RX_D0P\nGPIO4_A4SARADC_VIN1\nHDMI1_TX0P_PORT/eDP1_TX_D0P\nTYPEC1_USB20_VBUSDETHDMI_RX_D2P\nSARADC_VIN4\nTYPEC1_SSRX2NGPIO4_A3HDMI_RX_CLKN\nUSB20_HOST1_DMSDMMC_D2/JTAG_TCK_M0\nHDMI1_TX1N_PORT/eDP1_TX_D1NSARADC_VIN5\nTYPEC1_SSRX2PGPIO4_B0SDMMC_CLK/MCU_JTAG_TMS_M0\nHDMI0_TX0N_PORT/eDP0_TX_D0N\nTYPEC1_SSTX1PGPIO4_C1\nHDMI1_TX1P_PORT/eDP1_TX_D1PSDMMC_CMD/MCU_JTAG_TCK_M0\nTYPEC1_SSTX2PGPIO4_B5HDMI0_TX_SBDP/eDP0_TX_AUXP\nHDMI0_TX0P_PORT/eDP0_TX_D0P\nPCIE30_PORT0_RX0PGPIO0_C4\nGPIO1_C1\nGPIO1_C7PCIE30_PORT0_TX1NPCIE30_PORT1_REFCLKP_IN\nGPIO1_A1GPIO1_C4\nPCIE20_2_RXN/SATA30_2_RXNPCIE20_0_REFCLKNGPIO0_C5\nGPIO1_D6PCIE30_PORT0_TX1P\nGNDGPIO1_B0GPIO1_C2\nPCIE20_0_REFCLKPGPIO0_B5\nPCIE30_PORT0_TX0N\nGPIO1_A2GPIO1_D2\nPCIE20_0_TXN/SATA30_0_TXN\nRESET_LGPIO0_B6 PCIE30_PORT1_TX3N\nPCIE30_PORT0_TX0P\nGPIO1_A3\nPCIE20_0_TXP/SATA30_0_TXPGPIO0_B7\nGPIO1_A6GPIO1_A7GPIO1_B1\nGPIO1_C6\nPCIE20_1_REFCLKNGPIO1_B4GPIO0_C6P2\nConnecter_100pin_0.4MM11\n22\n33\n44\n55\n66\n77\n88\n99\n1010\n1111\n1212\n1313\n1414\n1515\n1616\n1717\n1818\n1919\n2020\n2121\n2222\n2323\n2424\n2525\n2626\n2727\n2828\n2929\n3030\n3131\n3232\n3333\n3434\n3535\n3636\n3737\n3838\n3939\n4040\n4141\n4242\n4343\n4444\n4545\n4646\n4747\n4848\n4949\n5050\n5151\n5252\n5353\n5454\n5555\n5656\n5757\n5858\n5959\n6060\n6161\n6262\n6363\n6464\n6565\n6666\n6767\n6868\n6969\n7070\n7171\n7272\n7373\n7474\n7575\n7676\n7777\n7878\n7979\n8080\n8181\n8282\n8383\n8484\n8585\n8686\n8787\n8888\n8989\n9090\n9191\n9292\n9393\n9494\n9595\n9696\n9797\n9898\n9999\n100100PCIE30_PORT1_TX2P\nPCIE30_PORT1_RX2N\nPCIE30_PORT0_REFCLKN_IN\nPCIE20_0_RXN/SATA30_0_RXNGPIO1_C5\nPCIE20_2_REFCLKPPCIE20_1_REFCLKPPCIE30_PORT1_TX3P\nGNDPCIE30_PORT1_RX2P\nPCIE30_PORT0_REFCLKP_IN\nPCIE20_0_RXP/SATA30_0_RXPGPIO1_C3\nPCIE20_2_REFCLKNPCIE20_1_RXN/SATA30_1_RXNPCIE30_PORT1_TX2N\nPCIE30_PORT0_RX1NGPIO1_B2PCIE30_PORT1_RX3N\nGPIO1_B3GPIO1_B6\nGPIO1_A4GPIO1_C0\nGPIO1_D5\nPCIE20_2_TXP/SATA30_2_TXPPCIE20_1_RXP/SATA30_1_RXPPCIE30_PORT1_REFCLKN_IN\nPCIE30_PORT0_RX1PGPIO1_D0\nGPIO1_B7PCIE30_PORT1_RX3PGPIO1_D7\nGPIO1_A0GPIO1_D4\nPCIE20_2_TXN/SATA30_2_TXNPCIE20_1_TXN/SATA30_1_TXNPCIE30_PORT0_RX0NGPIO0_C0\nGPIO1_D1GPIO1_B5\nGPIO1_A5GPIO1_D3\nPCIE20_2_RXP/SATA30_2_RXPPCIE20_1_TXP/SATA30_1_TXP\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -18-\nTYPEC0_SBU1\nMIPI_DPHY1_RX_D0N\nC402\n22uF\nC0805X5R\n25V1 2GPIO0_B0MIPI_DPHY1_TX_D2P\nMIPI_DPHY0_TX_D0NTYPEC1_OTG_DP\nTYPEC0_SSTX1P\nTYPEC0_SBU2TYPEC0_SSRX2N\nGPIO0_B3MIPI_DPHY1_TX_D1N\nMIPI_DPHY0_TX_D0PTYPEC0_SSTX1N\nPWRON_LTYPEC0_SSRX2P\nVCC12V_DCINMIPI_DPHY1_TX_D1P\nMIPI_DPHY0_TX_D1NTYPEC0_USB20_OTG_ID\nTYPEC0_SSTX2P\nMIPI_DPHY0_TX_D2NMIPI_DPHY0_TX_D1PTYPEC0_USB20_VBUSDET\nR125\n10K\nR0402\n5%1 2\nGNDTYPEC0_SSTX2N\nMIPI_DPHY0_TX_D2PMIPI_DPHY0_TX_CLKN\nVCC12V_DCINP3\nConnecter_100pin_0.4MM11\n22\n33\n44\n55\n66\n77\n88\n99\n1010\n1111\n1212\n1313\n1414\n1515\n1616\n1717\n1818\n1919\n2020\n2121\n2222\n2323\n2424\n2525\n2626\n2727\n2828\n2929\n3030\n3131\n3232\n3333\n3434\n3535\n3636\n3737\n3838\n3939\n4040\n4141\n4242\n4343\n4444\n4545\n4646\n4747\n4848\n4949\n5050\n5151\n5252\n5353\n5454\n5555\n5656\n5757\n5858\n5959\n6060\n6161\n6262\n6363\n6464\n6565\n6666\n6767\n6868\n6969\n7070\n7171\n7272\n7373\n7474\n7575\n7676\n7777\n7878\n7979\n8080\n8181\n8282\n8383\n8484\n8585\n8686\n8787\n8888\n8989\n9090\n9191\n9292\n9393\n9494\n9595\n9696\n9797\n9898\n9999\n100100MIPI_DPHY1_RX_D0P\nMIPI_DPHY0_TX_D3NMIPI_DPHY0_TX_CLKPTYPEC1_SBU1\nMIPI_DPHY1_RX_D1P\nGNDMIPI_DPHY1_RX_D1N\nMIPI_DPHY1_RX_CLKP\nMIPI_DPHY0_TX_D3PMIPI_DPHY1_RX_CLKN\nMIPI_DPHY1_RX_D2PTYPEC1_SBU2\nMIPI_DPHY1_RX_D2N\nMIPI_DPHY1_RX_D3P\nMIPI_DPHY1_RX_D3N\nMIPI_DPHY0_RX_D0NMIPI_DPHY0_RX_D0P\nMIPI_DPHY0_RX_D1P\nMIPI_DPHY0_RX_D1N\nMIPI_DPHY0_RX_CLKPMIPI_DPHY1_TX_CLKN\nVCC_3V3_S3MIPI_DPHY0_RX_CLKN\nMIPI_DPHY0_RX_D2PMIPI_DPHY1_TX_D0N\nMIPI_DPHY0_RX_D2N\nMIPI_DPHY0_RX_D3PTYPEC0_OTG_DM\nMIPI_DPHY0_RX_D3NMIPI_DPHY1_TX_CLKP\nMIPI_DPHY1_TX_D3N\nC403\n22uF\nC0805X5R\n25V1 2MIPI_DPHY1_TX_D0PTYPEC0_SSRX1N\nTYPEC0_OTG_DP\nGPIO0_A4MIPI_DPHY1_TX_D2N\nMIPI_DPHY1_TX_D3PTYPEC1_OTG_DM\nTYPEC0_SSRX1P\nGMAC0_MDIOGPIO3_C7\nGMAC1_TXD3\nGMAC1_RXDV_CRSGPIO3_B7\nGPIO3_D1\nGMAC0_MDCGPIO3_D0\nETH1_REFCLKO_25M\nGMAC1_TXD2\nGMAC1_RXCLKGMAC0_RXD2GMAC0_RXD3GPIO3_D3\nGPIO3_C6GMAC0_TXD2GMAC0_TXD3\nGMAC1_MCLKINOUT\nGMAC1_TXD1GMAC0_TXEN\nGPIO3_D2\nGNDGPIO3_B2\nGMAC1_TXD0GPIO0_D3\nGMAC0_TXCLK\nGMAC0_RXDV_CRS\nGMAC1_TXENGMAC0_RXD1GPIO3_D4GMAC0_TXD1\nGMAC0_RXCLK\nGPIO2_C4GMAC1_TXCLKGMAC0_RXD0GPIO3_D5\nGNDGPIO0_C7\nGMAC0_TXD0P4\nConnecter_100pin_0.4MM11\n22\n33\n44\n55\n66\n77\n88\n99\n1010\n1111\n1212\n1313\n1414\n1515\n1616\n1717\n1818\n1919\n2020\n2121\n2222\n2323\n2424\n2525\n2626\n2727\n2828\n2929\n3030\n3131\n3232\n3333\n3434\n3535\n3636\n3737\n3838\n3939\n4040\n4141\n4242\n4343\n4444\n4545\n4646\n4747\n4848\n4949\n5050\n5151\n5252\n5353\n5454\n5555\n5656\n5757\n5858\n5959\n6060\n6161\n6262\n6363\n6464\n6565\n6666\n6767\n6868\n6969\n7070\n7171\n7272\n7373\n7474\n7575\n7676\n7777\n7878\n7979\n8080\n8181\n8282\n8383\n8484\n8585\n8686\n8787\n8888\n8989\n9090\n9191\n9292\n9393\n9494\n9595\n9696\n9797\n9898\n9999\n100100GPIO2_C5GMAC1_RXD3GMAC1_MDCGMAC1_MDIOGPIO0_D0 GPIO3_C1GPIO3_C0\nETH0_REFCLKO_25MGMAC1_RXD2GPIO2_B4\nMIPI_CSI1_RX_D0PMIPI_CSI0_RX_D0P MIPI_CSI1_RX_D0N\nMIPI_CSI1_RX_D1PGPIO4_C6\nMIPI_CSI0_RX_D0N\nMIPI_CSI0_RX_D1PGPIO3_C5\nGMAC1_RXD1\nMIPI_CSI1_RX_D1N\nMIPI_CSI1_RX_CLK0PMIPI_CSI0_RX_D1N\nMIPI_CSI0_RX_CLK0P MIPI_CSI1_RX_CLK0N\nMIPI_CSI1_RX_D2PMIPI_CSI0_RX_CLK0N\nMIPI_CSI0_RX_D2PGPIO2_B5\nMIPI_CSI1_RX_D2N\nMIPI_CSI1_RX_D3PMIPI_CSI0_RX_D2N\nMIPI_CSI0_RX_D3PGMAC0_MCLKINOUT\nMIPI_CSI1_RX_D3N\nMIPI_CSI1_RX_CLK1PMIPI_CSI0_RX_D3N\nMIPI_CSI0_RX_CLK1PGPIO3_C4\nGMAC1_RXD0\nMIPI_CSI1_RX_CLK1N\nMIPI_CSI0_RX_CLK1N\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -19-\n2.6.2FET3588-CSoMPinFunctionDescription\nNote1:\nNum——SoMconnectorpinno.:\nBall——CPUpinballno.\nGPIO——CPUpingeneralI/Oportserialnumber\nVol——Pinsignalelectricallevel\nNote2:\nSignalName——SoMconnectornetworkname,thetoprightcornersubscripts’meaningareasfollows:\nNo. Description\n[1]Pinscanbeconfiguredforinterruptuse.\n[2]Defaultpinlevelis1.8V.\n[3]PinsareCPUboot-relatedpins,whichare\nnotrecommendedforIO.\n[4]Special-purposepinsandcannotbeusedas\nIO.\nPinDescription——SoMPinSignalDescriptions\nDefaultFunction——Pleasedon’tmakeanymodificationsforallSoMpinfunctionsregulatedinthe“default\nfunctions”ofthefollowingtable,otherwise,itmayhaveconflictswiththefactorydriver.Pleasecontactuswith\nanyquestionsintime.\nNote3:Pinsmarkedwith“Don’tuseforthecarrierboard”inthe“Defaultfunctions”areforSoM,whichcan\nnotbeusedforcarrierboarddesign.\nDiagram1LEFT_UP（P1）ConnectorInterface(Odd)PinDefinition\nNUM BALL SignalName GPIO VOL PinDescription DefaultFunction\n1 - GND - - Ground GND\n3 AD1SDMMC_D1 GPIO4_D1_u3.3VSD/MMCInterfacedatasignal1SDMMC_D1\n5 AD2SDMMC_D0 GPIO4_D0_u3.3VSD/MMCInterfacedatasignal0SDMMC_D0\n7AE1SDMMC_CLK/MCU_JTAG_TMS_M\n0GPIO4_D5_d3.3VSD/MMCInterfaceclocksignalSDMMC_CLK\n9AE2SDMMC_CMD/MCU_JTAG_TCK_\nM0GPIO4_D4_u3.3VSD/MMCInterfaceordersignalSDMMC_CMD\n11AF1SDMMC_D3/JTAG_TMS_M0 GPIO4_D3_u3.3VSD/MMCInterfacedatasignal3SDMMC_D3\n13AF2SDMMC_D2/JTAG_TCK_M0 GPIO4_D2_u3.3VSD/MMCInterfacedatasignal2SDMMC_D2\n15- GND - - Ground GND\n17AG1HDMI0_TX_SBDN/EDP0_TX_AUX\nN- -HDMISBDSignal-HDM0_TX0_SBD_N\n19AG2HDMI0_TX_SBDP/EDP0_TX_AUX\nP- -HDMISBDSignal+HDM0_TX0_SBD_P\n21- GND - - Ground GND\n23AH2HDMI0_TX3N_PORT/EDP0_TX_D3\nN- -HDMIDifferentialsignal3-HDMI_TX0_D3_N\n25AH3HDMI0_TX3P_PORT/EDP0_TX_D3\nP- -HDMIDifferentialsignal3+HDMI_TX0_D3_P\n27- GND - - Ground GND\n29AJ1HDMI0_TX0N_PORT/EDP0_TX_D0\nN- -HDMIDifferentialsignal0-HDMI_TX0_D0_N\n31AJ2HDMI0_TX0P_PORT/EDP0_TX_D0\nP- -HDMIDifferentialsignal0+HDMI_TX0_D0_P\n33- GND - - Ground GND\n35AK2HDMI0_TX1N_PORT/EDP0_TX_D1\nN- -HDMIDifferentialsignal1-HDMI_TX0_D1_N\n37AK3HDMI0_TX1P_PORT/EDP0_TX_D1\nP-HDMIDifferentialsignal1+HDMI_TX0_D1_P\n39- GND - - Ground GND\n41AL1HDMI0_TX2N_PORT/EDP0_TX_D2\nN- -HDMIDifferentialsignal2-HDMI_TX0_D2_N\n43AL2HDMI0_TX2P_PORT/EDP0_TX_D2- - HDMIDifferentialsignal2+HDMI_TX0_D2_P\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -20-\nP\n45- GND - - Ground GND\n47AP2HDMI1_TX_SBDN/EDP1_TX_AUX\nN- -eDPAuxiliarydata-EDP_TX1_AUX_N\n49AN2HDMI1_TX_SBDP/EDP1_TX_AUX\nP- -eDPAuxiliarydata+EDP_TX1_AUX_P\n51- GND - - Ground GND\n53AN3HDMI1_TX3N_PORT/EDP1_TX_D3\nN- -eDPDifferentialsignal3-EDP_TX1_D3_N\n55AM3HDMI1_TX3P_PORT/EDP1_TX_D3\nP- -eDPDifferentialsignal3+EDP_TX1_D3_P\n57- GND - - Ground GND\n59AP4HDMI1_TX0N_PORT/EDP1_TX_D0\nN- -eDPDifferentialsignal0-EDP_TX1_D0_N\n61AN4HDMI1_TX0P_PORT/EDP1_TX_D0\nP- -eDPDifferentialsignal0+EDP_TX1_D0_P\n63- GND - - Ground GND\n65AN5HDMI1_TX1N_PORT/EDP1_TX_D1\nN- -eDPDifferentialsignal1-EDP_TX1_D1_N\n67AM5HDMI1_TX1P_PORT/EDP1_TX_D1\nP- -eDPDifferentialsignal1+EDP_TX1_D1_P\n69- GND - - Ground GND\n71AP6HDMI1_TX2N_PORT/EDP1_TX_D2\nN- -eDPDifferentialsignal2-EDP_TX1_D2_N\n73AN6HDMI1_TX2P_PORT/EDP1_TX_D2\nP- -eDPDifferentialsignal2+EDP_TX1_D2_P\n75- GND - - Ground GND\n77AP8\nTYPEC1_SSRX1N- - TYPEC1Receivingdifferential\nsignals1- TYPEC1_SSRX1_N\n79AN8\nTYPEC1_SSRX1P- - TYPEC1Receivingdifferential\nsignals1+ TYPEC1_SSRX1_P\n81- GND - - Ground GND\n83AP9\nTYPEC1_SSTX1P- - TYPEC1Sendingdifferential\nsignals1+ TYPEC1_SSTX1_P\n85AN9\nTYPEC1_SSTX1N- - TYPEC1Sendingdifferential\nsignals1- TYPEC1_SSTX1_N\n87- GND - - Ground GND\n89AP10\nTYPEC1_SSRX2N- - TYPEC1Receivingdifferential\nsignals2- TYPEC1_SSRX2_N\n91AN10\nTYPEC1_SSRX2P- - TYPEC1Receivingdifferential\nsignals2+ TYPEC1_SSRX2_P\n93- GND - - Ground GND\n95AP11\nTYPEC1_SSTX2P- - TYPEC1Sendingdifferential\nsignals2+ TYPEC1_SSTX2_P\n97AN11\nTYPEC1_SSTX2N- - TYPEC1Sendingdifferential\nsignals2- TYPEC1_SSTX2_N\n99- GND - - Ground GND\nDiagram2LEFT_UP（P1）ConnectorInterface(Even)PinDefinition\nNUM BALL SignalName GPIO VOL PinDescription DefaultFunction\n2 - GND - - Ground GND\n4AF5\nHDMI_RX_CLKN- - HDMIDifferentialClock\nSignals- HDMI_RX_CLK_N\n6AF6\nHDMI_RX_CLKP- - HDMIDifferentialClock\nSignals+ HDMI_RX_CLK_P\n8 - GND - - Ground GND\n10AG4\nHDMI_RX_D0N- - HDMIReceivingdifferential\nsignals0- HDMI_RX_D0_N\n12AG5\nHDMI_RX_D0P- - HDMIReceivingdifferential\nsignals0+ HDMI_RX_D0_P\n14- GND - - Ground GND\n16AH5\nHDMI_RX_D1N- - HDMIReceivingdifferential\nsignals1- HDMI_RX_D1_N\n18AH6\nHDMI_RX_D1P- - HDMIReceivingdifferential\nsignals1+ HDMI_RX_D1_P\n20- GND - - Ground GND\n22AJ4\nHDMI_RX_D2N- - HDMIReceivingdifferential\nsignals2- HDMI_RX_D2_N\n24AJ5\nHDMI_RX_D2P- - HDMIReceivingdifferential\nsignals2+ HDMI_RX_D2_P\n26- GND - - Ground GND\n28AM16BOOT_SARADC_IN0 - 1.8VBootconfigurationinput BOOT_SARADC_IN0\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -21-\n30AL16SARADC_VIN1 - 1.8VGeneralADC1SARADC_VIN1_KEY/RECOVE\nRY\n32AK16SARADC_VIN2 - 1.8VGeneralADC2 SARADC_VIN2\n34AN17SARADC_VIN3 - 1.8VGeneralADC3 SARADC_VIN3_HP_HOOK\n36AM17SARADC_VIN4 - 1.8VGeneralADC4 SARADC_VIN4\n38AK15SARADC_VIN5 - 1.8VGeneralADC5 SARADC_VIN5\n40AL17SARADC_VIN6 - 1.8VGeneralADC6 SARADC_VIN6\n42AK17SARADC_VIN7 - 1.8VGeneralGeneralADC7 SARADC_VIN7\n44- GND - - Ground GND\n46AL24GPIO4_B1 GPIO4_B1_u3.3VHDMI0_TXOpensignal HDMI0_TX_ON_H\n48AK26GPIO4_B0 GPIO4_B0_d3.3VTYPEC0_SBU2Signal TYPEC0_SBU2_DC\n50AJ27GPIO4_B6 GPIO4_B6_d3.3VPCIE30X4Hot-plugdetectionPCIE30X4_PERSTn_M1_L\n52AK24GPIO4_C1 GPIO4_C1_d3.3VHDMICECSignal HDMITX0_CEC_M0\n54AK25GPIO4_B2 GPIO4_B2_u3.3VCAN1Datareceiving CAN1_RX_M1\n56AJ26\nGPIO4_B5GPIO4_B5_d3.3VPCIE30X4Linkinsertion\ndetection PCIE30X4_WAKEn_M1_L\n58AJ25GPIO4_C0 GPIO4_C0_u3.3VHDMISerialdata HDMITX0_SDA_M0\n60AL26GPIO4_B4 GPIO4_B4_u3.3VPCIE30X4_CLKREQnSignalPCIE30X4_CLKREQn_M1_L\n62- GND - - Ground GND\n64AK27GPIO4_A5 GPIO4_A5_d3.3VPCIEx1Hot-plugdetection PCIEx1_0_PERSTn_M1_L\n66AM25GPIO4_B3 GPIO4_B3_u3.3VCAN1Datasending CAN1_TX_M1\n68AJ28GPIO4_B7 GPIO4_B7_u3.3VHDMISerialclock HDMITX0_SCL_M0\n70AL27GPIO4_A6 GPIO4_A6_d3.3VI2C5Clock I2C5_SCL_M2\n72AM27GPIO4_A7 GPIO4_A7_d3.3VI2C5Data I2C5_SDA_M2\n74AL28GPIO4_A4 GPIO4_A4_d3.3VPCIEx1LinkinsertiondetectionPCIEx1_0_WAKEn_M1_L\n76AM29GPIO4_A2 GPIO4_A2_d3.3V TYPEC1_SBU2Signal TYPEC1_SBU2_DC\n78AL29GPIO4_A3 GPIO4_A3_d3.3VPCIEx1_0_CLKREQnSignalPCIEx1_0_CLKREQn_M1_L\n80AL30GPIO4_A1 GPIO4_A1_d3.3VTYPEC1_SBU1Signal TYPEC1_SBU1_DC\n82AK30GPIO4_A0 GPIO4_A0_d3.3VTYPEC0_SBU1Signal TYPEC0_SBU1_DC\n84- GND - - Ground GND\n86AK6USB20_HOST0_DP - - USB20_HOST0Data+ USB20_HOST0_D_P\n88AL6USB20_HOST0_DM - - USB20_HOST0Data- USB20_HOST0_D_N\n90- GND - - Ground GND\n92AL7USB20_HOST1_DP - - USB20_HOST1Data+ USB20_HOST1_D_P\n94AM7USB20_HOST1_DM - - USB20_HOST1Data- USB20_HOST1_D_N\n96- GND - - Ground GND\n98AK8TYPEC1_USB20_OTG_ID- - x\n100AL8TYPEC1_USB20_VBUSDE\nT- - TYPEC1_USB20_Insertion\ndetection TYPEC1_USB20_VBUSDET\nDiagram3Right_UP（P2）ConnectorInterface(Odd)PinDefinition\nNUM BALL SignalName GPIO VOL Description DefaultFunction\n1 T31GPIO0_C0 GPIO0_C0_d 3.3VI2C2Data I2C2_SDA_M0\n3 R30GPIO0_C4 GPIO0_C4_d 3.3VPWM2 PWM2_M0\n5 P30GPIO0_C5 GPIO0_C5_u 3.3VPWM4 PWM4_M0\n7 P29GPIO0_B5 GPIO0_B5_d 3.3VUART2Sending UART2_TX_M0_DEBUG\n9 R29GPIO0_B6GPIO0_B6_d 3.3VUART2ReceivingUART2_RX_M0_DEBU\nG\n11T28GPIO0_B7 GPIO0_B7_d 3.3VI2C2Clock I2C2_SCL_M0\n13T29GPIO0_C6 GPIO0_C6_u 3.3VPWM5 PWM5_M1\n15- GND - - Ground GND\n17F25GPIO1_D7 GPIO1_D7_u 1.8VHDMISerialdata HDMI_RX_SDA_M2\n19E25GPIO1_B5 GPIO1_B5_u 1.8VGMAC1Interrupt GMAC1_INT\n21E24GPIO1_B4 GPIO1_B4_u 1.8VGMAC1Reset GMAC1_RESET\n23D25GPIO1_B1 GPIO1_B1_d 1.8VBTLinkactivation BT_WAKE_HOST(1.8V)\n25C25GPIO1_A7 GPIO1_A7_u 1.8VWLANLinkactivation WLANWAKE_1.8V_IN\n27C24GPIO1_A6 GPIO1_A6_d 1.8VBTLinkactivation BTWAKE_1.8V_IN\n29D26GPIO1_B2 GPIO1_B2_d 1.8V EarphoneinsertiondetectionHP_DET_L\n31F26GPIO1_D0 GPIO1_D0_d 1.8VI2C7clock I2C7_SCL_M0\n33F27GPIO1_D1 GPIO1_D1_d 1.8VI2C7clock I2C7_SDA_M0\n35G27GPIO1_C1 GPIO1_C1_z 1.8VI2C3clock I2C3_SCL_M0\n37F24GPIO1_D6 GPIO1_D6_u 1.8VHDMISerialclock HDMI_RX_SCL_M2\n39F28GPIO1_D2 GPIO1_D2_d 1.8VUART4Sendingdata UART4_TX_M0\n41E27GPIO1_B7 GPIO1_B7_u 1.8VHDMI_RXCECSignal HDMI_RX_CEC_M2\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -22-\n43G29GPIO1_C0 GPIO1_C0_z 1.8VI2C3Data I2C3_SDA_M0\n45E26GPIO1_B6GPIO1_B6_d 1.8VHDMIReceivinglinkdetectionHDMI_RX_HPDOUT_M\n2\n47D27GPIO1_B3 PIO1_B3_d 1.8VTYPEC1Interrupt TYPEC1_INT\n49E29GPIO1_C7 GPIO1_C7_d 1.8VI2SDataoutput I2S0_SDO0\n51D29GPIO1_C6 GPIO1_C6_d 1.8V4G/5GReset 4G/5GRESET\n53D30GPIO1_C5 GPIO1_C5_d 1.8VI2SSendingframeclock I2S0_LRCK_TX\n55E31GPIO1_C3GPIO1_C3_d 1.8VI2SBitclock\nI2S0_SCLK_TX\n57G26GPIO1_D5 GPIO1_D5_d 1.8VHDMIIRXInsertiondetectionHDMIIRX_DET_L\n59D28GPIO1_D4 GPIO1_D4_d 1.8VI2SDatainput I2S0_SDI0\n61E28GPIO1_D3 GPIO1_D3_d 1.8VUART4Datareceiving UART4_RX_M0\n63E30GPIO1_C4 GPIO1_C4_d 1.8V4G/5GReset 4G/5G_RESET_1V8\n65F30GPIO1_C2 GPIO1_C2__d1.8VI2SMasterclock I2S0_MCLK\n67B25GPIO1_A4 GPIO1_A4_d 1.8VIICInterrupt IIC_GPIO_INT\n69A24GPIO1_A0 GPIO1_A0_d 1.8VUART6Datareceiving UART6_RX_M1\n71B26GPIO1_A5 GPIO1_A5_d 1.8VHDMISendinglinkdetectionHDMITX0_HPDIN_M0\n73A25GPIO1_A1 GPIO1_A1_d 1.8VUART6Sendingdata UART6_TX_M1\n75C27GPIO1_B0 GPIO1_B0_u 1.8VTYPEC0Interrupt TYPEC0_INT\n77A26GPIO1_A2 GPIO1_A2_d 1.8VUART6Requesttosend UART6_RTSN_M1\n79A27GPIO1_A3 GPIO1_A3_d 1.8VUART6Clearsending UART6_CTSN_M1\n81- GND - - Ground GND\n83G31PCIE20_2_REFCLKP - - x\n85G30PCIE20_2_REFCLKN - - x\n87- GND - - Ground GND\n89H30PCIE20_2_TXP/SATA30_2_TX\nP- - USB30_2Sendingdifferential+USB30_2_SSTX_P\n91H29PCIE20_2_TXN/SATA30_2_TX\nN- - USB30_2Sendingdifferential-USB30_2_SSTX_N\n93- GND - - Ground GND\n95J31PCIE20_2_RXP/SATA30_2_RX\nP-USB30_2Receivingdifferential\n+ USB30_2_SSRX_P\n97J30PCIE20_2_RXN/SATA30_2_RX\nN- -USB30_2Receivingdifferential\n- USB30_2_SSRX_N\n99- GND - - Ground GND\nDiagram4RIGHT_UP（P2)ConnectorInterface(Even)PinDefinition\nNUM BALL SignalName GPIO VOL Description DefaultFunction\n2 - GND - - Ground GND\n4 A28PCIE30_PORT1_REFCLKP_IN- - PCIE3.0Clockinput+PCIE30_PORT1_REFCLK_IN\n_P\n6 B28PCIE30_PORT1_REFCLKN_I\nN- - PCIE3.0Clockinput-PCIE30_PORT1_REFCLK_IN\n_N\n8 - GND - - Ground GND\n10B29PCIE30_PORT1_TX3N - - PCIE3.0Datasending3- PCIE30_PORT1_TX3_N\n12C29PCIE30_PORT1_TX3P - - PCIE3.0Datasending3+ PCIE30_PORT1_TX3_P\n14- GND - - Ground GND\n16A30PCIE30_PORT1_TX2N - - PCIE3.0Datasending2- PCIE30_PORT1_TX2_N\n18B30PCIE30_PORT1_TX2P - - PCIE3.0Datasending2+ PCIE30_PORT1_TX2_P\n20- GND - - Ground GND\n22B31PCIE30_PORT1_RX3N - - PCIE3.0Datareceiving3- PCIE30_PORT1_RX3_N\n24C31PCIE30_PORT1_RX3P - - PCIE3.0Datareceiving3+ PCIE30_PORT1_RX3_P\n26- GND - - Ground GND\n28A32PCIE30_PORT1_RX2N - - PCIE3.0Datareceiving- PCIE30_PORT1_RX2_N\n30B32PCIE30_PORT1_RX2P - - PCIE3.0Datareceiving2+ PCIE30_PORT1_RX2_P\n32- GND - - Ground GND\n34C34PCIE30_PORT0_TX1N - - PCIE3.0Datasending1- PCIE30_PORT0_TX1_N\n36C33PCIE30_PORT0_TX1P - - PCIE3.0Datasending1+ PCIE30_PORT0_TX1_P\n38- GND - - Ground GND\n40D33PCIE30_PORT0_TX0N - - PCIE3.0Datasending0- PCIE30_PORT0_TX0_N\n42D32PCIE30_PORT0_TX0P - - PCIE3.0Datasending0+ PCIE30_PORT0_TX0_P\n44- GND - - Ground GND\n46E34PCIE30_PORT0_REFCLKN_I\nN- - PCIE3.0Clockinput+PCIE30_PORT0_REFCLK_IN\n_P\n48E33PCIE30_PORT0_REFCLKP_IN- - PCIE3.0Clockinput-PCIE30_PORT0_REFCLK_IN\n_N\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -23-\n50- GND - - Ground GND\n52F33PCIE30_PORT0_RX1N - - PCIE3.0Datareceiving1- PCIE30_PORT0_RX1_N\n54F32PCIE30_PORT0_RX1P - - PCIE3.0Datareceiving1+ PCIE30_PORT0_RX1_P\n56- GND - - 地Ground GND\n58G34PCIE30_PORT0_RX0N - - PCIE3.0Datareceiving0- PCIE30_PORT0_RX0_N\n60G33PCIE30_PORT0_RX0P - - PCIE3.0Datareceiving0+ PCIE30_PORT0_RX0_P\n62- GND - - Ground GND\n64H33PCIE20_1_REFCLKN - - PCIE2.0Clockinput- PCIE20_1_REFCLK_N\n66H32PCIE20_1_REFCLKP - - PCIE2.0Clockinput+ PCIE20_1_REFCLK_P\n68- GND - - Ground GND\n70J34PCIE20_1_RXN/SATA30_1_R\nXN- - PCIE2.0Datareceiving-PCIE20_1_RX_N\n72J33PCIE20_1_RXP/SATA30_1_R\nXP- - PCIE2.0Datareceiving+PCIE20_1_RX_P\n74- GND - - 地Ground GND\n76K34PCIE20_1_TXN/SATA30_1_T\nXN- - PCIE2.0Datasending-PCIE20_1_TX_N\n78K33PCIE20_1_TXP/SATA30_1_TX\nP- - PCIE2.0Datasending+PCIE20_1_TX_P\n80- GND - - Ground GND\n82L33PCIE20_0_REFCLKN - - PCIE2.0Clockinput- PCIE20_0_REFCLK_N\n84L32PCIE20_0_REFCLKP - - PCIE2.0Clockinput+ PCIE20_0_REFCLK_P\n86- GND - - Ground GND\n88M33PCIE20_0_TXN/SATA30_0_T\nXN- - PCIE2.0Datasending-PCIE20_0_TX_N\n90M34PCIE20_0_TXP/SATA30_0_TX\nP- - PCIE2.0Datasending+PCIE20_0_TX_P\n92- GND - - Ground GND\n94N34PCIE20_0_RXN/SATA30_0_R\nXN- - PCIE2.0Datareceiving-PCIE20_0_RX_N\n96N33PCIE20_0_RXP/SATA30_0_R\nXP- - PCIE2.0Datareceiving+PCIE20_0_RX_P\n98- GND - - Ground GND\n100 RESET_L - - Reset RESET_L\nDiagram5LEFT_DOWN（P3）ConnectorInterface(Odd)PinDefinition\nNUM BALL SignalName GPIO VOL PinDescription DefaultFunction\n1 - GND - - Ground GND\n3 AP13TYPEC0_SSRX1N- -TYPEC0Receivingdifferential\nsignals1- TYPEC0_SSRX1_N\n5 AN13TYPEC0_SSRX1P- -TYPEC0Receivingdifferential\nsignals1+ TYPEC0_SSRX1_P\n7 - GND - - Ground GND\n9 AP14TYPEC0_SSTX1P- -TYPEC0Sendingdifferential\nsignals1+ TYPEC0_SSTX1_P\n11 AN14TYPEC0_SSTX1N- -TYPEC0Sendingdifferential\nsignals1- TYPEC0_SSTX1_N\n13 - GND - - Ground GND\n15 AP15TYPEC0_SSRX2N- -TYPEC0Receivingdifferential\nsignals2- TYPEC0_SSRX2_N\n17 AN15TYPEC0_SSRX2P- -TYPEC0Receivingdifferential\nsignals2+ TYPEC0_SSRX2_P\n19 - GND - - Ground GND\n21 AP16TYPEC0_SSTX2P- -TYPEC0Sendingdifferential\nsignals2+ TYPEC0_SSTX2_P\n23 AN16TYPEC0_SSTX2N- -TYPEC0Sendingdifferential\nsignals2- TYPEC0_SSTX2_N\n25 - GND - - Ground GND\n27 AP18MIPI_DPHY1_TX_D0N - - MIPI_DPHY1Sendingdata0-MIPI_DPHY1_TXD0_N\n29 AN18MIPI_DPHY1_TX_D0P - - MIPI_DPHY1Sendingdata0+MIPI_DPHY1_TXD0_P\n31 - GND - - Ground GND\n33 AP19MIPI_DPHY1_TX_D1N - - MIPI_DPHY1Sendingdata1-MIPI_DPHY1_TXD1_N\n35 AN19MIPI_DPHY1_TX_D1P - - MIPI_DPHY1Sendingdata1+MIPI_DPHY1_TXD1_P\n37 - GND - - Ground GND\n39 AP20MIPI_DPHY1_TX_CLKN- - MIPI_DPHY1Sendingclock-MIPI_DPHY1_TXCLK_N\n41 AN20MIPI_DPHY1_TX_CLKP- - MIPI_DPHY1Sendingclock+MIPI_DPHY1_TXCLK_P\n43 GND - - Ground GND\n45 AP21MIPI_DPHY1_TX_D2N - - MIPI_DPHY1Sendingdata2-MIPI_DPHY1_TXD2_N\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -24-\n47 AN21MIPI_DPHY1_TX_D2P - - MIPI_DPHY1Sendingdata2+MIPI_DPHY1_TXD2_P\n49 - GND - - Ground GND\n51 AP22MIPI_DPHY1_TX_D3N - - MIPI_DPHY1Sendingdata3-MIPI_DPHY1_TXD3_N\n53 AN22MIPI_DPHY1_TX_D3P - - MIPI_DPHY1Sendingdata3+MIPI_DPHY1_TXD3_P\n55 - GND - - Ground GND\n57 AP24MIPI_DPHY0_TX_D0N - - MIPI_DPHY0Sendingdata0-MIPI_DPHY0_TXD0_N\n59 AN24MIPI_DPHY0_TX_D0P - - MIPI_DPHY0Sendingdata0+MIPI_DPHY0_TXD0_P\n61 - GND - - Ground GND\n63 AP25MIPI_DPHY0_TX_D1N - - MIPI_DPHY0Sendingdata1-MIPI_DPHY0_TXD1_N\n65 AN25MIPI_DPHY0_TX_D1P - - MIPI_DPHY0Sendingdata1+MIPI_DPHY0_TXD1_P\n67 - GND - - Ground GND\n69 AP26MIPI_DPHY0_TX_CLKN- - MIPI_DPHY0Sendingclock-MIPI_DPHY0_TXCLK_N\n71 AN26MIPI_DPHY0_TX_CLKP- - MIPI_DPHY0Sendingclock+MIPI_DPHY0_TXCLK_P\n73 - GND - - Ground GND\n75 AP27MIPI_DPHY0_TX_D2N - - MIPI_DPHY0Sendingdata2-MIPI_DPHY0_TXD2_N\n77 AN27MIPI_DPHY0_TX_D2P - - MIPI_DPHY0Sendingdata2+MIPI_DPHY0_TXD2_P\n79 - GND - - Ground GND\n81 AP28MIPI_DPHY0_TX_D3N - - MIPI_DPHY0Sendingdata3-MIPI_DPHY0_TXD3_N\n83 AN28MIPI_DPHY0_TX_D3P - - MIPI_DPHY0Sendingdata3+MIPI_DPHY0_TXD3_P\n85 - GND - - Ground GND\n87 CARRIER_BOARD_EN - - CARRIEREnables CARRIER_BOARD_EN\n89 - GND - - Ground GND\n91 VCC12V_DCIN - - 12VPowerinput VCC12V_DCIN\n93 VCC12V_DCIN - - 12VPowerinput VCC12V_DCIN\n95 VCC12V_DCIN - - 12VPowerinput VCC12V_DCIN\n97 VCC12V_DCIN - - 12VPowerinput VCC12V_DCIN\n99 VCC12V_DCIN - - 12VPowerinput VCC12V_DCIN\nDiagram6LEFT_UP（P3）ConnectorInterface(Even)PinDefinition\nNUM BALLSignal GPIO VOL Description DefaultFunction\n2 - GND - - Ground GND\n4 AL9TYPEC1_OTG_DM - - TYPEC1Data- TYPEC1_OTG_D_N\n6 AK9TYPEC1_OTG_DP - - TYPEC1Data+ TYPEC1_OTG_D_P\n8 AL10TYPEC1_SBU1 - - TYPEC1_SBU1Signal TYPEC1_SBU1\n10 AM10TYPEC1_SBU2 - - TYPEC1_SBU2Signal TYPEC1_SBU2\n12 - GND - - Ground GND\n14 AL14TYPEC0_USB20_OTG_ID- - X\n16 AM14TYPEC0_USB20_VBUSDET-- TYPEC0_USB20TYPEC0_USB20_VBUSDE\nT\n18 AM12TYPEC0_OTG_DM - - TYPEC0Data- TYPEC0_OTG_D_N\n20 AL12TYPEC0_OTG_DP - - TYPEC0Data+ TYPEC0_OTG_D_P\n22 AL15TYPEC0_SBU1 - - TYPEC0_SBU1Signal TYPEC0_SBU1\n24 AM15TYPEC0_SBU2 - - TYPEC0_SBU2Signal TYPEC0_SBU2\n26 - GND - - Ground GND\n28 AK18MIPI_DPHY1_RX_D0P - - MIPI_DPHY1Receivingdata0+MIPI_DPHY1_RXD0_P\n30 AL18MIPI_DPHY1_RX_D0N - - MIPI_DPHY1Receivingdata0-MIPI_DPHY1_RXD0_N\n32 - GND - - Ground GND\n34 AK19MIPI_DPHY1_RX_D1P - - MIPI_DPHY1Receivingdata1+MIPI_DPHY1_RXD1_P\n36 AL19MIPI_DPHY1_RX_D1N - - MIPI_DPHY1Receivingdata1-MIPI_DPHY1_RXD1_N\n38 - GND - - Ground GND\n40 AK20MIPI_DPHY1_RX_CLKP- - MIPI_DPHY1+ MIPI_DPHY1_RXCLK_P\n42 AL20MIPI_DPHY1_RX_CLKN- - MIPI_DPHY1- MIPI_DPHY1_RXCLK_N\n44 - GND - - Ground GND\n46 AK21MIPI_DPHY1_RX_D2P - - MIPI_DPHY1Receivingdata2+MIPI_DPHY1_RXD2_P\n48 AL21MIPI_DPHY1_RX_D2N - - MIPI_DPHY1Receivingdata2-MIPI_DPHY1_RXD2_N\n50 - GND - - Ground GND\n52 AK22MIPI_DPHY1_RX_D3P - - MIPI_DPHY1Receivingdata3+MIPI_DPHY1_RXD3_P\n54 AL22MIPI_DPHY1_RX_D3N - - MIPI_DPHY1Receivingdata3-MIPI_DPHY1_RXD3_N\n56 - GND - - Ground GND\n58 AN29MIPI_DPHY0_RX_D0P - - MIPI_DPHY0Receivingdata0+MIPI_DPHY0_RXD0_P\n60 AP29MIPI_DPHY0_RX_D0N - - MIPI_DPHY0Receivingdata0-MIPI_DPHY0_RXD0_N\n62 - GND - - Ground GND\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -25-\n64 AN30MIPI_DPHY0_RX_D1P - - MIPI_DPHY0Receivingdata1+MIPI_DPHY0_RXD1_P\n66 AP30MIPI_DPHY0_RX_D1N - - MIPI_DPHY0Receivingdata1-MIPI_DPHY0_RXD1_N\n68 GND - - Ground GND\n70 AN32MIPI_DPHY0_RX_CLKP- - MIPI_DPHY0+ MIPI_DPHY0_RXCLK_P\n72 AP31MIPI_DPHY0_RX_CLKN- - MIPI_DPHY0- MIPI_DPHY0_RXCLK_N\n74 GND - - Ground GND\n76 AN33MIPI_DPHY0_RX_D2P - - MIPI_DPHY0Receivingdata2+MIPI_DPHY0_RXD2_P\n78 AP32MIPI_DPHY0_RX_D2N - - MIPI_DPHY0Receivingdata2-MIPI_DPHY0_RXD2_N\n80 - GND - - Ground GND\n82 AN34MIPI_DPHY0_RX_D3P - - MIPI_DPHY0Receivingdata3+MIPI_DPHY0_RXD3_P\n84 AP33MIPI_DPHY0_RX_D3N - - MIPI_DPHY0Receivingdata3-MIPI_DPHY0_RXD3_N\n86 - GND - - Ground GND\n88 PWRON_L - - Power-upcontrol PWRON_L\n90 P31GPIO0_A4 GPIO0_A4_u1.8V SDMMCSignaldetection SDMMC_DET_L\n92 L30GPIO0_B0 GPIO0_B0_z1.8V GMAC0Reset GMAC0_RESET\n94 L29GPIO0_B3 GPIO0_B3_z1.8V GMAC0Interrupt GMAC0_INT\n96 - GND - - Ground GND\n98 VCC12V_DCIN - - Powerinput VCC12V_DCIN\n100 VCC12V_DCIN - - Powerinput VCC12V_DCIN\nDiagram7LEFT_UP（P4）ConnectorInterface(Odd)PinDefinition\nNUM BALLSignalName GPIO VOL PinDescription DefaultFunction\n1 Y29GPIO3_C0 GPIO3_C0_d3.3V MIPI_DSI1Interrupt MIPI_DSI1_INT\n3 Y27GPIO3_C1 GPIO3_C1_d3.3V EDP_LEDEnables EDP_LED_EN\n5 Y30GMAC1_MDIO GPIO3_C3_d3.3V GMAC1SerialmanagementdataGMAC1_MDIO\n7 Y31GMAC1_MDCGPIO3_C2_d3.3VGMAC1Serialmanagement\nclock GMAC1_MDC\n9 AA28GPIO3_B7 GPIO3_B7_d3.3V MIPI_DSI1Reset MIPI_DSI1_RESET\n11 AH24GPIO3_D0 GPIO3_D0_u3.3V PCIE20LinkactivationsignalPCIE20X1_2_WAKEN_M0\n13 - GND - - Ground GND\n15 AG23GPIO3_D1 GPIO3_D1_d3.3V PCIE20Hot-plugdetection PCIE20X1_2_PERSTN_M0\n17 AG24GPIO3_D3 GPIO3_D3_d3.3V MIPI_DSI2Interruptsignal MIPI_DSI2_INT\n19 AG25GPIO3_D2 GPIO3_D2_d3.3V MIPI_DSI2Resetsignal MIPI_DSI2_RESET\n21 AB28GPIO3_D5 GPIO3_D5_d3.3V UART9Sending UART9_TX_M2\n23 AA27GPIO3_D4 GPIO3_D4_d3.3V UART9Receiving UART9_RX_M2\n25 AG26GPIO3_C6 GPIO3_C6_u3.3V MIPI_DSI2Enablesignal MIPI_DSI2_EN\n27 - GND - - Ground GND\n29 AH25GPIO3_C5 GPIO3_C5_u3.3V CAN2Datasending CAN2_TX_M0\n31 AH26GPIO3_C4 GPIO3_C4_u3.3V CAN2Datareceiving CAN2_RX_M0\n33 AJ24GPIO3_C7GPIO3_C7_u3.3V PCIE20X1_2_CLKREQNPCIE20X1_2_CLKREQN_M\n0\n35 AH27ETH1_REFCLKO_25MGPIO3_A6_d3.3VPHY25MHzReferenceclock\noutput ETH1_REFCLKO_25M\n37 AE29GMAC1_MCLKINOUTGPIO3_B6_d3.3VPHY125MHzSynchronized\nclockinput GMAC1_MCLKINOUT\n39 AE28GPIO3_B2 GPIO3_B2_d3.3V MIPI_DSI1Enablesignal MIPI_DSI1_EN\n41 - GND - - Ground GND\n43 AB31GPIO2_B4 GPIO2_B4_u1.8V I2C4Data I2C4_SDA_M1\n45 AB30GPIO2_B5 GPIO2_B5_u1.8V I2C4Clock I2C4_SCL_M1\n47 AB33GMAC0_MDIO GPIO4_C5_d1.8V GMAC0SerialmanagementdataGMAC0_MDIO\n49 AB34GMAC0_MDCGMAC0_MDC1.8VGMAC0Serialmanagement\nclock GMAC0_MDC\n51 - GND - - Ground GND\n53 AC30GPIO2_C4 GPIO2_C4_d1.8V eDPPlugDetection EDP_HPD\n55 AE30GPIO2_C5 GPIO2_C5_d1.8V PCIE20X1Reset PCIE20X1_PRSNT_L_1V8\n57 AD30ETH0_REFCLKO_25MGPIO2_C3_d1.8VPHY25MHzReferenceclock\noutput2 ETH0_REFCLKO_25M\n59 AF33GPIO4_C6 GPIO4_C6_d1.8V PCIe30x4Reset PCIe30x4_PRSNT_L_1V8\n61 AF34GMAC0_MCLKINOUTGPIO4_C3_d1.8VPHY125MHzSynchronized\nclockinput GMAC0_MCLKINOUT\n63 - GND - - Ground GND\n65 AG34MIPI_CSI1_RX_D0N - - CSI1Datareceiving0- MIPI_CSI1_RXD0_N\n67 AG33MIPI_CSI1_RX_D0P - - CSI1Datareceiving0+ MIPI_CSI1_RXD0_P\n69 - GND - - Ground GND\n71 AH34MIPI_CSI1_RX_D1N - - CSI1Datareceiving2- MIPI_CSI1_RXD1_N\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -26-\n73 AH33MIPI_CSI1_RX_D1P - - CSI1Datareceiving2+ MIPI_CSI1_RXD1_P\n75 - GND - - Ground GND\n77 AJ34MIPI_CSI1_RX_CLK0N - CSI1Clock0- MIPI_CSI1_RXCLK0_N\n79 AJ33MIPI_CSI1_RX_CLK0P- - CSI1Clock0+ MIPI_CSI1_RXCLK0_P\n81 - GND - - Ground GND\n83 AK34MIPI_CSI1_RX_D2N - - CSI1Datareceiving3- MIPI_CSI1_RXD2_N\n85 AK31MIPI_CSI1_RX_D2P - - CSI1Datareceiving2+ MIPI_CSI1_RXD2_P\n87 - GND - - Ground GND\n89 AL34MIPI_CSI1_RX_D3N - - CSI1Datareceiving3- MIPI_CSI1_RXD3_N\n91 AL33MIPI_CSI1_RX_D3P - - CSI1Datareceiving3+ MIPI_CSI1_RXD3_P\n93 - GND - - Ground GND\n95 AM32MIPI_CSI1_RX_CLK1N- - CSI1Clock1- MIPI_CSI1_RXCLK1_N\n97 AM31MIPI_CSI1_RX_CLK1P- - CSI1Clock1+ MIPI_CSI1_RXCLK1_P\n99 - GND - - Ground GND\nDiagram8RIGHT_DOWN（P4）ConnectorInterface(Odd)PinDefinition\nNUM BALL SignalName GPIO VOL PinDescription DefaultFunction\n2 V31GPIO0_C7 GPIO0_C7_d3.3V PWM6 PWM6_M0\n4 W31GPIO0_D0 GPIO0_D0_d3.3V TYPEC0Enables TYPEC0_PWREN\n6 U33GPIO0_D3 GPIO0_D3_u3.3V TYPEC1Enables TYPEC1_PWREN\n8 -GND- - GroundGND\n10 AC34GMAC0_TXD3 GPIO2_B2_u1.8V GMAC0Datasending3 GMAC0_TXD3\n12 AC33GMAC0_TXD2 GPIO2_B1_u1.8V GMAC0Datasending2 GMAC0_TXD2\n14 AD34GMAC0_TXD1 GPIO2_B7_d1.8V GMAC0Datasending1 GMAC0_TXD1\n16 AD33GMAC0_TXD0 GPIO2_B6_d1.8V GMAC0Datasending0 GMAC0_TXD0\n18 AE34GMAC0_TXEN GPIO2_C0_d1.8V GMAC0Sendingcontrol GMAC0_TXEN\n20 AE33GMAC0_TXCLK GPIO2_B3_d1.8V GMAC0Sendingclock GMAC0_TXCLK\n22 - GND - - Ground GND\n24 AC31GMAC0_RXD3 GPIO2_A7_u1.8V GMAC0Receivingdata3 GMAC0_RXD3\n26 AC32GMAC0_RXD2 GPIO2_A6_u1.8V GMAC0Receivingdata2 GMAC0_RXD2\n28 AD31GMAC0_RXD1 GPIO2_C2_d1.8V GMAC0Receivingdata1 GMAC0_RXD1\n30 AD32GMAC0_RXD0 GPIO2_C1_d1.8V GMAC0Receivingdata0 GMAC0_RXD0\n32 AE31GMAC0_RXDV_CRS GPIO4_C2_d1.8V GMAC0Receivingcontrol GMAC0_RXDV_CRS\n34 AE32GMAC0_RXCLK GPIO2_B0_u1.8V GMAC0Receivingclock GMAC0_RXCLK\n36 - GND - - Ground GND\n38 AA30GMAC1_TXD3 GPIO3_A1_u3.3V GMAC1Datasending3 GMAC1_TXD3\n40 AA29GMAC1_TXD2 GPIO3_A0_u3.3V GMAC1Datasending2 GMAC1_TXD2\n42 AC29GMAC1_TXD1 GPIO3_B4_u3.3V GMAC1Datasending1 GMAC1_TXD1\n44 AC28GMAC1_TXD0 GPIO3_B3_u3.3V GMAC1Datasending0 GMAC1_TXD0\n46 AD29GMAC1_TXEN GPIO3_B5_u3.3V GMAC1Sendingcontrol GMAC1_TXEN\n48 AD28GMAC1_TXCLK GPIO3_A4_d3.3V GMAC1Sendingclock GMAC1_TXCLK\n50 - GND - - Ground GND\n52 AE27GMAC1_RXD3 GPIO3_A3_u3.3V GMAC1Receivingdata3 GMAC1_RXD3\n54 AD27GMAC1_RXD2 GPIO3_A2_u3.3V GMAC1Receivingdata2 GMAC1_RXD2\n56 AG28GMAC1_RXD1 GPIO3_A2_u3.3V GMAC1Receivingdata1 GMAC1_RXD1\n58 AG29GMAC1_RXD0 GPIO3_A7_u3.3V GMAC1Receivingdata0 GMAC1_RXD0\n60 AH29GMAC1_RXDV_CRS GPIO3_B1_d3.3V GMAC1Receivingcontrol GMAC1_RXDV_CRS\n62 AH30GMAC1_RXCLK GPIO3_A5_d3.3V GMAC1Receivingclock GMAC1_RXCLK\n64 - GND - - Ground GND\n66 AG31MIPI_CSI0_RX_D0P - - CSI0Datareceiving0+ MIPI_CSI0_RXD0_P\n68 AG32MIPI_CSI0_RX_D0N - - CSI0Datareceiving0- MIPI_CSI0_RXD0_N\n70 - GND - - Ground GND\n72 AH31MIPI_CSI0_RX_D1P - - CSI0Datareceiving1+ MIPI_CSI0_RXD1_P\n74 AH32MIPI_CSI0_RX_D1N - - CSI0Datareceiving1- MIPI_CSI0_RXD1_N\n76 - GND - - Ground GND\n78 AJ31MIPI_CSI0_RX_CLK0P - - CSI0Clock0+ MIPI_CSI0_RXCLK0_P\n80 AJ32MIPI_CSI0_RX_CLK0N - - CSI0Clock0- MIPI_CSI0_RXCLK0_N\n82 - GND - - Ground GND\n84 AK33MIPI_CSI0_RX_D2P - - CSI0Datareceiving2+ MIPI_CSI0_RXD2_P\n86 AK32MIPI_CSI0_RX_D2N - - CSI0Datareceiving2- MIPI_CSI0_RXD2_N\n88 - GND - - Ground GND\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -27-\n90 AL31MIPI_CSI0_RX_D3P - - CSI0Datareceiving3+ MIPI_CSI0_RXD3_P\n92 AL32MIPI_CSI0_RX_D3N - - CSI0Datareceiving3- MIPI_CSI0_RXD3_N\n94 - GND - - Ground GND\n96 AM34MIPI_CSI0_RX_CLK1P - - CSI0Clock1+ x\n98 AM33MIPI_CSI0_RX_CLK1N - - CSI0Clock1- x\n100- GND - - Ground GND\n2.7SoMDesignDescription\nFET3588-CSoMintegratespowerandmemorycircuitsintoacompactmodule,anditsexternalcircuitisvery\nsimple.Itcanworkbybuildingaminimumsystemthatonlyneedspowerandstartconfiguration.Pleasereferto\nthediagramasfollows.\nPleaserefertoAppendix4fortheminimumsystemdiagram.Innormalconditions,exceptfortheminimum\nsystem,itissuggestedtoconnectwithsomeexternalequipment,suchasdebuggingserialports.Otherwise,the\nusercannotdeterminewhetherthesystemstartsornot.Then,basedonit,thedefaultinterfacedefinitionofthe\nSoMprovidedbyForlinxisusedtoaddthefunctionsrequiredbytheuser.\nThedesignoftheSoMperipheralcircuitscanbefoundinChapter3,Section3.5,"OK3588-CCarrierBoard\nDescription".\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -28-\nChapter3OK3588-CDevelopmentBoardDescription\n3.1OK3588-CDevelopmentBoardInterfaceDiagram\nConnectionMethod(SoMandCarrierboard):board-to-board,maininterfacesdiagramisasfollows:\nFront\nBack\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -29-\n3.2OK3588-CDevelopmentBoardDimensionDiagram\nPCBsize:190mm×130mm.\nFixedholesize:180mm×120mm(pitch),3.2mm(holediameter).\nPlate-makingprocess:1.6mm(thickness),4-layerPCB.\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -30-\n3.3CarrierBoardNamingRules\nA-B-C+DEF:G-H\nFieldDescriptionValue Description\nAProductionLine\nIdentificationOKFolinxEmbeddedCarrierBoard\n-\nSeparator-Theseparator"-"isomittedbetweentheproductline\nidentificationandtheCPUname.\nBCPUType 3588RK3588\n-Segment\nIdentification-Parametersegmentsign\nCConnection\nMethodCBoard-to-boardconnector\n+Segment\nIdentification+It’sfollowedbytheconfigurationparameter.\nDIdentification MCarrierboard(Note:carrierboardidentificationM,notfilledby\ndefault)\nERunning\nTemperatureC0to80°CCommerciallevel\nFPCBVersion 11V1.1\n:Separator :It’sfollowedbythemanufacture’sinternalidentification.\nGConnector\nOrigin1Importedconnector\n-Connector -GradeMarkConnector\nHGrade\nIdentificationPCPrototypeSample\nBlankMassProduction\nSCSpecial-purposeuse:Accordingtothecustomer\'sspecial\nrequirementsforspecialmodifications(accordingtoafunction\ntomodifyamaterial,etc.)\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -31-\n3.4CarrierBoardInterfaceResources\nFunction Quantity Parameter\nMIPICSI 5·2xMIPIDPHYV2.04lanesinterfaces,upto4.5Gbpsperlane;ledout\nthrough2x26pinsFPC,withOV13850cameramountedbydefault;\n·2xMIPIDPHYV1.22lanesinterfaces,upto2.5Gbpsperlane;ledout\nthrough3x26pinsFPC,withOV5645mountedcamera;\n·1xMIPIDPHYV1.24lanesinterfaces,upto2.5Gbpsperlane;\nMIPIDSI 2·EachMIPIinterfacesupports4lanesoutputwithamaximumresolution\n4K@60fps;\n·ApplicableforForlinx7"MIPIscreenwithresolution1024x600@30fps;\nHDMIRX 1·LedoutthroughastandardHDMIsocket;\n·Upto4K@60Hz；\nHDMITX 1·LedoutthroughastandardHDMIsocket;\n·Upto7680x4320@60Hz；\neDPTX 1·Adaptedto1080p@60Hzdisplay\n·Upto4K@60Hz；\nDPTX 2·2DPportsincombinationwithUSB3.1Gen1,ledoutthroughType-C\nconnector;\n·Upto7680x4320@30Hz；\nUSB3.1Gen1 2·LedoutthroughType-Cconnector;\n·Rateupto5GbpsincombinationwithDPTX;\nUSB2.0Host 1·LedoutthroughType-AUSB;\n·Support3modes:highspeed(480Mbps),fullspeed(12Mbps)andlowspeed\n(1.5Mbps);\nPCIe3.0 1·1x4lanesPCIesignalsledoutthroughPCIex4slots;\n·Supportrate2.5Gbps（PCIe1.1），5Gbps（PCIe2.1），8Gbps\n（PCIe3.0）；\nPCIe2.0 1·LedoutthroughPCIex1slot\n·Supportrate5Gbps;\nEthernet 2·Ledoutthrough2xRJ45ports;\n·Support10/100/1000Mbpsdatatransferrate:\nTF卡TFCard 1TFcardisavailable,rateupto150MHz，supportSDR104mode;\nAudio 1·Codecchiponboard,supportheadphoneoutput,MICinputlevelSpeaker\noutputandotherfunctions;\nCAN 2·TwoCANbusesledoutthroughaCANtransceiver;\n·SupportCAN2.0Bprotocol;\nRS485 1·1RS485CANbusledoutthroughRS485transceiver;\nUART 1·Ledoutthrough2.54mmpitch;\n·Baudratesupto4Mbps;\n4G/5G 1·Support4G/5GmodulesinM.2packages;\nWIFI&BT 1·SupportWIFI&BTmodulesinM.2packages;\n·ForlinxadaptsmodulessupportingWI-FI6SUandMU-MIMO+Bluetooth\n5.3;\nADC 5·ItisledoutthroughPH2.0socket;\n·12-bitresolutionandsamplingrateupto1MS/s;\nRTC 1·On-boardRTCchipandbatterysocket;\nFAN 1·On-boardfaninterface;\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -32-\nGPIO 9·9GPIOs(3.3Vlevel)and5V,3.3Vand1.8Vpowersuppliesledoutthrough\n2.54mmpitchpins;\nNote1:"TBD"meansthefunctionhasnotbeendevelopedinthisphase;\nNote2:TheparametersinthetablearehardwaredesignortheoreticalCPUvalues;\n3.5OK3588-CCarrierBoardDescription\nNote:ThecomponentUIDwith"_DNP"markinthediagrambelowrepresentsitisnotsolderedby\ndefault\n3.5.1CarrierBoardPower\nItusesa12Vpoweradapterforthepowersupply,andthepowerconnectorisaDC005socket.S1(dipswitch)is\nthepowerswitch,whichmovesaccordingtothescreenprintingindicationontheboard.TherearofS1hasTVS\nforelectrostaticprotection,F1forover-currentprotection,andD1andF1cooperateforanti-reverseconnection\nprotection.VCC12V_DCINsuppliespowertoSoMandcarrierboardatthesametime.\nVCC12V_DCINisdecreasedtoVCC_5VviaU2.VCC_5Vsuppliespowerforsomeoftheperipheralson\nthecarrierboard.Tomeetthepower-uptiming,thecarrierboardpower-upiscontrolledby\nCARRIER_BOARD_EN--asignalofSoM.(theelectricallevelis3.3V,andthedrivingabilityis10Kpull-up.\nIftherequireddrivingabilityoftheenablingpinoftheenablingdeviceexceedsthisrange,abufferorgate\ncircuitneedstobeaddedforincreasingthedrivingabilitytoensureSoMandcarrierboardpower-upnormally).\n\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -33-\nVCC_5VisdecreasedtoVCC_3V3viaU3.VCC_3V3suppliespowerforpartialcarrierboardconfigurations.\nVCC_3V3isdecreasedtoVCC_1V8viaU1.VCC_1V8suppliespowerforpartialcarrierboardconfigurations.\nNote:\n1.Whencustomersmakeself-design,makesurethepower-uptiming;\n2.Thedeviceselectionandperipherallayoutoftheboost-buckchipneedtorefertotherelativechipmanualto\nensureagoodpowercircuit.\n3.5.2ResetandOn/OffSignal\nRESET_LisSoMresettingsignalinputconnectedtothekeyforconvenientdebugging.\nPWRON_LisanOn/Offsignalinputconnectedtothekeyforconvenientdebugging.\n3.5.3BootConfiguration\nRK3588supportsmultiplebootmodes.Afterresettingthechipreset,thebootcodeintegratedinsidethechip\ncanbebootedonthefollowinginterfacedevices,andthespecificbootsequencecanbeselectedaccordingto\nactualapplicationrequirements:\n·SerialFlash(FSPI)\n·eMMC\n·SDMMCCard\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -34-\nIfthereisnobootcodeintheabovedevices,thesystemcodecanbedownloadedtothesedevicesbythe\nUSB2.0OTG0interfaceTYPEC0_OTG_DM/TYPEC0_OTG_DPsignal.\nBootSequenceSelection:\nThebootsequenceofRK3588canbesetbyBOOT_SARADC_IN0(PIN:P1_28),anditcanbootfromthe\nperipheralcorrespondingtothedifferentinterfaces.Asshowninthetablebelow,thehardwareisconfigured\nwithdifferentupanddownresistancevaluestodesigntheperipheralbootsequenceofLEVEL1-LEVEL7in\nsevenmodesthatcanconfigurableaccordingtoactualapplicationrequirements.\nTable3.5.2.1BootSequenceConfiguration\nItem RupRdownADCVOLBOOTMODE\nLEVEL1DNP10K0 0V USB(Maskrommode)\nLEVEL2100K20K6820.3VSDCard-USB\nLEVEL3100K51K13650.6VEMMC-USB\nLEVEL4100K100K20470.9VFSPIM0-USB\nLEVEL5100K200K27301.2VFSPIM1-USB\nLEVEL6100K500K34121.5VFSPIM2-USB\nLEVEL7100KDNP40951.8VFSPIM2-FSPIM1-FSPIM0-EMMC-SDCard-\nUSB\nBOOT_SARADC_IN0onSoMis100Kpull-up,sotheSoMdefaultstostartfromeMMC.Thepull-down\nresistorcanbeaddedtothecarrierboardtoachieveotherbootsequences.AccordingtotheaboveLEVEL1\nsetting,OK3588-CconnectsBOOT_SARADC_IN0toGNDbythetouchkeytoachieveMaskrommode.\nSARADC_VIN1isusedtoentertherecoverystateduetoashortcircuittotheground,andtheSoMpullsitup\ntoa1.8Vpowersupplyusinga10Kresistor.OnRK3588,thekeyarrayadoptsaparalleltype,whichcanadjust\ntheinputkeyvaluebyincreasingordecreasingthekeysandadjustingtheproportionofthevoltagedivider\nresistortoachievemulti-keyinputtomeetcustomerproductrequirements;Itisrecommendedinthedesignthat\nanytwokeyvaluesmustbegreaterthan±35,i.e.thecentervoltagedifferencemustbegreaterthan123mV.As\nfollows:\n\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -35-\nNote:\nWhendoingkeyacquisition,ESDprotectionisrequirednearthekeys.And0keyvaluemustbeconnectedinserieswitha\n100ohmresistortostrengthentheanti-staticsurgecapacity(Ifthereisonlyonebutton,ESDmustbeclosetothebutton,\nESD→100ohmresistor→1nF→chippin).\n3.5.4SystemInitializationConfigurationSignal\nThereisoneimportantsignalintheFET3588thataffectsthesystembootconfigurationandneedstobe\nconfiguredandkeptinastablestatebeforepower-up:GPIO0_A4(PIN:P3_90)(defaultfunctionis\nSDMMC_DET):determineswhetherP1_7,P1_9,P1_11,P1_13areSDMMCorJTAGfunctions.\nTheARMJTAGfunctionofRK3588ismultiplexedwithSDMMCfunction,andIOMUXfunctionisswitched\nviaSDMMC_DETpin,sothispinalsoneedstobeconfiguredbeforepower-up,otherwise,nooutputofthe\nARMJTAGfunctionwillaffectthedebuggingofthebootstage,whilenooutputofSDMMCwillaffectthe\nSDMMCbootfunction.\n·Whenthispindetectshighlevel,thecorrespondingIOswitchestotheARMJTAGfunction;\n·Whenthispindetectslowlevel(MostSDcardsinsertedwillpulldownthispin,ifnotneedspecialtreatment),\nthecorrespondingIOswitchestoSDMMCfunction;\n·Afterthesystemisup,itcanbeswitchedtohaveregisterstocontrolIOMUX,thenthepincanbereleased;\n·Foreasyreference,theconfigurationstatusofthispincorrespondstoitsfunctionshownasfollows:\nTable3.5.4.1FET3588SystemInitializationConfigurationSignalDescription\nSignalInternalPull-\nup&downDescription\nGPIO0_A4Pull-upSDMMC/ARMJTAGpinmultiplexingselectioncontrolsignal:\n0:identifiedasSDcardinserted,SDMMC/ARMJTAGpin\nmultiplexedforSDMMCfunction;\n1:NotidentifiedasSDcardinserted,SDMMC/ARMJTAGpins\nmultiplexedforARMJTAGfunction(Default)\n3.5.5JTAGandUARTDebugCircuit\nTheARMJTAGinterfaceoftheRK3588chipcomplieswithIEEE1149.1standard,andthePCcanconnectto\ntheDSTREAMemulatorviaSWDmode(two-wiremode)todebugtheARMCoreinsidethechip.\nARMJTAGinterfacedescriptionisasfollows:\nTable3.5.5.1RK3588JTAGDebugInterfaceSignals\nName Description\nJTAG_TCK_M0/M1SWDmodeclockinput\nJTAG_TMS_M0/M1SWDmodedatainputandoutput\nTheJTAGconnectionsandstandardconnectorpindefinitionsareshownasfollows:\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -36-\nFET3588UARTDebugselectsUART2_TX_M0_DEBUG(P2_7)/UART2_RX_M0_DEBUG(P2_9)bydefault.\nUARTDebugsignalneedstobeconnectedwith100ohmresistorinseries,ifplug-inisused,andTVStube\nneedstobeaddedneartheplug-inposition.\nTofacilitateuserdebugging,OK3588usesaUSBtoUARTchiptoconverttheUARTsignalintoaUSBsignal\nandleadsitoutthroughaType-Csocket.UserscanconnectOK3588-CP10toPCwithUSBType-AtoUAB\nType-CcableandinstallaCP2102driver.Theschematicdiagramisasfollows:\nNote:\n1.Inordertofacilitatethelaterdebugging,theuserneedstopinoutthisdebuggingserialportwhendesigningtheirown\nbaseboard;\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -37-\n2.ItisrecommendedtokeepQ1andQ2,whichcaneffectivelypreventtheU5currentfromflowingbacktothe\nCPUthroughUART2_TX/RXwhenthecoreboardisnotpowered-up,affectingthestartupandevencausing\ndamage.\n3.5.6IICExpandedforIO\nTointroducemorediverseinterfaces,theenableandresetsignalsofthecarrierboardarecompletedbytheIIC\ntoIOchipU4.Atthesametime,theU4sparepartofIOisledbyP11tofacilitateuserexpansion.Theprinciple\nisasfollows:\n3.5.7SARADCInterface\nTheOK3588introducesSARADC_VIN2/VIN4/VIN5/VIN6/VIN7throughP12,whileP13canprovide3.3V\npoweroutputforuserperipherals.Asshowninthefigurebelow:\nNote:\nWhenusingtheSARADC_VINx,1nFcapacitormustbeaddednearthepintoeliminatejitter.\n3.5.8FanInterface\nTheOK3588-Chasafanpowerinterface,whichcanadjustthepowersupplycurrentthroughPWMtoachieve\nfanspeedadjustment.Asshowninthefigurebelow:\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -38-\n3.5.9TFCard\nThecarrierboardP16isaTFCardinterface,whichcansupportsystembootandburn.\nNote:\n1.TFcardpowersupplyneedstobecontrolled,refertothecarrierboardcircuit;\n2.Resistancerequirements:single-ended50ohm;\n3.5.10RTCCircuit\nTheOK3588providesanon-boardexternalRTCfunctionformoreaccuratetimingandlowerpower\nconsumption.Asshowninthefigurebelow:\n\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -39-\n3.5.11EthernetCircuit\nThecarrierboardsupportsdual1000/100/10MEthernetinterfaces,whichareledoutviaRJ45.\n\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -40-\nNote:\n1.TheRK3588RGMII/RMIIinterfacedesignisasfollows:\nTable3.5.11.1RK3588RGMII/RMIIInterfaceDesign\nSignalIOType\n(Chipside)RGMIIInterface Description RMIIInterface Description\nGMACx_TXD[3:0] Output RGMIIxTXD[3:0]Datasending RMIIx_TXD[1:0] Datasending\nGMACx_TXCLK OutputRGMIIx_TXCLKDatasending\nreferenceclock-- --\nGMACx_TXEN OutputRGMIIx_TXENDatasendingenable\n(risingedge)anddata\nsendingerror(falling\nedge)RMIIx_TXENDatasendingenable\nsignal\nGMACx_RXD[3:0] InputRGMIIx_RXD[3:0]Datareceiving RMIIx_RXD[1:0] Datareceiving\nGMACx_RXCLK InputRGMIIx_RXCLKDatareceiving\nreferenceclock-- --\nGMACx_RXDV InputRGMIIx_RXDVDatareceivingvalid\n(risingedge)anddata\nreceivingerror\n(fallingedge)RMIIx_RXDV_\nCRSDatareceivingvalid\nandcarriersense\nGMACx_MCLKINOUT Input/OutputRGMIIx_MCLKIN_\n125MPHYsends125MHz\ntoMAC,(optional)RMII_MCLKIN_50Mor\nRMII_MCLKOUT_50MRMIIdatasending\nandreceiving\nreferenceclock\nETHx_REFCLKO_\n25MOutputETHx_REFCLKO_\n25MRK3588provides\n25MHzclockto\nreplacePHYcrystalETHx_REFCLKO_\n25MRK3588provides\n25MHzclockto\nreplacePHYcrystal\nGMACx_MDC OutputRGMIIx_MDCManagingthedata\nclockRMIIx_MDCManagingthedata\nclock\nGMACx_MDIO Input/OutputRGMIIx_MDIOManagingdata\noutput/inputRMIIx_MDIOManaging\ndataoutput/input\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -41-\n1.InRGMIImode,theinternalTX/RXclockpathofRK3588chipintegratesdelayline,whichsupports\nadjustment;defaultconfigurationofthereferencechart:thetimingbetweenTXCLKanddataiscontrolledby\ntheMAC,thetimingbetweenRXCLKanddataiscontrolledbyPHY(IfusingRTL8211F/FI,i.e.RXCLK,2nS\ndelayisenabledbydefault,andotherPHYsshouldnotethisconfiguration);\n2.TheGMAC0interfacelevelonlysupports1.8V,andtheGMAC1interfacelevelis3.3Vbydefault(ifithas\ntobechangedto1.8V,pleasecontactus).ItisnecessarytonotewhetherPHYchipRGMIIsignalpowerdomain\nsupplyvoltagematchestheGMACxinterfacelevel.\n3.EthernetPHYResetsignalneedstobecontrolledbyGPIO,andthelevelofGPIOmustmatchthePHYIO\nlevel;100nFcapacitormustbeaddednearthePHYpintostrengthentheanti-staticcapability,note:thereset\npinofRTL8211F/FIonlysupports3.3Vlevel;\n4.TXD0-TXD3，TXCLK，TXENneedtoreserve0ohmresistorsattheFET3588toimprovesignalquality\naccordingtoactualsituation.\n5.RXD0-RXD3,RXCLK,RXDVneedtobeconnectedwith22ohmresistorsinseriesatthePHYendto\nimprovethesignalquality;\n6.WhenPHYusesanexternalcrystal,pleaseselectthecrystalcapacitanceaccordingtotheloadcapacitance\nvalueoftheactualcrystalused,andcontrolthefrequencydeviationwithin±20ppm;\n7.TheRSETpinofRTL8211F/FIhasanexternalresistanceof2.49Kohmwithanaccuracyof1%,which\nmustnotbemodifiedatwill;\n8.MDIOmustbeexternallyaddedwithapull-upresistor(recommended1.5-1.8Kohm),andthepull-uppower\nsupplymustbeconsistentwiththeIOpowersupply;\n9.PCBLayoutneedstoensuretheintegrityoftheRGMIIsignalreferenceplaneandthePHYchipperipheral\npowerreferenceplane;\n10.Equivalentlengthrequirement:thereceivingandsendingofRGMIIcanbegroupedintoequallengths,with\nanequallengthrequirement≤12.5mil;\n11.Impedancerequirements:single-ended50ohm;\n3.5.12RX485Interface\nTheOK3588hasanRS485transceiverchipU9onboard,anditssignalisTDH341S485S,withisolation\nwithstandvoltageupto5000VDC,busstaticprotectionupto15kV(HBM),andtransientimmunity>25Kv/us.\nMeanwhile,theOK3588carrierboardiscompatiblewithahigherlevelofsurgepulsegroupmulti-level\nprotectioncircuitshownasfollows:\n3.5.13CANInterface\nTheOK3588hastwoCANtransceiverchipsU11andU12onboard,andthetransceiverchipsignalis\nTDH541SCANFD,withisolationwithstandvoltageupto5000VDC,busstaticprotectionupto15kV(HBM),\nandtransientimmunity>25Kv/us.Meanwhile,theOK3588carrierboardiscompatiblewithahigherlevelof\nsurgepulsegroupmulti-levelprotectioncircuit,asshowninthefollowingfigure:\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -42-\n3.5.14Audio\nTheOK3588hasanI2SinterfaceCodecchipU29onboard,whichsupportsMICinput,headphoneoutput,and\n1W8Ωspeakeroutput.Theprincipleshownasfollows:\n\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -43-\n3.5.154G&5GInterface\nTheOK3588integratesanM.2Key-Binterfacethatiscompatiblewith4Gand5Gmodules.Since4Gand5G\nmoduleshavedifferentpowersupplyvoltages,weneedtodipS2toselectthecorrespondingpowersupply\nvoltage.\n3.5.16USB2.0/USB3.0Circuit\nTheRK3588chiphastwobuilt-inUSB3.0OTGcontrollers(withtwoUSB2.0OTGsembedded,shownin\ngreenbelow),oneUSB3.0HOSTcontroller,andtwoUSB2.0HOSTcontrollers.\nTheinternalmultiplexingdiagramofthesecontrollerswiththePHYisasfollows:\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -44-\nUSB3.0OTG0controllersupportsSS/HS/FS/LS,andtheembeddedUSB2.0(HS/FS/LS)signalusesUSB2.0\nOTGPHY(thesignalnamesareshownintheredboxasfollows);RK3588currentlyonly\nTYPEC0_OTG_DM/TYPEC0_OTG_DPsupportsFirewareDownload,pleasebesuretoreservethisinterface\nintheapplication(atthesametimeTYPEC0_USB20_VBUSDETmustalsobeconnected).\n\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -45-\nTheSSsignal(5Gbps)ofUSB3.0ismultiplexedwithDP1.4,usingtheComboPHYofUSB/DP;thesignalis\nintheredboxasfollows.\nThemultiplexingrelationshipoftheUSBandDPisasfollows:\nTable3.5.15.1USB3.0andDPmultiplexingrelationship\nUSB3.0 DP\nTYPECx_SBU1 DP0_AUXP\nTYPECx_SBU2 DP0_AUXN\nTYPECx_SSRX1N DP0_TX0N\nTYPECx_SSRX1P DP0_TX0P\nTYPECx_SSTX1P DP0_TX1P\nTYPECx_SSTX1N DP0_TX1N\nTYPECx_SSRX2N DP0_TX2N\nTYPECx_SSRX2P DP0_TX2P\nTYPECx_SSTX2P DP0_TX3P\nTYPECx_SSTX2N DP0_TX3N\nSincetheUSB3.0OTGandUSB2.0OTGarethesameUSB3.0controller,theUSB3.0andUSB2.0OTGcan\nonlydoDeviceorHOSTatthesametime,notUSB3.0OTGforHOST,USB2.0OTGforDeviceorUSB3.0\nOTGforDeviceandUSB2.0OTGtodoHOST.\nUSB3.0ControllerandDP1.4ControllerarecombinedintoacompleteTYPECportthroughUSB3.0/DP1.4\nComboPHY,andthisComboPHYsupportsDisplayAltermode.Lane0andLane2doTXinDPmodeandRX\ninUSBmode;TXandRXshareLane0andLane2.\nThisUSB3.0/DP1.4ComboPHYsupportsinter-Laneswitching(SWAP),soaTYPECstandardportcanhave\nthefollowingfiveconfigurations:\n·ConfigurationI:Type-C4Lane(withDPfunction)\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -46-\n·ConfigurationII:USB2.0OTG+DP4Lane（SwapOFF）\n·ConfigurationIII:USB2.0OTG+DP4Lane(SwapON)\n·ConfigurationIV:USB3.0OTG0+DP2Lane（SwapOFF）\n·ConfigurationV:USB3.0OTG+DP2Lane（SwapON）\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -47-\nThedefaultconfigurationofOK3588isdualType-C4Lane(withDPfunction),schematicisasfollows:\nAstheUSB3.0HOSTcontrolleronlyhasUSB3.0HOSTwithoutembeddedUSB2.0,itneedstobecombined\nwithUSB2.0HOSTController1(configuration1)orUSB2.0HOSTController0(configuration2)toforma\nstandardUSB3.0HOST.Theinternallinkblockdiagramisasfollows:\n·ConfigurationI:USB3.0HOST2+USB2.0HOST1\n\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -48-\n·ConfigurationII:USB3.0HOST2+USB2.0HOST0\nUSB2.0HOSTcontroller,usingUSB2.0HOST0PHY,thesignalsintheboxbelowmakeuptheUSB2.0HOST\ninterface:\nNote：\n1.TYPEC0_OTG_DM/TYPEC0_OTG_DPisthesystemfirmwareburningport.Iftheproductdoesnotuse\nthisinterface,thisinterfacemustbereservedinthedebuggingandproductionprocess,otherwiseitwill\nnotbepossibletodebugandburnfirmware.\n2.TYPEC0_USB20_OTG_IDhasaninternalresistorofapproximately200Kohmpullingupthelevelto\n1.8V;\n3.TYPEC_USB20_VBUSDETisOTGandDevicemodedetectionpin,highactive,2.7-3.3V,TYP:3.0V.It\nisrecommendedtoplacea100nFcapacitoronthepin.\n4.OTGmodecanbesetinthefollowingthreemodes:\n·OTGmode:itautomaticallyswitchestodevicemodeorHOSTmodeaccordingtotheIDpinstate,IDhighfor\nthedevice,andIDlowfortheHOST;indevicemode,italsodeterminesiftheVBUSDETpinishigh(greater\nthan2.3V).Ifitishigh,theDPwillbepulledupandenumerationstarts;\n·Devicemode:inthismode,thereisnoneedforIDpin,onlyneedtodetermineiftheVBUSDETpinishigh\n(greaterthan2.3V).Ifitishigh,theDPwillbepulledupandenumerationstarts;\n·HOSTmode:Inthismode,wedon’tneedtocareaboutIDandVBUSDET.(Inthecasethattheproductonly\nneedsHOSTmode,thesystemfirmwareburningportisonlyTYPEC0_OTG_DM/TYPEC0_OTG_DP,which\nisalsousedintheproductionanddebugging,sowhenburningandabddebugging,weneedtosetittodevice\nmodeandconnectTYPEC0_USB20_VBUSDETsignal.\nIfweuseTYPECinterface,TYPEC0_USB20_VBUSDEsignalcanbepulledupby4.7Kresistor.\n5.ESDdevicesmustbereservedonthesignaltoenhanceanti-staticandsurgecapability;ESDparasitic\ncapacitanceofUSB2.0signalsshallnotexceed3pF.Inaddition,theDP/DMseriesofUSB2.0signalis\nconnectedwitha2.2ohmresistortostrengthentheanti-staticsurgecapability;\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -49-\n6.Commonmodechokecanbereservedonthesignallinetosuppresselectromagneticradiation;theuseof\nresistorsorcommonmodechoke,dependingontheactualsituationduringcommissioning;\n7.IftheTYPECx_USB20_OTG_IDsignalisused,ESDdevicesmustbereservedonthesignaltostrengthen\ntheanti-staticandsurgecapability,and100ohmresistorsmustbeconnectedinserieswithoutdeletion;\n8.IntheHOSTmode,itisbettertoaddacurrentlimitswitchforthe5Vpower,whichisadjustable\naccordingtotherequirements;thecurrentlimitswitchuses3.3VGPIOforcontrol,anditisbettertoadd\n22uFandabove100nFcapacitorsfor5Vpowersupply;iftheUSBportmayconnecttoamobileharddisk,\nitisbettertoincreasecapacitanceto100uFormore.\n9.TYPECprotocolrequiresanadditional100nFACcouplingcapacitorontheSSTXP/Nline.Becauselower\nESRandESLmayreduceimpedancechangesontheline,itisbettertouse0201packagingfortheAC\ncouplingcapacitor.\n10.ESDdevicesneedtobeaddedforallsignalsoftheTYPECholderandlaidoutclosetotheUSBconnector.\nTheESDparasiticcapacitanceshallnotexceed0.3pFforSSTXP/N,andSSRXP/Nsignals.\n11.USB2.0controldifferentialimpedance90ohm±10%,differentialtointernalmaximumtimedelay<10mil;\n12.USB3.0controldifferentialimpedance90ohm±10%,differentialtointernalmaximumtimedelay<3mil;\n3.5.17SATA3.0Circuit\nTheRK3588chiphas3SATA3.0controllersandmultiplexesPIPEPHY0/1/2withPCIeandUSB3_HOST2\ncontrollers.Pleaseseethespecificpathasfollows:\n·SupportSATAPMfunction,andeachportcansupportupto5devices;\n·SupportSATA1.5Gb/s,SATA3.0Gb/s,SATA6.0Gb/sspeeds;\n·SupporteSATA.\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -50-\nSATA0controllerusesPIPE_PHY0(multiplexeswithPCIe3.0x1_2Controller).\nSATA1controllerusesPIPE_PHY1(multiplexeswithPCIe3.0x1_0Controller).\n\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -51-\nSATA2controllerusesPIPE_PHY2(multiplexeswiththePCIe3.0x1_1ControlleraswellastheUSB30\nHOST2Controller).\nThecontrolIOassociatedwiththeSATA0/1/2controllerare:\n-SATA0_ACT_LED:SATA0interfacewithLEDflickercontroloutputduringdatatransfer;\n-SATA1_ACT_LED:SATA1interfacewithLEDflickercontroloutputduringdatatransfer;\n-SATA2_ACT_LED:SATA2interfacewithLEDflickercontroloutputduringdatatransfer;\n-SATA_CP_DET:PlugdetectioninputforSATAhot-plugdevices;\n-SATA_MP_SWITCH:SwitchdetectioninputforSATAhot-plugdevices;\n-SATA_CP_POD:SATAcontrolthepoweroutputswitchofthehotplugdevice;\n-SATA_CP_DET,SATA_MP_SWITCH,SATA_CP_PODarecommoninterfacesforSATA0/1/2,whichcanbe\nconfiguredviaregistersasSATA0orSATA1orSATA2;\n-SATA0_ACT_LED,SATA1_ACT_LED,SATA2_ACT_LEDmultiplexedpinsareshowninthePinMuxtable.\nNote:\n1．WhendesigningaSlot,theperipheralcircuitsandpowersupplyneedtomeettheSpecrequirements;\n2．BecauselowerESRandESLmayreduceimpedancechangesontheline,itisbettertouse0201packaging\nforthe10nFACcouplingcapacitorinserieswithTXP/N,RXP/NdifferentialsignalofSATAinterface.\n3．ESDdevicesneedtobeaddedforallsignalsoftheeSATAholderandlaidoutclosetotheholder.TheESD\nparasiticcapacitanceshallnotexceed0.4pF.\n3.5.18PCIe2.0andPCIe3.0Circuits3\nTheRK3588has5PCIe3.0controllers:(DMstandsforDualModeandRCstandsforRootComplex.)\n1.Controller0(4L)，PCIe3.0x4Controllerx4Lane(DM)\n2.Controller1(2L)，PCIe3.0x2Controllerx2Lane(OnlyRC)\n3.Controller2(1L0)，PCIe3.0x1_0Controllerx1Lane(OnlyRC)\n4.Controller3(1L1)，PCIe3.0x1_1Controllerx1Lane(OnlyRC)\n5.Controller4(1L2)，PCIe3.0x1_2Controllerx1Lane(OnlyRC)\n2PCIe3.0PHY,databit2Lane,PCIe3.0PHY0andPCIe3.0PHY1.\n3PCIe2.0ComboPHYwithdatabit1Lane,PCIe2.0/SATA3.0ComboPHY0,PCIe2.0/SATA3.0ComboPHY1\nandPCIe2.0/SATA3.0/USB3.0HOSTComboPHY2.\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -52-\nMappingdiagrambetweenControllerandPHY:\n·Controller0(4L)Lane0canonlybecombinedwithPCIe3.0PHY0Lane0;\n·Controller1(2L)Lane0canonlybecombinedwithPCIe3.0PHY1Lane0;\n·Controller0(4L)+PCIe3.0PHY0+PCIe3.0PHY1toformPCIe3.0X4LaneRCorEPmodefor4Lane.\nItiscompatiblewithPCIe3.0X2LaneRCorEPmodeandPCIe3.0X1LaneRCorEPmode;\nFET3588PECISignalPCIe3.0x\n4LaneRCor\nEPPCIe3.0x\n2LaneRCor\nEPPCIe3.0x\n1LaneRCor\nEP\nPort0PCIE30_PORT0_TX0P/N ✔ ✔ ✔\nPCIE30_PORT0_RX0P/N ✔ ✔ ✔\nPCIE30_PORT0_TX1P/N ✔ ✔ ✘\nPCIE30_PORT0_RX1P/N ✔ ✔ ✘\nPCIE30_PORT0_REFCLKP/N_IN ✔ ✔ ✔\nPort1PCIE30_PORT1_TX0P/N ✔ ✘ ✘\nPCIE30_PORT1_RX0P/N ✔ ✘ ✘\nPCIE30_PORT1_TX1P/N ✔ ✘ ✘\nPCIE30_PORT1_RX1P/N ✔ ✘ ✘\nPCIE30_PORT1_REFCLKP/N_IN ✔ ✘ ✘\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -53-\n·Controller1(2L)+PCIe3.0PHY1toform2LaneforPCIe3.0X2LaneRCmode.ItiscompatiblewithPCIe3.0\nX1LaneRCmode;\nFET3588PECISignal PCIe3.0x2LaneRCPCIe3.0x1LaneRC\nPort1PCIE30_PORT1_TX0P/N ✔ ✔\nPCIE30_PORT1_RX0P/N ✔ ✔\nPCIE30_PORT1_TX1P/N ✔ ✘\nPCIE30_PORT1_RX1P/N ✔ ✘\nPCIE30_PORT1_REFCLKP/N_IN ✔ ✔\n·Controller2(1L0)+Lane1ofPCIe3.0PHY0toformaPCIe3.0X1LaneRCof1Lane,orController2(1L0)+\nPCIe2.0/SATA3.0ComboPHY1toformaPCIe2.0X1LaneRC,sothesetwomodescannotbeusedatthesame\ntime;\n♦PCIe3.0X1LaneRCmodecorrespondingsignalsinthismode:\nFET3588PECISignal PCIe3.0x1LaneRC\nPort0PCIE30_PORT0_TX1P/N ✔\nPCIE30_PORT0_RX1P/N ✔\nPCIE30_PORT0_REFCLKP/N_IN ✔\n♦PCIe2.0X1LaneRCmodecorrespondingsignalsinthismode:\nFET3588PECISignal PCIe3.0x1LaneRC\nPCIe2.0/SATA3.0\nComboPHY1PCIE20_1_TXP/N ✔\nPCIE20_1_RXP/N ✔\nPCIE20_1_REFCLKP/N ✔\n·Controller3(1L1)+Lane1ofPCIe3.0PHY1toform1LaneofPCIe3.0X1LaneRCmode,orController3(1L1)\n+PCIe2.0/SATA3.0/USB3.0HOSTComboPHY2toformPCIe2.0X1LaneRCmode,sothesetwomodes\ncannotbeusedatthesametime.\n♦PCIe3.0X1LaneRCmodecorrespondingsignalsinthismode:\nFET3588PECISignal PCIe3.0x1LaneRC\nPort1PCIE30_PORT1_TX1P/N ✔\nPCIE30_PORT1_RX1P/N ✔\nPCIE30_PORT1_REFCLKP/N_IN ✔\n♦PCIe2.0X1LaneRCmodecorrespondingsignalsinthismode:\nFET3588PECISignal PCIe3.0x1LaneRC\nPCIe2.0/SATA3.0/USB\nHOSTComboPHY2PCIE20_2_TXP/N ✔\nPCIE20_2_RXP/N ✔\nPCIE20_2_REFCLKP/N ✔\n·Controller4(1L2))+PCIe2.0/SATA3.0ComboPHY0,toformthePCIe2.0X1LaneRCmodefor1Lane;\n♦Correspondingsignalsinthismode:\nFET3588PECISignal PCIe3.0x1LaneRC\nPCIe2.0/SATA3.0\nComboPHY0PCIE20_0_TXP/N ✔\nPCIE20_0_RXP/N ✔\nPCIE20_0_REFCLKP/N ✔\nMultiplemodescanbesupportedbasedontheabovedescription.IfallusethePCIefunction,theRK3588can\nsupportmultiplecombinationsofPCIemodes(upto5modescanbeusedsimultaneously).\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -54-\nTheRK3588PCIemultiplecombinationmodesareasfollows:\nPCIE20_REFCLKP/Ncansupporteitheroutputorinput,andthedefaultoutputisprovidedtoEPdevices.\nPCIE30_REF_CLKP/Nonlysupportsinput\n·HCSLelectricallevelclockinputrequired\n·ItisnecessarytoprovideclockingrequirementstomeetPCIe3.0orhigher\n·RK3588PCIe3.0X4LaneRCmode.ItiscompatiblewithPCIe3.0X2LaneRCmodeandPCIe3.0X1LaneRC\nmode.Thereferenceclockpathisasfollows:\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -55-\n·Anothercase,ifitis2RK3588cascadedocking,equivalenttotheabovefigureEPdeviceisalsoRK3588.\nReferenceclockpathisthesame,dataLaneTXdockingRX,RXdockingTX.\n·RK3588PCIe3.0x4LaneEPmode.ItiscompatiblewithPCIe3.0X2LaneEPmodeandPCIe3.0X1LaneEP\nmode.Thereferenceclockpathisasfollows:\nOK3588-Cdevelopmentboardconfigurationisasfollows:\n·Controller0(4L)+PCIe3.0PHY0+PCIe3.0PHY1toform4LaneofPCIe3.0X4LaneRCorEPmode.The\nprincipleisasfollows:\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -56-\nItshouldbenotedthatPCIE30_PORT0_REFCLK_IN_P/N,PCIE30_PORT0_REFCLK_IN_P/N,\nPCIE30_PORT1_REFCLK_IN_P/NaregeneratedbytheclockchipU38,andtheprincipleisasfollows:\n·Controller2(1L0)+PCIe2.0/SATA3.0ComboPHY1toformPCIe2.0X1LaneRCmode.Theprincipleisas\nfollows:\n\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -57-\n·Controller4(1L2))+PCIe2.0/SATA3.0ComboPHY0,toform1LanePCIe2.0X1LaneRCmode.The\nprincipleofaWIFImodulecompatiblewithPCIeinterfaceledoutbyM.2KeyE,theprincipleisasfollows:\nPleasenoteinthePCIe2.0design:\n1．WhendesigningaSlot,theperipheralcircuitsandpowersupplyneedtomeettheSpecrequirements;\n2．BecauselowerESRandESLmayreduceimpedancechangesontheline,itisbettertouse0201packaging\nforthe10nFACcouplingcapacitorinserieswithTXP/N,RXP/NdifferentialsignalofPCIe2.0interface.\n3．PCIE2.0_CLKREQnandPCIE20_WAKEnmustusefunctionpinsandcannotuseGPIOinstead.Special\nnote:M0,M1andM2canbeusedindependently,butthecombination(M0+M1orM0+M1orM1+M2)for\nmultiplexingisnotallowed;\n4．PCIE20_PERSTncanchoosethefunctionpinoruseGPIOinstead,whenchoosingthefunctionpin,itmust\nbethesamesetof_MxasPCIE20_CLKREQnandPCIE20_WAKEn;\n5．StandardPCIeSlot:PCIE20_CLKREQn,PCIE20_WAKEn,PCIE20_PERSTnat3.3Vlevel;\n6．PCIE20_PRSNTistheAddInCardinsertiondetectionpin,whichcanuseGPIO;\n7．ThemultiplexedSATA/USB30functionisnotavailablewhenusingthePCIE20function,SATA/USB30\ncorrespondingfunctionmoduledescription;\n8．PCIe2.0functionmoduleisnotinuse,andthedatalinesPCIE20_TXP/TXN,PCIE20_RXP/RXNandthe\nreferenceclocklinePCIE20_REFCLKP/REFCLKNmaykeepfloating;\n9．PCIe2.0interfacematchingdesignisasfollows:\nSignal ConnectionMethod Description\nPCIE20_0/1/2_TXP/TXNSeries-connected100nFcapacitor\n(0201packagerecommended)PCIedataoutput\nPCIE20_0/1/2_RXP/RXN Directconnection PCIedatainput\nPCIE20_0/1/2_REFCLKP/CLKNDirectconnection PCIereferenceclock\nPCIE20_CLKREQn Connect0ohmresistorinseriesPCIereferenceclock(RCmode)\nPCIE20_WAKEn Connect0ohmresistorinseriesPCIewake-upinput(RCmode)\nPCIE20_PERSTn Connect0ohmresistorinseriesPCIeglobalresetoutput(RCmode)\nPCIE20_PRSNT Connect0ohmresistorinseriesAddInCardinsertiondetectioninput\n(RCmode)\n1.Dataroutingimpedancecontroldifferential85ohm±10%;\n2.Clockroutingimpedancecontroldifferential100ohm±10%;\n3.Inter-PairSkewmaximum＜3mil；\n4.Differentialpairspaceisbetterthanorequalto4timesthePCI-Elinewidth.\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -58-\nPleasenoteinPCIe3.0design:\n1.WhendesigningaSlot,theperipheralcircuitsandpowersupplyneedtomeettheSpecrequirements;\n2.BecauselowerESRandESLmayreduceimpedancechangesontheline,itisbettertouse0201\npackagingforthe10nFACcouplingcapacitorinserieswithTXP/N,RXP/NdifferentialsignalofSATA\ninterface.\n3.PCIE30_CLKREQn,PCIE30_WAKEn,PCIE30_PERSTn,PCIE30X4_BUTTON_RSTNthe\ncorrespondingrelationshipbetweencontrolsignalsandcontrollersisasfollows:\n4.PCIE30_CLKREQnandPCIE30_WAKEnmustusefunctionpinsandcannotuseGPIOinstead.Special\nnote:M0,M1andM2canbeusedindependently,butthecombination(M0+M1orM0+M1orM1+M2)for\nmultiplexingisnotallowed;\n5.PCIE30_PERSTncanchoosethefunctionpinoruseGPIOinstead,whenchoosingthefunctionpin,it\nmustbethesamesetof_MxasPCIE30_CLKREQnandPCIE30_WAKEn;\n6.StandardPCIeSlot:PCIE30X2_CLKREQn、PCIE30X1_WAKEn、PCIE30_PERSTnat3.3Vlevel;\n7.PCIE30_PRSNTistheAddInCardinsertiondetectionpin,whichcanuseGPIO;\n8.PCIE30_BUTTON_RSTNisaresetoftheexternalhardware,whichcanbeputasideforlateruse;\n9.2RK3588PCIecascadedocking,datalinecrossdocking,i.e.TXRX,RXTX.Controlsignals\nPCIE30_CLKREQnandPCIE30_PERSTnareconnectedone-to-one(e.g.Num1andNum1representtwo\nRK3588respectively.\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -59-\nNum1_PCIE30_CLKREQnconnectstoNum2_PCIE30_CLKREQn,Num1_PCIE30_PERSTnconnectsto\nNum2_PCIE30_PERSTn).threesignals,PCIE30_WAKEn,PCIE30_PRSNTandPCIE30_BUTTON_RSTN\nmaykeepfloating;\n10.PCIe30functionmoduleisnotinuse,datalinesPCIE30_TXP/TXN,PCIE30_RXP/RXNarefloated,\nreferenceclocklinesPCIE30_REFCLKP/REFCLKNaregroundedorfloated;\n11.PCIe30PHYandSlot/peripheralREFCLKP/Nneedtomeetthehomologousclockrequirements,suchas\nthereferencediagramdesignPHY0/PHY1andSlotthreeREFCLKP/Nareoutputfromthesameclock\ngenerator.\n12.PCIe3.0interfacematchingdesignareasfollows:\nSignal ConnectionMethod Description\nPCIE30_TX0P/TX0NSeries-connected220nFcapacitor\n(0201packagerecommended)PCIedataoutput\nPCIE30_RX0P/RX0N Directconnection PCIedatainput\nPCIE30_TX1P/TX1NSeries-connected220nFcapacitor\n(0201packagerecommended)PCIedataoutput\nPCIE30_RX1P/RX1N Directconnection PCIedatainput\nPCIE30_REFCLKP/N_INDirectconnection PCIereferenceclockinput\nPCIE30_CLKREQn Connect0ohmresistorinseriesPCIereferenceclockrequestinput\n(RCmode)\nPCIereferenceclockrequestoutput\n(EPmode)\nPCIE30_WAKEn Connect0ohmresistorinseriesPCIewakeupinput(RCmode)\nPCIewakeupoutput(EPmode)\nPCIE30_PERSTn Connect0ohmresistorinseriesPCIeGlobalResetOutput(RCmode)\nPCIeglobalresetinput(EPmode)\nPCIE30_PRSNT Connect0ohmresistorinseriesAddInCardinsertiondetectioninput\n(RCmode)\nPCIE30_BUTTON_RSTNConnect0ohmresistorinseriesPCIeexternalhardwareresetoutput\n(RCmode)\nPCIeexternalhardwareresetinput\n(EPmode)\n13.Dataroutingimpedancecontroldifferential85ohm±10%;\n14.Clockroutingimpedancecontroldifferential100ohm±10%;\n15.Inter-PairSkewmaximum＜3mil；\n16.Differentialpairspaceisbetterthanorequalto4timesthePCI-Elinewidth.\n3.5.19VideoInputInterface\nRK3588videoinputinterfaceincludesthreekindsofinterfaces:MIPIRX,CIF,HDMI.Amongthem,MIPIRX\nincludestwogroupsofinterfaces,RXMIPIDPHYCSIRXandMIPI_D/CPHY_RX.Adetaileddescriptionof\neachinterfacefunctionisasfollows\n3.5.18.1MIPIDPHYCSIRXInterface\nRK3588hastwoMIPIDPHYCSIRX,bothsupportMIPIV1.2version,themaximumdatarateofeachchannel\nis2.5Gbps.TheFET3588-CMIPIDPHYCSIRXpindivisionisasfollows:\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -60-\nMIPIDPHYCSI0RXinterfacemode:\n·Supportx4Lanemode,MIPI_CSI0_D[3:0]datareferenceMIPI_CSI0_CLK0\n·Supportx2Lane+x2Lanemode:\n♦MIPI0_CSI_D[1:0]datareferenceMIPI_CSI0_CLK0;\n♦MIPI0_CSI_D[3:2]datarefertoMIPI_CSI0_CLK1.\nTwomodesoptions：\nOption1 Sensor1x4LaneMIPI_CSI_RX_D0-3\nMIPI_CSI_RX_CLK0\nOption2Sensor1x2Lane\n+\nSensor2x2LaneMIPI_CSI_RX_D0-1\nMIPI_CSI_RX_CLK0\nMIPI_CSI_RX_D2-3\nMIPI_CSI_RX_CLK1\nMIPIDPHYCSI1RXinterfacemode:\n\\·Supportx4Lanemode,MIPI_CSI1_D[3：0]datareferenceMIPI_CSI0_CLK0\n·Supportx2Lane+x2Lanemode:\n\\♦MIPI1_CSI_D[1:0]datarefertoMIPI_CSI1_CLK0;\n\\♦MIPI1_CSI_D[3:2]datarefertoMIPI_CSI1_CLK1;\nOption1 Sensor1x4LaneMIPI_CSI_RX_D0-3\nMIPI_CSI_RX_CLK0\nOption2Sensor1x2Lane\n+\nSensor2x2LaneMIPI_CSI_RX_D0-1\nMIPI_CSI_RX_CLK0\nMIPI_CSI_RX_D2-3\nMIPI_CSI_RX_CLK1\n3.5.18.2MIPI_D/CPHY_RX接口Interface\nRK3588hastwoMIPID-PHY/C-PHYCSIRXComboPHY\n·D-PHYsupportsV2.0,D-PHYmodewith0/1/2/3Laneandamaximumdatarate4.5Gbps;\n·C-PHYsupportsv1.1,C-PHYmodewith0/1/2Trio,3wiresperTrioA/B/C,andamaximumdatarate\n5.7Gbps/Trio(2.5Gsps).\nTheOK3588isconfiguredforD-PHYfunctionbydefaultandthesignalpinsareasfollows.Ifyouneedto\nconfigureitforC-PHY,pleasecheckthePinMuxtableforthemultiplexingkey.\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -61-\nDPHYandCPHYconfigurationsupport:\nTheRK3588hastwoD/CPHYComboPHYs,bothsupportingRXandTXinterfaces,CPUpinsareasfollows:\n\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -62-\n·MIPID-PHY/C-PHYComboPHY0TXandRXcanonlybeconfiguredasDPHY0TX,DPHY0RXmodeor\nCPHY0TX,CPHY0RXmodeatthesametime,anditdoesnotsupportoneconfiguredasDPHY0TXand\nanotherconfiguredasCPHY0RX\n·TheTXandRXofMIPID-PHY/C-PHYComboPHY1canonlybeconfiguredasDPHY1TX,DPHY1RX\nmodeorCPHY1TX,CPHY1RXmodeatthesametime,anditdoesnotsupportoneconfiguredasDPHY1TX\nandanotherconfiguredasCPHY1RX\nMIPID/C-PHY0support(InD-PHYtimemode):\n·Supportx4Lanemode,MIPI_DPHY0_RX_D[3:0]datareferenceMIPI_DPHY0_RX_CLK;\n·Notsupportsplittingintox2Lane+x2Lanemode;\nMIPID/C-PHY0support(InC-PHYtimemode):\n·Support0/1/2Trio,3wiresperTrioA/B/C,MIPI_CPHY0_RX_TRIO[2:0]_A,\nMIPI_CPHY0_RX_TRIO[2:0]_B,MIPI_CPHY0_RX_TRIO[2:0]_C.\nMIPID/C-PHY1support(InD-PHYtimemode):\n·Supportx4Lanemode,MIPI_DPHY1_RX_D[3:0]datareferenceMIPI_DPHY1_RX_CLK;\n·Notsupportsplittingintox2Lane+x2Lanemode;\nMIPID/C-PHY1support(InC-PHYtimemode):\n·Support0/1/2Trio,3wiresperTrioA/B/C,MIPI_CPHY1_RX_TRIO[2:0]_A,\nMIPI_CPHY1_RX_TRIO[2:0]_B,MIPI_CPHY1_RX_TRIO[2:0]_C.\nTheOK3588isconfiguredwith5Camerainterfacesbydefault:MIPI_DPHY0_RX4Lane,MIPI_DPHY1_RX\n4Lane,MIPICSI04Lane,MIPICSI12Lane+MIPICSI12Lane.Theprincipleisasfollows:\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -63-\nPleasenoteintheMIPIRXdesign:\n1.Routingimpedancerequireddifferential100ohm±10%；\n2.Routingimpedancerequiredatsingleend50ohn±10%\n3.Inter-PairSkewmaximum＜3mil；\n4.Equivalentlengthbetweenclockanddata<6mil;\n5.Differentialpairspaceisbetter＞4timesMIPIlinespace,andatleast3timesMIPIlinewidth.\n6.ThespacebetweenMIPIandothersignalisbetter>4timesMIPIlinewidthandatleast3timesMIPIline\nwidth;\n7.WhenitisconfiguredasCPHY,themaximuminter-groupdelaydifference<3mil\n(TRIO_A\\TRIO_B\\TRIO_C);\n8.Inter-group(TRIO0\\TRIO1\\TRIO2)equallengthrequirement<50mil;\n3.5.18.3CIFInterface\nTheCIFinterfacelevelis3.3V,whichneedstobematchedaccordingtotheactualIOpowerrequirementsof\ntheCamera.CIFinterfacemultiplexingrelationshipspleaserefertothePinMuxtable。\nCIFsupportformat:\n♦SupportBT601YCbCr4228bitinput；\n♦SupportBT656YCbCr4228bitinput；\n♦SupportRAW8/10/12bitinput；\n♦SupportBT1120YCbCr4228/16bitinput，single/dual-edgesampling；\n♦Support2/4mixedBT656/BT1120YCbCr4228/16bitinput；\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -64-\n♦SupportYUYVsequentialconfiguration;\nThe8/10/12/16bitdatacorrespondenceofCIF[15:0]isshowninthetablebelow,usinghighbitalignment.\nMode 16bit 12bit 10bit 8bit\nCIF_D0 D0 -- -- --\nCIF_D1 D1 -- -- --\nCIF_D2 D2 -- -- --\nCIF_D3 D3 -- -- --\nCIF_D4 D4 D0 -- --\nCIF_D5 D5 D1 -- --\nCIF_D6 D6 D2 D0 --\nCIF_D7 D7 D3 D1 --\nCIF_D8 D8 D4 D2 D0\nCIF_D9 D9 D5 D3 D1\nCIF_D10 D10 D6 D4 D2\nCIF_D11 D11 D7 D5 D3\nCIF_D12 D12 D8 D6 D4\nCIF_D13 D13 D9 D7 D5\nCIF_D14 D14 D10 D8 D6\nCIF_D15 D15 D11 D9 D7\nBT112016bitmodedatacorrespondencewithYCSwapsupport.\nPinName默认模式DefaultMode Swap打开Open\nPixel#0 Pixel#1 Pixel#0 Pixel#1\nCIF_D0 Y0[0] Y1[0] Cb0[0] Cr0[0]\nCIF_D1 Y0[1] Y1[1] Cb0[1] Cr0[1]\nCIF_D2 Y0[2] Y1[2] Cb0[2] Cr0[2]\nCIF_D3 Y0[3] Y1[3] Cb0[3] Cr0[3]\nCIF_D4 Y0[4] Y1[4] Cb0[4] Cr0[4]\nCIF_D5 Y0[5] Y1[5] Cb0[5] Cr0[5]\nCIF_D6 Y0[6] Y1[6] Cb0[6] Cr0[6]\nCIF_D7 Y0[7] Y1[7] Cb0[7] Cr0[7]\nCIF_D8 Cb0[0] Cr0[0] Y0[0] Y1[0]\nCIF_D9 Cb0[1] Cr0[1] Y0[1] Y1[1]\nCIF_D10 Cb0[2] Cr0[2] Y0[2] Y1[2]\nCIF_D11 Cb0[3] Cr0[3] Y0[3] Y1[3]\nCIF_D12 Cb0[4] Cr0[4] Y0[4] Y1[4]\nCIF_D13 Cb0[5] Cr0[5] Y0[5] Y1[5]\nCIF_D14 Cb0[6] Cr0[6] Y0[6] Y1[6]\nCIF_D15 Cb0[7] Cr0[7] Y0[7] Y1[7]\nTheCIFinterfacepull-upandpull-down,andmatchingdesignrecommendationsareasfollows:\nSignalInternalPull-\nup&downConnectionMethod Description(Chipside)\nCIF_D[15:0]Pull-downDirectconnection,itisrecommendedto\nleaveaseriesresistancenearthedevice\nendCIFdatainput\nCIF_HREFPull-downDirectconnection,itisrecommendedto\nleaveaseriesresistancenearthedevice\nendCIFdatainput\nCIF_VSYNCPull-downDirectconnection,itisrecommendedto\nleaveaseriesresistancenearthedevice\nendCIFdatainput\nCIF_CLKINPull-downConnect22ohmresistorsinseries,near\nthedevicesideCIFdatainput\nCIF_CLKOUPull-downConnect22ohmresistorinseries,nearCIFclockoutput,\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -65-\nT thechipside whichcanbeprovided\ntothedeviceasMCLK\nPleasenoteintheCameradesign:\n1.Camera\'sDVDDpowersupplyhas1.2V/1.5V/1.8V,etc,pleaseprovidetheexactpowersupplyaccording\ntoCamera\'sspecification,thereferencecircuitis1.2Vbydefault;\n2.SomeCamera\'sDVDDcurrentisrelativelyhigh,over100mA,soitisrecommendedtouseDCDCfor\npowersupply;\n3.Camerapowersupplieshavepower-ontimingrequirements,pleaseadjustthepower-ontimingaccording\ntoCamera\'sspecification,thedefaultpower-ontiminginthediagram:1.8V-->1.2V-->2.8V;\n4.CIFinterfacedefault3.3V,levelmatchingneedstobeconsidered;\n5.IftheCamerahasanAFfunction,VCC2V8_AFneedstobepoweredseparatelyorsharedwith\nAVCC2V8_DVP,whichmustbeisolatedbyamagneticbead;\n6.DecouplingcapacitorsforallofCamera\'spowersuppliesmustnotbedeletedbutmustberetainedand\nplacedclosetotheholders;\n7.ThePWDNsignaloftheCameramustbecontrolledusingGPIO,andtheGPIOlevelmustmatchthe\nCameraIOlevel;\n8.ResetsignalofCameraisrecommendedtouseGPIOcontrol,andGPIOlevelmustmatchwithCameraIO\nlevel;100nFcapacitorofResetsignalmustnotberemoved,andplacedclosetotheseattostrengthenanti-\nstaticcapability;\n9.Camera\'sMCLKcanbeobtainedfrom:\n（1）CIF_CLKOUT\n（2）MIPI_CAMERA0_CLK\n（3）MIPI_CAMERA1_CLK\n（4）MIPI_CAMERA2_CLK\n（5）MIPI_CAMERA3_CLK\n（6）MIPI_CAMERA4_CLK\n10.TheleveloftheclockmustmatchtheCameraIOlevel,andifitdoesnot,thelevelmustbeconvertedor\ntheresistorbedividedtomakethelevelmatch;\n11.IftwoCamerasarethesamemodel,payattentiontowhethertheI2Caddressissame,iftheaddressisalso\nthesame,thentwoI2Cbusesareneeded.\n3.5.18.4HDMI2.0RXInterface\nRK3588chipsupportsHDMI2.0RX,downwardcompatiblewithHDMI1.4b;supports\nRGB/YUV444/YUV422/YUV420formats;upto4K@60Hzinput\nHDMIRXTMDSsignalisshownbelowandrequiresa2.2ohmresistortobereservedneartheHDMIRXseat,\nwhichmustnotberemovedtoenhanceanti-staticsurgecapability.\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -66-\nHDMIRXismultiplexedoutofGPIO,thesignallevelisthesameasthepowerdomainwhereitislocated\nPleaserefertothePinMuxtableforthespecificpinsthatcanbemultiplexedandtheirlevels;\nAstheHDMIRXcontrollerdoesnotsupporthardwaredetectionSourceplug-in,detectioncanonlybedoneon\nsoftware,thehardwarecircuitisasfollows:\nAfterdetectingtheHDMI_RX_DET_Lpull-downaction,HDMI_RX_HPDOUT_M2outputsahighlevel,Q10\nconducts,andVCC5V_HDMIRX_PORTsends5VtoHDMI_RX_HPD_PORTtocompletethehandshaking\nactionwiththeSourceside.\n\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -67-\nHDMI_RX_CECistheHDMIcontrollerCECfunctionmultiplexedtothegeneralGPIO,thespecificpins,\npleasecheckthePinMuxtable;levelwiththepowerdomainvoltagewherethepowerdomainsupplyvoltage\nhaschanged,theperipheralcircuitpull-upresistorpowermustalsobeadjustedsynchronously.\nTheselectedCECsignalforHDMI_RX_CEC_M2,thepinlevelis1.8V,sotheexternalneedtoaddalevel\nconversioncircuit,Q6defaultselection2SK3018,ifyouwanttochangeothermodels,thejunctioncapacitance\nmustbeequivalent;ifthejunctioncapacitanceistoolarge,notonlywillaffectthework,thecertificationwill\nnotpass.Referenceschematicdiagramasfollows:\nHDMI_RXDDC_SCL/DDC_SDAistheHDMIRXcontrollerI2C/DDCbus,whichisledoutfromgeneral\nGPIO,pleaserefertothePinMuxtableforthespecificpinsthatcanbemultiplexedonIO;thelevelchanges\nwiththevoltageofthepowersupplydomainwhereitislocated,andthepull-upresistorpowersupplyofthe\nperipheralcircuitmustalsobeadjustedsimultaneously.\nAlthoughtheDDC_SCL/DDC_SDAprotocolspecifiesa5Vlevel,theRK3588IOdoesnotsupporta5Vlevel,\nsothelevelconversioncircuitneedtobeaddedandcannotbedeleted.ThedefaultistouseMOStubelevel\nconversion,andtheMOStypeis2SK3018;Ifthemodelneedstobechanged,thejunctioncapacitancemustbe\nequivalent,becausethejunctioncapacitanceistoolarge,notonlyaffectingtheworkandalsoaffectthe\ncertificationleadingtofailingcertification.\nItisrecommendedtorefertothedefaultvalueforthepull-upresistanceandcannotbemodifiedarbitrarily.\nPleasenoteindesign:\n1.Itisrecommendedtoplace0.1uFdecouplingcapacitorforPin18ofHDMIholder,andthelayoutisplaced\nclosetotheHDMIholderpin.Tostrengthentheanti-staticcapability,ESDdevicesmustbereservedonthe\nsignal.ESDparasiticcapacitanceofHDMI2.0signalshouldnotexceed0.4pF.Itisrecommendedtouse\nnomorethan1pFforothersignalsofESDparasiticcapacitance.\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -68-\n2.Routingimpedancecontroldifferential100ohm±10%;\n3.Inter-PairSkewmaximum＜3mil；\n4.Clockanddataequivalencerequirement<200mil;\n5.Therecommendedspacebetweendifferentialpairsismorethanorequalto5timestheHDMIlinewidth;\n6.TherecommendedspacebetweenHDMIandothersignalismorethanorequalto5timestheHDMIcable\nwidth;\n3.5.20VideoOutputInterface\nTheVOPcontrollerofRK3588chip,withfourPortoutputs,supports\nDP0/DP1/HDMI0/eDP0/HDMI1/eDP1/MIPIDSI0/MIPIDSI1/BT656/BT1120videointerfaceoutputs.\nUpto4screensareallowedtobedisplayeddifferently,suchas4K+4K+4K+2K,andifsupports8K,thenonly\nsupports8K+4K+2K(where8KisachievedbyPostProcess0+PostProcess1merging).\nVOPandvideointerfaceoutputpathdiagramsareasfollows:\n3.5.19.1HDMI2.1/eDPTXInterface\nRK3588hastwobuilt-inHDMI/eDPTXComboPHYs\nHDMI/eDPTXComboPHYsupportsthefollowingtwomodes:\n-HDMITXmode:maximumresolutionsupport8K@60Hz,supportRGB/YUV444/YUV420(Upto10bit)\nformat;\n-eDPTXmode:Maximumresolutionsupport4K@60Hz,supportRGB/YUV422(Upto10bit)format.\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -69-\n·HDMI2.1TXMode\nRK3588supportsHDMI2.1anddownwardforHDMI2.0,compatiblewithHDMI1.4.BecauseHDMI2.1\nworksinFRLmodeandworksinTMDSmode,whenswitchingtoHDMI2.0andbelow,itwillworkinTMDS\nmode,sotheACcoupledvoltagemodedriverisused.\nAsshowninthefigurebelow,theACcouplingcapacitorcapacitanceis220nF,whichcannotbechangedatwill;\nbecausethelowerESRandESLcanalsoreducetheimpedancechangeontheline,itisrecommendedtousethe\n0201packagingfortheACcouplingcapacitor.\nTakingHDMITX0asanexample,HDMITX1andHDMITX0areconsistent.\nOperatinginHDMI2.1mode,HDMI0_TX_ON_Hisconfiguredlow,Q15,Q16,Q17,Q18arenoton.\nWhenoperatinginHDMI2.0andbelowmode,HDMI0_TX_ON_Hisconfiguredhigh,Q15,Q16,Q17,and\nQ18areon,andaDCbiasofapproximately3Visformedbya499ohmresistortogroundanda50ohmpull-up\nresistorontheSinkside.\nPleasenoteindesign:\n1.IfitonlyneedstosupportHDMI2.0andbelowmode,Q15,Q16,Q17,andQ18alsocannotbeomitted;it\nneedstoensurethatthemachineisnotpower-on,thetubecannotbeon,asHDMICTSTestID7-3TMDSVoff\ntestitemrequiresthattheDUTisnotpower-on,VoffvoltagemustbewithinAVcc+-10mV,orthistestitem\ncannotpass.\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -70-\nFRLmode:InthetraditionalTMDSarchitecture,aseparatechannelisusedtotransmittheClock.Butinthe\nFRLarchitecture,theClockisembeddedintheDatachannel,andtheClockisresolvedattheSinksidethrough\ntheClockRecovery.\nFRLratevs.channelrelationship:\nChannelRate ChannelQuantity\n3Gbps 3\n6Gbps 3\n6Gbps 4\n8Gbps 4\n10Gbps 4\n12Gbps 4\nItsupportsARC/eARCviaHDMI0_TX_SBDP/HDMI0_TX_SBDNsignaltoparseoutaudiodatainside\nRK3588.\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -71-\nHDMI_TX0_HPDistheHDMITXcontrollermultiplexedtothegeneralGPIO;thelevelchangeswiththe\nvoltageofthepowersupplydomainwhereitislocated,andthepull-upresistorpowersupplyoftheperipheral\ncircuitmustalsobeadjustedsimultaneously.\nHDMI_TX0_CECistheHDMITXcontrollermultiplexedtothegeneralGPIO;thelevelchangeswiththe\nvoltageofthepowersupplydomainwhereitislocated,andthepull-upresistorpowersupplyoftheperipheral\ncircuitmustalsobeadjustedsimultaneously.\nTheCECprotocolspecifiesa3.3Vlevel.However,theprotocolrequiresthattheleakageshouldnotexceed\n1.8uAwhenadding3.3VtotheCECpinthrougha27Kresistor.\nRK3588IODomainLeakagewilloccurifthereisavoltageatIOinthepower-downstate.Forexample,the\nRK3588isapowerfailure,anditsHDMIcableisinconnectiontotheSinkside(TVormonitor);meanwhile,\ntheCECattheSinksidehaspowerandleaksthroughtheHDMIcabletotheRK3588IO,whichwillcausethe\nCECtoleakmorethan1.8uA,soanexternalisolationcircuitisnecessary.WecannotmodifytheR158\nresistanceatwill,andweneedtouse27Kohm,Q14default,andselection2SK3018.Ifneedingtochangeother\nmodels,thejunctioncapacitormustbetheequivalent,ifnot,itwillnotonlyaffecttheworkbutwillalsoaffect\nthecertificationthrough.\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -72-\nHDMI_TX0/1DDC_SCL/DDC_SDAistheHDMITX0/1controllerI2C/DDCbus,whichisledoutfrom\ngeneralGPIO;thelevelchangeswiththevoltageofthepowersupplydomainwhereitislocated,andthepull-\nupresistorpowersupplyoftheperipheralcircuitmustalsobeadjustedsimultaneously.\nAlthoughtheDDC_SCL/DDC_SDAprotocolspecifiesa5Vlevel,theRK3588IOdoesnotsupporta5Vlevel,\nsothelevelconversioncircuitneedtobeaddedandcannotbedeleted.ThedefaultistouseMOStubelevel\nconversion,andtheMOStypeis2SK3018;Ifthemodelneedstobechanged,thejunctioncapacitancemustbe\nequivalent,becausethejunctioncapacitanceistoolarge,notonlyaffectingtheworkandalsoaffectthe\ncertificationleadingtofailingcertification.\nItisrecommendedtorefertothedefaultvalueforthepull-upresistanceandnottomodifyitarbitrarily.\nTheD11diodecannotberemovedandisusedtopreventleakagefromtheSinksidetoVCC_5V0.\n1KinseriesbetweenMOSgateforSDAsignallevelconversionandpowersupply;A100pFisconnectedin\nparallelbetweentheMOSgateandsourcetoimprovethetimingandcannotberemoved.\n\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -73-\nHDMIholderPin18voltageneedstobekeptbetween4.8-5.3V,1uFdecouplingcapacitorneedstobeplacedon\nthepin,whichmustnotbedeleted,andthelayoutisplacedclosetotheHDMIholderpin.\nTostrengthentheanti-staticcapability,ESDdevicesmustbereservedonthesignal.ESDparasiticcapacitance\nofHDMI2.1signalmustnotexceed0.2pF.\nESDparasiticcapacitanceforothersignalsisrecommendedtousenomorethan1pF.\nPleasenoteindesign:\n1.ControlMOStubeCosscannotbetoolarge,otherwiseitwillaffectthesignalquality,itisrecommended\ntofollowthereferencechartmodelorthecorrespondingCossvalue.\n2.Routingimpedancecontroldifferential100ohm±10%;\n3.Inter-PairSkewmaximum＜3mil；\n4.Differentialinter-pairequivalencerequirement<200mil;\n5.Differentialinter-pairspaceisrecommendedtobemorethanorequalto7timestheHDMIlinewidth;\n6.HDMIandothersignalspaceisrecommendedtobemorethanorequalto7timestheHDMIlinewidth;\n7.Itisrecommendednottoaddanover-hole;\n8.I/Ocapacitancetogrounddoesnotexceed0.2pF.\n-eDPTXMode\nSupporteDPV1.3version,total4Lane,eDPTXmaximumoutputresolutionupto4K@60Hz\n♦Support1.62/2.7/5.4GbpsperLanerate;\n♦Support1Laneor2Laneor4Lanemode;\n♦SupportAUXchannelwithrateupto1Mbps.\nTakeeDPTX0asanexample,eDPTX1isthesameaseDPTX0.\neDP_TX0_D0P/D0N,eDP_TX0_D1P/D1N,eDP_TX0_D2P/D2N,eDP_TX0_D3P/D3Nneed100nFAC\ncouplingcapacitorinseries;becausethelowerESRandESLcanalsoreducetheimpedancechangeontheline,\nitisrecommendedtousethe0201packagingfortheACcouplingcapacitor,andthelayoutisplacedclosetothe\nFET3588-Cpin.\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -74-\nPleasenoteindesign:\n1.Routingimpedancecontroldifferential85ohm±10%；\n2.Inter-PairSkewmaximum＜3mil；\n3.Differentialinter-pairspaceisrecommendedtobemorethanorequalto4timestheEDPlinewidth;\n4.EDPandothersignalspaceisrecommendedtobemorethanorequalto4timestheEDPlinewidth;\n5.Thenumberofpermissibleholesforeachsignalisrecommendedtobenomorethan2.\n3.5.19.2MIPI_D/CPHY_TXinterface\nRK3588hastwoMIPID-PHY/C-PHYComboPHYTX:\n·D-PHYsupportsV2.0,D-PHYmodewith0/1/2/3Lane,datatransferrateupto4.5Gbps;\n·C-PHYsupportsV1.1version,C-PHYmodehas0/1/2Trio,3linesperTrioA/B/C,datatransferrateupto\n5.7Gbps/Trio(2.5Gsps).\nDPHYandCPHYconfigurationsupport:\n·MIPID-PHY/C-PHYComboPHY0TXandRXcanonlybeconfiguredasDPHY0TX,DPHY0RXmodeor\nCPHY0TX,CPHY0RXmodeatthesametime,anditdoesnotsupportoneconfiguredasDPHY0TXand\nanotherconfiguredasCPHY0RX\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -75-\n·MIPID-PHY/C-PHYComboPHY1TXandRXcanonlybeconfiguredasDPHY1TX,DPHY1RXmodeor\nCPHY1TX,CPHY1RXmodeatthesametime,anditdoesnotsupportoneconfiguredasDPHY1TXand\nanotherconfiguredasCPHY1RX\nMIPID/C-PHY0support(InD-PHYtimemode):\n·Supportx4Lanemode,MIPI_DPHY0_TX_D[3：0]datareferenceMIPI_DPHY0_TX_CLK;\nMIPID/C-PHY0support(InC-PHYtimemode):\n·Supports0/1/2Trio,3wiresperTrioA/B/C,MIPI_CPHY0_TX_TRIO[2:0]_A,\nMIPI_CPHY0_TX_TRIO[2:0]_B,MIPI_CPHY0_TX_TRIO[2:0]_C.\nMIPID/C-PHY1support(InD-PHYtimemode):\n·Supportx4Lanemode,MIPI_DPHY1_TX_D[3：0]datareferenceMIPI_DPHY1_TX_CLK;\nMIPID/C-PHY1support(InC-PHYtimemode):\n·Support0/1/2Trio,3wiresperTrioA/B/C,MIPI_CPHY1_TX_TRIO[2:0]_A,\nMIPI_CPHY1_TX_TRIO[2:0]_B,MIPI_CPHY1_TX_TRIO[2:0]_C.\nPleasenoteindesign:\n1.Routingimpedancecontroldifferential100ohm±10%；\n2.Inter-PairSkewmaximum＜3mil；\n3.Equivalentlengthbetweenclockanddata<6mil;\n4.Differentialinter-pairspaceisrecommendedtobemorethanorequalto4timestheMIPIlinewidth,and\natleast3timesMIPIlinewidth;\n5.MIPIandothersignalspaceisrecommendedtobemorethanorequalto4timestheMIPIlinewidth,and\natleast3timesMIPIlinewidth;\n6.WhenitisconfiguredasCPHY,single-endedroutingimpedancecontrol50ohm±10%;\n7.Inter-groupdelaydifference<3mil(TRIO0\\TRIO1\\TRIO2);\n8.Inter-group(TRIO0\\TRIO1\\TRIO2)equallengthrequirement<50mil;\n9.Thenumberofpermissibleholesforeachsignalisrecommendedtobenomorethan2.\n10.Theinter-pairspaceisrecommendedtobemorethanorequalto4timestheMIPIlinewidth;\n11.MIPIandothersignalspaceisrecommendedtobemorethanorequalto4timestheMIPIlinewidth.\n3.5.19.3DPTXInterface\nRK3588supportstwoDP1.4TXPHY(andUSB3.0Combo),outputresolutionupto8K@30Hz\n-Supports1.62/2.7G/5.4/8.1GbpsperLanerate;\n-Supports1Laneor2Laneor4Lanemode;\n-SupportsRGB/YUV(Upto10bit)format;\n-SupportsSingleStreamTransport(SST).\nPleaserefertosection3.5.15fortheUSBpinmultiplexing.\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -76-\nPleasenoteinDPdesign:\n1.DP0_TX_D0P/DON、DP0_TX_D1P/D1N、DP0_TX_D2P/D2N、DP0_TX_D3P/D3N、\n2.DP1_TX_D0P/DON、DP1_TX_D1P/D1N、DP1_TX_D2P/D2N、DP1_TX_D3P/D3Nneed100nFAC\ncouplingcapacitorinseries;becausethelowerESRandESLcanalsoreducetheimpedancechangeonthe\nline,itisrecommendedtousethe0201packagingfortheACcouplingcapacitor,andthelayoutisplaced\nclosetotheFET3588-Cpin.\n3.Routingimpedancecontroldifferential100ohm±10%(asDPinterfaceonly,nomultiplexing),differential\n95ohm±10%(USB3.0/DP1.4multiplexing);\n4.Differentialintra-pairtimedelaydifference＜3mil；\n5.Differentialinter-pairequivalencerequirement<500mil;\n6.Differentialinter-pairspaceisrecommendedtobemorethanorequalto6timestheDPlinewidth;\n7.DPandothersignalspaceisrecommendedtobemorethanorequalto6timestheDPlinewidth;\n8.Thenumberofpermissibleholesforeachsignalisrecommendedtobenomorethan2;\n9.I/Ocapacitancetogrounddoesnotexceed0.2pF.\n3.5.19.4BT1120TXInterface\nTheRK3588supports16bitBT1120outputinterfacewithmaximumoutputresolutionupto1920X1080@60Hz;\nitiscompatiblewith8bitBT656interface,supportingPALandNTSC.\nTheOK3588multiplexesthisgroupofsignalsintootherfunctionssuchasGPIO.Ifwewantmatchitto\nBT1120TXinterface,pleaserefertothePinMuxtableforthemultiplexingrelationship.\nTheBT1120andBT656multiplexingrelationshipsareasfollows:\nPinName BT656（8bit） BT1120（16bit）\nBT1120_CLKOUT CLKOUT CLKOUT\nBT1120_D15 -- D15\nBT1120_D14 -- D14\nBT1120_D13 -- D13\nBT1120_D12 -- D12\nBT1120_D11 -- D11\nBT1120_D10 -- D10\nBT1120_D9 -- D9\nBT1120_D8 -- D8\nBT1120_D7 D7 D7\nBT1120_D6 D6 D6\nBT1120_D5 D5 D5\nBT1120_D4 D4 D4\nBT1120_D3 D3 D3\nBT1120_D2 D2 D2\nBT1120_D1 D1 D1\nBT1120_D0 D0 D0\nBT1120outputinterfacedatacorrespondence,supportYCSwap:\nPinNameDefaultMode Swap打开\nPixel#0 Pixel#1 Pixel#0 Pixel#1\nBT1120_D0Y0[0] Y1[0] Cb0[0] Cr0[0]\nBT1120_D1Y0[1] Y1[1] Cb0[1] Cr0[1]\nBT1120_D2Y0[2] Y1[2] Cb0[2] Cr0[2]\nBT1120_D3Y0[3] Y1[3] Cb0[3] Cr0[3]\nBT1120_D4Y0[4] Y1[4] Cb0[4] Cr0[4]\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -77-\nBT1120_D5Y0[5] Y1[5] Cb0[5] Cr0[5]\nBT1120_D6Y0[6] Y1[6] Cb0[6] Cr0[6]\nBT1120_D7Y0[7] Y1[7] Cb0[7] Cr0[7]\nBT1120_D8Cb0[0] Cr0[0] Y0[0] Y1[0]\nBT1120_D9Cb0[1] Cr0[1] Y0[1] Y1[1]\nBT1120_D10Cb0[2] Cr0[2] Y0[2] Y1[2]\nBT1120_D11Cb0[3] Cr0[3] Y0[3] Y1[3]\nBT1120_D12Cb0[4] Cr0[4] Y0[4] Y1[4]\nBT1120_D13Cb0[5] Cr0[5] Y0[5] Y1[5]\nBT1120_D14Cb0[6] Cr0[6] Y0[6] Y1[6]\nBT1120_D15Cb0[7] Cr0[7] Y0[7] Y1[7]\nPleasenoteindesign:\n1.BT1120outputinterfacepinlevelis3.3Vbydefault,anditneedstomatchthelevelaccordingtotheactual\nIOpowersupplyrequirementsofperipherals,ifitneedstobechangedto1.8V,pleasecontactForlinx;\n2.BT1120outputinterfacepull-upandpull-downandmatchingdesignrecommendationsareasfollows:\nSignalInternal\nPull-\nup&downConnectionMethodDescription\n(Chipside)\nBT1120_D[15:0]Pull-downDirectlyconnected,ifitisavailable,itis\nrecommendedtoreserveseriesresistorsnearthe\nFET3588-Cend.BT1120Data\noutput\nBT1120_CLKPull-down22ohmresistorinseries,nearthedevicesideBT1120Clock\noutput\n3.Whentheboard-to-boardconnectionisachievedthroughtheconnector,itisrecommendedtoconnecta\ncertainresistancevalueinseries(between22ohmand100ohm,dependingontheabilitytomeettheSI\ntest),andreserveTVSdevices.\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -78-\nAppendixI.OK3588-CDevelopmentBoard\nOverallAndroidUnitConsumptionDiagram\nHardware TestItems Voltage(V)Current\nTransient\nPeak\nValueStable\nValue\nDevelopment\nBoardStandbyPower 12 700 280\nSoMStandbyPower 12 480 91\nANTUTUValue 12 550 480\nNote：\n1.PeakCurrent:Maximumcurrentvalueduringbooting;\n2.StableValue:Currentvaluestaysonthebootscreenafterbooting\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -79-\nAppendixII.MinimumSystemDiagram\n\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -80-\n\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -81-\n\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -82-\n\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -83-\nNote:TheminimumsystemincludesSoMpowersupply,systemflashcircuit,anddebuggingserialportcircuit.\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -84-\nAppendixⅢ.ConnectorSpecificationDiagram\nSoMconnectormodelDF40C-100DP-0.4V(51),pleaserefertothediagramsfor\nspecification:\n\nHardware_UM\nFET3588-C、OK3588-C\nwww.forlinx.net -85-\nCarrierboardmodelDF40C-100DS-0.4V(51),pleaserefertothediagramsforspecification:\n\n'}]
!==============================================================================!
### Component Summary: OK3588-C

#### Key Specifications:
- **Voltage Ratings**: 
  - Main Power Supply Voltage: 12V (11.5V to 12.5V)
- **Current Ratings**: 
  - Standby Power: 12V, 700mA (Peak), 280mA (Stable)
  - SoM Standby Power: 12V, 480mA (Peak), 91mA (Stable)
- **Power Consumption**: 
  - Varies based on operation mode; typical consumption during operation is around 550mA.
- **Operating Temperature Range**: 
  - Operating: 0°C to 80°C (Commercial grade)
  - Storage: -40°C to +125°C
- **Package Type**: 
  - System on Module (SoM) with dimensions of 68mm x 50mm.
- **Special Features**: 
  - Supports multiple interfaces including HDMI, USB 3.0, PCIe, and MIPI.
  - Integrated NPU for AI processing with 6 TOPs computing power.
  - Supports 8K video decoding and encoding.
- **Moisture Sensitive Level**: 
  - Not specified in the provided text.

#### Description:
The **OK3588-C** is a high-performance System on Module (SoM) based on the RK3588 SoC from Rockchip. It integrates a quad-core Cortex-A76 and Cortex-A55 CPU architecture, along with a powerful GPU (G610MP4) and a dedicated NPU for AI applications. The module is designed for industrial applications requiring robust processing capabilities, high memory bandwidth, and extensive connectivity options.

#### Typical Applications:
- **Information Release Terminals**: Used in kiosks and digital signage.
- **Intelligent Cabin**: Applications in automotive and smart vehicle systems.
- **Smart Screens**: For interactive displays and digital signage.
- **Edge Computing**: Processing data closer to the source for reduced latency.
- **High-end IPC (Industrial PC)**: Suitable for demanding industrial applications.
- **Smart NVR (Network Video Recorder)**: For video surveillance systems.
- **Premium Tablets and ARM PCs**: High-performance computing in portable devices.

The OK3588-C is particularly suited for applications that require high processing power, advanced graphics capabilities, and support for multiple high-resolution video outputs, making it ideal for modern multimedia and AI-driven applications.