{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 22:58:34 2022 " "Info: Processing started: Fri Dec 16 22:58:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off StepperMotor -c stepper --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off StepperMotor -c stepper --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 16 16 184 32 "clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "speedSel\[5\] " "Info: Assuming node \"speedSel\[5\]\" is an undefined clock" {  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "speedSel\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "speedSel\[4\] " "Info: Assuming node \"speedSel\[4\]\" is an undefined clock" {  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "speedSel\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "speedSel\[6\] " "Info: Assuming node \"speedSel\[6\]\" is an undefined clock" {  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "speedSel\[6\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "speedSel\[7\] " "Info: Assuming node \"speedSel\[7\]\" is an undefined clock" {  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "speedSel\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "speedSel\[3\] " "Info: Assuming node \"speedSel\[3\]\" is an undefined clock" {  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "speedSel\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "speedSel\[1\] " "Info: Assuming node \"speedSel\[1\]\" is an undefined clock" {  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "speedSel\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "speedSel\[2\] " "Info: Assuming node \"speedSel\[2\]\" is an undefined clock" {  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "speedSel\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "PEncoder:inst2\|Outp\[0\]~14 " "Info: Detected gated clock \"PEncoder:inst2\|Outp\[0\]~14\" as buffer" {  } { { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PEncoder:inst2\|Outp\[0\]~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PEncoder:inst2\|Outp\[1\]~16 " "Info: Detected gated clock \"PEncoder:inst2\|Outp\[1\]~16\" as buffer" {  } { { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PEncoder:inst2\|Outp\[1\]~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PEncoder:inst2\|Outp\[0\]~15 " "Info: Detected gated clock \"PEncoder:inst2\|Outp\[0\]~15\" as buffer" {  } { { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PEncoder:inst2\|Outp\[0\]~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clkDivider:inst\|Mux0~0 " "Info: Detected gated clock \"clkDivider:inst\|Mux0~0\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clkDivider:inst\|Mux0~1 " "Info: Detected gated clock \"clkDivider:inst\|Mux0~1\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clkDivider:inst\|Mux0~3 " "Info: Detected gated clock \"clkDivider:inst\|Mux0~3\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PEncoder:inst2\|Outp\[1\]~17 " "Info: Detected gated clock \"PEncoder:inst2\|Outp\[1\]~17\" as buffer" {  } { { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PEncoder:inst2\|Outp\[1\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clkDivider:inst\|Mux0~4 " "Info: Detected gated clock \"clkDivider:inst\|Mux0~4\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|Mux0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clkDivider:inst\|Mux0~5 " "Info: Detected gated clock \"clkDivider:inst\|Mux0~5\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|Mux0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PEncoder:inst2\|Equal0~1 " "Info: Detected gated clock \"PEncoder:inst2\|Equal0~1\" as buffer" {  } { { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PEncoder:inst2\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PEncoder:inst2\|Equal0~0 " "Info: Detected gated clock \"PEncoder:inst2\|Equal0~0\" as buffer" {  } { { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PEncoder:inst2\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDivider:inst\|counter\[23\] " "Info: Detected ripple clock \"clkDivider:inst\|counter\[23\]\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|counter\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDivider:inst\|counter\[22\] " "Info: Detected ripple clock \"clkDivider:inst\|counter\[22\]\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|counter\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDivider:inst\|counter\[21\] " "Info: Detected ripple clock \"clkDivider:inst\|counter\[21\]\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|counter\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDivider:inst\|counter\[20\] " "Info: Detected ripple clock \"clkDivider:inst\|counter\[20\]\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|counter\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDivider:inst\|counter\[19\] " "Info: Detected ripple clock \"clkDivider:inst\|counter\[19\]\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|counter\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDivider:inst\|counter\[18\] " "Info: Detected ripple clock \"clkDivider:inst\|counter\[18\]\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|counter\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDivider:inst\|counter\[17\] " "Info: Detected ripple clock \"clkDivider:inst\|counter\[17\]\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|counter\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDivider:inst\|counter\[16\] " "Info: Detected ripple clock \"clkDivider:inst\|counter\[16\]\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|counter\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clkDivider:inst\|counter\[0\] register clkDivider:inst\|counter\[15\] 390.17 MHz 2.563 ns Internal " "Info: Clock \"clk\" has Internal fmax of 390.17 MHz between source register \"clkDivider:inst\|counter\[0\]\" and destination register \"clkDivider:inst\|counter\[15\]\" (period= 2.563 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.351 ns + Longest register register " "Info: + Longest register to register delay is 2.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkDivider:inst\|counter\[0\] 1 REG LCFF_X58_Y20_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y20_N9; Fanout = 2; REG Node = 'clkDivider:inst\|counter\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDivider:inst|counter[0] } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns clkDivider:inst\|counter\[0\]~49 2 COMB LCCOMB_X58_Y20_N8 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X58_Y20_N8; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[0\]~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { clkDivider:inst|counter[0] clkDivider:inst|counter[0]~49 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns clkDivider:inst\|counter\[1\]~51 3 COMB LCCOMB_X58_Y20_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X58_Y20_N10; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[1\]~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[0]~49 clkDivider:inst|counter[1]~51 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns clkDivider:inst\|counter\[2\]~53 4 COMB LCCOMB_X58_Y20_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X58_Y20_N12; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[2\]~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[1]~51 clkDivider:inst|counter[2]~53 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.001 ns clkDivider:inst\|counter\[3\]~55 5 COMB LCCOMB_X58_Y20_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.001 ns; Loc. = LCCOMB_X58_Y20_N14; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[3\]~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { clkDivider:inst|counter[2]~53 clkDivider:inst|counter[3]~55 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.072 ns clkDivider:inst\|counter\[4\]~57 6 COMB LCCOMB_X58_Y20_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.072 ns; Loc. = LCCOMB_X58_Y20_N16; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[4\]~57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[3]~55 clkDivider:inst|counter[4]~57 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.143 ns clkDivider:inst\|counter\[5\]~59 7 COMB LCCOMB_X58_Y20_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.143 ns; Loc. = LCCOMB_X58_Y20_N18; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[5\]~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[4]~57 clkDivider:inst|counter[5]~59 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.214 ns clkDivider:inst\|counter\[6\]~61 8 COMB LCCOMB_X58_Y20_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.214 ns; Loc. = LCCOMB_X58_Y20_N20; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[6\]~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[5]~59 clkDivider:inst|counter[6]~61 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.285 ns clkDivider:inst\|counter\[7\]~63 9 COMB LCCOMB_X58_Y20_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.285 ns; Loc. = LCCOMB_X58_Y20_N22; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[7\]~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[6]~61 clkDivider:inst|counter[7]~63 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns clkDivider:inst\|counter\[8\]~65 10 COMB LCCOMB_X58_Y20_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X58_Y20_N24; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[8\]~65'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[7]~63 clkDivider:inst|counter[8]~65 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns clkDivider:inst\|counter\[9\]~67 11 COMB LCCOMB_X58_Y20_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X58_Y20_N26; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[9\]~67'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[8]~65 clkDivider:inst|counter[9]~67 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns clkDivider:inst\|counter\[10\]~69 12 COMB LCCOMB_X58_Y20_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X58_Y20_N28; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[10\]~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[9]~67 clkDivider:inst|counter[10]~69 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.644 ns clkDivider:inst\|counter\[11\]~71 13 COMB LCCOMB_X58_Y20_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.644 ns; Loc. = LCCOMB_X58_Y20_N30; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[11\]~71'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { clkDivider:inst|counter[10]~69 clkDivider:inst|counter[11]~71 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.715 ns clkDivider:inst\|counter\[12\]~73 14 COMB LCCOMB_X58_Y19_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.715 ns; Loc. = LCCOMB_X58_Y19_N0; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[12\]~73'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[11]~71 clkDivider:inst|counter[12]~73 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.786 ns clkDivider:inst\|counter\[13\]~75 15 COMB LCCOMB_X58_Y19_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.786 ns; Loc. = LCCOMB_X58_Y19_N2; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[13\]~75'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[12]~73 clkDivider:inst|counter[13]~75 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.857 ns clkDivider:inst\|counter\[14\]~77 16 COMB LCCOMB_X58_Y19_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.857 ns; Loc. = LCCOMB_X58_Y19_N4; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[14\]~77'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[13]~75 clkDivider:inst|counter[14]~77 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.267 ns clkDivider:inst\|counter\[15\]~78 17 COMB LCCOMB_X58_Y19_N6 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 2.267 ns; Loc. = LCCOMB_X58_Y19_N6; Fanout = 1; COMB Node = 'clkDivider:inst\|counter\[15\]~78'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { clkDivider:inst|counter[14]~77 clkDivider:inst|counter[15]~78 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.351 ns clkDivider:inst\|counter\[15\] 18 REG LCFF_X58_Y19_N7 2 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 2.351 ns; Loc. = LCFF_X58_Y19_N7; Fanout = 2; REG Node = 'clkDivider:inst\|counter\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clkDivider:inst|counter[15]~78 clkDivider:inst|counter[15] } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.044 ns ( 86.94 % ) " "Info: Total cell delay = 2.044 ns ( 86.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 13.06 % ) " "Info: Total interconnect delay = 0.307 ns ( 13.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { clkDivider:inst|counter[0] clkDivider:inst|counter[0]~49 clkDivider:inst|counter[1]~51 clkDivider:inst|counter[2]~53 clkDivider:inst|counter[3]~55 clkDivider:inst|counter[4]~57 clkDivider:inst|counter[5]~59 clkDivider:inst|counter[6]~61 clkDivider:inst|counter[7]~63 clkDivider:inst|counter[8]~65 clkDivider:inst|counter[9]~67 clkDivider:inst|counter[10]~69 clkDivider:inst|counter[11]~71 clkDivider:inst|counter[12]~73 clkDivider:inst|counter[13]~75 clkDivider:inst|counter[14]~77 clkDivider:inst|counter[15]~78 clkDivider:inst|counter[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { clkDivider:inst|counter[0] {} clkDivider:inst|counter[0]~49 {} clkDivider:inst|counter[1]~51 {} clkDivider:inst|counter[2]~53 {} clkDivider:inst|counter[3]~55 {} clkDivider:inst|counter[4]~57 {} clkDivider:inst|counter[5]~59 {} clkDivider:inst|counter[6]~61 {} clkDivider:inst|counter[7]~63 {} clkDivider:inst|counter[8]~65 {} clkDivider:inst|counter[9]~67 {} clkDivider:inst|counter[10]~69 {} clkDivider:inst|counter[11]~71 {} clkDivider:inst|counter[12]~73 {} clkDivider:inst|counter[13]~75 {} clkDivider:inst|counter[14]~77 {} clkDivider:inst|counter[15]~78 {} clkDivider:inst|counter[15] {} } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.687 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 16 16 184 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 16 16 184 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns clkDivider:inst\|counter\[15\] 3 REG LCFF_X58_Y19_N7 2 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X58_Y19_N7; Fanout = 2; REG Node = 'clkDivider:inst\|counter\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk~clkctrl clkDivider:inst|counter[15] } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clk clk~clkctrl clkDivider:inst|counter[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clk {} clk~combout {} clk~clkctrl {} clkDivider:inst|counter[15] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.685 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 16 16 184 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 16 16 184 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns clkDivider:inst\|counter\[0\] 3 REG LCFF_X58_Y20_N9 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X58_Y20_N9; Fanout = 2; REG Node = 'clkDivider:inst\|counter\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clk~clkctrl clkDivider:inst|counter[0] } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clk clk~clkctrl clkDivider:inst|counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clk {} clk~combout {} clk~clkctrl {} clkDivider:inst|counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clk clk~clkctrl clkDivider:inst|counter[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clk {} clk~combout {} clk~clkctrl {} clkDivider:inst|counter[15] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clk clk~clkctrl clkDivider:inst|counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clk {} clk~combout {} clk~clkctrl {} clkDivider:inst|counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { clkDivider:inst|counter[0] clkDivider:inst|counter[0]~49 clkDivider:inst|counter[1]~51 clkDivider:inst|counter[2]~53 clkDivider:inst|counter[3]~55 clkDivider:inst|counter[4]~57 clkDivider:inst|counter[5]~59 clkDivider:inst|counter[6]~61 clkDivider:inst|counter[7]~63 clkDivider:inst|counter[8]~65 clkDivider:inst|counter[9]~67 clkDivider:inst|counter[10]~69 clkDivider:inst|counter[11]~71 clkDivider:inst|counter[12]~73 clkDivider:inst|counter[13]~75 clkDivider:inst|counter[14]~77 clkDivider:inst|counter[15]~78 clkDivider:inst|counter[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { clkDivider:inst|counter[0] {} clkDivider:inst|counter[0]~49 {} clkDivider:inst|counter[1]~51 {} clkDivider:inst|counter[2]~53 {} clkDivider:inst|counter[3]~55 {} clkDivider:inst|counter[4]~57 {} clkDivider:inst|counter[5]~59 {} clkDivider:inst|counter[6]~61 {} clkDivider:inst|counter[7]~63 {} clkDivider:inst|counter[8]~65 {} clkDivider:inst|counter[9]~67 {} clkDivider:inst|counter[10]~69 {} clkDivider:inst|counter[11]~71 {} clkDivider:inst|counter[12]~73 {} clkDivider:inst|counter[13]~75 {} clkDivider:inst|counter[14]~77 {} clkDivider:inst|counter[15]~78 {} clkDivider:inst|counter[15] {} } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clk clk~clkctrl clkDivider:inst|counter[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clk {} clk~combout {} clk~clkctrl {} clkDivider:inst|counter[15] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clk clk~clkctrl clkDivider:inst|counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clk {} clk~combout {} clk~clkctrl {} clkDivider:inst|counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "speedSel\[5\] register Control:inst1\|PS.S1 register Control:inst1\|stepperDrive\[3\] 300.66 MHz 3.326 ns Internal " "Info: Clock \"speedSel\[5\]\" has Internal fmax of 300.66 MHz between source register \"Control:inst1\|PS.S1\" and destination register \"Control:inst1\|stepperDrive\[3\]\" (period= 3.326 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.044 ns + Longest register register " "Info: + Longest register to register delay is 1.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S1 1 REG LCFF_X64_Y31_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.245 ns) 0.568 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y31_N18 2 " "Info: 2: + IC(0.323 ns) + CELL(0.245 ns) = 0.568 ns; Loc. = LCCOMB_X64_Y31_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 0.960 ns Control:inst1\|stepperDrive\[3\]~8 3 COMB LCCOMB_X64_Y31_N24 1 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.960 ns; Loc. = LCCOMB_X64_Y31_N24; Fanout = 1; COMB Node = 'Control:inst1\|stepperDrive\[3\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.044 ns Control:inst1\|stepperDrive\[3\] 4 REG LCFF_X64_Y31_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.044 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.479 ns ( 45.88 % ) " "Info: Total cell delay = 0.479 ns ( 45.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 54.12 % ) " "Info: Total interconnect delay = 0.565 ns ( 54.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.044 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.323ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.068 ns - Smallest " "Info: - Smallest clock skew is -2.068 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[5\] destination 6.042 ns + Shortest register " "Info: + Shortest clock path from clock \"speedSel\[5\]\" to destination register is 6.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns speedSel\[5\] 1 CLK PIN_AD13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 3; CLK Node = 'speedSel\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[5] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.150 ns) 3.111 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X57_Y19_N26 2 " "Info: 2: + IC(1.972 ns) + CELL(0.150 ns) = 3.111 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { speedSel[5] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.507 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X57_Y19_N24 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.507 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 4.475 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.475 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 6.042 ns Control:inst1\|stepperDrive\[3\] 5 REG LCFF_X64_Y31_N25 1 " "Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 6.042 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 30.22 % ) " "Info: Total cell delay = 1.826 ns ( 30.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.216 ns ( 69.78 % ) " "Info: Total interconnect delay = 4.216 ns ( 69.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.042 ns" { speedSel[5] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.042 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.972ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[5\] source 8.110 ns - Longest register " "Info: - Longest clock path from clock \"speedSel\[5\]\" to source register is 8.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns speedSel\[5\] 1 CLK PIN_AD13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 3; CLK Node = 'speedSel\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[5] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.150 ns) 3.112 ns PEncoder:inst2\|Outp\[0\]~15 2 COMB LCCOMB_X57_Y19_N30 4 " "Info: 2: + IC(1.973 ns) + CELL(0.150 ns) = 3.112 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { speedSel[5] PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.275 ns) 3.814 ns clkDivider:inst\|Mux0~4 3 COMB LCCOMB_X58_Y19_N30 1 " "Info: 3: + IC(0.427 ns) + CELL(0.275 ns) = 3.814 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 4.928 ns clkDivider:inst\|Mux0~5 4 COMB LCCOMB_X57_Y19_N8 1 " "Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 4.928 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 5.575 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X57_Y19_N24 1 " "Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 5.575 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 6.543 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 6.543 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 8.110 ns Control:inst1\|PS.S1 7 REG LCFF_X64_Y31_N9 3 " "Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.110 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.777 ns ( 34.24 % ) " "Info: Total cell delay = 2.777 ns ( 34.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.333 ns ( 65.76 % ) " "Info: Total interconnect delay = 5.333 ns ( 65.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.110 ns" { speedSel[5] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.110 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.973ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.150ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.042 ns" { speedSel[5] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.042 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.972ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.110 ns" { speedSel[5] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.110 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.973ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.150ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.044 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.323ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.042 ns" { speedSel[5] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.042 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.972ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.110 ns" { speedSel[5] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.110 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.973ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.150ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "speedSel\[4\] register Control:inst1\|PS.S1 register Control:inst1\|stepperDrive\[3\] 259.34 MHz 3.856 ns Internal " "Info: Clock \"speedSel\[4\]\" has Internal fmax of 259.34 MHz between source register \"Control:inst1\|PS.S1\" and destination register \"Control:inst1\|stepperDrive\[3\]\" (period= 3.856 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.044 ns + Longest register register " "Info: + Longest register to register delay is 1.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S1 1 REG LCFF_X64_Y31_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.245 ns) 0.568 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y31_N18 2 " "Info: 2: + IC(0.323 ns) + CELL(0.245 ns) = 0.568 ns; Loc. = LCCOMB_X64_Y31_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 0.960 ns Control:inst1\|stepperDrive\[3\]~8 3 COMB LCCOMB_X64_Y31_N24 1 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.960 ns; Loc. = LCCOMB_X64_Y31_N24; Fanout = 1; COMB Node = 'Control:inst1\|stepperDrive\[3\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.044 ns Control:inst1\|stepperDrive\[3\] 4 REG LCFF_X64_Y31_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.044 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.479 ns ( 45.88 % ) " "Info: Total cell delay = 0.479 ns ( 45.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 54.12 % ) " "Info: Total interconnect delay = 0.565 ns ( 54.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.044 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.323ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.598 ns - Smallest " "Info: - Smallest clock skew is -2.598 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[4\] destination 6.159 ns + Shortest register " "Info: + Shortest clock path from clock \"speedSel\[4\]\" to destination register is 6.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[4\] 1 CLK PIN_AF14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 3; CLK Node = 'speedSel\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[4] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.275 ns) 3.228 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X57_Y19_N26 2 " "Info: 2: + IC(1.954 ns) + CELL(0.275 ns) = 3.228 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { speedSel[4] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.624 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X57_Y19_N24 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.624 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 4.592 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.592 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 6.159 ns Control:inst1\|stepperDrive\[3\] 5 REG LCFF_X64_Y31_N25 1 " "Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 6.159 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 31.84 % ) " "Info: Total cell delay = 1.961 ns ( 31.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.198 ns ( 68.16 % ) " "Info: Total interconnect delay = 4.198 ns ( 68.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.159 ns" { speedSel[4] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.159 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.954ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[4\] source 8.757 ns - Longest register " "Info: - Longest clock path from clock \"speedSel\[4\]\" to source register is 8.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[4\] 1 CLK PIN_AF14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 3; CLK Node = 'speedSel\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[4] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.275 ns) 3.228 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X57_Y19_N20 1 " "Info: 2: + IC(1.954 ns) + CELL(0.275 ns) = 3.228 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { speedSel[4] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.759 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X57_Y19_N30 4 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.759 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.275 ns) 4.461 ns clkDivider:inst\|Mux0~4 4 COMB LCCOMB_X58_Y19_N30 1 " "Info: 4: + IC(0.427 ns) + CELL(0.275 ns) = 4.461 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 5.575 ns clkDivider:inst\|Mux0~5 5 COMB LCCOMB_X57_Y19_N8 1 " "Info: 5: + IC(0.676 ns) + CELL(0.438 ns) = 5.575 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 6.222 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X57_Y19_N24 1 " "Info: 6: + IC(0.259 ns) + CELL(0.388 ns) = 6.222 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 7.190 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G7 8 " "Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 7.190 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 8.757 ns Control:inst1\|PS.S1 8 REG LCFF_X64_Y31_N9 3 " "Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 8.757 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.187 ns ( 36.39 % ) " "Info: Total cell delay = 3.187 ns ( 36.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.570 ns ( 63.61 % ) " "Info: Total interconnect delay = 5.570 ns ( 63.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { speedSel[4] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.954ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.159 ns" { speedSel[4] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.159 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.954ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { speedSel[4] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.954ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.044 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.323ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.159 ns" { speedSel[4] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.159 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.954ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { speedSel[4] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.954ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "speedSel\[6\] register Control:inst1\|PS.S1 register Control:inst1\|stepperDrive\[3\] 296.47 MHz 3.373 ns Internal " "Info: Clock \"speedSel\[6\]\" has Internal fmax of 296.47 MHz between source register \"Control:inst1\|PS.S1\" and destination register \"Control:inst1\|stepperDrive\[3\]\" (period= 3.373 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.044 ns + Longest register register " "Info: + Longest register to register delay is 1.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S1 1 REG LCFF_X64_Y31_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.245 ns) 0.568 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y31_N18 2 " "Info: 2: + IC(0.323 ns) + CELL(0.245 ns) = 0.568 ns; Loc. = LCCOMB_X64_Y31_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 0.960 ns Control:inst1\|stepperDrive\[3\]~8 3 COMB LCCOMB_X64_Y31_N24 1 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.960 ns; Loc. = LCCOMB_X64_Y31_N24; Fanout = 1; COMB Node = 'Control:inst1\|stepperDrive\[3\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.044 ns Control:inst1\|stepperDrive\[3\] 4 REG LCFF_X64_Y31_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.044 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.479 ns ( 45.88 % ) " "Info: Total cell delay = 0.479 ns ( 45.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 54.12 % ) " "Info: Total interconnect delay = 0.565 ns ( 54.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.044 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.323ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.115 ns - Smallest " "Info: - Smallest clock skew is -2.115 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[6\] destination 5.939 ns + Shortest register " "Info: + Shortest clock path from clock \"speedSel\[6\]\" to destination register is 5.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns speedSel\[6\] 1 CLK PIN_AC13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'speedSel\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[6] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.648 ns) + CELL(0.371 ns) 3.008 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X57_Y19_N26 2 " "Info: 2: + IC(1.648 ns) + CELL(0.371 ns) = 3.008 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { speedSel[6] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.404 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X57_Y19_N24 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.404 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 4.372 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.372 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 5.939 ns Control:inst1\|stepperDrive\[3\] 5 REG LCFF_X64_Y31_N25 1 " "Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 5.939 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 34.47 % ) " "Info: Total cell delay = 2.047 ns ( 34.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.892 ns ( 65.53 % ) " "Info: Total interconnect delay = 3.892 ns ( 65.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { speedSel[6] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.648ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.371ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[6\] source 8.054 ns - Longest register " "Info: - Longest clock path from clock \"speedSel\[6\]\" to source register is 8.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns speedSel\[6\] 1 CLK PIN_AC13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'speedSel\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[6] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.420 ns) 3.056 ns PEncoder:inst2\|Outp\[0\]~15 2 COMB LCCOMB_X57_Y19_N30 4 " "Info: 2: + IC(1.647 ns) + CELL(0.420 ns) = 3.056 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { speedSel[6] PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.275 ns) 3.758 ns clkDivider:inst\|Mux0~4 3 COMB LCCOMB_X58_Y19_N30 1 " "Info: 3: + IC(0.427 ns) + CELL(0.275 ns) = 3.758 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 4.872 ns clkDivider:inst\|Mux0~5 4 COMB LCCOMB_X57_Y19_N8 1 " "Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 4.872 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 5.519 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X57_Y19_N24 1 " "Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 5.519 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 6.487 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 6.487 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 8.054 ns Control:inst1\|PS.S1 7 REG LCFF_X64_Y31_N9 3 " "Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.054 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.047 ns ( 37.83 % ) " "Info: Total cell delay = 3.047 ns ( 37.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.007 ns ( 62.17 % ) " "Info: Total interconnect delay = 5.007 ns ( 62.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.054 ns" { speedSel[6] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.054 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.647ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.420ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { speedSel[6] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.648ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.371ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.054 ns" { speedSel[6] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.054 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.647ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.420ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.044 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.323ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { speedSel[6] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.648ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.371ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.054 ns" { speedSel[6] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.054 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.647ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.420ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "speedSel\[7\] register Control:inst1\|PS.S1 register Control:inst1\|stepperDrive\[3\] 297.27 MHz 3.364 ns Internal " "Info: Clock \"speedSel\[7\]\" has Internal fmax of 297.27 MHz between source register \"Control:inst1\|PS.S1\" and destination register \"Control:inst1\|stepperDrive\[3\]\" (period= 3.364 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.044 ns + Longest register register " "Info: + Longest register to register delay is 1.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S1 1 REG LCFF_X64_Y31_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.245 ns) 0.568 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y31_N18 2 " "Info: 2: + IC(0.323 ns) + CELL(0.245 ns) = 0.568 ns; Loc. = LCCOMB_X64_Y31_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 0.960 ns Control:inst1\|stepperDrive\[3\]~8 3 COMB LCCOMB_X64_Y31_N24 1 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.960 ns; Loc. = LCCOMB_X64_Y31_N24; Fanout = 1; COMB Node = 'Control:inst1\|stepperDrive\[3\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.044 ns Control:inst1\|stepperDrive\[3\] 4 REG LCFF_X64_Y31_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.044 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.479 ns ( 45.88 % ) " "Info: Total cell delay = 0.479 ns ( 45.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 54.12 % ) " "Info: Total interconnect delay = 0.565 ns ( 54.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.044 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.323ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.106 ns - Smallest " "Info: - Smallest clock skew is -2.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[7\] destination 6.094 ns + Shortest register " "Info: + Shortest clock path from clock \"speedSel\[7\]\" to destination register is 6.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns speedSel\[7\] 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'speedSel\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[7] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.398 ns) 3.163 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X57_Y19_N26 2 " "Info: 2: + IC(1.786 ns) + CELL(0.398 ns) = 3.163 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { speedSel[7] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.559 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X57_Y19_N24 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.559 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 4.527 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.527 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 6.094 ns Control:inst1\|stepperDrive\[3\] 5 REG LCFF_X64_Y31_N25 1 " "Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 6.094 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.064 ns ( 33.87 % ) " "Info: Total cell delay = 2.064 ns ( 33.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.030 ns ( 66.13 % ) " "Info: Total interconnect delay = 4.030 ns ( 66.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { speedSel[7] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.094 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.786ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.979ns 0.398ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[7\] source 8.200 ns - Longest register " "Info: - Longest clock path from clock \"speedSel\[7\]\" to source register is 8.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns speedSel\[7\] 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'speedSel\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[7] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.438 ns) 3.202 ns PEncoder:inst2\|Outp\[0\]~15 2 COMB LCCOMB_X57_Y19_N30 4 " "Info: 2: + IC(1.785 ns) + CELL(0.438 ns) = 3.202 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { speedSel[7] PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.275 ns) 3.904 ns clkDivider:inst\|Mux0~4 3 COMB LCCOMB_X58_Y19_N30 1 " "Info: 3: + IC(0.427 ns) + CELL(0.275 ns) = 3.904 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 5.018 ns clkDivider:inst\|Mux0~5 4 COMB LCCOMB_X57_Y19_N8 1 " "Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 5.018 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 5.665 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X57_Y19_N24 1 " "Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 5.665 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 6.633 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 6.633 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 8.200 ns Control:inst1\|PS.S1 7 REG LCFF_X64_Y31_N9 3 " "Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.200 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.055 ns ( 37.26 % ) " "Info: Total cell delay = 3.055 ns ( 37.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.145 ns ( 62.74 % ) " "Info: Total interconnect delay = 5.145 ns ( 62.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { speedSel[7] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.785ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.979ns 0.438ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { speedSel[7] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.094 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.786ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.979ns 0.398ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { speedSel[7] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.785ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.979ns 0.438ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.044 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.323ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { speedSel[7] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.094 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.786ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.979ns 0.398ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { speedSel[7] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.785ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.979ns 0.438ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "speedSel\[3\] register Control:inst1\|PS.S1 register Control:inst1\|stepperDrive\[3\] 395.57 MHz 2.528 ns Internal " "Info: Clock \"speedSel\[3\]\" has Internal fmax of 395.57 MHz between source register \"Control:inst1\|PS.S1\" and destination register \"Control:inst1\|stepperDrive\[3\]\" (period= 2.528 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.044 ns + Longest register register " "Info: + Longest register to register delay is 1.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S1 1 REG LCFF_X64_Y31_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.245 ns) 0.568 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y31_N18 2 " "Info: 2: + IC(0.323 ns) + CELL(0.245 ns) = 0.568 ns; Loc. = LCCOMB_X64_Y31_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 0.960 ns Control:inst1\|stepperDrive\[3\]~8 3 COMB LCCOMB_X64_Y31_N24 1 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.960 ns; Loc. = LCCOMB_X64_Y31_N24; Fanout = 1; COMB Node = 'Control:inst1\|stepperDrive\[3\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.044 ns Control:inst1\|stepperDrive\[3\] 4 REG LCFF_X64_Y31_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.044 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.479 ns ( 45.88 % ) " "Info: Total cell delay = 0.479 ns ( 45.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 54.12 % ) " "Info: Total interconnect delay = 0.565 ns ( 54.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.044 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.323ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.270 ns - Smallest " "Info: - Smallest clock skew is -1.270 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[3\] destination 7.248 ns + Shortest register " "Info: + Shortest clock path from clock \"speedSel\[3\]\" to destination register is 7.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'speedSel\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[3] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.150 ns) 2.989 ns PEncoder:inst2\|Equal0~1 2 COMB LCCOMB_X57_Y19_N14 2 " "Info: 2: + IC(1.840 ns) + CELL(0.150 ns) = 2.989 ns; Loc. = LCCOMB_X57_Y19_N14; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.990 ns" { speedSel[3] PEncoder:inst2|Equal0~1 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 3.529 ns PEncoder:inst2\|Outp\[1\]~17 3 COMB LCCOMB_X57_Y19_N16 2 " "Info: 3: + IC(0.265 ns) + CELL(0.275 ns) = 3.529 ns; Loc. = LCCOMB_X57_Y19_N16; Fanout = 2; COMB Node = 'PEncoder:inst2\|Outp\[1\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 4.066 ns clkDivider:inst\|Mux0~5 4 COMB LCCOMB_X57_Y19_N8 1 " "Info: 4: + IC(0.262 ns) + CELL(0.275 ns) = 4.066 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 4.713 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X57_Y19_N24 1 " "Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 4.713 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 5.681 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 5.681 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 7.248 ns Control:inst1\|stepperDrive\[3\] 7 REG LCFF_X64_Y31_N25 1 " "Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 7.248 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.624 ns ( 36.20 % ) " "Info: Total cell delay = 2.624 ns ( 36.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.624 ns ( 63.80 % ) " "Info: Total interconnect delay = 4.624 ns ( 63.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { speedSel[3] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.248 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.840ns 0.265ns 0.262ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[3\] source 8.518 ns - Longest register " "Info: - Longest clock path from clock \"speedSel\[3\]\" to source register is 8.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'speedSel\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[3] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.150 ns) 2.989 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X57_Y19_N20 1 " "Info: 2: + IC(1.840 ns) + CELL(0.150 ns) = 2.989 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.990 ns" { speedSel[3] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.520 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X57_Y19_N30 4 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.520 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.275 ns) 4.222 ns clkDivider:inst\|Mux0~4 4 COMB LCCOMB_X58_Y19_N30 1 " "Info: 4: + IC(0.427 ns) + CELL(0.275 ns) = 4.222 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 5.336 ns clkDivider:inst\|Mux0~5 5 COMB LCCOMB_X57_Y19_N8 1 " "Info: 5: + IC(0.676 ns) + CELL(0.438 ns) = 5.336 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 5.983 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X57_Y19_N24 1 " "Info: 6: + IC(0.259 ns) + CELL(0.388 ns) = 5.983 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 6.951 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G7 8 " "Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 6.951 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 8.518 ns Control:inst1\|PS.S1 8 REG LCFF_X64_Y31_N9 3 " "Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 8.518 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 35.95 % ) " "Info: Total cell delay = 3.062 ns ( 35.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.456 ns ( 64.05 % ) " "Info: Total interconnect delay = 5.456 ns ( 64.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.518 ns" { speedSel[3] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.518 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.840ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { speedSel[3] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.248 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.840ns 0.265ns 0.262ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.518 ns" { speedSel[3] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.518 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.840ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.044 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.323ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { speedSel[3] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.248 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.840ns 0.265ns 0.262ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.518 ns" { speedSel[3] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.518 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.840ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "speedSel\[1\] register register Control:inst1\|PS.S1 Control:inst1\|stepperDrive\[3\] 420.17 MHz Internal " "Info: Clock \"speedSel\[1\]\" Internal fmax is restricted to 420.17 MHz between source register \"Control:inst1\|PS.S1\" and destination register \"Control:inst1\|stepperDrive\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.044 ns + Longest register register " "Info: + Longest register to register delay is 1.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S1 1 REG LCFF_X64_Y31_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.245 ns) 0.568 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y31_N18 2 " "Info: 2: + IC(0.323 ns) + CELL(0.245 ns) = 0.568 ns; Loc. = LCCOMB_X64_Y31_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 0.960 ns Control:inst1\|stepperDrive\[3\]~8 3 COMB LCCOMB_X64_Y31_N24 1 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.960 ns; Loc. = LCCOMB_X64_Y31_N24; Fanout = 1; COMB Node = 'Control:inst1\|stepperDrive\[3\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.044 ns Control:inst1\|stepperDrive\[3\] 4 REG LCFF_X64_Y31_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.044 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.479 ns ( 45.88 % ) " "Info: Total cell delay = 0.479 ns ( 45.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 54.12 % ) " "Info: Total interconnect delay = 0.565 ns ( 54.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.044 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.323ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.628 ns - Smallest " "Info: - Smallest clock skew is -0.628 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[1\] destination 7.125 ns + Shortest register " "Info: + Shortest clock path from clock \"speedSel\[1\]\" to destination register is 7.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[1\] 1 CLK PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; CLK Node = 'speedSel\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[1] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.416 ns) 2.224 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X57_Y19_N20 1 " "Info: 2: + IC(0.809 ns) + CELL(0.416 ns) = 2.224 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.755 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X57_Y19_N30 4 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 2.755 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.275 ns) 3.459 ns clkDivider:inst\|Mux0~0 4 COMB LCCOMB_X58_Y19_N24 1 " "Info: 4: + IC(0.429 ns) + CELL(0.275 ns) = 3.459 ns; Loc. = LCCOMB_X58_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.150 ns) 4.053 ns clkDivider:inst\|Mux0~2 5 COMB LCCOMB_X57_Y19_N4 1 " "Info: 5: + IC(0.444 ns) + CELL(0.150 ns) = 4.053 ns; Loc. = LCCOMB_X57_Y19_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 4.590 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X57_Y19_N24 1 " "Info: 6: + IC(0.262 ns) + CELL(0.275 ns) = 4.590 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 5.558 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G7 8 " "Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 5.558 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 7.125 ns Control:inst1\|stepperDrive\[3\] 8 REG LCFF_X64_Y31_N25 1 " "Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 7.125 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.927 ns ( 41.08 % ) " "Info: Total cell delay = 2.927 ns ( 41.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.198 ns ( 58.92 % ) " "Info: Total interconnect delay = 4.198 ns ( 58.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.125 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.125 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 0.809ns 0.256ns 0.429ns 0.444ns 0.262ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.416ns 0.275ns 0.275ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[1\] source 7.753 ns - Longest register " "Info: - Longest clock path from clock \"speedSel\[1\]\" to source register is 7.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[1\] 1 CLK PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; CLK Node = 'speedSel\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[1] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.416 ns) 2.224 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X57_Y19_N20 1 " "Info: 2: + IC(0.809 ns) + CELL(0.416 ns) = 2.224 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.755 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X57_Y19_N30 4 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 2.755 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.275 ns) 3.457 ns clkDivider:inst\|Mux0~4 4 COMB LCCOMB_X58_Y19_N30 1 " "Info: 4: + IC(0.427 ns) + CELL(0.275 ns) = 3.457 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 4.571 ns clkDivider:inst\|Mux0~5 5 COMB LCCOMB_X57_Y19_N8 1 " "Info: 5: + IC(0.676 ns) + CELL(0.438 ns) = 4.571 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 5.218 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X57_Y19_N24 1 " "Info: 6: + IC(0.259 ns) + CELL(0.388 ns) = 5.218 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 6.186 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G7 8 " "Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 6.186 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 7.753 ns Control:inst1\|PS.S1 8 REG LCFF_X64_Y31_N9 3 " "Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 7.753 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.328 ns ( 42.93 % ) " "Info: Total cell delay = 3.328 ns ( 42.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.425 ns ( 57.07 % ) " "Info: Total interconnect delay = 4.425 ns ( 57.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.753 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.753 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 0.809ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.416ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.125 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.125 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 0.809ns 0.256ns 0.429ns 0.444ns 0.262ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.416ns 0.275ns 0.275ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.753 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.753 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 0.809ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.416ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.044 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.323ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.125 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.125 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 0.809ns 0.256ns 0.429ns 0.444ns 0.262ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.416ns 0.275ns 0.275ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.753 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.753 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 0.809ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.416ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Control:inst1|stepperDrive[3] {} } {  } {  } "" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "speedSel\[2\] register Control:inst1\|PS.S1 register Control:inst1\|stepperDrive\[3\] 374.39 MHz 2.671 ns Internal " "Info: Clock \"speedSel\[2\]\" has Internal fmax of 374.39 MHz between source register \"Control:inst1\|PS.S1\" and destination register \"Control:inst1\|stepperDrive\[3\]\" (period= 2.671 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.044 ns + Longest register register " "Info: + Longest register to register delay is 1.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S1 1 REG LCFF_X64_Y31_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.245 ns) 0.568 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y31_N18 2 " "Info: 2: + IC(0.323 ns) + CELL(0.245 ns) = 0.568 ns; Loc. = LCCOMB_X64_Y31_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 0.960 ns Control:inst1\|stepperDrive\[3\]~8 3 COMB LCCOMB_X64_Y31_N24 1 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.960 ns; Loc. = LCCOMB_X64_Y31_N24; Fanout = 1; COMB Node = 'Control:inst1\|stepperDrive\[3\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.044 ns Control:inst1\|stepperDrive\[3\] 4 REG LCFF_X64_Y31_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.044 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.479 ns ( 45.88 % ) " "Info: Total cell delay = 0.479 ns ( 45.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 54.12 % ) " "Info: Total interconnect delay = 0.565 ns ( 54.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.044 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.323ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.413 ns - Smallest " "Info: - Smallest clock skew is -1.413 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[2\] destination 6.347 ns + Shortest register " "Info: + Shortest clock path from clock \"speedSel\[2\]\" to destination register is 6.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[2\] 1 CLK PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'speedSel\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[2] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.275 ns) 2.088 ns PEncoder:inst2\|Equal0~1 2 COMB LCCOMB_X57_Y19_N14 2 " "Info: 2: + IC(0.814 ns) + CELL(0.275 ns) = 2.088 ns; Loc. = LCCOMB_X57_Y19_N14; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { speedSel[2] PEncoder:inst2|Equal0~1 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 2.628 ns PEncoder:inst2\|Outp\[1\]~17 3 COMB LCCOMB_X57_Y19_N16 2 " "Info: 3: + IC(0.265 ns) + CELL(0.275 ns) = 2.628 ns; Loc. = LCCOMB_X57_Y19_N16; Fanout = 2; COMB Node = 'PEncoder:inst2\|Outp\[1\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 3.165 ns clkDivider:inst\|Mux0~5 4 COMB LCCOMB_X57_Y19_N8 1 " "Info: 4: + IC(0.262 ns) + CELL(0.275 ns) = 3.165 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 3.812 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X57_Y19_N24 1 " "Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 3.812 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 4.780 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 4.780 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 6.347 ns Control:inst1\|stepperDrive\[3\] 7 REG LCFF_X64_Y31_N25 1 " "Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 6.347 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.749 ns ( 43.31 % ) " "Info: Total cell delay = 2.749 ns ( 43.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.598 ns ( 56.69 % ) " "Info: Total interconnect delay = 3.598 ns ( 56.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.347 ns" { speedSel[2] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.347 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 0.814ns 0.265ns 0.262ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[2\] source 7.760 ns - Longest register " "Info: - Longest clock path from clock \"speedSel\[2\]\" to source register is 7.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[2\] 1 CLK PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'speedSel\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[2] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.408 ns) 2.231 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X57_Y19_N20 1 " "Info: 2: + IC(0.824 ns) + CELL(0.408 ns) = 2.231 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.762 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X57_Y19_N30 4 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 2.762 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.275 ns) 3.464 ns clkDivider:inst\|Mux0~4 4 COMB LCCOMB_X58_Y19_N30 1 " "Info: 4: + IC(0.427 ns) + CELL(0.275 ns) = 3.464 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 4.578 ns clkDivider:inst\|Mux0~5 5 COMB LCCOMB_X57_Y19_N8 1 " "Info: 5: + IC(0.676 ns) + CELL(0.438 ns) = 4.578 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 5.225 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X57_Y19_N24 1 " "Info: 6: + IC(0.259 ns) + CELL(0.388 ns) = 5.225 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 6.193 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G7 8 " "Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 6.193 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 7.760 ns Control:inst1\|PS.S1 8 REG LCFF_X64_Y31_N9 3 " "Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 7.760 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.320 ns ( 42.78 % ) " "Info: Total cell delay = 3.320 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.440 ns ( 57.22 % ) " "Info: Total interconnect delay = 4.440 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.760 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.760 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 0.824ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.408ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.347 ns" { speedSel[2] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.347 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 0.814ns 0.265ns 0.262ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.760 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.760 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 0.824ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.408ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.044 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.323ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.347 ns" { speedSel[2] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.347 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 0.814ns 0.265ns 0.262ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.760 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.760 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 0.824ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.408ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 12 " "Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:inst1\|PS.S2 Control:inst1\|PS.S1 clk 397 ps " "Info: Found hold time violation between source  pin or register \"Control:inst1\|PS.S2\" and destination pin or register \"Control:inst1\|PS.S1\" for clock \"clk\" (Hold time is 397 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.934 ns + Largest " "Info: + Largest clock skew is 0.934 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.798 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 16 16 184 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(0.787 ns) 3.729 ns clkDivider:inst\|counter\[22\] 2 REG LCFF_X58_Y19_N21 3 " "Info: 2: + IC(1.943 ns) + CELL(0.787 ns) = 3.729 ns; Loc. = LCFF_X58_Y19_N21; Fanout = 3; REG Node = 'clkDivider:inst\|counter\[22\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clk clkDivider:inst|counter[22] } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.438 ns) 4.502 ns clkDivider:inst\|Mux0~4 3 COMB LCCOMB_X58_Y19_N30 1 " "Info: 3: + IC(0.335 ns) + CELL(0.438 ns) = 4.502 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { clkDivider:inst|counter[22] clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 5.616 ns clkDivider:inst\|Mux0~5 4 COMB LCCOMB_X57_Y19_N8 1 " "Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 5.616 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 6.263 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X57_Y19_N24 1 " "Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 6.263 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 7.231 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 7.231 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 8.798 ns Control:inst1\|PS.S1 7 REG LCFF_X64_Y31_N9 3 " "Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.798 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.587 ns ( 40.77 % ) " "Info: Total cell delay = 3.587 ns ( 40.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.211 ns ( 59.23 % ) " "Info: Total interconnect delay = 5.211 ns ( 59.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk clkDivider:inst|counter[22] clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk {} clk~combout {} clkDivider:inst|counter[22] {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.943ns 0.335ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.864 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 7.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 16 16 184 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(0.787 ns) 3.729 ns clkDivider:inst\|counter\[17\] 2 REG LCFF_X58_Y19_N11 3 " "Info: 2: + IC(1.943 ns) + CELL(0.787 ns) = 3.729 ns; Loc. = LCFF_X58_Y19_N11; Fanout = 3; REG Node = 'clkDivider:inst\|counter\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clk clkDivider:inst|counter[17] } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.150 ns) 4.198 ns clkDivider:inst\|Mux0~0 3 COMB LCCOMB_X58_Y19_N24 1 " "Info: 3: + IC(0.319 ns) + CELL(0.150 ns) = 4.198 ns; Loc. = LCCOMB_X58_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { clkDivider:inst|counter[17] clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.150 ns) 4.792 ns clkDivider:inst\|Mux0~2 4 COMB LCCOMB_X57_Y19_N4 1 " "Info: 4: + IC(0.444 ns) + CELL(0.150 ns) = 4.792 ns; Loc. = LCCOMB_X57_Y19_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 5.329 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X57_Y19_N24 1 " "Info: 5: + IC(0.262 ns) + CELL(0.275 ns) = 5.329 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 6.297 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 6.297 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 7.864 ns Control:inst1\|PS.S2 7 REG LCFF_X64_Y31_N7 2 " "Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 7.864 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.898 ns ( 36.85 % ) " "Info: Total cell delay = 2.898 ns ( 36.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.966 ns ( 63.15 % ) " "Info: Total interconnect delay = 4.966 ns ( 63.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.864 ns" { clk clkDivider:inst|counter[17] clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.864 ns" { clk {} clk~combout {} clkDivider:inst|counter[17] {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.943ns 0.319ns 0.444ns 0.262ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk clkDivider:inst|counter[22] clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk {} clk~combout {} clkDivider:inst|counter[22] {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.943ns 0.335ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.864 ns" { clk clkDivider:inst|counter[17] clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.864 ns" { clk {} clk~combout {} clkDivider:inst|counter[17] {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.943ns 0.319ns 0.444ns 0.262ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.553 ns - Shortest register register " "Info: - Shortest register to register delay is 0.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S2 1 REG LCFF_X64_Y31_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.150 ns) 0.469 ns Control:inst1\|Selector1~0 2 COMB LCCOMB_X64_Y31_N8 1 " "Info: 2: + IC(0.319 ns) + CELL(0.150 ns) = 0.469 ns; Loc. = LCCOMB_X64_Y31_N8; Fanout = 1; COMB Node = 'Control:inst1\|Selector1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.553 ns Control:inst1\|PS.S1 3 REG LCFF_X64_Y31_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.31 % ) " "Info: Total cell delay = 0.234 ns ( 42.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.319 ns ( 57.69 % ) " "Info: Total interconnect delay = 0.319 ns ( 57.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { Control:inst1|PS.S2 {} Control:inst1|Selector1~0 {} Control:inst1|PS.S1 {} } { 0.000ns 0.319ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk clkDivider:inst|counter[22] clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk {} clk~combout {} clkDivider:inst|counter[22] {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.943ns 0.335ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.864 ns" { clk clkDivider:inst|counter[17] clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.864 ns" { clk {} clk~combout {} clkDivider:inst|counter[17] {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.943ns 0.319ns 0.444ns 0.262ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { Control:inst1|PS.S2 {} Control:inst1|Selector1~0 {} Control:inst1|PS.S1 {} } { 0.000ns 0.319ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "speedSel\[5\] 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"speedSel\[5\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:inst1\|PS.S2 Control:inst1\|PS.S1 speedSel\[5\] 1.531 ns " "Info: Found hold time violation between source  pin or register \"Control:inst1\|PS.S2\" and destination pin or register \"Control:inst1\|PS.S1\" for clock \"speedSel\[5\]\" (Hold time is 1.531 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.068 ns + Largest " "Info: + Largest clock skew is 2.068 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[5\] destination 8.110 ns + Longest register " "Info: + Longest clock path from clock \"speedSel\[5\]\" to destination register is 8.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns speedSel\[5\] 1 CLK PIN_AD13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 3; CLK Node = 'speedSel\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[5] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.150 ns) 3.112 ns PEncoder:inst2\|Outp\[0\]~15 2 COMB LCCOMB_X57_Y19_N30 4 " "Info: 2: + IC(1.973 ns) + CELL(0.150 ns) = 3.112 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { speedSel[5] PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.275 ns) 3.814 ns clkDivider:inst\|Mux0~4 3 COMB LCCOMB_X58_Y19_N30 1 " "Info: 3: + IC(0.427 ns) + CELL(0.275 ns) = 3.814 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 4.928 ns clkDivider:inst\|Mux0~5 4 COMB LCCOMB_X57_Y19_N8 1 " "Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 4.928 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 5.575 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X57_Y19_N24 1 " "Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 5.575 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 6.543 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 6.543 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 8.110 ns Control:inst1\|PS.S1 7 REG LCFF_X64_Y31_N9 3 " "Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.110 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.777 ns ( 34.24 % ) " "Info: Total cell delay = 2.777 ns ( 34.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.333 ns ( 65.76 % ) " "Info: Total interconnect delay = 5.333 ns ( 65.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.110 ns" { speedSel[5] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.110 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.973ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.150ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[5\] source 6.042 ns - Shortest register " "Info: - Shortest clock path from clock \"speedSel\[5\]\" to source register is 6.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns speedSel\[5\] 1 CLK PIN_AD13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 3; CLK Node = 'speedSel\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[5] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.150 ns) 3.111 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X57_Y19_N26 2 " "Info: 2: + IC(1.972 ns) + CELL(0.150 ns) = 3.111 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { speedSel[5] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.507 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X57_Y19_N24 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.507 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 4.475 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.475 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 6.042 ns Control:inst1\|PS.S2 5 REG LCFF_X64_Y31_N7 2 " "Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 6.042 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 30.22 % ) " "Info: Total cell delay = 1.826 ns ( 30.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.216 ns ( 69.78 % ) " "Info: Total interconnect delay = 4.216 ns ( 69.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.042 ns" { speedSel[5] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.042 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.972ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.110 ns" { speedSel[5] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.110 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.973ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.150ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.042 ns" { speedSel[5] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.042 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.972ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.553 ns - Shortest register register " "Info: - Shortest register to register delay is 0.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S2 1 REG LCFF_X64_Y31_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.150 ns) 0.469 ns Control:inst1\|Selector1~0 2 COMB LCCOMB_X64_Y31_N8 1 " "Info: 2: + IC(0.319 ns) + CELL(0.150 ns) = 0.469 ns; Loc. = LCCOMB_X64_Y31_N8; Fanout = 1; COMB Node = 'Control:inst1\|Selector1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.553 ns Control:inst1\|PS.S1 3 REG LCFF_X64_Y31_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.31 % ) " "Info: Total cell delay = 0.234 ns ( 42.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.319 ns ( 57.69 % ) " "Info: Total interconnect delay = 0.319 ns ( 57.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { Control:inst1|PS.S2 {} Control:inst1|Selector1~0 {} Control:inst1|PS.S1 {} } { 0.000ns 0.319ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.110 ns" { speedSel[5] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.110 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.973ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.150ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.042 ns" { speedSel[5] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.042 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.972ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { Control:inst1|PS.S2 {} Control:inst1|Selector1~0 {} Control:inst1|PS.S1 {} } { 0.000ns 0.319ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "speedSel\[4\] 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"speedSel\[4\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:inst1\|PS.S2 Control:inst1\|PS.S1 speedSel\[4\] 2.061 ns " "Info: Found hold time violation between source  pin or register \"Control:inst1\|PS.S2\" and destination pin or register \"Control:inst1\|PS.S1\" for clock \"speedSel\[4\]\" (Hold time is 2.061 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.598 ns + Largest " "Info: + Largest clock skew is 2.598 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[4\] destination 8.757 ns + Longest register " "Info: + Longest clock path from clock \"speedSel\[4\]\" to destination register is 8.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[4\] 1 CLK PIN_AF14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 3; CLK Node = 'speedSel\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[4] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.275 ns) 3.228 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X57_Y19_N20 1 " "Info: 2: + IC(1.954 ns) + CELL(0.275 ns) = 3.228 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { speedSel[4] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.759 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X57_Y19_N30 4 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.759 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.275 ns) 4.461 ns clkDivider:inst\|Mux0~4 4 COMB LCCOMB_X58_Y19_N30 1 " "Info: 4: + IC(0.427 ns) + CELL(0.275 ns) = 4.461 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 5.575 ns clkDivider:inst\|Mux0~5 5 COMB LCCOMB_X57_Y19_N8 1 " "Info: 5: + IC(0.676 ns) + CELL(0.438 ns) = 5.575 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 6.222 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X57_Y19_N24 1 " "Info: 6: + IC(0.259 ns) + CELL(0.388 ns) = 6.222 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 7.190 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G7 8 " "Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 7.190 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 8.757 ns Control:inst1\|PS.S1 8 REG LCFF_X64_Y31_N9 3 " "Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 8.757 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.187 ns ( 36.39 % ) " "Info: Total cell delay = 3.187 ns ( 36.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.570 ns ( 63.61 % ) " "Info: Total interconnect delay = 5.570 ns ( 63.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { speedSel[4] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.954ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[4\] source 6.159 ns - Shortest register " "Info: - Shortest clock path from clock \"speedSel\[4\]\" to source register is 6.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[4\] 1 CLK PIN_AF14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 3; CLK Node = 'speedSel\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[4] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.275 ns) 3.228 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X57_Y19_N26 2 " "Info: 2: + IC(1.954 ns) + CELL(0.275 ns) = 3.228 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { speedSel[4] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.624 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X57_Y19_N24 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.624 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 4.592 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.592 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 6.159 ns Control:inst1\|PS.S2 5 REG LCFF_X64_Y31_N7 2 " "Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 6.159 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 31.84 % ) " "Info: Total cell delay = 1.961 ns ( 31.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.198 ns ( 68.16 % ) " "Info: Total interconnect delay = 4.198 ns ( 68.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.159 ns" { speedSel[4] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.159 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.954ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { speedSel[4] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.954ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.159 ns" { speedSel[4] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.159 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.954ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.553 ns - Shortest register register " "Info: - Shortest register to register delay is 0.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S2 1 REG LCFF_X64_Y31_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.150 ns) 0.469 ns Control:inst1\|Selector1~0 2 COMB LCCOMB_X64_Y31_N8 1 " "Info: 2: + IC(0.319 ns) + CELL(0.150 ns) = 0.469 ns; Loc. = LCCOMB_X64_Y31_N8; Fanout = 1; COMB Node = 'Control:inst1\|Selector1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.553 ns Control:inst1\|PS.S1 3 REG LCFF_X64_Y31_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.31 % ) " "Info: Total cell delay = 0.234 ns ( 42.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.319 ns ( 57.69 % ) " "Info: Total interconnect delay = 0.319 ns ( 57.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { Control:inst1|PS.S2 {} Control:inst1|Selector1~0 {} Control:inst1|PS.S1 {} } { 0.000ns 0.319ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { speedSel[4] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.954ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.159 ns" { speedSel[4] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.159 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.954ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { Control:inst1|PS.S2 {} Control:inst1|Selector1~0 {} Control:inst1|PS.S1 {} } { 0.000ns 0.319ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "speedSel\[6\] 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"speedSel\[6\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:inst1\|PS.S2 Control:inst1\|PS.S1 speedSel\[6\] 1.578 ns " "Info: Found hold time violation between source  pin or register \"Control:inst1\|PS.S2\" and destination pin or register \"Control:inst1\|PS.S1\" for clock \"speedSel\[6\]\" (Hold time is 1.578 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.115 ns + Largest " "Info: + Largest clock skew is 2.115 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[6\] destination 8.054 ns + Longest register " "Info: + Longest clock path from clock \"speedSel\[6\]\" to destination register is 8.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns speedSel\[6\] 1 CLK PIN_AC13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'speedSel\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[6] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.420 ns) 3.056 ns PEncoder:inst2\|Outp\[0\]~15 2 COMB LCCOMB_X57_Y19_N30 4 " "Info: 2: + IC(1.647 ns) + CELL(0.420 ns) = 3.056 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { speedSel[6] PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.275 ns) 3.758 ns clkDivider:inst\|Mux0~4 3 COMB LCCOMB_X58_Y19_N30 1 " "Info: 3: + IC(0.427 ns) + CELL(0.275 ns) = 3.758 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 4.872 ns clkDivider:inst\|Mux0~5 4 COMB LCCOMB_X57_Y19_N8 1 " "Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 4.872 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 5.519 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X57_Y19_N24 1 " "Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 5.519 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 6.487 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 6.487 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 8.054 ns Control:inst1\|PS.S1 7 REG LCFF_X64_Y31_N9 3 " "Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.054 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.047 ns ( 37.83 % ) " "Info: Total cell delay = 3.047 ns ( 37.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.007 ns ( 62.17 % ) " "Info: Total interconnect delay = 5.007 ns ( 62.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.054 ns" { speedSel[6] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.054 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.647ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.420ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[6\] source 5.939 ns - Shortest register " "Info: - Shortest clock path from clock \"speedSel\[6\]\" to source register is 5.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns speedSel\[6\] 1 CLK PIN_AC13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'speedSel\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[6] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.648 ns) + CELL(0.371 ns) 3.008 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X57_Y19_N26 2 " "Info: 2: + IC(1.648 ns) + CELL(0.371 ns) = 3.008 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { speedSel[6] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.404 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X57_Y19_N24 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.404 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 4.372 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.372 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 5.939 ns Control:inst1\|PS.S2 5 REG LCFF_X64_Y31_N7 2 " "Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 5.939 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 34.47 % ) " "Info: Total cell delay = 2.047 ns ( 34.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.892 ns ( 65.53 % ) " "Info: Total interconnect delay = 3.892 ns ( 65.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { speedSel[6] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.648ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.371ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.054 ns" { speedSel[6] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.054 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.647ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.420ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { speedSel[6] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.648ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.371ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.553 ns - Shortest register register " "Info: - Shortest register to register delay is 0.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S2 1 REG LCFF_X64_Y31_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.150 ns) 0.469 ns Control:inst1\|Selector1~0 2 COMB LCCOMB_X64_Y31_N8 1 " "Info: 2: + IC(0.319 ns) + CELL(0.150 ns) = 0.469 ns; Loc. = LCCOMB_X64_Y31_N8; Fanout = 1; COMB Node = 'Control:inst1\|Selector1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.553 ns Control:inst1\|PS.S1 3 REG LCFF_X64_Y31_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.31 % ) " "Info: Total cell delay = 0.234 ns ( 42.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.319 ns ( 57.69 % ) " "Info: Total interconnect delay = 0.319 ns ( 57.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { Control:inst1|PS.S2 {} Control:inst1|Selector1~0 {} Control:inst1|PS.S1 {} } { 0.000ns 0.319ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.054 ns" { speedSel[6] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.054 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.647ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.420ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { speedSel[6] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.648ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.371ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { Control:inst1|PS.S2 {} Control:inst1|Selector1~0 {} Control:inst1|PS.S1 {} } { 0.000ns 0.319ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "speedSel\[7\] 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"speedSel\[7\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:inst1\|PS.S2 Control:inst1\|PS.S1 speedSel\[7\] 1.569 ns " "Info: Found hold time violation between source  pin or register \"Control:inst1\|PS.S2\" and destination pin or register \"Control:inst1\|PS.S1\" for clock \"speedSel\[7\]\" (Hold time is 1.569 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.106 ns + Largest " "Info: + Largest clock skew is 2.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[7\] destination 8.200 ns + Longest register " "Info: + Longest clock path from clock \"speedSel\[7\]\" to destination register is 8.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns speedSel\[7\] 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'speedSel\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[7] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.438 ns) 3.202 ns PEncoder:inst2\|Outp\[0\]~15 2 COMB LCCOMB_X57_Y19_N30 4 " "Info: 2: + IC(1.785 ns) + CELL(0.438 ns) = 3.202 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { speedSel[7] PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.275 ns) 3.904 ns clkDivider:inst\|Mux0~4 3 COMB LCCOMB_X58_Y19_N30 1 " "Info: 3: + IC(0.427 ns) + CELL(0.275 ns) = 3.904 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 5.018 ns clkDivider:inst\|Mux0~5 4 COMB LCCOMB_X57_Y19_N8 1 " "Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 5.018 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 5.665 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X57_Y19_N24 1 " "Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 5.665 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 6.633 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 6.633 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 8.200 ns Control:inst1\|PS.S1 7 REG LCFF_X64_Y31_N9 3 " "Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.200 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.055 ns ( 37.26 % ) " "Info: Total cell delay = 3.055 ns ( 37.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.145 ns ( 62.74 % ) " "Info: Total interconnect delay = 5.145 ns ( 62.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { speedSel[7] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.785ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.979ns 0.438ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[7\] source 6.094 ns - Shortest register " "Info: - Shortest clock path from clock \"speedSel\[7\]\" to source register is 6.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns speedSel\[7\] 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'speedSel\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[7] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.398 ns) 3.163 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X57_Y19_N26 2 " "Info: 2: + IC(1.786 ns) + CELL(0.398 ns) = 3.163 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { speedSel[7] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.559 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X57_Y19_N24 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.559 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 4.527 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.527 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 6.094 ns Control:inst1\|PS.S2 5 REG LCFF_X64_Y31_N7 2 " "Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 6.094 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.064 ns ( 33.87 % ) " "Info: Total cell delay = 2.064 ns ( 33.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.030 ns ( 66.13 % ) " "Info: Total interconnect delay = 4.030 ns ( 66.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { speedSel[7] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.094 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.786ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.979ns 0.398ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { speedSel[7] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.785ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.979ns 0.438ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { speedSel[7] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.094 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.786ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.979ns 0.398ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.553 ns - Shortest register register " "Info: - Shortest register to register delay is 0.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S2 1 REG LCFF_X64_Y31_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.150 ns) 0.469 ns Control:inst1\|Selector1~0 2 COMB LCCOMB_X64_Y31_N8 1 " "Info: 2: + IC(0.319 ns) + CELL(0.150 ns) = 0.469 ns; Loc. = LCCOMB_X64_Y31_N8; Fanout = 1; COMB Node = 'Control:inst1\|Selector1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.553 ns Control:inst1\|PS.S1 3 REG LCFF_X64_Y31_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.31 % ) " "Info: Total cell delay = 0.234 ns ( 42.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.319 ns ( 57.69 % ) " "Info: Total interconnect delay = 0.319 ns ( 57.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { Control:inst1|PS.S2 {} Control:inst1|Selector1~0 {} Control:inst1|PS.S1 {} } { 0.000ns 0.319ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { speedSel[7] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.785ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.979ns 0.438ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { speedSel[7] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.094 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.786ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.979ns 0.398ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { Control:inst1|PS.S2 {} Control:inst1|Selector1~0 {} Control:inst1|PS.S1 {} } { 0.000ns 0.319ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "speedSel\[3\] 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"speedSel\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:inst1\|PS.S2 Control:inst1\|PS.S1 speedSel\[3\] 733 ps " "Info: Found hold time violation between source  pin or register \"Control:inst1\|PS.S2\" and destination pin or register \"Control:inst1\|PS.S1\" for clock \"speedSel\[3\]\" (Hold time is 733 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.270 ns + Largest " "Info: + Largest clock skew is 1.270 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[3\] destination 8.518 ns + Longest register " "Info: + Longest clock path from clock \"speedSel\[3\]\" to destination register is 8.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'speedSel\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[3] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.150 ns) 2.989 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X57_Y19_N20 1 " "Info: 2: + IC(1.840 ns) + CELL(0.150 ns) = 2.989 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.990 ns" { speedSel[3] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.520 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X57_Y19_N30 4 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.520 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.275 ns) 4.222 ns clkDivider:inst\|Mux0~4 4 COMB LCCOMB_X58_Y19_N30 1 " "Info: 4: + IC(0.427 ns) + CELL(0.275 ns) = 4.222 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 5.336 ns clkDivider:inst\|Mux0~5 5 COMB LCCOMB_X57_Y19_N8 1 " "Info: 5: + IC(0.676 ns) + CELL(0.438 ns) = 5.336 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 5.983 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X57_Y19_N24 1 " "Info: 6: + IC(0.259 ns) + CELL(0.388 ns) = 5.983 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 6.951 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G7 8 " "Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 6.951 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 8.518 ns Control:inst1\|PS.S1 8 REG LCFF_X64_Y31_N9 3 " "Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 8.518 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 35.95 % ) " "Info: Total cell delay = 3.062 ns ( 35.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.456 ns ( 64.05 % ) " "Info: Total interconnect delay = 5.456 ns ( 64.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.518 ns" { speedSel[3] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.518 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.840ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[3\] source 7.248 ns - Shortest register " "Info: - Shortest clock path from clock \"speedSel\[3\]\" to source register is 7.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'speedSel\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[3] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.150 ns) 2.989 ns PEncoder:inst2\|Equal0~1 2 COMB LCCOMB_X57_Y19_N14 2 " "Info: 2: + IC(1.840 ns) + CELL(0.150 ns) = 2.989 ns; Loc. = LCCOMB_X57_Y19_N14; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.990 ns" { speedSel[3] PEncoder:inst2|Equal0~1 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 3.529 ns PEncoder:inst2\|Outp\[1\]~17 3 COMB LCCOMB_X57_Y19_N16 2 " "Info: 3: + IC(0.265 ns) + CELL(0.275 ns) = 3.529 ns; Loc. = LCCOMB_X57_Y19_N16; Fanout = 2; COMB Node = 'PEncoder:inst2\|Outp\[1\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 4.066 ns clkDivider:inst\|Mux0~5 4 COMB LCCOMB_X57_Y19_N8 1 " "Info: 4: + IC(0.262 ns) + CELL(0.275 ns) = 4.066 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 4.713 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X57_Y19_N24 1 " "Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 4.713 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 5.681 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 5.681 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 7.248 ns Control:inst1\|PS.S2 7 REG LCFF_X64_Y31_N7 2 " "Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 7.248 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.624 ns ( 36.20 % ) " "Info: Total cell delay = 2.624 ns ( 36.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.624 ns ( 63.80 % ) " "Info: Total interconnect delay = 4.624 ns ( 63.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { speedSel[3] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.248 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.840ns 0.265ns 0.262ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.518 ns" { speedSel[3] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.518 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.840ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { speedSel[3] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.248 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.840ns 0.265ns 0.262ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.553 ns - Shortest register register " "Info: - Shortest register to register delay is 0.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S2 1 REG LCFF_X64_Y31_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.150 ns) 0.469 ns Control:inst1\|Selector1~0 2 COMB LCCOMB_X64_Y31_N8 1 " "Info: 2: + IC(0.319 ns) + CELL(0.150 ns) = 0.469 ns; Loc. = LCCOMB_X64_Y31_N8; Fanout = 1; COMB Node = 'Control:inst1\|Selector1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.553 ns Control:inst1\|PS.S1 3 REG LCFF_X64_Y31_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.31 % ) " "Info: Total cell delay = 0.234 ns ( 42.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.319 ns ( 57.69 % ) " "Info: Total interconnect delay = 0.319 ns ( 57.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { Control:inst1|PS.S2 {} Control:inst1|Selector1~0 {} Control:inst1|PS.S1 {} } { 0.000ns 0.319ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.518 ns" { speedSel[3] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.518 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.840ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { speedSel[3] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.248 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.840ns 0.265ns 0.262ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { Control:inst1|PS.S2 {} Control:inst1|Selector1~0 {} Control:inst1|PS.S1 {} } { 0.000ns 0.319ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "speedSel\[1\] 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"speedSel\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:inst1\|PS.S2 Control:inst1\|PS.S1 speedSel\[1\] 91 ps " "Info: Found hold time violation between source  pin or register \"Control:inst1\|PS.S2\" and destination pin or register \"Control:inst1\|PS.S1\" for clock \"speedSel\[1\]\" (Hold time is 91 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.628 ns + Largest " "Info: + Largest clock skew is 0.628 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[1\] destination 7.753 ns + Longest register " "Info: + Longest clock path from clock \"speedSel\[1\]\" to destination register is 7.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[1\] 1 CLK PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; CLK Node = 'speedSel\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[1] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.416 ns) 2.224 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X57_Y19_N20 1 " "Info: 2: + IC(0.809 ns) + CELL(0.416 ns) = 2.224 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.755 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X57_Y19_N30 4 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 2.755 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.275 ns) 3.457 ns clkDivider:inst\|Mux0~4 4 COMB LCCOMB_X58_Y19_N30 1 " "Info: 4: + IC(0.427 ns) + CELL(0.275 ns) = 3.457 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 4.571 ns clkDivider:inst\|Mux0~5 5 COMB LCCOMB_X57_Y19_N8 1 " "Info: 5: + IC(0.676 ns) + CELL(0.438 ns) = 4.571 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 5.218 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X57_Y19_N24 1 " "Info: 6: + IC(0.259 ns) + CELL(0.388 ns) = 5.218 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 6.186 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G7 8 " "Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 6.186 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 7.753 ns Control:inst1\|PS.S1 8 REG LCFF_X64_Y31_N9 3 " "Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 7.753 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.328 ns ( 42.93 % ) " "Info: Total cell delay = 3.328 ns ( 42.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.425 ns ( 57.07 % ) " "Info: Total interconnect delay = 4.425 ns ( 57.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.753 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.753 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 0.809ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.416ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[1\] source 7.125 ns - Shortest register " "Info: - Shortest clock path from clock \"speedSel\[1\]\" to source register is 7.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[1\] 1 CLK PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; CLK Node = 'speedSel\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[1] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.416 ns) 2.224 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X57_Y19_N20 1 " "Info: 2: + IC(0.809 ns) + CELL(0.416 ns) = 2.224 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.755 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X57_Y19_N30 4 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 2.755 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.275 ns) 3.459 ns clkDivider:inst\|Mux0~0 4 COMB LCCOMB_X58_Y19_N24 1 " "Info: 4: + IC(0.429 ns) + CELL(0.275 ns) = 3.459 ns; Loc. = LCCOMB_X58_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.150 ns) 4.053 ns clkDivider:inst\|Mux0~2 5 COMB LCCOMB_X57_Y19_N4 1 " "Info: 5: + IC(0.444 ns) + CELL(0.150 ns) = 4.053 ns; Loc. = LCCOMB_X57_Y19_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 4.590 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X57_Y19_N24 1 " "Info: 6: + IC(0.262 ns) + CELL(0.275 ns) = 4.590 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 5.558 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G7 8 " "Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 5.558 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 7.125 ns Control:inst1\|PS.S2 8 REG LCFF_X64_Y31_N7 2 " "Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 7.125 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.927 ns ( 41.08 % ) " "Info: Total cell delay = 2.927 ns ( 41.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.198 ns ( 58.92 % ) " "Info: Total interconnect delay = 4.198 ns ( 58.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.125 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.125 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 0.809ns 0.256ns 0.429ns 0.444ns 0.262ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.416ns 0.275ns 0.275ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.753 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.753 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 0.809ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.416ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.125 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.125 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 0.809ns 0.256ns 0.429ns 0.444ns 0.262ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.416ns 0.275ns 0.275ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.553 ns - Shortest register register " "Info: - Shortest register to register delay is 0.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S2 1 REG LCFF_X64_Y31_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.150 ns) 0.469 ns Control:inst1\|Selector1~0 2 COMB LCCOMB_X64_Y31_N8 1 " "Info: 2: + IC(0.319 ns) + CELL(0.150 ns) = 0.469 ns; Loc. = LCCOMB_X64_Y31_N8; Fanout = 1; COMB Node = 'Control:inst1\|Selector1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.553 ns Control:inst1\|PS.S1 3 REG LCFF_X64_Y31_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.31 % ) " "Info: Total cell delay = 0.234 ns ( 42.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.319 ns ( 57.69 % ) " "Info: Total interconnect delay = 0.319 ns ( 57.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { Control:inst1|PS.S2 {} Control:inst1|Selector1~0 {} Control:inst1|PS.S1 {} } { 0.000ns 0.319ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.753 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.753 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 0.809ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.416ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.125 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.125 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 0.809ns 0.256ns 0.429ns 0.444ns 0.262ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.416ns 0.275ns 0.275ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { Control:inst1|PS.S2 {} Control:inst1|Selector1~0 {} Control:inst1|PS.S1 {} } { 0.000ns 0.319ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "speedSel\[2\] 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"speedSel\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:inst1\|PS.S2 Control:inst1\|PS.S1 speedSel\[2\] 876 ps " "Info: Found hold time violation between source  pin or register \"Control:inst1\|PS.S2\" and destination pin or register \"Control:inst1\|PS.S1\" for clock \"speedSel\[2\]\" (Hold time is 876 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.413 ns + Largest " "Info: + Largest clock skew is 1.413 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[2\] destination 7.760 ns + Longest register " "Info: + Longest clock path from clock \"speedSel\[2\]\" to destination register is 7.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[2\] 1 CLK PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'speedSel\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[2] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.408 ns) 2.231 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X57_Y19_N20 1 " "Info: 2: + IC(0.824 ns) + CELL(0.408 ns) = 2.231 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.762 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X57_Y19_N30 4 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 2.762 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.275 ns) 3.464 ns clkDivider:inst\|Mux0~4 4 COMB LCCOMB_X58_Y19_N30 1 " "Info: 4: + IC(0.427 ns) + CELL(0.275 ns) = 3.464 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 4.578 ns clkDivider:inst\|Mux0~5 5 COMB LCCOMB_X57_Y19_N8 1 " "Info: 5: + IC(0.676 ns) + CELL(0.438 ns) = 4.578 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 5.225 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X57_Y19_N24 1 " "Info: 6: + IC(0.259 ns) + CELL(0.388 ns) = 5.225 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 6.193 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G7 8 " "Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 6.193 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 7.760 ns Control:inst1\|PS.S1 8 REG LCFF_X64_Y31_N9 3 " "Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 7.760 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.320 ns ( 42.78 % ) " "Info: Total cell delay = 3.320 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.440 ns ( 57.22 % ) " "Info: Total interconnect delay = 4.440 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.760 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.760 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 0.824ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.408ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[2\] source 6.347 ns - Shortest register " "Info: - Shortest clock path from clock \"speedSel\[2\]\" to source register is 6.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[2\] 1 CLK PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'speedSel\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[2] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.275 ns) 2.088 ns PEncoder:inst2\|Equal0~1 2 COMB LCCOMB_X57_Y19_N14 2 " "Info: 2: + IC(0.814 ns) + CELL(0.275 ns) = 2.088 ns; Loc. = LCCOMB_X57_Y19_N14; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { speedSel[2] PEncoder:inst2|Equal0~1 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 2.628 ns PEncoder:inst2\|Outp\[1\]~17 3 COMB LCCOMB_X57_Y19_N16 2 " "Info: 3: + IC(0.265 ns) + CELL(0.275 ns) = 2.628 ns; Loc. = LCCOMB_X57_Y19_N16; Fanout = 2; COMB Node = 'PEncoder:inst2\|Outp\[1\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 3.165 ns clkDivider:inst\|Mux0~5 4 COMB LCCOMB_X57_Y19_N8 1 " "Info: 4: + IC(0.262 ns) + CELL(0.275 ns) = 3.165 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 3.812 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X57_Y19_N24 1 " "Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 3.812 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 4.780 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 4.780 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 6.347 ns Control:inst1\|PS.S2 7 REG LCFF_X64_Y31_N7 2 " "Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 6.347 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.749 ns ( 43.31 % ) " "Info: Total cell delay = 2.749 ns ( 43.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.598 ns ( 56.69 % ) " "Info: Total interconnect delay = 3.598 ns ( 56.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.347 ns" { speedSel[2] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.347 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 0.814ns 0.265ns 0.262ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.760 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.760 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 0.824ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.408ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.347 ns" { speedSel[2] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.347 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 0.814ns 0.265ns 0.262ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.553 ns - Shortest register register " "Info: - Shortest register to register delay is 0.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S2 1 REG LCFF_X64_Y31_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.150 ns) 0.469 ns Control:inst1\|Selector1~0 2 COMB LCCOMB_X64_Y31_N8 1 " "Info: 2: + IC(0.319 ns) + CELL(0.150 ns) = 0.469 ns; Loc. = LCCOMB_X64_Y31_N8; Fanout = 1; COMB Node = 'Control:inst1\|Selector1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.553 ns Control:inst1\|PS.S1 3 REG LCFF_X64_Y31_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.31 % ) " "Info: Total cell delay = 0.234 ns ( 42.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.319 ns ( 57.69 % ) " "Info: Total interconnect delay = 0.319 ns ( 57.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { Control:inst1|PS.S2 {} Control:inst1|Selector1~0 {} Control:inst1|PS.S1 {} } { 0.000ns 0.319ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.760 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.760 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 0.824ns 0.256ns 0.427ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.408ns 0.275ns 0.275ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.347 ns" { speedSel[2] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.347 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 0.814ns 0.265ns 0.262ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Control:inst1|PS.S2 Control:inst1|Selector1~0 Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.553 ns" { Control:inst1|PS.S2 {} Control:inst1|Selector1~0 {} Control:inst1|PS.S1 {} } { 0.000ns 0.319ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Control:inst1\|PS.S2 dirSelect speedSel\[6\] 2.313 ns register " "Info: tsu for register \"Control:inst1\|PS.S2\" (data pin = \"dirSelect\", clock pin = \"speedSel\[6\]\") is 2.313 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.288 ns + Longest pin register " "Info: + Longest pin to register delay is 8.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns dirSelect 1 PIN PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; PIN Node = 'dirSelect'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dirSelect } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 184 408 576 200 "dirSelect" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.933 ns) + CELL(0.419 ns) 8.204 ns Control:inst1\|Selector2~0 2 COMB LCCOMB_X64_Y31_N6 1 " "Info: 2: + IC(6.933 ns) + CELL(0.419 ns) = 8.204 ns; Loc. = LCCOMB_X64_Y31_N6; Fanout = 1; COMB Node = 'Control:inst1\|Selector2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.352 ns" { dirSelect Control:inst1|Selector2~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.288 ns Control:inst1\|PS.S2 3 REG LCFF_X64_Y31_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 8.288 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|Selector2~0 Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 16.35 % ) " "Info: Total cell delay = 1.355 ns ( 16.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.933 ns ( 83.65 % ) " "Info: Total interconnect delay = 6.933 ns ( 83.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.288 ns" { dirSelect Control:inst1|Selector2~0 Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.288 ns" { dirSelect {} dirSelect~combout {} Control:inst1|Selector2~0 {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 6.933ns 0.000ns } { 0.000ns 0.852ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[6\] destination 5.939 ns - Shortest register " "Info: - Shortest clock path from clock \"speedSel\[6\]\" to destination register is 5.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns speedSel\[6\] 1 CLK PIN_AC13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'speedSel\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[6] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.648 ns) + CELL(0.371 ns) 3.008 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X57_Y19_N26 2 " "Info: 2: + IC(1.648 ns) + CELL(0.371 ns) = 3.008 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { speedSel[6] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.404 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X57_Y19_N24 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.404 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 4.372 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.372 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 5.939 ns Control:inst1\|PS.S2 5 REG LCFF_X64_Y31_N7 2 " "Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 5.939 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1\|PS.S2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 34.47 % ) " "Info: Total cell delay = 2.047 ns ( 34.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.892 ns ( 65.53 % ) " "Info: Total interconnect delay = 3.892 ns ( 65.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { speedSel[6] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.648ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.371ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.288 ns" { dirSelect Control:inst1|Selector2~0 Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.288 ns" { dirSelect {} dirSelect~combout {} Control:inst1|Selector2~0 {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 6.933ns 0.000ns } { 0.000ns 0.852ns 0.419ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { speedSel[6] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S2 {} } { 0.000ns 0.000ns 1.648ns 0.246ns 0.968ns 1.030ns } { 0.000ns 0.989ns 0.371ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk stepOut\[2\] Control:inst1\|stepperDrive\[2\] 12.444 ns register " "Info: tco from clock \"clk\" to destination pin \"stepOut\[2\]\" through register \"Control:inst1\|stepperDrive\[2\]\" is 12.444 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.798 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 16 16 184 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(0.787 ns) 3.729 ns clkDivider:inst\|counter\[22\] 2 REG LCFF_X58_Y19_N21 3 " "Info: 2: + IC(1.943 ns) + CELL(0.787 ns) = 3.729 ns; Loc. = LCFF_X58_Y19_N21; Fanout = 3; REG Node = 'clkDivider:inst\|counter\[22\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clk clkDivider:inst|counter[22] } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.438 ns) 4.502 ns clkDivider:inst\|Mux0~4 3 COMB LCCOMB_X58_Y19_N30 1 " "Info: 3: + IC(0.335 ns) + CELL(0.438 ns) = 4.502 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { clkDivider:inst|counter[22] clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 5.616 ns clkDivider:inst\|Mux0~5 4 COMB LCCOMB_X57_Y19_N8 1 " "Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 5.616 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 6.263 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X57_Y19_N24 1 " "Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 6.263 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 7.231 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 7.231 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 8.798 ns Control:inst1\|stepperDrive\[2\] 7 REG LCFF_X64_Y31_N19 1 " "Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.798 ns; Loc. = LCFF_X64_Y31_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.587 ns ( 40.77 % ) " "Info: Total cell delay = 3.587 ns ( 40.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.211 ns ( 59.23 % ) " "Info: Total interconnect delay = 5.211 ns ( 59.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk clkDivider:inst|counter[22] clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk {} clk~combout {} clkDivider:inst|counter[22] {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.943ns 0.335ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.396 ns + Longest register pin " "Info: + Longest register to pin delay is 3.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|stepperDrive\[2\] 1 REG LCFF_X64_Y31_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(2.652 ns) 3.396 ns stepOut\[2\] 2 PIN PIN_F23 0 " "Info: 2: + IC(0.744 ns) + CELL(2.652 ns) = 3.396 ns; Loc. = PIN_F23; Fanout = 0; PIN Node = 'stepOut\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.396 ns" { Control:inst1|stepperDrive[2] stepOut[2] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 152 832 1008 168 "stepOut\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 78.09 % ) " "Info: Total cell delay = 2.652 ns ( 78.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.744 ns ( 21.91 % ) " "Info: Total interconnect delay = 0.744 ns ( 21.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.396 ns" { Control:inst1|stepperDrive[2] stepOut[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.396 ns" { Control:inst1|stepperDrive[2] {} stepOut[2] {} } { 0.000ns 0.744ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk clkDivider:inst|counter[22] clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk {} clk~combout {} clkDivider:inst|counter[22] {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.943ns 0.335ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.396 ns" { Control:inst1|stepperDrive[2] stepOut[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.396 ns" { Control:inst1|stepperDrive[2] {} stepOut[2] {} } { 0.000ns 0.744ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Control:inst1\|stepperDrive\[3\] speedSel\[0\] clk 4.682 ns register " "Info: th for register \"Control:inst1\|stepperDrive\[3\]\" (data pin = \"speedSel\[0\]\", clock pin = \"clk\") is 4.682 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.798 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 16 16 184 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(0.787 ns) 3.729 ns clkDivider:inst\|counter\[22\] 2 REG LCFF_X58_Y19_N21 3 " "Info: 2: + IC(1.943 ns) + CELL(0.787 ns) = 3.729 ns; Loc. = LCFF_X58_Y19_N21; Fanout = 3; REG Node = 'clkDivider:inst\|counter\[22\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clk clkDivider:inst|counter[22] } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.438 ns) 4.502 ns clkDivider:inst\|Mux0~4 3 COMB LCCOMB_X58_Y19_N30 1 " "Info: 3: + IC(0.335 ns) + CELL(0.438 ns) = 4.502 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { clkDivider:inst|counter[22] clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 5.616 ns clkDivider:inst\|Mux0~5 4 COMB LCCOMB_X57_Y19_N8 1 " "Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 5.616 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 6.263 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X57_Y19_N24 1 " "Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 6.263 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.000 ns) 7.231 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 7.231 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 8.798 ns Control:inst1\|stepperDrive\[3\] 7 REG LCFF_X64_Y31_N25 1 " "Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.798 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.587 ns ( 40.77 % ) " "Info: Total cell delay = 3.587 ns ( 40.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.211 ns ( 59.23 % ) " "Info: Total interconnect delay = 5.211 ns ( 59.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk clkDivider:inst|counter[22] clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk {} clk~combout {} clkDivider:inst|counter[22] {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.943ns 0.335ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.382 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[0\] 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'speedSel\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[0] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.150 ns) 1.959 ns PEncoder:inst2\|Equal0~2 2 COMB LCCOMB_X57_Y19_N22 5 " "Info: 2: + IC(0.810 ns) + CELL(0.150 ns) = 1.959 ns; Loc. = LCCOMB_X57_Y19_N22; Fanout = 5; COMB Node = 'PEncoder:inst2\|Equal0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { speedSel[0] PEncoder:inst2|Equal0~2 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.660 ns) 4.382 ns Control:inst1\|stepperDrive\[3\] 3 REG LCFF_X64_Y31_N25 1 " "Info: 3: + IC(1.763 ns) + CELL(0.660 ns) = 4.382 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.423 ns" { PEncoder:inst2|Equal0~2 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 41.28 % ) " "Info: Total cell delay = 1.809 ns ( 41.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.573 ns ( 58.72 % ) " "Info: Total interconnect delay = 2.573 ns ( 58.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.382 ns" { speedSel[0] PEncoder:inst2|Equal0~2 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.382 ns" { speedSel[0] {} speedSel[0]~combout {} PEncoder:inst2|Equal0~2 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 0.810ns 1.763ns } { 0.000ns 0.999ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk clkDivider:inst|counter[22] clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk {} clk~combout {} clkDivider:inst|counter[22] {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.943ns 0.335ns 0.676ns 0.259ns 0.968ns 1.030ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.438ns 0.388ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.382 ns" { speedSel[0] PEncoder:inst2|Equal0~2 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.382 ns" { speedSel[0] {} speedSel[0]~combout {} PEncoder:inst2|Equal0~2 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 0.810ns 1.763ns } { 0.000ns 0.999ns 0.150ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 22:58:35 2022 " "Info: Processing ended: Fri Dec 16 22:58:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
