// Seed: 1670851227
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  genvar id_6;
  wire id_7;
endmodule
module module_1 (
    input  wand  id_0,
    output tri0  id_1,
    input  wire  id_2,
    output wor   id_3,
    input  wand  id_4
    , id_10, id_11,
    input  tri   id_5,
    input  uwire id_6,
    output wand  id_7,
    output tri   id_8
);
  assign id_3 = 1;
  assign id_3 = !id_4;
  module_0(
      id_11, id_11, id_11, id_11
  );
  assign id_8 = (1);
endmodule
