

================================================================
== Vitis HLS Report for 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1'
================================================================
* Date:           Mon Jul 15 19:04:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      131|  40.000 ns|  1.310 us|    4|  131|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_1021_1  |        2|      129|         3|          1|          1|  1 ~ 128|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     44|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      28|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      28|     98|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |c_2_fu_106_p2              |         +|   0|  0|  20|          15|           1|
    |icmp_ln1021_fu_100_p2      |      icmp|   0|  0|  20|          15|          15|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  44|          32|          19|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_1     |   9|          2|   15|         30|
    |c_fu_64                  |   9|          2|   15|         30|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |ldata_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   34|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |c_fu_64                           |  15|   0|   15|          0|
    |gmem1_addr_read_reg_139           |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  28|   0|   28|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|    8|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|    8|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|   11|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                     gmem1|       pointer|
|ldata_din             |  out|    8|     ap_fifo|                                     ldata|       pointer|
|ldata_num_data_valid  |   in|    3|     ap_fifo|                                     ldata|       pointer|
|ldata_fifo_cap        |   in|    3|     ap_fifo|                                     ldata|       pointer|
|ldata_full_n          |   in|    1|     ap_fifo|                                     ldata|       pointer|
|ldata_write           |  out|    1|     ap_fifo|                                     ldata|       pointer|
|mul_rows_cols         |   in|   15|     ap_none|                             mul_rows_cols|        scalar|
|din                   |   in|   64|     ap_none|                                       din|        scalar|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1015->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155]   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specfucore_ln0 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_rows_cols, i64 12, i64 3, i64 2"   --->   Operation 7 'specfucore' 'specfucore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_25, i32 0, i32 0, void @empty_19, i32 0, i32 16384, void @empty_26, void @empty_27, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%din_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %din" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:943->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1012->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155]   --->   Operation 10 'read' 'din_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mul_rows_cols_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_rows_cols" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:943->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1012->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155]   --->   Operation 11 'read' 'mul_rows_cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln1015 = store i15 0, i15 %c" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1015->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155]   --->   Operation 12 'store' 'store_ln1015' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c_1 = load i15 %c" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155]   --->   Operation 14 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.94ns)   --->   "%icmp_ln1021 = icmp_eq  i15 %c_1, i15 %mul_rows_cols_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155]   --->   Operation 15 'icmp' 'icmp_ln1021' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.94ns)   --->   "%c_2 = add i15 %c_1, i15 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155]   --->   Operation 16 'add' 'c_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1021 = br i1 %icmp_ln1021, void %for.inc.split.i, void %Axi2AxiStream.exit.exitStub" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155]   --->   Operation 17 'br' 'br_ln1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %din_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155]   --->   Operation 18 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln1021)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln1015 = store i15 %c_2, i15 %c" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1015->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155]   --->   Operation 19 'store' 'store_ln1015' <Predicate = (!icmp_ln1021)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 20 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem1_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1026->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155]   --->   Operation 20 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln1021)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln1024 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_19" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155]   --->   Operation 21 'specpipeline' 'specpipeline_ln1024' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1023 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 64" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1023->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln1023' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln1021 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155]   --->   Operation 23 'specloopname' 'specloopname_ln1021' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (3.63ns)   --->   "%write_ln1026 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ldata, i8 %gmem1_addr_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1026->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155]   --->   Operation 24 'write' 'write_ln1026' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1021 = br void %for.inc.i" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1155]   --->   Operation 25 'br' 'br_ln1021' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_rows_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ din]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ldata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                        (alloca           ) [ 0100]
specfucore_ln0           (specfucore       ) [ 0000]
specinterface_ln0        (specinterface    ) [ 0000]
specinterface_ln0        (specinterface    ) [ 0000]
din_read                 (read             ) [ 0000]
mul_rows_cols_read       (read             ) [ 0000]
store_ln1015             (store            ) [ 0000]
br_ln0                   (br               ) [ 0000]
c_1                      (load             ) [ 0000]
icmp_ln1021              (icmp             ) [ 0110]
c_2                      (add              ) [ 0000]
br_ln1021                (br               ) [ 0000]
gmem1_addr               (getelementptr    ) [ 0110]
store_ln1015             (store            ) [ 0000]
gmem1_addr_read          (read             ) [ 0101]
specpipeline_ln1024      (specpipeline     ) [ 0000]
speclooptripcount_ln1023 (speclooptripcount) [ 0000]
specloopname_ln1021      (specloopname     ) [ 0000]
write_ln1026             (write            ) [ 0000]
br_ln1021                (br               ) [ 0000]
ret_ln0                  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_rows_cols">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_rows_cols"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="din">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ldata">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="c_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="din_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="mul_rows_cols_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="15" slack="0"/>
<pin id="76" dir="0" index="1" bw="15" slack="0"/>
<pin id="77" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_rows_cols_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="gmem1_addr_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="1"/>
<pin id="83" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="write_ln1026_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="0"/>
<pin id="88" dir="0" index="2" bw="8" slack="1"/>
<pin id="89" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1026/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln1015_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="15" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1015/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="c_1_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="15" slack="0"/>
<pin id="99" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln1021_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="15" slack="0"/>
<pin id="102" dir="0" index="1" bw="15" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1021/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="c_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="15" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="gmem1_addr_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln1015_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="15" slack="0"/>
<pin id="120" dir="0" index="1" bw="15" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1015/1 "/>
</bind>
</comp>

<comp id="123" class="1005" name="c_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="15" slack="0"/>
<pin id="125" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="130" class="1005" name="icmp_ln1021_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1021 "/>
</bind>
</comp>

<comp id="134" class="1005" name="gmem1_addr_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="1"/>
<pin id="136" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="139" class="1005" name="gmem1_addr_read_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="1"/>
<pin id="141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="38" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="40" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="46" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="62" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="74" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="97" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="68" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="106" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="64" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="129"><net_src comp="123" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="133"><net_src comp="100" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="112" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="142"><net_src comp="80" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="85" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: ldata | {3 }
 - Input state : 
	Port: Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 : mul_rows_cols | {1 }
	Port: Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 : gmem1 | {2 }
	Port: Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 : din | {1 }
	Port: Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 : ldata | {}
  - Chain level:
	State 1
		store_ln1015 : 1
		c_1 : 1
		icmp_ln1021 : 2
		c_2 : 2
		br_ln1021 : 3
		store_ln1015 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln1021_fu_100      |    0    |    20   |
|----------|-------------------------------|---------|---------|
|    add   |           c_2_fu_106          |    0    |    20   |
|----------|-------------------------------|---------|---------|
|          |      din_read_read_fu_68      |    0    |    0    |
|   read   | mul_rows_cols_read_read_fu_74 |    0    |    0    |
|          |   gmem1_addr_read_read_fu_80  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln1026_write_fu_85   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    40   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       c_reg_123       |   15   |
|gmem1_addr_read_reg_139|    8   |
|   gmem1_addr_reg_134  |    8   |
|  icmp_ln1021_reg_130  |    1   |
+-----------------------+--------+
|         Total         |   32   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   40   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   32   |   40   |
+-----------+--------+--------+
