INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ubuntu' on host '192.33.93.235' (Linux_x86_64 version 5.8.0-63-generic) on Tue Apr 27 00:00:23 CEST 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/ubuntu/arm-cca/gitlab/fpga/Vitis_HLS_2020.2'
Sourcing Tcl script '/home/ubuntu/arm-cca/gitlab/fpga/Vitis_HLS_2020.2/svd_enc/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project svd_enc 
INFO: [HLS 200-10] Opening project '/home/ubuntu/arm-cca/gitlab/fpga/Vitis_HLS_2020.2/svd_enc'.
INFO: [HLS 200-1510] Running: set_top svd_top1 
INFO: [HLS 200-1510] Running: add_files svd_enc/svd.cpp -cflags -I/home/ubuntu/git/Vitis_Libraries/security/L1/include -csimflags -I/home/ubuntu/git/Vitis_Libraries/security/L1/include 
INFO: [HLS 200-10] Adding design file 'svd_enc/svd.cpp' to the project
INFO: [HLS 200-1510] Running: add_files svd_enc/svd.h 
INFO: [HLS 200-10] Adding design file 'svd_enc/svd.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb svd_enc/svd_tb.cpp -cflags -I../../../../git/Vitis_Libraries/security/L1/include -csimflags -I../../../../git/Vitis_Libraries/security/L1/include 
INFO: [HLS 200-10] Adding test bench file 'svd_enc/svd_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/ubuntu/arm-cca/gitlab/fpga/Vitis_HLS_2020.2/svd_enc/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_data64=1
INFO: [HLS 200-1464] Running solution command: config_export -description {SVD with 32x32 large depth}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/ubuntu/arm-cca/gitlab/fpga/Vitis_HLS_2020.2/ip/svd_top1_32_large_depth.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -s_axilite_data64 
INFO: [HLS 200-1510] Running: config_export -description SVD with 32x32 large depth -format ip_catalog -output /home/ubuntu/arm-cca/gitlab/fpga/Vitis_HLS_2020.2/ip/svd_top1_32_large_depth.zip -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name svd_top1 svd_top1 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -description SVD with 32x32 with enc large depth -output /home/ubuntu/arm-cca/gitlab/fpga/Vitis_HLS_2020.2/ip/svd_top1_32_large_depth_enc.zip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'svd_top1_ap_fadd_1_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'svd_top1_ap_fadd_1_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'svd_top1_ap_fadd_1_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'svd_top1_ap_faddfsub_1_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'svd_top1_ap_faddfsub_1_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'svd_top1_ap_faddfsub_1_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'svd_top1_ap_fdiv_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'svd_top1_ap_fdiv_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'svd_top1_ap_fdiv_4_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'svd_top1_ap_fmul_0_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'svd_top1_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'svd_top1_ap_fmul_0_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'svd_top1_ap_frsqrt_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'svd_top1_ap_frsqrt_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'svd_top1_ap_frsqrt_3_full_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Apr 27 00:00:40 2021...
INFO: [HLS 200-802] Generated output file ip/svd_top1_32_large_depth_enc.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 16.39 seconds. CPU system time: 2.01 seconds. Elapsed time: 18.65 seconds; current allocated memory: 205.287 MB.
