$date
  Thu Oct  3 15:04:38 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_srg_4 $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # si $end
$var reg 4 $ q[3:0] $end
$var reg 1 % so $end
$scope module uut $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$var reg 1 ( si $end
$var reg 4 ) q[3:0] $end
$var reg 1 * so $end
$var reg 4 + shift[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
b0000 $
0%
0&
1'
0(
b0000 )
0*
b0000 +
#10000000
1!
1&
#20000000
0!
0"
1#
0&
0'
1(
#30000000
1!
0#
1&
0(
#40000000
0!
1#
0&
1(
#50000000
1!
b0001 $
1&
b0001 )
b0001 +
#60000000
0!
0#
0&
0(
#70000000
1!
b0010 $
1&
b0010 )
b0010 +
#80000000
0!
0&
#90000000
1!
b0100 $
1&
b0100 )
b0100 +
#100000000
