
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//b2sum_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401558 <.init>:
  401558:	stp	x29, x30, [sp, #-16]!
  40155c:	mov	x29, sp
  401560:	bl	4019a0 <ferror@plt+0x60>
  401564:	ldp	x29, x30, [sp], #16
  401568:	ret

Disassembly of section .plt:

0000000000401570 <mbrtowc@plt-0x20>:
  401570:	stp	x16, x30, [sp, #-16]!
  401574:	adrp	x16, 41b000 <ferror@plt+0x196c0>
  401578:	ldr	x17, [x16, #4088]
  40157c:	add	x16, x16, #0xff8
  401580:	br	x17
  401584:	nop
  401588:	nop
  40158c:	nop

0000000000401590 <mbrtowc@plt>:
  401590:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401594:	ldr	x17, [x16]
  401598:	add	x16, x16, #0x0
  40159c:	br	x17

00000000004015a0 <memcpy@plt>:
  4015a0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4015a4:	ldr	x17, [x16, #8]
  4015a8:	add	x16, x16, #0x8
  4015ac:	br	x17

00000000004015b0 <_exit@plt>:
  4015b0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4015b4:	ldr	x17, [x16, #16]
  4015b8:	add	x16, x16, #0x10
  4015bc:	br	x17

00000000004015c0 <fwrite_unlocked@plt>:
  4015c0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4015c4:	ldr	x17, [x16, #24]
  4015c8:	add	x16, x16, #0x18
  4015cc:	br	x17

00000000004015d0 <strtoul@plt>:
  4015d0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4015d4:	ldr	x17, [x16, #32]
  4015d8:	add	x16, x16, #0x20
  4015dc:	br	x17

00000000004015e0 <strlen@plt>:
  4015e0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4015e4:	ldr	x17, [x16, #40]
  4015e8:	add	x16, x16, #0x28
  4015ec:	br	x17

00000000004015f0 <exit@plt>:
  4015f0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4015f4:	ldr	x17, [x16, #48]
  4015f8:	add	x16, x16, #0x30
  4015fc:	br	x17

0000000000401600 <error@plt>:
  401600:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401604:	ldr	x17, [x16, #56]
  401608:	add	x16, x16, #0x38
  40160c:	br	x17

0000000000401610 <__cxa_atexit@plt>:
  401610:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401614:	ldr	x17, [x16, #64]
  401618:	add	x16, x16, #0x40
  40161c:	br	x17

0000000000401620 <setvbuf@plt>:
  401620:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401624:	ldr	x17, [x16, #72]
  401628:	add	x16, x16, #0x48
  40162c:	br	x17

0000000000401630 <lseek@plt>:
  401630:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401634:	ldr	x17, [x16, #80]
  401638:	add	x16, x16, #0x50
  40163c:	br	x17

0000000000401640 <__fpending@plt>:
  401640:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401644:	ldr	x17, [x16, #88]
  401648:	add	x16, x16, #0x58
  40164c:	br	x17

0000000000401650 <__ctype_tolower_loc@plt>:
  401650:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401654:	ldr	x17, [x16, #96]
  401658:	add	x16, x16, #0x60
  40165c:	br	x17

0000000000401660 <fileno@plt>:
  401660:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401664:	ldr	x17, [x16, #104]
  401668:	add	x16, x16, #0x68
  40166c:	br	x17

0000000000401670 <__memcpy_chk@plt>:
  401670:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401674:	ldr	x17, [x16, #112]
  401678:	add	x16, x16, #0x70
  40167c:	br	x17

0000000000401680 <fclose@plt>:
  401680:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401684:	ldr	x17, [x16, #120]
  401688:	add	x16, x16, #0x78
  40168c:	br	x17

0000000000401690 <nl_langinfo@plt>:
  401690:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401694:	ldr	x17, [x16, #128]
  401698:	add	x16, x16, #0x80
  40169c:	br	x17

00000000004016a0 <fopen@plt>:
  4016a0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4016a4:	ldr	x17, [x16, #136]
  4016a8:	add	x16, x16, #0x88
  4016ac:	br	x17

00000000004016b0 <malloc@plt>:
  4016b0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4016b4:	ldr	x17, [x16, #144]
  4016b8:	add	x16, x16, #0x90
  4016bc:	br	x17

00000000004016c0 <strncmp@plt>:
  4016c0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4016c4:	ldr	x17, [x16, #152]
  4016c8:	add	x16, x16, #0x98
  4016cc:	br	x17

00000000004016d0 <bindtextdomain@plt>:
  4016d0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4016d4:	ldr	x17, [x16, #160]
  4016d8:	add	x16, x16, #0xa0
  4016dc:	br	x17

00000000004016e0 <__libc_start_main@plt>:
  4016e0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4016e4:	ldr	x17, [x16, #168]
  4016e8:	add	x16, x16, #0xa8
  4016ec:	br	x17

00000000004016f0 <__printf_chk@plt>:
  4016f0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4016f4:	ldr	x17, [x16, #176]
  4016f8:	add	x16, x16, #0xb0
  4016fc:	br	x17

0000000000401700 <memset@plt>:
  401700:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401704:	ldr	x17, [x16, #184]
  401708:	add	x16, x16, #0xb8
  40170c:	br	x17

0000000000401710 <fdopen@plt>:
  401710:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401714:	ldr	x17, [x16, #192]
  401718:	add	x16, x16, #0xc0
  40171c:	br	x17

0000000000401720 <__strtoul_internal@plt>:
  401720:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401724:	ldr	x17, [x16, #200]
  401728:	add	x16, x16, #0xc8
  40172c:	br	x17

0000000000401730 <calloc@plt>:
  401730:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401734:	ldr	x17, [x16, #208]
  401738:	add	x16, x16, #0xd0
  40173c:	br	x17

0000000000401740 <realloc@plt>:
  401740:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401744:	ldr	x17, [x16, #216]
  401748:	add	x16, x16, #0xd8
  40174c:	br	x17

0000000000401750 <close@plt>:
  401750:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401754:	ldr	x17, [x16, #224]
  401758:	add	x16, x16, #0xe0
  40175c:	br	x17

0000000000401760 <strrchr@plt>:
  401760:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401764:	ldr	x17, [x16, #232]
  401768:	add	x16, x16, #0xe8
  40176c:	br	x17

0000000000401770 <__gmon_start__@plt>:
  401770:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401774:	ldr	x17, [x16, #240]
  401778:	add	x16, x16, #0xf0
  40177c:	br	x17

0000000000401780 <abort@plt>:
  401780:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401784:	ldr	x17, [x16, #248]
  401788:	add	x16, x16, #0xf8
  40178c:	br	x17

0000000000401790 <posix_fadvise@plt>:
  401790:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401794:	ldr	x17, [x16, #256]
  401798:	add	x16, x16, #0x100
  40179c:	br	x17

00000000004017a0 <mbsinit@plt>:
  4017a0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4017a4:	ldr	x17, [x16, #264]
  4017a8:	add	x16, x16, #0x108
  4017ac:	br	x17

00000000004017b0 <__overflow@plt>:
  4017b0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4017b4:	ldr	x17, [x16, #272]
  4017b8:	add	x16, x16, #0x110
  4017bc:	br	x17

00000000004017c0 <feof@plt>:
  4017c0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4017c4:	ldr	x17, [x16, #280]
  4017c8:	add	x16, x16, #0x118
  4017cc:	br	x17

00000000004017d0 <memcmp@plt>:
  4017d0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4017d4:	ldr	x17, [x16, #288]
  4017d8:	add	x16, x16, #0x120
  4017dc:	br	x17

00000000004017e0 <textdomain@plt>:
  4017e0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4017e4:	ldr	x17, [x16, #296]
  4017e8:	add	x16, x16, #0x128
  4017ec:	br	x17

00000000004017f0 <getopt_long@plt>:
  4017f0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4017f4:	ldr	x17, [x16, #304]
  4017f8:	add	x16, x16, #0x130
  4017fc:	br	x17

0000000000401800 <__fprintf_chk@plt>:
  401800:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401804:	ldr	x17, [x16, #312]
  401808:	add	x16, x16, #0x138
  40180c:	br	x17

0000000000401810 <strcmp@plt>:
  401810:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401814:	ldr	x17, [x16, #320]
  401818:	add	x16, x16, #0x140
  40181c:	br	x17

0000000000401820 <__ctype_b_loc@plt>:
  401820:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401824:	ldr	x17, [x16, #328]
  401828:	add	x16, x16, #0x148
  40182c:	br	x17

0000000000401830 <fseeko@plt>:
  401830:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401834:	ldr	x17, [x16, #336]
  401838:	add	x16, x16, #0x150
  40183c:	br	x17

0000000000401840 <fread@plt>:
  401840:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401844:	ldr	x17, [x16, #344]
  401848:	add	x16, x16, #0x158
  40184c:	br	x17

0000000000401850 <free@plt>:
  401850:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401854:	ldr	x17, [x16, #352]
  401858:	add	x16, x16, #0x160
  40185c:	br	x17

0000000000401860 <__ctype_get_mb_cur_max@plt>:
  401860:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401864:	ldr	x17, [x16, #360]
  401868:	add	x16, x16, #0x168
  40186c:	br	x17

0000000000401870 <strchr@plt>:
  401870:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401874:	ldr	x17, [x16, #368]
  401878:	add	x16, x16, #0x170
  40187c:	br	x17

0000000000401880 <fwrite@plt>:
  401880:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401884:	ldr	x17, [x16, #376]
  401888:	add	x16, x16, #0x178
  40188c:	br	x17

0000000000401890 <fcntl@plt>:
  401890:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401894:	ldr	x17, [x16, #384]
  401898:	add	x16, x16, #0x180
  40189c:	br	x17

00000000004018a0 <dcngettext@plt>:
  4018a0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4018a4:	ldr	x17, [x16, #392]
  4018a8:	add	x16, x16, #0x188
  4018ac:	br	x17

00000000004018b0 <fflush@plt>:
  4018b0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4018b4:	ldr	x17, [x16, #400]
  4018b8:	add	x16, x16, #0x190
  4018bc:	br	x17

00000000004018c0 <dcgettext@plt>:
  4018c0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4018c4:	ldr	x17, [x16, #408]
  4018c8:	add	x16, x16, #0x198
  4018cc:	br	x17

00000000004018d0 <fputs_unlocked@plt>:
  4018d0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4018d4:	ldr	x17, [x16, #416]
  4018d8:	add	x16, x16, #0x1a0
  4018dc:	br	x17

00000000004018e0 <__freading@plt>:
  4018e0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4018e4:	ldr	x17, [x16, #424]
  4018e8:	add	x16, x16, #0x1a8
  4018ec:	br	x17

00000000004018f0 <iswprint@plt>:
  4018f0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4018f4:	ldr	x17, [x16, #432]
  4018f8:	add	x16, x16, #0x1b0
  4018fc:	br	x17

0000000000401900 <__assert_fail@plt>:
  401900:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401904:	ldr	x17, [x16, #440]
  401908:	add	x16, x16, #0x1b8
  40190c:	br	x17

0000000000401910 <__errno_location@plt>:
  401910:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401914:	ldr	x17, [x16, #448]
  401918:	add	x16, x16, #0x1c0
  40191c:	br	x17

0000000000401920 <__getdelim@plt>:
  401920:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401924:	ldr	x17, [x16, #456]
  401928:	add	x16, x16, #0x1c8
  40192c:	br	x17

0000000000401930 <setlocale@plt>:
  401930:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401934:	ldr	x17, [x16, #464]
  401938:	add	x16, x16, #0x1d0
  40193c:	br	x17

0000000000401940 <ferror@plt>:
  401940:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401944:	ldr	x17, [x16, #472]
  401948:	add	x16, x16, #0x1d8
  40194c:	br	x17

Disassembly of section .text:

0000000000401950 <.text>:
  401950:	mov	x29, #0x0                   	// #0
  401954:	mov	x30, #0x0                   	// #0
  401958:	mov	x5, x0
  40195c:	ldr	x1, [sp]
  401960:	add	x2, sp, #0x8
  401964:	mov	x6, sp
  401968:	movz	x0, #0x0, lsl #48
  40196c:	movk	x0, #0x0, lsl #32
  401970:	movk	x0, #0x40, lsl #16
  401974:	movk	x0, #0x227c
  401978:	movz	x3, #0x0, lsl #48
  40197c:	movk	x3, #0x0, lsl #32
  401980:	movk	x3, #0x40, lsl #16
  401984:	movk	x3, #0x8e70
  401988:	movz	x4, #0x0, lsl #48
  40198c:	movk	x4, #0x0, lsl #32
  401990:	movk	x4, #0x40, lsl #16
  401994:	movk	x4, #0x8ef0
  401998:	bl	4016e0 <__libc_start_main@plt>
  40199c:	bl	401780 <abort@plt>
  4019a0:	adrp	x0, 41b000 <ferror@plt+0x196c0>
  4019a4:	ldr	x0, [x0, #4064]
  4019a8:	cbz	x0, 4019b0 <ferror@plt+0x70>
  4019ac:	b	401770 <__gmon_start__@plt>
  4019b0:	ret
  4019b4:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4019b8:	add	x0, x0, #0x270
  4019bc:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  4019c0:	add	x1, x1, #0x270
  4019c4:	cmp	x0, x1
  4019c8:	b.eq	4019fc <ferror@plt+0xbc>  // b.none
  4019cc:	stp	x29, x30, [sp, #-32]!
  4019d0:	mov	x29, sp
  4019d4:	adrp	x0, 408000 <ferror@plt+0x66c0>
  4019d8:	ldr	x0, [x0, #3872]
  4019dc:	str	x0, [sp, #24]
  4019e0:	mov	x1, x0
  4019e4:	cbz	x1, 4019f4 <ferror@plt+0xb4>
  4019e8:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4019ec:	add	x0, x0, #0x270
  4019f0:	blr	x1
  4019f4:	ldp	x29, x30, [sp], #32
  4019f8:	ret
  4019fc:	ret
  401a00:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  401a04:	add	x0, x0, #0x270
  401a08:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  401a0c:	add	x1, x1, #0x270
  401a10:	sub	x0, x0, x1
  401a14:	lsr	x1, x0, #63
  401a18:	add	x0, x1, x0, asr #3
  401a1c:	cmp	xzr, x0, asr #1
  401a20:	b.eq	401a58 <ferror@plt+0x118>  // b.none
  401a24:	stp	x29, x30, [sp, #-32]!
  401a28:	mov	x29, sp
  401a2c:	asr	x1, x0, #1
  401a30:	adrp	x0, 408000 <ferror@plt+0x66c0>
  401a34:	ldr	x0, [x0, #3880]
  401a38:	str	x0, [sp, #24]
  401a3c:	mov	x2, x0
  401a40:	cbz	x2, 401a50 <ferror@plt+0x110>
  401a44:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  401a48:	add	x0, x0, #0x270
  401a4c:	blr	x2
  401a50:	ldp	x29, x30, [sp], #32
  401a54:	ret
  401a58:	ret
  401a5c:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  401a60:	ldrb	w0, [x0, #680]
  401a64:	cbnz	w0, 401a88 <ferror@plt+0x148>
  401a68:	stp	x29, x30, [sp, #-16]!
  401a6c:	mov	x29, sp
  401a70:	bl	4019b4 <ferror@plt+0x74>
  401a74:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  401a78:	mov	w1, #0x1                   	// #1
  401a7c:	strb	w1, [x0, #680]
  401a80:	ldp	x29, x30, [sp], #16
  401a84:	ret
  401a88:	ret
  401a8c:	stp	x29, x30, [sp, #-16]!
  401a90:	mov	x29, sp
  401a94:	bl	401a00 <ferror@plt+0xc0>
  401a98:	ldp	x29, x30, [sp], #16
  401a9c:	ret
  401aa0:	cbz	x1, 401b34 <ferror@plt+0x1f4>
  401aa4:	add	x4, x0, #0x1
  401aa8:	mov	x2, #0x0                   	// #0
  401aac:	sub	x5, x1, #0x1
  401ab0:	mov	w8, #0x5c                  	// #92
  401ab4:	mov	w7, #0xa                   	// #10
  401ab8:	b	401ae0 <ferror@plt+0x1a0>
  401abc:	mov	x6, x4
  401ac0:	sturb	w8, [x4, #-1]
  401ac4:	b	401ad0 <ferror@plt+0x190>
  401ac8:	mov	x6, x4
  401acc:	sturb	w3, [x4, #-1]
  401ad0:	add	x2, x2, #0x1
  401ad4:	add	x4, x4, #0x1
  401ad8:	cmp	x1, x2
  401adc:	b.ls	401b1c <ferror@plt+0x1dc>  // b.plast
  401ae0:	ldrb	w3, [x0, x2]
  401ae4:	cbz	w3, 401b30 <ferror@plt+0x1f0>
  401ae8:	cmp	w3, #0x5c
  401aec:	b.ne	401ac8 <ferror@plt+0x188>  // b.any
  401af0:	cmp	x5, x2
  401af4:	b.eq	401b38 <ferror@plt+0x1f8>  // b.none
  401af8:	add	x2, x2, #0x1
  401afc:	ldrb	w3, [x0, x2]
  401b00:	cmp	w3, #0x5c
  401b04:	b.eq	401abc <ferror@plt+0x17c>  // b.none
  401b08:	cmp	w3, #0x6e
  401b0c:	b.ne	401b40 <ferror@plt+0x200>  // b.any
  401b10:	mov	x6, x4
  401b14:	sturb	w7, [x4, #-1]
  401b18:	b	401ad0 <ferror@plt+0x190>
  401b1c:	add	x1, x0, x1
  401b20:	cmp	x6, x1
  401b24:	b.cs	401b34 <ferror@plt+0x1f4>  // b.hs, b.nlast
  401b28:	strb	wzr, [x6]
  401b2c:	b	401b34 <ferror@plt+0x1f4>
  401b30:	mov	x0, #0x0                   	// #0
  401b34:	ret
  401b38:	mov	x0, #0x0                   	// #0
  401b3c:	b	401b34 <ferror@plt+0x1f4>
  401b40:	mov	x0, #0x0                   	// #0
  401b44:	b	401b34 <ferror@plt+0x1f4>
  401b48:	stp	x29, x30, [sp, #-32]!
  401b4c:	mov	x29, sp
  401b50:	stp	x19, x20, [sp, #16]
  401b54:	mov	x19, x0
  401b58:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  401b5c:	ldr	x20, [x0, #688]
  401b60:	cbz	x20, 401b8c <ferror@plt+0x24c>
  401b64:	bl	401820 <__ctype_b_loc@plt>
  401b68:	ldr	x2, [x0]
  401b6c:	mov	w0, #0x0                   	// #0
  401b70:	ldrb	w1, [x19]
  401b74:	ldrh	w1, [x2, x1, lsl #1]
  401b78:	tbz	w1, #12, 401ba4 <ferror@plt+0x264>
  401b7c:	add	x19, x19, #0x1
  401b80:	add	w0, w0, #0x1
  401b84:	cmp	x20, w0, uxtw
  401b88:	b.hi	401b70 <ferror@plt+0x230>  // b.pmore
  401b8c:	ldrb	w0, [x19]
  401b90:	cmp	w0, #0x0
  401b94:	cset	w0, eq  // eq = none
  401b98:	ldp	x19, x20, [sp, #16]
  401b9c:	ldp	x29, x30, [sp], #32
  401ba0:	ret
  401ba4:	mov	w0, #0x0                   	// #0
  401ba8:	b	401b98 <ferror@plt+0x258>
  401bac:	stp	x29, x30, [sp, #-48]!
  401bb0:	mov	x29, sp
  401bb4:	stp	x19, x20, [sp, #16]
  401bb8:	stp	x21, x22, [sp, #32]
  401bbc:	mov	x22, x0
  401bc0:	mov	x21, x2
  401bc4:	mov	x20, x3
  401bc8:	adrp	x1, 408000 <ferror@plt+0x66c0>
  401bcc:	add	x1, x1, #0xfc0
  401bd0:	bl	401810 <strcmp@plt>
  401bd4:	strb	wzr, [x20]
  401bd8:	cbnz	w0, 401c30 <ferror@plt+0x2f0>
  401bdc:	adrp	x20, 41c000 <ferror@plt+0x1a6c0>
  401be0:	add	x20, x20, #0x2b0
  401be4:	mov	w0, #0x1                   	// #1
  401be8:	strb	w0, [x20, #8]
  401bec:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  401bf0:	ldr	x19, [x0, #664]
  401bf4:	mov	w1, #0x2                   	// #2
  401bf8:	mov	x0, x19
  401bfc:	bl	405a70 <ferror@plt+0x4130>
  401c00:	ldr	x2, [x20, #16]
  401c04:	lsr	x2, x2, #3
  401c08:	mov	x1, x21
  401c0c:	mov	x0, x19
  401c10:	bl	405494 <ferror@plt+0x3b54>
  401c14:	mov	w21, #0x1                   	// #1
  401c18:	cbnz	w0, 401d14 <ferror@plt+0x3d4>
  401c1c:	mov	w0, w21
  401c20:	ldp	x19, x20, [sp, #16]
  401c24:	ldp	x21, x22, [sp, #32]
  401c28:	ldp	x29, x30, [sp], #48
  401c2c:	ret
  401c30:	adrp	x1, 408000 <ferror@plt+0x66c0>
  401c34:	add	x1, x1, #0xfc8
  401c38:	mov	x0, x22
  401c3c:	bl	405aa8 <ferror@plt+0x4168>
  401c40:	mov	x19, x0
  401c44:	cbz	x0, 401cb4 <ferror@plt+0x374>
  401c48:	mov	w1, #0x2                   	// #2
  401c4c:	bl	405a70 <ferror@plt+0x4130>
  401c50:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  401c54:	ldr	x2, [x0, #704]
  401c58:	lsr	x2, x2, #3
  401c5c:	mov	x1, x21
  401c60:	mov	x0, x19
  401c64:	bl	405494 <ferror@plt+0x3b54>
  401c68:	cbnz	w0, 401d14 <ferror@plt+0x3d4>
  401c6c:	mov	x0, x19
  401c70:	bl	408828 <ferror@plt+0x6ee8>
  401c74:	mov	w21, #0x1                   	// #1
  401c78:	cbz	w0, 401c1c <ferror@plt+0x2dc>
  401c7c:	bl	401910 <__errno_location@plt>
  401c80:	ldr	w19, [x0]
  401c84:	mov	x2, x22
  401c88:	mov	w1, #0x3                   	// #3
  401c8c:	mov	w0, #0x0                   	// #0
  401c90:	bl	407478 <ferror@plt+0x5b38>
  401c94:	mov	x3, x0
  401c98:	adrp	x2, 409000 <ferror@plt+0x76c0>
  401c9c:	add	x2, x2, #0x738
  401ca0:	mov	w1, w19
  401ca4:	mov	w0, #0x0                   	// #0
  401ca8:	bl	401600 <error@plt>
  401cac:	mov	w21, #0x0                   	// #0
  401cb0:	b	401c1c <ferror@plt+0x2dc>
  401cb4:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  401cb8:	ldrb	w21, [x0, #712]
  401cbc:	cbz	w21, 401cd0 <ferror@plt+0x390>
  401cc0:	bl	401910 <__errno_location@plt>
  401cc4:	ldr	w0, [x0]
  401cc8:	cmp	w0, #0x2
  401ccc:	b.eq	401d08 <ferror@plt+0x3c8>  // b.none
  401cd0:	bl	401910 <__errno_location@plt>
  401cd4:	ldr	w19, [x0]
  401cd8:	mov	x2, x22
  401cdc:	mov	w1, #0x3                   	// #3
  401ce0:	mov	w0, #0x0                   	// #0
  401ce4:	bl	407478 <ferror@plt+0x5b38>
  401ce8:	mov	x3, x0
  401cec:	adrp	x2, 409000 <ferror@plt+0x76c0>
  401cf0:	add	x2, x2, #0x738
  401cf4:	mov	w1, w19
  401cf8:	mov	w0, #0x0                   	// #0
  401cfc:	bl	401600 <error@plt>
  401d00:	mov	w21, #0x0                   	// #0
  401d04:	b	401c1c <ferror@plt+0x2dc>
  401d08:	mov	w0, #0x1                   	// #1
  401d0c:	strb	w0, [x20]
  401d10:	b	401c1c <ferror@plt+0x2dc>
  401d14:	bl	401910 <__errno_location@plt>
  401d18:	ldr	w20, [x0]
  401d1c:	mov	x2, x22
  401d20:	mov	w1, #0x3                   	// #3
  401d24:	mov	w0, #0x0                   	// #0
  401d28:	bl	407478 <ferror@plt+0x5b38>
  401d2c:	mov	x3, x0
  401d30:	adrp	x2, 409000 <ferror@plt+0x76c0>
  401d34:	add	x2, x2, #0x738
  401d38:	mov	w1, w20
  401d3c:	mov	w0, #0x0                   	// #0
  401d40:	bl	401600 <error@plt>
  401d44:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  401d48:	ldr	x0, [x0, #664]
  401d4c:	mov	w21, #0x0                   	// #0
  401d50:	cmp	x0, x19
  401d54:	b.eq	401c1c <ferror@plt+0x2dc>  // b.none
  401d58:	mov	x0, x19
  401d5c:	bl	408828 <ferror@plt+0x6ee8>
  401d60:	b	401c1c <ferror@plt+0x2dc>
  401d64:	stp	x29, x30, [sp, #-48]!
  401d68:	mov	x29, sp
  401d6c:	stp	x19, x20, [sp, #16]
  401d70:	mov	x19, x0
  401d74:	tst	w1, #0xff
  401d78:	b.eq	401da0 <ferror@plt+0x460>  // b.none
  401d7c:	ldrb	w1, [x0]
  401d80:	cbz	w1, 401e28 <ferror@plt+0x4e8>
  401d84:	stp	x21, x22, [sp, #32]
  401d88:	adrp	x20, 41c000 <ferror@plt+0x1a6c0>
  401d8c:	adrp	x22, 408000 <ferror@plt+0x66c0>
  401d90:	add	x22, x22, #0xfd0
  401d94:	adrp	x21, 408000 <ferror@plt+0x66c0>
  401d98:	add	x21, x21, #0xfd8
  401d9c:	b	401dd0 <ferror@plt+0x490>
  401da0:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  401da4:	ldr	x1, [x0, #656]
  401da8:	mov	x0, x19
  401dac:	bl	4018d0 <fputs_unlocked@plt>
  401db0:	b	401e28 <ferror@plt+0x4e8>
  401db4:	ldr	x3, [x20, #656]
  401db8:	mov	x2, #0x2                   	// #2
  401dbc:	mov	x1, #0x1                   	// #1
  401dc0:	mov	x0, x22
  401dc4:	bl	4015c0 <fwrite_unlocked@plt>
  401dc8:	ldrb	w1, [x19, #1]!
  401dcc:	cbz	w1, 401e24 <ferror@plt+0x4e4>
  401dd0:	cmp	w1, #0xa
  401dd4:	b.eq	401db4 <ferror@plt+0x474>  // b.none
  401dd8:	cmp	w1, #0x5c
  401ddc:	b.eq	401e04 <ferror@plt+0x4c4>  // b.none
  401de0:	ldr	x0, [x20, #656]
  401de4:	ldr	x2, [x0, #40]
  401de8:	ldr	x3, [x0, #48]
  401dec:	cmp	x2, x3
  401df0:	b.cs	401e1c <ferror@plt+0x4dc>  // b.hs, b.nlast
  401df4:	add	x3, x2, #0x1
  401df8:	str	x3, [x0, #40]
  401dfc:	strb	w1, [x2]
  401e00:	b	401dc8 <ferror@plt+0x488>
  401e04:	ldr	x3, [x20, #656]
  401e08:	mov	x2, #0x2                   	// #2
  401e0c:	mov	x1, #0x1                   	// #1
  401e10:	mov	x0, x21
  401e14:	bl	4015c0 <fwrite_unlocked@plt>
  401e18:	b	401dc8 <ferror@plt+0x488>
  401e1c:	bl	4017b0 <__overflow@plt>
  401e20:	b	401dc8 <ferror@plt+0x488>
  401e24:	ldp	x21, x22, [sp, #32]
  401e28:	ldp	x19, x20, [sp, #16]
  401e2c:	ldp	x29, x30, [sp], #48
  401e30:	ret
  401e34:	stp	x29, x30, [sp, #-160]!
  401e38:	mov	x29, sp
  401e3c:	stp	x19, x20, [sp, #16]
  401e40:	str	x21, [sp, #32]
  401e44:	mov	w19, w0
  401e48:	cbz	w0, 401e88 <ferror@plt+0x548>
  401e4c:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  401e50:	ldr	x20, [x0, #632]
  401e54:	mov	w2, #0x5                   	// #5
  401e58:	adrp	x1, 408000 <ferror@plt+0x66c0>
  401e5c:	add	x1, x1, #0xff8
  401e60:	mov	x0, #0x0                   	// #0
  401e64:	bl	4018c0 <dcgettext@plt>
  401e68:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  401e6c:	ldr	x3, [x1, #752]
  401e70:	mov	x2, x0
  401e74:	mov	w1, #0x1                   	// #1
  401e78:	mov	x0, x20
  401e7c:	bl	401800 <__fprintf_chk@plt>
  401e80:	mov	w0, w19
  401e84:	bl	4015f0 <exit@plt>
  401e88:	mov	w2, #0x5                   	// #5
  401e8c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401e90:	add	x1, x1, #0x20
  401e94:	mov	x0, #0x0                   	// #0
  401e98:	bl	4018c0 <dcgettext@plt>
  401e9c:	adrp	x21, 409000 <ferror@plt+0x76c0>
  401ea0:	add	x21, x21, #0x68
  401ea4:	mov	w4, #0x200                 	// #512
  401ea8:	mov	x3, x21
  401eac:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  401eb0:	ldr	x2, [x1, #752]
  401eb4:	mov	x1, x0
  401eb8:	mov	w0, #0x1                   	// #1
  401ebc:	bl	4016f0 <__printf_chk@plt>
  401ec0:	mov	w2, #0x5                   	// #5
  401ec4:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401ec8:	add	x1, x1, #0x70
  401ecc:	mov	x0, #0x0                   	// #0
  401ed0:	bl	4018c0 <dcgettext@plt>
  401ed4:	adrp	x20, 41c000 <ferror@plt+0x1a6c0>
  401ed8:	ldr	x1, [x20, #656]
  401edc:	bl	4018d0 <fputs_unlocked@plt>
  401ee0:	mov	w2, #0x5                   	// #5
  401ee4:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401ee8:	add	x1, x1, #0xa8
  401eec:	mov	x0, #0x0                   	// #0
  401ef0:	bl	4018c0 <dcgettext@plt>
  401ef4:	ldr	x1, [x20, #656]
  401ef8:	bl	4018d0 <fputs_unlocked@plt>
  401efc:	mov	w2, #0x5                   	// #5
  401f00:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401f04:	add	x1, x1, #0xd8
  401f08:	mov	x0, #0x0                   	// #0
  401f0c:	bl	4018c0 <dcgettext@plt>
  401f10:	mov	x2, x21
  401f14:	mov	x1, x0
  401f18:	mov	w0, #0x1                   	// #1
  401f1c:	bl	4016f0 <__printf_chk@plt>
  401f20:	mov	w2, #0x5                   	// #5
  401f24:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401f28:	add	x1, x1, #0x120
  401f2c:	mov	x0, #0x0                   	// #0
  401f30:	bl	4018c0 <dcgettext@plt>
  401f34:	ldr	x1, [x20, #656]
  401f38:	bl	4018d0 <fputs_unlocked@plt>
  401f3c:	mov	w2, #0x5                   	// #5
  401f40:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401f44:	add	x1, x1, #0x1b8
  401f48:	mov	x0, #0x0                   	// #0
  401f4c:	bl	4018c0 <dcgettext@plt>
  401f50:	ldr	x1, [x20, #656]
  401f54:	bl	4018d0 <fputs_unlocked@plt>
  401f58:	mov	w2, #0x5                   	// #5
  401f5c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401f60:	add	x1, x1, #0x1f0
  401f64:	mov	x0, #0x0                   	// #0
  401f68:	bl	4018c0 <dcgettext@plt>
  401f6c:	ldr	x1, [x20, #656]
  401f70:	bl	4018d0 <fputs_unlocked@plt>
  401f74:	mov	w2, #0x5                   	// #5
  401f78:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401f7c:	add	x1, x1, #0x228
  401f80:	mov	x0, #0x0                   	// #0
  401f84:	bl	4018c0 <dcgettext@plt>
  401f88:	ldr	x1, [x20, #656]
  401f8c:	bl	4018d0 <fputs_unlocked@plt>
  401f90:	mov	w2, #0x5                   	// #5
  401f94:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401f98:	add	x1, x1, #0x2a8
  401f9c:	mov	x0, #0x0                   	// #0
  401fa0:	bl	4018c0 <dcgettext@plt>
  401fa4:	ldr	x1, [x20, #656]
  401fa8:	bl	4018d0 <fputs_unlocked@plt>
  401fac:	mov	w2, #0x5                   	// #5
  401fb0:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401fb4:	add	x1, x1, #0x460
  401fb8:	mov	x0, #0x0                   	// #0
  401fbc:	bl	4018c0 <dcgettext@plt>
  401fc0:	ldr	x1, [x20, #656]
  401fc4:	bl	4018d0 <fputs_unlocked@plt>
  401fc8:	mov	w2, #0x5                   	// #5
  401fcc:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401fd0:	add	x1, x1, #0x490
  401fd4:	mov	x0, #0x0                   	// #0
  401fd8:	bl	4018c0 <dcgettext@plt>
  401fdc:	ldr	x1, [x20, #656]
  401fe0:	bl	4018d0 <fputs_unlocked@plt>
  401fe4:	mov	w2, #0x5                   	// #5
  401fe8:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401fec:	add	x1, x1, #0x4c8
  401ff0:	mov	x0, #0x0                   	// #0
  401ff4:	bl	4018c0 <dcgettext@plt>
  401ff8:	adrp	x2, 409000 <ferror@plt+0x76c0>
  401ffc:	add	x2, x2, #0x5f8
  402000:	mov	x1, x0
  402004:	mov	w0, #0x1                   	// #1
  402008:	bl	4016f0 <__printf_chk@plt>
  40200c:	adrp	x2, 409000 <ferror@plt+0x76c0>
  402010:	add	x2, x2, #0xca8
  402014:	ldr	x1, [x2]
  402018:	ldr	x0, [x2, #8]
  40201c:	str	x1, [sp, #48]
  402020:	str	x0, [sp, #56]
  402024:	ldp	x4, x5, [x2, #16]
  402028:	stp	x4, x5, [sp, #64]
  40202c:	ldp	x4, x5, [x2, #32]
  402030:	stp	x4, x5, [sp, #80]
  402034:	ldp	x4, x5, [x2, #48]
  402038:	stp	x4, x5, [sp, #96]
  40203c:	ldp	x4, x5, [x2, #64]
  402040:	stp	x4, x5, [sp, #112]
  402044:	ldp	x4, x5, [x2, #80]
  402048:	stp	x4, x5, [sp, #128]
  40204c:	ldp	x2, x3, [x2, #96]
  402050:	stp	x2, x3, [sp, #144]
  402054:	add	x20, sp, #0x30
  402058:	cbz	x1, 40207c <ferror@plt+0x73c>
  40205c:	add	x20, sp, #0x30
  402060:	adrp	x21, 408000 <ferror@plt+0x66c0>
  402064:	add	x21, x21, #0xfe0
  402068:	mov	x0, x21
  40206c:	bl	401810 <strcmp@plt>
  402070:	cbz	w0, 40207c <ferror@plt+0x73c>
  402074:	ldr	x1, [x20, #16]!
  402078:	cbnz	x1, 402068 <ferror@plt+0x728>
  40207c:	ldr	x20, [x20, #8]
  402080:	cbz	x20, 4021d0 <ferror@plt+0x890>
  402084:	mov	w2, #0x5                   	// #5
  402088:	adrp	x1, 409000 <ferror@plt+0x76c0>
  40208c:	add	x1, x1, #0x608
  402090:	mov	x0, #0x0                   	// #0
  402094:	bl	4018c0 <dcgettext@plt>
  402098:	adrp	x3, 409000 <ferror@plt+0x76c0>
  40209c:	add	x3, x3, #0x620
  4020a0:	adrp	x2, 409000 <ferror@plt+0x76c0>
  4020a4:	add	x2, x2, #0x648
  4020a8:	mov	x1, x0
  4020ac:	mov	w0, #0x1                   	// #1
  4020b0:	bl	4016f0 <__printf_chk@plt>
  4020b4:	mov	x1, #0x0                   	// #0
  4020b8:	mov	w0, #0x5                   	// #5
  4020bc:	bl	401930 <setlocale@plt>
  4020c0:	cbz	x0, 4020d8 <ferror@plt+0x798>
  4020c4:	mov	x2, #0x3                   	// #3
  4020c8:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4020cc:	add	x1, x1, #0x658
  4020d0:	bl	4016c0 <strncmp@plt>
  4020d4:	cbnz	w0, 402154 <ferror@plt+0x814>
  4020d8:	mov	w2, #0x5                   	// #5
  4020dc:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4020e0:	add	x1, x1, #0x6a8
  4020e4:	mov	x0, #0x0                   	// #0
  4020e8:	bl	4018c0 <dcgettext@plt>
  4020ec:	adrp	x21, 408000 <ferror@plt+0x66c0>
  4020f0:	add	x21, x21, #0xfe0
  4020f4:	mov	x3, x21
  4020f8:	adrp	x2, 409000 <ferror@plt+0x76c0>
  4020fc:	add	x2, x2, #0x620
  402100:	mov	x1, x0
  402104:	mov	w0, #0x1                   	// #1
  402108:	bl	4016f0 <__printf_chk@plt>
  40210c:	mov	w2, #0x5                   	// #5
  402110:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402114:	add	x1, x1, #0x6c8
  402118:	mov	x0, #0x0                   	// #0
  40211c:	bl	4018c0 <dcgettext@plt>
  402120:	mov	x1, x0
  402124:	adrp	x3, 409000 <ferror@plt+0x76c0>
  402128:	add	x0, x3, #0x5f0
  40212c:	adrp	x3, 408000 <ferror@plt+0x66c0>
  402130:	add	x3, x3, #0xfe8
  402134:	cmp	x20, x21
  402138:	csel	x3, x3, x0, eq  // eq = none
  40213c:	mov	x2, x20
  402140:	mov	w0, #0x1                   	// #1
  402144:	bl	4016f0 <__printf_chk@plt>
  402148:	b	401e80 <ferror@plt+0x540>
  40214c:	adrp	x20, 408000 <ferror@plt+0x66c0>
  402150:	add	x20, x20, #0xfe0
  402154:	mov	w2, #0x5                   	// #5
  402158:	adrp	x1, 409000 <ferror@plt+0x76c0>
  40215c:	add	x1, x1, #0x660
  402160:	mov	x0, #0x0                   	// #0
  402164:	bl	4018c0 <dcgettext@plt>
  402168:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  40216c:	ldr	x1, [x1, #656]
  402170:	bl	4018d0 <fputs_unlocked@plt>
  402174:	b	4020d8 <ferror@plt+0x798>
  402178:	mov	w2, #0x5                   	// #5
  40217c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402180:	add	x1, x1, #0x6a8
  402184:	mov	x0, #0x0                   	// #0
  402188:	bl	4018c0 <dcgettext@plt>
  40218c:	adrp	x20, 408000 <ferror@plt+0x66c0>
  402190:	add	x20, x20, #0xfe0
  402194:	mov	x3, x20
  402198:	adrp	x2, 409000 <ferror@plt+0x76c0>
  40219c:	add	x2, x2, #0x620
  4021a0:	mov	x1, x0
  4021a4:	mov	w0, #0x1                   	// #1
  4021a8:	bl	4016f0 <__printf_chk@plt>
  4021ac:	mov	w2, #0x5                   	// #5
  4021b0:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4021b4:	add	x1, x1, #0x6c8
  4021b8:	mov	x0, #0x0                   	// #0
  4021bc:	bl	4018c0 <dcgettext@plt>
  4021c0:	mov	x1, x0
  4021c4:	adrp	x2, 408000 <ferror@plt+0x66c0>
  4021c8:	add	x3, x2, #0xfe8
  4021cc:	b	40213c <ferror@plt+0x7fc>
  4021d0:	mov	w2, #0x5                   	// #5
  4021d4:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4021d8:	add	x1, x1, #0x608
  4021dc:	mov	x0, #0x0                   	// #0
  4021e0:	bl	4018c0 <dcgettext@plt>
  4021e4:	adrp	x3, 409000 <ferror@plt+0x76c0>
  4021e8:	add	x3, x3, #0x620
  4021ec:	adrp	x2, 409000 <ferror@plt+0x76c0>
  4021f0:	add	x2, x2, #0x648
  4021f4:	mov	x1, x0
  4021f8:	mov	w0, #0x1                   	// #1
  4021fc:	bl	4016f0 <__printf_chk@plt>
  402200:	mov	x1, #0x0                   	// #0
  402204:	mov	w0, #0x5                   	// #5
  402208:	bl	401930 <setlocale@plt>
  40220c:	cbz	x0, 402178 <ferror@plt+0x838>
  402210:	mov	x2, #0x3                   	// #3
  402214:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402218:	add	x1, x1, #0x658
  40221c:	bl	4016c0 <strncmp@plt>
  402220:	cbnz	w0, 40214c <ferror@plt+0x80c>
  402224:	mov	w2, #0x5                   	// #5
  402228:	adrp	x1, 409000 <ferror@plt+0x76c0>
  40222c:	add	x1, x1, #0x6a8
  402230:	mov	x0, #0x0                   	// #0
  402234:	bl	4018c0 <dcgettext@plt>
  402238:	adrp	x20, 408000 <ferror@plt+0x66c0>
  40223c:	add	x20, x20, #0xfe0
  402240:	mov	x3, x20
  402244:	adrp	x2, 409000 <ferror@plt+0x76c0>
  402248:	add	x2, x2, #0x620
  40224c:	mov	x1, x0
  402250:	mov	w0, #0x1                   	// #1
  402254:	bl	4016f0 <__printf_chk@plt>
  402258:	mov	w2, #0x5                   	// #5
  40225c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402260:	add	x1, x1, #0x6c8
  402264:	mov	x0, #0x0                   	// #0
  402268:	bl	4018c0 <dcgettext@plt>
  40226c:	mov	x1, x0
  402270:	adrp	x3, 408000 <ferror@plt+0x66c0>
  402274:	add	x3, x3, #0xfe8
  402278:	b	40213c <ferror@plt+0x7fc>
  40227c:	stp	x29, x30, [sp, #-384]!
  402280:	mov	x29, sp
  402284:	stp	x19, x20, [sp, #16]
  402288:	stp	x21, x22, [sp, #32]
  40228c:	stp	x23, x24, [sp, #48]
  402290:	stp	x25, x26, [sp, #64]
  402294:	stp	x27, x28, [sp, #80]
  402298:	mov	w22, w0
  40229c:	mov	x21, x1
  4022a0:	ldr	x0, [x1]
  4022a4:	bl	405b60 <ferror@plt+0x4220>
  4022a8:	adrp	x26, 409000 <ferror@plt+0x76c0>
  4022ac:	add	x26, x26, #0x5f0
  4022b0:	mov	x1, x26
  4022b4:	mov	w0, #0x6                   	// #6
  4022b8:	bl	401930 <setlocale@plt>
  4022bc:	adrp	x19, 408000 <ferror@plt+0x66c0>
  4022c0:	add	x19, x19, #0xf48
  4022c4:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4022c8:	add	x1, x1, #0x700
  4022cc:	mov	x0, x19
  4022d0:	bl	4016d0 <bindtextdomain@plt>
  4022d4:	mov	x0, x19
  4022d8:	bl	4017e0 <textdomain@plt>
  4022dc:	adrp	x0, 405000 <ferror@plt+0x36c0>
  4022e0:	add	x0, x0, #0x978
  4022e4:	bl	408ef8 <ferror@plt+0x75b8>
  4022e8:	mov	x3, #0x0                   	// #0
  4022ec:	mov	w2, #0x1                   	// #1
  4022f0:	mov	x1, #0x0                   	// #0
  4022f4:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4022f8:	ldr	x0, [x0, #656]
  4022fc:	bl	401620 <setvbuf@plt>
  402300:	mov	w27, #0x0                   	// #0
  402304:	mov	w19, #0xffffffff            	// #-1
  402308:	str	wzr, [sp, #108]
  40230c:	adrp	x20, 409000 <ferror@plt+0x76c0>
  402310:	add	x20, x20, #0xca8
  402314:	add	x20, x20, #0x70
  402318:	adrp	x23, 409000 <ferror@plt+0x76c0>
  40231c:	add	x23, x23, #0x780
  402320:	adrp	x24, 41c000 <ferror@plt+0x1a6c0>
  402324:	add	x24, x24, #0x2b0
  402328:	mov	w25, #0x1                   	// #1
  40232c:	b	402354 <ferror@plt+0xa14>
  402330:	cmp	w0, #0x63
  402334:	b.eq	402520 <ferror@plt+0xbe0>  // b.none
  402338:	cmp	w0, #0x63
  40233c:	b.le	4023a8 <ferror@plt+0xa68>
  402340:	cmp	w0, #0x6c
  402344:	b.eq	40243c <ferror@plt+0xafc>  // b.none
  402348:	cmp	w0, #0x74
  40234c:	b.ne	402518 <ferror@plt+0xbd8>  // b.any
  402350:	mov	w19, #0x0                   	// #0
  402354:	mov	x4, #0x0                   	// #0
  402358:	mov	x3, x20
  40235c:	mov	x2, x23
  402360:	mov	x1, x21
  402364:	mov	w0, w22
  402368:	bl	4017f0 <getopt_long@plt>
  40236c:	cmn	w0, #0x1
  402370:	b.eq	40252c <ferror@plt+0xbec>  // b.none
  402374:	cmp	w0, #0x77
  402378:	b.eq	4024e0 <ferror@plt+0xba0>  // b.none
  40237c:	b.le	402330 <ferror@plt+0x9f0>
  402380:	cmp	w0, #0x102
  402384:	b.eq	4024f8 <ferror@plt+0xbb8>  // b.none
  402388:	b.le	402408 <ferror@plt+0xac8>
  40238c:	cmp	w0, #0x103
  402390:	b.eq	402508 <ferror@plt+0xbc8>  // b.none
  402394:	cmp	w0, #0x104
  402398:	b.ne	402518 <ferror@plt+0xbd8>  // b.any
  40239c:	mov	w27, #0x1                   	// #1
  4023a0:	mov	w19, w27
  4023a4:	b	402354 <ferror@plt+0xa14>
  4023a8:	cmn	w0, #0x2
  4023ac:	b.eq	402510 <ferror@plt+0xbd0>  // b.none
  4023b0:	cmp	w0, #0x62
  4023b4:	b.ne	4023c0 <ferror@plt+0xa80>  // b.any
  4023b8:	mov	w19, #0x1                   	// #1
  4023bc:	b	402354 <ferror@plt+0xa14>
  4023c0:	cmn	w0, #0x3
  4023c4:	b.ne	402518 <ferror@plt+0xbd8>  // b.any
  4023c8:	mov	x6, #0x0                   	// #0
  4023cc:	adrp	x5, 409000 <ferror@plt+0x76c0>
  4023d0:	add	x5, x5, #0x760
  4023d4:	adrp	x4, 409000 <ferror@plt+0x76c0>
  4023d8:	add	x4, x4, #0x770
  4023dc:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4023e0:	ldr	x3, [x0, #512]
  4023e4:	adrp	x2, 409000 <ferror@plt+0x76c0>
  4023e8:	add	x2, x2, #0x648
  4023ec:	adrp	x1, 408000 <ferror@plt+0x66c0>
  4023f0:	add	x1, x1, #0xfe0
  4023f4:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4023f8:	ldr	x0, [x0, #656]
  4023fc:	bl	407ab4 <ferror@plt+0x6174>
  402400:	mov	w0, #0x0                   	// #0
  402404:	bl	4015f0 <exit@plt>
  402408:	cmp	w0, #0x100
  40240c:	b.eq	4024f0 <ferror@plt+0xbb0>  // b.none
  402410:	cmp	w0, #0x101
  402414:	b.ne	402428 <ferror@plt+0xae8>  // b.any
  402418:	strb	w25, [x24, #25]
  40241c:	strb	wzr, [x24, #26]
  402420:	strb	wzr, [x24, #27]
  402424:	b	402354 <ferror@plt+0xa14>
  402428:	cmp	w0, #0x7a
  40242c:	b.ne	402518 <ferror@plt+0xbd8>  // b.any
  402430:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402434:	strb	wzr, [x0, #496]
  402438:	b	402354 <ferror@plt+0xa14>
  40243c:	adrp	x26, 41c000 <ferror@plt+0x1a6c0>
  402440:	ldr	x28, [x26, #640]
  402444:	mov	w2, #0x5                   	// #5
  402448:	adrp	x1, 409000 <ferror@plt+0x76c0>
  40244c:	add	x1, x1, #0x718
  402450:	mov	x0, #0x0                   	// #0
  402454:	bl	4018c0 <dcgettext@plt>
  402458:	mov	w5, #0x0                   	// #0
  40245c:	mov	x4, x0
  402460:	adrp	x3, 409000 <ferror@plt+0x76c0>
  402464:	add	x3, x3, #0x5f0
  402468:	mov	x2, #0xffffffffffffffff    	// #-1
  40246c:	mov	x1, #0x0                   	// #0
  402470:	mov	x0, x28
  402474:	bl	407f80 <ferror@plt+0x6640>
  402478:	str	x0, [x24, #16]
  40247c:	ldr	x26, [x26, #640]
  402480:	tst	x0, #0x7
  402484:	b.eq	402354 <ferror@plt+0xa14>  // b.none
  402488:	mov	w2, #0x5                   	// #5
  40248c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402490:	add	x1, x1, #0x728
  402494:	mov	x0, #0x0                   	// #0
  402498:	bl	4018c0 <dcgettext@plt>
  40249c:	mov	x19, x0
  4024a0:	mov	x0, x26
  4024a4:	bl	407618 <ferror@plt+0x5cd8>
  4024a8:	mov	x3, x0
  4024ac:	mov	x2, x19
  4024b0:	mov	w1, #0x0                   	// #0
  4024b4:	mov	w0, #0x0                   	// #0
  4024b8:	bl	401600 <error@plt>
  4024bc:	mov	w2, #0x5                   	// #5
  4024c0:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4024c4:	add	x1, x1, #0x740
  4024c8:	mov	x0, #0x0                   	// #0
  4024cc:	bl	4018c0 <dcgettext@plt>
  4024d0:	mov	x2, x0
  4024d4:	mov	w1, #0x0                   	// #0
  4024d8:	mov	w0, #0x1                   	// #1
  4024dc:	bl	401600 <error@plt>
  4024e0:	strb	wzr, [x24, #25]
  4024e4:	strb	w25, [x24, #26]
  4024e8:	strb	wzr, [x24, #27]
  4024ec:	b	402354 <ferror@plt+0xa14>
  4024f0:	strb	w25, [x24, #24]
  4024f4:	b	402354 <ferror@plt+0xa14>
  4024f8:	strb	wzr, [x24, #25]
  4024fc:	strb	wzr, [x24, #26]
  402500:	strb	w25, [x24, #27]
  402504:	b	402354 <ferror@plt+0xa14>
  402508:	strb	w25, [x24, #28]
  40250c:	b	402354 <ferror@plt+0xa14>
  402510:	mov	w0, #0x0                   	// #0
  402514:	bl	401e34 <ferror@plt+0x4f4>
  402518:	mov	w0, #0x1                   	// #1
  40251c:	bl	401e34 <ferror@plt+0x4f4>
  402520:	mov	w0, #0x1                   	// #1
  402524:	str	w0, [sp, #108]
  402528:	b	402354 <ferror@plt+0xa14>
  40252c:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402530:	add	x0, x0, #0x2b0
  402534:	mov	x1, #0x3                   	// #3
  402538:	str	x1, [x0, #32]
  40253c:	ldr	x0, [x0, #16]
  402540:	cmp	x0, #0x200
  402544:	b.hi	402694 <ferror@plt+0xd54>  // b.pmore
  402548:	cmp	x0, #0x0
  40254c:	ldr	w1, [sp, #108]
  402550:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  402554:	b.eq	402714 <ferror@plt+0xdd4>  // b.none
  402558:	lsr	x0, x0, #2
  40255c:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  402560:	str	x0, [x1, #688]
  402564:	cmp	w19, #0x0
  402568:	ccmp	w27, #0x0, #0x4, eq  // eq = none
  40256c:	b.ne	402738 <ferror@plt+0xdf8>  // b.any
  402570:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402574:	ldrb	w0, [x0, #496]
  402578:	ldr	w1, [sp, #108]
  40257c:	cmp	w1, #0x0
  402580:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  402584:	b.ne	402764 <ferror@plt+0xe24>  // b.any
  402588:	ldr	w0, [sp, #108]
  40258c:	cmp	w0, #0x0
  402590:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  402594:	b.ne	402790 <ferror@plt+0xe50>  // b.any
  402598:	cmp	w19, #0x0
  40259c:	ldr	w0, [sp, #108]
  4025a0:	ccmp	w0, #0x0, #0x4, ge  // ge = tcont
  4025a4:	b.ne	4027bc <ferror@plt+0xe7c>  // b.any
  4025a8:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4025ac:	ldrb	w0, [x0, #712]
  4025b0:	eor	w0, w0, #0x1
  4025b4:	ldr	w1, [sp, #108]
  4025b8:	orr	w0, w1, w0
  4025bc:	tst	w0, #0xff
  4025c0:	b.eq	4027e8 <ferror@plt+0xea8>  // b.none
  4025c4:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4025c8:	ldrb	w0, [x0, #713]
  4025cc:	eor	w0, w0, #0x1
  4025d0:	ldr	w1, [sp, #108]
  4025d4:	orr	w0, w1, w0
  4025d8:	tst	w0, #0xff
  4025dc:	b.eq	402814 <ferror@plt+0xed4>  // b.none
  4025e0:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4025e4:	ldrb	w0, [x0, #714]
  4025e8:	eor	w0, w0, #0x1
  4025ec:	ldr	w1, [sp, #108]
  4025f0:	orr	w0, w1, w0
  4025f4:	tst	w0, #0xff
  4025f8:	b.eq	402840 <ferror@plt+0xf00>  // b.none
  4025fc:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402600:	ldrb	w0, [x0, #715]
  402604:	eor	w0, w0, #0x1
  402608:	ldr	w1, [sp, #108]
  40260c:	orr	w0, w1, w0
  402610:	ands	w0, w0, #0xff
  402614:	str	w0, [sp, #192]
  402618:	b.eq	40286c <ferror@plt+0xf2c>  // b.none
  40261c:	ldr	w0, [sp, #108]
  402620:	eor	w0, w0, #0x1
  402624:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  402628:	ldrb	w1, [x1, #716]
  40262c:	ands	w0, w0, w1
  402630:	str	w0, [sp, #120]
  402634:	b.ne	402898 <ferror@plt+0xf58>  // b.any
  402638:	cmp	w19, #0x0
  40263c:	csel	w0, w19, wzr, ge  // ge = tcont
  402640:	str	w0, [sp, #200]
  402644:	sbfiz	x1, x22, #3, #32
  402648:	add	x0, x21, w22, sxtw #3
  40264c:	str	x0, [sp, #176]
  402650:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402654:	ldr	w0, [x0, #648]
  402658:	cmp	w0, w22
  40265c:	b.eq	4028c4 <ferror@plt+0xf84>  // b.none
  402660:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402664:	ldrsw	x0, [x0, #648]
  402668:	add	x0, x21, x0, lsl #3
  40266c:	str	x0, [sp, #144]
  402670:	ldr	x1, [sp, #176]
  402674:	cmp	x1, x0
  402678:	b.ls	403470 <ferror@plt+0x1b30>  // b.plast
  40267c:	adrp	x0, 409000 <ferror@plt+0x76c0>
  402680:	add	x0, x0, #0xca8
  402684:	str	x0, [sp, #168]
  402688:	add	x28, x0, #0x200
  40268c:	str	w27, [sp, #204]
  402690:	b	4030a0 <ferror@plt+0x1760>
  402694:	mov	w2, #0x5                   	// #5
  402698:	adrp	x1, 409000 <ferror@plt+0x76c0>
  40269c:	add	x1, x1, #0x728
  4026a0:	mov	x0, #0x0                   	// #0
  4026a4:	bl	4018c0 <dcgettext@plt>
  4026a8:	mov	x19, x0
  4026ac:	mov	x0, x26
  4026b0:	bl	407618 <ferror@plt+0x5cd8>
  4026b4:	mov	x3, x0
  4026b8:	mov	x2, x19
  4026bc:	mov	w1, #0x0                   	// #0
  4026c0:	mov	w0, #0x0                   	// #0
  4026c4:	bl	401600 <error@plt>
  4026c8:	mov	w2, #0x5                   	// #5
  4026cc:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4026d0:	add	x1, x1, #0x788
  4026d4:	mov	x0, #0x0                   	// #0
  4026d8:	bl	4018c0 <dcgettext@plt>
  4026dc:	mov	x19, x0
  4026e0:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4026e4:	ldr	w0, [x0, #728]
  4026e8:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4026ec:	add	x1, x1, #0xca8
  4026f0:	add	x0, x1, x0, lsl #3
  4026f4:	ldr	x0, [x0, #560]
  4026f8:	bl	407618 <ferror@plt+0x5cd8>
  4026fc:	mov	x4, #0x200                 	// #512
  402700:	mov	x3, x0
  402704:	mov	x2, x19
  402708:	mov	w1, #0x0                   	// #0
  40270c:	mov	w0, #0x1                   	// #1
  402710:	bl	401600 <error@plt>
  402714:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402718:	add	x1, x0, #0x2b0
  40271c:	mov	x2, #0x200                 	// #512
  402720:	str	x2, [x1, #16]
  402724:	mov	x1, #0x80                  	// #128
  402728:	str	x1, [x0, #688]
  40272c:	cmp	w19, #0x0
  402730:	ccmp	w27, #0x0, #0x4, eq  // eq = none
  402734:	b.eq	402598 <ferror@plt+0xc58>  // b.none
  402738:	mov	w2, #0x5                   	// #5
  40273c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402740:	add	x1, x1, #0x7b8
  402744:	mov	x0, #0x0                   	// #0
  402748:	bl	4018c0 <dcgettext@plt>
  40274c:	mov	x2, x0
  402750:	mov	w1, #0x0                   	// #0
  402754:	mov	w0, #0x0                   	// #0
  402758:	bl	401600 <error@plt>
  40275c:	mov	w0, #0x1                   	// #1
  402760:	bl	401e34 <ferror@plt+0x4f4>
  402764:	mov	w2, #0x5                   	// #5
  402768:	adrp	x1, 409000 <ferror@plt+0x76c0>
  40276c:	add	x1, x1, #0x7e0
  402770:	mov	x0, #0x0                   	// #0
  402774:	bl	4018c0 <dcgettext@plt>
  402778:	mov	x2, x0
  40277c:	mov	w1, #0x0                   	// #0
  402780:	mov	w0, #0x0                   	// #0
  402784:	bl	401600 <error@plt>
  402788:	mov	w0, #0x1                   	// #1
  40278c:	bl	401e34 <ferror@plt+0x4f4>
  402790:	mov	w2, #0x5                   	// #5
  402794:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402798:	add	x1, x1, #0x820
  40279c:	mov	x0, #0x0                   	// #0
  4027a0:	bl	4018c0 <dcgettext@plt>
  4027a4:	mov	x2, x0
  4027a8:	mov	w1, #0x0                   	// #0
  4027ac:	mov	w0, #0x0                   	// #0
  4027b0:	bl	401600 <error@plt>
  4027b4:	mov	w0, #0x1                   	// #1
  4027b8:	bl	401e34 <ferror@plt+0x4f4>
  4027bc:	mov	w2, #0x5                   	// #5
  4027c0:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4027c4:	add	x1, x1, #0x860
  4027c8:	mov	x0, #0x0                   	// #0
  4027cc:	bl	4018c0 <dcgettext@plt>
  4027d0:	mov	x2, x0
  4027d4:	mov	w1, #0x0                   	// #0
  4027d8:	mov	w0, #0x0                   	// #0
  4027dc:	bl	401600 <error@plt>
  4027e0:	mov	w0, #0x1                   	// #1
  4027e4:	bl	401e34 <ferror@plt+0x4f4>
  4027e8:	mov	w2, #0x5                   	// #5
  4027ec:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4027f0:	add	x1, x1, #0x8b0
  4027f4:	mov	x0, #0x0                   	// #0
  4027f8:	bl	4018c0 <dcgettext@plt>
  4027fc:	mov	x2, x0
  402800:	mov	w1, #0x0                   	// #0
  402804:	mov	w0, #0x0                   	// #0
  402808:	bl	401600 <error@plt>
  40280c:	mov	w0, #0x1                   	// #1
  402810:	bl	401e34 <ferror@plt+0x4f4>
  402814:	mov	w2, #0x5                   	// #5
  402818:	adrp	x1, 409000 <ferror@plt+0x76c0>
  40281c:	add	x1, x1, #0x8f8
  402820:	mov	x0, #0x0                   	// #0
  402824:	bl	4018c0 <dcgettext@plt>
  402828:	mov	x2, x0
  40282c:	mov	w1, #0x0                   	// #0
  402830:	mov	w0, #0x0                   	// #0
  402834:	bl	401600 <error@plt>
  402838:	mov	w0, #0x1                   	// #1
  40283c:	bl	401e34 <ferror@plt+0x4f4>
  402840:	mov	w2, #0x5                   	// #5
  402844:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402848:	add	x1, x1, #0x938
  40284c:	mov	x0, #0x0                   	// #0
  402850:	bl	4018c0 <dcgettext@plt>
  402854:	mov	x2, x0
  402858:	mov	w1, #0x0                   	// #0
  40285c:	mov	w0, #0x0                   	// #0
  402860:	bl	401600 <error@plt>
  402864:	mov	w0, #0x1                   	// #1
  402868:	bl	401e34 <ferror@plt+0x4f4>
  40286c:	mov	w2, #0x5                   	// #5
  402870:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402874:	add	x1, x1, #0x978
  402878:	mov	x0, #0x0                   	// #0
  40287c:	bl	4018c0 <dcgettext@plt>
  402880:	mov	x2, x0
  402884:	mov	w1, #0x0                   	// #0
  402888:	mov	w0, #0x0                   	// #0
  40288c:	bl	401600 <error@plt>
  402890:	mov	w0, #0x1                   	// #1
  402894:	bl	401e34 <ferror@plt+0x4f4>
  402898:	mov	w2, #0x5                   	// #5
  40289c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4028a0:	add	x1, x1, #0x9b8
  4028a4:	mov	x0, #0x0                   	// #0
  4028a8:	bl	4018c0 <dcgettext@plt>
  4028ac:	mov	x2, x0
  4028b0:	mov	w1, #0x0                   	// #0
  4028b4:	mov	w0, #0x0                   	// #0
  4028b8:	bl	401600 <error@plt>
  4028bc:	mov	w0, #0x1                   	// #1
  4028c0:	bl	401e34 <ferror@plt+0x4f4>
  4028c4:	adrp	x0, 408000 <ferror@plt+0x66c0>
  4028c8:	add	x0, x0, #0xfc0
  4028cc:	str	x0, [x21, x1]
  4028d0:	ldr	x0, [sp, #176]
  4028d4:	add	x0, x0, #0x8
  4028d8:	str	x0, [sp, #176]
  4028dc:	b	402660 <ferror@plt+0xd20>
  4028e0:	adrp	x1, 408000 <ferror@plt+0x66c0>
  4028e4:	add	x1, x1, #0xfc8
  4028e8:	ldr	x0, [sp, #136]
  4028ec:	bl	405aa8 <ferror@plt+0x4168>
  4028f0:	mov	x27, x0
  4028f4:	cbnz	x0, 4030f4 <ferror@plt+0x17b4>
  4028f8:	bl	401910 <__errno_location@plt>
  4028fc:	ldr	w19, [x0]
  402900:	ldr	x2, [sp, #136]
  402904:	mov	w1, #0x3                   	// #3
  402908:	mov	w0, #0x0                   	// #0
  40290c:	bl	407478 <ferror@plt+0x5b38>
  402910:	mov	x3, x0
  402914:	adrp	x2, 409000 <ferror@plt+0x76c0>
  402918:	add	x2, x2, #0x738
  40291c:	mov	w1, w19
  402920:	mov	w0, #0x0                   	// #0
  402924:	bl	401600 <error@plt>
  402928:	ldr	w19, [sp, #120]
  40292c:	b	40307c <ferror@plt+0x173c>
  402930:	mov	w2, #0x5                   	// #5
  402934:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402938:	add	x1, x1, #0xa08
  40293c:	mov	x0, #0x0                   	// #0
  402940:	bl	4018c0 <dcgettext@plt>
  402944:	mov	x19, x0
  402948:	ldr	x2, [sp, #136]
  40294c:	mov	w1, #0x3                   	// #3
  402950:	mov	w0, #0x0                   	// #0
  402954:	bl	407478 <ferror@plt+0x5b38>
  402958:	mov	x3, x0
  40295c:	mov	x2, x19
  402960:	mov	w1, #0x0                   	// #0
  402964:	mov	w0, #0x1                   	// #1
  402968:	bl	401600 <error@plt>
  40296c:	mov	x19, x1
  402970:	strb	wzr, [x0, x1]
  402974:	b	402a7c <ferror@plt+0x113c>
  402978:	mov	x21, #0x0                   	// #0
  40297c:	b	402aa8 <ferror@plt+0x1168>
  402980:	add	x21, x21, #0x1
  402984:	ldr	w0, [sp, #108]
  402988:	str	w0, [sp, #124]
  40298c:	b	402ab8 <ferror@plt+0x1178>
  402990:	strb	wzr, [x25]
  402994:	mov	x3, #0x0                   	// #0
  402998:	mov	x2, #0x0                   	// #0
  40299c:	ldr	x0, [sp, #168]
  4029a0:	add	x1, x0, #0x240
  4029a4:	mov	x0, x24
  4029a8:	bl	4055a8 <ferror@plt+0x3c68>
  4029ac:	tbnz	x0, #63, 402a04 <ferror@plt+0x10c4>
  4029b0:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  4029b4:	str	w0, [x1, #728]
  4029b8:	cmp	w20, #0x28
  4029bc:	b.eq	402b54 <ferror@plt+0x1214>  // b.none
  4029c0:	add	x23, x23, #0x1
  4029c4:	cmp	w20, #0x2d
  4029c8:	b.eq	402b60 <ferror@plt+0x1220>  // b.none
  4029cc:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4029d0:	mov	x1, #0x200                 	// #512
  4029d4:	str	x1, [x0, #704]
  4029d8:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  4029dc:	add	x0, x1, #0x2b0
  4029e0:	ldr	x0, [x0, #16]
  4029e4:	lsr	x0, x0, #2
  4029e8:	str	x0, [x1, #688]
  4029ec:	ldrb	w0, [x22, x23]
  4029f0:	cmp	w0, #0x20
  4029f4:	cinc	x23, x23, eq  // eq = none
  4029f8:	ldrb	w0, [x22, x23]
  4029fc:	cmp	w0, #0x28
  402a00:	b.eq	402bb4 <ferror@plt+0x1274>  // b.none
  402a04:	ldr	x0, [sp, #112]
  402a08:	add	x0, x0, #0x1
  402a0c:	str	x0, [sp, #112]
  402a10:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402a14:	ldrb	w0, [x0, #714]
  402a18:	cbnz	w0, 402d44 <ferror@plt+0x1404>
  402a1c:	ldr	x0, [sp, #128]
  402a20:	add	x0, x0, #0x1
  402a24:	str	x0, [sp, #128]
  402a28:	ldr	w0, [x27]
  402a2c:	tst	w0, #0x30
  402a30:	b.ne	402f0c <ferror@plt+0x15cc>  // b.any
  402a34:	adds	x26, x26, #0x1
  402a38:	b.eq	402930 <ferror@plt+0xff0>  // b.none
  402a3c:	mov	x3, x27
  402a40:	mov	w2, #0xa                   	// #10
  402a44:	add	x1, sp, #0xe0
  402a48:	add	x0, sp, #0xd8
  402a4c:	bl	401920 <__getdelim@plt>
  402a50:	mov	x19, x0
  402a54:	cmp	x0, #0x0
  402a58:	b.le	402f0c <ferror@plt+0x15cc>
  402a5c:	ldr	x0, [sp, #216]
  402a60:	ldrb	w1, [x0]
  402a64:	cmp	w1, #0x23
  402a68:	b.eq	402a28 <ferror@plt+0x10e8>  // b.none
  402a6c:	sub	x1, x19, #0x1
  402a70:	ldrb	w2, [x0, x1]
  402a74:	cmp	w2, #0xa
  402a78:	b.eq	40296c <ferror@plt+0x102c>  // b.none
  402a7c:	ldr	x22, [sp, #216]
  402a80:	ldrb	w0, [x22]
  402a84:	cmp	w0, #0x20
  402a88:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  402a8c:	b.ne	402978 <ferror@plt+0x1038>  // b.any
  402a90:	mov	x21, #0x0                   	// #0
  402a94:	add	x21, x21, #0x1
  402a98:	ldrb	w0, [x22, x21]
  402a9c:	cmp	w0, #0x20
  402aa0:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  402aa4:	b.eq	402a94 <ferror@plt+0x1154>  // b.none
  402aa8:	ldr	w1, [sp, #120]
  402aac:	str	w1, [sp, #124]
  402ab0:	cmp	w0, #0x5c
  402ab4:	b.eq	402980 <ferror@plt+0x1040>  // b.none
  402ab8:	add	x24, x22, x21
  402abc:	mov	x2, #0x6                   	// #6
  402ac0:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402ac4:	add	x1, x1, #0x68
  402ac8:	mov	x0, x24
  402acc:	bl	4016c0 <strncmp@plt>
  402ad0:	cbnz	w0, 402c10 <ferror@plt+0x12d0>
  402ad4:	add	x23, x21, #0x6
  402ad8:	add	x1, x22, x23
  402adc:	ldrb	w20, [x22, x23]
  402ae0:	mov	x25, x1
  402ae4:	cbz	w20, 402b24 <ferror@plt+0x11e4>
  402ae8:	mov	w2, #0x20                  	// #32
  402aec:	add	x0, x22, #0x7
  402af0:	sub	x1, x21, x1
  402af4:	add	x21, x0, x1
  402af8:	and	w0, w20, #0xfffffff7
  402afc:	and	w0, w0, #0xff
  402b00:	cmp	w20, #0x2d
  402b04:	ccmp	w20, #0x9, #0x4, ne  // ne = any
  402b08:	ccmp	w0, w2, #0x4, ne  // ne = any
  402b0c:	b.eq	402990 <ferror@plt+0x1050>  // b.none
  402b10:	add	x23, x23, #0x1
  402b14:	add	x25, x25, x21
  402b18:	ldrb	w20, [x22, x23]
  402b1c:	cbnz	w20, 402af8 <ferror@plt+0x11b8>
  402b20:	mov	x1, x25
  402b24:	strb	wzr, [x1]
  402b28:	mov	x3, #0x0                   	// #0
  402b2c:	mov	x2, #0x0                   	// #0
  402b30:	ldr	x0, [sp, #168]
  402b34:	add	x1, x0, #0x240
  402b38:	mov	x0, x24
  402b3c:	bl	4055a8 <ferror@plt+0x3c68>
  402b40:	tbnz	x0, #63, 402a04 <ferror@plt+0x10c4>
  402b44:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  402b48:	str	w0, [x1, #728]
  402b4c:	mov	w20, #0x0                   	// #0
  402b50:	b	4029c0 <ferror@plt+0x1080>
  402b54:	mov	w0, #0x28                  	// #40
  402b58:	strb	w0, [x25]
  402b5c:	b	4029cc <ferror@plt+0x108c>
  402b60:	mov	x4, #0x0                   	// #0
  402b64:	add	x3, sp, #0xe8
  402b68:	mov	w2, #0x0                   	// #0
  402b6c:	mov	x1, #0x0                   	// #0
  402b70:	add	x0, x22, x23
  402b74:	bl	40800c <ferror@plt+0x66cc>
  402b78:	cbnz	w0, 402a04 <ferror@plt+0x10c4>
  402b7c:	ldr	x0, [sp, #232]
  402b80:	sub	x1, x0, #0x1
  402b84:	cmp	x1, #0x1ff
  402b88:	b.hi	402a04 <ferror@plt+0x10c4>  // b.pmore
  402b8c:	tst	x0, #0x7
  402b90:	b.ne	402a04 <ferror@plt+0x10c4>  // b.any
  402b94:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  402b98:	str	x0, [x1, #704]
  402b9c:	ldrb	w0, [x22, x23]
  402ba0:	sub	w0, w0, #0x30
  402ba4:	cmp	w0, #0x9
  402ba8:	b.hi	4029d8 <ferror@plt+0x1098>  // b.pmore
  402bac:	add	x23, x23, #0x1
  402bb0:	b	402b9c <ferror@plt+0x125c>
  402bb4:	add	x23, x23, #0x1
  402bb8:	str	wzr, [sp, #232]
  402bbc:	subs	x19, x19, x23
  402bc0:	b.eq	402a04 <ferror@plt+0x10c4>  // b.none
  402bc4:	add	x20, x22, x23
  402bc8:	subs	x19, x19, #0x1
  402bcc:	b.eq	402be4 <ferror@plt+0x12a4>  // b.none
  402bd0:	ldrb	w0, [x20, x19]
  402bd4:	cmp	w0, #0x29
  402bd8:	b.eq	403514 <ferror@plt+0x1bd4>  // b.none
  402bdc:	subs	x19, x19, #0x1
  402be0:	b.ne	402bd0 <ferror@plt+0x1290>  // b.any
  402be4:	ldrb	w0, [x22, x23]
  402be8:	cmp	w0, #0x29
  402bec:	b.ne	402a04 <ferror@plt+0x10c4>  // b.any
  402bf0:	mov	x21, x20
  402bf4:	mov	x19, #0x0                   	// #0
  402bf8:	b	403518 <ferror@plt+0x1bd8>
  402bfc:	mov	x1, x19
  402c00:	mov	x0, x20
  402c04:	bl	401aa0 <ferror@plt+0x160>
  402c08:	cbnz	x0, 403520 <ferror@plt+0x1be0>
  402c0c:	b	402a04 <ferror@plt+0x10c4>
  402c10:	sub	x1, x19, x21
  402c14:	ldrb	w0, [x22, x21]
  402c18:	cmp	w0, #0x5c
  402c1c:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402c20:	ldr	x0, [x0, #720]
  402c24:	cinc	x0, x0, eq  // eq = none
  402c28:	cmp	x1, x0
  402c2c:	b.cc	402a04 <ferror@plt+0x10c4>  // b.lo, b.ul, b.last
  402c30:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402c34:	str	xzr, [x0, #688]
  402c38:	bl	401820 <__ctype_b_loc@plt>
  402c3c:	ldr	x5, [x0]
  402c40:	ldr	w3, [sp, #120]
  402c44:	mov	x0, #0x0                   	// #0
  402c48:	ldr	w4, [sp, #108]
  402c4c:	b	402c54 <ferror@plt+0x1314>
  402c50:	mov	w3, w4
  402c54:	ldrb	w1, [x24, x0]
  402c58:	ldrh	w1, [x5, x1, lsl #1]
  402c5c:	mov	x2, x0
  402c60:	add	x0, x0, #0x1
  402c64:	tbnz	w1, #12, 402c50 <ferror@plt+0x1310>
  402c68:	cbz	w3, 402a04 <ferror@plt+0x10c4>
  402c6c:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402c70:	str	x2, [x0, #688]
  402c74:	sub	x0, x2, #0x2
  402c78:	cmp	x0, #0x7e
  402c7c:	b.hi	402a04 <ferror@plt+0x10c4>  // b.pmore
  402c80:	tbnz	w2, #0, 402a04 <ferror@plt+0x10c4>
  402c84:	lsl	x1, x2, #2
  402c88:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402c8c:	str	x1, [x0, #704]
  402c90:	add	x21, x21, x2
  402c94:	ldrb	w0, [x22, x21]
  402c98:	cmp	w0, #0x20
  402c9c:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  402ca0:	b.ne	402a04 <ferror@plt+0x10c4>  // b.any
  402ca4:	strb	wzr, [x22, x21]
  402ca8:	mov	x0, x24
  402cac:	bl	401b48 <ferror@plt+0x208>
  402cb0:	and	w0, w0, #0xff
  402cb4:	cbz	w0, 402a04 <ferror@plt+0x10c4>
  402cb8:	add	x1, x21, #0x1
  402cbc:	sub	x0, x19, x1
  402cc0:	cmp	x0, #0x1
  402cc4:	b.eq	402cdc <ferror@plt+0x139c>  // b.none
  402cc8:	ldrb	w0, [x22, x1]
  402ccc:	cmp	w0, #0x20
  402cd0:	mov	w2, #0x2a                  	// #42
  402cd4:	ccmp	w0, w2, #0x4, ne  // ne = any
  402cd8:	b.eq	402d18 <ferror@plt+0x13d8>  // b.none
  402cdc:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402ce0:	ldr	w0, [x0, #500]
  402ce4:	cbz	w0, 402a04 <ferror@plt+0x10c4>
  402ce8:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402cec:	mov	w2, #0x1                   	// #1
  402cf0:	str	w2, [x0, #500]
  402cf4:	add	x20, x22, x1
  402cf8:	ldr	w0, [sp, #124]
  402cfc:	cbz	w0, 403580 <ferror@plt+0x1c40>
  402d00:	sub	x1, x19, x1
  402d04:	mov	x0, x20
  402d08:	bl	401aa0 <ferror@plt+0x160>
  402d0c:	cmp	x0, #0x0
  402d10:	cset	w0, ne  // ne = any
  402d14:	b	40357c <ferror@plt+0x1c3c>
  402d18:	adrp	x2, 41c000 <ferror@plt+0x1a6c0>
  402d1c:	ldr	w2, [x2, #500]
  402d20:	cmp	w2, #0x1
  402d24:	b.eq	402cf4 <ferror@plt+0x13b4>  // b.none
  402d28:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  402d2c:	str	wzr, [x1, #500]
  402d30:	add	x1, x21, #0x2
  402d34:	cmp	w0, #0x2a
  402d38:	cset	w0, eq  // eq = none
  402d3c:	str	w0, [sp, #232]
  402d40:	b	402cf4 <ferror@plt+0x13b4>
  402d44:	mov	w2, #0x5                   	// #5
  402d48:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402d4c:	add	x1, x1, #0xa28
  402d50:	mov	x0, #0x0                   	// #0
  402d54:	bl	4018c0 <dcgettext@plt>
  402d58:	mov	x19, x0
  402d5c:	ldr	x2, [sp, #136]
  402d60:	mov	w1, #0x3                   	// #3
  402d64:	mov	w0, #0x0                   	// #0
  402d68:	bl	407478 <ferror@plt+0x5b38>
  402d6c:	adrp	x5, 409000 <ferror@plt+0x76c0>
  402d70:	add	x5, x5, #0x68
  402d74:	mov	x4, x26
  402d78:	mov	x3, x0
  402d7c:	mov	x2, x19
  402d80:	mov	w1, #0x0                   	// #0
  402d84:	mov	w0, #0x0                   	// #0
  402d88:	bl	401600 <error@plt>
  402d8c:	b	402a1c <ferror@plt+0x10dc>
  402d90:	mov	w1, #0x5c                  	// #92
  402d94:	bl	4017b0 <__overflow@plt>
  402d98:	b	403620 <ferror@plt+0x1ce0>
  402d9c:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402da0:	ldrb	w0, [x0, #712]
  402da4:	cbz	w0, 402dbc <ferror@plt+0x147c>
  402da8:	ldrb	w0, [sp, #215]
  402dac:	cbz	w0, 402dbc <ferror@plt+0x147c>
  402db0:	ldr	w0, [sp, #108]
  402db4:	str	w0, [sp, #156]
  402db8:	b	402a28 <ferror@plt+0x10e8>
  402dbc:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402dc0:	ldr	x0, [x0, #688]
  402dc4:	lsr	x22, x0, #1
  402dc8:	cmp	x0, #0x1
  402dcc:	b.ls	4034e4 <ferror@plt+0x1ba4>  // b.plast
  402dd0:	bl	401650 <__ctype_tolower_loc@plt>
  402dd4:	ldr	x2, [x0]
  402dd8:	mov	x23, #0x0                   	// #0
  402ddc:	add	x0, sp, #0xf0
  402de0:	ldrb	w0, [x0, x23]
  402de4:	ldrb	w3, [x24]
  402de8:	ubfx	x1, x0, #4, #4
  402dec:	add	x1, x28, x1
  402df0:	ldrb	w1, [x1, #80]
  402df4:	ldr	w3, [x2, x3, lsl #2]
  402df8:	cmp	w3, w1
  402dfc:	b.ne	402e2c <ferror@plt+0x14ec>  // b.any
  402e00:	ldrb	w1, [x24, #1]
  402e04:	and	x0, x0, #0xf
  402e08:	add	x0, x28, x0
  402e0c:	ldrb	w0, [x0, #80]
  402e10:	ldr	w1, [x2, x1, lsl #2]
  402e14:	cmp	w1, w0
  402e18:	b.ne	402e2c <ferror@plt+0x14ec>  // b.any
  402e1c:	add	x23, x23, #0x1
  402e20:	add	x24, x24, #0x2
  402e24:	cmp	x22, x23
  402e28:	b.hi	402ddc <ferror@plt+0x149c>  // b.pmore
  402e2c:	cmp	x22, x23
  402e30:	b.eq	4034e8 <ferror@plt+0x1ba8>  // b.none
  402e34:	ldr	x0, [sp, #184]
  402e38:	add	x0, x0, #0x1
  402e3c:	str	x0, [sp, #184]
  402e40:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402e44:	ldrb	w0, [x0, #713]
  402e48:	cbnz	w0, 402db0 <ferror@plt+0x1470>
  402e4c:	cbnz	w19, 402e8c <ferror@plt+0x154c>
  402e50:	mov	w1, w19
  402e54:	mov	x0, x20
  402e58:	bl	401d64 <ferror@plt+0x424>
  402e5c:	mov	w2, #0x5                   	// #5
  402e60:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402e64:	add	x1, x1, #0xa78
  402e68:	mov	x0, #0x0                   	// #0
  402e6c:	bl	4018c0 <dcgettext@plt>
  402e70:	mov	x2, x0
  402e74:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402e78:	add	x1, x1, #0xa70
  402e7c:	mov	w0, #0x1                   	// #1
  402e80:	bl	4016f0 <__printf_chk@plt>
  402e84:	b	402db0 <ferror@plt+0x1470>
  402e88:	str	w19, [sp, #196]
  402e8c:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402e90:	ldr	x0, [x0, #656]
  402e94:	ldr	x1, [x0, #40]
  402e98:	ldr	x2, [x0, #48]
  402e9c:	cmp	x1, x2
  402ea0:	b.cs	402f00 <ferror@plt+0x15c0>  // b.hs, b.nlast
  402ea4:	add	x2, x1, #0x1
  402ea8:	str	x2, [x0, #40]
  402eac:	mov	w0, #0x5c                  	// #92
  402eb0:	strb	w0, [x1]
  402eb4:	mov	w1, w19
  402eb8:	mov	x0, x20
  402ebc:	bl	401d64 <ferror@plt+0x424>
  402ec0:	cmp	x22, x23
  402ec4:	b.ne	402e5c <ferror@plt+0x151c>  // b.any
  402ec8:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402ecc:	ldrb	w0, [x0, #715]
  402ed0:	cbnz	w0, 402db0 <ferror@plt+0x1470>
  402ed4:	mov	w2, #0x5                   	// #5
  402ed8:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402edc:	add	x1, x1, #0xa80
  402ee0:	mov	x0, #0x0                   	// #0
  402ee4:	bl	4018c0 <dcgettext@plt>
  402ee8:	mov	x2, x0
  402eec:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402ef0:	add	x1, x1, #0xa70
  402ef4:	mov	w0, #0x1                   	// #1
  402ef8:	bl	4016f0 <__printf_chk@plt>
  402efc:	b	402db0 <ferror@plt+0x1470>
  402f00:	mov	w1, #0x5c                  	// #92
  402f04:	bl	4017b0 <__overflow@plt>
  402f08:	b	402eb4 <ferror@plt+0x1574>
  402f0c:	ldr	x0, [sp, #216]
  402f10:	bl	401850 <free@plt>
  402f14:	ldr	w0, [x27]
  402f18:	and	w19, w0, #0x20
  402f1c:	tbnz	w0, #5, 402fac <ferror@plt+0x166c>
  402f20:	ldr	w0, [sp, #152]
  402f24:	cbnz	w0, 402ff0 <ferror@plt+0x16b0>
  402f28:	ldr	w0, [sp, #156]
  402f2c:	cbz	w0, 403034 <ferror@plt+0x16f4>
  402f30:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402f34:	ldrb	w0, [x0, #713]
  402f38:	cbnz	w0, 402f70 <ferror@plt+0x1630>
  402f3c:	ldr	x0, [sp, #112]
  402f40:	cbnz	x0, 403120 <ferror@plt+0x17e0>
  402f44:	ldr	x0, [sp, #160]
  402f48:	cbnz	x0, 40315c <ferror@plt+0x181c>
  402f4c:	ldr	x0, [sp, #184]
  402f50:	cbnz	x0, 403198 <ferror@plt+0x1858>
  402f54:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402f58:	ldrb	w0, [x0, #712]
  402f5c:	eor	w0, w0, #0x1
  402f60:	ldr	w1, [sp, #196]
  402f64:	orr	w0, w1, w0
  402f68:	tst	w0, #0xff
  402f6c:	b.eq	4031d4 <ferror@plt+0x1894>  // b.none
  402f70:	ldr	w0, [sp, #196]
  402f74:	cbz	w0, 403078 <ferror@plt+0x1738>
  402f78:	ldr	x0, [sp, #160]
  402f7c:	ldr	x1, [sp, #184]
  402f80:	orr	x0, x0, x1
  402f84:	cbnz	x0, 403078 <ferror@plt+0x1738>
  402f88:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402f8c:	ldrb	w0, [x0, #716]
  402f90:	eor	w0, w0, #0x1
  402f94:	ldr	x1, [sp, #128]
  402f98:	cmp	x1, #0x0
  402f9c:	cset	w19, eq  // eq = none
  402fa0:	orr	w19, w19, w0
  402fa4:	and	w19, w19, #0xff
  402fa8:	b	403078 <ferror@plt+0x1738>
  402fac:	mov	w2, #0x5                   	// #5
  402fb0:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402fb4:	add	x1, x1, #0xa88
  402fb8:	mov	x0, #0x0                   	// #0
  402fbc:	bl	4018c0 <dcgettext@plt>
  402fc0:	mov	x19, x0
  402fc4:	ldr	x2, [sp, #136]
  402fc8:	mov	w1, #0x3                   	// #3
  402fcc:	mov	w0, #0x0                   	// #0
  402fd0:	bl	407478 <ferror@plt+0x5b38>
  402fd4:	mov	x3, x0
  402fd8:	mov	x2, x19
  402fdc:	mov	w1, #0x0                   	// #0
  402fe0:	mov	w0, #0x0                   	// #0
  402fe4:	bl	401600 <error@plt>
  402fe8:	ldr	w19, [sp, #120]
  402fec:	b	40307c <ferror@plt+0x173c>
  402ff0:	mov	x0, x27
  402ff4:	bl	408828 <ferror@plt+0x6ee8>
  402ff8:	cbz	w0, 402f28 <ferror@plt+0x15e8>
  402ffc:	bl	401910 <__errno_location@plt>
  403000:	ldr	w19, [x0]
  403004:	ldr	x2, [sp, #136]
  403008:	mov	w1, #0x3                   	// #3
  40300c:	mov	w0, #0x0                   	// #0
  403010:	bl	407478 <ferror@plt+0x5b38>
  403014:	mov	x3, x0
  403018:	adrp	x2, 409000 <ferror@plt+0x76c0>
  40301c:	add	x2, x2, #0x738
  403020:	mov	w1, w19
  403024:	mov	w0, #0x0                   	// #0
  403028:	bl	401600 <error@plt>
  40302c:	ldr	w19, [sp, #120]
  403030:	b	40307c <ferror@plt+0x173c>
  403034:	mov	w2, #0x5                   	// #5
  403038:	adrp	x1, 409000 <ferror@plt+0x76c0>
  40303c:	add	x1, x1, #0xa98
  403040:	mov	x0, #0x0                   	// #0
  403044:	bl	4018c0 <dcgettext@plt>
  403048:	mov	x20, x0
  40304c:	ldr	x2, [sp, #136]
  403050:	mov	w1, #0x3                   	// #3
  403054:	mov	w0, #0x0                   	// #0
  403058:	bl	407478 <ferror@plt+0x5b38>
  40305c:	adrp	x4, 409000 <ferror@plt+0x76c0>
  403060:	add	x4, x4, #0x68
  403064:	mov	x3, x0
  403068:	mov	x2, x20
  40306c:	mov	w1, #0x0                   	// #0
  403070:	mov	w0, #0x0                   	// #0
  403074:	bl	401600 <error@plt>
  403078:	and	w19, w19, #0x1
  40307c:	ldr	w0, [sp, #192]
  403080:	and	w0, w19, w0
  403084:	str	w0, [sp, #192]
  403088:	ldr	x0, [sp, #144]
  40308c:	add	x0, x0, #0x8
  403090:	str	x0, [sp, #144]
  403094:	ldr	x1, [sp, #176]
  403098:	cmp	x1, x0
  40309c:	b.ls	403470 <ferror@plt+0x1b30>  // b.plast
  4030a0:	ldr	x0, [sp, #144]
  4030a4:	ldr	x0, [x0]
  4030a8:	str	x0, [sp, #136]
  4030ac:	ldr	w1, [sp, #108]
  4030b0:	cbz	w1, 403214 <ferror@plt+0x18d4>
  4030b4:	adrp	x1, 408000 <ferror@plt+0x66c0>
  4030b8:	add	x1, x1, #0xfc0
  4030bc:	bl	401810 <strcmp@plt>
  4030c0:	str	w0, [sp, #152]
  4030c4:	cbnz	w0, 4028e0 <ferror@plt+0xfa0>
  4030c8:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4030cc:	mov	w1, #0x1                   	// #1
  4030d0:	strb	w1, [x0, #696]
  4030d4:	mov	w2, #0x5                   	// #5
  4030d8:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4030dc:	add	x1, x1, #0x9f8
  4030e0:	mov	x0, #0x0                   	// #0
  4030e4:	bl	4018c0 <dcgettext@plt>
  4030e8:	str	x0, [sp, #136]
  4030ec:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4030f0:	ldr	x27, [x0, #664]
  4030f4:	str	xzr, [sp, #216]
  4030f8:	str	xzr, [sp, #224]
  4030fc:	ldr	w0, [sp, #120]
  403100:	str	w0, [sp, #196]
  403104:	str	w0, [sp, #156]
  403108:	str	xzr, [sp, #184]
  40310c:	str	xzr, [sp, #160]
  403110:	str	xzr, [sp, #128]
  403114:	str	xzr, [sp, #112]
  403118:	mov	x26, #0x1                   	// #1
  40311c:	b	402a3c <ferror@plt+0x10fc>
  403120:	mov	w4, #0x5                   	// #5
  403124:	mov	x20, x0
  403128:	mov	x3, x0
  40312c:	adrp	x2, 409000 <ferror@plt+0x76c0>
  403130:	add	x2, x2, #0xad0
  403134:	adrp	x1, 409000 <ferror@plt+0x76c0>
  403138:	add	x1, x1, #0xb00
  40313c:	mov	x0, #0x0                   	// #0
  403140:	bl	4018a0 <dcngettext@plt>
  403144:	mov	x3, x20
  403148:	mov	x2, x0
  40314c:	mov	w1, #0x0                   	// #0
  403150:	mov	w0, #0x0                   	// #0
  403154:	bl	401600 <error@plt>
  403158:	b	402f44 <ferror@plt+0x1604>
  40315c:	mov	w4, #0x5                   	// #5
  403160:	mov	x20, x0
  403164:	mov	x3, x0
  403168:	adrp	x2, 409000 <ferror@plt+0x76c0>
  40316c:	add	x2, x2, #0xb30
  403170:	adrp	x1, 409000 <ferror@plt+0x76c0>
  403174:	add	x1, x1, #0xb60
  403178:	mov	x0, #0x0                   	// #0
  40317c:	bl	4018a0 <dcngettext@plt>
  403180:	mov	x3, x20
  403184:	mov	x2, x0
  403188:	mov	w1, #0x0                   	// #0
  40318c:	mov	w0, #0x0                   	// #0
  403190:	bl	401600 <error@plt>
  403194:	b	402f4c <ferror@plt+0x160c>
  403198:	mov	w4, #0x5                   	// #5
  40319c:	mov	x20, x0
  4031a0:	mov	x3, x0
  4031a4:	adrp	x2, 409000 <ferror@plt+0x76c0>
  4031a8:	add	x2, x2, #0xb90
  4031ac:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4031b0:	add	x1, x1, #0xbc0
  4031b4:	mov	x0, #0x0                   	// #0
  4031b8:	bl	4018a0 <dcngettext@plt>
  4031bc:	mov	x3, x20
  4031c0:	mov	x2, x0
  4031c4:	mov	w1, #0x0                   	// #0
  4031c8:	mov	w0, #0x0                   	// #0
  4031cc:	bl	401600 <error@plt>
  4031d0:	b	402f54 <ferror@plt+0x1614>
  4031d4:	mov	w2, #0x5                   	// #5
  4031d8:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4031dc:	add	x1, x1, #0xbf0
  4031e0:	mov	x0, #0x0                   	// #0
  4031e4:	bl	4018c0 <dcgettext@plt>
  4031e8:	mov	x20, x0
  4031ec:	ldr	x2, [sp, #136]
  4031f0:	mov	w1, #0x3                   	// #3
  4031f4:	mov	w0, #0x0                   	// #0
  4031f8:	bl	407478 <ferror@plt+0x5b38>
  4031fc:	mov	x3, x0
  403200:	mov	x2, x20
  403204:	mov	w1, #0x0                   	// #0
  403208:	mov	w0, #0x0                   	// #0
  40320c:	bl	401600 <error@plt>
  403210:	b	403078 <ferror@plt+0x1738>
  403214:	ldr	w0, [sp, #200]
  403218:	str	w0, [sp, #240]
  40321c:	add	x3, sp, #0xe8
  403220:	add	x2, sp, #0x138
  403224:	add	x1, sp, #0xf0
  403228:	ldr	x0, [sp, #136]
  40322c:	bl	401bac <ferror@plt+0x26c>
  403230:	ands	w20, w0, #0xff
  403234:	b.ne	403240 <ferror@plt+0x1900>  // b.any
  403238:	str	w20, [sp, #192]
  40323c:	b	403088 <ferror@plt+0x1748>
  403240:	mov	w1, #0x5c                  	// #92
  403244:	ldr	x0, [sp, #136]
  403248:	bl	401870 <strchr@plt>
  40324c:	cbz	x0, 4033c4 <ferror@plt+0x1a84>
  403250:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  403254:	ldrb	w0, [x0, #496]
  403258:	cmp	w0, #0xa
  40325c:	b.eq	403658 <ferror@plt+0x1d18>  // b.none
  403260:	ldr	w20, [sp, #204]
  403264:	cbz	w20, 4032d8 <ferror@plt+0x1998>
  403268:	ldr	w20, [sp, #108]
  40326c:	adrp	x19, 41c000 <ferror@plt+0x1a6c0>
  403270:	add	x19, x19, #0x2b0
  403274:	ldr	w0, [x19, #40]
  403278:	add	x0, x28, x0, lsl #3
  40327c:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  403280:	ldr	x1, [x1, #656]
  403284:	ldr	x0, [x0, #64]
  403288:	bl	4018d0 <fputs_unlocked@plt>
  40328c:	ldr	x2, [x19, #16]
  403290:	cmp	x2, #0x1ff
  403294:	b.ls	4033e8 <ferror@plt+0x1aa8>  // b.plast
  403298:	adrp	x19, 41c000 <ferror@plt+0x1a6c0>
  40329c:	ldr	x3, [x19, #656]
  4032a0:	mov	x2, #0x2                   	// #2
  4032a4:	mov	x1, #0x1                   	// #1
  4032a8:	adrp	x0, 409000 <ferror@plt+0x76c0>
  4032ac:	add	x0, x0, #0xc18
  4032b0:	bl	4015c0 <fwrite_unlocked@plt>
  4032b4:	mov	w1, w20
  4032b8:	ldr	x0, [sp, #136]
  4032bc:	bl	401d64 <ferror@plt+0x424>
  4032c0:	ldr	x3, [x19, #656]
  4032c4:	mov	x2, #0x4                   	// #4
  4032c8:	mov	x1, #0x1                   	// #1
  4032cc:	adrp	x0, 409000 <ferror@plt+0x76c0>
  4032d0:	add	x0, x0, #0xc20
  4032d4:	bl	4015c0 <fwrite_unlocked@plt>
  4032d8:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4032dc:	ldr	x0, [x0, #688]
  4032e0:	cmp	x0, #0x1
  4032e4:	b.ls	403320 <ferror@plt+0x19e0>  // b.plast
  4032e8:	mov	x19, #0x0                   	// #0
  4032ec:	adrp	x21, 409000 <ferror@plt+0x76c0>
  4032f0:	add	x21, x21, #0xc28
  4032f4:	mov	w23, #0x1                   	// #1
  4032f8:	adrp	x22, 41c000 <ferror@plt+0x1a6c0>
  4032fc:	add	x0, sp, #0x138
  403300:	ldrb	w2, [x0, x19]
  403304:	mov	x1, x21
  403308:	mov	w0, w23
  40330c:	bl	4016f0 <__printf_chk@plt>
  403310:	add	x19, x19, #0x1
  403314:	ldr	x0, [x22, #688]
  403318:	cmp	x19, x0, lsr #1
  40331c:	b.cc	4032fc <ferror@plt+0x19bc>  // b.lo, b.ul, b.last
  403320:	ldr	w0, [sp, #204]
  403324:	cbnz	w0, 403394 <ferror@plt+0x1a54>
  403328:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  40332c:	ldr	x0, [x0, #656]
  403330:	ldr	x1, [x0, #40]
  403334:	ldr	x2, [x0, #48]
  403338:	cmp	x1, x2
  40333c:	b.cs	403454 <ferror@plt+0x1b14>  // b.hs, b.nlast
  403340:	add	x2, x1, #0x1
  403344:	str	x2, [x0, #40]
  403348:	mov	w0, #0x20                  	// #32
  40334c:	strb	w0, [x1]
  403350:	ldr	w0, [sp, #240]
  403354:	cmp	w0, #0x0
  403358:	mov	w1, #0x2a                  	// #42
  40335c:	mov	w0, #0x20                  	// #32
  403360:	csel	w1, w1, w0, ne  // ne = any
  403364:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  403368:	ldr	x0, [x0, #656]
  40336c:	ldr	x2, [x0, #40]
  403370:	ldr	x3, [x0, #48]
  403374:	cmp	x2, x3
  403378:	b.cs	403460 <ferror@plt+0x1b20>  // b.hs, b.nlast
  40337c:	add	x3, x2, #0x1
  403380:	str	x3, [x0, #40]
  403384:	strb	w1, [x2]
  403388:	mov	w1, w20
  40338c:	ldr	x0, [sp, #136]
  403390:	bl	401d64 <ferror@plt+0x424>
  403394:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  403398:	ldrb	w1, [x0, #496]
  40339c:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4033a0:	ldr	x0, [x0, #656]
  4033a4:	ldr	x2, [x0, #40]
  4033a8:	ldr	x3, [x0, #48]
  4033ac:	cmp	x2, x3
  4033b0:	b.cs	403468 <ferror@plt+0x1b28>  // b.hs, b.nlast
  4033b4:	add	x3, x2, #0x1
  4033b8:	str	x3, [x0, #40]
  4033bc:	strb	w1, [x2]
  4033c0:	b	403088 <ferror@plt+0x1748>
  4033c4:	mov	w1, #0xa                   	// #10
  4033c8:	ldr	x0, [sp, #136]
  4033cc:	bl	401870 <strchr@plt>
  4033d0:	cbnz	x0, 403250 <ferror@plt+0x1910>
  4033d4:	b	403260 <ferror@plt+0x1920>
  4033d8:	mov	w1, #0x5c                  	// #92
  4033dc:	bl	4017b0 <__overflow@plt>
  4033e0:	ldr	w20, [sp, #204]
  4033e4:	b	40326c <ferror@plt+0x192c>
  4033e8:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4033ec:	add	x1, x1, #0xc10
  4033f0:	mov	w0, #0x1                   	// #1
  4033f4:	bl	4016f0 <__printf_chk@plt>
  4033f8:	b	403298 <ferror@plt+0x1958>
  4033fc:	ldr	w0, [sp, #204]
  403400:	cbnz	w0, 40344c <ferror@plt+0x1b0c>
  403404:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  403408:	ldr	x0, [x0, #656]
  40340c:	ldr	x1, [x0, #40]
  403410:	ldr	x2, [x0, #48]
  403414:	cmp	x1, x2
  403418:	b.cs	403440 <ferror@plt+0x1b00>  // b.hs, b.nlast
  40341c:	add	x2, x1, #0x1
  403420:	str	x2, [x0, #40]
  403424:	mov	w0, #0x5c                  	// #92
  403428:	strb	w0, [x1]
  40342c:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  403430:	ldr	x0, [x0, #688]
  403434:	cmp	x0, #0x1
  403438:	b.hi	4032e8 <ferror@plt+0x19a8>  // b.pmore
  40343c:	b	403328 <ferror@plt+0x19e8>
  403440:	mov	w1, #0x5c                  	// #92
  403444:	bl	4017b0 <__overflow@plt>
  403448:	b	40342c <ferror@plt+0x1aec>
  40344c:	ldr	w20, [sp, #204]
  403450:	b	4032d8 <ferror@plt+0x1998>
  403454:	mov	w1, #0x20                  	// #32
  403458:	bl	4017b0 <__overflow@plt>
  40345c:	b	403350 <ferror@plt+0x1a10>
  403460:	bl	4017b0 <__overflow@plt>
  403464:	b	403388 <ferror@plt+0x1a48>
  403468:	bl	4017b0 <__overflow@plt>
  40346c:	b	403088 <ferror@plt+0x1748>
  403470:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  403474:	ldrb	w0, [x0, #696]
  403478:	cbnz	w0, 4034a4 <ferror@plt+0x1b64>
  40347c:	ldr	w0, [sp, #192]
  403480:	eor	w0, w0, #0x1
  403484:	and	w0, w0, #0xff
  403488:	ldp	x19, x20, [sp, #16]
  40348c:	ldp	x21, x22, [sp, #32]
  403490:	ldp	x23, x24, [sp, #48]
  403494:	ldp	x25, x26, [sp, #64]
  403498:	ldp	x27, x28, [sp, #80]
  40349c:	ldp	x29, x30, [sp], #384
  4034a0:	ret
  4034a4:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4034a8:	ldr	x0, [x0, #664]
  4034ac:	bl	408828 <ferror@plt+0x6ee8>
  4034b0:	cmn	w0, #0x1
  4034b4:	b.ne	40347c <ferror@plt+0x1b3c>  // b.any
  4034b8:	bl	401910 <__errno_location@plt>
  4034bc:	ldr	w19, [x0]
  4034c0:	mov	w2, #0x5                   	// #5
  4034c4:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4034c8:	add	x1, x1, #0x9f8
  4034cc:	mov	x0, #0x0                   	// #0
  4034d0:	bl	4018c0 <dcgettext@plt>
  4034d4:	mov	x2, x0
  4034d8:	mov	w1, w19
  4034dc:	mov	w0, #0x1                   	// #1
  4034e0:	bl	401600 <error@plt>
  4034e4:	mov	x23, #0x0                   	// #0
  4034e8:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4034ec:	ldrb	w0, [x0, #713]
  4034f0:	str	w0, [sp, #196]
  4034f4:	cbnz	w0, 402db0 <ferror@plt+0x1470>
  4034f8:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4034fc:	ldrb	w0, [x0, #715]
  403500:	str	w0, [sp, #196]
  403504:	cbnz	w0, 402db0 <ferror@plt+0x1470>
  403508:	cbnz	w19, 402e88 <ferror@plt+0x1548>
  40350c:	str	w21, [sp, #196]
  403510:	b	402eb4 <ferror@plt+0x1574>
  403514:	add	x21, x20, x19
  403518:	ldr	w0, [sp, #124]
  40351c:	cbnz	w0, 402bfc <ferror@plt+0x12bc>
  403520:	add	x19, x19, #0x1
  403524:	strb	wzr, [x21]
  403528:	ldrb	w0, [x20, x19]
  40352c:	cmp	w0, #0x20
  403530:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  403534:	b.ne	40354c <ferror@plt+0x1c0c>  // b.any
  403538:	add	x19, x19, #0x1
  40353c:	ldrb	w0, [x20, x19]
  403540:	cmp	w0, #0x20
  403544:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  403548:	b.eq	403538 <ferror@plt+0x1bf8>  // b.none
  40354c:	cmp	w0, #0x3d
  403550:	b.ne	402a04 <ferror@plt+0x10c4>  // b.any
  403554:	add	x19, x19, #0x1
  403558:	add	x0, x20, x19
  40355c:	mov	x24, x0
  403560:	ldrb	w1, [x0], #1
  403564:	cmp	w1, #0x20
  403568:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  40356c:	b.eq	40355c <ferror@plt+0x1c1c>  // b.none
  403570:	mov	x0, x24
  403574:	bl	401b48 <ferror@plt+0x208>
  403578:	and	w0, w0, #0xff
  40357c:	cbz	w0, 402a04 <ferror@plt+0x10c4>
  403580:	ldr	w0, [sp, #152]
  403584:	cbnz	w0, 40359c <ferror@plt+0x1c5c>
  403588:	adrp	x1, 408000 <ferror@plt+0x66c0>
  40358c:	add	x1, x1, #0xfc0
  403590:	mov	x0, x20
  403594:	bl	401810 <strcmp@plt>
  403598:	cbz	w0, 402a04 <ferror@plt+0x10c4>
  40359c:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4035a0:	ldrb	w0, [x0, #713]
  4035a4:	mov	w19, #0x0                   	// #0
  4035a8:	cbnz	w0, 4035c0 <ferror@plt+0x1c80>
  4035ac:	mov	w1, #0xa                   	// #10
  4035b0:	mov	x0, x20
  4035b4:	bl	401870 <strchr@plt>
  4035b8:	cmp	x0, #0x0
  4035bc:	cset	w19, ne  // ne = any
  4035c0:	add	x3, sp, #0xd7
  4035c4:	add	x2, sp, #0xf0
  4035c8:	add	x1, sp, #0xe8
  4035cc:	mov	x0, x20
  4035d0:	bl	401bac <ferror@plt+0x26c>
  4035d4:	ands	w21, w0, #0xff
  4035d8:	b.ne	402d9c <ferror@plt+0x145c>  // b.any
  4035dc:	ldr	x0, [sp, #160]
  4035e0:	add	x0, x0, #0x1
  4035e4:	str	x0, [sp, #160]
  4035e8:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4035ec:	ldrb	w0, [x0, #713]
  4035f0:	cbnz	w0, 402db0 <ferror@plt+0x1470>
  4035f4:	cbz	w19, 403620 <ferror@plt+0x1ce0>
  4035f8:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4035fc:	ldr	x0, [x0, #656]
  403600:	ldr	x1, [x0, #40]
  403604:	ldr	x2, [x0, #48]
  403608:	cmp	x1, x2
  40360c:	b.cs	402d90 <ferror@plt+0x1450>  // b.hs, b.nlast
  403610:	add	x2, x1, #0x1
  403614:	str	x2, [x0, #40]
  403618:	mov	w0, #0x5c                  	// #92
  40361c:	strb	w0, [x1]
  403620:	mov	w1, w19
  403624:	mov	x0, x20
  403628:	bl	401d64 <ferror@plt+0x424>
  40362c:	mov	w2, #0x5                   	// #5
  403630:	adrp	x1, 409000 <ferror@plt+0x76c0>
  403634:	add	x1, x1, #0xa58
  403638:	mov	x0, #0x0                   	// #0
  40363c:	bl	4018c0 <dcgettext@plt>
  403640:	mov	x2, x0
  403644:	adrp	x1, 409000 <ferror@plt+0x76c0>
  403648:	add	x1, x1, #0xa70
  40364c:	mov	w0, #0x1                   	// #1
  403650:	bl	4016f0 <__printf_chk@plt>
  403654:	b	402db0 <ferror@plt+0x1470>
  403658:	ldr	w0, [sp, #204]
  40365c:	cbz	w0, 4033fc <ferror@plt+0x1abc>
  403660:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  403664:	ldr	x0, [x0, #656]
  403668:	ldr	x1, [x0, #40]
  40366c:	ldr	x2, [x0, #48]
  403670:	cmp	x2, x1
  403674:	b.ls	4033d8 <ferror@plt+0x1a98>  // b.plast
  403678:	add	x2, x1, #0x1
  40367c:	str	x2, [x0, #40]
  403680:	mov	w0, #0x5c                  	// #92
  403684:	strb	w0, [x1]
  403688:	ldr	w20, [sp, #204]
  40368c:	b	40326c <ferror@plt+0x192c>
  403690:	stp	x29, x30, [sp, #-368]!
  403694:	mov	x29, sp
  403698:	stp	x19, x20, [sp, #16]
  40369c:	stp	x21, x22, [sp, #32]
  4036a0:	stp	x23, x24, [sp, #48]
  4036a4:	stp	x25, x26, [sp, #64]
  4036a8:	stp	x27, x28, [sp, #80]
  4036ac:	add	x5, sp, #0xf0
  4036b0:	add	x6, sp, #0x170
  4036b4:	ldrb	w2, [x1, #1]
  4036b8:	ldrb	w3, [x1, #2]
  4036bc:	lsl	x3, x3, #16
  4036c0:	orr	x2, x3, x2, lsl #8
  4036c4:	ldrb	w3, [x1, #3]
  4036c8:	ldrb	w4, [x1, #4]
  4036cc:	lsl	x4, x4, #32
  4036d0:	orr	x3, x4, x3, lsl #24
  4036d4:	orr	x2, x2, x3
  4036d8:	ldrb	w3, [x1, #5]
  4036dc:	ldrb	w4, [x1, #6]
  4036e0:	lsl	x4, x4, #48
  4036e4:	orr	x3, x4, x3, lsl #40
  4036e8:	orr	x2, x2, x3
  4036ec:	ldrb	w3, [x1, #7]
  4036f0:	ldrb	w4, [x1], #8
  4036f4:	orr	x3, x4, x3, lsl #56
  4036f8:	orr	x2, x2, x3
  4036fc:	str	x2, [x5], #8
  403700:	cmp	x5, x6
  403704:	b.ne	4036b4 <ferror@plt+0x1d74>  // b.any
  403708:	mov	x1, #0x1                   	// #1
  40370c:	sub	x4, x0, #0x8
  403710:	add	x2, sp, #0x70
  403714:	add	x2, x2, x1, lsl #3
  403718:	ldr	x3, [x4, x1, lsl #3]
  40371c:	stur	x3, [x2, #-8]
  403720:	add	x1, x1, #0x1
  403724:	cmp	x1, #0x9
  403728:	b.ne	403710 <ferror@plt+0x1dd0>  // b.any
  40372c:	ldr	x5, [sp, #144]
  403730:	ldr	x21, [sp, #240]
  403734:	ldr	x12, [sp, #112]
  403738:	add	x12, x5, x12
  40373c:	add	x12, x12, x21
  403740:	ldr	x3, [x0, #64]
  403744:	eor	x3, x12, x3
  403748:	mov	x1, #0x82d1                	// #33489
  40374c:	movk	x1, #0xade6, lsl #16
  403750:	movk	x1, #0x527f, lsl #32
  403754:	movk	x1, #0x510e, lsl #48
  403758:	eor	x3, x3, x1
  40375c:	ror	x3, x3, #32
  403760:	mov	x14, #0xc908                	// #51464
  403764:	movk	x14, #0xf3bc, lsl #16
  403768:	movk	x14, #0xe667, lsl #32
  40376c:	movk	x14, #0x6a09, lsl #48
  403770:	add	x14, x3, x14
  403774:	eor	x5, x5, x14
  403778:	ror	x5, x5, #24
  40377c:	ldr	x23, [sp, #248]
  403780:	add	x12, x12, x23
  403784:	add	x12, x12, x5
  403788:	eor	x3, x12, x3
  40378c:	ror	x3, x3, #16
  403790:	add	x14, x14, x3
  403794:	eor	x5, x14, x5
  403798:	ror	x5, x5, #63
  40379c:	ldr	x8, [sp, #152]
  4037a0:	ldr	x17, [sp, #256]
  4037a4:	ldr	x11, [sp, #120]
  4037a8:	add	x11, x8, x11
  4037ac:	add	x11, x11, x17
  4037b0:	ldr	x2, [x0, #72]
  4037b4:	eor	x2, x11, x2
  4037b8:	mov	x1, #0x6c1f                	// #27679
  4037bc:	movk	x1, #0x2b3e, lsl #16
  4037c0:	movk	x1, #0x688c, lsl #32
  4037c4:	movk	x1, #0x9b05, lsl #48
  4037c8:	eor	x2, x2, x1
  4037cc:	ror	x2, x2, #32
  4037d0:	mov	x13, #0xa73b                	// #42811
  4037d4:	movk	x13, #0x84ca, lsl #16
  4037d8:	movk	x13, #0xae85, lsl #32
  4037dc:	movk	x13, #0xbb67, lsl #48
  4037e0:	add	x13, x2, x13
  4037e4:	eor	x8, x8, x13
  4037e8:	ror	x8, x8, #24
  4037ec:	ldr	x1, [sp, #264]
  4037f0:	add	x11, x11, x1
  4037f4:	add	x11, x11, x8
  4037f8:	eor	x2, x11, x2
  4037fc:	ror	x2, x2, #16
  403800:	add	x13, x13, x2
  403804:	eor	x8, x13, x8
  403808:	ror	x8, x8, #63
  40380c:	ldr	x7, [sp, #160]
  403810:	ldr	x27, [sp, #272]
  403814:	ldr	x10, [sp, #128]
  403818:	add	x10, x7, x10
  40381c:	add	x10, x10, x27
  403820:	ldr	x1, [x0, #80]
  403824:	eor	x1, x10, x1
  403828:	mov	x4, #0xbd6b                	// #48491
  40382c:	movk	x4, #0xfb41, lsl #16
  403830:	movk	x4, #0xd9ab, lsl #32
  403834:	movk	x4, #0x1f83, lsl #48
  403838:	eor	x1, x1, x4
  40383c:	ror	x1, x1, #32
  403840:	mov	x16, #0xf82b                	// #63531
  403844:	movk	x16, #0xfe94, lsl #16
  403848:	movk	x16, #0xf372, lsl #32
  40384c:	movk	x16, #0x3c6e, lsl #48
  403850:	add	x16, x1, x16
  403854:	eor	x7, x7, x16
  403858:	ror	x7, x7, #24
  40385c:	ldr	x4, [sp, #280]
  403860:	add	x10, x10, x4
  403864:	add	x10, x10, x7
  403868:	eor	x1, x10, x1
  40386c:	ror	x1, x1, #16
  403870:	add	x16, x16, x1
  403874:	eor	x7, x16, x7
  403878:	ror	x7, x7, #63
  40387c:	ldr	x6, [sp, #168]
  403880:	ldr	x30, [sp, #288]
  403884:	ldr	x9, [sp, #136]
  403888:	add	x9, x6, x9
  40388c:	add	x9, x9, x30
  403890:	str	x0, [sp, #104]
  403894:	ldr	x4, [x0, #88]
  403898:	eor	x4, x9, x4
  40389c:	mov	x15, #0x2179                	// #8569
  4038a0:	movk	x15, #0x137e, lsl #16
  4038a4:	movk	x15, #0xcd19, lsl #32
  4038a8:	movk	x15, #0x5be0, lsl #48
  4038ac:	eor	x4, x4, x15
  4038b0:	ror	x4, x4, #32
  4038b4:	mov	x15, #0x36f1                	// #14065
  4038b8:	movk	x15, #0x5f1d, lsl #16
  4038bc:	movk	x15, #0xf53a, lsl #32
  4038c0:	movk	x15, #0xa54f, lsl #48
  4038c4:	add	x15, x4, x15
  4038c8:	eor	x6, x6, x15
  4038cc:	ror	x6, x6, #24
  4038d0:	ldr	x18, [sp, #296]
  4038d4:	add	x9, x9, x18
  4038d8:	add	x9, x9, x6
  4038dc:	eor	x4, x9, x4
  4038e0:	ror	x4, x4, #16
  4038e4:	add	x15, x15, x4
  4038e8:	eor	x6, x15, x6
  4038ec:	ror	x6, x6, #63
  4038f0:	ldr	x22, [sp, #304]
  4038f4:	add	x12, x12, x22
  4038f8:	add	x12, x12, x8
  4038fc:	eor	x4, x12, x4
  403900:	ror	x4, x4, #32
  403904:	add	x16, x16, x4
  403908:	eor	x8, x16, x8
  40390c:	ror	x8, x8, #24
  403910:	ldr	x26, [sp, #312]
  403914:	add	x12, x12, x26
  403918:	add	x12, x12, x8
  40391c:	eor	x4, x12, x4
  403920:	ror	x4, x4, #16
  403924:	add	x16, x16, x4
  403928:	eor	x8, x16, x8
  40392c:	ror	x8, x8, #63
  403930:	ldr	x24, [sp, #320]
  403934:	add	x11, x11, x24
  403938:	add	x11, x11, x7
  40393c:	eor	x3, x11, x3
  403940:	ror	x3, x3, #32
  403944:	add	x15, x15, x3
  403948:	eor	x7, x15, x7
  40394c:	ror	x7, x7, #24
  403950:	ldr	x19, [sp, #328]
  403954:	add	x11, x11, x19
  403958:	add	x11, x11, x7
  40395c:	eor	x3, x11, x3
  403960:	ror	x3, x3, #16
  403964:	add	x15, x15, x3
  403968:	eor	x7, x15, x7
  40396c:	ror	x7, x7, #63
  403970:	ldr	x18, [sp, #336]
  403974:	add	x10, x10, x18
  403978:	add	x10, x10, x6
  40397c:	eor	x2, x10, x2
  403980:	ror	x2, x2, #32
  403984:	add	x14, x14, x2
  403988:	eor	x6, x14, x6
  40398c:	ror	x6, x6, #24
  403990:	ldr	x25, [sp, #344]
  403994:	add	x10, x10, x25
  403998:	add	x10, x10, x6
  40399c:	eor	x2, x10, x2
  4039a0:	ror	x2, x2, #16
  4039a4:	add	x14, x14, x2
  4039a8:	eor	x6, x14, x6
  4039ac:	ror	x6, x6, #63
  4039b0:	ldr	x28, [sp, #352]
  4039b4:	add	x9, x9, x28
  4039b8:	add	x9, x9, x5
  4039bc:	eor	x1, x9, x1
  4039c0:	ror	x1, x1, #32
  4039c4:	add	x13, x13, x1
  4039c8:	eor	x5, x13, x5
  4039cc:	ror	x5, x5, #24
  4039d0:	ldr	x20, [sp, #360]
  4039d4:	add	x9, x9, x20
  4039d8:	add	x9, x9, x5
  4039dc:	eor	x1, x9, x1
  4039e0:	ror	x1, x1, #16
  4039e4:	add	x13, x13, x1
  4039e8:	eor	x5, x13, x5
  4039ec:	ror	x5, x5, #63
  4039f0:	add	x12, x12, x28
  4039f4:	add	x12, x12, x5
  4039f8:	eor	x3, x12, x3
  4039fc:	ror	x3, x3, #32
  403a00:	add	x14, x14, x3
  403a04:	eor	x5, x14, x5
  403a08:	ror	x5, x5, #24
  403a0c:	add	x12, x24, x12
  403a10:	add	x12, x12, x5
  403a14:	eor	x3, x12, x3
  403a18:	ror	x3, x3, #16
  403a1c:	add	x14, x14, x3
  403a20:	eor	x5, x14, x5
  403a24:	ror	x5, x5, #63
  403a28:	add	x11, x27, x11
  403a2c:	add	x11, x11, x8
  403a30:	eor	x2, x11, x2
  403a34:	ror	x2, x2, #32
  403a38:	add	x13, x13, x2
  403a3c:	eor	x8, x13, x8
  403a40:	ror	x8, x8, #24
  403a44:	add	x11, x22, x11
  403a48:	add	x11, x11, x8
  403a4c:	eor	x2, x11, x2
  403a50:	ror	x2, x2, #16
  403a54:	add	x13, x13, x2
  403a58:	eor	x8, x13, x8
  403a5c:	ror	x8, x8, #63
  403a60:	add	x10, x26, x10
  403a64:	add	x10, x10, x7
  403a68:	eor	x1, x10, x1
  403a6c:	ror	x1, x1, #32
  403a70:	add	x16, x16, x1
  403a74:	eor	x7, x16, x7
  403a78:	ror	x7, x7, #24
  403a7c:	add	x10, x20, x10
  403a80:	add	x10, x10, x7
  403a84:	eor	x1, x10, x1
  403a88:	ror	x1, x1, #16
  403a8c:	add	x16, x16, x1
  403a90:	eor	x7, x16, x7
  403a94:	ror	x7, x7, #63
  403a98:	add	x9, x25, x9
  403a9c:	add	x9, x9, x6
  403aa0:	eor	x4, x9, x4
  403aa4:	ror	x4, x4, #32
  403aa8:	add	x15, x15, x4
  403aac:	eor	x6, x15, x6
  403ab0:	ror	x6, x6, #24
  403ab4:	add	x9, x30, x9
  403ab8:	add	x9, x9, x6
  403abc:	eor	x4, x9, x4
  403ac0:	ror	x4, x4, #16
  403ac4:	add	x15, x15, x4
  403ac8:	eor	x6, x15, x6
  403acc:	ror	x6, x6, #63
  403ad0:	add	x12, x23, x12
  403ad4:	add	x12, x12, x8
  403ad8:	eor	x4, x12, x4
  403adc:	ror	x4, x4, #32
  403ae0:	add	x16, x16, x4
  403ae4:	eor	x8, x16, x8
  403ae8:	ror	x8, x8, #24
  403aec:	add	x12, x18, x12
  403af0:	add	x12, x12, x8
  403af4:	eor	x4, x12, x4
  403af8:	ror	x4, x4, #16
  403afc:	add	x16, x16, x4
  403b00:	eor	x8, x16, x8
  403b04:	ror	x8, x8, #63
  403b08:	add	x11, x21, x11
  403b0c:	add	x11, x11, x7
  403b10:	eor	x3, x11, x3
  403b14:	ror	x3, x3, #32
  403b18:	add	x15, x15, x3
  403b1c:	eor	x7, x15, x7
  403b20:	ror	x7, x7, #24
  403b24:	add	x11, x17, x11
  403b28:	add	x11, x11, x7
  403b2c:	eor	x3, x11, x3
  403b30:	ror	x3, x3, #16
  403b34:	add	x15, x15, x3
  403b38:	eor	x7, x15, x7
  403b3c:	ror	x7, x7, #63
  403b40:	add	x10, x19, x10
  403b44:	add	x10, x10, x6
  403b48:	eor	x2, x10, x2
  403b4c:	ror	x2, x2, #32
  403b50:	add	x14, x14, x2
  403b54:	eor	x6, x14, x6
  403b58:	ror	x6, x6, #24
  403b5c:	ldr	x0, [sp, #296]
  403b60:	add	x10, x0, x10
  403b64:	add	x10, x10, x6
  403b68:	eor	x2, x10, x2
  403b6c:	ror	x2, x2, #16
  403b70:	add	x14, x14, x2
  403b74:	eor	x6, x14, x6
  403b78:	ror	x6, x6, #63
  403b7c:	ldr	x0, [sp, #280]
  403b80:	add	x9, x0, x9
  403b84:	add	x9, x9, x5
  403b88:	eor	x1, x9, x1
  403b8c:	ror	x1, x1, #32
  403b90:	add	x13, x13, x1
  403b94:	eor	x5, x13, x5
  403b98:	ror	x5, x5, #24
  403b9c:	ldr	x0, [sp, #264]
  403ba0:	add	x9, x0, x9
  403ba4:	add	x9, x9, x5
  403ba8:	eor	x1, x9, x1
  403bac:	ror	x1, x1, #16
  403bb0:	add	x13, x13, x1
  403bb4:	eor	x5, x13, x5
  403bb8:	ror	x5, x5, #63
  403bbc:	add	x12, x19, x12
  403bc0:	add	x12, x12, x5
  403bc4:	eor	x3, x12, x3
  403bc8:	ror	x3, x3, #32
  403bcc:	add	x14, x14, x3
  403bd0:	eor	x5, x14, x5
  403bd4:	ror	x5, x5, #24
  403bd8:	add	x12, x22, x12
  403bdc:	add	x12, x12, x5
  403be0:	eor	x3, x12, x3
  403be4:	ror	x3, x3, #16
  403be8:	add	x14, x14, x3
  403bec:	eor	x5, x14, x5
  403bf0:	ror	x5, x5, #63
  403bf4:	add	x11, x18, x11
  403bf8:	add	x11, x11, x8
  403bfc:	eor	x2, x11, x2
  403c00:	ror	x2, x2, #32
  403c04:	add	x13, x13, x2
  403c08:	eor	x8, x13, x8
  403c0c:	ror	x8, x8, #24
  403c10:	add	x11, x21, x11
  403c14:	add	x11, x11, x8
  403c18:	eor	x2, x11, x2
  403c1c:	ror	x2, x2, #16
  403c20:	add	x13, x13, x2
  403c24:	eor	x8, x13, x8
  403c28:	ror	x8, x8, #63
  403c2c:	ldr	x0, [sp, #280]
  403c30:	add	x10, x0, x10
  403c34:	add	x10, x10, x7
  403c38:	eor	x1, x10, x1
  403c3c:	ror	x1, x1, #32
  403c40:	add	x16, x16, x1
  403c44:	eor	x7, x16, x7
  403c48:	ror	x7, x7, #24
  403c4c:	add	x10, x17, x10
  403c50:	add	x10, x10, x7
  403c54:	eor	x1, x10, x1
  403c58:	ror	x1, x1, #16
  403c5c:	add	x16, x16, x1
  403c60:	eor	x7, x16, x7
  403c64:	ror	x7, x7, #63
  403c68:	add	x9, x20, x9
  403c6c:	add	x9, x9, x6
  403c70:	eor	x4, x9, x4
  403c74:	ror	x4, x4, #32
  403c78:	add	x15, x15, x4
  403c7c:	eor	x6, x15, x6
  403c80:	ror	x6, x6, #24
  403c84:	add	x9, x25, x9
  403c88:	add	x9, x9, x6
  403c8c:	eor	x4, x9, x4
  403c90:	ror	x4, x4, #16
  403c94:	add	x15, x15, x4
  403c98:	eor	x6, x15, x6
  403c9c:	ror	x6, x6, #63
  403ca0:	add	x12, x24, x12
  403ca4:	add	x12, x12, x8
  403ca8:	eor	x4, x12, x4
  403cac:	ror	x4, x4, #32
  403cb0:	add	x16, x16, x4
  403cb4:	eor	x8, x16, x8
  403cb8:	ror	x8, x8, #24
  403cbc:	add	x12, x28, x12
  403cc0:	add	x12, x12, x8
  403cc4:	eor	x4, x12, x4
  403cc8:	ror	x4, x4, #16
  403ccc:	add	x16, x16, x4
  403cd0:	eor	x8, x16, x8
  403cd4:	ror	x8, x8, #63
  403cd8:	ldr	x0, [sp, #264]
  403cdc:	add	x11, x0, x11
  403ce0:	add	x11, x11, x7
  403ce4:	eor	x3, x11, x3
  403ce8:	ror	x3, x3, #32
  403cec:	add	x15, x15, x3
  403cf0:	eor	x7, x15, x7
  403cf4:	ror	x7, x7, #24
  403cf8:	add	x11, x30, x11
  403cfc:	add	x11, x11, x7
  403d00:	eor	x3, x11, x3
  403d04:	ror	x3, x3, #16
  403d08:	add	x15, x15, x3
  403d0c:	eor	x7, x15, x7
  403d10:	ror	x7, x7, #63
  403d14:	ldr	x0, [sp, #296]
  403d18:	add	x10, x0, x10
  403d1c:	add	x10, x10, x6
  403d20:	eor	x2, x10, x2
  403d24:	ror	x2, x2, #32
  403d28:	add	x14, x14, x2
  403d2c:	eor	x6, x14, x6
  403d30:	ror	x6, x6, #24
  403d34:	add	x10, x23, x10
  403d38:	add	x10, x10, x6
  403d3c:	eor	x2, x10, x2
  403d40:	ror	x2, x2, #16
  403d44:	add	x14, x14, x2
  403d48:	eor	x6, x14, x6
  403d4c:	ror	x6, x6, #63
  403d50:	add	x9, x26, x9
  403d54:	add	x9, x9, x5
  403d58:	eor	x1, x9, x1
  403d5c:	ror	x1, x1, #32
  403d60:	add	x13, x13, x1
  403d64:	eor	x5, x13, x5
  403d68:	ror	x5, x5, #24
  403d6c:	add	x9, x27, x9
  403d70:	add	x9, x9, x5
  403d74:	eor	x1, x9, x1
  403d78:	ror	x1, x1, #16
  403d7c:	add	x13, x13, x1
  403d80:	eor	x5, x13, x5
  403d84:	ror	x5, x5, #63
  403d88:	add	x12, x0, x12
  403d8c:	add	x12, x12, x5
  403d90:	eor	x3, x12, x3
  403d94:	ror	x3, x3, #32
  403d98:	add	x14, x14, x3
  403d9c:	eor	x5, x14, x5
  403da0:	ror	x5, x5, #24
  403da4:	add	x12, x26, x12
  403da8:	add	x12, x12, x5
  403dac:	eor	x3, x12, x3
  403db0:	ror	x3, x3, #16
  403db4:	add	x14, x14, x3
  403db8:	eor	x5, x14, x5
  403dbc:	ror	x5, x5, #63
  403dc0:	ldr	x0, [sp, #264]
  403dc4:	add	x11, x0, x11
  403dc8:	add	x11, x11, x8
  403dcc:	eor	x2, x11, x2
  403dd0:	ror	x2, x2, #32
  403dd4:	add	x13, x13, x2
  403dd8:	eor	x8, x13, x8
  403ddc:	ror	x8, x8, #24
  403de0:	add	x11, x23, x11
  403de4:	add	x11, x11, x8
  403de8:	eor	x2, x11, x2
  403dec:	ror	x2, x2, #16
  403df0:	add	x13, x13, x2
  403df4:	eor	x8, x13, x8
  403df8:	ror	x8, x8, #63
  403dfc:	add	x10, x25, x10
  403e00:	add	x10, x10, x7
  403e04:	eor	x1, x10, x1
  403e08:	ror	x1, x1, #32
  403e0c:	add	x16, x16, x1
  403e10:	eor	x7, x16, x7
  403e14:	ror	x7, x7, #24
  403e18:	add	x10, x18, x10
  403e1c:	add	x10, x10, x7
  403e20:	eor	x1, x10, x1
  403e24:	ror	x1, x1, #16
  403e28:	add	x16, x16, x1
  403e2c:	eor	x7, x16, x7
  403e30:	ror	x7, x7, #63
  403e34:	add	x9, x19, x9
  403e38:	add	x9, x9, x6
  403e3c:	eor	x4, x9, x4
  403e40:	ror	x4, x4, #32
  403e44:	add	x15, x15, x4
  403e48:	eor	x6, x15, x6
  403e4c:	ror	x6, x6, #24
  403e50:	add	x9, x28, x9
  403e54:	add	x9, x9, x6
  403e58:	eor	x4, x9, x4
  403e5c:	ror	x4, x4, #16
  403e60:	add	x15, x15, x4
  403e64:	eor	x6, x15, x6
  403e68:	ror	x6, x6, #63
  403e6c:	add	x12, x17, x12
  403e70:	add	x12, x12, x8
  403e74:	eor	x4, x12, x4
  403e78:	ror	x4, x4, #32
  403e7c:	add	x16, x16, x4
  403e80:	eor	x8, x16, x8
  403e84:	ror	x8, x8, #24
  403e88:	add	x12, x30, x12
  403e8c:	add	x12, x12, x8
  403e90:	eor	x4, x12, x4
  403e94:	ror	x4, x4, #16
  403e98:	add	x16, x16, x4
  403e9c:	eor	x8, x16, x8
  403ea0:	ror	x8, x8, #63
  403ea4:	ldr	x0, [sp, #280]
  403ea8:	add	x11, x0, x11
  403eac:	add	x11, x11, x7
  403eb0:	eor	x3, x11, x3
  403eb4:	ror	x3, x3, #32
  403eb8:	add	x15, x15, x3
  403ebc:	eor	x7, x15, x7
  403ec0:	ror	x7, x7, #24
  403ec4:	add	x11, x24, x11
  403ec8:	add	x11, x11, x7
  403ecc:	eor	x3, x11, x3
  403ed0:	ror	x3, x3, #16
  403ed4:	add	x15, x15, x3
  403ed8:	eor	x7, x15, x7
  403edc:	ror	x7, x7, #63
  403ee0:	add	x10, x27, x10
  403ee4:	add	x10, x10, x6
  403ee8:	eor	x2, x10, x2
  403eec:	ror	x2, x2, #32
  403ef0:	add	x14, x14, x2
  403ef4:	eor	x6, x14, x6
  403ef8:	ror	x6, x6, #24
  403efc:	add	x10, x21, x10
  403f00:	add	x10, x10, x6
  403f04:	eor	x2, x10, x2
  403f08:	ror	x2, x2, #16
  403f0c:	add	x14, x14, x2
  403f10:	eor	x6, x14, x6
  403f14:	ror	x6, x6, #63
  403f18:	add	x9, x20, x9
  403f1c:	add	x9, x9, x5
  403f20:	eor	x1, x9, x1
  403f24:	ror	x1, x1, #32
  403f28:	add	x13, x13, x1
  403f2c:	eor	x5, x13, x5
  403f30:	ror	x5, x5, #24
  403f34:	add	x9, x22, x9
  403f38:	add	x9, x9, x5
  403f3c:	eor	x1, x9, x1
  403f40:	ror	x1, x1, #16
  403f44:	add	x13, x13, x1
  403f48:	eor	x5, x13, x5
  403f4c:	ror	x5, x5, #63
  403f50:	add	x12, x26, x12
  403f54:	add	x12, x12, x5
  403f58:	eor	x3, x12, x3
  403f5c:	ror	x3, x3, #32
  403f60:	add	x14, x14, x3
  403f64:	eor	x5, x14, x5
  403f68:	ror	x5, x5, #24
  403f6c:	add	x12, x21, x12
  403f70:	add	x12, x12, x5
  403f74:	eor	x3, x12, x3
  403f78:	ror	x3, x3, #16
  403f7c:	add	x14, x14, x3
  403f80:	eor	x5, x14, x5
  403f84:	ror	x5, x5, #63
  403f88:	add	x11, x0, x11
  403f8c:	add	x11, x11, x8
  403f90:	eor	x2, x11, x2
  403f94:	ror	x2, x2, #32
  403f98:	add	x13, x13, x2
  403f9c:	eor	x8, x13, x8
  403fa0:	ror	x8, x8, #24
  403fa4:	ldr	x0, [sp, #296]
  403fa8:	add	x11, x0, x11
  403fac:	add	x11, x11, x8
  403fb0:	eor	x2, x11, x2
  403fb4:	ror	x2, x2, #16
  403fb8:	add	x13, x13, x2
  403fbc:	eor	x8, x13, x8
  403fc0:	ror	x8, x8, #63
  403fc4:	add	x10, x17, x10
  403fc8:	add	x10, x10, x7
  403fcc:	eor	x1, x10, x1
  403fd0:	ror	x1, x1, #32
  403fd4:	add	x16, x16, x1
  403fd8:	eor	x7, x16, x7
  403fdc:	ror	x7, x7, #24
  403fe0:	add	x10, x27, x10
  403fe4:	add	x10, x10, x7
  403fe8:	eor	x1, x10, x1
  403fec:	ror	x1, x1, #16
  403ff0:	add	x16, x16, x1
  403ff4:	eor	x7, x16, x7
  403ff8:	ror	x7, x7, #63
  403ffc:	add	x9, x24, x9
  404000:	add	x9, x9, x6
  404004:	eor	x4, x9, x4
  404008:	ror	x4, x4, #32
  40400c:	add	x15, x15, x4
  404010:	eor	x6, x15, x6
  404014:	ror	x6, x6, #24
  404018:	add	x9, x20, x9
  40401c:	add	x9, x9, x6
  404020:	eor	x4, x9, x4
  404024:	ror	x4, x4, #16
  404028:	add	x15, x15, x4
  40402c:	eor	x6, x15, x6
  404030:	ror	x6, x6, #63
  404034:	add	x12, x28, x12
  404038:	add	x12, x12, x8
  40403c:	eor	x4, x12, x4
  404040:	ror	x4, x4, #32
  404044:	add	x16, x16, x4
  404048:	eor	x8, x16, x8
  40404c:	ror	x8, x8, #24
  404050:	add	x12, x23, x12
  404054:	add	x12, x12, x8
  404058:	eor	x4, x12, x4
  40405c:	ror	x4, x4, #16
  404060:	add	x16, x16, x4
  404064:	eor	x8, x16, x8
  404068:	ror	x8, x8, #63
  40406c:	add	x11, x19, x11
  404070:	add	x11, x11, x7
  404074:	eor	x3, x11, x3
  404078:	ror	x3, x3, #32
  40407c:	add	x15, x15, x3
  404080:	eor	x7, x15, x7
  404084:	ror	x7, x7, #24
  404088:	add	x11, x18, x11
  40408c:	add	x11, x11, x7
  404090:	eor	x3, x11, x3
  404094:	ror	x3, x3, #16
  404098:	add	x15, x15, x3
  40409c:	eor	x7, x15, x7
  4040a0:	ror	x7, x7, #63
  4040a4:	add	x10, x30, x10
  4040a8:	add	x10, x10, x6
  4040ac:	eor	x2, x10, x2
  4040b0:	ror	x2, x2, #32
  4040b4:	add	x14, x14, x2
  4040b8:	eor	x6, x14, x6
  4040bc:	ror	x6, x6, #24
  4040c0:	add	x10, x22, x10
  4040c4:	add	x10, x10, x6
  4040c8:	eor	x2, x10, x2
  4040cc:	ror	x2, x2, #16
  4040d0:	add	x14, x14, x2
  4040d4:	eor	x6, x14, x6
  4040d8:	ror	x6, x6, #63
  4040dc:	ldr	x0, [sp, #264]
  4040e0:	add	x9, x0, x9
  4040e4:	add	x9, x9, x5
  4040e8:	eor	x1, x9, x1
  4040ec:	ror	x1, x1, #32
  4040f0:	add	x13, x13, x1
  4040f4:	eor	x5, x13, x5
  4040f8:	ror	x5, x5, #24
  4040fc:	add	x9, x25, x9
  404100:	add	x9, x9, x5
  404104:	eor	x1, x9, x1
  404108:	ror	x1, x1, #16
  40410c:	add	x13, x13, x1
  404110:	eor	x5, x13, x5
  404114:	ror	x5, x5, #63
  404118:	add	x12, x17, x12
  40411c:	add	x12, x12, x5
  404120:	eor	x3, x12, x3
  404124:	ror	x3, x3, #32
  404128:	add	x14, x14, x3
  40412c:	eor	x5, x14, x5
  404130:	ror	x5, x5, #24
  404134:	add	x12, x18, x12
  404138:	add	x12, x12, x5
  40413c:	eor	x3, x12, x3
  404140:	ror	x3, x3, #16
  404144:	add	x14, x14, x3
  404148:	eor	x5, x14, x5
  40414c:	ror	x5, x5, #63
  404150:	add	x11, x30, x11
  404154:	add	x11, x11, x8
  404158:	eor	x2, x11, x2
  40415c:	ror	x2, x2, #32
  404160:	add	x13, x13, x2
  404164:	eor	x8, x13, x8
  404168:	ror	x8, x8, #24
  40416c:	add	x11, x24, x11
  404170:	add	x11, x11, x8
  404174:	eor	x2, x11, x2
  404178:	ror	x2, x2, #16
  40417c:	add	x13, x13, x2
  404180:	eor	x8, x13, x8
  404184:	ror	x8, x8, #63
  404188:	add	x10, x21, x10
  40418c:	add	x10, x10, x7
  404190:	eor	x1, x10, x1
  404194:	ror	x1, x1, #32
  404198:	add	x16, x16, x1
  40419c:	eor	x7, x16, x7
  4041a0:	ror	x7, x7, #24
  4041a4:	add	x10, x19, x10
  4041a8:	add	x10, x10, x7
  4041ac:	eor	x1, x10, x1
  4041b0:	ror	x1, x1, #16
  4041b4:	add	x16, x16, x1
  4041b8:	eor	x7, x16, x7
  4041bc:	ror	x7, x7, #63
  4041c0:	add	x9, x22, x9
  4041c4:	add	x9, x9, x6
  4041c8:	eor	x4, x9, x4
  4041cc:	ror	x4, x4, #32
  4041d0:	add	x15, x15, x4
  4041d4:	eor	x6, x15, x6
  4041d8:	ror	x6, x6, #24
  4041dc:	add	x9, x0, x9
  4041e0:	add	x9, x9, x6
  4041e4:	eor	x4, x9, x4
  4041e8:	ror	x4, x4, #16
  4041ec:	add	x15, x15, x4
  4041f0:	eor	x6, x15, x6
  4041f4:	ror	x6, x6, #63
  4041f8:	add	x12, x27, x12
  4041fc:	add	x12, x12, x8
  404200:	eor	x4, x12, x4
  404204:	ror	x4, x4, #32
  404208:	add	x16, x16, x4
  40420c:	eor	x8, x16, x8
  404210:	ror	x8, x8, #24
  404214:	add	x12, x25, x12
  404218:	add	x12, x12, x8
  40421c:	eor	x4, x12, x4
  404220:	ror	x4, x4, #16
  404224:	add	x16, x16, x4
  404228:	eor	x8, x16, x8
  40422c:	ror	x8, x8, #63
  404230:	ldr	x0, [sp, #296]
  404234:	add	x11, x0, x11
  404238:	add	x11, x11, x7
  40423c:	eor	x3, x11, x3
  404240:	ror	x3, x3, #32
  404244:	add	x15, x15, x3
  404248:	eor	x7, x15, x7
  40424c:	ror	x7, x7, #24
  404250:	ldr	x0, [sp, #280]
  404254:	add	x11, x0, x11
  404258:	add	x11, x11, x7
  40425c:	eor	x3, x11, x3
  404260:	ror	x3, x3, #16
  404264:	add	x15, x15, x3
  404268:	eor	x7, x15, x7
  40426c:	ror	x7, x7, #63
  404270:	add	x10, x20, x10
  404274:	add	x10, x10, x6
  404278:	eor	x2, x10, x2
  40427c:	ror	x2, x2, #32
  404280:	add	x14, x14, x2
  404284:	eor	x6, x14, x6
  404288:	ror	x6, x6, #24
  40428c:	add	x10, x28, x10
  404290:	add	x10, x10, x6
  404294:	eor	x2, x10, x2
  404298:	ror	x2, x2, #16
  40429c:	add	x14, x14, x2
  4042a0:	eor	x6, x14, x6
  4042a4:	ror	x6, x6, #63
  4042a8:	add	x9, x23, x9
  4042ac:	add	x9, x9, x5
  4042b0:	eor	x1, x9, x1
  4042b4:	ror	x1, x1, #32
  4042b8:	add	x13, x13, x1
  4042bc:	eor	x5, x13, x5
  4042c0:	ror	x5, x5, #24
  4042c4:	add	x9, x26, x9
  4042c8:	add	x9, x9, x5
  4042cc:	eor	x1, x9, x1
  4042d0:	ror	x1, x1, #16
  4042d4:	add	x13, x13, x1
  4042d8:	eor	x5, x13, x5
  4042dc:	ror	x5, x5, #63
  4042e0:	add	x12, x18, x12
  4042e4:	add	x12, x12, x5
  4042e8:	eor	x3, x12, x3
  4042ec:	ror	x3, x3, #32
  4042f0:	add	x14, x14, x3
  4042f4:	eor	x5, x14, x5
  4042f8:	ror	x5, x5, #24
  4042fc:	add	x12, x0, x12
  404300:	add	x12, x12, x5
  404304:	eor	x3, x12, x3
  404308:	ror	x3, x3, #16
  40430c:	add	x14, x14, x3
  404310:	eor	x5, x14, x5
  404314:	ror	x5, x5, #63
  404318:	add	x11, x23, x11
  40431c:	add	x11, x11, x8
  404320:	eor	x2, x11, x2
  404324:	ror	x2, x2, #32
  404328:	add	x13, x13, x2
  40432c:	eor	x8, x13, x8
  404330:	ror	x8, x8, #24
  404334:	add	x11, x20, x11
  404338:	add	x11, x11, x8
  40433c:	eor	x2, x11, x2
  404340:	ror	x2, x2, #16
  404344:	add	x13, x13, x2
  404348:	eor	x8, x13, x8
  40434c:	ror	x8, x8, #63
  404350:	add	x10, x28, x10
  404354:	add	x10, x10, x7
  404358:	eor	x1, x10, x1
  40435c:	ror	x1, x1, #32
  404360:	add	x16, x16, x1
  404364:	eor	x7, x16, x7
  404368:	ror	x7, x7, #24
  40436c:	add	x10, x25, x10
  404370:	add	x10, x10, x7
  404374:	eor	x1, x10, x1
  404378:	ror	x1, x1, #16
  40437c:	add	x16, x16, x1
  404380:	eor	x7, x16, x7
  404384:	ror	x7, x7, #63
  404388:	add	x9, x27, x9
  40438c:	add	x9, x9, x6
  404390:	eor	x4, x9, x4
  404394:	ror	x4, x4, #32
  404398:	add	x15, x15, x4
  40439c:	eor	x6, x15, x6
  4043a0:	ror	x6, x6, #24
  4043a4:	add	x9, x24, x9
  4043a8:	add	x9, x9, x6
  4043ac:	eor	x4, x9, x4
  4043b0:	ror	x4, x4, #16
  4043b4:	add	x15, x15, x4
  4043b8:	eor	x6, x15, x6
  4043bc:	ror	x6, x6, #63
  4043c0:	add	x12, x21, x12
  4043c4:	add	x12, x12, x8
  4043c8:	eor	x4, x12, x4
  4043cc:	ror	x4, x4, #32
  4043d0:	add	x16, x16, x4
  4043d4:	eor	x8, x16, x8
  4043d8:	ror	x8, x8, #24
  4043dc:	ldr	x0, [sp, #296]
  4043e0:	add	x12, x0, x12
  4043e4:	add	x12, x12, x8
  4043e8:	eor	x4, x12, x4
  4043ec:	ror	x4, x4, #16
  4043f0:	add	x16, x16, x4
  4043f4:	eor	x8, x16, x8
  4043f8:	ror	x8, x8, #63
  4043fc:	add	x11, x30, x11
  404400:	add	x11, x11, x7
  404404:	eor	x3, x11, x3
  404408:	ror	x3, x3, #32
  40440c:	add	x15, x15, x3
  404410:	eor	x7, x15, x7
  404414:	ror	x7, x7, #24
  404418:	ldr	x0, [sp, #264]
  40441c:	add	x11, x0, x11
  404420:	add	x11, x11, x7
  404424:	eor	x3, x11, x3
  404428:	ror	x3, x3, #16
  40442c:	add	x15, x15, x3
  404430:	eor	x7, x15, x7
  404434:	ror	x7, x7, #63
  404438:	add	x10, x26, x10
  40443c:	add	x10, x10, x6
  404440:	eor	x2, x10, x2
  404444:	ror	x2, x2, #32
  404448:	add	x14, x14, x2
  40444c:	eor	x6, x14, x6
  404450:	ror	x6, x6, #24
  404454:	add	x10, x17, x10
  404458:	add	x10, x10, x6
  40445c:	eor	x2, x10, x2
  404460:	ror	x2, x2, #16
  404464:	add	x14, x14, x2
  404468:	eor	x6, x14, x6
  40446c:	ror	x6, x6, #63
  404470:	add	x9, x22, x9
  404474:	add	x9, x9, x5
  404478:	eor	x1, x9, x1
  40447c:	ror	x1, x1, #32
  404480:	add	x13, x13, x1
  404484:	eor	x5, x13, x5
  404488:	ror	x5, x5, #24
  40448c:	add	x9, x19, x9
  404490:	add	x9, x9, x5
  404494:	eor	x1, x9, x1
  404498:	ror	x1, x1, #16
  40449c:	add	x13, x13, x1
  4044a0:	eor	x5, x13, x5
  4044a4:	ror	x5, x5, #63
  4044a8:	add	x12, x25, x12
  4044ac:	add	x12, x12, x5
  4044b0:	eor	x3, x12, x3
  4044b4:	ror	x3, x3, #32
  4044b8:	add	x14, x14, x3
  4044bc:	eor	x5, x14, x5
  4044c0:	ror	x5, x5, #24
  4044c4:	add	x12, x19, x12
  4044c8:	add	x12, x12, x5
  4044cc:	eor	x3, x12, x3
  4044d0:	ror	x3, x3, #16
  4044d4:	add	x14, x14, x3
  4044d8:	eor	x5, x14, x5
  4044dc:	ror	x5, x5, #63
  4044e0:	ldr	x0, [sp, #296]
  4044e4:	add	x11, x0, x11
  4044e8:	add	x11, x11, x8
  4044ec:	eor	x2, x11, x2
  4044f0:	ror	x2, x2, #32
  4044f4:	add	x13, x13, x2
  4044f8:	eor	x8, x13, x8
  4044fc:	ror	x8, x8, #24
  404500:	add	x11, x28, x11
  404504:	add	x11, x11, x8
  404508:	eor	x2, x11, x2
  40450c:	ror	x2, x2, #16
  404510:	add	x13, x13, x2
  404514:	eor	x8, x13, x8
  404518:	ror	x8, x8, #63
  40451c:	add	x10, x18, x10
  404520:	add	x10, x10, x7
  404524:	eor	x1, x10, x1
  404528:	ror	x1, x1, #32
  40452c:	add	x16, x16, x1
  404530:	eor	x7, x16, x7
  404534:	ror	x7, x7, #24
  404538:	add	x10, x23, x10
  40453c:	add	x10, x10, x7
  404540:	eor	x1, x10, x1
  404544:	ror	x1, x1, #16
  404548:	add	x16, x16, x1
  40454c:	eor	x7, x16, x7
  404550:	ror	x7, x7, #63
  404554:	ldr	x0, [sp, #264]
  404558:	add	x9, x0, x9
  40455c:	add	x9, x9, x6
  404560:	eor	x4, x9, x4
  404564:	ror	x4, x4, #32
  404568:	add	x15, x15, x4
  40456c:	eor	x6, x15, x6
  404570:	ror	x6, x6, #24
  404574:	add	x9, x26, x9
  404578:	add	x9, x9, x6
  40457c:	eor	x4, x9, x4
  404580:	ror	x4, x4, #16
  404584:	add	x15, x15, x4
  404588:	eor	x6, x15, x6
  40458c:	ror	x6, x6, #63
  404590:	ldr	x0, [sp, #280]
  404594:	add	x12, x0, x12
  404598:	add	x12, x12, x8
  40459c:	eor	x4, x12, x4
  4045a0:	ror	x4, x4, #32
  4045a4:	add	x16, x16, x4
  4045a8:	eor	x8, x16, x8
  4045ac:	ror	x8, x8, #24
  4045b0:	add	x12, x21, x12
  4045b4:	add	x12, x12, x8
  4045b8:	eor	x4, x12, x4
  4045bc:	ror	x4, x4, #16
  4045c0:	add	x16, x16, x4
  4045c4:	eor	x8, x16, x8
  4045c8:	ror	x8, x8, #63
  4045cc:	add	x11, x20, x11
  4045d0:	add	x11, x11, x7
  4045d4:	eor	x3, x11, x3
  4045d8:	ror	x3, x3, #32
  4045dc:	add	x15, x15, x3
  4045e0:	eor	x7, x15, x7
  4045e4:	ror	x7, x7, #24
  4045e8:	add	x11, x27, x11
  4045ec:	add	x11, x11, x7
  4045f0:	eor	x3, x11, x3
  4045f4:	ror	x3, x3, #16
  4045f8:	add	x15, x15, x3
  4045fc:	eor	x7, x15, x7
  404600:	ror	x7, x7, #63
  404604:	add	x10, x22, x10
  404608:	add	x10, x10, x6
  40460c:	eor	x2, x10, x2
  404610:	ror	x2, x2, #32
  404614:	add	x14, x14, x2
  404618:	eor	x6, x14, x6
  40461c:	ror	x6, x6, #24
  404620:	add	x10, x30, x10
  404624:	add	x10, x10, x6
  404628:	eor	x2, x10, x2
  40462c:	ror	x2, x2, #16
  404630:	add	x14, x14, x2
  404634:	eor	x6, x14, x6
  404638:	ror	x6, x6, #63
  40463c:	add	x9, x17, x9
  404640:	add	x9, x9, x5
  404644:	eor	x1, x9, x1
  404648:	ror	x1, x1, #32
  40464c:	add	x13, x13, x1
  404650:	eor	x5, x13, x5
  404654:	ror	x5, x5, #24
  404658:	add	x9, x24, x9
  40465c:	add	x9, x9, x5
  404660:	eor	x1, x9, x1
  404664:	ror	x1, x1, #16
  404668:	add	x13, x13, x1
  40466c:	eor	x5, x13, x5
  404670:	ror	x5, x5, #63
  404674:	add	x12, x30, x12
  404678:	add	x12, x12, x5
  40467c:	eor	x3, x12, x3
  404680:	ror	x3, x3, #32
  404684:	add	x14, x14, x3
  404688:	eor	x5, x14, x5
  40468c:	ror	x5, x5, #24
  404690:	add	x12, x20, x12
  404694:	add	x12, x12, x5
  404698:	eor	x3, x12, x3
  40469c:	ror	x3, x3, #16
  4046a0:	add	x14, x14, x3
  4046a4:	eor	x5, x14, x5
  4046a8:	ror	x5, x5, #63
  4046ac:	add	x11, x28, x11
  4046b0:	add	x11, x11, x8
  4046b4:	eor	x2, x11, x2
  4046b8:	ror	x2, x2, #32
  4046bc:	add	x13, x13, x2
  4046c0:	eor	x8, x13, x8
  4046c4:	ror	x8, x8, #24
  4046c8:	add	x11, x26, x11
  4046cc:	add	x11, x11, x8
  4046d0:	eor	x2, x11, x2
  4046d4:	ror	x2, x2, #16
  4046d8:	add	x13, x13, x2
  4046dc:	eor	x8, x13, x8
  4046e0:	ror	x8, x8, #63
  4046e4:	add	x10, x19, x10
  4046e8:	add	x10, x10, x7
  4046ec:	eor	x1, x10, x1
  4046f0:	ror	x1, x1, #32
  4046f4:	add	x16, x16, x1
  4046f8:	eor	x7, x16, x7
  4046fc:	ror	x7, x7, #24
  404700:	ldr	x0, [sp, #264]
  404704:	add	x10, x0, x10
  404708:	add	x10, x10, x7
  40470c:	eor	x1, x10, x1
  404710:	ror	x1, x1, #16
  404714:	add	x16, x16, x1
  404718:	eor	x7, x16, x7
  40471c:	ror	x7, x7, #63
  404720:	add	x9, x21, x9
  404724:	add	x9, x9, x6
  404728:	eor	x4, x9, x4
  40472c:	ror	x4, x4, #32
  404730:	add	x15, x15, x4
  404734:	eor	x6, x15, x6
  404738:	ror	x6, x6, #24
  40473c:	add	x9, x22, x9
  404740:	add	x9, x9, x6
  404744:	eor	x4, x9, x4
  404748:	ror	x4, x4, #16
  40474c:	add	x15, x15, x4
  404750:	eor	x6, x15, x6
  404754:	ror	x6, x6, #63
  404758:	add	x12, x18, x12
  40475c:	add	x12, x12, x8
  404760:	eor	x4, x12, x4
  404764:	ror	x4, x4, #32
  404768:	add	x16, x16, x4
  40476c:	eor	x8, x16, x8
  404770:	ror	x8, x8, #24
  404774:	add	x12, x17, x12
  404778:	add	x12, x12, x8
  40477c:	eor	x4, x12, x4
  404780:	ror	x4, x4, #16
  404784:	add	x16, x16, x4
  404788:	eor	x8, x16, x8
  40478c:	ror	x8, x8, #63
  404790:	add	x11, x25, x11
  404794:	add	x11, x11, x7
  404798:	eor	x3, x11, x3
  40479c:	ror	x3, x3, #32
  4047a0:	add	x15, x15, x3
  4047a4:	eor	x7, x15, x7
  4047a8:	ror	x7, x7, #24
  4047ac:	ldr	x0, [sp, #296]
  4047b0:	add	x11, x0, x11
  4047b4:	add	x11, x11, x7
  4047b8:	eor	x3, x11, x3
  4047bc:	ror	x3, x3, #16
  4047c0:	add	x15, x15, x3
  4047c4:	eor	x7, x15, x7
  4047c8:	ror	x7, x7, #63
  4047cc:	add	x10, x23, x10
  4047d0:	add	x10, x10, x6
  4047d4:	eor	x2, x10, x2
  4047d8:	ror	x2, x2, #32
  4047dc:	add	x14, x14, x2
  4047e0:	eor	x6, x14, x6
  4047e4:	ror	x6, x6, #24
  4047e8:	add	x10, x27, x10
  4047ec:	add	x10, x10, x6
  4047f0:	eor	x2, x10, x2
  4047f4:	ror	x2, x2, #16
  4047f8:	add	x14, x14, x2
  4047fc:	eor	x6, x14, x6
  404800:	ror	x6, x6, #63
  404804:	add	x9, x24, x9
  404808:	add	x9, x9, x5
  40480c:	eor	x1, x9, x1
  404810:	ror	x1, x1, #32
  404814:	add	x13, x13, x1
  404818:	eor	x5, x13, x5
  40481c:	ror	x5, x5, #24
  404820:	ldr	x0, [sp, #280]
  404824:	add	x9, x0, x9
  404828:	add	x9, x9, x5
  40482c:	eor	x1, x9, x1
  404830:	ror	x1, x1, #16
  404834:	add	x13, x13, x1
  404838:	eor	x5, x13, x5
  40483c:	ror	x5, x5, #63
  404840:	add	x12, x24, x12
  404844:	add	x12, x12, x5
  404848:	eor	x3, x12, x3
  40484c:	ror	x3, x3, #32
  404850:	add	x14, x14, x3
  404854:	eor	x5, x14, x5
  404858:	ror	x5, x5, #24
  40485c:	add	x12, x17, x12
  404860:	add	x12, x12, x5
  404864:	eor	x3, x12, x3
  404868:	ror	x3, x3, #16
  40486c:	add	x14, x14, x3
  404870:	eor	x5, x14, x5
  404874:	ror	x5, x5, #63
  404878:	add	x11, x22, x11
  40487c:	add	x11, x11, x8
  404880:	eor	x2, x11, x2
  404884:	ror	x2, x2, #32
  404888:	add	x13, x13, x2
  40488c:	eor	x8, x13, x8
  404890:	ror	x8, x8, #24
  404894:	add	x11, x27, x11
  404898:	add	x11, x11, x8
  40489c:	eor	x2, x11, x2
  4048a0:	ror	x2, x2, #16
  4048a4:	add	x13, x13, x2
  4048a8:	eor	x8, x13, x8
  4048ac:	ror	x8, x8, #63
  4048b0:	ldr	x0, [sp, #296]
  4048b4:	add	x10, x0, x10
  4048b8:	add	x10, x10, x7
  4048bc:	eor	x1, x10, x1
  4048c0:	ror	x1, x1, #32
  4048c4:	add	x16, x16, x1
  4048c8:	eor	x7, x16, x7
  4048cc:	ror	x7, x7, #24
  4048d0:	add	x10, x30, x10
  4048d4:	add	x10, x10, x7
  4048d8:	eor	x1, x10, x1
  4048dc:	ror	x1, x1, #16
  4048e0:	add	x16, x16, x1
  4048e4:	eor	x7, x16, x7
  4048e8:	ror	x7, x7, #63
  4048ec:	add	x9, x23, x9
  4048f0:	add	x9, x9, x6
  4048f4:	eor	x4, x9, x4
  4048f8:	ror	x4, x4, #32
  4048fc:	add	x15, x15, x4
  404900:	eor	x6, x15, x6
  404904:	ror	x6, x6, #24
  404908:	ldr	x0, [sp, #280]
  40490c:	add	x9, x0, x9
  404910:	add	x9, x9, x6
  404914:	eor	x4, x9, x4
  404918:	ror	x4, x4, #16
  40491c:	add	x15, x15, x4
  404920:	eor	x6, x15, x6
  404924:	ror	x6, x6, #63
  404928:	add	x12, x20, x12
  40492c:	add	x12, x12, x8
  404930:	eor	x4, x12, x4
  404934:	ror	x4, x4, #32
  404938:	add	x16, x16, x4
  40493c:	eor	x8, x16, x8
  404940:	ror	x8, x8, #24
  404944:	add	x12, x19, x12
  404948:	add	x12, x12, x8
  40494c:	eor	x4, x12, x4
  404950:	ror	x4, x4, #16
  404954:	add	x16, x16, x4
  404958:	eor	x8, x16, x8
  40495c:	ror	x8, x8, #63
  404960:	add	x11, x26, x11
  404964:	add	x11, x11, x7
  404968:	eor	x3, x11, x3
  40496c:	ror	x3, x3, #32
  404970:	add	x15, x15, x3
  404974:	eor	x7, x15, x7
  404978:	ror	x7, x7, #24
  40497c:	add	x11, x28, x11
  404980:	add	x11, x11, x7
  404984:	eor	x3, x11, x3
  404988:	ror	x3, x3, #16
  40498c:	add	x15, x15, x3
  404990:	eor	x7, x15, x7
  404994:	ror	x7, x7, #63
  404998:	ldr	x0, [sp, #264]
  40499c:	add	x10, x0, x10
  4049a0:	add	x10, x10, x6
  4049a4:	eor	x2, x10, x2
  4049a8:	ror	x2, x2, #32
  4049ac:	add	x14, x14, x2
  4049b0:	eor	x6, x14, x6
  4049b4:	ror	x6, x6, #24
  4049b8:	add	x10, x18, x10
  4049bc:	add	x10, x10, x6
  4049c0:	eor	x2, x10, x2
  4049c4:	ror	x2, x2, #16
  4049c8:	add	x14, x14, x2
  4049cc:	eor	x6, x14, x6
  4049d0:	ror	x6, x6, #63
  4049d4:	add	x9, x25, x9
  4049d8:	add	x9, x9, x5
  4049dc:	eor	x1, x9, x1
  4049e0:	ror	x1, x1, #32
  4049e4:	add	x13, x13, x1
  4049e8:	eor	x5, x13, x5
  4049ec:	ror	x5, x5, #24
  4049f0:	add	x9, x21, x9
  4049f4:	add	x9, x9, x5
  4049f8:	eor	x1, x9, x1
  4049fc:	ror	x1, x1, #16
  404a00:	add	x13, x13, x1
  404a04:	eor	x5, x13, x5
  404a08:	ror	x5, x5, #63
  404a0c:	add	x12, x21, x12
  404a10:	add	x12, x12, x5
  404a14:	eor	x3, x12, x3
  404a18:	ror	x3, x3, #32
  404a1c:	add	x14, x14, x3
  404a20:	eor	x5, x14, x5
  404a24:	ror	x5, x5, #24
  404a28:	add	x12, x23, x12
  404a2c:	add	x12, x12, x5
  404a30:	eor	x3, x12, x3
  404a34:	ror	x3, x3, #16
  404a38:	add	x14, x14, x3
  404a3c:	eor	x5, x14, x5
  404a40:	ror	x5, x5, #63
  404a44:	add	x11, x17, x11
  404a48:	add	x11, x11, x8
  404a4c:	eor	x2, x11, x2
  404a50:	ror	x2, x2, #32
  404a54:	add	x13, x13, x2
  404a58:	eor	x8, x13, x8
  404a5c:	ror	x8, x8, #24
  404a60:	add	x11, x0, x11
  404a64:	add	x11, x11, x8
  404a68:	eor	x2, x11, x2
  404a6c:	ror	x2, x2, #16
  404a70:	add	x13, x13, x2
  404a74:	eor	x8, x13, x8
  404a78:	ror	x8, x8, #63
  404a7c:	add	x10, x27, x10
  404a80:	add	x10, x10, x7
  404a84:	eor	x1, x10, x1
  404a88:	ror	x1, x1, #32
  404a8c:	add	x16, x16, x1
  404a90:	eor	x7, x16, x7
  404a94:	ror	x7, x7, #24
  404a98:	ldr	x0, [sp, #280]
  404a9c:	add	x10, x0, x10
  404aa0:	add	x10, x10, x7
  404aa4:	eor	x1, x10, x1
  404aa8:	ror	x1, x1, #16
  404aac:	add	x16, x16, x1
  404ab0:	eor	x7, x16, x7
  404ab4:	ror	x7, x7, #63
  404ab8:	add	x9, x30, x9
  404abc:	add	x9, x9, x6
  404ac0:	eor	x4, x9, x4
  404ac4:	ror	x4, x4, #32
  404ac8:	add	x15, x15, x4
  404acc:	eor	x6, x15, x6
  404ad0:	ror	x6, x6, #24
  404ad4:	ldr	x0, [sp, #296]
  404ad8:	add	x9, x0, x9
  404adc:	add	x9, x9, x6
  404ae0:	eor	x4, x9, x4
  404ae4:	ror	x4, x4, #16
  404ae8:	add	x15, x15, x4
  404aec:	eor	x6, x15, x6
  404af0:	ror	x6, x6, #63
  404af4:	add	x12, x22, x12
  404af8:	add	x12, x12, x8
  404afc:	eor	x4, x12, x4
  404b00:	ror	x4, x4, #32
  404b04:	add	x16, x16, x4
  404b08:	eor	x8, x16, x8
  404b0c:	ror	x8, x8, #24
  404b10:	add	x12, x26, x12
  404b14:	add	x12, x12, x8
  404b18:	eor	x4, x12, x4
  404b1c:	ror	x4, x4, #16
  404b20:	add	x16, x16, x4
  404b24:	eor	x8, x16, x8
  404b28:	ror	x8, x8, #63
  404b2c:	add	x11, x24, x11
  404b30:	add	x11, x11, x7
  404b34:	eor	x3, x11, x3
  404b38:	ror	x3, x3, #32
  404b3c:	add	x15, x15, x3
  404b40:	eor	x7, x15, x7
  404b44:	ror	x7, x7, #24
  404b48:	add	x11, x19, x11
  404b4c:	add	x11, x11, x7
  404b50:	eor	x3, x11, x3
  404b54:	ror	x3, x3, #16
  404b58:	add	x15, x15, x3
  404b5c:	eor	x7, x15, x7
  404b60:	ror	x7, x7, #63
  404b64:	add	x10, x18, x10
  404b68:	add	x10, x10, x6
  404b6c:	eor	x2, x10, x2
  404b70:	ror	x2, x2, #32
  404b74:	add	x14, x14, x2
  404b78:	eor	x6, x14, x6
  404b7c:	ror	x6, x6, #24
  404b80:	add	x10, x25, x10
  404b84:	add	x10, x10, x6
  404b88:	eor	x2, x10, x2
  404b8c:	ror	x2, x2, #16
  404b90:	add	x14, x14, x2
  404b94:	eor	x6, x14, x6
  404b98:	ror	x6, x6, #63
  404b9c:	add	x9, x28, x9
  404ba0:	add	x9, x9, x5
  404ba4:	eor	x1, x9, x1
  404ba8:	ror	x1, x1, #32
  404bac:	add	x13, x13, x1
  404bb0:	eor	x5, x13, x5
  404bb4:	ror	x5, x5, #24
  404bb8:	add	x9, x20, x9
  404bbc:	add	x9, x9, x5
  404bc0:	eor	x1, x9, x1
  404bc4:	ror	x1, x1, #16
  404bc8:	add	x13, x13, x1
  404bcc:	eor	x5, x13, x5
  404bd0:	ror	x5, x5, #63
  404bd4:	add	x12, x28, x12
  404bd8:	add	x12, x12, x5
  404bdc:	eor	x3, x12, x3
  404be0:	ror	x3, x3, #32
  404be4:	add	x14, x14, x3
  404be8:	eor	x5, x14, x5
  404bec:	ror	x5, x5, #24
  404bf0:	add	x12, x24, x12
  404bf4:	add	x12, x12, x5
  404bf8:	eor	x3, x12, x3
  404bfc:	ror	x3, x3, #16
  404c00:	add	x14, x14, x3
  404c04:	eor	x5, x14, x5
  404c08:	ror	x5, x5, #63
  404c0c:	add	x11, x27, x11
  404c10:	add	x11, x11, x8
  404c14:	eor	x2, x11, x2
  404c18:	ror	x2, x2, #32
  404c1c:	add	x13, x13, x2
  404c20:	eor	x8, x13, x8
  404c24:	ror	x8, x8, #24
  404c28:	add	x11, x22, x11
  404c2c:	add	x11, x11, x8
  404c30:	eor	x2, x11, x2
  404c34:	ror	x2, x2, #16
  404c38:	add	x13, x13, x2
  404c3c:	eor	x8, x13, x8
  404c40:	ror	x8, x8, #63
  404c44:	add	x26, x26, x10
  404c48:	add	x26, x26, x7
  404c4c:	eor	x1, x26, x1
  404c50:	ror	x1, x1, #32
  404c54:	add	x16, x16, x1
  404c58:	eor	x7, x16, x7
  404c5c:	ror	x7, x7, #24
  404c60:	add	x20, x20, x26
  404c64:	add	x20, x20, x7
  404c68:	eor	x1, x20, x1
  404c6c:	ror	x10, x1, #16
  404c70:	add	x16, x16, x10
  404c74:	eor	x7, x16, x7
  404c78:	ror	x7, x7, #63
  404c7c:	add	x9, x25, x9
  404c80:	add	x9, x9, x6
  404c84:	eor	x1, x9, x4
  404c88:	ror	x1, x1, #32
  404c8c:	add	x15, x15, x1
  404c90:	eor	x6, x15, x6
  404c94:	ror	x4, x6, #24
  404c98:	add	x30, x30, x9
  404c9c:	add	x30, x30, x4
  404ca0:	eor	x1, x30, x1
  404ca4:	ror	x1, x1, #16
  404ca8:	add	x15, x15, x1
  404cac:	eor	x4, x15, x4
  404cb0:	ror	x4, x4, #63
  404cb4:	add	x12, x23, x12
  404cb8:	add	x12, x12, x8
  404cbc:	eor	x1, x12, x1
  404cc0:	ror	x1, x1, #32
  404cc4:	add	x16, x16, x1
  404cc8:	eor	x8, x16, x8
  404ccc:	ror	x8, x8, #24
  404cd0:	add	x18, x18, x12
  404cd4:	add	x18, x18, x8
  404cd8:	str	x18, [sp, #112]
  404cdc:	eor	x18, x18, x1
  404ce0:	ror	x1, x18, #16
  404ce4:	str	x1, [sp, #232]
  404ce8:	add	x1, x16, x1
  404cec:	str	x1, [sp, #192]
  404cf0:	eor	x1, x1, x8
  404cf4:	ror	x1, x1, #63
  404cf8:	str	x1, [sp, #152]
  404cfc:	add	x11, x21, x11
  404d00:	add	x11, x11, x7
  404d04:	eor	x3, x11, x3
  404d08:	ror	x1, x3, #32
  404d0c:	add	x15, x15, x1
  404d10:	eor	x7, x15, x7
  404d14:	ror	x7, x7, #24
  404d18:	add	x17, x17, x11
  404d1c:	add	x17, x17, x7
  404d20:	str	x17, [sp, #120]
  404d24:	eor	x17, x17, x1
  404d28:	ror	x1, x17, #16
  404d2c:	str	x1, [sp, #208]
  404d30:	add	x1, x15, x1
  404d34:	str	x1, [sp, #200]
  404d38:	eor	x1, x1, x7
  404d3c:	ror	x1, x1, #63
  404d40:	str	x1, [sp, #160]
  404d44:	add	x1, x19, x20
  404d48:	add	x1, x1, x4
  404d4c:	eor	x2, x1, x2
  404d50:	ror	x2, x2, #32
  404d54:	add	x14, x14, x2
  404d58:	eor	x4, x14, x4
  404d5c:	ror	x4, x4, #24
  404d60:	add	x1, x0, x1
  404d64:	add	x1, x1, x4
  404d68:	str	x1, [sp, #128]
  404d6c:	eor	x1, x1, x2
  404d70:	ror	x1, x1, #16
  404d74:	str	x1, [sp, #216]
  404d78:	add	x1, x14, x1
  404d7c:	str	x1, [sp, #176]
  404d80:	eor	x1, x1, x4
  404d84:	ror	x1, x1, #63
  404d88:	str	x1, [sp, #168]
  404d8c:	ldr	x0, [sp, #280]
  404d90:	add	x1, x0, x30
  404d94:	add	x1, x1, x5
  404d98:	eor	x10, x1, x10
  404d9c:	ror	x10, x10, #32
  404da0:	add	x13, x13, x10
  404da4:	eor	x5, x13, x5
  404da8:	ror	x5, x5, #24
  404dac:	ldr	x0, [sp, #264]
  404db0:	add	x1, x0, x1
  404db4:	add	x1, x1, x5
  404db8:	str	x1, [sp, #136]
  404dbc:	eor	x1, x1, x10
  404dc0:	ror	x1, x1, #16
  404dc4:	str	x1, [sp, #224]
  404dc8:	add	x1, x13, x1
  404dcc:	str	x1, [sp, #184]
  404dd0:	eor	x1, x1, x5
  404dd4:	ror	x1, x1, #63
  404dd8:	str	x1, [sp, #144]
  404ddc:	add	x2, sp, #0x70
  404de0:	mov	x1, #0x0                   	// #0
  404de4:	ldr	x0, [sp, #104]
  404de8:	ldr	x3, [x2]
  404dec:	ldr	x4, [x2, #64]
  404df0:	eor	x4, x3, x4
  404df4:	ldr	x3, [x0, x1, lsl #3]
  404df8:	eor	x3, x3, x4
  404dfc:	str	x3, [x0, x1, lsl #3]
  404e00:	add	x1, x1, #0x1
  404e04:	add	x2, x2, #0x8
  404e08:	cmp	x1, #0x8
  404e0c:	b.ne	404de8 <ferror@plt+0x34a8>  // b.any
  404e10:	ldp	x19, x20, [sp, #16]
  404e14:	ldp	x21, x22, [sp, #32]
  404e18:	ldp	x23, x24, [sp, #48]
  404e1c:	ldp	x25, x26, [sp, #64]
  404e20:	ldp	x27, x28, [sp, #80]
  404e24:	ldp	x29, x30, [sp], #368
  404e28:	ret
  404e2c:	stp	x29, x30, [sp, #-32]!
  404e30:	mov	x29, sp
  404e34:	stp	x19, x20, [sp, #16]
  404e38:	mov	x19, x0
  404e3c:	mov	x20, x1
  404e40:	mov	x2, #0xf0                  	// #240
  404e44:	mov	w1, #0x0                   	// #0
  404e48:	add	x0, x0, #0x8
  404e4c:	bl	401700 <memset@plt>
  404e50:	mov	x0, #0xc908                	// #51464
  404e54:	movk	x0, #0xf3bc, lsl #16
  404e58:	movk	x0, #0xe667, lsl #32
  404e5c:	movk	x0, #0x6a09, lsl #48
  404e60:	str	x0, [x19]
  404e64:	mov	x0, #0xa73b                	// #42811
  404e68:	movk	x0, #0x84ca, lsl #16
  404e6c:	movk	x0, #0xae85, lsl #32
  404e70:	movk	x0, #0xbb67, lsl #48
  404e74:	str	x0, [x19, #8]
  404e78:	mov	x0, #0xf82b                	// #63531
  404e7c:	movk	x0, #0xfe94, lsl #16
  404e80:	movk	x0, #0xf372, lsl #32
  404e84:	movk	x0, #0x3c6e, lsl #48
  404e88:	str	x0, [x19, #16]
  404e8c:	mov	x0, #0x36f1                	// #14065
  404e90:	movk	x0, #0x5f1d, lsl #16
  404e94:	movk	x0, #0xf53a, lsl #32
  404e98:	movk	x0, #0xa54f, lsl #48
  404e9c:	str	x0, [x19, #24]
  404ea0:	mov	x0, #0x82d1                	// #33489
  404ea4:	movk	x0, #0xade6, lsl #16
  404ea8:	movk	x0, #0x527f, lsl #32
  404eac:	movk	x0, #0x510e, lsl #48
  404eb0:	str	x0, [x19, #32]
  404eb4:	mov	x0, #0x6c1f                	// #27679
  404eb8:	movk	x0, #0x2b3e, lsl #16
  404ebc:	movk	x0, #0x688c, lsl #32
  404ec0:	movk	x0, #0x9b05, lsl #48
  404ec4:	str	x0, [x19, #40]
  404ec8:	mov	x0, #0xbd6b                	// #48491
  404ecc:	movk	x0, #0xfb41, lsl #16
  404ed0:	movk	x0, #0xd9ab, lsl #32
  404ed4:	movk	x0, #0x1f83, lsl #48
  404ed8:	str	x0, [x19, #48]
  404edc:	mov	x0, #0x2179                	// #8569
  404ee0:	movk	x0, #0x137e, lsl #16
  404ee4:	movk	x0, #0xcd19, lsl #32
  404ee8:	movk	x0, #0x5be0, lsl #48
  404eec:	str	x0, [x19, #56]
  404ef0:	mov	x3, x20
  404ef4:	mov	x4, #0x0                   	// #0
  404ef8:	ldrb	w2, [x3, #3]
  404efc:	ldrb	w0, [x3, #4]
  404f00:	lsl	x0, x0, #32
  404f04:	orr	x2, x0, x2, lsl #24
  404f08:	ldrb	w0, [x3, #1]
  404f0c:	ldrb	w1, [x3, #2]
  404f10:	lsl	x1, x1, #16
  404f14:	orr	x0, x1, x0, lsl #8
  404f18:	orr	x2, x2, x0
  404f1c:	ldrb	w0, [x3, #5]
  404f20:	ldrb	w1, [x3, #6]
  404f24:	lsl	x1, x1, #48
  404f28:	orr	x0, x1, x0, lsl #40
  404f2c:	orr	x2, x2, x0
  404f30:	ldrb	w0, [x3, #7]
  404f34:	ldrb	w1, [x3], #8
  404f38:	orr	x0, x1, x0, lsl #56
  404f3c:	orr	x2, x2, x0
  404f40:	ldr	x0, [x19, x4, lsl #3]
  404f44:	eor	x2, x0, x2
  404f48:	str	x2, [x19, x4, lsl #3]
  404f4c:	add	x4, x4, #0x1
  404f50:	cmp	x4, #0x8
  404f54:	b.ne	404ef8 <ferror@plt+0x35b8>  // b.any
  404f58:	ldrb	w0, [x20]
  404f5c:	str	x0, [x19, #232]
  404f60:	mov	w0, #0x0                   	// #0
  404f64:	ldp	x19, x20, [sp, #16]
  404f68:	ldp	x29, x30, [sp], #32
  404f6c:	ret
  404f70:	sub	x2, x1, #0x1
  404f74:	cmp	x2, #0x3f
  404f78:	b.hi	404ff4 <ferror@plt+0x36b4>  // b.pmore
  404f7c:	stp	x29, x30, [sp, #-80]!
  404f80:	mov	x29, sp
  404f84:	strb	w1, [sp, #16]
  404f88:	strb	wzr, [sp, #17]
  404f8c:	mov	w1, #0x1                   	// #1
  404f90:	strb	w1, [sp, #18]
  404f94:	strb	w1, [sp, #19]
  404f98:	strb	wzr, [sp, #20]
  404f9c:	strb	wzr, [sp, #21]
  404fa0:	strb	wzr, [sp, #22]
  404fa4:	strb	wzr, [sp, #23]
  404fa8:	strb	wzr, [sp, #24]
  404fac:	strb	wzr, [sp, #25]
  404fb0:	strb	wzr, [sp, #26]
  404fb4:	strb	wzr, [sp, #27]
  404fb8:	strb	wzr, [sp, #28]
  404fbc:	strb	wzr, [sp, #29]
  404fc0:	strb	wzr, [sp, #30]
  404fc4:	strb	wzr, [sp, #31]
  404fc8:	strb	wzr, [sp, #32]
  404fcc:	strb	wzr, [sp, #33]
  404fd0:	stur	xzr, [sp, #34]
  404fd4:	stur	wzr, [sp, #42]
  404fd8:	strh	wzr, [sp, #46]
  404fdc:	stp	xzr, xzr, [sp, #48]
  404fe0:	stp	xzr, xzr, [sp, #64]
  404fe4:	add	x1, sp, #0x10
  404fe8:	bl	404e2c <ferror@plt+0x34ec>
  404fec:	ldp	x29, x30, [sp], #80
  404ff0:	ret
  404ff4:	mov	w0, #0xffffffff            	// #-1
  404ff8:	ret
  404ffc:	cbz	x2, 405118 <ferror@plt+0x37d8>
  405000:	stp	x29, x30, [sp, #-64]!
  405004:	mov	x29, sp
  405008:	stp	x19, x20, [sp, #16]
  40500c:	stp	x21, x22, [sp, #32]
  405010:	stp	x23, x24, [sp, #48]
  405014:	mov	x19, x0
  405018:	mov	x22, x1
  40501c:	mov	x21, x2
  405020:	ldr	x23, [x0, #224]
  405024:	mov	x20, #0x80                  	// #128
  405028:	sub	x20, x20, x23
  40502c:	cmp	x2, x20
  405030:	b.hi	405070 <ferror@plt+0x3730>  // b.pmore
  405034:	add	x3, x19, #0x60
  405038:	ldr	x0, [x19, #224]
  40503c:	mov	x2, x21
  405040:	mov	x1, x22
  405044:	add	x0, x3, x0
  405048:	bl	4015a0 <memcpy@plt>
  40504c:	ldr	x2, [x19, #224]
  405050:	add	x21, x2, x21
  405054:	str	x21, [x19, #224]
  405058:	mov	w0, #0x0                   	// #0
  40505c:	ldp	x19, x20, [sp, #16]
  405060:	ldp	x21, x22, [sp, #32]
  405064:	ldp	x23, x24, [sp, #48]
  405068:	ldp	x29, x30, [sp], #64
  40506c:	ret
  405070:	str	xzr, [x0, #224]
  405074:	add	x24, x0, #0x60
  405078:	mov	x2, x20
  40507c:	add	x0, x24, x23
  405080:	bl	4015a0 <memcpy@plt>
  405084:	ldr	x0, [x19, #64]
  405088:	add	x0, x0, #0x80
  40508c:	str	x0, [x19, #64]
  405090:	cmp	x0, #0x7f
  405094:	ldr	x0, [x19, #72]
  405098:	cinc	x0, x0, ls  // ls = plast
  40509c:	str	x0, [x19, #72]
  4050a0:	mov	x1, x24
  4050a4:	mov	x0, x19
  4050a8:	bl	403690 <ferror@plt+0x1d50>
  4050ac:	add	x20, x22, x20
  4050b0:	sub	x0, x23, #0x80
  4050b4:	add	x21, x21, x0
  4050b8:	cmp	x21, #0x80
  4050bc:	b.ls	405110 <ferror@plt+0x37d0>  // b.plast
  4050c0:	sub	x23, x21, #0x81
  4050c4:	lsr	x23, x23, #7
  4050c8:	add	x22, x23, #0x1
  4050cc:	add	x22, x20, x22, lsl #7
  4050d0:	ldr	x0, [x19, #64]
  4050d4:	add	x0, x0, #0x80
  4050d8:	str	x0, [x19, #64]
  4050dc:	cmp	x0, #0x7f
  4050e0:	ldr	x0, [x19, #72]
  4050e4:	cinc	x0, x0, ls  // ls = plast
  4050e8:	str	x0, [x19, #72]
  4050ec:	mov	x1, x20
  4050f0:	mov	x0, x19
  4050f4:	bl	403690 <ferror@plt+0x1d50>
  4050f8:	add	x20, x20, #0x80
  4050fc:	cmp	x20, x22
  405100:	b.ne	4050d0 <ferror@plt+0x3790>  // b.any
  405104:	sub	x21, x21, #0x80
  405108:	sub	x21, x21, x23, lsl #7
  40510c:	b	405034 <ferror@plt+0x36f4>
  405110:	mov	x22, x20
  405114:	b	405034 <ferror@plt+0x36f4>
  405118:	mov	w0, #0x0                   	// #0
  40511c:	ret
  405120:	stp	x29, x30, [sp, #-240]!
  405124:	mov	x29, sp
  405128:	str	x21, [sp, #32]
  40512c:	mov	x21, x0
  405130:	sub	x0, x1, #0x1
  405134:	cmp	x0, #0x3f
  405138:	b.hi	405238 <ferror@plt+0x38f8>  // b.pmore
  40513c:	stp	x19, x20, [sp, #16]
  405140:	mov	x20, x2
  405144:	mov	x19, x3
  405148:	sub	x0, x3, #0x1
  40514c:	cmp	x0, #0x3f
  405150:	ccmp	x2, #0x0, #0x4, ls  // ls = plast
  405154:	b.eq	405240 <ferror@plt+0x3900>  // b.none
  405158:	strb	w1, [sp, #176]
  40515c:	strb	w3, [sp, #177]
  405160:	mov	w0, #0x1                   	// #1
  405164:	strb	w0, [sp, #178]
  405168:	strb	w0, [sp, #179]
  40516c:	strb	wzr, [sp, #180]
  405170:	strb	wzr, [sp, #181]
  405174:	strb	wzr, [sp, #182]
  405178:	strb	wzr, [sp, #183]
  40517c:	strb	wzr, [sp, #184]
  405180:	strb	wzr, [sp, #185]
  405184:	strb	wzr, [sp, #186]
  405188:	strb	wzr, [sp, #187]
  40518c:	strb	wzr, [sp, #188]
  405190:	strb	wzr, [sp, #189]
  405194:	strb	wzr, [sp, #190]
  405198:	strb	wzr, [sp, #191]
  40519c:	strb	wzr, [sp, #192]
  4051a0:	strb	wzr, [sp, #193]
  4051a4:	stur	xzr, [sp, #194]
  4051a8:	stur	wzr, [sp, #202]
  4051ac:	strh	wzr, [sp, #206]
  4051b0:	stp	xzr, xzr, [sp, #208]
  4051b4:	stp	xzr, xzr, [sp, #224]
  4051b8:	add	x1, sp, #0xb0
  4051bc:	mov	x0, x21
  4051c0:	bl	404e2c <ferror@plt+0x34ec>
  4051c4:	tbnz	w0, #31, 40524c <ferror@plt+0x390c>
  4051c8:	stp	xzr, xzr, [sp, #48]
  4051cc:	stp	xzr, xzr, [sp, #64]
  4051d0:	stp	xzr, xzr, [sp, #80]
  4051d4:	stp	xzr, xzr, [sp, #96]
  4051d8:	stp	xzr, xzr, [sp, #112]
  4051dc:	stp	xzr, xzr, [sp, #128]
  4051e0:	stp	xzr, xzr, [sp, #144]
  4051e4:	stp	xzr, xzr, [sp, #160]
  4051e8:	mov	x3, #0x80                  	// #128
  4051ec:	mov	x2, x19
  4051f0:	mov	x1, x20
  4051f4:	add	x0, sp, #0x30
  4051f8:	bl	401670 <__memcpy_chk@plt>
  4051fc:	mov	x2, #0x80                  	// #128
  405200:	add	x1, sp, #0x30
  405204:	mov	x0, x21
  405208:	bl	404ffc <ferror@plt+0x36bc>
  40520c:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  405210:	ldr	x3, [x0, #504]
  405214:	mov	x2, #0x80                  	// #128
  405218:	mov	w1, #0x0                   	// #0
  40521c:	add	x0, sp, #0x30
  405220:	blr	x3
  405224:	mov	w0, #0x0                   	// #0
  405228:	ldp	x19, x20, [sp, #16]
  40522c:	ldr	x21, [sp, #32]
  405230:	ldp	x29, x30, [sp], #240
  405234:	ret
  405238:	mov	w0, #0xffffffff            	// #-1
  40523c:	b	40522c <ferror@plt+0x38ec>
  405240:	mov	w0, #0xffffffff            	// #-1
  405244:	ldp	x19, x20, [sp, #16]
  405248:	b	40522c <ferror@plt+0x38ec>
  40524c:	mov	w0, #0xffffffff            	// #-1
  405250:	ldp	x19, x20, [sp, #16]
  405254:	b	40522c <ferror@plt+0x38ec>
  405258:	stp	x29, x30, [sp, #-112]!
  40525c:	mov	x29, sp
  405260:	stp	xzr, xzr, [sp, #48]
  405264:	stp	xzr, xzr, [sp, #64]
  405268:	stp	xzr, xzr, [sp, #80]
  40526c:	stp	xzr, xzr, [sp, #96]
  405270:	cbz	x1, 405388 <ferror@plt+0x3a48>
  405274:	stp	x19, x20, [sp, #16]
  405278:	stp	x21, x22, [sp, #32]
  40527c:	mov	x20, x0
  405280:	mov	x21, x1
  405284:	ldr	x0, [x0, #232]
  405288:	cmp	x0, x2
  40528c:	b.hi	405390 <ferror@plt+0x3a50>  // b.pmore
  405290:	ldr	x19, [x20, #80]
  405294:	cbnz	x19, 4053a0 <ferror@plt+0x3a60>
  405298:	ldr	x0, [x20, #224]
  40529c:	ldr	x1, [x20, #64]
  4052a0:	add	x1, x0, x1
  4052a4:	str	x1, [x20, #64]
  4052a8:	cmp	x0, x1
  4052ac:	ldr	x1, [x20, #72]
  4052b0:	cinc	x1, x1, hi  // hi = pmore
  4052b4:	str	x1, [x20, #72]
  4052b8:	ldrb	w1, [x20, #240]
  4052bc:	cbnz	w1, 40537c <ferror@plt+0x3a3c>
  4052c0:	mov	x1, #0xffffffffffffffff    	// #-1
  4052c4:	str	x1, [x20, #80]
  4052c8:	add	x22, x20, #0x60
  4052cc:	mov	x2, #0x80                  	// #128
  4052d0:	sub	x2, x2, x0
  4052d4:	mov	w1, #0x0                   	// #0
  4052d8:	add	x0, x22, x0
  4052dc:	bl	401700 <memset@plt>
  4052e0:	mov	x1, x22
  4052e4:	mov	x0, x20
  4052e8:	bl	403690 <ferror@plt+0x1d50>
  4052ec:	add	x3, sp, #0x30
  4052f0:	ldr	x2, [x20, x19, lsl #3]
  4052f4:	strb	w2, [x3]
  4052f8:	lsr	x0, x2, #8
  4052fc:	strb	w0, [x3, #1]
  405300:	lsr	x0, x2, #16
  405304:	strb	w0, [x3, #2]
  405308:	lsr	x0, x2, #24
  40530c:	strb	w0, [x3, #3]
  405310:	lsr	x0, x2, #32
  405314:	strb	w0, [x3, #4]
  405318:	lsr	x0, x2, #40
  40531c:	strb	w0, [x3, #5]
  405320:	lsr	x0, x2, #48
  405324:	strb	w0, [x3, #6]
  405328:	lsr	x2, x2, #56
  40532c:	strb	w2, [x3, #7]
  405330:	add	x19, x19, #0x1
  405334:	add	x3, x3, #0x8
  405338:	cmp	x19, #0x8
  40533c:	b.ne	4052f0 <ferror@plt+0x39b0>  // b.any
  405340:	ldr	x2, [x20, #232]
  405344:	add	x1, sp, #0x30
  405348:	mov	x0, x21
  40534c:	bl	4015a0 <memcpy@plt>
  405350:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  405354:	ldr	x3, [x0, #504]
  405358:	mov	x2, #0x40                  	// #64
  40535c:	mov	w1, #0x0                   	// #0
  405360:	add	x0, sp, #0x30
  405364:	blr	x3
  405368:	mov	w0, #0x0                   	// #0
  40536c:	ldp	x19, x20, [sp, #16]
  405370:	ldp	x21, x22, [sp, #32]
  405374:	ldp	x29, x30, [sp], #112
  405378:	ret
  40537c:	mov	x1, #0xffffffffffffffff    	// #-1
  405380:	str	x1, [x20, #88]
  405384:	b	4052c0 <ferror@plt+0x3980>
  405388:	mov	w0, #0xffffffff            	// #-1
  40538c:	b	405374 <ferror@plt+0x3a34>
  405390:	mov	w0, #0xffffffff            	// #-1
  405394:	ldp	x19, x20, [sp, #16]
  405398:	ldp	x21, x22, [sp, #32]
  40539c:	b	405374 <ferror@plt+0x3a34>
  4053a0:	mov	w0, #0xffffffff            	// #-1
  4053a4:	ldp	x19, x20, [sp, #16]
  4053a8:	ldp	x21, x22, [sp, #32]
  4053ac:	b	405374 <ferror@plt+0x3a34>
  4053b0:	cmp	x2, #0x0
  4053b4:	ccmp	x3, #0x0, #0x4, eq  // eq = none
  4053b8:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4053bc:	b.eq	405460 <ferror@plt+0x3b20>  // b.none
  4053c0:	stp	x29, x30, [sp, #-304]!
  4053c4:	mov	x29, sp
  4053c8:	stp	x19, x20, [sp, #16]
  4053cc:	stp	x21, x22, [sp, #32]
  4053d0:	mov	x20, x0
  4053d4:	mov	x19, x1
  4053d8:	mov	x21, x2
  4053dc:	mov	x22, x3
  4053e0:	cmp	x4, #0x0
  4053e4:	ccmp	x5, #0x0, #0x4, eq  // eq = none
  4053e8:	b.ne	405468 <ferror@plt+0x3b28>  // b.any
  4053ec:	sub	x0, x1, #0x1
  4053f0:	cmp	x0, #0x3f
  4053f4:	mov	x0, #0x40                  	// #64
  4053f8:	ccmp	x5, x0, #0x2, ls  // ls = plast
  4053fc:	b.hi	405470 <ferror@plt+0x3b30>  // b.pmore
  405400:	cbz	x5, 40544c <ferror@plt+0x3b0c>
  405404:	mov	x3, x5
  405408:	mov	x2, x4
  40540c:	add	x0, sp, #0x38
  405410:	bl	405120 <ferror@plt+0x37e0>
  405414:	tbnz	w0, #31, 405478 <ferror@plt+0x3b38>
  405418:	mov	x2, x22
  40541c:	mov	x1, x21
  405420:	add	x0, sp, #0x38
  405424:	bl	404ffc <ferror@plt+0x36bc>
  405428:	mov	x2, x19
  40542c:	mov	x1, x20
  405430:	add	x0, sp, #0x38
  405434:	bl	405258 <ferror@plt+0x3918>
  405438:	mov	w0, #0x0                   	// #0
  40543c:	ldp	x19, x20, [sp, #16]
  405440:	ldp	x21, x22, [sp, #32]
  405444:	ldp	x29, x30, [sp], #304
  405448:	ret
  40544c:	add	x0, sp, #0x38
  405450:	bl	404f70 <ferror@plt+0x3630>
  405454:	tbz	w0, #31, 405418 <ferror@plt+0x3ad8>
  405458:	mov	w0, #0xffffffff            	// #-1
  40545c:	b	40543c <ferror@plt+0x3afc>
  405460:	mov	w0, #0xffffffff            	// #-1
  405464:	ret
  405468:	mov	w0, #0xffffffff            	// #-1
  40546c:	b	40543c <ferror@plt+0x3afc>
  405470:	mov	w0, #0xffffffff            	// #-1
  405474:	b	40543c <ferror@plt+0x3afc>
  405478:	mov	w0, #0xffffffff            	// #-1
  40547c:	b	40543c <ferror@plt+0x3afc>
  405480:	stp	x29, x30, [sp, #-16]!
  405484:	mov	x29, sp
  405488:	bl	4053b0 <ferror@plt+0x3a70>
  40548c:	ldp	x29, x30, [sp], #16
  405490:	ret
  405494:	stp	x29, x30, [sp, #-336]!
  405498:	mov	x29, sp
  40549c:	stp	x19, x20, [sp, #16]
  4054a0:	stp	x23, x24, [sp, #48]
  4054a4:	str	x25, [sp, #64]
  4054a8:	mov	x20, x0
  4054ac:	mov	x25, x1
  4054b0:	mov	x24, x2
  4054b4:	mov	x0, #0x8000                	// #32768
  4054b8:	bl	4016b0 <malloc@plt>
  4054bc:	cbz	x0, 405588 <ferror@plt+0x3c48>
  4054c0:	stp	x21, x22, [sp, #32]
  4054c4:	mov	x21, x0
  4054c8:	mov	x1, x24
  4054cc:	add	x0, sp, #0x58
  4054d0:	bl	404f70 <ferror@plt+0x3630>
  4054d4:	mov	x22, #0x8000                	// #32768
  4054d8:	mov	x23, #0x1                   	// #1
  4054dc:	mov	x19, #0x0                   	// #0
  4054e0:	mov	x3, x20
  4054e4:	sub	x2, x22, x19
  4054e8:	mov	x1, x23
  4054ec:	add	x0, x21, x19
  4054f0:	bl	401840 <fread@plt>
  4054f4:	add	x19, x19, x0
  4054f8:	cmp	x19, #0x8, lsl #12
  4054fc:	b.eq	405560 <ferror@plt+0x3c20>  // b.none
  405500:	cbz	x0, 40554c <ferror@plt+0x3c0c>
  405504:	mov	x0, x20
  405508:	bl	4017c0 <feof@plt>
  40550c:	cbz	w0, 4054e0 <ferror@plt+0x3ba0>
  405510:	cbnz	x19, 405574 <ferror@plt+0x3c34>
  405514:	mov	x2, x24
  405518:	mov	x1, x25
  40551c:	add	x0, sp, #0x58
  405520:	bl	405258 <ferror@plt+0x3918>
  405524:	mov	w20, #0x0                   	// #0
  405528:	mov	x0, x21
  40552c:	bl	401850 <free@plt>
  405530:	ldp	x21, x22, [sp, #32]
  405534:	mov	w0, w20
  405538:	ldp	x19, x20, [sp, #16]
  40553c:	ldp	x23, x24, [sp, #48]
  405540:	ldr	x25, [sp, #64]
  405544:	ldp	x29, x30, [sp], #336
  405548:	ret
  40554c:	mov	x0, x20
  405550:	bl	401940 <ferror@plt>
  405554:	mov	w20, #0xffffffff            	// #-1
  405558:	cbnz	w0, 405528 <ferror@plt+0x3be8>
  40555c:	b	405510 <ferror@plt+0x3bd0>
  405560:	mov	x2, x22
  405564:	mov	x1, x21
  405568:	add	x0, sp, #0x58
  40556c:	bl	404ffc <ferror@plt+0x36bc>
  405570:	b	4054dc <ferror@plt+0x3b9c>
  405574:	mov	x2, x19
  405578:	mov	x1, x21
  40557c:	add	x0, sp, #0x58
  405580:	bl	404ffc <ferror@plt+0x36bc>
  405584:	b	405514 <ferror@plt+0x3bd4>
  405588:	mov	w20, #0xffffffff            	// #-1
  40558c:	b	405534 <ferror@plt+0x3bf4>
  405590:	stp	x29, x30, [sp, #-16]!
  405594:	mov	x29, sp
  405598:	mov	w0, #0x1                   	// #1
  40559c:	bl	401e34 <ferror@plt+0x4f4>
  4055a0:	ldp	x29, x30, [sp], #16
  4055a4:	ret
  4055a8:	stp	x29, x30, [sp, #-96]!
  4055ac:	mov	x29, sp
  4055b0:	stp	x19, x20, [sp, #16]
  4055b4:	stp	x23, x24, [sp, #48]
  4055b8:	stp	x25, x26, [sp, #64]
  4055bc:	stp	x27, x28, [sp, #80]
  4055c0:	mov	x25, x0
  4055c4:	mov	x24, x1
  4055c8:	mov	x27, x2
  4055cc:	mov	x23, x3
  4055d0:	bl	4015e0 <strlen@plt>
  4055d4:	ldr	x19, [x24]
  4055d8:	cbz	x19, 405698 <ferror@plt+0x3d58>
  4055dc:	stp	x21, x22, [sp, #32]
  4055e0:	mov	x22, x0
  4055e4:	mov	x21, x27
  4055e8:	mov	w28, #0x0                   	// #0
  4055ec:	mov	x26, #0xffffffffffffffff    	// #-1
  4055f0:	mov	x20, #0x0                   	// #0
  4055f4:	b	405618 <ferror@plt+0x3cd8>
  4055f8:	mov	x26, x20
  4055fc:	ldp	x21, x22, [sp, #32]
  405600:	b	40567c <ferror@plt+0x3d3c>
  405604:	mov	x26, x20
  405608:	add	x20, x20, #0x1
  40560c:	ldr	x19, [x24, x20, lsl #3]
  405610:	add	x21, x21, x23
  405614:	cbz	x19, 40566c <ferror@plt+0x3d2c>
  405618:	mov	x2, x22
  40561c:	mov	x1, x25
  405620:	mov	x0, x19
  405624:	bl	4016c0 <strncmp@plt>
  405628:	cbnz	w0, 405608 <ferror@plt+0x3cc8>
  40562c:	mov	x0, x19
  405630:	bl	4015e0 <strlen@plt>
  405634:	cmp	x0, x22
  405638:	b.eq	4055f8 <ferror@plt+0x3cb8>  // b.none
  40563c:	cmn	x26, #0x1
  405640:	b.eq	405604 <ferror@plt+0x3cc4>  // b.none
  405644:	cbz	x27, 405664 <ferror@plt+0x3d24>
  405648:	mov	x2, x23
  40564c:	mov	x1, x21
  405650:	madd	x0, x26, x23, x27
  405654:	bl	4017d0 <memcmp@plt>
  405658:	cmp	w0, #0x0
  40565c:	csinc	w28, w28, wzr, eq  // eq = none
  405660:	b	405608 <ferror@plt+0x3cc8>
  405664:	mov	w28, #0x1                   	// #1
  405668:	b	405608 <ferror@plt+0x3cc8>
  40566c:	cmp	w28, #0x0
  405670:	mov	x0, #0xfffffffffffffffe    	// #-2
  405674:	csel	x26, x26, x0, eq  // eq = none
  405678:	ldp	x21, x22, [sp, #32]
  40567c:	mov	x0, x26
  405680:	ldp	x19, x20, [sp, #16]
  405684:	ldp	x23, x24, [sp, #48]
  405688:	ldp	x25, x26, [sp, #64]
  40568c:	ldp	x27, x28, [sp, #80]
  405690:	ldp	x29, x30, [sp], #96
  405694:	ret
  405698:	mov	x26, #0xffffffffffffffff    	// #-1
  40569c:	b	40567c <ferror@plt+0x3d3c>
  4056a0:	stp	x29, x30, [sp, #-48]!
  4056a4:	mov	x29, sp
  4056a8:	stp	x19, x20, [sp, #16]
  4056ac:	str	x21, [sp, #32]
  4056b0:	mov	x21, x0
  4056b4:	mov	x20, x1
  4056b8:	cmn	x2, #0x1
  4056bc:	b.eq	405720 <ferror@plt+0x3de0>  // b.none
  4056c0:	mov	w2, #0x5                   	// #5
  4056c4:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4056c8:	add	x1, x1, #0xf30
  4056cc:	mov	x0, #0x0                   	// #0
  4056d0:	bl	4018c0 <dcgettext@plt>
  4056d4:	mov	x19, x0
  4056d8:	mov	x2, x20
  4056dc:	mov	w1, #0x8                   	// #8
  4056e0:	mov	w0, #0x0                   	// #0
  4056e4:	bl	4072ec <ferror@plt+0x59ac>
  4056e8:	mov	x20, x0
  4056ec:	mov	x1, x21
  4056f0:	mov	w0, #0x1                   	// #1
  4056f4:	bl	407600 <ferror@plt+0x5cc0>
  4056f8:	mov	x4, x0
  4056fc:	mov	x3, x20
  405700:	mov	x2, x19
  405704:	mov	w1, #0x0                   	// #0
  405708:	mov	w0, #0x0                   	// #0
  40570c:	bl	401600 <error@plt>
  405710:	ldp	x19, x20, [sp, #16]
  405714:	ldr	x21, [sp, #32]
  405718:	ldp	x29, x30, [sp], #48
  40571c:	ret
  405720:	mov	w2, #0x5                   	// #5
  405724:	adrp	x1, 409000 <ferror@plt+0x76c0>
  405728:	add	x1, x1, #0xf10
  40572c:	mov	x0, #0x0                   	// #0
  405730:	bl	4018c0 <dcgettext@plt>
  405734:	mov	x19, x0
  405738:	b	4056d8 <ferror@plt+0x3d98>
  40573c:	stp	x29, x30, [sp, #-96]!
  405740:	mov	x29, sp
  405744:	stp	x19, x20, [sp, #16]
  405748:	stp	x21, x22, [sp, #32]
  40574c:	stp	x23, x24, [sp, #48]
  405750:	mov	x24, x0
  405754:	mov	x20, x1
  405758:	mov	x22, x2
  40575c:	mov	w2, #0x5                   	// #5
  405760:	adrp	x1, 409000 <ferror@plt+0x76c0>
  405764:	add	x1, x1, #0xf50
  405768:	mov	x0, #0x0                   	// #0
  40576c:	bl	4018c0 <dcgettext@plt>
  405770:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  405774:	ldr	x1, [x1, #632]
  405778:	bl	4018d0 <fputs_unlocked@plt>
  40577c:	ldr	x21, [x24]
  405780:	cbz	x21, 405824 <ferror@plt+0x3ee4>
  405784:	stp	x25, x26, [sp, #64]
  405788:	stp	x27, x28, [sp, #80]
  40578c:	mov	x23, #0x0                   	// #0
  405790:	mov	x19, #0x0                   	// #0
  405794:	adrp	x25, 41c000 <ferror@plt+0x1a6c0>
  405798:	adrp	x26, 409000 <ferror@plt+0x76c0>
  40579c:	add	x26, x26, #0xf68
  4057a0:	adrp	x27, 409000 <ferror@plt+0x76c0>
  4057a4:	add	x27, x27, #0xf70
  4057a8:	b	4057e0 <ferror@plt+0x3ea0>
  4057ac:	ldr	x23, [x25, #632]
  4057b0:	mov	x0, x21
  4057b4:	bl	407618 <ferror@plt+0x5cd8>
  4057b8:	mov	x3, x0
  4057bc:	mov	x2, x26
  4057c0:	mov	w1, #0x1                   	// #1
  4057c4:	mov	x0, x23
  4057c8:	bl	401800 <__fprintf_chk@plt>
  4057cc:	mov	x23, x20
  4057d0:	add	x19, x19, #0x1
  4057d4:	ldr	x21, [x24, x19, lsl #3]
  4057d8:	add	x20, x20, x22
  4057dc:	cbz	x21, 40581c <ferror@plt+0x3edc>
  4057e0:	cbz	x19, 4057ac <ferror@plt+0x3e6c>
  4057e4:	mov	x2, x22
  4057e8:	mov	x1, x20
  4057ec:	mov	x0, x23
  4057f0:	bl	4017d0 <memcmp@plt>
  4057f4:	cbnz	w0, 4057ac <ferror@plt+0x3e6c>
  4057f8:	ldr	x28, [x25, #632]
  4057fc:	mov	x0, x21
  405800:	bl	407618 <ferror@plt+0x5cd8>
  405804:	mov	x3, x0
  405808:	mov	x2, x27
  40580c:	mov	w1, #0x1                   	// #1
  405810:	mov	x0, x28
  405814:	bl	401800 <__fprintf_chk@plt>
  405818:	b	4057d0 <ferror@plt+0x3e90>
  40581c:	ldp	x25, x26, [sp, #64]
  405820:	ldp	x27, x28, [sp, #80]
  405824:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  405828:	ldr	x0, [x0, #632]
  40582c:	ldr	x1, [x0, #40]
  405830:	ldr	x2, [x0, #48]
  405834:	cmp	x1, x2
  405838:	b.cs	405860 <ferror@plt+0x3f20>  // b.hs, b.nlast
  40583c:	add	x2, x1, #0x1
  405840:	str	x2, [x0, #40]
  405844:	mov	w0, #0xa                   	// #10
  405848:	strb	w0, [x1]
  40584c:	ldp	x19, x20, [sp, #16]
  405850:	ldp	x21, x22, [sp, #32]
  405854:	ldp	x23, x24, [sp, #48]
  405858:	ldp	x29, x30, [sp], #96
  40585c:	ret
  405860:	mov	w1, #0xa                   	// #10
  405864:	bl	4017b0 <__overflow@plt>
  405868:	b	40584c <ferror@plt+0x3f0c>
  40586c:	stp	x29, x30, [sp, #-64]!
  405870:	mov	x29, sp
  405874:	stp	x19, x20, [sp, #16]
  405878:	stp	x21, x22, [sp, #32]
  40587c:	stp	x23, x24, [sp, #48]
  405880:	mov	x23, x0
  405884:	mov	x22, x1
  405888:	mov	x19, x2
  40588c:	mov	x20, x3
  405890:	mov	x21, x4
  405894:	mov	x24, x5
  405898:	mov	x3, x4
  40589c:	mov	x2, x20
  4058a0:	mov	x1, x19
  4058a4:	mov	x0, x22
  4058a8:	bl	4055a8 <ferror@plt+0x3c68>
  4058ac:	tbnz	x0, #63, 4058c4 <ferror@plt+0x3f84>
  4058b0:	ldp	x19, x20, [sp, #16]
  4058b4:	ldp	x21, x22, [sp, #32]
  4058b8:	ldp	x23, x24, [sp, #48]
  4058bc:	ldp	x29, x30, [sp], #64
  4058c0:	ret
  4058c4:	mov	x2, x0
  4058c8:	mov	x1, x22
  4058cc:	mov	x0, x23
  4058d0:	bl	4056a0 <ferror@plt+0x3d60>
  4058d4:	mov	x2, x21
  4058d8:	mov	x1, x20
  4058dc:	mov	x0, x19
  4058e0:	bl	40573c <ferror@plt+0x3dfc>
  4058e4:	blr	x24
  4058e8:	mov	x0, #0xffffffffffffffff    	// #-1
  4058ec:	b	4058b0 <ferror@plt+0x3f70>
  4058f0:	stp	x29, x30, [sp, #-64]!
  4058f4:	mov	x29, sp
  4058f8:	stp	x21, x22, [sp, #32]
  4058fc:	ldr	x22, [x1]
  405900:	cbz	x22, 405950 <ferror@plt+0x4010>
  405904:	stp	x19, x20, [sp, #16]
  405908:	str	x23, [sp, #48]
  40590c:	mov	x23, x0
  405910:	mov	x21, x3
  405914:	mov	x19, x2
  405918:	add	x20, x1, #0x8
  40591c:	mov	x2, x21
  405920:	mov	x1, x19
  405924:	mov	x0, x23
  405928:	bl	4017d0 <memcmp@plt>
  40592c:	cbz	w0, 405948 <ferror@plt+0x4008>
  405930:	ldr	x22, [x20], #8
  405934:	add	x19, x19, x21
  405938:	cbnz	x22, 40591c <ferror@plt+0x3fdc>
  40593c:	ldp	x19, x20, [sp, #16]
  405940:	ldr	x23, [sp, #48]
  405944:	b	405950 <ferror@plt+0x4010>
  405948:	ldp	x19, x20, [sp, #16]
  40594c:	ldr	x23, [sp, #48]
  405950:	mov	x0, x22
  405954:	ldp	x21, x22, [sp, #32]
  405958:	ldp	x29, x30, [sp], #64
  40595c:	ret
  405960:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  405964:	str	x0, [x1, #736]
  405968:	ret
  40596c:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  405970:	strb	w0, [x1, #744]
  405974:	ret
  405978:	stp	x29, x30, [sp, #-48]!
  40597c:	mov	x29, sp
  405980:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  405984:	ldr	x0, [x0, #656]
  405988:	bl	408d50 <ferror@plt+0x7410>
  40598c:	cbz	w0, 4059ac <ferror@plt+0x406c>
  405990:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  405994:	ldrb	w0, [x0, #744]
  405998:	cbz	w0, 4059c4 <ferror@plt+0x4084>
  40599c:	bl	401910 <__errno_location@plt>
  4059a0:	ldr	w0, [x0]
  4059a4:	cmp	w0, #0x20
  4059a8:	b.ne	4059c4 <ferror@plt+0x4084>  // b.any
  4059ac:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4059b0:	ldr	x0, [x0, #632]
  4059b4:	bl	408d50 <ferror@plt+0x7410>
  4059b8:	cbnz	w0, 405a48 <ferror@plt+0x4108>
  4059bc:	ldp	x29, x30, [sp], #48
  4059c0:	ret
  4059c4:	stp	x19, x20, [sp, #16]
  4059c8:	str	x21, [sp, #32]
  4059cc:	mov	w2, #0x5                   	// #5
  4059d0:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4059d4:	add	x1, x1, #0xf78
  4059d8:	mov	x0, #0x0                   	// #0
  4059dc:	bl	4018c0 <dcgettext@plt>
  4059e0:	mov	x19, x0
  4059e4:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4059e8:	ldr	x20, [x0, #736]
  4059ec:	cbz	x20, 405a28 <ferror@plt+0x40e8>
  4059f0:	bl	401910 <__errno_location@plt>
  4059f4:	ldr	w21, [x0]
  4059f8:	mov	x0, x20
  4059fc:	bl	407448 <ferror@plt+0x5b08>
  405a00:	mov	x4, x19
  405a04:	mov	x3, x0
  405a08:	adrp	x2, 409000 <ferror@plt+0x76c0>
  405a0c:	add	x2, x2, #0xf88
  405a10:	mov	w1, w21
  405a14:	mov	w0, #0x0                   	// #0
  405a18:	bl	401600 <error@plt>
  405a1c:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  405a20:	ldr	w0, [x0, #528]
  405a24:	bl	4015b0 <_exit@plt>
  405a28:	bl	401910 <__errno_location@plt>
  405a2c:	mov	x3, x19
  405a30:	adrp	x2, 409000 <ferror@plt+0x76c0>
  405a34:	add	x2, x2, #0x738
  405a38:	ldr	w1, [x0]
  405a3c:	mov	w0, #0x0                   	// #0
  405a40:	bl	401600 <error@plt>
  405a44:	b	405a1c <ferror@plt+0x40dc>
  405a48:	stp	x19, x20, [sp, #16]
  405a4c:	str	x21, [sp, #32]
  405a50:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  405a54:	ldr	w0, [x0, #528]
  405a58:	bl	4015b0 <_exit@plt>
  405a5c:	stp	x29, x30, [sp, #-16]!
  405a60:	mov	x29, sp
  405a64:	bl	401790 <posix_fadvise@plt>
  405a68:	ldp	x29, x30, [sp], #16
  405a6c:	ret
  405a70:	cbz	x0, 405aa4 <ferror@plt+0x4164>
  405a74:	stp	x29, x30, [sp, #-32]!
  405a78:	mov	x29, sp
  405a7c:	str	x19, [sp, #16]
  405a80:	mov	w19, w1
  405a84:	bl	401660 <fileno@plt>
  405a88:	mov	w3, w19
  405a8c:	mov	x2, #0x0                   	// #0
  405a90:	mov	x1, #0x0                   	// #0
  405a94:	bl	401790 <posix_fadvise@plt>
  405a98:	ldr	x19, [sp, #16]
  405a9c:	ldp	x29, x30, [sp], #32
  405aa0:	ret
  405aa4:	ret
  405aa8:	stp	x29, x30, [sp, #-48]!
  405aac:	mov	x29, sp
  405ab0:	stp	x19, x20, [sp, #16]
  405ab4:	mov	x20, x1
  405ab8:	bl	4016a0 <fopen@plt>
  405abc:	mov	x19, x0
  405ac0:	cbz	x0, 405ad0 <ferror@plt+0x4190>
  405ac4:	bl	401660 <fileno@plt>
  405ac8:	cmp	w0, #0x2
  405acc:	b.ls	405ae0 <ferror@plt+0x41a0>  // b.plast
  405ad0:	mov	x0, x19
  405ad4:	ldp	x19, x20, [sp, #16]
  405ad8:	ldp	x29, x30, [sp], #48
  405adc:	ret
  405ae0:	str	x21, [sp, #32]
  405ae4:	bl	407634 <ferror@plt+0x5cf4>
  405ae8:	mov	w21, w0
  405aec:	tbnz	w0, #31, 405b18 <ferror@plt+0x41d8>
  405af0:	mov	x0, x19
  405af4:	bl	408828 <ferror@plt+0x6ee8>
  405af8:	cbnz	w0, 405b3c <ferror@plt+0x41fc>
  405afc:	mov	x1, x20
  405b00:	mov	w0, w21
  405b04:	bl	401710 <fdopen@plt>
  405b08:	mov	x19, x0
  405b0c:	cbz	x0, 405b3c <ferror@plt+0x41fc>
  405b10:	ldr	x21, [sp, #32]
  405b14:	b	405ad0 <ferror@plt+0x4190>
  405b18:	bl	401910 <__errno_location@plt>
  405b1c:	mov	x20, x0
  405b20:	ldr	w21, [x0]
  405b24:	mov	x0, x19
  405b28:	bl	408828 <ferror@plt+0x6ee8>
  405b2c:	str	w21, [x20]
  405b30:	mov	x19, #0x0                   	// #0
  405b34:	ldr	x21, [sp, #32]
  405b38:	b	405ad0 <ferror@plt+0x4190>
  405b3c:	bl	401910 <__errno_location@plt>
  405b40:	mov	x19, x0
  405b44:	ldr	w20, [x0]
  405b48:	mov	w0, w21
  405b4c:	bl	401750 <close@plt>
  405b50:	str	w20, [x19]
  405b54:	mov	x19, #0x0                   	// #0
  405b58:	ldr	x21, [sp, #32]
  405b5c:	b	405ad0 <ferror@plt+0x4190>
  405b60:	stp	x29, x30, [sp, #-48]!
  405b64:	mov	x29, sp
  405b68:	cbz	x0, 405be0 <ferror@plt+0x42a0>
  405b6c:	stp	x19, x20, [sp, #16]
  405b70:	mov	x19, x0
  405b74:	mov	w1, #0x2f                  	// #47
  405b78:	bl	401760 <strrchr@plt>
  405b7c:	mov	x20, x0
  405b80:	cbz	x0, 405c14 <ferror@plt+0x42d4>
  405b84:	str	x21, [sp, #32]
  405b88:	add	x21, x0, #0x1
  405b8c:	sub	x0, x21, x19
  405b90:	cmp	x0, #0x6
  405b94:	b.le	405c08 <ferror@plt+0x42c8>
  405b98:	mov	x2, #0x7                   	// #7
  405b9c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  405ba0:	add	x1, x1, #0xfc8
  405ba4:	sub	x0, x20, #0x6
  405ba8:	bl	4016c0 <strncmp@plt>
  405bac:	cbnz	w0, 405c10 <ferror@plt+0x42d0>
  405bb0:	mov	x2, #0x3                   	// #3
  405bb4:	adrp	x1, 409000 <ferror@plt+0x76c0>
  405bb8:	add	x1, x1, #0xfd0
  405bbc:	mov	x0, x21
  405bc0:	bl	4016c0 <strncmp@plt>
  405bc4:	mov	x19, x21
  405bc8:	cbnz	w0, 405c30 <ferror@plt+0x42f0>
  405bcc:	add	x19, x20, #0x4
  405bd0:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  405bd4:	str	x19, [x0, #672]
  405bd8:	ldr	x21, [sp, #32]
  405bdc:	b	405c14 <ferror@plt+0x42d4>
  405be0:	stp	x19, x20, [sp, #16]
  405be4:	str	x21, [sp, #32]
  405be8:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  405bec:	ldr	x3, [x0, #632]
  405bf0:	mov	x2, #0x37                  	// #55
  405bf4:	mov	x1, #0x1                   	// #1
  405bf8:	adrp	x0, 409000 <ferror@plt+0x76c0>
  405bfc:	add	x0, x0, #0xf90
  405c00:	bl	401880 <fwrite@plt>
  405c04:	bl	401780 <abort@plt>
  405c08:	ldr	x21, [sp, #32]
  405c0c:	b	405c14 <ferror@plt+0x42d4>
  405c10:	ldr	x21, [sp, #32]
  405c14:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  405c18:	str	x19, [x0, #752]
  405c1c:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  405c20:	str	x19, [x0, #624]
  405c24:	ldp	x19, x20, [sp, #16]
  405c28:	ldp	x29, x30, [sp], #48
  405c2c:	ret
  405c30:	ldr	x21, [sp, #32]
  405c34:	b	405c14 <ferror@plt+0x42d4>
  405c38:	stp	xzr, xzr, [x8]
  405c3c:	stp	xzr, xzr, [x8, #16]
  405c40:	stp	xzr, xzr, [x8, #32]
  405c44:	str	xzr, [x8, #48]
  405c48:	cmp	w0, #0xa
  405c4c:	b.eq	405c58 <ferror@plt+0x4318>  // b.none
  405c50:	str	w0, [x8]
  405c54:	ret
  405c58:	stp	x29, x30, [sp, #-16]!
  405c5c:	mov	x29, sp
  405c60:	bl	401780 <abort@plt>
  405c64:	stp	x29, x30, [sp, #-48]!
  405c68:	mov	x29, sp
  405c6c:	stp	x19, x20, [sp, #16]
  405c70:	str	x21, [sp, #32]
  405c74:	mov	x20, x0
  405c78:	mov	w21, w1
  405c7c:	mov	w2, #0x5                   	// #5
  405c80:	mov	x1, x0
  405c84:	mov	x0, #0x0                   	// #0
  405c88:	bl	4018c0 <dcgettext@plt>
  405c8c:	mov	x19, x0
  405c90:	cmp	x20, x0
  405c94:	b.eq	405cac <ferror@plt+0x436c>  // b.none
  405c98:	mov	x0, x19
  405c9c:	ldp	x19, x20, [sp, #16]
  405ca0:	ldr	x21, [sp, #32]
  405ca4:	ldp	x29, x30, [sp], #48
  405ca8:	ret
  405cac:	bl	408e30 <ferror@plt+0x74f0>
  405cb0:	ldrb	w1, [x0]
  405cb4:	and	w1, w1, #0xffffffdf
  405cb8:	cmp	w1, #0x55
  405cbc:	b.ne	405d3c <ferror@plt+0x43fc>  // b.any
  405cc0:	ldrb	w1, [x0, #1]
  405cc4:	and	w1, w1, #0xffffffdf
  405cc8:	cmp	w1, #0x54
  405ccc:	b.ne	405d00 <ferror@plt+0x43c0>  // b.any
  405cd0:	ldrb	w1, [x0, #2]
  405cd4:	and	w1, w1, #0xffffffdf
  405cd8:	cmp	w1, #0x46
  405cdc:	b.ne	405d00 <ferror@plt+0x43c0>  // b.any
  405ce0:	ldrb	w1, [x0, #3]
  405ce4:	cmp	w1, #0x2d
  405ce8:	b.ne	405d00 <ferror@plt+0x43c0>  // b.any
  405cec:	ldrb	w1, [x0, #4]
  405cf0:	cmp	w1, #0x38
  405cf4:	b.ne	405d00 <ferror@plt+0x43c0>  // b.any
  405cf8:	ldrb	w0, [x0, #5]
  405cfc:	cbz	w0, 405d1c <ferror@plt+0x43dc>
  405d00:	adrp	x19, 40a000 <ferror@plt+0x86c0>
  405d04:	add	x0, x19, #0x0
  405d08:	adrp	x19, 409000 <ferror@plt+0x76c0>
  405d0c:	add	x19, x19, #0xfd8
  405d10:	cmp	w21, #0x9
  405d14:	csel	x19, x19, x0, eq  // eq = none
  405d18:	b	405c98 <ferror@plt+0x4358>
  405d1c:	ldrb	w1, [x19]
  405d20:	adrp	x19, 409000 <ferror@plt+0x76c0>
  405d24:	add	x0, x19, #0xfe0
  405d28:	adrp	x19, 409000 <ferror@plt+0x76c0>
  405d2c:	add	x19, x19, #0xff8
  405d30:	cmp	w1, #0x60
  405d34:	csel	x19, x19, x0, eq  // eq = none
  405d38:	b	405c98 <ferror@plt+0x4358>
  405d3c:	cmp	w1, #0x47
  405d40:	b.ne	405d00 <ferror@plt+0x43c0>  // b.any
  405d44:	ldrb	w1, [x0, #1]
  405d48:	and	w1, w1, #0xffffffdf
  405d4c:	cmp	w1, #0x42
  405d50:	b.ne	405d00 <ferror@plt+0x43c0>  // b.any
  405d54:	ldrb	w1, [x0, #2]
  405d58:	cmp	w1, #0x31
  405d5c:	b.ne	405d00 <ferror@plt+0x43c0>  // b.any
  405d60:	ldrb	w1, [x0, #3]
  405d64:	cmp	w1, #0x38
  405d68:	b.ne	405d00 <ferror@plt+0x43c0>  // b.any
  405d6c:	ldrb	w1, [x0, #4]
  405d70:	cmp	w1, #0x30
  405d74:	b.ne	405d00 <ferror@plt+0x43c0>  // b.any
  405d78:	ldrb	w1, [x0, #5]
  405d7c:	cmp	w1, #0x33
  405d80:	b.ne	405d00 <ferror@plt+0x43c0>  // b.any
  405d84:	ldrb	w1, [x0, #6]
  405d88:	cmp	w1, #0x30
  405d8c:	b.ne	405d00 <ferror@plt+0x43c0>  // b.any
  405d90:	ldrb	w0, [x0, #7]
  405d94:	cbnz	w0, 405d00 <ferror@plt+0x43c0>
  405d98:	ldrb	w1, [x19]
  405d9c:	adrp	x19, 409000 <ferror@plt+0x76c0>
  405da0:	add	x0, x19, #0xfe8
  405da4:	adrp	x19, 409000 <ferror@plt+0x76c0>
  405da8:	add	x19, x19, #0xff0
  405dac:	cmp	w1, #0x60
  405db0:	csel	x19, x19, x0, eq  // eq = none
  405db4:	b	405c98 <ferror@plt+0x4358>
  405db8:	sub	sp, sp, #0xf0
  405dbc:	stp	x29, x30, [sp, #16]
  405dc0:	add	x29, sp, #0x10
  405dc4:	stp	x19, x20, [sp, #32]
  405dc8:	stp	x21, x22, [sp, #48]
  405dcc:	stp	x23, x24, [sp, #64]
  405dd0:	stp	x25, x26, [sp, #80]
  405dd4:	stp	x27, x28, [sp, #96]
  405dd8:	mov	x28, x0
  405ddc:	mov	x26, x1
  405de0:	str	x2, [sp, #136]
  405de4:	mov	x24, x3
  405de8:	mov	w25, w4
  405dec:	mov	w19, w5
  405df0:	str	w5, [sp, #184]
  405df4:	str	x6, [sp, #152]
  405df8:	str	x7, [sp, #200]
  405dfc:	bl	401860 <__ctype_get_mb_cur_max@plt>
  405e00:	str	x0, [sp, #168]
  405e04:	mov	x0, x19
  405e08:	ubfx	x0, x0, #1, #1
  405e0c:	str	x0, [sp, #112]
  405e10:	mov	w0, #0x1                   	// #1
  405e14:	str	w0, [sp, #128]
  405e18:	str	wzr, [sp, #180]
  405e1c:	str	wzr, [sp, #124]
  405e20:	str	wzr, [sp, #132]
  405e24:	str	xzr, [sp, #144]
  405e28:	str	xzr, [sp, #160]
  405e2c:	str	xzr, [sp, #192]
  405e30:	mov	w23, w25
  405e34:	mov	x25, x24
  405e38:	cmp	w23, #0x4
  405e3c:	b.eq	405fac <ferror@plt+0x466c>  // b.none
  405e40:	b.ls	405e90 <ferror@plt+0x4550>  // b.plast
  405e44:	cmp	w23, #0x7
  405e48:	b.eq	40601c <ferror@plt+0x46dc>  // b.none
  405e4c:	b.ls	405edc <ferror@plt+0x459c>  // b.plast
  405e50:	sub	w0, w23, #0x8
  405e54:	cmp	w0, #0x2
  405e58:	b.hi	40600c <ferror@plt+0x46cc>  // b.pmore
  405e5c:	cmp	w23, #0xa
  405e60:	b.ne	405f50 <ferror@plt+0x4610>  // b.any
  405e64:	mov	x27, #0x0                   	// #0
  405e68:	ldr	w0, [sp, #112]
  405e6c:	cbz	w0, 405f7c <ferror@plt+0x463c>
  405e70:	ldr	x0, [sp, #240]
  405e74:	bl	4015e0 <strlen@plt>
  405e78:	str	x0, [sp, #144]
  405e7c:	ldr	x0, [sp, #240]
  405e80:	str	x0, [sp, #160]
  405e84:	mov	w0, #0x1                   	// #1
  405e88:	str	w0, [sp, #132]
  405e8c:	b	405f14 <ferror@plt+0x45d4>
  405e90:	cmp	w23, #0x2
  405e94:	b.eq	405fe8 <ferror@plt+0x46a8>  // b.none
  405e98:	b.ls	405ea8 <ferror@plt+0x4568>  // b.plast
  405e9c:	mov	w0, #0x1                   	// #1
  405ea0:	str	w0, [sp, #132]
  405ea4:	b	405eb4 <ferror@plt+0x4574>
  405ea8:	cbz	w23, 406010 <ferror@plt+0x46d0>
  405eac:	cmp	w23, #0x1
  405eb0:	b.ne	40600c <ferror@plt+0x46cc>  // b.any
  405eb4:	mov	w0, #0x1                   	// #1
  405eb8:	str	w0, [sp, #112]
  405ebc:	mov	x0, #0x1                   	// #1
  405ec0:	str	x0, [sp, #144]
  405ec4:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  405ec8:	add	x0, x0, #0x0
  405ecc:	str	x0, [sp, #160]
  405ed0:	mov	x27, #0x0                   	// #0
  405ed4:	mov	w23, #0x2                   	// #2
  405ed8:	b	405f14 <ferror@plt+0x45d4>
  405edc:	cmp	w23, #0x5
  405ee0:	b.eq	405f1c <ferror@plt+0x45dc>  // b.none
  405ee4:	cmp	w23, #0x6
  405ee8:	b.ne	40600c <ferror@plt+0x46cc>  // b.any
  405eec:	mov	w0, #0x1                   	// #1
  405ef0:	str	w0, [sp, #112]
  405ef4:	str	w0, [sp, #132]
  405ef8:	mov	x0, #0x1                   	// #1
  405efc:	str	x0, [sp, #144]
  405f00:	adrp	x0, 409000 <ferror@plt+0x76c0>
  405f04:	add	x0, x0, #0xfd8
  405f08:	str	x0, [sp, #160]
  405f0c:	mov	x27, #0x0                   	// #0
  405f10:	mov	w23, #0x5                   	// #5
  405f14:	mov	x24, #0x0                   	// #0
  405f18:	b	406a08 <ferror@plt+0x50c8>
  405f1c:	ldr	w0, [sp, #112]
  405f20:	cbnz	w0, 406030 <ferror@plt+0x46f0>
  405f24:	cbz	x26, 406054 <ferror@plt+0x4714>
  405f28:	mov	w0, #0x22                  	// #34
  405f2c:	strb	w0, [x28]
  405f30:	mov	w0, #0x1                   	// #1
  405f34:	str	w0, [sp, #132]
  405f38:	mov	x27, #0x1                   	// #1
  405f3c:	str	x27, [sp, #144]
  405f40:	adrp	x0, 409000 <ferror@plt+0x76c0>
  405f44:	add	x0, x0, #0xfd8
  405f48:	str	x0, [sp, #160]
  405f4c:	b	405f14 <ferror@plt+0x45d4>
  405f50:	mov	w1, w23
  405f54:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  405f58:	add	x0, x0, #0x8
  405f5c:	bl	405c64 <ferror@plt+0x4324>
  405f60:	str	x0, [sp, #200]
  405f64:	mov	w1, w23
  405f68:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  405f6c:	add	x0, x0, #0x0
  405f70:	bl	405c64 <ferror@plt+0x4324>
  405f74:	str	x0, [sp, #240]
  405f78:	b	405e64 <ferror@plt+0x4524>
  405f7c:	ldr	x1, [sp, #200]
  405f80:	ldrb	w0, [x1]
  405f84:	cbnz	w0, 405f9c <ferror@plt+0x465c>
  405f88:	mov	x27, #0x0                   	// #0
  405f8c:	b	405e70 <ferror@plt+0x4530>
  405f90:	add	x27, x27, #0x1
  405f94:	ldrb	w0, [x1, x27]
  405f98:	cbz	w0, 405e70 <ferror@plt+0x4530>
  405f9c:	cmp	x26, x27
  405fa0:	b.ls	405f90 <ferror@plt+0x4650>  // b.plast
  405fa4:	strb	w0, [x28, x27]
  405fa8:	b	405f90 <ferror@plt+0x4650>
  405fac:	ldr	w0, [sp, #112]
  405fb0:	cbnz	w0, 405eb4 <ferror@plt+0x4574>
  405fb4:	mov	w0, #0x1                   	// #1
  405fb8:	str	w0, [sp, #132]
  405fbc:	cbz	x26, 406074 <ferror@plt+0x4734>
  405fc0:	mov	w0, #0x27                  	// #39
  405fc4:	strb	w0, [x28]
  405fc8:	str	wzr, [sp, #112]
  405fcc:	mov	x27, #0x1                   	// #1
  405fd0:	str	x27, [sp, #144]
  405fd4:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  405fd8:	add	x0, x0, #0x0
  405fdc:	str	x0, [sp, #160]
  405fe0:	mov	w23, #0x2                   	// #2
  405fe4:	b	405f14 <ferror@plt+0x45d4>
  405fe8:	ldr	w0, [sp, #112]
  405fec:	cbz	w0, 405fbc <ferror@plt+0x467c>
  405ff0:	mov	x0, #0x1                   	// #1
  405ff4:	str	x0, [sp, #144]
  405ff8:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  405ffc:	add	x0, x0, #0x0
  406000:	str	x0, [sp, #160]
  406004:	mov	x27, #0x0                   	// #0
  406008:	b	405f14 <ferror@plt+0x45d4>
  40600c:	bl	401780 <abort@plt>
  406010:	str	wzr, [sp, #112]
  406014:	mov	x27, #0x0                   	// #0
  406018:	b	405f14 <ferror@plt+0x45d4>
  40601c:	str	wzr, [sp, #112]
  406020:	mov	w0, #0x1                   	// #1
  406024:	str	w0, [sp, #132]
  406028:	mov	x27, #0x0                   	// #0
  40602c:	b	405f14 <ferror@plt+0x45d4>
  406030:	ldr	w0, [sp, #112]
  406034:	str	w0, [sp, #132]
  406038:	mov	x0, #0x1                   	// #1
  40603c:	str	x0, [sp, #144]
  406040:	adrp	x0, 409000 <ferror@plt+0x76c0>
  406044:	add	x0, x0, #0xfd8
  406048:	str	x0, [sp, #160]
  40604c:	mov	x27, #0x0                   	// #0
  406050:	b	405f14 <ferror@plt+0x45d4>
  406054:	mov	w0, #0x1                   	// #1
  406058:	str	w0, [sp, #132]
  40605c:	mov	x27, #0x1                   	// #1
  406060:	str	x27, [sp, #144]
  406064:	adrp	x0, 409000 <ferror@plt+0x76c0>
  406068:	add	x0, x0, #0xfd8
  40606c:	str	x0, [sp, #160]
  406070:	b	405f14 <ferror@plt+0x45d4>
  406074:	str	wzr, [sp, #112]
  406078:	mov	x27, #0x1                   	// #1
  40607c:	str	x27, [sp, #144]
  406080:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  406084:	add	x0, x0, #0x0
  406088:	str	x0, [sp, #160]
  40608c:	mov	w23, #0x2                   	// #2
  406090:	b	405f14 <ferror@plt+0x45d4>
  406094:	ldr	x0, [sp, #144]
  406098:	add	x20, x24, x0
  40609c:	cmp	x0, #0x1
  4060a0:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  4060a4:	b.ne	4060b4 <ferror@plt+0x4774>  // b.any
  4060a8:	ldr	x0, [sp, #136]
  4060ac:	bl	4015e0 <strlen@plt>
  4060b0:	mov	x25, x0
  4060b4:	cmp	x20, x25
  4060b8:	b.hi	406ce4 <ferror@plt+0x53a4>  // b.pmore
  4060bc:	ldr	x0, [sp, #136]
  4060c0:	add	x20, x0, x24
  4060c4:	ldr	x2, [sp, #144]
  4060c8:	ldr	x1, [sp, #160]
  4060cc:	mov	x0, x20
  4060d0:	bl	4017d0 <memcmp@plt>
  4060d4:	cbnz	w0, 406ce4 <ferror@plt+0x53a4>
  4060d8:	ldr	w0, [sp, #112]
  4060dc:	cbnz	w0, 406104 <ferror@plt+0x47c4>
  4060e0:	ldrb	w20, [x20]
  4060e4:	cmp	w20, #0x7e
  4060e8:	b.hi	4065d0 <ferror@plt+0x4c90>  // b.pmore
  4060ec:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  4060f0:	add	x0, x0, #0x80
  4060f4:	ldrh	w0, [x0, w20, uxtw #1]
  4060f8:	adr	x1, 406104 <ferror@plt+0x47c4>
  4060fc:	add	x0, x1, w0, sxth #2
  406100:	br	x0
  406104:	mov	x24, x25
  406108:	mov	w25, w23
  40610c:	b	406c6c <ferror@plt+0x532c>
  406110:	ldr	w0, [sp, #132]
  406114:	cbnz	w0, 406130 <ferror@plt+0x47f0>
  406118:	ldr	x0, [sp, #184]
  40611c:	tbnz	w0, #0, 406a04 <ferror@plt+0x50c4>
  406120:	ldr	w0, [sp, #132]
  406124:	mov	w22, w0
  406128:	mov	w19, w0
  40612c:	b	406944 <ferror@plt+0x5004>
  406130:	ldr	w0, [sp, #112]
  406134:	cbnz	w0, 406c20 <ferror@plt+0x52e0>
  406138:	mov	w22, w0
  40613c:	cmp	w23, #0x2
  406140:	cset	w1, eq  // eq = none
  406144:	ldr	w0, [sp, #124]
  406148:	eor	w0, w0, #0x1
  40614c:	ands	w0, w1, w0
  406150:	b.eq	4061b4 <ferror@plt+0x4874>  // b.none
  406154:	cmp	x26, x27
  406158:	b.ls	406164 <ferror@plt+0x4824>  // b.plast
  40615c:	mov	w1, #0x27                  	// #39
  406160:	strb	w1, [x28, x27]
  406164:	add	x1, x27, #0x1
  406168:	cmp	x26, x1
  40616c:	b.ls	406178 <ferror@plt+0x4838>  // b.plast
  406170:	mov	w2, #0x24                  	// #36
  406174:	strb	w2, [x28, x1]
  406178:	add	x1, x27, #0x2
  40617c:	cmp	x26, x1
  406180:	b.ls	40618c <ferror@plt+0x484c>  // b.plast
  406184:	mov	w2, #0x27                  	// #39
  406188:	strb	w2, [x28, x1]
  40618c:	add	x1, x27, #0x3
  406190:	cmp	x26, x1
  406194:	b.ls	406cd0 <ferror@plt+0x5390>  // b.plast
  406198:	mov	w2, #0x5c                  	// #92
  40619c:	strb	w2, [x28, x1]
  4061a0:	add	x27, x27, #0x4
  4061a4:	str	w0, [sp, #124]
  4061a8:	mov	w19, #0x0                   	// #0
  4061ac:	mov	w20, #0x30                  	// #48
  4061b0:	b	40696c <ferror@plt+0x502c>
  4061b4:	cmp	x26, x27
  4061b8:	b.hi	4061d8 <ferror@plt+0x4898>  // b.pmore
  4061bc:	add	x2, x27, #0x1
  4061c0:	cbnz	w21, 4061e8 <ferror@plt+0x48a8>
  4061c4:	mov	w0, w19
  4061c8:	mov	w19, w21
  4061cc:	mov	x27, x2
  4061d0:	mov	w20, #0x30                  	// #48
  4061d4:	b	406944 <ferror@plt+0x5004>
  4061d8:	mov	w1, #0x5c                  	// #92
  4061dc:	strb	w1, [x28, x27]
  4061e0:	add	x2, x27, #0x1
  4061e4:	cbz	w21, 406224 <ferror@plt+0x48e4>
  4061e8:	add	x1, x24, #0x1
  4061ec:	cmp	x1, x25
  4061f0:	b.cs	40620c <ferror@plt+0x48cc>  // b.hs, b.nlast
  4061f4:	ldr	x3, [sp, #136]
  4061f8:	ldrb	w1, [x3, x1]
  4061fc:	sub	w1, w1, #0x30
  406200:	and	w1, w1, #0xff
  406204:	cmp	w1, #0x9
  406208:	b.ls	406238 <ferror@plt+0x48f8>  // b.plast
  40620c:	mov	w1, w0
  406210:	mov	w0, w19
  406214:	mov	w19, w1
  406218:	mov	x27, x2
  40621c:	mov	w20, #0x30                  	// #48
  406220:	b	406954 <ferror@plt+0x5014>
  406224:	mov	w0, w19
  406228:	mov	w19, w21
  40622c:	mov	x27, x2
  406230:	mov	w20, #0x30                  	// #48
  406234:	b	40696c <ferror@plt+0x502c>
  406238:	cmp	x26, x2
  40623c:	b.ls	406248 <ferror@plt+0x4908>  // b.plast
  406240:	mov	w1, #0x30                  	// #48
  406244:	strb	w1, [x28, x2]
  406248:	add	x1, x27, #0x2
  40624c:	cmp	x26, x1
  406250:	b.ls	40625c <ferror@plt+0x491c>  // b.plast
  406254:	mov	w2, #0x30                  	// #48
  406258:	strb	w2, [x28, x1]
  40625c:	add	x2, x27, #0x3
  406260:	b	40620c <ferror@plt+0x48cc>
  406264:	mov	w22, #0x0                   	// #0
  406268:	cmp	w23, #0x2
  40626c:	b.eq	406288 <ferror@plt+0x4948>  // b.none
  406270:	cmp	w23, #0x5
  406274:	b.eq	40629c <ferror@plt+0x495c>  // b.none
  406278:	mov	w19, #0x0                   	// #0
  40627c:	mov	w0, #0x0                   	// #0
  406280:	mov	w20, #0x3f                  	// #63
  406284:	b	406944 <ferror@plt+0x5004>
  406288:	ldr	w0, [sp, #112]
  40628c:	cbnz	w0, 406c2c <ferror@plt+0x52ec>
  406290:	mov	w19, w0
  406294:	mov	w20, #0x3f                  	// #63
  406298:	b	4065b8 <ferror@plt+0x4c78>
  40629c:	ldr	x0, [sp, #184]
  4062a0:	tbz	w0, #2, 406a6c <ferror@plt+0x512c>
  4062a4:	add	x4, x24, #0x2
  4062a8:	cmp	x4, x25
  4062ac:	b.cs	406a7c <ferror@plt+0x513c>  // b.hs, b.nlast
  4062b0:	ldr	x0, [sp, #136]
  4062b4:	add	x0, x0, x24
  4062b8:	ldrb	w20, [x0, #1]
  4062bc:	cmp	w20, #0x3f
  4062c0:	b.eq	4062d4 <ferror@plt+0x4994>  // b.none
  4062c4:	mov	w19, #0x0                   	// #0
  4062c8:	mov	w0, #0x0                   	// #0
  4062cc:	mov	w20, #0x3f                  	// #63
  4062d0:	b	406944 <ferror@plt+0x5004>
  4062d4:	ldr	x0, [sp, #136]
  4062d8:	ldrb	w3, [x0, x4]
  4062dc:	cmp	w3, #0x3e
  4062e0:	b.hi	406a8c <ferror@plt+0x514c>  // b.pmore
  4062e4:	mov	x1, #0x1                   	// #1
  4062e8:	lsl	x1, x1, x3
  4062ec:	mov	w19, #0x0                   	// #0
  4062f0:	mov	w0, #0x0                   	// #0
  4062f4:	mov	x2, #0xa38200000000        	// #179778741075968
  4062f8:	movk	x2, #0x7000, lsl #48
  4062fc:	tst	x1, x2
  406300:	b.eq	406944 <ferror@plt+0x5004>  // b.none
  406304:	ldr	w0, [sp, #112]
  406308:	cbnz	w0, 406cc4 <ferror@plt+0x5384>
  40630c:	cmp	x26, x27
  406310:	b.ls	40631c <ferror@plt+0x49dc>  // b.plast
  406314:	mov	w0, #0x3f                  	// #63
  406318:	strb	w0, [x28, x27]
  40631c:	add	x0, x27, #0x1
  406320:	cmp	x26, x0
  406324:	b.ls	406330 <ferror@plt+0x49f0>  // b.plast
  406328:	mov	w1, #0x22                  	// #34
  40632c:	strb	w1, [x28, x0]
  406330:	add	x0, x27, #0x2
  406334:	cmp	x26, x0
  406338:	b.ls	406344 <ferror@plt+0x4a04>  // b.plast
  40633c:	mov	w1, #0x22                  	// #34
  406340:	strb	w1, [x28, x0]
  406344:	add	x0, x27, #0x3
  406348:	cmp	x26, x0
  40634c:	b.ls	406358 <ferror@plt+0x4a18>  // b.plast
  406350:	mov	w1, #0x3f                  	// #63
  406354:	strb	w1, [x28, x0]
  406358:	add	x27, x27, #0x4
  40635c:	ldr	w0, [sp, #112]
  406360:	mov	w19, w0
  406364:	mov	w20, w3
  406368:	mov	x24, x4
  40636c:	b	406944 <ferror@plt+0x5004>
  406370:	mov	w22, #0x0                   	// #0
  406374:	mov	w20, #0x8                   	// #8
  406378:	mov	w0, #0x62                  	// #98
  40637c:	b	4063ac <ferror@plt+0x4a6c>
  406380:	mov	w22, #0x0                   	// #0
  406384:	mov	w20, #0xc                   	// #12
  406388:	mov	w0, #0x66                  	// #102
  40638c:	b	4063ac <ferror@plt+0x4a6c>
  406390:	mov	w22, #0x0                   	// #0
  406394:	mov	w20, #0xd                   	// #13
  406398:	mov	w0, #0x72                  	// #114
  40639c:	ldr	w1, [sp, #112]
  4063a0:	cmp	w1, #0x0
  4063a4:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  4063a8:	b.eq	406484 <ferror@plt+0x4b44>  // b.none
  4063ac:	ldr	w1, [sp, #132]
  4063b0:	cbnz	w1, 406ac0 <ferror@plt+0x5180>
  4063b4:	mov	w19, w1
  4063b8:	mov	w0, w1
  4063bc:	b	406944 <ferror@plt+0x5004>
  4063c0:	mov	w22, #0x0                   	// #0
  4063c4:	mov	w20, #0x9                   	// #9
  4063c8:	mov	w0, #0x74                  	// #116
  4063cc:	b	40639c <ferror@plt+0x4a5c>
  4063d0:	mov	w22, #0x0                   	// #0
  4063d4:	mov	w20, #0xb                   	// #11
  4063d8:	mov	w0, #0x76                  	// #118
  4063dc:	b	4063ac <ferror@plt+0x4a6c>
  4063e0:	mov	w22, #0x0                   	// #0
  4063e4:	cmp	w23, #0x2
  4063e8:	b.eq	406414 <ferror@plt+0x4ad4>  // b.none
  4063ec:	ldr	w0, [sp, #132]
  4063f0:	cmp	w0, #0x0
  4063f4:	ldr	w0, [sp, #112]
  4063f8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4063fc:	ldr	w0, [sp, #176]
  406400:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406404:	b.ne	406ad8 <ferror@plt+0x5198>  // b.any
  406408:	mov	w20, #0x5c                  	// #92
  40640c:	mov	w0, w20
  406410:	b	4063ac <ferror@plt+0x4a6c>
  406414:	ldr	w0, [sp, #112]
  406418:	cbnz	w0, 406c38 <ferror@plt+0x52f8>
  40641c:	mov	w19, w0
  406420:	mov	w20, #0x5c                  	// #92
  406424:	eor	w0, w0, #0x1
  406428:	ldr	w1, [sp, #124]
  40642c:	and	w0, w1, w0
  406430:	tst	w0, #0xff
  406434:	b.eq	4069e4 <ferror@plt+0x50a4>  // b.none
  406438:	cmp	x26, x27
  40643c:	b.ls	406448 <ferror@plt+0x4b08>  // b.plast
  406440:	mov	w0, #0x27                  	// #39
  406444:	strb	w0, [x28, x27]
  406448:	add	x0, x27, #0x1
  40644c:	cmp	x26, x0
  406450:	b.ls	40645c <ferror@plt+0x4b1c>  // b.plast
  406454:	mov	w1, #0x27                  	// #39
  406458:	strb	w1, [x28, x0]
  40645c:	add	x27, x27, #0x2
  406460:	str	wzr, [sp, #124]
  406464:	b	4069e4 <ferror@plt+0x50a4>
  406468:	mov	w0, #0x6e                  	// #110
  40646c:	b	40639c <ferror@plt+0x4a5c>
  406470:	mov	w0, #0x6e                  	// #110
  406474:	b	40639c <ferror@plt+0x4a5c>
  406478:	mov	w22, #0x0                   	// #0
  40647c:	mov	w0, #0x6e                  	// #110
  406480:	b	40639c <ferror@plt+0x4a5c>
  406484:	mov	x24, x25
  406488:	mov	w25, #0x2                   	// #2
  40648c:	b	406c58 <ferror@plt+0x5318>
  406490:	mov	w0, #0x61                  	// #97
  406494:	b	4063ac <ferror@plt+0x4a6c>
  406498:	mov	w0, #0x61                  	// #97
  40649c:	b	4063ac <ferror@plt+0x4a6c>
  4064a0:	mov	w22, #0x0                   	// #0
  4064a4:	cmp	x25, #0x1
  4064a8:	cset	w0, ne  // ne = any
  4064ac:	cmn	x25, #0x1
  4064b0:	b.eq	4064c8 <ferror@plt+0x4b88>  // b.none
  4064b4:	cbnz	w0, 406a98 <ferror@plt+0x5158>
  4064b8:	cbz	x24, 4064f0 <ferror@plt+0x4bb0>
  4064bc:	mov	w19, #0x0                   	// #0
  4064c0:	mov	w0, #0x0                   	// #0
  4064c4:	b	406944 <ferror@plt+0x5004>
  4064c8:	ldr	x0, [sp, #136]
  4064cc:	ldrb	w0, [x0, #1]
  4064d0:	cmp	w0, #0x0
  4064d4:	cset	w0, ne  // ne = any
  4064d8:	b	4064b4 <ferror@plt+0x4b74>
  4064dc:	mov	w22, #0x0                   	// #0
  4064e0:	b	4064b8 <ferror@plt+0x4b78>
  4064e4:	mov	w22, #0x0                   	// #0
  4064e8:	b	4064f0 <ferror@plt+0x4bb0>
  4064ec:	mov	w19, w22
  4064f0:	cmp	w23, #0x2
  4064f4:	cset	w0, eq  // eq = none
  4064f8:	ldr	w1, [sp, #112]
  4064fc:	ands	w0, w1, w0
  406500:	b.eq	406944 <ferror@plt+0x5004>  // b.none
  406504:	mov	x24, x25
  406508:	mov	w25, #0x2                   	// #2
  40650c:	b	406c58 <ferror@plt+0x5318>
  406510:	ldr	w19, [sp, #112]
  406514:	b	4064f0 <ferror@plt+0x4bb0>
  406518:	mov	w22, #0x0                   	// #0
  40651c:	mov	w19, #0x0                   	// #0
  406520:	b	4064f0 <ferror@plt+0x4bb0>
  406524:	mov	w22, #0x0                   	// #0
  406528:	cmp	w23, #0x2
  40652c:	b.eq	406540 <ferror@plt+0x4c00>  // b.none
  406530:	str	w19, [sp, #180]
  406534:	mov	w0, #0x0                   	// #0
  406538:	mov	w20, #0x27                  	// #39
  40653c:	b	406944 <ferror@plt+0x5004>
  406540:	ldr	w0, [sp, #112]
  406544:	cbnz	w0, 406c44 <ferror@plt+0x5304>
  406548:	cmp	x26, #0x0
  40654c:	mov	x0, #0x0                   	// #0
  406550:	ldr	x1, [sp, #192]
  406554:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  406558:	b.eq	406588 <ferror@plt+0x4c48>  // b.none
  40655c:	cmp	x26, x27
  406560:	b.ls	40656c <ferror@plt+0x4c2c>  // b.plast
  406564:	mov	w0, #0x27                  	// #39
  406568:	strb	w0, [x28, x27]
  40656c:	add	x0, x27, #0x1
  406570:	cmp	x26, x0
  406574:	b.ls	4065c0 <ferror@plt+0x4c80>  // b.plast
  406578:	mov	w1, #0x5c                  	// #92
  40657c:	strb	w1, [x28, x0]
  406580:	mov	x0, x26
  406584:	ldr	x26, [sp, #192]
  406588:	add	x1, x27, #0x2
  40658c:	cmp	x1, x0
  406590:	b.cs	40659c <ferror@plt+0x4c5c>  // b.hs, b.nlast
  406594:	mov	w2, #0x27                  	// #39
  406598:	strb	w2, [x28, x1]
  40659c:	add	x27, x27, #0x3
  4065a0:	str	w19, [sp, #180]
  4065a4:	ldr	w1, [sp, #112]
  4065a8:	str	w1, [sp, #124]
  4065ac:	str	x26, [sp, #192]
  4065b0:	mov	x26, x0
  4065b4:	mov	w20, #0x27                  	// #39
  4065b8:	mov	w0, #0x0                   	// #0
  4065bc:	b	40696c <ferror@plt+0x502c>
  4065c0:	mov	x0, x26
  4065c4:	ldr	x26, [sp, #192]
  4065c8:	b	406588 <ferror@plt+0x4c48>
  4065cc:	mov	w22, #0x0                   	// #0
  4065d0:	ldr	x0, [sp, #168]
  4065d4:	cmp	x0, #0x1
  4065d8:	b.ne	406614 <ferror@plt+0x4cd4>  // b.any
  4065dc:	bl	401820 <__ctype_b_loc@plt>
  4065e0:	and	x1, x20, #0xff
  4065e4:	ldr	x0, [x0]
  4065e8:	ldrh	w19, [x0, x1, lsl #1]
  4065ec:	ubfx	x19, x19, #14, #1
  4065f0:	ldr	x0, [sp, #168]
  4065f4:	mov	x2, x0
  4065f8:	eor	w0, w19, #0x1
  4065fc:	ldr	w1, [sp, #132]
  406600:	and	w0, w1, w0
  406604:	ands	w0, w0, #0xff
  406608:	b.eq	406944 <ferror@plt+0x5004>  // b.none
  40660c:	mov	w19, #0x0                   	// #0
  406610:	b	4067c0 <ferror@plt+0x4e80>
  406614:	str	xzr, [sp, #232]
  406618:	cmn	x25, #0x1
  40661c:	b.eq	406640 <ferror@plt+0x4d00>  // b.none
  406620:	mov	x0, #0x0                   	// #0
  406624:	str	w21, [sp, #176]
  406628:	str	w20, [sp, #208]
  40662c:	str	w22, [sp, #212]
  406630:	mov	x22, x0
  406634:	str	x27, [sp, #216]
  406638:	ldr	w27, [sp, #112]
  40663c:	b	406710 <ferror@plt+0x4dd0>
  406640:	ldr	x0, [sp, #136]
  406644:	bl	4015e0 <strlen@plt>
  406648:	mov	x25, x0
  40664c:	b	406620 <ferror@plt+0x4ce0>
  406650:	ldr	w20, [sp, #208]
  406654:	mov	x2, x22
  406658:	mov	x0, x21
  40665c:	ldr	w21, [sp, #176]
  406660:	ldr	w22, [sp, #212]
  406664:	ldr	x27, [sp, #216]
  406668:	mov	w19, #0x0                   	// #0
  40666c:	cmp	x0, x25
  406670:	b.cs	4067b8 <ferror@plt+0x4e78>  // b.hs, b.nlast
  406674:	mov	x1, x2
  406678:	ldr	x2, [sp, #136]
  40667c:	ldrb	w0, [x2, x0]
  406680:	cbz	w0, 4066a0 <ferror@plt+0x4d60>
  406684:	add	x1, x1, #0x1
  406688:	add	x0, x24, x1
  40668c:	cmp	x25, x0
  406690:	b.hi	40667c <ferror@plt+0x4d3c>  // b.pmore
  406694:	mov	x2, x1
  406698:	mov	w19, #0x0                   	// #0
  40669c:	b	4067b8 <ferror@plt+0x4e78>
  4066a0:	mov	x2, x1
  4066a4:	mov	w19, #0x0                   	// #0
  4066a8:	b	4067b8 <ferror@plt+0x4e78>
  4066ac:	add	x1, x1, #0x1
  4066b0:	cmp	x1, x21
  4066b4:	b.eq	4066f0 <ferror@plt+0x4db0>  // b.none
  4066b8:	ldrb	w0, [x1]
  4066bc:	sub	w0, w0, #0x5b
  4066c0:	and	w0, w0, #0xff
  4066c4:	cmp	w0, #0x21
  4066c8:	b.hi	4066ac <ferror@plt+0x4d6c>  // b.pmore
  4066cc:	mov	x2, #0x1                   	// #1
  4066d0:	lsl	x0, x2, x0
  4066d4:	mov	x2, #0x2b                  	// #43
  4066d8:	movk	x2, #0x2, lsl #32
  4066dc:	tst	x0, x2
  4066e0:	b.eq	4066ac <ferror@plt+0x4d6c>  // b.none
  4066e4:	mov	x24, x25
  4066e8:	mov	w25, #0x2                   	// #2
  4066ec:	b	406c58 <ferror@plt+0x5318>
  4066f0:	ldr	w0, [sp, #228]
  4066f4:	bl	4018f0 <iswprint@plt>
  4066f8:	cmp	w0, #0x0
  4066fc:	csel	w19, w19, wzr, ne  // ne = any
  406700:	add	x22, x22, x20
  406704:	add	x0, sp, #0xe8
  406708:	bl	4017a0 <mbsinit@plt>
  40670c:	cbnz	w0, 406770 <ferror@plt+0x4e30>
  406710:	add	x21, x24, x22
  406714:	add	x3, sp, #0xe8
  406718:	sub	x2, x25, x21
  40671c:	ldr	x0, [sp, #136]
  406720:	add	x1, x0, x21
  406724:	add	x0, sp, #0xe4
  406728:	bl	408cdc <ferror@plt+0x739c>
  40672c:	mov	x20, x0
  406730:	cbz	x0, 4067a4 <ferror@plt+0x4e64>
  406734:	cmn	x0, #0x1
  406738:	b.eq	406788 <ferror@plt+0x4e48>  // b.none
  40673c:	cmn	x0, #0x2
  406740:	b.eq	406650 <ferror@plt+0x4d10>  // b.none
  406744:	cmp	w27, #0x0
  406748:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  40674c:	b.ne	4066f0 <ferror@plt+0x4db0>  // b.any
  406750:	cmp	x0, #0x1
  406754:	b.ls	4066f0 <ferror@plt+0x4db0>  // b.plast
  406758:	add	x1, x21, #0x1
  40675c:	ldr	x0, [sp, #136]
  406760:	add	x1, x0, x1
  406764:	add	x0, x0, x20
  406768:	add	x21, x0, x21
  40676c:	b	4066b8 <ferror@plt+0x4d78>
  406770:	ldr	w21, [sp, #176]
  406774:	ldr	w20, [sp, #208]
  406778:	mov	x2, x22
  40677c:	ldr	w22, [sp, #212]
  406780:	ldr	x27, [sp, #216]
  406784:	b	4067b8 <ferror@plt+0x4e78>
  406788:	ldr	w21, [sp, #176]
  40678c:	ldr	w20, [sp, #208]
  406790:	mov	x2, x22
  406794:	ldr	w22, [sp, #212]
  406798:	ldr	x27, [sp, #216]
  40679c:	mov	w19, #0x0                   	// #0
  4067a0:	b	4067b8 <ferror@plt+0x4e78>
  4067a4:	ldr	w21, [sp, #176]
  4067a8:	ldr	w20, [sp, #208]
  4067ac:	mov	x2, x22
  4067b0:	ldr	w22, [sp, #212]
  4067b4:	ldr	x27, [sp, #216]
  4067b8:	cmp	x2, #0x1
  4067bc:	b.ls	4065f8 <ferror@plt+0x4cb8>  // b.plast
  4067c0:	add	x5, x24, x2
  4067c4:	mov	w0, #0x0                   	// #0
  4067c8:	eor	w1, w19, #0x1
  4067cc:	ldr	w2, [sp, #132]
  4067d0:	and	w1, w2, w1
  4067d4:	and	w1, w1, #0xff
  4067d8:	mov	w3, w1
  4067dc:	mov	w6, #0x5c                  	// #92
  4067e0:	mov	w7, #0x24                  	// #36
  4067e4:	ldr	w9, [sp, #112]
  4067e8:	ldr	w4, [sp, #124]
  4067ec:	ldr	x8, [sp, #136]
  4067f0:	b	40686c <ferror@plt+0x4f2c>
  4067f4:	cbz	w22, 406808 <ferror@plt+0x4ec8>
  4067f8:	cmp	x26, x27
  4067fc:	b.ls	406804 <ferror@plt+0x4ec4>  // b.plast
  406800:	strb	w6, [x28, x27]
  406804:	add	x27, x27, #0x1
  406808:	add	x2, x24, #0x1
  40680c:	cmp	x2, x5
  406810:	b.cs	406924 <ferror@plt+0x4fe4>  // b.hs, b.nlast
  406814:	eor	w22, w0, #0x1
  406818:	and	w22, w4, w22
  40681c:	ands	w22, w22, #0xff
  406820:	b.eq	406938 <ferror@plt+0x4ff8>  // b.none
  406824:	cmp	x26, x27
  406828:	b.ls	406834 <ferror@plt+0x4ef4>  // b.plast
  40682c:	mov	w4, #0x27                  	// #39
  406830:	strb	w4, [x28, x27]
  406834:	add	x4, x27, #0x1
  406838:	cmp	x26, x4
  40683c:	b.ls	406848 <ferror@plt+0x4f08>  // b.plast
  406840:	mov	w10, #0x27                  	// #39
  406844:	strb	w10, [x28, x4]
  406848:	add	x27, x27, #0x2
  40684c:	mov	w22, w3
  406850:	mov	x24, x2
  406854:	mov	w4, w3
  406858:	cmp	x26, x27
  40685c:	b.ls	406864 <ferror@plt+0x4f24>  // b.plast
  406860:	strb	w20, [x28, x27]
  406864:	add	x27, x27, #0x1
  406868:	ldrb	w20, [x8, x24]
  40686c:	cbz	w1, 4067f4 <ferror@plt+0x4eb4>
  406870:	cbnz	w9, 406c00 <ferror@plt+0x52c0>
  406874:	cmp	w23, #0x2
  406878:	cset	w0, eq  // eq = none
  40687c:	eor	w2, w4, #0x1
  406880:	ands	w0, w0, w2
  406884:	b.eq	4068c4 <ferror@plt+0x4f84>  // b.none
  406888:	cmp	x26, x27
  40688c:	b.ls	406898 <ferror@plt+0x4f58>  // b.plast
  406890:	mov	w2, #0x27                  	// #39
  406894:	strb	w2, [x28, x27]
  406898:	add	x2, x27, #0x1
  40689c:	cmp	x26, x2
  4068a0:	b.ls	4068a8 <ferror@plt+0x4f68>  // b.plast
  4068a4:	strb	w7, [x28, x2]
  4068a8:	add	x2, x27, #0x2
  4068ac:	cmp	x26, x2
  4068b0:	b.ls	4068bc <ferror@plt+0x4f7c>  // b.plast
  4068b4:	mov	w4, #0x27                  	// #39
  4068b8:	strb	w4, [x28, x2]
  4068bc:	add	x27, x27, #0x3
  4068c0:	mov	w4, w0
  4068c4:	cmp	x26, x27
  4068c8:	b.ls	4068d0 <ferror@plt+0x4f90>  // b.plast
  4068cc:	strb	w6, [x28, x27]
  4068d0:	add	x0, x27, #0x1
  4068d4:	cmp	x26, x0
  4068d8:	b.ls	4068e8 <ferror@plt+0x4fa8>  // b.plast
  4068dc:	lsr	w2, w20, #6
  4068e0:	add	w2, w2, #0x30
  4068e4:	strb	w2, [x28, x0]
  4068e8:	add	x0, x27, #0x2
  4068ec:	cmp	x26, x0
  4068f0:	b.ls	406900 <ferror@plt+0x4fc0>  // b.plast
  4068f4:	ubfx	x2, x20, #3, #3
  4068f8:	add	w2, w2, #0x30
  4068fc:	strb	w2, [x28, x0]
  406900:	add	x27, x27, #0x3
  406904:	and	w20, w20, #0x7
  406908:	add	w20, w20, #0x30
  40690c:	add	x2, x24, #0x1
  406910:	cmp	x5, x2
  406914:	b.ls	40692c <ferror@plt+0x4fec>  // b.plast
  406918:	mov	w0, w3
  40691c:	mov	x24, x2
  406920:	b	406858 <ferror@plt+0x4f18>
  406924:	str	w4, [sp, #124]
  406928:	b	406424 <ferror@plt+0x4ae4>
  40692c:	str	w4, [sp, #124]
  406930:	mov	w0, w1
  406934:	b	406424 <ferror@plt+0x4ae4>
  406938:	mov	x24, x2
  40693c:	b	406858 <ferror@plt+0x4f18>
  406940:	mov	w0, w22
  406944:	cmp	w21, #0x0
  406948:	ldr	w1, [sp, #112]
  40694c:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  406950:	b.eq	40696c <ferror@plt+0x502c>  // b.none
  406954:	ldr	x2, [sp, #152]
  406958:	cbz	x2, 40696c <ferror@plt+0x502c>
  40695c:	ubfx	x1, x20, #5, #8
  406960:	ldr	w1, [x2, x1, lsl #2]
  406964:	lsr	w1, w1, w20
  406968:	tbnz	w1, #0, 406970 <ferror@plt+0x5030>
  40696c:	cbz	w22, 406424 <ferror@plt+0x4ae4>
  406970:	ldr	w0, [sp, #112]
  406974:	cbnz	w0, 406c50 <ferror@plt+0x5310>
  406978:	cmp	w23, #0x2
  40697c:	cset	w0, eq  // eq = none
  406980:	ldr	w1, [sp, #124]
  406984:	eor	w1, w1, #0x1
  406988:	ands	w0, w0, w1
  40698c:	b.eq	4069d0 <ferror@plt+0x5090>  // b.none
  406990:	cmp	x26, x27
  406994:	b.ls	4069a0 <ferror@plt+0x5060>  // b.plast
  406998:	mov	w1, #0x27                  	// #39
  40699c:	strb	w1, [x28, x27]
  4069a0:	add	x1, x27, #0x1
  4069a4:	cmp	x26, x1
  4069a8:	b.ls	4069b4 <ferror@plt+0x5074>  // b.plast
  4069ac:	mov	w2, #0x24                  	// #36
  4069b0:	strb	w2, [x28, x1]
  4069b4:	add	x1, x27, #0x2
  4069b8:	cmp	x26, x1
  4069bc:	b.ls	4069c8 <ferror@plt+0x5088>  // b.plast
  4069c0:	mov	w2, #0x27                  	// #39
  4069c4:	strb	w2, [x28, x1]
  4069c8:	add	x27, x27, #0x3
  4069cc:	str	w0, [sp, #124]
  4069d0:	cmp	x26, x27
  4069d4:	b.ls	4069e0 <ferror@plt+0x50a0>  // b.plast
  4069d8:	mov	w0, #0x5c                  	// #92
  4069dc:	strb	w0, [x28, x27]
  4069e0:	add	x27, x27, #0x1
  4069e4:	cmp	x27, x26
  4069e8:	b.cs	4069f0 <ferror@plt+0x50b0>  // b.hs, b.nlast
  4069ec:	strb	w20, [x28, x27]
  4069f0:	add	x27, x27, #0x1
  4069f4:	cmp	w19, #0x0
  4069f8:	ldr	w0, [sp, #128]
  4069fc:	csel	w0, w0, w19, ne  // ne = any
  406a00:	str	w0, [sp, #128]
  406a04:	add	x24, x24, #0x1
  406a08:	cmp	x25, x24
  406a0c:	cset	w19, ne  // ne = any
  406a10:	cmn	x25, #0x1
  406a14:	b.eq	406ae8 <ferror@plt+0x51a8>  // b.none
  406a18:	cbz	w19, 406afc <ferror@plt+0x51bc>
  406a1c:	cmp	w23, #0x2
  406a20:	cset	w21, ne  // ne = any
  406a24:	ldr	w0, [sp, #132]
  406a28:	and	w21, w0, w21
  406a2c:	ldr	x0, [sp, #144]
  406a30:	cmp	x0, #0x0
  406a34:	cset	w0, ne  // ne = any
  406a38:	str	w0, [sp, #176]
  406a3c:	csel	w22, w21, wzr, ne  // ne = any
  406a40:	cbnz	w22, 406094 <ferror@plt+0x4754>
  406a44:	ldr	x0, [sp, #136]
  406a48:	ldrb	w20, [x0, x24]
  406a4c:	cmp	w20, #0x7e
  406a50:	b.hi	4065d0 <ferror@plt+0x4c90>  // b.pmore
  406a54:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  406a58:	add	x0, x0, #0x180
  406a5c:	ldrh	w0, [x0, w20, uxtw #1]
  406a60:	adr	x1, 406a6c <ferror@plt+0x512c>
  406a64:	add	x0, x1, w0, sxth #2
  406a68:	br	x0
  406a6c:	mov	w19, #0x0                   	// #0
  406a70:	mov	w0, #0x0                   	// #0
  406a74:	mov	w20, #0x3f                  	// #63
  406a78:	b	406944 <ferror@plt+0x5004>
  406a7c:	mov	w19, #0x0                   	// #0
  406a80:	mov	w0, #0x0                   	// #0
  406a84:	mov	w20, #0x3f                  	// #63
  406a88:	b	406944 <ferror@plt+0x5004>
  406a8c:	mov	w19, #0x0                   	// #0
  406a90:	mov	w0, #0x0                   	// #0
  406a94:	b	406944 <ferror@plt+0x5004>
  406a98:	mov	w19, #0x0                   	// #0
  406a9c:	mov	w0, #0x0                   	// #0
  406aa0:	b	406944 <ferror@plt+0x5004>
  406aa4:	mov	w19, w22
  406aa8:	ldr	w0, [sp, #112]
  406aac:	b	406944 <ferror@plt+0x5004>
  406ab0:	mov	w19, w22
  406ab4:	mov	w22, #0x0                   	// #0
  406ab8:	mov	w0, #0x0                   	// #0
  406abc:	b	406944 <ferror@plt+0x5004>
  406ac0:	mov	w20, w0
  406ac4:	mov	w19, #0x0                   	// #0
  406ac8:	b	406970 <ferror@plt+0x5030>
  406acc:	mov	w19, #0x0                   	// #0
  406ad0:	mov	w20, #0x61                  	// #97
  406ad4:	b	406970 <ferror@plt+0x5030>
  406ad8:	mov	w19, #0x0                   	// #0
  406adc:	mov	w0, #0x0                   	// #0
  406ae0:	mov	w20, #0x5c                  	// #92
  406ae4:	b	406424 <ferror@plt+0x4ae4>
  406ae8:	ldr	x0, [sp, #136]
  406aec:	ldrb	w0, [x0, x24]
  406af0:	cmp	w0, #0x0
  406af4:	cset	w19, ne  // ne = any
  406af8:	b	406a18 <ferror@plt+0x50d8>
  406afc:	cmp	w23, #0x2
  406b00:	cset	w1, eq  // eq = none
  406b04:	cmp	w1, #0x0
  406b08:	ldr	w0, [sp, #112]
  406b0c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406b10:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  406b14:	b.eq	406c14 <ferror@plt+0x52d4>  // b.none
  406b18:	eor	w0, w0, #0x1
  406b1c:	and	w0, w0, #0xff
  406b20:	cmp	w1, #0x0
  406b24:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406b28:	cset	w1, ne  // ne = any
  406b2c:	ldr	w2, [sp, #180]
  406b30:	ands	w1, w2, w1
  406b34:	b.eq	406ba8 <ferror@plt+0x5268>  // b.none
  406b38:	ldr	w0, [sp, #128]
  406b3c:	cbnz	w0, 406b70 <ferror@plt+0x5230>
  406b40:	cmp	x26, #0x0
  406b44:	cset	w0, eq  // eq = none
  406b48:	ldr	x2, [sp, #192]
  406b4c:	cmp	x2, #0x0
  406b50:	csel	w0, w0, wzr, ne  // ne = any
  406b54:	str	w0, [sp, #180]
  406b58:	mov	w23, #0x2                   	// #2
  406b5c:	cbz	w0, 406ba4 <ferror@plt+0x5264>
  406b60:	ldr	w0, [sp, #128]
  406b64:	str	w0, [sp, #112]
  406b68:	ldr	x26, [sp, #192]
  406b6c:	b	405e38 <ferror@plt+0x44f8>
  406b70:	ldr	x0, [sp, #240]
  406b74:	str	x0, [sp]
  406b78:	ldr	x7, [sp, #200]
  406b7c:	ldr	x6, [sp, #152]
  406b80:	ldr	w5, [sp, #184]
  406b84:	mov	w4, #0x5                   	// #5
  406b88:	mov	x3, x25
  406b8c:	ldr	x2, [sp, #136]
  406b90:	ldr	x1, [sp, #192]
  406b94:	mov	x0, x28
  406b98:	bl	405db8 <ferror@plt+0x4478>
  406b9c:	mov	x27, x0
  406ba0:	b	406ca0 <ferror@plt+0x5360>
  406ba4:	mov	w0, w1
  406ba8:	ldr	x1, [sp, #160]
  406bac:	cmp	x1, #0x0
  406bb0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406bb4:	b.eq	406bf0 <ferror@plt+0x52b0>  // b.none
  406bb8:	mov	x0, x1
  406bbc:	ldrb	w2, [x1]
  406bc0:	cbz	w2, 406bf0 <ferror@plt+0x52b0>
  406bc4:	mov	x1, x27
  406bc8:	sub	x0, x0, x27
  406bcc:	b	406bdc <ferror@plt+0x529c>
  406bd0:	add	x1, x1, #0x1
  406bd4:	ldrb	w2, [x0, x1]
  406bd8:	cbz	w2, 406bec <ferror@plt+0x52ac>
  406bdc:	cmp	x26, x1
  406be0:	b.ls	406bd0 <ferror@plt+0x5290>  // b.plast
  406be4:	strb	w2, [x28, x1]
  406be8:	b	406bd0 <ferror@plt+0x5290>
  406bec:	mov	x27, x1
  406bf0:	cmp	x26, x27
  406bf4:	b.ls	406ca0 <ferror@plt+0x5360>  // b.plast
  406bf8:	strb	wzr, [x28, x27]
  406bfc:	b	406ca0 <ferror@plt+0x5360>
  406c00:	mov	x24, x25
  406c04:	mov	w25, w23
  406c08:	ldr	w0, [sp, #112]
  406c0c:	str	w0, [sp, #132]
  406c10:	b	406c58 <ferror@plt+0x5318>
  406c14:	mov	x24, x25
  406c18:	mov	w25, #0x2                   	// #2
  406c1c:	b	406c58 <ferror@plt+0x5318>
  406c20:	mov	x24, x25
  406c24:	mov	w25, w23
  406c28:	b	406c58 <ferror@plt+0x5318>
  406c2c:	mov	x24, x25
  406c30:	mov	w25, w23
  406c34:	b	406c58 <ferror@plt+0x5318>
  406c38:	mov	x24, x25
  406c3c:	mov	w25, w23
  406c40:	b	406c58 <ferror@plt+0x5318>
  406c44:	mov	x24, x25
  406c48:	mov	w25, w23
  406c4c:	b	406c58 <ferror@plt+0x5318>
  406c50:	mov	x24, x25
  406c54:	mov	w25, w23
  406c58:	ldr	w0, [sp, #132]
  406c5c:	cmp	w0, #0x0
  406c60:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  406c64:	mov	w0, #0x4                   	// #4
  406c68:	csel	w25, w25, w0, ne  // ne = any
  406c6c:	ldr	x0, [sp, #240]
  406c70:	str	x0, [sp]
  406c74:	ldr	x7, [sp, #200]
  406c78:	mov	x6, #0x0                   	// #0
  406c7c:	ldr	w0, [sp, #184]
  406c80:	and	w5, w0, #0xfffffffd
  406c84:	mov	w4, w25
  406c88:	mov	x3, x24
  406c8c:	ldr	x2, [sp, #136]
  406c90:	mov	x1, x26
  406c94:	mov	x0, x28
  406c98:	bl	405db8 <ferror@plt+0x4478>
  406c9c:	mov	x27, x0
  406ca0:	mov	x0, x27
  406ca4:	ldp	x19, x20, [sp, #32]
  406ca8:	ldp	x21, x22, [sp, #48]
  406cac:	ldp	x23, x24, [sp, #64]
  406cb0:	ldp	x25, x26, [sp, #80]
  406cb4:	ldp	x27, x28, [sp, #96]
  406cb8:	ldp	x29, x30, [sp, #16]
  406cbc:	add	sp, sp, #0xf0
  406cc0:	ret
  406cc4:	mov	x24, x25
  406cc8:	mov	w25, w23
  406ccc:	b	406c6c <ferror@plt+0x532c>
  406cd0:	add	x27, x27, #0x4
  406cd4:	str	w0, [sp, #124]
  406cd8:	mov	w19, #0x0                   	// #0
  406cdc:	mov	w20, #0x30                  	// #48
  406ce0:	b	406944 <ferror@plt+0x5004>
  406ce4:	ldr	x0, [sp, #136]
  406ce8:	ldrb	w20, [x0, x24]
  406cec:	cmp	w20, #0x7e
  406cf0:	b.hi	4065cc <ferror@plt+0x4c8c>  // b.pmore
  406cf4:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  406cf8:	add	x0, x0, #0x280
  406cfc:	ldrh	w0, [x0, w20, uxtw #1]
  406d00:	adr	x1, 406d0c <ferror@plt+0x53cc>
  406d04:	add	x0, x1, w0, sxth #2
  406d08:	br	x0
  406d0c:	sub	sp, sp, #0x80
  406d10:	stp	x29, x30, [sp, #16]
  406d14:	add	x29, sp, #0x10
  406d18:	stp	x19, x20, [sp, #32]
  406d1c:	stp	x21, x22, [sp, #48]
  406d20:	stp	x23, x24, [sp, #64]
  406d24:	stp	x25, x26, [sp, #80]
  406d28:	stp	x27, x28, [sp, #96]
  406d2c:	mov	w19, w0
  406d30:	str	x1, [sp, #112]
  406d34:	str	x2, [sp, #120]
  406d38:	mov	x20, x3
  406d3c:	bl	401910 <__errno_location@plt>
  406d40:	mov	x23, x0
  406d44:	ldr	w28, [x0]
  406d48:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  406d4c:	ldr	x21, [x0, #536]
  406d50:	tbnz	w19, #31, 406e94 <ferror@plt+0x5554>
  406d54:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  406d58:	ldr	w0, [x0, #544]
  406d5c:	cmp	w0, w19
  406d60:	b.gt	406dc4 <ferror@plt+0x5484>
  406d64:	mov	w0, #0x7fffffff            	// #2147483647
  406d68:	cmp	w19, w0
  406d6c:	b.eq	406e98 <ferror@plt+0x5558>  // b.none
  406d70:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  406d74:	add	x0, x0, #0x218
  406d78:	add	x0, x0, #0x10
  406d7c:	cmp	x21, x0
  406d80:	b.eq	406e9c <ferror@plt+0x555c>  // b.none
  406d84:	add	w24, w19, #0x1
  406d88:	sbfiz	x1, x24, #4, #32
  406d8c:	mov	x0, x21
  406d90:	bl	407c34 <ferror@plt+0x62f4>
  406d94:	mov	x21, x0
  406d98:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  406d9c:	str	x21, [x0, #536]
  406da0:	adrp	x22, 41c000 <ferror@plt+0x1a6c0>
  406da4:	add	x22, x22, #0x218
  406da8:	ldr	w0, [x22, #8]
  406dac:	sub	w2, w24, w0
  406db0:	sbfiz	x2, x2, #4, #32
  406db4:	mov	w1, #0x0                   	// #0
  406db8:	add	x0, x21, w0, sxtw #4
  406dbc:	bl	401700 <memset@plt>
  406dc0:	str	w24, [x22, #8]
  406dc4:	sbfiz	x19, x19, #4, #32
  406dc8:	add	x27, x21, x19
  406dcc:	ldr	x25, [x21, x19]
  406dd0:	ldr	x22, [x27, #8]
  406dd4:	ldr	w24, [x20, #4]
  406dd8:	orr	w24, w24, #0x1
  406ddc:	add	x26, x20, #0x8
  406de0:	ldr	x0, [x20, #48]
  406de4:	str	x0, [sp]
  406de8:	ldr	x7, [x20, #40]
  406dec:	mov	x6, x26
  406df0:	mov	w5, w24
  406df4:	ldr	w4, [x20]
  406df8:	ldr	x3, [sp, #120]
  406dfc:	ldr	x2, [sp, #112]
  406e00:	mov	x1, x25
  406e04:	mov	x0, x22
  406e08:	bl	405db8 <ferror@plt+0x4478>
  406e0c:	cmp	x25, x0
  406e10:	b.hi	406e6c <ferror@plt+0x552c>  // b.pmore
  406e14:	add	x25, x0, #0x1
  406e18:	str	x25, [x21, x19]
  406e1c:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  406e20:	add	x0, x0, #0x2f8
  406e24:	cmp	x22, x0
  406e28:	b.eq	406e34 <ferror@plt+0x54f4>  // b.none
  406e2c:	mov	x0, x22
  406e30:	bl	401850 <free@plt>
  406e34:	mov	x0, x25
  406e38:	bl	407bb8 <ferror@plt+0x6278>
  406e3c:	mov	x22, x0
  406e40:	str	x0, [x27, #8]
  406e44:	ldr	x1, [x20, #48]
  406e48:	str	x1, [sp]
  406e4c:	ldr	x7, [x20, #40]
  406e50:	mov	x6, x26
  406e54:	mov	w5, w24
  406e58:	ldr	w4, [x20]
  406e5c:	ldr	x3, [sp, #120]
  406e60:	ldr	x2, [sp, #112]
  406e64:	mov	x1, x25
  406e68:	bl	405db8 <ferror@plt+0x4478>
  406e6c:	str	w28, [x23]
  406e70:	mov	x0, x22
  406e74:	ldp	x19, x20, [sp, #32]
  406e78:	ldp	x21, x22, [sp, #48]
  406e7c:	ldp	x23, x24, [sp, #64]
  406e80:	ldp	x25, x26, [sp, #80]
  406e84:	ldp	x27, x28, [sp, #96]
  406e88:	ldp	x29, x30, [sp, #16]
  406e8c:	add	sp, sp, #0x80
  406e90:	ret
  406e94:	bl	401780 <abort@plt>
  406e98:	bl	407e44 <ferror@plt+0x6504>
  406e9c:	add	w24, w19, #0x1
  406ea0:	sbfiz	x1, x24, #4, #32
  406ea4:	mov	x0, #0x0                   	// #0
  406ea8:	bl	407c34 <ferror@plt+0x62f4>
  406eac:	mov	x21, x0
  406eb0:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  406eb4:	add	x1, x0, #0x218
  406eb8:	str	x21, [x0, #536]
  406ebc:	ldp	x0, x1, [x1, #16]
  406ec0:	stp	x0, x1, [x21]
  406ec4:	b	406da0 <ferror@plt+0x5460>
  406ec8:	stp	x29, x30, [sp, #-48]!
  406ecc:	mov	x29, sp
  406ed0:	stp	x19, x20, [sp, #16]
  406ed4:	str	x21, [sp, #32]
  406ed8:	mov	x20, x0
  406edc:	bl	401910 <__errno_location@plt>
  406ee0:	mov	x19, x0
  406ee4:	ldr	w21, [x0]
  406ee8:	adrp	x2, 41c000 <ferror@plt+0x1a6c0>
  406eec:	add	x2, x2, #0x2f8
  406ef0:	add	x2, x2, #0x100
  406ef4:	cmp	x20, #0x0
  406ef8:	mov	x1, #0x38                  	// #56
  406efc:	csel	x0, x2, x20, eq  // eq = none
  406f00:	bl	407de4 <ferror@plt+0x64a4>
  406f04:	str	w21, [x19]
  406f08:	ldp	x19, x20, [sp, #16]
  406f0c:	ldr	x21, [sp, #32]
  406f10:	ldp	x29, x30, [sp], #48
  406f14:	ret
  406f18:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  406f1c:	add	x1, x1, #0x2f8
  406f20:	add	x1, x1, #0x100
  406f24:	cmp	x0, #0x0
  406f28:	csel	x0, x1, x0, eq  // eq = none
  406f2c:	ldr	w0, [x0]
  406f30:	ret
  406f34:	adrp	x2, 41c000 <ferror@plt+0x1a6c0>
  406f38:	add	x2, x2, #0x2f8
  406f3c:	add	x2, x2, #0x100
  406f40:	cmp	x0, #0x0
  406f44:	csel	x0, x2, x0, eq  // eq = none
  406f48:	str	w1, [x0]
  406f4c:	ret
  406f50:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  406f54:	add	x3, x3, #0x2f8
  406f58:	add	x3, x3, #0x100
  406f5c:	cmp	x0, #0x0
  406f60:	csel	x0, x3, x0, eq  // eq = none
  406f64:	add	x0, x0, #0x8
  406f68:	ubfx	x4, x1, #5, #3
  406f6c:	and	w1, w1, #0x1f
  406f70:	ldr	w5, [x0, x4, lsl #2]
  406f74:	lsr	w3, w5, w1
  406f78:	eor	w2, w3, w2
  406f7c:	and	w2, w2, #0x1
  406f80:	lsl	w2, w2, w1
  406f84:	eor	w2, w2, w5
  406f88:	str	w2, [x0, x4, lsl #2]
  406f8c:	and	w0, w3, #0x1
  406f90:	ret
  406f94:	mov	x2, x0
  406f98:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  406f9c:	add	x0, x0, #0x2f8
  406fa0:	add	x0, x0, #0x100
  406fa4:	cmp	x2, #0x0
  406fa8:	csel	x2, x0, x2, eq  // eq = none
  406fac:	ldr	w0, [x2, #4]
  406fb0:	str	w1, [x2, #4]
  406fb4:	ret
  406fb8:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  406fbc:	add	x3, x3, #0x2f8
  406fc0:	add	x3, x3, #0x100
  406fc4:	cmp	x0, #0x0
  406fc8:	csel	x0, x3, x0, eq  // eq = none
  406fcc:	mov	w3, #0xa                   	// #10
  406fd0:	str	w3, [x0]
  406fd4:	cmp	x1, #0x0
  406fd8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  406fdc:	b.eq	406fec <ferror@plt+0x56ac>  // b.none
  406fe0:	str	x1, [x0, #40]
  406fe4:	str	x2, [x0, #48]
  406fe8:	ret
  406fec:	stp	x29, x30, [sp, #-16]!
  406ff0:	mov	x29, sp
  406ff4:	bl	401780 <abort@plt>
  406ff8:	sub	sp, sp, #0x60
  406ffc:	stp	x29, x30, [sp, #16]
  407000:	add	x29, sp, #0x10
  407004:	stp	x19, x20, [sp, #32]
  407008:	stp	x21, x22, [sp, #48]
  40700c:	stp	x23, x24, [sp, #64]
  407010:	str	x25, [sp, #80]
  407014:	mov	x21, x0
  407018:	mov	x22, x1
  40701c:	mov	x23, x2
  407020:	mov	x24, x3
  407024:	mov	x19, x4
  407028:	adrp	x4, 41c000 <ferror@plt+0x1a6c0>
  40702c:	add	x4, x4, #0x2f8
  407030:	add	x4, x4, #0x100
  407034:	cmp	x19, #0x0
  407038:	csel	x19, x4, x19, eq  // eq = none
  40703c:	bl	401910 <__errno_location@plt>
  407040:	mov	x20, x0
  407044:	ldr	w25, [x0]
  407048:	ldr	x7, [x19, #40]
  40704c:	ldr	w5, [x19, #4]
  407050:	ldr	w4, [x19]
  407054:	ldr	x0, [x19, #48]
  407058:	str	x0, [sp]
  40705c:	add	x6, x19, #0x8
  407060:	mov	x3, x24
  407064:	mov	x2, x23
  407068:	mov	x1, x22
  40706c:	mov	x0, x21
  407070:	bl	405db8 <ferror@plt+0x4478>
  407074:	str	w25, [x20]
  407078:	ldp	x19, x20, [sp, #32]
  40707c:	ldp	x21, x22, [sp, #48]
  407080:	ldp	x23, x24, [sp, #64]
  407084:	ldr	x25, [sp, #80]
  407088:	ldp	x29, x30, [sp, #16]
  40708c:	add	sp, sp, #0x60
  407090:	ret
  407094:	sub	sp, sp, #0x80
  407098:	stp	x29, x30, [sp, #16]
  40709c:	add	x29, sp, #0x10
  4070a0:	stp	x19, x20, [sp, #32]
  4070a4:	stp	x21, x22, [sp, #48]
  4070a8:	stp	x23, x24, [sp, #64]
  4070ac:	stp	x25, x26, [sp, #80]
  4070b0:	stp	x27, x28, [sp, #96]
  4070b4:	mov	x22, x0
  4070b8:	mov	x23, x1
  4070bc:	mov	x20, x2
  4070c0:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4070c4:	add	x0, x0, #0x2f8
  4070c8:	add	x0, x0, #0x100
  4070cc:	cmp	x3, #0x0
  4070d0:	csel	x19, x0, x3, eq  // eq = none
  4070d4:	bl	401910 <__errno_location@plt>
  4070d8:	mov	x21, x0
  4070dc:	ldr	w28, [x0]
  4070e0:	cmp	x20, #0x0
  4070e4:	cset	w24, eq  // eq = none
  4070e8:	ldr	w0, [x19, #4]
  4070ec:	orr	w24, w24, w0
  4070f0:	add	x27, x19, #0x8
  4070f4:	ldr	x7, [x19, #40]
  4070f8:	ldr	w4, [x19]
  4070fc:	ldr	x0, [x19, #48]
  407100:	str	x0, [sp]
  407104:	mov	x6, x27
  407108:	mov	w5, w24
  40710c:	mov	x3, x23
  407110:	mov	x2, x22
  407114:	mov	x1, #0x0                   	// #0
  407118:	mov	x0, #0x0                   	// #0
  40711c:	bl	405db8 <ferror@plt+0x4478>
  407120:	mov	x25, x0
  407124:	add	x26, x0, #0x1
  407128:	mov	x0, x26
  40712c:	bl	407bb8 <ferror@plt+0x6278>
  407130:	str	x0, [sp, #120]
  407134:	ldr	x7, [x19, #40]
  407138:	ldr	w4, [x19]
  40713c:	ldr	x1, [x19, #48]
  407140:	str	x1, [sp]
  407144:	mov	x6, x27
  407148:	mov	w5, w24
  40714c:	mov	x3, x23
  407150:	mov	x2, x22
  407154:	mov	x1, x26
  407158:	bl	405db8 <ferror@plt+0x4478>
  40715c:	str	w28, [x21]
  407160:	cbz	x20, 407168 <ferror@plt+0x5828>
  407164:	str	x25, [x20]
  407168:	ldr	x0, [sp, #120]
  40716c:	ldp	x19, x20, [sp, #32]
  407170:	ldp	x21, x22, [sp, #48]
  407174:	ldp	x23, x24, [sp, #64]
  407178:	ldp	x25, x26, [sp, #80]
  40717c:	ldp	x27, x28, [sp, #96]
  407180:	ldp	x29, x30, [sp, #16]
  407184:	add	sp, sp, #0x80
  407188:	ret
  40718c:	stp	x29, x30, [sp, #-16]!
  407190:	mov	x29, sp
  407194:	mov	x3, x2
  407198:	mov	x2, #0x0                   	// #0
  40719c:	bl	407094 <ferror@plt+0x5754>
  4071a0:	ldp	x29, x30, [sp], #16
  4071a4:	ret
  4071a8:	stp	x29, x30, [sp, #-48]!
  4071ac:	mov	x29, sp
  4071b0:	stp	x19, x20, [sp, #16]
  4071b4:	str	x21, [sp, #32]
  4071b8:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4071bc:	add	x1, x0, #0x218
  4071c0:	ldr	x21, [x0, #536]
  4071c4:	ldr	w20, [x1, #8]
  4071c8:	cmp	w20, #0x1
  4071cc:	b.le	4071f0 <ferror@plt+0x58b0>
  4071d0:	add	x19, x21, #0x18
  4071d4:	sub	w20, w20, #0x2
  4071d8:	add	x0, x21, #0x28
  4071dc:	add	x20, x0, x20, lsl #4
  4071e0:	ldr	x0, [x19], #16
  4071e4:	bl	401850 <free@plt>
  4071e8:	cmp	x19, x20
  4071ec:	b.ne	4071e0 <ferror@plt+0x58a0>  // b.any
  4071f0:	ldr	x0, [x21, #8]
  4071f4:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  4071f8:	add	x1, x1, #0x2f8
  4071fc:	cmp	x0, x1
  407200:	b.eq	407224 <ferror@plt+0x58e4>  // b.none
  407204:	bl	401850 <free@plt>
  407208:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  40720c:	add	x0, x0, #0x218
  407210:	mov	x1, #0x100                 	// #256
  407214:	str	x1, [x0, #16]
  407218:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  40721c:	add	x1, x1, #0x2f8
  407220:	str	x1, [x0, #24]
  407224:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  407228:	add	x0, x0, #0x218
  40722c:	add	x0, x0, #0x10
  407230:	cmp	x21, x0
  407234:	b.eq	407250 <ferror@plt+0x5910>  // b.none
  407238:	mov	x0, x21
  40723c:	bl	401850 <free@plt>
  407240:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  407244:	add	x0, x1, #0x218
  407248:	add	x0, x0, #0x10
  40724c:	str	x0, [x1, #536]
  407250:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  407254:	mov	w1, #0x1                   	// #1
  407258:	str	w1, [x0, #544]
  40725c:	ldp	x19, x20, [sp, #16]
  407260:	ldr	x21, [sp, #32]
  407264:	ldp	x29, x30, [sp], #48
  407268:	ret
  40726c:	stp	x29, x30, [sp, #-16]!
  407270:	mov	x29, sp
  407274:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  407278:	add	x3, x3, #0x2f8
  40727c:	add	x3, x3, #0x100
  407280:	mov	x2, #0xffffffffffffffff    	// #-1
  407284:	bl	406d0c <ferror@plt+0x53cc>
  407288:	ldp	x29, x30, [sp], #16
  40728c:	ret
  407290:	stp	x29, x30, [sp, #-16]!
  407294:	mov	x29, sp
  407298:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  40729c:	add	x3, x3, #0x2f8
  4072a0:	add	x3, x3, #0x100
  4072a4:	bl	406d0c <ferror@plt+0x53cc>
  4072a8:	ldp	x29, x30, [sp], #16
  4072ac:	ret
  4072b0:	stp	x29, x30, [sp, #-16]!
  4072b4:	mov	x29, sp
  4072b8:	mov	x1, x0
  4072bc:	mov	w0, #0x0                   	// #0
  4072c0:	bl	40726c <ferror@plt+0x592c>
  4072c4:	ldp	x29, x30, [sp], #16
  4072c8:	ret
  4072cc:	stp	x29, x30, [sp, #-16]!
  4072d0:	mov	x29, sp
  4072d4:	mov	x2, x1
  4072d8:	mov	x1, x0
  4072dc:	mov	w0, #0x0                   	// #0
  4072e0:	bl	407290 <ferror@plt+0x5950>
  4072e4:	ldp	x29, x30, [sp], #16
  4072e8:	ret
  4072ec:	stp	x29, x30, [sp, #-96]!
  4072f0:	mov	x29, sp
  4072f4:	stp	x19, x20, [sp, #16]
  4072f8:	mov	w19, w0
  4072fc:	mov	w0, w1
  407300:	mov	x20, x2
  407304:	add	x8, sp, #0x28
  407308:	bl	405c38 <ferror@plt+0x42f8>
  40730c:	add	x3, sp, #0x28
  407310:	mov	x2, #0xffffffffffffffff    	// #-1
  407314:	mov	x1, x20
  407318:	mov	w0, w19
  40731c:	bl	406d0c <ferror@plt+0x53cc>
  407320:	ldp	x19, x20, [sp, #16]
  407324:	ldp	x29, x30, [sp], #96
  407328:	ret
  40732c:	stp	x29, x30, [sp, #-112]!
  407330:	mov	x29, sp
  407334:	stp	x19, x20, [sp, #16]
  407338:	str	x21, [sp, #32]
  40733c:	mov	w19, w0
  407340:	mov	w0, w1
  407344:	mov	x20, x2
  407348:	mov	x21, x3
  40734c:	add	x8, sp, #0x38
  407350:	bl	405c38 <ferror@plt+0x42f8>
  407354:	add	x3, sp, #0x38
  407358:	mov	x2, x21
  40735c:	mov	x1, x20
  407360:	mov	w0, w19
  407364:	bl	406d0c <ferror@plt+0x53cc>
  407368:	ldp	x19, x20, [sp, #16]
  40736c:	ldr	x21, [sp, #32]
  407370:	ldp	x29, x30, [sp], #112
  407374:	ret
  407378:	stp	x29, x30, [sp, #-16]!
  40737c:	mov	x29, sp
  407380:	mov	x2, x1
  407384:	mov	w1, w0
  407388:	mov	w0, #0x0                   	// #0
  40738c:	bl	4072ec <ferror@plt+0x59ac>
  407390:	ldp	x29, x30, [sp], #16
  407394:	ret
  407398:	stp	x29, x30, [sp, #-16]!
  40739c:	mov	x29, sp
  4073a0:	mov	x3, x2
  4073a4:	mov	x2, x1
  4073a8:	mov	w1, w0
  4073ac:	mov	w0, #0x0                   	// #0
  4073b0:	bl	40732c <ferror@plt+0x59ec>
  4073b4:	ldp	x29, x30, [sp], #16
  4073b8:	ret
  4073bc:	stp	x29, x30, [sp, #-96]!
  4073c0:	mov	x29, sp
  4073c4:	stp	x19, x20, [sp, #16]
  4073c8:	mov	x19, x0
  4073cc:	mov	x20, x1
  4073d0:	and	w1, w2, #0xff
  4073d4:	adrp	x2, 41c000 <ferror@plt+0x1a6c0>
  4073d8:	add	x2, x2, #0x2f8
  4073dc:	add	x0, x2, #0x100
  4073e0:	ldp	x2, x3, [x2, #256]
  4073e4:	stp	x2, x3, [sp, #40]
  4073e8:	ldp	x2, x3, [x0, #16]
  4073ec:	stp	x2, x3, [sp, #56]
  4073f0:	ldp	x2, x3, [x0, #32]
  4073f4:	stp	x2, x3, [sp, #72]
  4073f8:	ldr	x0, [x0, #48]
  4073fc:	str	x0, [sp, #88]
  407400:	mov	w2, #0x1                   	// #1
  407404:	add	x0, sp, #0x28
  407408:	bl	406f50 <ferror@plt+0x5610>
  40740c:	add	x3, sp, #0x28
  407410:	mov	x2, x20
  407414:	mov	x1, x19
  407418:	mov	w0, #0x0                   	// #0
  40741c:	bl	406d0c <ferror@plt+0x53cc>
  407420:	ldp	x19, x20, [sp, #16]
  407424:	ldp	x29, x30, [sp], #96
  407428:	ret
  40742c:	stp	x29, x30, [sp, #-16]!
  407430:	mov	x29, sp
  407434:	mov	w2, w1
  407438:	mov	x1, #0xffffffffffffffff    	// #-1
  40743c:	bl	4073bc <ferror@plt+0x5a7c>
  407440:	ldp	x29, x30, [sp], #16
  407444:	ret
  407448:	stp	x29, x30, [sp, #-16]!
  40744c:	mov	x29, sp
  407450:	mov	w1, #0x3a                  	// #58
  407454:	bl	40742c <ferror@plt+0x5aec>
  407458:	ldp	x29, x30, [sp], #16
  40745c:	ret
  407460:	stp	x29, x30, [sp, #-16]!
  407464:	mov	x29, sp
  407468:	mov	w2, #0x3a                  	// #58
  40746c:	bl	4073bc <ferror@plt+0x5a7c>
  407470:	ldp	x29, x30, [sp], #16
  407474:	ret
  407478:	stp	x29, x30, [sp, #-160]!
  40747c:	mov	x29, sp
  407480:	stp	x19, x20, [sp, #16]
  407484:	mov	w19, w0
  407488:	mov	w0, w1
  40748c:	mov	x20, x2
  407490:	add	x8, sp, #0x20
  407494:	bl	405c38 <ferror@plt+0x42f8>
  407498:	ldp	x0, x1, [sp, #32]
  40749c:	stp	x0, x1, [sp, #104]
  4074a0:	ldp	x0, x1, [sp, #48]
  4074a4:	stp	x0, x1, [sp, #120]
  4074a8:	ldp	x0, x1, [sp, #64]
  4074ac:	stp	x0, x1, [sp, #136]
  4074b0:	ldr	x0, [sp, #80]
  4074b4:	str	x0, [sp, #152]
  4074b8:	mov	w2, #0x1                   	// #1
  4074bc:	mov	w1, #0x3a                  	// #58
  4074c0:	add	x0, sp, #0x68
  4074c4:	bl	406f50 <ferror@plt+0x5610>
  4074c8:	add	x3, sp, #0x68
  4074cc:	mov	x2, #0xffffffffffffffff    	// #-1
  4074d0:	mov	x1, x20
  4074d4:	mov	w0, w19
  4074d8:	bl	406d0c <ferror@plt+0x53cc>
  4074dc:	ldp	x19, x20, [sp, #16]
  4074e0:	ldp	x29, x30, [sp], #160
  4074e4:	ret
  4074e8:	stp	x29, x30, [sp, #-112]!
  4074ec:	mov	x29, sp
  4074f0:	stp	x19, x20, [sp, #16]
  4074f4:	str	x21, [sp, #32]
  4074f8:	mov	w19, w0
  4074fc:	mov	x20, x3
  407500:	mov	x21, x4
  407504:	adrp	x5, 41c000 <ferror@plt+0x1a6c0>
  407508:	add	x5, x5, #0x2f8
  40750c:	add	x0, x5, #0x100
  407510:	ldp	x4, x5, [x5, #256]
  407514:	stp	x4, x5, [sp, #56]
  407518:	ldp	x4, x5, [x0, #16]
  40751c:	stp	x4, x5, [sp, #72]
  407520:	ldp	x4, x5, [x0, #32]
  407524:	stp	x4, x5, [sp, #88]
  407528:	ldr	x0, [x0, #48]
  40752c:	str	x0, [sp, #104]
  407530:	add	x0, sp, #0x38
  407534:	bl	406fb8 <ferror@plt+0x5678>
  407538:	add	x3, sp, #0x38
  40753c:	mov	x2, x21
  407540:	mov	x1, x20
  407544:	mov	w0, w19
  407548:	bl	406d0c <ferror@plt+0x53cc>
  40754c:	ldp	x19, x20, [sp, #16]
  407550:	ldr	x21, [sp, #32]
  407554:	ldp	x29, x30, [sp], #112
  407558:	ret
  40755c:	stp	x29, x30, [sp, #-16]!
  407560:	mov	x29, sp
  407564:	mov	x4, #0xffffffffffffffff    	// #-1
  407568:	bl	4074e8 <ferror@plt+0x5ba8>
  40756c:	ldp	x29, x30, [sp], #16
  407570:	ret
  407574:	stp	x29, x30, [sp, #-16]!
  407578:	mov	x29, sp
  40757c:	mov	x3, x2
  407580:	mov	x2, x1
  407584:	mov	x1, x0
  407588:	mov	w0, #0x0                   	// #0
  40758c:	bl	40755c <ferror@plt+0x5c1c>
  407590:	ldp	x29, x30, [sp], #16
  407594:	ret
  407598:	stp	x29, x30, [sp, #-16]!
  40759c:	mov	x29, sp
  4075a0:	mov	x4, x3
  4075a4:	mov	x3, x2
  4075a8:	mov	x2, x1
  4075ac:	mov	x1, x0
  4075b0:	mov	w0, #0x0                   	// #0
  4075b4:	bl	4074e8 <ferror@plt+0x5ba8>
  4075b8:	ldp	x29, x30, [sp], #16
  4075bc:	ret
  4075c0:	stp	x29, x30, [sp, #-16]!
  4075c4:	mov	x29, sp
  4075c8:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  4075cc:	add	x3, x3, #0x218
  4075d0:	add	x3, x3, #0x20
  4075d4:	bl	406d0c <ferror@plt+0x53cc>
  4075d8:	ldp	x29, x30, [sp], #16
  4075dc:	ret
  4075e0:	stp	x29, x30, [sp, #-16]!
  4075e4:	mov	x29, sp
  4075e8:	mov	x2, x1
  4075ec:	mov	x1, x0
  4075f0:	mov	w0, #0x0                   	// #0
  4075f4:	bl	4075c0 <ferror@plt+0x5c80>
  4075f8:	ldp	x29, x30, [sp], #16
  4075fc:	ret
  407600:	stp	x29, x30, [sp, #-16]!
  407604:	mov	x29, sp
  407608:	mov	x2, #0xffffffffffffffff    	// #-1
  40760c:	bl	4075c0 <ferror@plt+0x5c80>
  407610:	ldp	x29, x30, [sp], #16
  407614:	ret
  407618:	stp	x29, x30, [sp, #-16]!
  40761c:	mov	x29, sp
  407620:	mov	x1, x0
  407624:	mov	w0, #0x0                   	// #0
  407628:	bl	407600 <ferror@plt+0x5cc0>
  40762c:	ldp	x29, x30, [sp], #16
  407630:	ret
  407634:	stp	x29, x30, [sp, #-16]!
  407638:	mov	x29, sp
  40763c:	mov	w2, #0x3                   	// #3
  407640:	mov	w1, #0x0                   	// #0
  407644:	bl	4088c8 <ferror@plt+0x6f88>
  407648:	ldp	x29, x30, [sp], #16
  40764c:	ret
  407650:	sub	sp, sp, #0x50
  407654:	stp	x29, x30, [sp, #32]
  407658:	add	x29, sp, #0x20
  40765c:	stp	x19, x20, [sp, #48]
  407660:	str	x21, [sp, #64]
  407664:	mov	x21, x0
  407668:	mov	x20, x4
  40766c:	mov	x19, x5
  407670:	cbz	x1, 407734 <ferror@plt+0x5df4>
  407674:	mov	x5, x3
  407678:	mov	x4, x2
  40767c:	mov	x3, x1
  407680:	adrp	x2, 40a000 <ferror@plt+0x86c0>
  407684:	add	x2, x2, #0x400
  407688:	mov	w1, #0x1                   	// #1
  40768c:	bl	401800 <__fprintf_chk@plt>
  407690:	mov	w2, #0x5                   	// #5
  407694:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  407698:	add	x1, x1, #0x418
  40769c:	mov	x0, #0x0                   	// #0
  4076a0:	bl	4018c0 <dcgettext@plt>
  4076a4:	mov	w4, #0x7e3                 	// #2019
  4076a8:	mov	x3, x0
  4076ac:	adrp	x2, 40a000 <ferror@plt+0x86c0>
  4076b0:	add	x2, x2, #0x710
  4076b4:	mov	w1, #0x1                   	// #1
  4076b8:	mov	x0, x21
  4076bc:	bl	401800 <__fprintf_chk@plt>
  4076c0:	mov	w2, #0x5                   	// #5
  4076c4:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  4076c8:	add	x1, x1, #0x420
  4076cc:	mov	x0, #0x0                   	// #0
  4076d0:	bl	4018c0 <dcgettext@plt>
  4076d4:	mov	x1, x21
  4076d8:	bl	4018d0 <fputs_unlocked@plt>
  4076dc:	cmp	x19, #0x5
  4076e0:	b.eq	4078c8 <ferror@plt+0x5f88>  // b.none
  4076e4:	b.hi	407798 <ferror@plt+0x5e58>  // b.pmore
  4076e8:	cmp	x19, #0x2
  4076ec:	b.eq	407864 <ferror@plt+0x5f24>  // b.none
  4076f0:	b.ls	407750 <ferror@plt+0x5e10>  // b.plast
  4076f4:	cmp	x19, #0x3
  4076f8:	b.eq	407894 <ferror@plt+0x5f54>  // b.none
  4076fc:	mov	w2, #0x5                   	// #5
  407700:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  407704:	add	x1, x1, #0x538
  407708:	mov	x0, #0x0                   	// #0
  40770c:	bl	4018c0 <dcgettext@plt>
  407710:	ldr	x6, [x20, #24]
  407714:	ldr	x5, [x20, #16]
  407718:	ldr	x4, [x20, #8]
  40771c:	ldr	x3, [x20]
  407720:	mov	x2, x0
  407724:	mov	w1, #0x1                   	// #1
  407728:	mov	x0, x21
  40772c:	bl	401800 <__fprintf_chk@plt>
  407730:	b	407784 <ferror@plt+0x5e44>
  407734:	mov	x4, x3
  407738:	mov	x3, x2
  40773c:	adrp	x2, 40a000 <ferror@plt+0x86c0>
  407740:	add	x2, x2, #0x410
  407744:	mov	w1, #0x1                   	// #1
  407748:	bl	401800 <__fprintf_chk@plt>
  40774c:	b	407690 <ferror@plt+0x5d50>
  407750:	cbz	x19, 407784 <ferror@plt+0x5e44>
  407754:	cmp	x19, #0x1
  407758:	b.ne	40799c <ferror@plt+0x605c>  // b.any
  40775c:	mov	w2, #0x5                   	// #5
  407760:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  407764:	add	x1, x1, #0x4f0
  407768:	mov	x0, #0x0                   	// #0
  40776c:	bl	4018c0 <dcgettext@plt>
  407770:	ldr	x3, [x20]
  407774:	mov	x2, x0
  407778:	mov	w1, #0x1                   	// #1
  40777c:	mov	x0, x21
  407780:	bl	401800 <__fprintf_chk@plt>
  407784:	ldp	x19, x20, [sp, #48]
  407788:	ldr	x21, [sp, #64]
  40778c:	ldp	x29, x30, [sp, #32]
  407790:	add	sp, sp, #0x50
  407794:	ret
  407798:	cmp	x19, #0x8
  40779c:	b.eq	407948 <ferror@plt+0x6008>  // b.none
  4077a0:	b.ls	407808 <ferror@plt+0x5ec8>  // b.plast
  4077a4:	cmp	x19, #0x9
  4077a8:	b.ne	40799c <ferror@plt+0x605c>  // b.any
  4077ac:	mov	w2, #0x5                   	// #5
  4077b0:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  4077b4:	add	x1, x1, #0x608
  4077b8:	mov	x0, #0x0                   	// #0
  4077bc:	bl	4018c0 <dcgettext@plt>
  4077c0:	ldr	x1, [x20, #64]
  4077c4:	str	x1, [sp, #24]
  4077c8:	ldr	x1, [x20, #56]
  4077cc:	str	x1, [sp, #16]
  4077d0:	ldr	x1, [x20, #48]
  4077d4:	str	x1, [sp, #8]
  4077d8:	ldr	x1, [x20, #40]
  4077dc:	str	x1, [sp]
  4077e0:	ldr	x7, [x20, #32]
  4077e4:	ldr	x6, [x20, #24]
  4077e8:	ldr	x5, [x20, #16]
  4077ec:	ldr	x4, [x20, #8]
  4077f0:	ldr	x3, [x20]
  4077f4:	mov	x2, x0
  4077f8:	mov	w1, #0x1                   	// #1
  4077fc:	mov	x0, x21
  407800:	bl	401800 <__fprintf_chk@plt>
  407804:	b	407784 <ferror@plt+0x5e44>
  407808:	cmp	x19, #0x6
  40780c:	b.eq	407904 <ferror@plt+0x5fc4>  // b.none
  407810:	cmp	x19, #0x7
  407814:	b.ne	40799c <ferror@plt+0x605c>  // b.any
  407818:	mov	w2, #0x5                   	// #5
  40781c:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  407820:	add	x1, x1, #0x5a8
  407824:	mov	x0, #0x0                   	// #0
  407828:	bl	4018c0 <dcgettext@plt>
  40782c:	ldr	x1, [x20, #48]
  407830:	str	x1, [sp, #8]
  407834:	ldr	x1, [x20, #40]
  407838:	str	x1, [sp]
  40783c:	ldr	x7, [x20, #32]
  407840:	ldr	x6, [x20, #24]
  407844:	ldr	x5, [x20, #16]
  407848:	ldr	x4, [x20, #8]
  40784c:	ldr	x3, [x20]
  407850:	mov	x2, x0
  407854:	mov	w1, #0x1                   	// #1
  407858:	mov	x0, x21
  40785c:	bl	401800 <__fprintf_chk@plt>
  407860:	b	407784 <ferror@plt+0x5e44>
  407864:	mov	w2, #0x5                   	// #5
  407868:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  40786c:	add	x1, x1, #0x500
  407870:	mov	x0, #0x0                   	// #0
  407874:	bl	4018c0 <dcgettext@plt>
  407878:	ldr	x4, [x20, #8]
  40787c:	ldr	x3, [x20]
  407880:	mov	x2, x0
  407884:	mov	w1, #0x1                   	// #1
  407888:	mov	x0, x21
  40788c:	bl	401800 <__fprintf_chk@plt>
  407890:	b	407784 <ferror@plt+0x5e44>
  407894:	mov	w2, #0x5                   	// #5
  407898:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  40789c:	add	x1, x1, #0x518
  4078a0:	mov	x0, #0x0                   	// #0
  4078a4:	bl	4018c0 <dcgettext@plt>
  4078a8:	ldr	x5, [x20, #16]
  4078ac:	ldr	x4, [x20, #8]
  4078b0:	ldr	x3, [x20]
  4078b4:	mov	x2, x0
  4078b8:	mov	w1, #0x1                   	// #1
  4078bc:	mov	x0, x21
  4078c0:	bl	401800 <__fprintf_chk@plt>
  4078c4:	b	407784 <ferror@plt+0x5e44>
  4078c8:	mov	w2, #0x5                   	// #5
  4078cc:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  4078d0:	add	x1, x1, #0x558
  4078d4:	mov	x0, #0x0                   	// #0
  4078d8:	bl	4018c0 <dcgettext@plt>
  4078dc:	ldr	x7, [x20, #32]
  4078e0:	ldr	x6, [x20, #24]
  4078e4:	ldr	x5, [x20, #16]
  4078e8:	ldr	x4, [x20, #8]
  4078ec:	ldr	x3, [x20]
  4078f0:	mov	x2, x0
  4078f4:	mov	w1, #0x1                   	// #1
  4078f8:	mov	x0, x21
  4078fc:	bl	401800 <__fprintf_chk@plt>
  407900:	b	407784 <ferror@plt+0x5e44>
  407904:	mov	w2, #0x5                   	// #5
  407908:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  40790c:	add	x1, x1, #0x580
  407910:	mov	x0, #0x0                   	// #0
  407914:	bl	4018c0 <dcgettext@plt>
  407918:	ldr	x1, [x20, #40]
  40791c:	str	x1, [sp]
  407920:	ldr	x7, [x20, #32]
  407924:	ldr	x6, [x20, #24]
  407928:	ldr	x5, [x20, #16]
  40792c:	ldr	x4, [x20, #8]
  407930:	ldr	x3, [x20]
  407934:	mov	x2, x0
  407938:	mov	w1, #0x1                   	// #1
  40793c:	mov	x0, x21
  407940:	bl	401800 <__fprintf_chk@plt>
  407944:	b	407784 <ferror@plt+0x5e44>
  407948:	mov	w2, #0x5                   	// #5
  40794c:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  407950:	add	x1, x1, #0x5d8
  407954:	mov	x0, #0x0                   	// #0
  407958:	bl	4018c0 <dcgettext@plt>
  40795c:	ldr	x1, [x20, #56]
  407960:	str	x1, [sp, #16]
  407964:	ldr	x1, [x20, #48]
  407968:	str	x1, [sp, #8]
  40796c:	ldr	x1, [x20, #40]
  407970:	str	x1, [sp]
  407974:	ldr	x7, [x20, #32]
  407978:	ldr	x6, [x20, #24]
  40797c:	ldr	x5, [x20, #16]
  407980:	ldr	x4, [x20, #8]
  407984:	ldr	x3, [x20]
  407988:	mov	x2, x0
  40798c:	mov	w1, #0x1                   	// #1
  407990:	mov	x0, x21
  407994:	bl	401800 <__fprintf_chk@plt>
  407998:	b	407784 <ferror@plt+0x5e44>
  40799c:	mov	w2, #0x5                   	// #5
  4079a0:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  4079a4:	add	x1, x1, #0x640
  4079a8:	mov	x0, #0x0                   	// #0
  4079ac:	bl	4018c0 <dcgettext@plt>
  4079b0:	ldr	x1, [x20, #64]
  4079b4:	str	x1, [sp, #24]
  4079b8:	ldr	x1, [x20, #56]
  4079bc:	str	x1, [sp, #16]
  4079c0:	ldr	x1, [x20, #48]
  4079c4:	str	x1, [sp, #8]
  4079c8:	ldr	x1, [x20, #40]
  4079cc:	str	x1, [sp]
  4079d0:	ldr	x7, [x20, #32]
  4079d4:	ldr	x6, [x20, #24]
  4079d8:	ldr	x5, [x20, #16]
  4079dc:	ldr	x4, [x20, #8]
  4079e0:	ldr	x3, [x20]
  4079e4:	mov	x2, x0
  4079e8:	mov	w1, #0x1                   	// #1
  4079ec:	mov	x0, x21
  4079f0:	bl	401800 <__fprintf_chk@plt>
  4079f4:	b	407784 <ferror@plt+0x5e44>
  4079f8:	stp	x29, x30, [sp, #-16]!
  4079fc:	mov	x29, sp
  407a00:	ldr	x5, [x4]
  407a04:	cbz	x5, 407a24 <ferror@plt+0x60e4>
  407a08:	mov	x5, #0x0                   	// #0
  407a0c:	add	x5, x5, #0x1
  407a10:	ldr	x6, [x4, x5, lsl #3]
  407a14:	cbnz	x6, 407a0c <ferror@plt+0x60cc>
  407a18:	bl	407650 <ferror@plt+0x5d10>
  407a1c:	ldp	x29, x30, [sp], #16
  407a20:	ret
  407a24:	mov	x5, #0x0                   	// #0
  407a28:	b	407a18 <ferror@plt+0x60d8>
  407a2c:	stp	x29, x30, [sp, #-96]!
  407a30:	mov	x29, sp
  407a34:	ldr	x7, [x4]
  407a38:	ldr	w8, [x4, #24]
  407a3c:	ldr	x11, [x4, #8]
  407a40:	add	x4, sp, #0x10
  407a44:	mov	x5, #0x0                   	// #0
  407a48:	b	407a84 <ferror@plt+0x6144>
  407a4c:	add	w9, w8, #0x8
  407a50:	cmp	w9, #0x0
  407a54:	b.le	407a98 <ferror@plt+0x6158>
  407a58:	add	x10, x7, #0xf
  407a5c:	mov	w8, w9
  407a60:	mov	x6, x7
  407a64:	and	x7, x10, #0xfffffffffffffff8
  407a68:	ldr	x6, [x6]
  407a6c:	str	x6, [x4]
  407a70:	cbz	x6, 407aa4 <ferror@plt+0x6164>
  407a74:	add	x5, x5, #0x1
  407a78:	add	x4, x4, #0x8
  407a7c:	cmp	x5, #0xa
  407a80:	b.eq	407aa4 <ferror@plt+0x6164>  // b.none
  407a84:	tbnz	w8, #31, 407a4c <ferror@plt+0x610c>
  407a88:	add	x9, x7, #0xf
  407a8c:	mov	x6, x7
  407a90:	and	x7, x9, #0xfffffffffffffff8
  407a94:	b	407a68 <ferror@plt+0x6128>
  407a98:	add	x6, x11, w8, sxtw
  407a9c:	mov	w8, w9
  407aa0:	b	407a68 <ferror@plt+0x6128>
  407aa4:	add	x4, sp, #0x10
  407aa8:	bl	407650 <ferror@plt+0x5d10>
  407aac:	ldp	x29, x30, [sp], #96
  407ab0:	ret
  407ab4:	stp	x29, x30, [sp, #-240]!
  407ab8:	mov	x29, sp
  407abc:	str	x4, [sp, #208]
  407ac0:	str	x5, [sp, #216]
  407ac4:	str	x6, [sp, #224]
  407ac8:	str	x7, [sp, #232]
  407acc:	str	q0, [sp, #80]
  407ad0:	str	q1, [sp, #96]
  407ad4:	str	q2, [sp, #112]
  407ad8:	str	q3, [sp, #128]
  407adc:	str	q4, [sp, #144]
  407ae0:	str	q5, [sp, #160]
  407ae4:	str	q6, [sp, #176]
  407ae8:	str	q7, [sp, #192]
  407aec:	add	x4, sp, #0xf0
  407af0:	str	x4, [sp, #48]
  407af4:	str	x4, [sp, #56]
  407af8:	add	x4, sp, #0xd0
  407afc:	str	x4, [sp, #64]
  407b00:	mov	w4, #0xffffffe0            	// #-32
  407b04:	str	w4, [sp, #72]
  407b08:	mov	w4, #0xffffff80            	// #-128
  407b0c:	str	w4, [sp, #76]
  407b10:	ldp	x4, x5, [sp, #48]
  407b14:	stp	x4, x5, [sp, #16]
  407b18:	ldp	x4, x5, [sp, #64]
  407b1c:	stp	x4, x5, [sp, #32]
  407b20:	add	x4, sp, #0x10
  407b24:	bl	407a2c <ferror@plt+0x60ec>
  407b28:	ldp	x29, x30, [sp], #240
  407b2c:	ret
  407b30:	stp	x29, x30, [sp, #-16]!
  407b34:	mov	x29, sp
  407b38:	mov	w2, #0x5                   	// #5
  407b3c:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  407b40:	add	x1, x1, #0x680
  407b44:	mov	x0, #0x0                   	// #0
  407b48:	bl	4018c0 <dcgettext@plt>
  407b4c:	adrp	x2, 40a000 <ferror@plt+0x86c0>
  407b50:	add	x2, x2, #0x698
  407b54:	mov	x1, x0
  407b58:	mov	w0, #0x1                   	// #1
  407b5c:	bl	4016f0 <__printf_chk@plt>
  407b60:	mov	w2, #0x5                   	// #5
  407b64:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  407b68:	add	x1, x1, #0x6b0
  407b6c:	mov	x0, #0x0                   	// #0
  407b70:	bl	4018c0 <dcgettext@plt>
  407b74:	adrp	x3, 409000 <ferror@plt+0x76c0>
  407b78:	add	x3, x3, #0x620
  407b7c:	adrp	x2, 409000 <ferror@plt+0x76c0>
  407b80:	add	x2, x2, #0x648
  407b84:	mov	x1, x0
  407b88:	mov	w0, #0x1                   	// #1
  407b8c:	bl	4016f0 <__printf_chk@plt>
  407b90:	mov	w2, #0x5                   	// #5
  407b94:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  407b98:	add	x1, x1, #0x6c8
  407b9c:	mov	x0, #0x0                   	// #0
  407ba0:	bl	4018c0 <dcgettext@plt>
  407ba4:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  407ba8:	ldr	x1, [x1, #656]
  407bac:	bl	4018d0 <fputs_unlocked@plt>
  407bb0:	ldp	x29, x30, [sp], #16
  407bb4:	ret
  407bb8:	stp	x29, x30, [sp, #-32]!
  407bbc:	mov	x29, sp
  407bc0:	str	x19, [sp, #16]
  407bc4:	mov	x19, x0
  407bc8:	bl	4016b0 <malloc@plt>
  407bcc:	cmp	x0, #0x0
  407bd0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407bd4:	b.ne	407be4 <ferror@plt+0x62a4>  // b.any
  407bd8:	ldr	x19, [sp, #16]
  407bdc:	ldp	x29, x30, [sp], #32
  407be0:	ret
  407be4:	bl	407e44 <ferror@plt+0x6504>
  407be8:	stp	x29, x30, [sp, #-16]!
  407bec:	mov	x29, sp
  407bf0:	mul	x3, x0, x1
  407bf4:	umulh	x2, x0, x1
  407bf8:	cmp	x2, #0x0
  407bfc:	cset	x2, ne  // ne = any
  407c00:	cmp	x3, #0x0
  407c04:	csinc	x2, x2, xzr, ge  // ge = tcont
  407c08:	cbnz	w2, 407c1c <ferror@plt+0x62dc>
  407c0c:	mul	x0, x0, x1
  407c10:	bl	407bb8 <ferror@plt+0x6278>
  407c14:	ldp	x29, x30, [sp], #16
  407c18:	ret
  407c1c:	bl	407e44 <ferror@plt+0x6504>
  407c20:	stp	x29, x30, [sp, #-16]!
  407c24:	mov	x29, sp
  407c28:	bl	407bb8 <ferror@plt+0x6278>
  407c2c:	ldp	x29, x30, [sp], #16
  407c30:	ret
  407c34:	stp	x29, x30, [sp, #-32]!
  407c38:	mov	x29, sp
  407c3c:	cmp	x1, #0x0
  407c40:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  407c44:	b.ne	407c6c <ferror@plt+0x632c>  // b.any
  407c48:	str	x19, [sp, #16]
  407c4c:	mov	x19, x1
  407c50:	bl	401740 <realloc@plt>
  407c54:	cmp	x0, #0x0
  407c58:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407c5c:	b.ne	407c78 <ferror@plt+0x6338>  // b.any
  407c60:	ldr	x19, [sp, #16]
  407c64:	ldp	x29, x30, [sp], #32
  407c68:	ret
  407c6c:	bl	401850 <free@plt>
  407c70:	mov	x0, #0x0                   	// #0
  407c74:	b	407c64 <ferror@plt+0x6324>
  407c78:	bl	407e44 <ferror@plt+0x6504>
  407c7c:	stp	x29, x30, [sp, #-16]!
  407c80:	mov	x29, sp
  407c84:	mul	x4, x1, x2
  407c88:	umulh	x3, x1, x2
  407c8c:	cmp	x3, #0x0
  407c90:	cset	x3, ne  // ne = any
  407c94:	cmp	x4, #0x0
  407c98:	csinc	x3, x3, xzr, ge  // ge = tcont
  407c9c:	cbnz	w3, 407cb0 <ferror@plt+0x6370>
  407ca0:	mul	x1, x1, x2
  407ca4:	bl	407c34 <ferror@plt+0x62f4>
  407ca8:	ldp	x29, x30, [sp], #16
  407cac:	ret
  407cb0:	bl	407e44 <ferror@plt+0x6504>
  407cb4:	stp	x29, x30, [sp, #-16]!
  407cb8:	mov	x29, sp
  407cbc:	ldr	x3, [x1]
  407cc0:	cbz	x0, 407cf4 <ferror@plt+0x63b4>
  407cc4:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  407cc8:	movk	x4, #0x5554
  407ccc:	udiv	x4, x4, x2
  407cd0:	cmp	x4, x3
  407cd4:	b.ls	407d28 <ferror@plt+0x63e8>  // b.plast
  407cd8:	add	x4, x3, #0x1
  407cdc:	add	x3, x4, x3, lsr #1
  407ce0:	str	x3, [x1]
  407ce4:	mul	x1, x3, x2
  407ce8:	bl	407c34 <ferror@plt+0x62f4>
  407cec:	ldp	x29, x30, [sp], #16
  407cf0:	ret
  407cf4:	cbnz	x3, 407d08 <ferror@plt+0x63c8>
  407cf8:	mov	x3, #0x80                  	// #128
  407cfc:	udiv	x3, x3, x2
  407d00:	cmp	x2, #0x80
  407d04:	cinc	x3, x3, hi  // hi = pmore
  407d08:	mul	x5, x3, x2
  407d0c:	umulh	x4, x3, x2
  407d10:	cmp	x4, #0x0
  407d14:	cset	x4, ne  // ne = any
  407d18:	cmp	x5, #0x0
  407d1c:	csinc	x4, x4, xzr, ge  // ge = tcont
  407d20:	cbz	w4, 407ce0 <ferror@plt+0x63a0>
  407d24:	bl	407e44 <ferror@plt+0x6504>
  407d28:	bl	407e44 <ferror@plt+0x6504>
  407d2c:	stp	x29, x30, [sp, #-16]!
  407d30:	mov	x29, sp
  407d34:	mov	x2, x1
  407d38:	ldr	x1, [x1]
  407d3c:	cbz	x0, 407d68 <ferror@plt+0x6428>
  407d40:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  407d44:	movk	x3, #0x5553
  407d48:	cmp	x1, x3
  407d4c:	b.hi	407d74 <ferror@plt+0x6434>  // b.pmore
  407d50:	add	x3, x1, #0x1
  407d54:	add	x1, x3, x1, lsr #1
  407d58:	str	x1, [x2]
  407d5c:	bl	407c34 <ferror@plt+0x62f4>
  407d60:	ldp	x29, x30, [sp], #16
  407d64:	ret
  407d68:	cbz	x1, 407d78 <ferror@plt+0x6438>
  407d6c:	tbz	x1, #63, 407d58 <ferror@plt+0x6418>
  407d70:	bl	407e44 <ferror@plt+0x6504>
  407d74:	bl	407e44 <ferror@plt+0x6504>
  407d78:	mov	x1, #0x80                  	// #128
  407d7c:	b	407d58 <ferror@plt+0x6418>
  407d80:	stp	x29, x30, [sp, #-32]!
  407d84:	mov	x29, sp
  407d88:	str	x19, [sp, #16]
  407d8c:	mov	x19, x0
  407d90:	bl	407bb8 <ferror@plt+0x6278>
  407d94:	mov	x2, x19
  407d98:	mov	w1, #0x0                   	// #0
  407d9c:	bl	401700 <memset@plt>
  407da0:	ldr	x19, [sp, #16]
  407da4:	ldp	x29, x30, [sp], #32
  407da8:	ret
  407dac:	stp	x29, x30, [sp, #-16]!
  407db0:	mov	x29, sp
  407db4:	mul	x3, x0, x1
  407db8:	umulh	x2, x0, x1
  407dbc:	cmp	x2, #0x0
  407dc0:	cset	x2, ne  // ne = any
  407dc4:	cmp	x3, #0x0
  407dc8:	csinc	x2, x2, xzr, ge  // ge = tcont
  407dcc:	cbnz	w2, 407de0 <ferror@plt+0x64a0>
  407dd0:	bl	401730 <calloc@plt>
  407dd4:	cbz	x0, 407de0 <ferror@plt+0x64a0>
  407dd8:	ldp	x29, x30, [sp], #16
  407ddc:	ret
  407de0:	bl	407e44 <ferror@plt+0x6504>
  407de4:	stp	x29, x30, [sp, #-32]!
  407de8:	mov	x29, sp
  407dec:	stp	x19, x20, [sp, #16]
  407df0:	mov	x20, x0
  407df4:	mov	x19, x1
  407df8:	mov	x0, x1
  407dfc:	bl	407bb8 <ferror@plt+0x6278>
  407e00:	mov	x2, x19
  407e04:	mov	x1, x20
  407e08:	bl	4015a0 <memcpy@plt>
  407e0c:	ldp	x19, x20, [sp, #16]
  407e10:	ldp	x29, x30, [sp], #32
  407e14:	ret
  407e18:	stp	x29, x30, [sp, #-32]!
  407e1c:	mov	x29, sp
  407e20:	str	x19, [sp, #16]
  407e24:	mov	x19, x0
  407e28:	bl	4015e0 <strlen@plt>
  407e2c:	add	x1, x0, #0x1
  407e30:	mov	x0, x19
  407e34:	bl	407de4 <ferror@plt+0x64a4>
  407e38:	ldr	x19, [sp, #16]
  407e3c:	ldp	x29, x30, [sp], #32
  407e40:	ret
  407e44:	stp	x29, x30, [sp, #-32]!
  407e48:	mov	x29, sp
  407e4c:	str	x19, [sp, #16]
  407e50:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  407e54:	ldr	w19, [x0, #528]
  407e58:	mov	w2, #0x5                   	// #5
  407e5c:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  407e60:	add	x1, x1, #0x740
  407e64:	mov	x0, #0x0                   	// #0
  407e68:	bl	4018c0 <dcgettext@plt>
  407e6c:	mov	x3, x0
  407e70:	adrp	x2, 409000 <ferror@plt+0x76c0>
  407e74:	add	x2, x2, #0x738
  407e78:	mov	w1, #0x0                   	// #0
  407e7c:	mov	w0, w19
  407e80:	bl	401600 <error@plt>
  407e84:	bl	401780 <abort@plt>
  407e88:	stp	x29, x30, [sp, #-80]!
  407e8c:	mov	x29, sp
  407e90:	stp	x19, x20, [sp, #16]
  407e94:	stp	x21, x22, [sp, #32]
  407e98:	str	x23, [sp, #48]
  407e9c:	mov	x22, x0
  407ea0:	mov	x20, x2
  407ea4:	mov	x23, x3
  407ea8:	mov	x21, x5
  407eac:	mov	w19, w6
  407eb0:	add	x3, sp, #0x48
  407eb4:	mov	w2, w1
  407eb8:	mov	x1, #0x0                   	// #0
  407ebc:	bl	408448 <ferror@plt+0x6b08>
  407ec0:	cbnz	w0, 407f00 <ferror@plt+0x65c0>
  407ec4:	ldr	x0, [sp, #72]
  407ec8:	cmp	x0, x23
  407ecc:	ccmp	x0, x20, #0x0, ls  // ls = plast
  407ed0:	b.cs	407f4c <ferror@plt+0x660c>  // b.hs, b.nlast
  407ed4:	mov	x1, #0x3fffffff            	// #1073741823
  407ed8:	cmp	x0, x1
  407edc:	b.ls	407ef0 <ferror@plt+0x65b0>  // b.plast
  407ee0:	bl	401910 <__errno_location@plt>
  407ee4:	mov	w1, #0x4b                  	// #75
  407ee8:	str	w1, [x0]
  407eec:	b	407f10 <ferror@plt+0x65d0>
  407ef0:	bl	401910 <__errno_location@plt>
  407ef4:	mov	w1, #0x22                  	// #34
  407ef8:	str	w1, [x0]
  407efc:	b	407f10 <ferror@plt+0x65d0>
  407f00:	cmp	w0, #0x1
  407f04:	b.eq	407f64 <ferror@plt+0x6624>  // b.none
  407f08:	cmp	w0, #0x3
  407f0c:	b.eq	407f74 <ferror@plt+0x6634>  // b.none
  407f10:	cmp	w19, #0x0
  407f14:	csinc	w19, w19, wzr, ne  // ne = any
  407f18:	bl	401910 <__errno_location@plt>
  407f1c:	ldr	w20, [x0]
  407f20:	cmp	w20, #0x16
  407f24:	csel	w20, w20, wzr, ne  // ne = any
  407f28:	mov	x0, x22
  407f2c:	bl	407618 <ferror@plt+0x5cd8>
  407f30:	mov	x4, x0
  407f34:	mov	x3, x21
  407f38:	adrp	x2, 409000 <ferror@plt+0x76c0>
  407f3c:	add	x2, x2, #0xf88
  407f40:	mov	w1, w20
  407f44:	mov	w0, w19
  407f48:	bl	401600 <error@plt>
  407f4c:	ldr	x0, [sp, #72]
  407f50:	ldp	x19, x20, [sp, #16]
  407f54:	ldp	x21, x22, [sp, #32]
  407f58:	ldr	x23, [sp, #48]
  407f5c:	ldp	x29, x30, [sp], #80
  407f60:	ret
  407f64:	bl	401910 <__errno_location@plt>
  407f68:	mov	w1, #0x4b                  	// #75
  407f6c:	str	w1, [x0]
  407f70:	b	407f10 <ferror@plt+0x65d0>
  407f74:	bl	401910 <__errno_location@plt>
  407f78:	str	wzr, [x0]
  407f7c:	b	407f10 <ferror@plt+0x65d0>
  407f80:	stp	x29, x30, [sp, #-16]!
  407f84:	mov	x29, sp
  407f88:	mov	w6, w5
  407f8c:	mov	x5, x4
  407f90:	mov	x4, x3
  407f94:	mov	x3, x2
  407f98:	mov	x2, x1
  407f9c:	mov	w1, #0xa                   	// #10
  407fa0:	bl	407e88 <ferror@plt+0x6548>
  407fa4:	ldp	x29, x30, [sp], #16
  407fa8:	ret
  407fac:	mov	x6, x0
  407fb0:	sub	w3, w2, #0x1
  407fb4:	cbz	w2, 408004 <ferror@plt+0x66c4>
  407fb8:	ldr	x2, [x0]
  407fbc:	mov	w0, #0x0                   	// #0
  407fc0:	sxtw	x1, w1
  407fc4:	mov	w7, #0x1                   	// #1
  407fc8:	mov	w5, #0x0                   	// #0
  407fcc:	b	407fe8 <ferror@plt+0x66a8>
  407fd0:	mul	x2, x2, x1
  407fd4:	mov	w4, w5
  407fd8:	orr	w0, w0, w4
  407fdc:	sub	w3, w3, #0x1
  407fe0:	cmn	w3, #0x1
  407fe4:	b.eq	407ffc <ferror@plt+0x66bc>  // b.none
  407fe8:	umulh	x4, x2, x1
  407fec:	cbz	x4, 407fd0 <ferror@plt+0x6690>
  407ff0:	mov	x2, #0xffffffffffffffff    	// #-1
  407ff4:	mov	w4, w7
  407ff8:	b	407fd8 <ferror@plt+0x6698>
  407ffc:	str	x2, [x6]
  408000:	ret
  408004:	mov	w0, #0x0                   	// #0
  408008:	b	408000 <ferror@plt+0x66c0>
  40800c:	stp	x29, x30, [sp, #-96]!
  408010:	mov	x29, sp
  408014:	stp	x19, x20, [sp, #16]
  408018:	stp	x21, x22, [sp, #32]
  40801c:	stp	x23, x24, [sp, #48]
  408020:	stp	x25, x26, [sp, #64]
  408024:	cmp	w2, #0x24
  408028:	b.hi	408068 <ferror@plt+0x6728>  // b.pmore
  40802c:	mov	x25, x0
  408030:	mov	w24, w2
  408034:	mov	x23, x3
  408038:	mov	x21, x4
  40803c:	cmp	x1, #0x0
  408040:	add	x0, sp, #0x58
  408044:	csel	x20, x0, x1, eq  // eq = none
  408048:	bl	401910 <__errno_location@plt>
  40804c:	mov	x26, x0
  408050:	str	wzr, [x0]
  408054:	ldrb	w19, [x25]
  408058:	bl	401820 <__ctype_b_loc@plt>
  40805c:	ldr	x2, [x0]
  408060:	mov	x0, x25
  408064:	b	40808c <ferror@plt+0x674c>
  408068:	adrp	x3, 40a000 <ferror@plt+0x86c0>
  40806c:	add	x3, x3, #0x790
  408070:	mov	w2, #0x54                  	// #84
  408074:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  408078:	add	x1, x1, #0x758
  40807c:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  408080:	add	x0, x0, #0x768
  408084:	bl	401900 <__assert_fail@plt>
  408088:	ldrb	w19, [x0, #1]!
  40808c:	and	x1, x19, #0xff
  408090:	ldrh	w1, [x2, x1, lsl #1]
  408094:	tbnz	w1, #13, 408088 <ferror@plt+0x6748>
  408098:	mov	w22, #0x4                   	// #4
  40809c:	cmp	w19, #0x2d
  4080a0:	b.eq	4081e4 <ferror@plt+0x68a4>  // b.none
  4080a4:	mov	w2, w24
  4080a8:	mov	x1, x20
  4080ac:	mov	x0, x25
  4080b0:	bl	4015d0 <strtoul@plt>
  4080b4:	str	x0, [sp, #80]
  4080b8:	ldr	x24, [x20]
  4080bc:	cmp	x24, x25
  4080c0:	b.eq	4080e0 <ferror@plt+0x67a0>  // b.none
  4080c4:	ldr	w1, [x26]
  4080c8:	cbz	w1, 4081cc <ferror@plt+0x688c>
  4080cc:	mov	w22, #0x4                   	// #4
  4080d0:	cmp	w1, #0x22
  4080d4:	b.ne	4081e4 <ferror@plt+0x68a4>  // b.any
  4080d8:	mov	w22, #0x1                   	// #1
  4080dc:	b	4081d0 <ferror@plt+0x6890>
  4080e0:	cbz	x21, 4083d8 <ferror@plt+0x6a98>
  4080e4:	ldrb	w1, [x25]
  4080e8:	cbz	w1, 4081e4 <ferror@plt+0x68a4>
  4080ec:	mov	x0, x21
  4080f0:	bl	401870 <strchr@plt>
  4080f4:	cbz	x0, 4083e0 <ferror@plt+0x6aa0>
  4080f8:	mov	x0, #0x1                   	// #1
  4080fc:	str	x0, [sp, #80]
  408100:	ldrb	w19, [x24]
  408104:	mov	w22, #0x0                   	// #0
  408108:	mov	w1, w19
  40810c:	mov	x0, x21
  408110:	bl	401870 <strchr@plt>
  408114:	cbz	x0, 408208 <ferror@plt+0x68c8>
  408118:	sub	w0, w19, #0x45
  40811c:	and	w0, w0, #0xff
  408120:	cmp	w0, #0x2f
  408124:	b.hi	408230 <ferror@plt+0x68f0>  // b.pmore
  408128:	mov	x2, #0x1                   	// #1
  40812c:	lsl	x0, x2, x0
  408130:	mov	w25, #0x1                   	// #1
  408134:	mov	w1, #0x400                 	// #1024
  408138:	mov	x2, #0x8945                	// #35141
  40813c:	movk	x2, #0x30, lsl #16
  408140:	movk	x2, #0x8144, lsl #32
  408144:	tst	x0, x2
  408148:	b.eq	408188 <ferror@plt+0x6848>  // b.none
  40814c:	mov	w1, #0x30                  	// #48
  408150:	mov	x0, x21
  408154:	bl	401870 <strchr@plt>
  408158:	cbz	x0, 40823c <ferror@plt+0x68fc>
  40815c:	ldrb	w0, [x24, #1]
  408160:	cmp	w0, #0x44
  408164:	b.eq	408248 <ferror@plt+0x6908>  // b.none
  408168:	cmp	w0, #0x69
  40816c:	b.eq	408218 <ferror@plt+0x68d8>  // b.none
  408170:	cmp	w0, #0x42
  408174:	mov	w25, #0x2                   	// #2
  408178:	csinc	w25, w25, wzr, eq  // eq = none
  40817c:	mov	w1, #0x400                 	// #1024
  408180:	mov	w0, #0x3e8                 	// #1000
  408184:	csel	w1, w1, w0, ne  // ne = any
  408188:	cmp	w19, #0x5a
  40818c:	b.eq	408390 <ferror@plt+0x6a50>  // b.none
  408190:	b.hi	4082b0 <ferror@plt+0x6970>  // b.pmore
  408194:	cmp	w19, #0x4d
  408198:	b.eq	408330 <ferror@plt+0x69f0>  // b.none
  40819c:	b.hi	408278 <ferror@plt+0x6938>  // b.pmore
  4081a0:	cmp	w19, #0x45
  4081a4:	b.eq	408360 <ferror@plt+0x6a20>  // b.none
  4081a8:	b.ls	408254 <ferror@plt+0x6914>  // b.plast
  4081ac:	cmp	w19, #0x47
  4081b0:	b.eq	4082f4 <ferror@plt+0x69b4>  // b.none
  4081b4:	cmp	w19, #0x4b
  4081b8:	b.ne	4083a0 <ferror@plt+0x6a60>  // b.any
  4081bc:	mov	w2, #0x1                   	// #1
  4081c0:	add	x0, sp, #0x50
  4081c4:	bl	407fac <ferror@plt+0x666c>
  4081c8:	b	4083b4 <ferror@plt+0x6a74>
  4081cc:	mov	w22, #0x0                   	// #0
  4081d0:	cbz	x21, 408200 <ferror@plt+0x68c0>
  4081d4:	ldrb	w19, [x24]
  4081d8:	cbnz	w19, 408108 <ferror@plt+0x67c8>
  4081dc:	ldr	x0, [sp, #80]
  4081e0:	str	x0, [x23]
  4081e4:	mov	w0, w22
  4081e8:	ldp	x19, x20, [sp, #16]
  4081ec:	ldp	x21, x22, [sp, #32]
  4081f0:	ldp	x23, x24, [sp, #48]
  4081f4:	ldp	x25, x26, [sp, #64]
  4081f8:	ldp	x29, x30, [sp], #96
  4081fc:	ret
  408200:	str	x0, [x23]
  408204:	b	4081e4 <ferror@plt+0x68a4>
  408208:	ldr	x0, [sp, #80]
  40820c:	str	x0, [x23]
  408210:	orr	w22, w22, #0x2
  408214:	b	4081e4 <ferror@plt+0x68a4>
  408218:	ldrb	w0, [x24, #2]
  40821c:	cmp	w0, #0x42
  408220:	mov	w25, #0x3                   	// #3
  408224:	csinc	w25, w25, wzr, eq  // eq = none
  408228:	mov	w1, #0x400                 	// #1024
  40822c:	b	408188 <ferror@plt+0x6848>
  408230:	mov	w25, #0x1                   	// #1
  408234:	mov	w1, #0x400                 	// #1024
  408238:	b	408188 <ferror@plt+0x6848>
  40823c:	mov	w25, #0x1                   	// #1
  408240:	mov	w1, #0x400                 	// #1024
  408244:	b	408188 <ferror@plt+0x6848>
  408248:	mov	w25, #0x2                   	// #2
  40824c:	mov	w1, #0x3e8                 	// #1000
  408250:	b	408188 <ferror@plt+0x6848>
  408254:	cmp	w19, #0x42
  408258:	b.ne	4083a0 <ferror@plt+0x6a60>  // b.any
  40825c:	ldr	x0, [sp, #80]
  408260:	cmp	xzr, x0, lsr #54
  408264:	b.ne	408350 <ferror@plt+0x6a10>  // b.any
  408268:	lsl	x0, x0, #10
  40826c:	str	x0, [sp, #80]
  408270:	mov	w0, #0x0                   	// #0
  408274:	b	4083b4 <ferror@plt+0x6a74>
  408278:	cmp	w19, #0x54
  40827c:	b.eq	408370 <ferror@plt+0x6a30>  // b.none
  408280:	cmp	w19, #0x59
  408284:	b.ne	408298 <ferror@plt+0x6958>  // b.any
  408288:	mov	w2, #0x8                   	// #8
  40828c:	add	x0, sp, #0x50
  408290:	bl	407fac <ferror@plt+0x666c>
  408294:	b	4083b4 <ferror@plt+0x6a74>
  408298:	cmp	w19, #0x50
  40829c:	b.ne	4083a0 <ferror@plt+0x6a60>  // b.any
  4082a0:	mov	w2, #0x5                   	// #5
  4082a4:	add	x0, sp, #0x50
  4082a8:	bl	407fac <ferror@plt+0x666c>
  4082ac:	b	4083b4 <ferror@plt+0x6a74>
  4082b0:	cmp	w19, #0x6b
  4082b4:	b.eq	4081bc <ferror@plt+0x687c>  // b.none
  4082b8:	b.ls	4082e4 <ferror@plt+0x69a4>  // b.plast
  4082bc:	cmp	w19, #0x74
  4082c0:	b.eq	408370 <ferror@plt+0x6a30>  // b.none
  4082c4:	cmp	w19, #0x77
  4082c8:	b.ne	408328 <ferror@plt+0x69e8>  // b.any
  4082cc:	ldr	x0, [sp, #80]
  4082d0:	tbnz	x0, #63, 408380 <ferror@plt+0x6a40>
  4082d4:	lsl	x0, x0, #1
  4082d8:	str	x0, [sp, #80]
  4082dc:	mov	w0, #0x0                   	// #0
  4082e0:	b	4083b4 <ferror@plt+0x6a74>
  4082e4:	cmp	w19, #0x63
  4082e8:	b.eq	4083b0 <ferror@plt+0x6a70>  // b.none
  4082ec:	cmp	w19, #0x67
  4082f0:	b.ne	408304 <ferror@plt+0x69c4>  // b.any
  4082f4:	mov	w2, #0x3                   	// #3
  4082f8:	add	x0, sp, #0x50
  4082fc:	bl	407fac <ferror@plt+0x666c>
  408300:	b	4083b4 <ferror@plt+0x6a74>
  408304:	cmp	w19, #0x62
  408308:	b.ne	4083a0 <ferror@plt+0x6a60>  // b.any
  40830c:	ldr	x0, [sp, #80]
  408310:	cmp	xzr, x0, lsr #55
  408314:	b.ne	408340 <ferror@plt+0x6a00>  // b.any
  408318:	lsl	x0, x0, #9
  40831c:	str	x0, [sp, #80]
  408320:	mov	w0, #0x0                   	// #0
  408324:	b	4083b4 <ferror@plt+0x6a74>
  408328:	cmp	w19, #0x6d
  40832c:	b.ne	4083a0 <ferror@plt+0x6a60>  // b.any
  408330:	mov	w2, #0x2                   	// #2
  408334:	add	x0, sp, #0x50
  408338:	bl	407fac <ferror@plt+0x666c>
  40833c:	b	4083b4 <ferror@plt+0x6a74>
  408340:	mov	x0, #0xffffffffffffffff    	// #-1
  408344:	str	x0, [sp, #80]
  408348:	mov	w0, #0x1                   	// #1
  40834c:	b	4083b4 <ferror@plt+0x6a74>
  408350:	mov	x0, #0xffffffffffffffff    	// #-1
  408354:	str	x0, [sp, #80]
  408358:	mov	w0, #0x1                   	// #1
  40835c:	b	4083b4 <ferror@plt+0x6a74>
  408360:	mov	w2, #0x6                   	// #6
  408364:	add	x0, sp, #0x50
  408368:	bl	407fac <ferror@plt+0x666c>
  40836c:	b	4083b4 <ferror@plt+0x6a74>
  408370:	mov	w2, #0x4                   	// #4
  408374:	add	x0, sp, #0x50
  408378:	bl	407fac <ferror@plt+0x666c>
  40837c:	b	4083b4 <ferror@plt+0x6a74>
  408380:	mov	x0, #0xffffffffffffffff    	// #-1
  408384:	str	x0, [sp, #80]
  408388:	mov	w0, #0x1                   	// #1
  40838c:	b	4083b4 <ferror@plt+0x6a74>
  408390:	mov	w2, #0x7                   	// #7
  408394:	add	x0, sp, #0x50
  408398:	bl	407fac <ferror@plt+0x666c>
  40839c:	b	4083b4 <ferror@plt+0x6a74>
  4083a0:	ldr	x0, [sp, #80]
  4083a4:	str	x0, [x23]
  4083a8:	orr	w22, w22, #0x2
  4083ac:	b	4081e4 <ferror@plt+0x68a4>
  4083b0:	mov	w0, #0x0                   	// #0
  4083b4:	orr	w22, w22, w0
  4083b8:	ldr	x0, [x20]
  4083bc:	add	x1, x0, w25, sxtw
  4083c0:	str	x1, [x20]
  4083c4:	ldrb	w1, [x0, w25, sxtw]
  4083c8:	orr	w0, w22, #0x2
  4083cc:	cmp	w1, #0x0
  4083d0:	csel	w22, w0, w22, ne  // ne = any
  4083d4:	b	4081dc <ferror@plt+0x689c>
  4083d8:	mov	w22, #0x4                   	// #4
  4083dc:	b	4081e4 <ferror@plt+0x68a4>
  4083e0:	mov	w22, #0x4                   	// #4
  4083e4:	b	4081e4 <ferror@plt+0x68a4>
  4083e8:	mov	x6, x0
  4083ec:	sub	w3, w2, #0x1
  4083f0:	cbz	w2, 408440 <ferror@plt+0x6b00>
  4083f4:	ldr	x2, [x0]
  4083f8:	mov	w0, #0x0                   	// #0
  4083fc:	sxtw	x1, w1
  408400:	mov	w7, #0x1                   	// #1
  408404:	mov	w5, #0x0                   	// #0
  408408:	b	408424 <ferror@plt+0x6ae4>
  40840c:	mul	x2, x2, x1
  408410:	mov	w4, w5
  408414:	orr	w0, w0, w4
  408418:	sub	w3, w3, #0x1
  40841c:	cmn	w3, #0x1
  408420:	b.eq	408438 <ferror@plt+0x6af8>  // b.none
  408424:	umulh	x4, x2, x1
  408428:	cbz	x4, 40840c <ferror@plt+0x6acc>
  40842c:	mov	x2, #0xffffffffffffffff    	// #-1
  408430:	mov	w4, w7
  408434:	b	408414 <ferror@plt+0x6ad4>
  408438:	str	x2, [x6]
  40843c:	ret
  408440:	mov	w0, #0x0                   	// #0
  408444:	b	40843c <ferror@plt+0x6afc>
  408448:	stp	x29, x30, [sp, #-96]!
  40844c:	mov	x29, sp
  408450:	stp	x19, x20, [sp, #16]
  408454:	stp	x21, x22, [sp, #32]
  408458:	stp	x23, x24, [sp, #48]
  40845c:	stp	x25, x26, [sp, #64]
  408460:	cmp	w2, #0x24
  408464:	b.hi	4084a4 <ferror@plt+0x6b64>  // b.pmore
  408468:	mov	x25, x0
  40846c:	mov	w24, w2
  408470:	mov	x23, x3
  408474:	mov	x21, x4
  408478:	cmp	x1, #0x0
  40847c:	add	x0, sp, #0x58
  408480:	csel	x20, x0, x1, eq  // eq = none
  408484:	bl	401910 <__errno_location@plt>
  408488:	mov	x26, x0
  40848c:	str	wzr, [x0]
  408490:	ldrb	w19, [x25]
  408494:	bl	401820 <__ctype_b_loc@plt>
  408498:	ldr	x2, [x0]
  40849c:	mov	x0, x25
  4084a0:	b	4084c8 <ferror@plt+0x6b88>
  4084a4:	adrp	x3, 40a000 <ferror@plt+0x86c0>
  4084a8:	add	x3, x3, #0x7a0
  4084ac:	mov	w2, #0x54                  	// #84
  4084b0:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  4084b4:	add	x1, x1, #0x758
  4084b8:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  4084bc:	add	x0, x0, #0x768
  4084c0:	bl	401900 <__assert_fail@plt>
  4084c4:	ldrb	w19, [x0, #1]!
  4084c8:	and	x1, x19, #0xff
  4084cc:	ldrh	w1, [x2, x1, lsl #1]
  4084d0:	tbnz	w1, #13, 4084c4 <ferror@plt+0x6b84>
  4084d4:	mov	w22, #0x4                   	// #4
  4084d8:	cmp	w19, #0x2d
  4084dc:	b.eq	408624 <ferror@plt+0x6ce4>  // b.none
  4084e0:	mov	w3, #0x0                   	// #0
  4084e4:	mov	w2, w24
  4084e8:	mov	x1, x20
  4084ec:	mov	x0, x25
  4084f0:	bl	401720 <__strtoul_internal@plt>
  4084f4:	str	x0, [sp, #80]
  4084f8:	ldr	x24, [x20]
  4084fc:	cmp	x24, x25
  408500:	b.eq	408520 <ferror@plt+0x6be0>  // b.none
  408504:	ldr	w1, [x26]
  408508:	cbz	w1, 40860c <ferror@plt+0x6ccc>
  40850c:	mov	w22, #0x4                   	// #4
  408510:	cmp	w1, #0x22
  408514:	b.ne	408624 <ferror@plt+0x6ce4>  // b.any
  408518:	mov	w22, #0x1                   	// #1
  40851c:	b	408610 <ferror@plt+0x6cd0>
  408520:	cbz	x21, 408818 <ferror@plt+0x6ed8>
  408524:	ldrb	w1, [x25]
  408528:	cbz	w1, 408624 <ferror@plt+0x6ce4>
  40852c:	mov	x0, x21
  408530:	bl	401870 <strchr@plt>
  408534:	cbz	x0, 408820 <ferror@plt+0x6ee0>
  408538:	mov	x0, #0x1                   	// #1
  40853c:	str	x0, [sp, #80]
  408540:	ldrb	w19, [x24]
  408544:	mov	w22, #0x0                   	// #0
  408548:	mov	w1, w19
  40854c:	mov	x0, x21
  408550:	bl	401870 <strchr@plt>
  408554:	cbz	x0, 408648 <ferror@plt+0x6d08>
  408558:	sub	w0, w19, #0x45
  40855c:	and	w0, w0, #0xff
  408560:	cmp	w0, #0x2f
  408564:	b.hi	408670 <ferror@plt+0x6d30>  // b.pmore
  408568:	mov	x2, #0x1                   	// #1
  40856c:	lsl	x0, x2, x0
  408570:	mov	w25, #0x1                   	// #1
  408574:	mov	w1, #0x400                 	// #1024
  408578:	mov	x2, #0x8945                	// #35141
  40857c:	movk	x2, #0x30, lsl #16
  408580:	movk	x2, #0x8144, lsl #32
  408584:	tst	x0, x2
  408588:	b.eq	4085c8 <ferror@plt+0x6c88>  // b.none
  40858c:	mov	w1, #0x30                  	// #48
  408590:	mov	x0, x21
  408594:	bl	401870 <strchr@plt>
  408598:	cbz	x0, 40867c <ferror@plt+0x6d3c>
  40859c:	ldrb	w0, [x24, #1]
  4085a0:	cmp	w0, #0x44
  4085a4:	b.eq	408688 <ferror@plt+0x6d48>  // b.none
  4085a8:	cmp	w0, #0x69
  4085ac:	b.eq	408658 <ferror@plt+0x6d18>  // b.none
  4085b0:	cmp	w0, #0x42
  4085b4:	mov	w25, #0x2                   	// #2
  4085b8:	csinc	w25, w25, wzr, eq  // eq = none
  4085bc:	mov	w1, #0x400                 	// #1024
  4085c0:	mov	w0, #0x3e8                 	// #1000
  4085c4:	csel	w1, w1, w0, ne  // ne = any
  4085c8:	cmp	w19, #0x5a
  4085cc:	b.eq	4087d0 <ferror@plt+0x6e90>  // b.none
  4085d0:	b.hi	4086f0 <ferror@plt+0x6db0>  // b.pmore
  4085d4:	cmp	w19, #0x4d
  4085d8:	b.eq	408770 <ferror@plt+0x6e30>  // b.none
  4085dc:	b.hi	4086b8 <ferror@plt+0x6d78>  // b.pmore
  4085e0:	cmp	w19, #0x45
  4085e4:	b.eq	4087a0 <ferror@plt+0x6e60>  // b.none
  4085e8:	b.ls	408694 <ferror@plt+0x6d54>  // b.plast
  4085ec:	cmp	w19, #0x47
  4085f0:	b.eq	408734 <ferror@plt+0x6df4>  // b.none
  4085f4:	cmp	w19, #0x4b
  4085f8:	b.ne	4087e0 <ferror@plt+0x6ea0>  // b.any
  4085fc:	mov	w2, #0x1                   	// #1
  408600:	add	x0, sp, #0x50
  408604:	bl	4083e8 <ferror@plt+0x6aa8>
  408608:	b	4087f4 <ferror@plt+0x6eb4>
  40860c:	mov	w22, #0x0                   	// #0
  408610:	cbz	x21, 408640 <ferror@plt+0x6d00>
  408614:	ldrb	w19, [x24]
  408618:	cbnz	w19, 408548 <ferror@plt+0x6c08>
  40861c:	ldr	x0, [sp, #80]
  408620:	str	x0, [x23]
  408624:	mov	w0, w22
  408628:	ldp	x19, x20, [sp, #16]
  40862c:	ldp	x21, x22, [sp, #32]
  408630:	ldp	x23, x24, [sp, #48]
  408634:	ldp	x25, x26, [sp, #64]
  408638:	ldp	x29, x30, [sp], #96
  40863c:	ret
  408640:	str	x0, [x23]
  408644:	b	408624 <ferror@plt+0x6ce4>
  408648:	ldr	x0, [sp, #80]
  40864c:	str	x0, [x23]
  408650:	orr	w22, w22, #0x2
  408654:	b	408624 <ferror@plt+0x6ce4>
  408658:	ldrb	w0, [x24, #2]
  40865c:	cmp	w0, #0x42
  408660:	mov	w25, #0x3                   	// #3
  408664:	csinc	w25, w25, wzr, eq  // eq = none
  408668:	mov	w1, #0x400                 	// #1024
  40866c:	b	4085c8 <ferror@plt+0x6c88>
  408670:	mov	w25, #0x1                   	// #1
  408674:	mov	w1, #0x400                 	// #1024
  408678:	b	4085c8 <ferror@plt+0x6c88>
  40867c:	mov	w25, #0x1                   	// #1
  408680:	mov	w1, #0x400                 	// #1024
  408684:	b	4085c8 <ferror@plt+0x6c88>
  408688:	mov	w25, #0x2                   	// #2
  40868c:	mov	w1, #0x3e8                 	// #1000
  408690:	b	4085c8 <ferror@plt+0x6c88>
  408694:	cmp	w19, #0x42
  408698:	b.ne	4087e0 <ferror@plt+0x6ea0>  // b.any
  40869c:	ldr	x0, [sp, #80]
  4086a0:	cmp	xzr, x0, lsr #54
  4086a4:	b.ne	408790 <ferror@plt+0x6e50>  // b.any
  4086a8:	lsl	x0, x0, #10
  4086ac:	str	x0, [sp, #80]
  4086b0:	mov	w0, #0x0                   	// #0
  4086b4:	b	4087f4 <ferror@plt+0x6eb4>
  4086b8:	cmp	w19, #0x54
  4086bc:	b.eq	4087b0 <ferror@plt+0x6e70>  // b.none
  4086c0:	cmp	w19, #0x59
  4086c4:	b.ne	4086d8 <ferror@plt+0x6d98>  // b.any
  4086c8:	mov	w2, #0x8                   	// #8
  4086cc:	add	x0, sp, #0x50
  4086d0:	bl	4083e8 <ferror@plt+0x6aa8>
  4086d4:	b	4087f4 <ferror@plt+0x6eb4>
  4086d8:	cmp	w19, #0x50
  4086dc:	b.ne	4087e0 <ferror@plt+0x6ea0>  // b.any
  4086e0:	mov	w2, #0x5                   	// #5
  4086e4:	add	x0, sp, #0x50
  4086e8:	bl	4083e8 <ferror@plt+0x6aa8>
  4086ec:	b	4087f4 <ferror@plt+0x6eb4>
  4086f0:	cmp	w19, #0x6b
  4086f4:	b.eq	4085fc <ferror@plt+0x6cbc>  // b.none
  4086f8:	b.ls	408724 <ferror@plt+0x6de4>  // b.plast
  4086fc:	cmp	w19, #0x74
  408700:	b.eq	4087b0 <ferror@plt+0x6e70>  // b.none
  408704:	cmp	w19, #0x77
  408708:	b.ne	408768 <ferror@plt+0x6e28>  // b.any
  40870c:	ldr	x0, [sp, #80]
  408710:	tbnz	x0, #63, 4087c0 <ferror@plt+0x6e80>
  408714:	lsl	x0, x0, #1
  408718:	str	x0, [sp, #80]
  40871c:	mov	w0, #0x0                   	// #0
  408720:	b	4087f4 <ferror@plt+0x6eb4>
  408724:	cmp	w19, #0x63
  408728:	b.eq	4087f0 <ferror@plt+0x6eb0>  // b.none
  40872c:	cmp	w19, #0x67
  408730:	b.ne	408744 <ferror@plt+0x6e04>  // b.any
  408734:	mov	w2, #0x3                   	// #3
  408738:	add	x0, sp, #0x50
  40873c:	bl	4083e8 <ferror@plt+0x6aa8>
  408740:	b	4087f4 <ferror@plt+0x6eb4>
  408744:	cmp	w19, #0x62
  408748:	b.ne	4087e0 <ferror@plt+0x6ea0>  // b.any
  40874c:	ldr	x0, [sp, #80]
  408750:	cmp	xzr, x0, lsr #55
  408754:	b.ne	408780 <ferror@plt+0x6e40>  // b.any
  408758:	lsl	x0, x0, #9
  40875c:	str	x0, [sp, #80]
  408760:	mov	w0, #0x0                   	// #0
  408764:	b	4087f4 <ferror@plt+0x6eb4>
  408768:	cmp	w19, #0x6d
  40876c:	b.ne	4087e0 <ferror@plt+0x6ea0>  // b.any
  408770:	mov	w2, #0x2                   	// #2
  408774:	add	x0, sp, #0x50
  408778:	bl	4083e8 <ferror@plt+0x6aa8>
  40877c:	b	4087f4 <ferror@plt+0x6eb4>
  408780:	mov	x0, #0xffffffffffffffff    	// #-1
  408784:	str	x0, [sp, #80]
  408788:	mov	w0, #0x1                   	// #1
  40878c:	b	4087f4 <ferror@plt+0x6eb4>
  408790:	mov	x0, #0xffffffffffffffff    	// #-1
  408794:	str	x0, [sp, #80]
  408798:	mov	w0, #0x1                   	// #1
  40879c:	b	4087f4 <ferror@plt+0x6eb4>
  4087a0:	mov	w2, #0x6                   	// #6
  4087a4:	add	x0, sp, #0x50
  4087a8:	bl	4083e8 <ferror@plt+0x6aa8>
  4087ac:	b	4087f4 <ferror@plt+0x6eb4>
  4087b0:	mov	w2, #0x4                   	// #4
  4087b4:	add	x0, sp, #0x50
  4087b8:	bl	4083e8 <ferror@plt+0x6aa8>
  4087bc:	b	4087f4 <ferror@plt+0x6eb4>
  4087c0:	mov	x0, #0xffffffffffffffff    	// #-1
  4087c4:	str	x0, [sp, #80]
  4087c8:	mov	w0, #0x1                   	// #1
  4087cc:	b	4087f4 <ferror@plt+0x6eb4>
  4087d0:	mov	w2, #0x7                   	// #7
  4087d4:	add	x0, sp, #0x50
  4087d8:	bl	4083e8 <ferror@plt+0x6aa8>
  4087dc:	b	4087f4 <ferror@plt+0x6eb4>
  4087e0:	ldr	x0, [sp, #80]
  4087e4:	str	x0, [x23]
  4087e8:	orr	w22, w22, #0x2
  4087ec:	b	408624 <ferror@plt+0x6ce4>
  4087f0:	mov	w0, #0x0                   	// #0
  4087f4:	orr	w22, w22, w0
  4087f8:	ldr	x0, [x20]
  4087fc:	add	x1, x0, w25, sxtw
  408800:	str	x1, [x20]
  408804:	ldrb	w1, [x0, w25, sxtw]
  408808:	orr	w0, w22, #0x2
  40880c:	cmp	w1, #0x0
  408810:	csel	w22, w0, w22, ne  // ne = any
  408814:	b	40861c <ferror@plt+0x6cdc>
  408818:	mov	w22, #0x4                   	// #4
  40881c:	b	408624 <ferror@plt+0x6ce4>
  408820:	mov	w22, #0x4                   	// #4
  408824:	b	408624 <ferror@plt+0x6ce4>
  408828:	stp	x29, x30, [sp, #-48]!
  40882c:	mov	x29, sp
  408830:	stp	x19, x20, [sp, #16]
  408834:	mov	x19, x0
  408838:	bl	401660 <fileno@plt>
  40883c:	tbnz	w0, #31, 408898 <ferror@plt+0x6f58>
  408840:	mov	x0, x19
  408844:	bl	4018e0 <__freading@plt>
  408848:	cbz	w0, 408868 <ferror@plt+0x6f28>
  40884c:	mov	x0, x19
  408850:	bl	401660 <fileno@plt>
  408854:	mov	w2, #0x1                   	// #1
  408858:	mov	x1, #0x0                   	// #0
  40885c:	bl	401630 <lseek@plt>
  408860:	cmn	x0, #0x1
  408864:	b.eq	4088b4 <ferror@plt+0x6f74>  // b.none
  408868:	mov	x0, x19
  40886c:	bl	408be4 <ferror@plt+0x72a4>
  408870:	cbz	w0, 4088b4 <ferror@plt+0x6f74>
  408874:	str	x21, [sp, #32]
  408878:	bl	401910 <__errno_location@plt>
  40887c:	mov	x20, x0
  408880:	ldr	w21, [x0]
  408884:	mov	x0, x19
  408888:	bl	401680 <fclose@plt>
  40888c:	cbnz	w21, 4088a4 <ferror@plt+0x6f64>
  408890:	ldr	x21, [sp, #32]
  408894:	b	4088bc <ferror@plt+0x6f7c>
  408898:	mov	x0, x19
  40889c:	bl	401680 <fclose@plt>
  4088a0:	b	4088bc <ferror@plt+0x6f7c>
  4088a4:	str	w21, [x20]
  4088a8:	mov	w0, #0xffffffff            	// #-1
  4088ac:	ldr	x21, [sp, #32]
  4088b0:	b	4088bc <ferror@plt+0x6f7c>
  4088b4:	mov	x0, x19
  4088b8:	bl	401680 <fclose@plt>
  4088bc:	ldp	x19, x20, [sp, #16]
  4088c0:	ldp	x29, x30, [sp], #48
  4088c4:	ret
  4088c8:	stp	x29, x30, [sp, #-112]!
  4088cc:	mov	x29, sp
  4088d0:	stp	x19, x20, [sp, #16]
  4088d4:	mov	w19, w0
  4088d8:	str	x2, [sp, #80]
  4088dc:	str	x3, [sp, #88]
  4088e0:	str	x4, [sp, #96]
  4088e4:	str	x5, [sp, #104]
  4088e8:	add	x0, sp, #0x70
  4088ec:	str	x0, [sp, #48]
  4088f0:	str	x0, [sp, #56]
  4088f4:	add	x0, sp, #0x50
  4088f8:	str	x0, [sp, #64]
  4088fc:	mov	w0, #0xffffffe0            	// #-32
  408900:	str	w0, [sp, #72]
  408904:	str	wzr, [sp, #76]
  408908:	cbz	w1, 40894c <ferror@plt+0x700c>
  40890c:	cmp	w1, #0x406
  408910:	b.eq	4089b4 <ferror@plt+0x7074>  // b.none
  408914:	cmp	w1, #0xb
  408918:	b.gt	408b14 <ferror@plt+0x71d4>
  40891c:	tbz	w1, #31, 408af0 <ferror@plt+0x71b0>
  408920:	ldr	w2, [sp, #72]
  408924:	ldr	x0, [sp, #48]
  408928:	tbnz	w2, #31, 408ba8 <ferror@plt+0x7268>
  40892c:	add	x2, x0, #0xf
  408930:	and	x2, x2, #0xfffffffffffffff8
  408934:	str	x2, [sp, #48]
  408938:	ldr	x2, [x0]
  40893c:	mov	w0, w19
  408940:	bl	401890 <fcntl@plt>
  408944:	mov	w20, w0
  408948:	b	408978 <ferror@plt+0x7038>
  40894c:	ldr	w1, [sp, #72]
  408950:	ldr	x0, [sp, #48]
  408954:	tbnz	w1, #31, 408988 <ferror@plt+0x7048>
  408958:	add	x1, x0, #0xb
  40895c:	and	x1, x1, #0xfffffffffffffff8
  408960:	str	x1, [sp, #48]
  408964:	ldr	w2, [x0]
  408968:	mov	w1, #0x0                   	// #0
  40896c:	mov	w0, w19
  408970:	bl	401890 <fcntl@plt>
  408974:	mov	w20, w0
  408978:	mov	w0, w20
  40897c:	ldp	x19, x20, [sp, #16]
  408980:	ldp	x29, x30, [sp], #112
  408984:	ret
  408988:	add	w2, w1, #0x8
  40898c:	str	w2, [sp, #72]
  408990:	cmp	w2, #0x0
  408994:	b.le	4089a8 <ferror@plt+0x7068>
  408998:	add	x1, x0, #0xb
  40899c:	and	x1, x1, #0xfffffffffffffff8
  4089a0:	str	x1, [sp, #48]
  4089a4:	b	408964 <ferror@plt+0x7024>
  4089a8:	ldr	x0, [sp, #56]
  4089ac:	add	x0, x0, w1, sxtw
  4089b0:	b	408964 <ferror@plt+0x7024>
  4089b4:	str	x21, [sp, #32]
  4089b8:	ldr	w1, [sp, #72]
  4089bc:	ldr	x0, [sp, #48]
  4089c0:	tbnz	w1, #31, 408a0c <ferror@plt+0x70cc>
  4089c4:	add	x1, x0, #0xb
  4089c8:	and	x1, x1, #0xfffffffffffffff8
  4089cc:	str	x1, [sp, #48]
  4089d0:	ldr	w21, [x0]
  4089d4:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4089d8:	ldr	w0, [x0, #1072]
  4089dc:	tbnz	w0, #31, 408a9c <ferror@plt+0x715c>
  4089e0:	mov	w2, w21
  4089e4:	mov	w1, #0x406                 	// #1030
  4089e8:	mov	w0, w19
  4089ec:	bl	401890 <fcntl@plt>
  4089f0:	mov	w20, w0
  4089f4:	tbnz	w0, #31, 408a38 <ferror@plt+0x70f8>
  4089f8:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4089fc:	mov	w1, #0x1                   	// #1
  408a00:	str	w1, [x0, #1072]
  408a04:	ldr	x21, [sp, #32]
  408a08:	b	408978 <ferror@plt+0x7038>
  408a0c:	add	w2, w1, #0x8
  408a10:	str	w2, [sp, #72]
  408a14:	cmp	w2, #0x0
  408a18:	b.le	408a2c <ferror@plt+0x70ec>
  408a1c:	add	x1, x0, #0xb
  408a20:	and	x1, x1, #0xfffffffffffffff8
  408a24:	str	x1, [sp, #48]
  408a28:	b	4089d0 <ferror@plt+0x7090>
  408a2c:	ldr	x0, [sp, #56]
  408a30:	add	x0, x0, w1, sxtw
  408a34:	b	4089d0 <ferror@plt+0x7090>
  408a38:	bl	401910 <__errno_location@plt>
  408a3c:	ldr	w0, [x0]
  408a40:	cmp	w0, #0x16
  408a44:	b.ne	4089f8 <ferror@plt+0x70b8>  // b.any
  408a48:	mov	w2, w21
  408a4c:	mov	w1, #0x0                   	// #0
  408a50:	mov	w0, w19
  408a54:	bl	401890 <fcntl@plt>
  408a58:	mov	w20, w0
  408a5c:	tbnz	w0, #31, 408bd4 <ferror@plt+0x7294>
  408a60:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  408a64:	mov	w1, #0xffffffff            	// #-1
  408a68:	str	w1, [x0, #1072]
  408a6c:	mov	w1, #0x1                   	// #1
  408a70:	mov	w0, w20
  408a74:	bl	401890 <fcntl@plt>
  408a78:	tbnz	w0, #31, 408acc <ferror@plt+0x718c>
  408a7c:	orr	w2, w0, #0x1
  408a80:	mov	w1, #0x2                   	// #2
  408a84:	mov	w0, w20
  408a88:	bl	401890 <fcntl@plt>
  408a8c:	cmn	w0, #0x1
  408a90:	b.eq	408acc <ferror@plt+0x718c>  // b.none
  408a94:	ldr	x21, [sp, #32]
  408a98:	b	408978 <ferror@plt+0x7038>
  408a9c:	mov	w2, w21
  408aa0:	mov	w1, #0x0                   	// #0
  408aa4:	mov	w0, w19
  408aa8:	bl	401890 <fcntl@plt>
  408aac:	mov	w20, w0
  408ab0:	tbnz	w0, #31, 408bdc <ferror@plt+0x729c>
  408ab4:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  408ab8:	ldr	w0, [x0, #1072]
  408abc:	cmn	w0, #0x1
  408ac0:	b.eq	408a6c <ferror@plt+0x712c>  // b.none
  408ac4:	ldr	x21, [sp, #32]
  408ac8:	b	408978 <ferror@plt+0x7038>
  408acc:	bl	401910 <__errno_location@plt>
  408ad0:	mov	x19, x0
  408ad4:	ldr	w21, [x0]
  408ad8:	mov	w0, w20
  408adc:	bl	401750 <close@plt>
  408ae0:	str	w21, [x19]
  408ae4:	mov	w20, #0xffffffff            	// #-1
  408ae8:	ldr	x21, [sp, #32]
  408aec:	b	408978 <ferror@plt+0x7038>
  408af0:	mov	x2, #0x1                   	// #1
  408af4:	lsl	x2, x2, x1
  408af8:	mov	x0, #0x515                 	// #1301
  408afc:	tst	x2, x0
  408b00:	b.ne	408b50 <ferror@plt+0x7210>  // b.any
  408b04:	mov	x0, #0xa0a                 	// #2570
  408b08:	tst	x2, x0
  408b0c:	b.ne	408b40 <ferror@plt+0x7200>  // b.any
  408b10:	b	408920 <ferror@plt+0x6fe0>
  408b14:	sub	w0, w1, #0x400
  408b18:	cmp	w0, #0xa
  408b1c:	b.hi	408920 <ferror@plt+0x6fe0>  // b.pmore
  408b20:	mov	x2, #0x1                   	// #1
  408b24:	lsl	x2, x2, x0
  408b28:	mov	x0, #0x2c5                 	// #709
  408b2c:	tst	x2, x0
  408b30:	b.ne	408b50 <ferror@plt+0x7210>  // b.any
  408b34:	mov	x0, #0x502                 	// #1282
  408b38:	tst	x2, x0
  408b3c:	b.eq	408920 <ferror@plt+0x6fe0>  // b.none
  408b40:	mov	w0, w19
  408b44:	bl	401890 <fcntl@plt>
  408b48:	mov	w20, w0
  408b4c:	b	408978 <ferror@plt+0x7038>
  408b50:	ldr	w2, [sp, #72]
  408b54:	ldr	x0, [sp, #48]
  408b58:	tbnz	w2, #31, 408b7c <ferror@plt+0x723c>
  408b5c:	add	x2, x0, #0xb
  408b60:	and	x2, x2, #0xfffffffffffffff8
  408b64:	str	x2, [sp, #48]
  408b68:	ldr	w2, [x0]
  408b6c:	mov	w0, w19
  408b70:	bl	401890 <fcntl@plt>
  408b74:	mov	w20, w0
  408b78:	b	408978 <ferror@plt+0x7038>
  408b7c:	add	w3, w2, #0x8
  408b80:	str	w3, [sp, #72]
  408b84:	cmp	w3, #0x0
  408b88:	b.le	408b9c <ferror@plt+0x725c>
  408b8c:	add	x2, x0, #0xb
  408b90:	and	x2, x2, #0xfffffffffffffff8
  408b94:	str	x2, [sp, #48]
  408b98:	b	408b68 <ferror@plt+0x7228>
  408b9c:	ldr	x0, [sp, #56]
  408ba0:	add	x0, x0, w2, sxtw
  408ba4:	b	408b68 <ferror@plt+0x7228>
  408ba8:	add	w3, w2, #0x8
  408bac:	str	w3, [sp, #72]
  408bb0:	cmp	w3, #0x0
  408bb4:	b.le	408bc8 <ferror@plt+0x7288>
  408bb8:	add	x2, x0, #0xf
  408bbc:	and	x2, x2, #0xfffffffffffffff8
  408bc0:	str	x2, [sp, #48]
  408bc4:	b	408938 <ferror@plt+0x6ff8>
  408bc8:	ldr	x0, [sp, #56]
  408bcc:	add	x0, x0, w2, sxtw
  408bd0:	b	408938 <ferror@plt+0x6ff8>
  408bd4:	ldr	x21, [sp, #32]
  408bd8:	b	408978 <ferror@plt+0x7038>
  408bdc:	ldr	x21, [sp, #32]
  408be0:	b	408978 <ferror@plt+0x7038>
  408be4:	stp	x29, x30, [sp, #-32]!
  408be8:	mov	x29, sp
  408bec:	str	x19, [sp, #16]
  408bf0:	mov	x19, x0
  408bf4:	cbz	x0, 408c00 <ferror@plt+0x72c0>
  408bf8:	bl	4018e0 <__freading@plt>
  408bfc:	cbnz	w0, 408c14 <ferror@plt+0x72d4>
  408c00:	mov	x0, x19
  408c04:	bl	4018b0 <fflush@plt>
  408c08:	ldr	x19, [sp, #16]
  408c0c:	ldp	x29, x30, [sp], #32
  408c10:	ret
  408c14:	ldr	w0, [x19]
  408c18:	tbnz	w0, #8, 408c28 <ferror@plt+0x72e8>
  408c1c:	mov	x0, x19
  408c20:	bl	4018b0 <fflush@plt>
  408c24:	b	408c08 <ferror@plt+0x72c8>
  408c28:	mov	w2, #0x1                   	// #1
  408c2c:	mov	x1, #0x0                   	// #0
  408c30:	mov	x0, x19
  408c34:	bl	408c3c <ferror@plt+0x72fc>
  408c38:	b	408c1c <ferror@plt+0x72dc>
  408c3c:	stp	x29, x30, [sp, #-48]!
  408c40:	mov	x29, sp
  408c44:	stp	x19, x20, [sp, #16]
  408c48:	str	x21, [sp, #32]
  408c4c:	mov	x19, x0
  408c50:	mov	x20, x1
  408c54:	mov	w21, w2
  408c58:	ldr	x1, [x0, #16]
  408c5c:	ldr	x0, [x0, #8]
  408c60:	cmp	x1, x0
  408c64:	b.eq	408c88 <ferror@plt+0x7348>  // b.none
  408c68:	mov	w2, w21
  408c6c:	mov	x1, x20
  408c70:	mov	x0, x19
  408c74:	bl	401830 <fseeko@plt>
  408c78:	ldp	x19, x20, [sp, #16]
  408c7c:	ldr	x21, [sp, #32]
  408c80:	ldp	x29, x30, [sp], #48
  408c84:	ret
  408c88:	ldr	x1, [x19, #40]
  408c8c:	ldr	x0, [x19, #32]
  408c90:	cmp	x1, x0
  408c94:	b.ne	408c68 <ferror@plt+0x7328>  // b.any
  408c98:	ldr	x0, [x19, #72]
  408c9c:	cbnz	x0, 408c68 <ferror@plt+0x7328>
  408ca0:	mov	x0, x19
  408ca4:	bl	401660 <fileno@plt>
  408ca8:	mov	w2, w21
  408cac:	mov	x1, x20
  408cb0:	bl	401630 <lseek@plt>
  408cb4:	cmn	x0, #0x1
  408cb8:	b.eq	408cd4 <ferror@plt+0x7394>  // b.none
  408cbc:	ldr	w1, [x19]
  408cc0:	and	w1, w1, #0xffffffef
  408cc4:	str	w1, [x19]
  408cc8:	str	x0, [x19, #144]
  408ccc:	mov	w0, #0x0                   	// #0
  408cd0:	b	408c78 <ferror@plt+0x7338>
  408cd4:	mov	w0, #0xffffffff            	// #-1
  408cd8:	b	408c78 <ferror@plt+0x7338>
  408cdc:	stp	x29, x30, [sp, #-64]!
  408ce0:	mov	x29, sp
  408ce4:	stp	x19, x20, [sp, #16]
  408ce8:	stp	x21, x22, [sp, #32]
  408cec:	mov	x19, x0
  408cf0:	mov	x22, x1
  408cf4:	mov	x21, x2
  408cf8:	cmp	x0, #0x0
  408cfc:	add	x0, sp, #0x3c
  408d00:	csel	x19, x0, x19, eq  // eq = none
  408d04:	mov	x0, x19
  408d08:	bl	401590 <mbrtowc@plt>
  408d0c:	mov	x20, x0
  408d10:	cmp	x21, #0x0
  408d14:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  408d18:	b.hi	408d30 <ferror@plt+0x73f0>  // b.pmore
  408d1c:	mov	x0, x20
  408d20:	ldp	x19, x20, [sp, #16]
  408d24:	ldp	x21, x22, [sp, #32]
  408d28:	ldp	x29, x30, [sp], #64
  408d2c:	ret
  408d30:	mov	w0, #0x0                   	// #0
  408d34:	bl	408dcc <ferror@plt+0x748c>
  408d38:	and	w0, w0, #0xff
  408d3c:	cbnz	w0, 408d1c <ferror@plt+0x73dc>
  408d40:	ldrb	w0, [x22]
  408d44:	str	w0, [x19]
  408d48:	mov	x20, #0x1                   	// #1
  408d4c:	b	408d1c <ferror@plt+0x73dc>
  408d50:	stp	x29, x30, [sp, #-48]!
  408d54:	mov	x29, sp
  408d58:	stp	x19, x20, [sp, #16]
  408d5c:	str	x21, [sp, #32]
  408d60:	mov	x19, x0
  408d64:	bl	401640 <__fpending@plt>
  408d68:	mov	x21, x0
  408d6c:	ldr	w20, [x19]
  408d70:	and	w20, w20, #0x20
  408d74:	mov	x0, x19
  408d78:	bl	408828 <ferror@plt+0x6ee8>
  408d7c:	cbnz	w20, 408da8 <ferror@plt+0x7468>
  408d80:	cbz	w0, 408d98 <ferror@plt+0x7458>
  408d84:	cbnz	x21, 408dbc <ferror@plt+0x747c>
  408d88:	bl	401910 <__errno_location@plt>
  408d8c:	ldr	w0, [x0]
  408d90:	cmp	w0, #0x9
  408d94:	csetm	w0, ne  // ne = any
  408d98:	ldp	x19, x20, [sp, #16]
  408d9c:	ldr	x21, [sp, #32]
  408da0:	ldp	x29, x30, [sp], #48
  408da4:	ret
  408da8:	cbnz	w0, 408dc4 <ferror@plt+0x7484>
  408dac:	bl	401910 <__errno_location@plt>
  408db0:	str	wzr, [x0]
  408db4:	mov	w0, #0xffffffff            	// #-1
  408db8:	b	408d98 <ferror@plt+0x7458>
  408dbc:	mov	w0, #0xffffffff            	// #-1
  408dc0:	b	408d98 <ferror@plt+0x7458>
  408dc4:	mov	w0, #0xffffffff            	// #-1
  408dc8:	b	408d98 <ferror@plt+0x7458>
  408dcc:	stp	x29, x30, [sp, #-32]!
  408dd0:	mov	x29, sp
  408dd4:	mov	x1, #0x0                   	// #0
  408dd8:	bl	401930 <setlocale@plt>
  408ddc:	mov	w1, #0x1                   	// #1
  408de0:	cbz	x0, 408e1c <ferror@plt+0x74dc>
  408de4:	str	x19, [sp, #16]
  408de8:	mov	x19, x0
  408dec:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  408df0:	add	x1, x1, #0x7b0
  408df4:	bl	401810 <strcmp@plt>
  408df8:	mov	w1, #0x0                   	// #0
  408dfc:	cbz	w0, 408e28 <ferror@plt+0x74e8>
  408e00:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  408e04:	add	x1, x1, #0x7b8
  408e08:	mov	x0, x19
  408e0c:	bl	401810 <strcmp@plt>
  408e10:	cmp	w0, #0x0
  408e14:	cset	w1, ne  // ne = any
  408e18:	ldr	x19, [sp, #16]
  408e1c:	mov	w0, w1
  408e20:	ldp	x29, x30, [sp], #32
  408e24:	ret
  408e28:	ldr	x19, [sp, #16]
  408e2c:	b	408e1c <ferror@plt+0x74dc>
  408e30:	stp	x29, x30, [sp, #-16]!
  408e34:	mov	x29, sp
  408e38:	mov	w0, #0xe                   	// #14
  408e3c:	bl	401690 <nl_langinfo@plt>
  408e40:	cbz	x0, 408e60 <ferror@plt+0x7520>
  408e44:	ldrb	w2, [x0]
  408e48:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  408e4c:	add	x1, x1, #0x7c0
  408e50:	cmp	w2, #0x0
  408e54:	csel	x0, x1, x0, eq  // eq = none
  408e58:	ldp	x29, x30, [sp], #16
  408e5c:	ret
  408e60:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  408e64:	add	x0, x0, #0x7c0
  408e68:	b	408e58 <ferror@plt+0x7518>
  408e6c:	nop
  408e70:	stp	x29, x30, [sp, #-64]!
  408e74:	mov	x29, sp
  408e78:	stp	x19, x20, [sp, #16]
  408e7c:	adrp	x20, 41b000 <ferror@plt+0x196c0>
  408e80:	add	x20, x20, #0xdf0
  408e84:	stp	x21, x22, [sp, #32]
  408e88:	adrp	x21, 41b000 <ferror@plt+0x196c0>
  408e8c:	add	x21, x21, #0xde8
  408e90:	sub	x20, x20, x21
  408e94:	mov	w22, w0
  408e98:	stp	x23, x24, [sp, #48]
  408e9c:	mov	x23, x1
  408ea0:	mov	x24, x2
  408ea4:	bl	401558 <mbrtowc@plt-0x38>
  408ea8:	cmp	xzr, x20, asr #3
  408eac:	b.eq	408ed8 <ferror@plt+0x7598>  // b.none
  408eb0:	asr	x20, x20, #3
  408eb4:	mov	x19, #0x0                   	// #0
  408eb8:	ldr	x3, [x21, x19, lsl #3]
  408ebc:	mov	x2, x24
  408ec0:	add	x19, x19, #0x1
  408ec4:	mov	x1, x23
  408ec8:	mov	w0, w22
  408ecc:	blr	x3
  408ed0:	cmp	x20, x19
  408ed4:	b.ne	408eb8 <ferror@plt+0x7578>  // b.any
  408ed8:	ldp	x19, x20, [sp, #16]
  408edc:	ldp	x21, x22, [sp, #32]
  408ee0:	ldp	x23, x24, [sp, #48]
  408ee4:	ldp	x29, x30, [sp], #64
  408ee8:	ret
  408eec:	nop
  408ef0:	ret
  408ef4:	nop
  408ef8:	adrp	x2, 41c000 <ferror@plt+0x1a6c0>
  408efc:	mov	x1, #0x0                   	// #0
  408f00:	ldr	x2, [x2, #488]
  408f04:	b	401610 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408f08 <.fini>:
  408f08:	stp	x29, x30, [sp, #-16]!
  408f0c:	mov	x29, sp
  408f10:	ldp	x29, x30, [sp], #16
  408f14:	ret
