<stg><name>copy_output</name>


<trans_list>

<trans id="311" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:5 %score_int_0_read_1 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %score_int_0_read

]]></Node>
<StgValue><ssdm name="score_int_0_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %score_int_0_read_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:10 %sub_ln21 = sub i18 0, i18 %score_int_0_read_1

]]></Node>
<StgValue><ssdm name="sub_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:4 %score_int_1_read_1 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %score_int_1_read

]]></Node>
<StgValue><ssdm name="score_int_1_read_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:8 %icmp_ln21 = icmp_eq  i18 %score_int_0_read_1, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:11 %select_ln21 = select i1 %tmp, i18 %sub_ln21, i18 %score_int_0_read_1

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:12 %tmp_1 = partselect i18 @llvm.part.select.i18, i18 %select_ln21, i32 17, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="19" op_0_bw="19" op_1_bw="1" op_2_bw="18">
<![CDATA[
entry_ifconv:13 %tmp_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 1, i18 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="19">
<![CDATA[
entry_ifconv:14 %sext_ln21_1 = sext i19 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln21_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>cttz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:15 %tmp_3 = cttz i32 @llvm.cttz.i32, i32 %sext_ln21_1, i1 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:16 %trunc_ln21 = trunc i32 %tmp_3

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:62 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %score_int_1_read_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:63 %sub_ln21_3 = sub i18 0, i18 %score_int_1_read_1

]]></Node>
<StgValue><ssdm name="sub_ln21_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:3 %score_int_2_read_1 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %score_int_2_read

]]></Node>
<StgValue><ssdm name="score_int_2_read_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:17 %sub_ln21_1 = sub i32 18, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="sub_ln21_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="32">
<![CDATA[
entry_ifconv:21 %trunc_ln21_1 = trunc i32 %sub_ln21_1

]]></Node>
<StgValue><ssdm name="trunc_ln21_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:61 %icmp_ln21_4 = icmp_eq  i18 %score_int_1_read_1, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_4"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:64 %select_ln21_2 = select i1 %tmp_44, i18 %sub_ln21_3, i18 %score_int_1_read_1

]]></Node>
<StgValue><ssdm name="select_ln21_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:65 %tmp_s = partselect i18 @llvm.part.select.i18, i18 %select_ln21_2, i32 17, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="19" op_0_bw="19" op_1_bw="1" op_2_bw="18">
<![CDATA[
entry_ifconv:66 %tmp_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 1, i18 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="19">
<![CDATA[
entry_ifconv:67 %sext_ln21_2 = sext i19 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln21_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>cttz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:68 %tmp_4 = cttz i32 @llvm.cttz.i32, i32 %sext_ln21_2, i1 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:69 %trunc_ln21_4 = trunc i32 %tmp_4

]]></Node>
<StgValue><ssdm name="trunc_ln21_4"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:109 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %score_int_2_read_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:110 %sub_ln21_6 = sub i18 0, i18 %score_int_2_read_1

]]></Node>
<StgValue><ssdm name="sub_ln21_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:2 %score_int_3_read_1 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %score_int_3_read

]]></Node>
<StgValue><ssdm name="score_int_3_read_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:6 %n_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:22 %sub_ln21_20 = sub i5 11, i5 %trunc_ln21_1

]]></Node>
<StgValue><ssdm name="sub_ln21_20"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:36 %add_ln21_1 = add i32 %sub_ln21_1, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:39 %sub_ln21_2 = sub i32 25, i32 %sub_ln21_1

]]></Node>
<StgValue><ssdm name="sub_ln21_2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="28" op_0_bw="31">
<![CDATA[
entry_ifconv:55 %trunc_ln21_2 = trunc i31 %n_read

]]></Node>
<StgValue><ssdm name="trunc_ln21_2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry_ifconv:56 %p_shl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln21_2, i4 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="30" op_0_bw="31">
<![CDATA[
entry_ifconv:57 %trunc_ln21_3 = trunc i31 %n_read

]]></Node>
<StgValue><ssdm name="trunc_ln21_3"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry_ifconv:58 %p_shl1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %trunc_ln21_3, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:59 %add_ln21_4 = add i32 %p_shl, i32 %p_shl1

]]></Node>
<StgValue><ssdm name="add_ln21_4"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:70 %sub_ln21_4 = sub i32 18, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="sub_ln21_4"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="32">
<![CDATA[
entry_ifconv:74 %trunc_ln21_6 = trunc i32 %sub_ln21_4

]]></Node>
<StgValue><ssdm name="trunc_ln21_6"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:108 %icmp_ln21_8 = icmp_eq  i18 %score_int_2_read_1, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_8"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:111 %select_ln21_4 = select i1 %tmp_49, i18 %sub_ln21_6, i18 %score_int_2_read_1

]]></Node>
<StgValue><ssdm name="select_ln21_4"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:112 %tmp_6 = partselect i18 @llvm.part.select.i18, i18 %select_ln21_4, i32 17, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="19" op_0_bw="19" op_1_bw="1" op_2_bw="18">
<![CDATA[
entry_ifconv:113 %tmp_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 1, i18 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="19">
<![CDATA[
entry_ifconv:114 %sext_ln21_3 = sext i19 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln21_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>cttz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:115 %tmp_10 = cttz i32 @llvm.cttz.i32, i32 %sext_ln21_3, i1 1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:116 %trunc_ln21_7 = trunc i32 %tmp_10

]]></Node>
<StgValue><ssdm name="trunc_ln21_7"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:156 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %score_int_3_read_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:157 %sub_ln21_9 = sub i18 0, i18 %score_int_3_read_1

]]></Node>
<StgValue><ssdm name="sub_ln21_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:0 %score_out_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %score_out

]]></Node>
<StgValue><ssdm name="score_out_read"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1 %score_int_4_read_1 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %score_int_4_read

]]></Node>
<StgValue><ssdm name="score_int_4_read_1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:18 %add_ln21 = add i32 %sub_ln21_1, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:19 %tmp_40 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln21, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="5">
<![CDATA[
entry_ifconv:23 %zext_ln21_25 = zext i5 %sub_ln21_20

]]></Node>
<StgValue><ssdm name="zext_ln21_25"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:24 %lshr_ln21_10 = lshr i18 262143, i18 %zext_ln21_25

]]></Node>
<StgValue><ssdm name="lshr_ln21_10"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="18">
<![CDATA[
entry_ifconv:34 %zext_ln21 = zext i18 %select_ln21

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:37 %zext_ln21_1 = zext i32 %add_ln21_1

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:38 %lshr_ln21 = lshr i64 %zext_ln21, i64 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="lshr_ln21"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:40 %zext_ln21_2 = zext i32 %sub_ln21_2

]]></Node>
<StgValue><ssdm name="zext_ln21_2"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:41 %shl_ln21 = shl i64 %zext_ln21, i64 %zext_ln21_2

]]></Node>
<StgValue><ssdm name="shl_ln21"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:60 %add_ln21_5 = add i32 %add_ln21_4, i32 %score_out_read

]]></Node>
<StgValue><ssdm name="add_ln21_5"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:75 %sub_ln21_21 = sub i5 11, i5 %trunc_ln21_6

]]></Node>
<StgValue><ssdm name="sub_ln21_21"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:89 %add_ln21_7 = add i32 %sub_ln21_4, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln21_7"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:92 %sub_ln21_5 = sub i32 25, i32 %sub_ln21_4

]]></Node>
<StgValue><ssdm name="sub_ln21_5"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:117 %sub_ln21_7 = sub i32 18, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="sub_ln21_7"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="32">
<![CDATA[
entry_ifconv:121 %trunc_ln21_8 = trunc i32 %sub_ln21_7

]]></Node>
<StgValue><ssdm name="trunc_ln21_8"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:155 %icmp_ln21_12 = icmp_eq  i18 %score_int_3_read_1, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_12"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:158 %select_ln21_6 = select i1 %tmp_54, i18 %sub_ln21_9, i18 %score_int_3_read_1

]]></Node>
<StgValue><ssdm name="select_ln21_6"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:159 %tmp_12 = partselect i18 @llvm.part.select.i18, i18 %select_ln21_6, i32 17, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="19" op_0_bw="19" op_1_bw="1" op_2_bw="18">
<![CDATA[
entry_ifconv:160 %tmp_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 1, i18 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="19">
<![CDATA[
entry_ifconv:161 %sext_ln21_4 = sext i19 %tmp_13

]]></Node>
<StgValue><ssdm name="sext_ln21_4"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>cttz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:162 %tmp_14 = cttz i32 @llvm.cttz.i32, i32 %sext_ln21_4, i1 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:163 %trunc_ln21_9 = trunc i32 %tmp_14

]]></Node>
<StgValue><ssdm name="trunc_ln21_9"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:203 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %score_int_4_read_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:204 %sub_ln21_12 = sub i18 0, i18 %score_int_4_read_1

]]></Node>
<StgValue><ssdm name="sub_ln21_12"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:249 %trunc_ln21_5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln21_5, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln21_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="92" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:20 %icmp_ln21_1 = icmp_sgt  i31 %tmp_40, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_1"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:25 %and_ln21_5 = and i18 %select_ln21, i18 %lshr_ln21_10

]]></Node>
<StgValue><ssdm name="and_ln21_5"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:26 %icmp_ln21_2 = icmp_ne  i18 %and_ln21_5, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_2"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:27 %phi_ln21 = and i1 %icmp_ln21_1, i1 %icmp_ln21_2

]]></Node>
<StgValue><ssdm name="phi_ln21"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:28 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln21, i32 31

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:29 %xor_ln21 = xor i1 %tmp_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln21"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:30 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln21, i32 %add_ln21

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:31 %and_ln21 = and i1 %tmp_42, i1 %xor_ln21

]]></Node>
<StgValue><ssdm name="and_ln21"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:32 %or_ln21_5 = or i1 %and_ln21, i1 %phi_ln21

]]></Node>
<StgValue><ssdm name="or_ln21_5"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:33 %or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln21_5

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:35 %icmp_ln21_3 = icmp_sgt  i32 %add_ln21, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_3"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:38 %lshr_ln21 = lshr i64 %zext_ln21, i64 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="lshr_ln21"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:41 %shl_ln21 = shl i64 %zext_ln21, i64 %zext_ln21_2

]]></Node>
<StgValue><ssdm name="shl_ln21"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:71 %add_ln21_6 = add i32 %sub_ln21_4, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln21_6"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:72 %tmp_45 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln21_6, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="18" op_0_bw="5">
<![CDATA[
entry_ifconv:76 %zext_ln21_26 = zext i5 %sub_ln21_21

]]></Node>
<StgValue><ssdm name="zext_ln21_26"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:77 %lshr_ln21_11 = lshr i18 262143, i18 %zext_ln21_26

]]></Node>
<StgValue><ssdm name="lshr_ln21_11"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="18">
<![CDATA[
entry_ifconv:87 %zext_ln21_4 = zext i18 %select_ln21_2

]]></Node>
<StgValue><ssdm name="zext_ln21_4"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:90 %zext_ln21_5 = zext i32 %add_ln21_7

]]></Node>
<StgValue><ssdm name="zext_ln21_5"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:91 %lshr_ln21_2 = lshr i64 %zext_ln21_4, i64 %zext_ln21_5

]]></Node>
<StgValue><ssdm name="lshr_ln21_2"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:93 %zext_ln21_6 = zext i32 %sub_ln21_5

]]></Node>
<StgValue><ssdm name="zext_ln21_6"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:94 %shl_ln21_1 = shl i64 %zext_ln21_4, i64 %zext_ln21_6

]]></Node>
<StgValue><ssdm name="shl_ln21_1"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:122 %sub_ln21_22 = sub i5 11, i5 %trunc_ln21_8

]]></Node>
<StgValue><ssdm name="sub_ln21_22"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:136 %add_ln21_11 = add i32 %sub_ln21_7, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln21_11"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:139 %sub_ln21_8 = sub i32 25, i32 %sub_ln21_7

]]></Node>
<StgValue><ssdm name="sub_ln21_8"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:164 %sub_ln21_10 = sub i32 18, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="sub_ln21_10"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="32">
<![CDATA[
entry_ifconv:168 %trunc_ln21_10 = trunc i32 %sub_ln21_10

]]></Node>
<StgValue><ssdm name="trunc_ln21_10"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:202 %icmp_ln21_16 = icmp_eq  i18 %score_int_4_read_1, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_16"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:205 %select_ln21_8 = select i1 %tmp_59, i18 %sub_ln21_12, i18 %score_int_4_read_1

]]></Node>
<StgValue><ssdm name="select_ln21_8"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:206 %tmp_16 = partselect i18 @llvm.part.select.i18, i18 %select_ln21_8, i32 17, i32 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="19" op_0_bw="19" op_1_bw="1" op_2_bw="18">
<![CDATA[
entry_ifconv:207 %tmp_17 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 1, i18 %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="19">
<![CDATA[
entry_ifconv:208 %sext_ln21_5 = sext i19 %tmp_17

]]></Node>
<StgValue><ssdm name="sext_ln21_5"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>cttz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:209 %tmp_18 = cttz i32 @llvm.cttz.i32, i32 %sext_ln21_5, i1 1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:210 %trunc_ln21_11 = trunc i32 %tmp_18

]]></Node>
<StgValue><ssdm name="trunc_ln21_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="126" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:42 %cond50_i_i = select i1 %icmp_ln21_3, i64 %lshr_ln21, i64 %shl_ln21

]]></Node>
<StgValue><ssdm name="cond50_i_i"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="2">
<![CDATA[
entry_ifconv:43 %zext_ln21_3 = zext i2 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln21_3"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:44 %add_ln21_2 = add i64 %cond50_i_i, i64 %zext_ln21_3

]]></Node>
<StgValue><ssdm name="add_ln21_2"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:45 %lshr_ln21_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln21_2, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln21_1"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:49 %sub_ln21_15 = sub i8 8, i8 %trunc_ln21

]]></Node>
<StgValue><ssdm name="sub_ln21_15"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:73 %icmp_ln21_5 = icmp_sgt  i31 %tmp_45, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_5"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:78 %and_ln21_6 = and i18 %select_ln21_2, i18 %lshr_ln21_11

]]></Node>
<StgValue><ssdm name="and_ln21_6"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:79 %icmp_ln21_6 = icmp_ne  i18 %and_ln21_6, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_6"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:80 %phi_ln21_1 = and i1 %icmp_ln21_5, i1 %icmp_ln21_6

]]></Node>
<StgValue><ssdm name="phi_ln21_1"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:81 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln21_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:82 %xor_ln21_1 = xor i1 %tmp_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln21_1"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:83 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln21_2, i32 %add_ln21_6

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:84 %and_ln21_1 = and i1 %tmp_47, i1 %xor_ln21_1

]]></Node>
<StgValue><ssdm name="and_ln21_1"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:85 %or_ln21 = or i1 %and_ln21_1, i1 %phi_ln21_1

]]></Node>
<StgValue><ssdm name="or_ln21"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:86 %or_ln21_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln21

]]></Node>
<StgValue><ssdm name="or_ln21_1"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:88 %icmp_ln21_7 = icmp_sgt  i32 %add_ln21_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_7"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:91 %lshr_ln21_2 = lshr i64 %zext_ln21_4, i64 %zext_ln21_5

]]></Node>
<StgValue><ssdm name="lshr_ln21_2"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:94 %shl_ln21_1 = shl i64 %zext_ln21_4, i64 %zext_ln21_6

]]></Node>
<StgValue><ssdm name="shl_ln21_1"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:118 %add_ln21_10 = add i32 %sub_ln21_7, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln21_10"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:119 %tmp_50 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln21_10, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="18" op_0_bw="5">
<![CDATA[
entry_ifconv:123 %zext_ln21_27 = zext i5 %sub_ln21_22

]]></Node>
<StgValue><ssdm name="zext_ln21_27"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:124 %lshr_ln21_12 = lshr i18 262143, i18 %zext_ln21_27

]]></Node>
<StgValue><ssdm name="lshr_ln21_12"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="18">
<![CDATA[
entry_ifconv:134 %zext_ln21_8 = zext i18 %select_ln21_4

]]></Node>
<StgValue><ssdm name="zext_ln21_8"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:137 %zext_ln21_9 = zext i32 %add_ln21_11

]]></Node>
<StgValue><ssdm name="zext_ln21_9"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:138 %lshr_ln21_4 = lshr i64 %zext_ln21_8, i64 %zext_ln21_9

]]></Node>
<StgValue><ssdm name="lshr_ln21_4"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:140 %zext_ln21_10 = zext i32 %sub_ln21_8

]]></Node>
<StgValue><ssdm name="zext_ln21_10"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:141 %shl_ln21_2 = shl i64 %zext_ln21_8, i64 %zext_ln21_10

]]></Node>
<StgValue><ssdm name="shl_ln21_2"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:169 %sub_ln21_23 = sub i5 11, i5 %trunc_ln21_10

]]></Node>
<StgValue><ssdm name="sub_ln21_23"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:183 %add_ln21_15 = add i32 %sub_ln21_10, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln21_15"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:186 %sub_ln21_11 = sub i32 25, i32 %sub_ln21_10

]]></Node>
<StgValue><ssdm name="sub_ln21_11"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:211 %sub_ln21_13 = sub i32 18, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="sub_ln21_13"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="32">
<![CDATA[
entry_ifconv:215 %trunc_ln21_12 = trunc i32 %sub_ln21_13

]]></Node>
<StgValue><ssdm name="trunc_ln21_12"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="63">
<![CDATA[
entry_ifconv:46 %zext_ln21_20 = zext i63 %lshr_ln21_1

]]></Node>
<StgValue><ssdm name="zext_ln21_20"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:47 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21_2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:48 %select_ln21_1 = select i1 %tmp_43, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln21_1"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:50 %add_ln21_3 = add i8 %sub_ln21_15, i8 %select_ln21_1

]]></Node>
<StgValue><ssdm name="add_ln21_3"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry_ifconv:51 %tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp, i8 %add_ln21_3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:52 %pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_20, i9 %tmp_7, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
entry_ifconv:53 %LD = trunc i64 %pi_assign

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:54 %empty = select i1 %icmp_ln21, i32 0, i32 %LD

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:95 %cond50_i_i_1 = select i1 %icmp_ln21_7, i64 %lshr_ln21_2, i64 %shl_ln21_1

]]></Node>
<StgValue><ssdm name="cond50_i_i_1"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="2">
<![CDATA[
entry_ifconv:96 %zext_ln21_7 = zext i2 %or_ln21_1

]]></Node>
<StgValue><ssdm name="zext_ln21_7"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:97 %add_ln21_8 = add i64 %cond50_i_i_1, i64 %zext_ln21_7

]]></Node>
<StgValue><ssdm name="add_ln21_8"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:98 %lshr_ln21_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln21_8, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln21_3"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:102 %sub_ln21_16 = sub i8 8, i8 %trunc_ln21_4

]]></Node>
<StgValue><ssdm name="sub_ln21_16"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:120 %icmp_ln21_9 = icmp_sgt  i31 %tmp_50, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_9"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:125 %and_ln21_7 = and i18 %select_ln21_4, i18 %lshr_ln21_12

]]></Node>
<StgValue><ssdm name="and_ln21_7"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:126 %icmp_ln21_10 = icmp_ne  i18 %and_ln21_7, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_10"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:127 %phi_ln21_2 = and i1 %icmp_ln21_9, i1 %icmp_ln21_10

]]></Node>
<StgValue><ssdm name="phi_ln21_2"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:128 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln21_10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:129 %xor_ln21_2 = xor i1 %tmp_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln21_2"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:130 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln21_4, i32 %add_ln21_10

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:131 %and_ln21_2 = and i1 %tmp_52, i1 %xor_ln21_2

]]></Node>
<StgValue><ssdm name="and_ln21_2"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:132 %or_ln21_6 = or i1 %and_ln21_2, i1 %phi_ln21_2

]]></Node>
<StgValue><ssdm name="or_ln21_6"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:133 %or_ln21_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln21_6

]]></Node>
<StgValue><ssdm name="or_ln21_2"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:135 %icmp_ln21_11 = icmp_sgt  i32 %add_ln21_10, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_11"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:138 %lshr_ln21_4 = lshr i64 %zext_ln21_8, i64 %zext_ln21_9

]]></Node>
<StgValue><ssdm name="lshr_ln21_4"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:141 %shl_ln21_2 = shl i64 %zext_ln21_8, i64 %zext_ln21_10

]]></Node>
<StgValue><ssdm name="shl_ln21_2"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:165 %add_ln21_14 = add i32 %sub_ln21_10, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln21_14"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:166 %tmp_55 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln21_14, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="5">
<![CDATA[
entry_ifconv:170 %zext_ln21_28 = zext i5 %sub_ln21_23

]]></Node>
<StgValue><ssdm name="zext_ln21_28"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:171 %lshr_ln21_13 = lshr i18 262143, i18 %zext_ln21_28

]]></Node>
<StgValue><ssdm name="lshr_ln21_13"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="18">
<![CDATA[
entry_ifconv:181 %zext_ln21_12 = zext i18 %select_ln21_6

]]></Node>
<StgValue><ssdm name="zext_ln21_12"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:184 %zext_ln21_13 = zext i32 %add_ln21_15

]]></Node>
<StgValue><ssdm name="zext_ln21_13"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:185 %lshr_ln21_6 = lshr i64 %zext_ln21_12, i64 %zext_ln21_13

]]></Node>
<StgValue><ssdm name="lshr_ln21_6"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:187 %zext_ln21_14 = zext i32 %sub_ln21_11

]]></Node>
<StgValue><ssdm name="zext_ln21_14"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:188 %shl_ln21_3 = shl i64 %zext_ln21_12, i64 %zext_ln21_14

]]></Node>
<StgValue><ssdm name="shl_ln21_3"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:216 %sub_ln21_24 = sub i5 11, i5 %trunc_ln21_12

]]></Node>
<StgValue><ssdm name="sub_ln21_24"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:230 %add_ln21_19 = add i32 %sub_ln21_13, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln21_19"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:233 %sub_ln21_14 = sub i32 25, i32 %sub_ln21_13

]]></Node>
<StgValue><ssdm name="sub_ln21_14"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="30">
<![CDATA[
entry_ifconv:250 %sext_ln21 = sext i30 %trunc_ln21_5

]]></Node>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:251 %gmem0_addr = getelementptr i32 %gmem0, i32 %sext_ln21

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:252 %empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="63">
<![CDATA[
entry_ifconv:99 %zext_ln21_21 = zext i63 %lshr_ln21_3

]]></Node>
<StgValue><ssdm name="zext_ln21_21"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:100 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21_8, i32 25

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:101 %select_ln21_3 = select i1 %tmp_48, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln21_3"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:103 %add_ln21_9 = add i8 %sub_ln21_16, i8 %select_ln21_3

]]></Node>
<StgValue><ssdm name="add_ln21_9"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry_ifconv:104 %tmp_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_44, i8 %add_ln21_9

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:105 %pi_assign_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_21, i9 %tmp_5, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_1"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="64">
<![CDATA[
entry_ifconv:106 %LD_1 = trunc i64 %pi_assign_1

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:107 %empty_28 = select i1 %icmp_ln21_4, i32 0, i32 %LD_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:142 %cond50_i_i_2 = select i1 %icmp_ln21_11, i64 %lshr_ln21_4, i64 %shl_ln21_2

]]></Node>
<StgValue><ssdm name="cond50_i_i_2"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="2">
<![CDATA[
entry_ifconv:143 %zext_ln21_11 = zext i2 %or_ln21_2

]]></Node>
<StgValue><ssdm name="zext_ln21_11"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:144 %add_ln21_12 = add i64 %cond50_i_i_2, i64 %zext_ln21_11

]]></Node>
<StgValue><ssdm name="add_ln21_12"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:145 %lshr_ln21_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln21_12, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln21_5"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:149 %sub_ln21_17 = sub i8 8, i8 %trunc_ln21_7

]]></Node>
<StgValue><ssdm name="sub_ln21_17"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:167 %icmp_ln21_13 = icmp_sgt  i31 %tmp_55, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_13"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:172 %and_ln21_8 = and i18 %select_ln21_6, i18 %lshr_ln21_13

]]></Node>
<StgValue><ssdm name="and_ln21_8"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:173 %icmp_ln21_14 = icmp_ne  i18 %and_ln21_8, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_14"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:174 %phi_ln21_3 = and i1 %icmp_ln21_13, i1 %icmp_ln21_14

]]></Node>
<StgValue><ssdm name="phi_ln21_3"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:175 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln21_14, i32 31

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:176 %xor_ln21_3 = xor i1 %tmp_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln21_3"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:177 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln21_6, i32 %add_ln21_14

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:178 %and_ln21_3 = and i1 %tmp_57, i1 %xor_ln21_3

]]></Node>
<StgValue><ssdm name="and_ln21_3"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:179 %or_ln21_7 = or i1 %and_ln21_3, i1 %phi_ln21_3

]]></Node>
<StgValue><ssdm name="or_ln21_7"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:180 %or_ln21_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln21_7

]]></Node>
<StgValue><ssdm name="or_ln21_3"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:182 %icmp_ln21_15 = icmp_sgt  i32 %add_ln21_14, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_15"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:185 %lshr_ln21_6 = lshr i64 %zext_ln21_12, i64 %zext_ln21_13

]]></Node>
<StgValue><ssdm name="lshr_ln21_6"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:188 %shl_ln21_3 = shl i64 %zext_ln21_12, i64 %zext_ln21_14

]]></Node>
<StgValue><ssdm name="shl_ln21_3"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:212 %add_ln21_18 = add i32 %sub_ln21_13, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln21_18"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:213 %tmp_60 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln21_18, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="18" op_0_bw="5">
<![CDATA[
entry_ifconv:217 %zext_ln21_29 = zext i5 %sub_ln21_24

]]></Node>
<StgValue><ssdm name="zext_ln21_29"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:218 %lshr_ln21_14 = lshr i18 262143, i18 %zext_ln21_29

]]></Node>
<StgValue><ssdm name="lshr_ln21_14"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="18">
<![CDATA[
entry_ifconv:228 %zext_ln21_16 = zext i18 %select_ln21_8

]]></Node>
<StgValue><ssdm name="zext_ln21_16"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:231 %zext_ln21_17 = zext i32 %add_ln21_19

]]></Node>
<StgValue><ssdm name="zext_ln21_17"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:232 %lshr_ln21_8 = lshr i64 %zext_ln21_16, i64 %zext_ln21_17

]]></Node>
<StgValue><ssdm name="lshr_ln21_8"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:234 %zext_ln21_18 = zext i32 %sub_ln21_14

]]></Node>
<StgValue><ssdm name="zext_ln21_18"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:235 %shl_ln21_4 = shl i64 %zext_ln21_16, i64 %zext_ln21_18

]]></Node>
<StgValue><ssdm name="shl_ln21_4"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
entry_ifconv:253 %write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty, i4 15

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="63">
<![CDATA[
entry_ifconv:146 %zext_ln21_22 = zext i63 %lshr_ln21_5

]]></Node>
<StgValue><ssdm name="zext_ln21_22"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:147 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21_12, i32 25

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:148 %select_ln21_5 = select i1 %tmp_53, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln21_5"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:150 %add_ln21_13 = add i8 %sub_ln21_17, i8 %select_ln21_5

]]></Node>
<StgValue><ssdm name="add_ln21_13"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry_ifconv:151 %tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_49, i8 %add_ln21_13

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:152 %pi_assign_2 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_22, i9 %tmp_11, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_2"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="64">
<![CDATA[
entry_ifconv:153 %LD_2 = trunc i64 %pi_assign_2

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:154 %empty_29 = select i1 %icmp_ln21_8, i32 0, i32 %LD_2

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:189 %cond50_i_i_3 = select i1 %icmp_ln21_15, i64 %lshr_ln21_6, i64 %shl_ln21_3

]]></Node>
<StgValue><ssdm name="cond50_i_i_3"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="2">
<![CDATA[
entry_ifconv:190 %zext_ln21_15 = zext i2 %or_ln21_3

]]></Node>
<StgValue><ssdm name="zext_ln21_15"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:191 %add_ln21_16 = add i64 %cond50_i_i_3, i64 %zext_ln21_15

]]></Node>
<StgValue><ssdm name="add_ln21_16"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:192 %lshr_ln21_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln21_16, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln21_7"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:196 %sub_ln21_18 = sub i8 8, i8 %trunc_ln21_9

]]></Node>
<StgValue><ssdm name="sub_ln21_18"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:214 %icmp_ln21_17 = icmp_sgt  i31 %tmp_60, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_17"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:219 %and_ln21_9 = and i18 %select_ln21_8, i18 %lshr_ln21_14

]]></Node>
<StgValue><ssdm name="and_ln21_9"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:220 %icmp_ln21_18 = icmp_ne  i18 %and_ln21_9, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_18"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:221 %phi_ln21_4 = and i1 %icmp_ln21_17, i1 %icmp_ln21_18

]]></Node>
<StgValue><ssdm name="phi_ln21_4"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:222 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln21_18, i32 31

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:223 %xor_ln21_4 = xor i1 %tmp_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln21_4"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:224 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln21_8, i32 %add_ln21_18

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:225 %and_ln21_4 = and i1 %tmp_62, i1 %xor_ln21_4

]]></Node>
<StgValue><ssdm name="and_ln21_4"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:226 %or_ln21_8 = or i1 %and_ln21_4, i1 %phi_ln21_4

]]></Node>
<StgValue><ssdm name="or_ln21_8"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:227 %or_ln21_4 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln21_8

]]></Node>
<StgValue><ssdm name="or_ln21_4"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:229 %icmp_ln21_19 = icmp_sgt  i32 %add_ln21_18, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_19"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:232 %lshr_ln21_8 = lshr i64 %zext_ln21_16, i64 %zext_ln21_17

]]></Node>
<StgValue><ssdm name="lshr_ln21_8"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:235 %shl_ln21_4 = shl i64 %zext_ln21_16, i64 %zext_ln21_18

]]></Node>
<StgValue><ssdm name="shl_ln21_4"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
entry_ifconv:254 %write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty_28, i4 15

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="63">
<![CDATA[
entry_ifconv:193 %zext_ln21_23 = zext i63 %lshr_ln21_7

]]></Node>
<StgValue><ssdm name="zext_ln21_23"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:194 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21_16, i32 25

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:195 %select_ln21_7 = select i1 %tmp_58, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln21_7"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:197 %add_ln21_17 = add i8 %sub_ln21_18, i8 %select_ln21_7

]]></Node>
<StgValue><ssdm name="add_ln21_17"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry_ifconv:198 %tmp_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_54, i8 %add_ln21_17

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:199 %pi_assign_3 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_23, i9 %tmp_15, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_3"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="64">
<![CDATA[
entry_ifconv:200 %LD_3 = trunc i64 %pi_assign_3

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:201 %empty_30 = select i1 %icmp_ln21_12, i32 0, i32 %LD_3

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:236 %cond50_i_i_4 = select i1 %icmp_ln21_19, i64 %lshr_ln21_8, i64 %shl_ln21_4

]]></Node>
<StgValue><ssdm name="cond50_i_i_4"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="2">
<![CDATA[
entry_ifconv:237 %zext_ln21_19 = zext i2 %or_ln21_4

]]></Node>
<StgValue><ssdm name="zext_ln21_19"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:238 %add_ln21_20 = add i64 %cond50_i_i_4, i64 %zext_ln21_19

]]></Node>
<StgValue><ssdm name="add_ln21_20"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:239 %lshr_ln21_9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln21_20, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln21_9"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:243 %sub_ln21_19 = sub i8 8, i8 %trunc_ln21_11

]]></Node>
<StgValue><ssdm name="sub_ln21_19"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
entry_ifconv:255 %write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty_29, i4 15

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="63">
<![CDATA[
entry_ifconv:240 %zext_ln21_24 = zext i63 %lshr_ln21_9

]]></Node>
<StgValue><ssdm name="zext_ln21_24"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:241 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21_20, i32 25

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:242 %select_ln21_9 = select i1 %tmp_63, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln21_9"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:244 %add_ln21_21 = add i8 %sub_ln21_19, i8 %select_ln21_9

]]></Node>
<StgValue><ssdm name="add_ln21_21"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry_ifconv:245 %tmp_19 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_59, i8 %add_ln21_21

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:246 %pi_assign_4 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_24, i9 %tmp_19, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_4"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="64">
<![CDATA[
entry_ifconv:247 %LD_4 = trunc i64 %pi_assign_4

]]></Node>
<StgValue><ssdm name="LD_4"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:248 %empty_31 = select i1 %icmp_ln21_16, i32 0, i32 %LD_4

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
entry_ifconv:256 %write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty_30, i4 15

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="285" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
entry_ifconv:257 %write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty_31, i4 15

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="286" st_id="14" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:258 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="287" st_id="15" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:258 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="288" st_id="16" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:258 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="289" st_id="17" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:258 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:258 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0">
<![CDATA[
entry_ifconv:259 %ret_ln23 = ret

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
