{
    "MlibObjs": {},
    "stat": {
        "CodeGen(%)": 34.879110564474367,
        "ru_self_cgstart": {
            "ru_nvcsw": 23,
            "ru_stime_sec": 0.023553999999999999,
            "ru_utime_sec": 0.16095799999999999,
            "ru_maxrss_kb": 95244,
            "ru_minflt": 6770,
            "ru_nivcsw": 25,
            "ru_majflt": 0
        },
        "nMops": 14563,
        "nQuads": 5324,
        "outputSizePerQuad": 43.0,
        "ru_childs_cgstart": {
            "ru_nvcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_nivcsw": 0,
            "ru_majflt": 0
        },
        "totalObjSize": 231461,
        "ru_childs_end": {
            "ru_nvcsw": 1,
            "ru_stime_sec": 0.0033050000000000002,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 24220,
            "ru_minflt": 234,
            "ru_nivcsw": 0,
            "ru_majflt": 0
        },
        "Frontend(%)": 65.12088943552564,
        "ru_self_end": {
            "ru_nvcsw": 24,
            "ru_stime_sec": 0.023918999999999999,
            "ru_utime_sec": 0.247168,
            "ru_maxrss_kb": 103788,
            "ru_minflt": 9778,
            "ru_nivcsw": 29,
            "ru_majflt": 0
        },
        "mopSpeed": 168924.71871012641,
        "quadSpeed": 61756.176777635999,
        "mop/quad": 2.7353493613824194
    },
    "PrevCompiledModules": {
        "test": {
            "x9Hvb_d": {
                "bytes": 19215,
                "mode": 4,
                "mod": "test",
                "out": "x9Hvb_d.o",
                "checksum": 0,
                "archive": "archive.723/_25740_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 9573,
                "mode": 4,
                "mod": "...MASTER...",
                "checksum": 0,
                "out": "objs/amcQw_d.o"
            }
        },
        "rl_ram_1rw": {
            "LWthU_d": {
                "bytes": 12435,
                "mode": 4,
                "mod": "rl_ram_1rw",
                "checksum": 0,
                "archive": "archive.723/_prev_archive_1.a",
                "out": "LWthU_d.o"
            }
        },
        "_vcs_unit__3820026515": {
            "a34xI_d": {
                "bytes": 142070,
                "mode": 4,
                "mod": "_vcs_unit__3820026515",
                "out": "a34xI_d.o",
                "checksum": 0,
                "archive": "archive.723/_25740_archive_1.a"
            }
        },
        "tbench_top": {
            "Mk7In_d": {
                "bytes": 11757,
                "mode": 4,
                "mod": "tbench_top",
                "checksum": 0,
                "archive": "archive.723/_prev_archive_1.a",
                "out": "Mk7In_d.o"
            }
        },
        "ahb3lite_pkg": {
            "NECV5_d": {
                "bytes": 6136,
                "mode": 4,
                "mod": "ahb3lite_pkg",
                "checksum": 0,
                "archive": "archive.723/_prev_archive_1.a",
                "out": "NECV5_d.o"
            }
        },
        "ahb3lite_bus_inf": {
            "I4SNz_d": {
                "bytes": 61691,
                "mode": 4,
                "mod": "ahb3lite_bus_inf",
                "checksum": 0,
                "archive": "archive.723/_prev_archive_1.a",
                "out": "I4SNz_d.o"
            }
        },
        "rl_queue": {
            "xPMi9_d": {
                "bytes": 15601,
                "mode": 4,
                "mod": "rl_queue",
                "checksum": 0,
                "archive": "archive.723/_prev_archive_1.a",
                "out": "xPMi9_d.o"
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 32785,
                "mode": 4,
                "mod": "std",
                "checksum": 0,
                "archive": "archive.723/_prev_archive_1.a",
                "out": "reYIK_d.o"
            }
        },
        "ahb3lite_sram1rw_0000": {
            "KGFBM_d": {
                "bytes": 29209,
                "mode": 4,
                "mod": "ahb3lite_sram1rw_0000",
                "checksum": 0,
                "archive": "archive.723/_prev_archive_1.a",
                "out": "KGFBM_d.o"
            }
        }
    },
    "CompileStatus": "Successful",
    "NameTable": {
        "_vcs_unit__3820026515": [
            "_vcs_unit__3820026515",
            "a34xI",
            "module"
        ],
        "tbench_top": [
            "tbench_top",
            "Mk7In",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "ahb3lite_bus_inf": [
            "ahb3lite_bus_inf",
            "I4SNz",
            "module"
        ],
        "ahb3lite_pkg": [
            "ahb3lite_pkg",
            "NECV5",
            "module"
        ],
        "rl_queue": [
            "rl_queue",
            "xPMi9",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "rl_ram_1rw": [
            "rl_ram_1rw",
            "LWthU",
            "module"
        ],
        "test": [
            "test",
            "x9Hvb",
            "module"
        ],
        "ahb3lite_sram1rw_0000": [
            "ahb3lite_sram1rw_0000",
            "KGFBM",
            "module"
        ]
    },
    "CurCompileUdps": {},
    "CompileProcesses": [
        "cgproc.25740.json"
    ],
    "CompileStrategy": "fullobj",
    "Misc": {
        "csrc": "csrc",
        "cwd": "/home/user100/VM/AHB3_Lite_Interface_Verification",
        "csrc_abs": "/home/user100/VM/AHB3_Lite_Interface_Verification/csrc",
        "archive_dir": "archive.723",
        "default_output_dir": "csrc",
        "daidir": "simv.daidir",
        "daidir_abs": "/home/user100/VM/AHB3_Lite_Interface_Verification/simv.daidir"
    },
    "PEModules": [],
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 69664
    },
    "CurCompileModules": [
        "...MASTER...",
        "_vcs_unit__3820026515",
        "_vcs_unit__3820026515",
        "std",
        "ahb3lite_bus_inf",
        "test",
        "test",
        "tbench_top",
        "ahb3lite_pkg",
        "ahb3lite_sram1rw_0000",
        "rl_queue",
        "rl_ram_1rw"
    ],
    "LVLData": [
        "SIM"
    ]
}