set a(0-1481) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-24 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2018 {}}} SUCCS {{66 0 0 0-1484 {}} {258 0 0 0-1471 {}} {256 0 0 0-2018 {}}} CYCLES {}}
set a(0-1482) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-25 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2015 {}}} SUCCS {{66 0 0 0-1484 {}} {130 0 0 0-1471 {}} {256 0 0 0-2015 {}}} CYCLES {}}
set a(0-1483) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-26 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-1471 {}}} CYCLES {}}
set a(0-1484) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-27 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-1482 {}} {66 0 0 0-1481 {}}} SUCCS {{66 0 0 0-2009 {}} {66 0 0 0-2012 {}} {66 0 0 0-2015 {}} {66 0 0 0-2018 {}} {66 0 0 0-2021 {}}} CYCLES {}}
set a(0-1485) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-28 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-1486 {}} {130 0 0 0-1471 {}}} CYCLES {}}
set a(0-1486) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-29 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-1485 {}}} SUCCS {{131 0 0 0-1487 {}} {130 0 0 0-1471 {}} {130 0 0 0-2005 {}} {130 0 0 0-2006 {}} {146 0 0 0-2007 {}}} CYCLES {}}
set a(0-1487) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-1486 {}} {772 0 0 0-1471 {}}} SUCCS {{259 0 0 0-1471 {}}} CYCLES {}}
set a(0-1488) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1471 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-31 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-2004 {}}} SUCCS {{259 0 0 0-1489 {}} {130 0 0 0-1472 {}} {256 0 0 0-2004 {}}} CYCLES {}}
set a(0-1489) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-1471 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-32 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1472 {}}} CYCLES {}}
set a(0-1490) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(10:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1471 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-33 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1472 {}}} SUCCS {{258 0 0 0-1472 {}}} CYCLES {}}
set a(0-1491) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1471 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-34 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1472 {}}} SUCCS {{259 0 0 0-1472 {}}} CYCLES {}}
set a(0-1492) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-35 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-1995 {}}} SUCCS {{259 0 0 0-1493 {}} {256 0 0 0-1995 {}}} CYCLES {}}
set a(0-1493) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-36 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1492 {}}} SUCCS {{128 0 0 0-1505 {}} {64 0 0 0-1473 {}}} CYCLES {}}
set a(0-1494) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-37 LOC {0 1.0 1 0.01519775 1 0.01519775 1 0.01519775 1 0.01519775} PREDS {} SUCCS {{259 0 0 0-1495 {}} {130 0 0 0-1473 {}}} CYCLES {}}
set a(0-1495) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-38 LOC {0 1.0 1 0.01519775 1 0.01519775 1 0.01519775} PREDS {{259 0 0 0-1494 {}}} SUCCS {{259 0 0 0-1496 {}} {130 0 0 0-1473 {}}} CYCLES {}}
set a(0-1496) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-39 LOC {1 0.0 1 0.01519775 1 0.01519775 1 0.133322625 1 0.133322625} PREDS {{259 0 0 0-1495 {}}} SUCCS {{259 0 0 0-1497 {}} {130 0 0 0-1473 {}} {258 0 0 0-1562 {}} {258 0 0 0-1621 {}} {258 0 0 0-1746 {}}} CYCLES {}}
set a(0-1497) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-40 LOC {1 0.118125 1 0.13332275 1 0.13332275 1 0.202072625 1 0.202072625} PREDS {{259 0 0 0-1496 {}}} SUCCS {{258 0 0 0-1500 {}} {130 0 0 0-1473 {}}} CYCLES {}}
set a(0-1498) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-41 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20207275} PREDS {{774 0 0 0-1987 {}}} SUCCS {{259 0 0 0-1499 {}} {130 0 0 0-1473 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1499) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0) TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-42 LOC {0 1.0 1 0.0 1 0.0 1 0.20207275} PREDS {{259 0 0 0-1498 {}}} SUCCS {{259 0 0 0-1500 {}} {130 0 0 0-1473 {}}} CYCLES {}}
set a(0-1500) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(8,0,8,0,8) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.63 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-43 LOC {1 0.18687499999999999 1 0.20207275 1 0.20207275 1 0.6562499445000001 1 0.6562499445000001} PREDS {{259 0 0 0-1499 {}} {258 0 0 0-1497 {}}} SUCCS {{259 0 0 0-1501 {}} {258 0 0 0-1503 {}} {130 0 0 0-1473 {}}} CYCLES {}}
set a(0-1501) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-44 LOC {1 0.6410523 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-1500 {}}} SUCCS {{259 0 2.250 0-1502 {}} {130 0 0 0-1473 {}}} CYCLES {}}
set a(0-1502) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-45 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1501 {}}} SUCCS {{258 0 0 0-1473 {}}} CYCLES {}}
set a(0-1503) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-46 LOC {1 0.6410523 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{258 0 0 0-1500 {}}} SUCCS {{259 0 2.250 0-1504 {}} {130 0 0 0-1473 {}}} CYCLES {}}
set a(0-1504) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-47 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1503 {}}} SUCCS {{258 0 0 0-1473 {}}} CYCLES {}}
set a(0-1505) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-48 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-1493 {}} {772 0 0 0-1473 {}}} SUCCS {{259 0 0 0-1473 {}}} CYCLES {}}
set a(0-1506) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-49 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.53250005} PREDS {{774 0 0 0-1551 {}}} SUCCS {{259 0 0 0-1507 {}} {130 0 0 0-1550 {}} {256 0 0 0-1551 {}}} CYCLES {}}
set a(0-1507) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(9-3) TYPE READSLICE PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-50 LOC {0 1.0 1 0.0 1 0.0 1 0.53250005} PREDS {{259 0 0 0-1506 {}}} SUCCS {{258 0 0 0-1510 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1508) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-51 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.53250005} PREDS {} SUCCS {{259 0 0 0-1509 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1509) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#1 TYPE READSLICE PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-52 LOC {0 1.0 1 0.0 1 0.0 1 0.53250005} PREDS {{259 0 0 0-1508 {}}} SUCCS {{259 0 0 0-1510 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1510) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {0.99 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-53 LOC {1 0.0 1 0.53250005 1 0.53250005 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-1509 {}} {258 0 0 0-1507 {}}} SUCCS {{258 0 0 0-1513 {}} {258 0 0 0-1531 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1511) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-54 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-1551 {}}} SUCCS {{259 0 0 0-1512 {}} {130 0 0 0-1550 {}} {256 0 0 0-1551 {}}} CYCLES {}}
set a(0-1512) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(2-0)#1 TYPE READSLICE PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-55 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-1511 {}}} SUCCS {{259 0 0 0-1513 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1513) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-56 LOC {1 0.12375 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-1512 {}} {258 0 0 0-1510 {}}} SUCCS {{259 0 2.250 0-1514 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1514) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-57 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1513 {}} {774 0 2.250 0-1545 {}} {774 0 2.250 0-1532 {}}} SUCCS {{258 0 0 0-1524 {}} {256 0 0 0-1532 {}} {258 0 0 0-1534 {}} {256 0 0 0-1545 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1515) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-58 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-1516 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1516) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#2 TYPE READSLICE PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-59 LOC {0 1.0 1 0.0 1 0.0 1 0.39750005} PREDS {{259 0 0 0-1515 {}}} SUCCS {{259 0 0 0-1517 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1517) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-60 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {{259 0 0 0-1516 {}}} SUCCS {{258 0 0 0-1519 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1518) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-61 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-1519 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1519) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.03 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-62 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 1 0.526874925} PREDS {{259 0 0 0-1518 {}} {258 0 0 0-1517 {}}} SUCCS {{258 0 0 0-1522 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1520) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-63 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-1551 {}}} SUCCS {{259 0 0 0-1521 {}} {130 0 0 0-1550 {}} {256 0 0 0-1551 {}}} CYCLES {}}
set a(0-1521) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-64 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-1520 {}}} SUCCS {{259 0 0 0-1522 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1522) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-65 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-1521 {}} {258 0 0 0-1519 {}}} SUCCS {{259 0 2.250 0-1523 {}} {258 0 2.250 0-1545 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1523) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-66 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1522 {}} {774 0 2.250 0-1545 {}} {774 0 2.250 0-1532 {}}} SUCCS {{259 0 0 0-1524 {}} {256 0 0 0-1532 {}} {258 0 0 0-1533 {}} {256 0 0 0-1545 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1524) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-67 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-1523 {}} {258 0 0 0-1514 {}}} SUCCS {{259 0 0 0-1525 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1525) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-68 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-1524 {}} {128 0 0 0-1527 {}}} SUCCS {{258 0 0 0-1527 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1526) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-69 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-1527 {}}} SUCCS {{259 0 0 0-1527 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1527) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-70 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-1526 {}} {258 0 0 0-1525 {}}} SUCCS {{128 0 0 0-1525 {}} {128 0 0 0-1526 {}} {259 0 0 0-1528 {}}} CYCLES {}}
set a(0-1528) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-71 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-1527 {}}} SUCCS {{258 0 2.250 0-1532 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1529) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-72 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-1551 {}}} SUCCS {{259 0 0 0-1530 {}} {130 0 0 0-1550 {}} {256 0 0 0-1551 {}}} CYCLES {}}
set a(0-1530) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(2-0) TYPE READSLICE PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-73 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-1529 {}}} SUCCS {{259 0 0 0-1531 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1531) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-74 LOC {1 0.12375 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-1530 {}} {258 0 0 0-1510 {}}} SUCCS {{259 0 2.250 0-1532 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1532) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-75 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-1532 {}} {259 0 2.250 0-1531 {}} {258 0 2.250 0-1528 {}} {256 0 0 0-1523 {}} {256 0 0 0-1514 {}} {774 0 0 0-1545 {}}} SUCCS {{774 0 2.250 0-1514 {}} {774 0 2.250 0-1523 {}} {774 0 0 0-1532 {}} {258 0 0 0-1545 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1533) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-76 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-1523 {}}} SUCCS {{259 0 0 0-1534 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1534) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-77 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-1533 {}} {258 0 0 0-1514 {}}} SUCCS {{259 0 0 0-1535 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1535) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-78 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-1534 {}} {128 0 0 0-1537 {}}} SUCCS {{258 0 0 0-1537 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1536) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-79 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-1537 {}}} SUCCS {{259 0 0 0-1537 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1537) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-80 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-1536 {}} {258 0 0 0-1535 {}}} SUCCS {{128 0 0 0-1535 {}} {128 0 0 0-1536 {}} {259 0 0 0-1538 {}}} CYCLES {}}
set a(0-1538) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-81 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1537 {}}} SUCCS {{259 0 0 0-1539 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1539) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-82 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1538 {}} {128 0 0 0-1543 {}}} SUCCS {{258 0 0 0-1543 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1540) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-83 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1543 {}}} SUCCS {{258 0 0 0-1543 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1541) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-84 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1543 {}}} SUCCS {{258 0 0 0-1543 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1542) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-85 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1543 {}}} SUCCS {{259 0 0 0-1543 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1543) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-86 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-1542 {}} {258 0 0 0-1541 {}} {258 0 0 0-1540 {}} {258 0 0 0-1539 {}}} SUCCS {{128 0 0 0-1539 {}} {128 0 0 0-1540 {}} {128 0 0 0-1541 {}} {128 0 0 0-1542 {}} {259 0 0 0-1544 {}}} CYCLES {}}
set a(0-1544) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-87 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-1543 {}}} SUCCS {{259 0 2.250 0-1545 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1545) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-88 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-1545 {}} {259 0 2.250 0-1544 {}} {258 0 0 0-1532 {}} {256 0 0 0-1523 {}} {258 0 2.250 0-1522 {}} {256 0 0 0-1514 {}}} SUCCS {{774 0 2.250 0-1514 {}} {774 0 2.250 0-1523 {}} {774 0 0 0-1532 {}} {774 0 0 0-1545 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1546) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-89 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-1551 {}}} SUCCS {{259 0 0 0-1547 {}} {130 0 0 0-1550 {}} {256 0 0 0-1551 {}}} CYCLES {}}
set a(0-1547) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-90 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-1546 {}}} SUCCS {{259 0 0 0-1548 {}} {130 0 0 0-1550 {}}} CYCLES {}}
set a(0-1548) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-91 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-1547 {}}} SUCCS {{259 0 0 0-1549 {}} {130 0 0 0-1550 {}} {258 0 0 0-1551 {}}} CYCLES {}}
set a(0-1549) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-92 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1548 {}}} SUCCS {{259 0 0 0-1550 {}}} CYCLES {}}
set a(0-1550) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-1473 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-93 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1549 {}} {130 0 0 0-1548 {}} {130 0 0 0-1547 {}} {130 0 0 0-1546 {}} {130 0 0 0-1545 {}} {130 0 0 0-1544 {}} {130 0 0 0-1542 {}} {130 0 0 0-1541 {}} {130 0 0 0-1540 {}} {130 0 0 0-1539 {}} {130 0 0 0-1538 {}} {130 0 0 0-1536 {}} {130 0 0 0-1535 {}} {130 0 0 0-1534 {}} {130 0 0 0-1533 {}} {130 0 0 0-1532 {}} {130 0 0 0-1531 {}} {130 0 0 0-1530 {}} {130 0 0 0-1529 {}} {130 0 0 0-1528 {}} {130 0 0 0-1526 {}} {130 0 0 0-1525 {}} {130 0 0 0-1524 {}} {130 0 0 0-1523 {}} {130 0 0 0-1522 {}} {130 0 0 0-1521 {}} {130 0 0 0-1520 {}} {130 0 0 0-1519 {}} {130 0 0 0-1518 {}} {130 0 0 0-1517 {}} {130 0 0 0-1516 {}} {130 0 0 0-1515 {}} {130 0 0 0-1514 {}} {130 0 0 0-1513 {}} {130 0 0 0-1512 {}} {130 0 0 0-1511 {}} {130 0 0 0-1510 {}} {130 0 0 0-1509 {}} {130 0 0 0-1508 {}} {130 0 0 0-1507 {}} {130 0 0 0-1506 {}}} SUCCS {{129 0 0 0-1551 {}}} CYCLES {}}
set a(0-1551) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1473 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-1551 {}} {129 0 0 0-1550 {}} {258 0 0 0-1548 {}} {256 0 0 0-1546 {}} {256 0 0 0-1529 {}} {256 0 0 0-1520 {}} {256 0 0 0-1511 {}} {256 0 0 0-1506 {}}} SUCCS {{774 0 0 0-1506 {}} {774 0 0 0-1511 {}} {774 0 0 0-1520 {}} {774 0 0 0-1529 {}} {774 0 0 0-1546 {}} {772 0 0 0-1551 {}}} CYCLES {}}
set a(0-1473) {CHI {0-1506 0-1507 0-1508 0-1509 0-1510 0-1511 0-1512 0-1513 0-1514 0-1515 0-1516 0-1517 0-1518 0-1519 0-1520 0-1521 0-1522 0-1523 0-1524 0-1525 0-1526 0-1527 0-1528 0-1529 0-1530 0-1531 0-1532 0-1533 0-1534 0-1535 0-1536 0-1537 0-1538 0-1539 0-1540 0-1541 0-1542 0-1543 0-1544 0-1545 0-1546 0-1547 0-1548 0-1549 0-1550 0-1551} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-94 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1505 {}} {258 0 0 0-1504 {}} {130 0 0 0-1503 {}} {258 0 0 0-1502 {}} {130 0 0 0-1501 {}} {130 0 0 0-1500 {}} {130 0 0 0-1499 {}} {130 0 0 0-1498 {}} {130 0 0 0-1497 {}} {130 0 0 0-1496 {}} {130 0 0 0-1495 {}} {130 0 0 0-1494 {}} {64 0 0 0-1493 {}} {774 0 0 0-1987 {}}} SUCCS {{772 0 0 0-1505 {}} {131 0 0 0-1552 {}} {130 0 0 0-1553 {}} {130 0 0 0-1554 {}} {130 0 0 0-1555 {}} {130 0 0 0-1556 {}} {130 0 0 0-1557 {}} {130 0 0 0-1558 {}} {130 0 0 0-1559 {}} {130 0 0 0-1560 {}} {130 0 0 0-1561 {}} {64 0 0 0-1474 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1552) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-95 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{131 0 0 0-1473 {}}} SUCCS {{259 0 0 0-1553 {}} {130 0 0 0-1561 {}}} CYCLES {}}
set a(0-1553) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-96 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-1552 {}} {130 0 0 0-1473 {}}} SUCCS {{259 0 0 0-1554 {}} {130 0 0 0-1561 {}}} CYCLES {}}
set a(0-1554) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-97 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-1553 {}} {130 0 0 0-1473 {}}} SUCCS {{258 0 0 0-1558 {}} {130 0 0 0-1561 {}}} CYCLES {}}
set a(0-1555) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-98 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{130 0 0 0-1473 {}} {774 0 0 0-1987 {}}} SUCCS {{259 0 0 0-1556 {}} {130 0 0 0-1561 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1556) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#4 TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-99 LOC {2 1.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{259 0 0 0-1555 {}} {130 0 0 0-1473 {}}} SUCCS {{259 0 0 0-1557 {}} {130 0 0 0-1561 {}}} CYCLES {}}
set a(0-1557) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-100 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-1556 {}} {130 0 0 0-1473 {}}} SUCCS {{259 0 0 0-1558 {}} {130 0 0 0-1561 {}}} CYCLES {}}
set a(0-1558) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.05 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-101 LOC {3 0.0 3 0.8687499999999999 3 0.8687499999999999 3 0.9999998749999999 3 0.9999998749999999} PREDS {{259 0 0 0-1557 {}} {258 0 0 0-1554 {}} {130 0 0 0-1473 {}}} SUCCS {{259 0 0 0-1559 {}} {130 0 0 0-1561 {}}} CYCLES {}}
set a(0-1559) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-102 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1558 {}} {130 0 0 0-1473 {}}} SUCCS {{259 0 0 0-1560 {}} {130 0 0 0-1561 {}}} CYCLES {}}
set a(0-1560) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-103 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1559 {}} {130 0 0 0-1473 {}}} SUCCS {{259 0 0 0-1561 {}}} CYCLES {}}
set a(0-1561) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-104 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1560 {}} {130 0 0 0-1559 {}} {130 0 0 0-1558 {}} {130 0 0 0-1557 {}} {130 0 0 0-1556 {}} {130 0 0 0-1555 {}} {130 0 0 0-1554 {}} {130 0 0 0-1553 {}} {130 0 0 0-1552 {}} {130 0 0 0-1473 {}}} SUCCS {{128 0 0 0-1569 {}} {64 0 0 0-1474 {}}} CYCLES {}}
set a(0-1562) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-105 LOC {1 0.118125 2 0.12343445 2 0.12343445 2 0.192184325 2 0.192184325} PREDS {{258 0 0 0-1496 {}}} SUCCS {{258 0 0 0-1566 {}} {130 0 0 0-1474 {}} {258 0 0 0-1691 {}} {258 0 0 0-1816 {}} {258 0 0 0-1939 {}}} CYCLES {}}
set a(0-1563) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-106 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.19218444999999998} PREDS {{774 0 0 0-1987 {}}} SUCCS {{259 0 0 0-1564 {}} {130 0 0 0-1474 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1564) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#5 TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-107 LOC {0 1.0 2 0.0 2 0.0 2 0.19218444999999998} PREDS {{259 0 0 0-1563 {}}} SUCCS {{259 0 0 0-1565 {}} {130 0 0 0-1474 {}}} CYCLES {}}
set a(0-1565) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-108 LOC {0 1.0 2 0.19218444999999998 2 0.19218444999999998 2 0.19218444999999998} PREDS {{259 0 0 0-1564 {}}} SUCCS {{259 0 0 0-1566 {}} {130 0 0 0-1474 {}}} CYCLES {}}
set a(0-1566) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-109 LOC {1 0.18687499999999999 2 0.19218444999999998 2 0.19218444999999998 2 0.6562499275 2 0.6562499275} PREDS {{259 0 0 0-1565 {}} {258 0 0 0-1562 {}}} SUCCS {{259 0 2.250 0-1567 {}} {258 0 2.250 0-1568 {}} {130 0 0 0-1474 {}}} CYCLES {}}
set a(0-1567) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-110 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 2.250 0-1566 {}}} SUCCS {{258 0 0 0-1474 {}}} CYCLES {}}
set a(0-1568) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-111 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{258 0 2.250 0-1566 {}}} SUCCS {{258 0 0 0-1474 {}}} CYCLES {}}
set a(0-1569) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-112 LOC {3 0.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-1561 {}} {772 0 0 0-1474 {}}} SUCCS {{259 0 0 0-1474 {}}} CYCLES {}}
set a(0-1570) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-113 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-1610 {}}} SUCCS {{259 0 0 0-1571 {}} {130 0 0 0-1609 {}} {256 0 0 0-1610 {}}} CYCLES {}}
set a(0-1571) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-114 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-1570 {}}} SUCCS {{258 0 0 0-1575 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1572) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-115 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {} SUCCS {{259 0 0 0-1573 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1573) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#6 TYPE READSLICE PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-116 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-1572 {}}} SUCCS {{259 0 0 0-1574 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1574) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-117 LOC {0 1.0 1 0.52687505 1 0.52687505 1 0.52687505} PREDS {{259 0 0 0-1573 {}}} SUCCS {{259 0 0 0-1575 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1575) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-118 LOC {1 0.0 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-1574 {}} {258 0 0 0-1571 {}}} SUCCS {{259 0 2.250 0-1576 {}} {258 0 2.250 0-1591 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1576) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-119 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1575 {}} {774 0 2.250 0-1604 {}} {774 0 2.250 0-1591 {}}} SUCCS {{258 0 0 0-1586 {}} {256 0 0 0-1591 {}} {258 0 0 0-1593 {}} {256 0 0 0-1604 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1577) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-120 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-1578 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1578) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#7 TYPE READSLICE PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-121 LOC {0 1.0 1 0.0 1 0.0 1 0.39750005} PREDS {{259 0 0 0-1577 {}}} SUCCS {{259 0 0 0-1579 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1579) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-122 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {{259 0 0 0-1578 {}}} SUCCS {{258 0 0 0-1581 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1580) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-123 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-1581 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1581) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.03 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-124 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 1 0.526874925} PREDS {{259 0 0 0-1580 {}} {258 0 0 0-1579 {}}} SUCCS {{258 0 0 0-1584 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1582) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-125 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-1610 {}}} SUCCS {{259 0 0 0-1583 {}} {130 0 0 0-1609 {}} {256 0 0 0-1610 {}}} CYCLES {}}
set a(0-1583) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-126 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-1582 {}}} SUCCS {{259 0 0 0-1584 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1584) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-127 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-1583 {}} {258 0 0 0-1581 {}}} SUCCS {{259 0 2.250 0-1585 {}} {258 0 2.250 0-1604 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1585) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-128 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1584 {}} {774 0 2.250 0-1604 {}} {774 0 2.250 0-1591 {}}} SUCCS {{259 0 0 0-1586 {}} {256 0 0 0-1591 {}} {258 0 0 0-1592 {}} {256 0 0 0-1604 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1586) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-129 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-1585 {}} {258 0 0 0-1576 {}}} SUCCS {{259 0 0 0-1587 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1587) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-130 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-1586 {}} {128 0 0 0-1589 {}}} SUCCS {{258 0 0 0-1589 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1588) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-131 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-1589 {}}} SUCCS {{259 0 0 0-1589 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1589) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-132 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-1588 {}} {258 0 0 0-1587 {}}} SUCCS {{128 0 0 0-1587 {}} {128 0 0 0-1588 {}} {259 0 0 0-1590 {}}} CYCLES {}}
set a(0-1590) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-133 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-1589 {}}} SUCCS {{259 0 2.250 0-1591 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1591) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-134 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-1591 {}} {259 0 2.250 0-1590 {}} {256 0 0 0-1585 {}} {256 0 0 0-1576 {}} {258 0 2.250 0-1575 {}} {774 0 0 0-1604 {}}} SUCCS {{774 0 2.250 0-1576 {}} {774 0 2.250 0-1585 {}} {774 0 0 0-1591 {}} {258 0 0 0-1604 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1592) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-135 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-1585 {}}} SUCCS {{259 0 0 0-1593 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1593) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-136 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-1592 {}} {258 0 0 0-1576 {}}} SUCCS {{259 0 0 0-1594 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1594) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-137 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-1593 {}} {128 0 0 0-1596 {}}} SUCCS {{258 0 0 0-1596 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1595) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-138 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-1596 {}}} SUCCS {{259 0 0 0-1596 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1596) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-139 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-1595 {}} {258 0 0 0-1594 {}}} SUCCS {{128 0 0 0-1594 {}} {128 0 0 0-1595 {}} {259 0 0 0-1597 {}}} CYCLES {}}
set a(0-1597) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-140 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1596 {}}} SUCCS {{259 0 0 0-1598 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1598) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-141 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1597 {}} {128 0 0 0-1602 {}}} SUCCS {{258 0 0 0-1602 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1599) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-142 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1602 {}}} SUCCS {{258 0 0 0-1602 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1600) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-143 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1602 {}}} SUCCS {{258 0 0 0-1602 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1601) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-144 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1602 {}}} SUCCS {{259 0 0 0-1602 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1602) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-145 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-1601 {}} {258 0 0 0-1600 {}} {258 0 0 0-1599 {}} {258 0 0 0-1598 {}}} SUCCS {{128 0 0 0-1598 {}} {128 0 0 0-1599 {}} {128 0 0 0-1600 {}} {128 0 0 0-1601 {}} {259 0 0 0-1603 {}}} CYCLES {}}
set a(0-1603) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-146 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-1602 {}}} SUCCS {{259 0 2.250 0-1604 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1604) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-147 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-1604 {}} {259 0 2.250 0-1603 {}} {258 0 0 0-1591 {}} {256 0 0 0-1585 {}} {258 0 2.250 0-1584 {}} {256 0 0 0-1576 {}}} SUCCS {{774 0 2.250 0-1576 {}} {774 0 2.250 0-1585 {}} {774 0 0 0-1591 {}} {774 0 0 0-1604 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1605) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-148 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-1610 {}}} SUCCS {{259 0 0 0-1606 {}} {130 0 0 0-1609 {}} {256 0 0 0-1610 {}}} CYCLES {}}
set a(0-1606) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-149 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-1605 {}}} SUCCS {{259 0 0 0-1607 {}} {130 0 0 0-1609 {}}} CYCLES {}}
set a(0-1607) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-150 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-1606 {}}} SUCCS {{259 0 0 0-1608 {}} {130 0 0 0-1609 {}} {258 0 0 0-1610 {}}} CYCLES {}}
set a(0-1608) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-151 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1607 {}}} SUCCS {{259 0 0 0-1609 {}}} CYCLES {}}
set a(0-1609) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-1474 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-152 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1608 {}} {130 0 0 0-1607 {}} {130 0 0 0-1606 {}} {130 0 0 0-1605 {}} {130 0 0 0-1604 {}} {130 0 0 0-1603 {}} {130 0 0 0-1601 {}} {130 0 0 0-1600 {}} {130 0 0 0-1599 {}} {130 0 0 0-1598 {}} {130 0 0 0-1597 {}} {130 0 0 0-1595 {}} {130 0 0 0-1594 {}} {130 0 0 0-1593 {}} {130 0 0 0-1592 {}} {130 0 0 0-1591 {}} {130 0 0 0-1590 {}} {130 0 0 0-1588 {}} {130 0 0 0-1587 {}} {130 0 0 0-1586 {}} {130 0 0 0-1585 {}} {130 0 0 0-1584 {}} {130 0 0 0-1583 {}} {130 0 0 0-1582 {}} {130 0 0 0-1581 {}} {130 0 0 0-1580 {}} {130 0 0 0-1579 {}} {130 0 0 0-1578 {}} {130 0 0 0-1577 {}} {130 0 0 0-1576 {}} {130 0 0 0-1575 {}} {130 0 0 0-1574 {}} {130 0 0 0-1573 {}} {130 0 0 0-1572 {}} {130 0 0 0-1571 {}} {130 0 0 0-1570 {}}} SUCCS {{129 0 0 0-1610 {}}} CYCLES {}}
set a(0-1610) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1474 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-1610 {}} {129 0 0 0-1609 {}} {258 0 0 0-1607 {}} {256 0 0 0-1605 {}} {256 0 0 0-1582 {}} {256 0 0 0-1570 {}}} SUCCS {{774 0 0 0-1570 {}} {774 0 0 0-1582 {}} {774 0 0 0-1605 {}} {772 0 0 0-1610 {}}} CYCLES {}}
set a(0-1474) {CHI {0-1570 0-1571 0-1572 0-1573 0-1574 0-1575 0-1576 0-1577 0-1578 0-1579 0-1580 0-1581 0-1582 0-1583 0-1584 0-1585 0-1586 0-1587 0-1588 0-1589 0-1590 0-1591 0-1592 0-1593 0-1594 0-1595 0-1596 0-1597 0-1598 0-1599 0-1600 0-1601 0-1602 0-1603 0-1604 0-1605 0-1606 0-1607 0-1608 0-1609 0-1610} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-153 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1569 {}} {258 0 0 0-1568 {}} {258 0 0 0-1567 {}} {130 0 0 0-1566 {}} {130 0 0 0-1565 {}} {130 0 0 0-1564 {}} {130 0 0 0-1563 {}} {130 0 0 0-1562 {}} {64 0 0 0-1561 {}} {64 0 0 0-1473 {}} {774 0 0 0-1987 {}}} SUCCS {{772 0 0 0-1569 {}} {131 0 0 0-1611 {}} {130 0 0 0-1612 {}} {130 0 0 0-1613 {}} {130 0 0 0-1614 {}} {130 0 0 0-1615 {}} {130 0 0 0-1616 {}} {130 0 0 0-1617 {}} {130 0 0 0-1618 {}} {130 0 0 0-1619 {}} {130 0 0 0-1620 {}} {64 0 0 0-1475 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1611) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-154 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{131 0 0 0-1474 {}}} SUCCS {{259 0 0 0-1612 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1612) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-155 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-1611 {}} {130 0 0 0-1474 {}}} SUCCS {{259 0 0 0-1613 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1613) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-156 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-1612 {}} {130 0 0 0-1474 {}}} SUCCS {{258 0 0 0-1617 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1614) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-157 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{130 0 0 0-1474 {}} {774 0 0 0-1987 {}}} SUCCS {{259 0 0 0-1615 {}} {130 0 0 0-1620 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1615) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#8 TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-158 LOC {3 1.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{259 0 0 0-1614 {}} {130 0 0 0-1474 {}}} SUCCS {{259 0 0 0-1616 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1616) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-159 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-1615 {}} {130 0 0 0-1474 {}}} SUCCS {{259 0 0 0-1617 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1617) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.05 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-160 LOC {4 0.0 4 0.8687499999999999 4 0.8687499999999999 4 0.9999998749999999 4 0.9999998749999999} PREDS {{259 0 0 0-1616 {}} {258 0 0 0-1613 {}} {130 0 0 0-1474 {}}} SUCCS {{259 0 0 0-1618 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1618) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-161 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1617 {}} {130 0 0 0-1474 {}}} SUCCS {{259 0 0 0-1619 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1619) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-162 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1618 {}} {130 0 0 0-1474 {}}} SUCCS {{259 0 0 0-1620 {}}} CYCLES {}}
set a(0-1620) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-163 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1619 {}} {130 0 0 0-1618 {}} {130 0 0 0-1617 {}} {130 0 0 0-1616 {}} {130 0 0 0-1615 {}} {130 0 0 0-1614 {}} {130 0 0 0-1613 {}} {130 0 0 0-1612 {}} {130 0 0 0-1611 {}} {130 0 0 0-1474 {}}} SUCCS {{128 0 0 0-1630 {}} {64 0 0 0-1475 {}}} CYCLES {}}
set a(0-1621) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-164 LOC {1 0.118125 3 0.12343445 3 0.12343445 3 0.192184325 3 0.192184325} PREDS {{258 0 0 0-1496 {}}} SUCCS {{258 0 0 0-1625 {}} {130 0 0 0-1475 {}} {258 0 0 0-1874 {}}} CYCLES {}}
set a(0-1622) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-165 LOC {0 1.0 3 0.0 3 0.0 3 0.0 3 0.19218444999999998} PREDS {{774 0 0 0-1987 {}}} SUCCS {{259 0 0 0-1623 {}} {130 0 0 0-1475 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1623) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#9 TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-166 LOC {0 1.0 3 0.0 3 0.0 3 0.19218444999999998} PREDS {{259 0 0 0-1622 {}}} SUCCS {{259 0 0 0-1624 {}} {130 0 0 0-1475 {}}} CYCLES {}}
set a(0-1624) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-167 LOC {0 1.0 3 0.19218444999999998 3 0.19218444999999998 3 0.19218444999999998} PREDS {{259 0 0 0-1623 {}}} SUCCS {{259 0 0 0-1625 {}} {130 0 0 0-1475 {}}} CYCLES {}}
set a(0-1625) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-168 LOC {1 0.18687499999999999 3 0.19218444999999998 3 0.19218444999999998 3 0.6562499275 3 0.6562499275} PREDS {{259 0 0 0-1624 {}} {258 0 0 0-1621 {}}} SUCCS {{259 0 0 0-1626 {}} {258 0 0 0-1628 {}} {130 0 0 0-1475 {}}} CYCLES {}}
set a(0-1626) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#15 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-169 LOC {1 0.6509406 3 0.6562500499999999 3 0.6562500499999999 3 0.6562500499999999} PREDS {{259 0 0 0-1625 {}}} SUCCS {{259 0 2.250 0-1627 {}} {130 0 0 0-1475 {}}} CYCLES {}}
set a(0-1627) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-170 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 2.250 0-1626 {}}} SUCCS {{258 0 0 0-1475 {}}} CYCLES {}}
set a(0-1628) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-171 LOC {1 0.6509406 3 0.6562500499999999 3 0.6562500499999999 3 0.6562500499999999} PREDS {{258 0 0 0-1625 {}}} SUCCS {{259 0 2.250 0-1629 {}} {130 0 0 0-1475 {}}} CYCLES {}}
set a(0-1629) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-172 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 2.250 0-1628 {}}} SUCCS {{258 0 0 0-1475 {}}} CYCLES {}}
set a(0-1630) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-173 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-1620 {}} {772 0 0 0-1475 {}}} SUCCS {{259 0 0 0-1475 {}}} CYCLES {}}
set a(0-1631) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-174 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52875005} PREDS {{774 0 0 0-1677 {}}} SUCCS {{259 0 0 0-1632 {}} {130 0 0 0-1676 {}} {256 0 0 0-1677 {}}} CYCLES {}}
set a(0-1632) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(9-1) TYPE READSLICE PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-175 LOC {0 1.0 1 0.0 1 0.0 1 0.52875005} PREDS {{259 0 0 0-1631 {}}} SUCCS {{258 0 0 0-1636 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1633) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-176 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52875005} PREDS {} SUCCS {{259 0 0 0-1634 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1634) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#10 TYPE READSLICE PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-177 LOC {0 1.0 1 0.0 1 0.0 1 0.52875005} PREDS {{259 0 0 0-1633 {}}} SUCCS {{259 0 0 0-1635 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1635) {AREA_SCORE {} NAME VEC_LOOP:conc#4 TYPE CONCATENATE PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-178 LOC {0 1.0 1 0.52875005 1 0.52875005 1 0.52875005} PREDS {{259 0 0 0-1634 {}}} SUCCS {{259 0 0 0-1636 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1636) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.02 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-179 LOC {1 0.0 1 0.52875005 1 0.52875005 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-1635 {}} {258 0 0 0-1632 {}}} SUCCS {{258 0 0 0-1639 {}} {258 0 0 0-1657 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1637) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-180 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-1677 {}}} SUCCS {{259 0 0 0-1638 {}} {130 0 0 0-1676 {}} {256 0 0 0-1677 {}}} CYCLES {}}
set a(0-1638) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(0)#1 TYPE READSLICE PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-181 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-1637 {}}} SUCCS {{259 0 0 0-1639 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1639) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-182 LOC {1 0.1275 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-1638 {}} {258 0 0 0-1636 {}}} SUCCS {{259 0 2.250 0-1640 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1640) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-183 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1639 {}} {774 0 2.250 0-1671 {}} {774 0 2.250 0-1658 {}}} SUCCS {{258 0 0 0-1650 {}} {256 0 0 0-1658 {}} {258 0 0 0-1660 {}} {256 0 0 0-1671 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1641) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-184 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-1642 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1642) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#11 TYPE READSLICE PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-185 LOC {0 1.0 1 0.0 1 0.0 1 0.39750005} PREDS {{259 0 0 0-1641 {}}} SUCCS {{259 0 0 0-1643 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1643) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-186 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {{259 0 0 0-1642 {}}} SUCCS {{258 0 0 0-1645 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1644) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-187 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-1645 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1645) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#16 TYPE ACCU DELAY {1.03 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-188 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 1 0.526874925} PREDS {{259 0 0 0-1644 {}} {258 0 0 0-1643 {}}} SUCCS {{258 0 0 0-1648 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1646) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-189 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-1677 {}}} SUCCS {{259 0 0 0-1647 {}} {130 0 0 0-1676 {}} {256 0 0 0-1677 {}}} CYCLES {}}
set a(0-1647) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-190 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-1646 {}}} SUCCS {{259 0 0 0-1648 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1648) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-191 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-1647 {}} {258 0 0 0-1645 {}}} SUCCS {{259 0 2.250 0-1649 {}} {258 0 2.250 0-1671 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1649) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-192 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1648 {}} {774 0 2.250 0-1671 {}} {774 0 2.250 0-1658 {}}} SUCCS {{259 0 0 0-1650 {}} {256 0 0 0-1658 {}} {258 0 0 0-1659 {}} {256 0 0 0-1671 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1650) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-193 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-1649 {}} {258 0 0 0-1640 {}}} SUCCS {{259 0 0 0-1651 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1651) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-194 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-1650 {}} {128 0 0 0-1653 {}}} SUCCS {{258 0 0 0-1653 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1652) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-195 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-1653 {}}} SUCCS {{259 0 0 0-1653 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1653) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-196 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-1652 {}} {258 0 0 0-1651 {}}} SUCCS {{128 0 0 0-1651 {}} {128 0 0 0-1652 {}} {259 0 0 0-1654 {}}} CYCLES {}}
set a(0-1654) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-197 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-1653 {}}} SUCCS {{258 0 2.250 0-1658 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1655) {AREA_SCORE {} NAME VEC_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-198 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-1677 {}}} SUCCS {{259 0 0 0-1656 {}} {130 0 0 0-1676 {}} {256 0 0 0-1677 {}}} CYCLES {}}
set a(0-1656) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(0) TYPE READSLICE PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-199 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-1655 {}}} SUCCS {{259 0 0 0-1657 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1657) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-200 LOC {1 0.1275 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-1656 {}} {258 0 0 0-1636 {}}} SUCCS {{259 0 2.250 0-1658 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1658) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-201 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-1658 {}} {259 0 2.250 0-1657 {}} {258 0 2.250 0-1654 {}} {256 0 0 0-1649 {}} {256 0 0 0-1640 {}} {774 0 0 0-1671 {}}} SUCCS {{774 0 2.250 0-1640 {}} {774 0 2.250 0-1649 {}} {774 0 0 0-1658 {}} {258 0 0 0-1671 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1659) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-202 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-1649 {}}} SUCCS {{259 0 0 0-1660 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1660) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-203 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-1659 {}} {258 0 0 0-1640 {}}} SUCCS {{259 0 0 0-1661 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1661) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-204 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-1660 {}} {128 0 0 0-1663 {}}} SUCCS {{258 0 0 0-1663 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1662) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-205 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-1663 {}}} SUCCS {{259 0 0 0-1663 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1663) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-206 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-1662 {}} {258 0 0 0-1661 {}}} SUCCS {{128 0 0 0-1661 {}} {128 0 0 0-1662 {}} {259 0 0 0-1664 {}}} CYCLES {}}
set a(0-1664) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-207 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1663 {}}} SUCCS {{259 0 0 0-1665 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1665) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-208 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1664 {}} {128 0 0 0-1669 {}}} SUCCS {{258 0 0 0-1669 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1666) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-209 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1669 {}}} SUCCS {{258 0 0 0-1669 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1667) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-210 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1669 {}}} SUCCS {{258 0 0 0-1669 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1668) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-211 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1669 {}}} SUCCS {{259 0 0 0-1669 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1669) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-212 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-1668 {}} {258 0 0 0-1667 {}} {258 0 0 0-1666 {}} {258 0 0 0-1665 {}}} SUCCS {{128 0 0 0-1665 {}} {128 0 0 0-1666 {}} {128 0 0 0-1667 {}} {128 0 0 0-1668 {}} {259 0 0 0-1670 {}}} CYCLES {}}
set a(0-1670) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-213 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-1669 {}}} SUCCS {{259 0 2.250 0-1671 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1671) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-214 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-1671 {}} {259 0 2.250 0-1670 {}} {258 0 0 0-1658 {}} {256 0 0 0-1649 {}} {258 0 2.250 0-1648 {}} {256 0 0 0-1640 {}}} SUCCS {{774 0 2.250 0-1640 {}} {774 0 2.250 0-1649 {}} {774 0 0 0-1658 {}} {774 0 0 0-1671 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1672) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-215 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-1677 {}}} SUCCS {{259 0 0 0-1673 {}} {130 0 0 0-1676 {}} {256 0 0 0-1677 {}}} CYCLES {}}
set a(0-1673) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-216 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-1672 {}}} SUCCS {{259 0 0 0-1674 {}} {130 0 0 0-1676 {}}} CYCLES {}}
set a(0-1674) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-217 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-1673 {}}} SUCCS {{259 0 0 0-1675 {}} {130 0 0 0-1676 {}} {258 0 0 0-1677 {}}} CYCLES {}}
set a(0-1675) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-218 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1674 {}}} SUCCS {{259 0 0 0-1676 {}}} CYCLES {}}
set a(0-1676) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-1475 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-219 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1675 {}} {130 0 0 0-1674 {}} {130 0 0 0-1673 {}} {130 0 0 0-1672 {}} {130 0 0 0-1671 {}} {130 0 0 0-1670 {}} {130 0 0 0-1668 {}} {130 0 0 0-1667 {}} {130 0 0 0-1666 {}} {130 0 0 0-1665 {}} {130 0 0 0-1664 {}} {130 0 0 0-1662 {}} {130 0 0 0-1661 {}} {130 0 0 0-1660 {}} {130 0 0 0-1659 {}} {130 0 0 0-1658 {}} {130 0 0 0-1657 {}} {130 0 0 0-1656 {}} {130 0 0 0-1655 {}} {130 0 0 0-1654 {}} {130 0 0 0-1652 {}} {130 0 0 0-1651 {}} {130 0 0 0-1650 {}} {130 0 0 0-1649 {}} {130 0 0 0-1648 {}} {130 0 0 0-1647 {}} {130 0 0 0-1646 {}} {130 0 0 0-1645 {}} {130 0 0 0-1644 {}} {130 0 0 0-1643 {}} {130 0 0 0-1642 {}} {130 0 0 0-1641 {}} {130 0 0 0-1640 {}} {130 0 0 0-1639 {}} {130 0 0 0-1638 {}} {130 0 0 0-1637 {}} {130 0 0 0-1636 {}} {130 0 0 0-1635 {}} {130 0 0 0-1634 {}} {130 0 0 0-1633 {}} {130 0 0 0-1632 {}} {130 0 0 0-1631 {}}} SUCCS {{129 0 0 0-1677 {}}} CYCLES {}}
set a(0-1677) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1475 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-1677 {}} {129 0 0 0-1676 {}} {258 0 0 0-1674 {}} {256 0 0 0-1672 {}} {256 0 0 0-1655 {}} {256 0 0 0-1646 {}} {256 0 0 0-1637 {}} {256 0 0 0-1631 {}}} SUCCS {{774 0 0 0-1631 {}} {774 0 0 0-1637 {}} {774 0 0 0-1646 {}} {774 0 0 0-1655 {}} {774 0 0 0-1672 {}} {772 0 0 0-1677 {}}} CYCLES {}}
set a(0-1475) {CHI {0-1631 0-1632 0-1633 0-1634 0-1635 0-1636 0-1637 0-1638 0-1639 0-1640 0-1641 0-1642 0-1643 0-1644 0-1645 0-1646 0-1647 0-1648 0-1649 0-1650 0-1651 0-1652 0-1653 0-1654 0-1655 0-1656 0-1657 0-1658 0-1659 0-1660 0-1661 0-1662 0-1663 0-1664 0-1665 0-1666 0-1667 0-1668 0-1669 0-1670 0-1671 0-1672 0-1673 0-1674 0-1675 0-1676 0-1677} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-220 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1630 {}} {258 0 0 0-1629 {}} {130 0 0 0-1628 {}} {258 0 0 0-1627 {}} {130 0 0 0-1626 {}} {130 0 0 0-1625 {}} {130 0 0 0-1624 {}} {130 0 0 0-1623 {}} {130 0 0 0-1622 {}} {130 0 0 0-1621 {}} {64 0 0 0-1620 {}} {64 0 0 0-1474 {}} {774 0 0 0-1987 {}}} SUCCS {{772 0 0 0-1630 {}} {131 0 0 0-1678 {}} {130 0 0 0-1679 {}} {130 0 0 0-1680 {}} {130 0 0 0-1681 {}} {130 0 0 0-1682 {}} {130 0 0 0-1683 {}} {130 0 0 0-1684 {}} {130 0 0 0-1685 {}} {130 0 0 0-1686 {}} {130 0 0 0-1687 {}} {64 0 0 0-1476 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1678) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3) TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-221 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{131 0 0 0-1475 {}}} SUCCS {{259 0 0 0-1679 {}} {130 0 0 0-1687 {}}} CYCLES {}}
set a(0-1679) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-222 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-1678 {}} {130 0 0 0-1475 {}}} SUCCS {{259 0 0 0-1680 {}} {130 0 0 0-1687 {}}} CYCLES {}}
set a(0-1680) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-223 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-1679 {}} {130 0 0 0-1475 {}}} SUCCS {{258 0 0 0-1684 {}} {130 0 0 0-1687 {}}} CYCLES {}}
set a(0-1681) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-224 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{130 0 0 0-1475 {}} {774 0 0 0-1987 {}}} SUCCS {{259 0 0 0-1682 {}} {130 0 0 0-1687 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1682) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#13 TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-225 LOC {4 1.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{259 0 0 0-1681 {}} {130 0 0 0-1475 {}}} SUCCS {{259 0 0 0-1683 {}} {130 0 0 0-1687 {}}} CYCLES {}}
set a(0-1683) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-226 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-1682 {}} {130 0 0 0-1475 {}}} SUCCS {{259 0 0 0-1684 {}} {130 0 0 0-1687 {}}} CYCLES {}}
set a(0-1684) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-227 LOC {5 0.0 5 0.8724999999999999 5 0.8724999999999999 5 0.999999875 5 0.999999875} PREDS {{259 0 0 0-1683 {}} {258 0 0 0-1680 {}} {130 0 0 0-1475 {}}} SUCCS {{259 0 0 0-1685 {}} {130 0 0 0-1687 {}}} CYCLES {}}
set a(0-1685) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(8) TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-228 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1684 {}} {130 0 0 0-1475 {}}} SUCCS {{259 0 0 0-1686 {}} {130 0 0 0-1687 {}}} CYCLES {}}
set a(0-1686) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-229 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1685 {}} {130 0 0 0-1475 {}}} SUCCS {{259 0 0 0-1687 {}}} CYCLES {}}
set a(0-1687) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-230 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1686 {}} {130 0 0 0-1685 {}} {130 0 0 0-1684 {}} {130 0 0 0-1683 {}} {130 0 0 0-1682 {}} {130 0 0 0-1681 {}} {130 0 0 0-1680 {}} {130 0 0 0-1679 {}} {130 0 0 0-1678 {}} {130 0 0 0-1475 {}}} SUCCS {{128 0 0 0-1694 {}} {64 0 0 0-1476 {}}} CYCLES {}}
set a(0-1688) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-231 LOC {0 1.0 4 0.0 4 0.0 4 0.0 4 0.19218444999999998} PREDS {{774 0 0 0-1987 {}}} SUCCS {{259 0 0 0-1689 {}} {130 0 0 0-1476 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1689) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#3 TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-232 LOC {0 1.0 4 0.0 4 0.0 4 0.19218444999999998} PREDS {{259 0 0 0-1688 {}}} SUCCS {{259 0 0 0-1690 {}} {130 0 0 0-1476 {}}} CYCLES {}}
set a(0-1690) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-233 LOC {0 1.0 4 0.19218444999999998 4 0.19218444999999998 4 0.19218444999999998} PREDS {{259 0 0 0-1689 {}}} SUCCS {{259 0 0 0-1691 {}} {130 0 0 0-1476 {}}} CYCLES {}}
set a(0-1691) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-234 LOC {1 0.18687499999999999 4 0.19218444999999998 4 0.19218444999999998 4 0.6562499275 4 0.6562499275} PREDS {{259 0 0 0-1690 {}} {258 0 0 0-1562 {}}} SUCCS {{259 0 2.250 0-1692 {}} {258 0 2.250 0-1693 {}} {130 0 0 0-1476 {}}} CYCLES {}}
set a(0-1692) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-235 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 2.250 0-1691 {}}} SUCCS {{258 0 0 0-1476 {}}} CYCLES {}}
set a(0-1693) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-236 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{258 0 2.250 0-1691 {}}} SUCCS {{258 0 0 0-1476 {}}} CYCLES {}}
set a(0-1694) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-237 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-1687 {}} {772 0 0 0-1476 {}}} SUCCS {{259 0 0 0-1476 {}}} CYCLES {}}
set a(0-1695) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-238 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-1735 {}}} SUCCS {{259 0 0 0-1696 {}} {130 0 0 0-1734 {}} {256 0 0 0-1735 {}}} CYCLES {}}
set a(0-1696) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-239 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-1695 {}}} SUCCS {{258 0 0 0-1700 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1697) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-240 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {} SUCCS {{259 0 0 0-1698 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1698) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#14 TYPE READSLICE PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-241 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-1697 {}}} SUCCS {{259 0 0 0-1699 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1699) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-242 LOC {0 1.0 1 0.52687505 1 0.52687505 1 0.52687505} PREDS {{259 0 0 0-1698 {}}} SUCCS {{259 0 0 0-1700 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1700) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-243 LOC {1 0.0 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-1699 {}} {258 0 0 0-1696 {}}} SUCCS {{259 0 2.250 0-1701 {}} {258 0 2.250 0-1716 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1701) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-244 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1700 {}} {774 0 2.250 0-1729 {}} {774 0 2.250 0-1716 {}}} SUCCS {{258 0 0 0-1711 {}} {256 0 0 0-1716 {}} {258 0 0 0-1718 {}} {256 0 0 0-1729 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1702) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-245 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-1703 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1703) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#15 TYPE READSLICE PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-246 LOC {0 1.0 1 0.0 1 0.0 1 0.39750005} PREDS {{259 0 0 0-1702 {}}} SUCCS {{259 0 0 0-1704 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1704) {AREA_SCORE {} NAME VEC_LOOP:conc#7 TYPE CONCATENATE PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-247 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {{259 0 0 0-1703 {}}} SUCCS {{258 0 0 0-1706 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1705) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-248 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-1706 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1706) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#17 TYPE ACCU DELAY {1.03 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-249 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 1 0.526874925} PREDS {{259 0 0 0-1705 {}} {258 0 0 0-1704 {}}} SUCCS {{258 0 0 0-1709 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1707) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-250 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-1735 {}}} SUCCS {{259 0 0 0-1708 {}} {130 0 0 0-1734 {}} {256 0 0 0-1735 {}}} CYCLES {}}
set a(0-1708) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-251 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-1707 {}}} SUCCS {{259 0 0 0-1709 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1709) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-252 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-1708 {}} {258 0 0 0-1706 {}}} SUCCS {{259 0 2.250 0-1710 {}} {258 0 2.250 0-1729 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1710) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-253 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1709 {}} {774 0 2.250 0-1729 {}} {774 0 2.250 0-1716 {}}} SUCCS {{259 0 0 0-1711 {}} {256 0 0 0-1716 {}} {258 0 0 0-1717 {}} {256 0 0 0-1729 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1711) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-254 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-1710 {}} {258 0 0 0-1701 {}}} SUCCS {{259 0 0 0-1712 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1712) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-255 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-1711 {}} {128 0 0 0-1714 {}}} SUCCS {{258 0 0 0-1714 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1713) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-256 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-1714 {}}} SUCCS {{259 0 0 0-1714 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1714) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-257 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-1713 {}} {258 0 0 0-1712 {}}} SUCCS {{128 0 0 0-1712 {}} {128 0 0 0-1713 {}} {259 0 0 0-1715 {}}} CYCLES {}}
set a(0-1715) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-258 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-1714 {}}} SUCCS {{259 0 2.250 0-1716 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1716) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-259 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-1716 {}} {259 0 2.250 0-1715 {}} {256 0 0 0-1710 {}} {256 0 0 0-1701 {}} {258 0 2.250 0-1700 {}} {774 0 0 0-1729 {}}} SUCCS {{774 0 2.250 0-1701 {}} {774 0 2.250 0-1710 {}} {774 0 0 0-1716 {}} {258 0 0 0-1729 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1717) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-260 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-1710 {}}} SUCCS {{259 0 0 0-1718 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1718) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-261 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-1717 {}} {258 0 0 0-1701 {}}} SUCCS {{259 0 0 0-1719 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1719) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-262 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-1718 {}} {128 0 0 0-1721 {}}} SUCCS {{258 0 0 0-1721 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1720) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-263 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-1721 {}}} SUCCS {{259 0 0 0-1721 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1721) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-264 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-1720 {}} {258 0 0 0-1719 {}}} SUCCS {{128 0 0 0-1719 {}} {128 0 0 0-1720 {}} {259 0 0 0-1722 {}}} CYCLES {}}
set a(0-1722) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-265 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1721 {}}} SUCCS {{259 0 0 0-1723 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1723) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-266 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1722 {}} {128 0 0 0-1727 {}}} SUCCS {{258 0 0 0-1727 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1724) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-267 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1727 {}}} SUCCS {{258 0 0 0-1727 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1725) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-268 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1727 {}}} SUCCS {{258 0 0 0-1727 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1726) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-269 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1727 {}}} SUCCS {{259 0 0 0-1727 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1727) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-270 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-1726 {}} {258 0 0 0-1725 {}} {258 0 0 0-1724 {}} {258 0 0 0-1723 {}}} SUCCS {{128 0 0 0-1723 {}} {128 0 0 0-1724 {}} {128 0 0 0-1725 {}} {128 0 0 0-1726 {}} {259 0 0 0-1728 {}}} CYCLES {}}
set a(0-1728) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-271 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-1727 {}}} SUCCS {{259 0 2.250 0-1729 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1729) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-272 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-1729 {}} {259 0 2.250 0-1728 {}} {258 0 0 0-1716 {}} {256 0 0 0-1710 {}} {258 0 2.250 0-1709 {}} {256 0 0 0-1701 {}}} SUCCS {{774 0 2.250 0-1701 {}} {774 0 2.250 0-1710 {}} {774 0 0 0-1716 {}} {774 0 0 0-1729 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1730) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-273 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-1735 {}}} SUCCS {{259 0 0 0-1731 {}} {130 0 0 0-1734 {}} {256 0 0 0-1735 {}}} CYCLES {}}
set a(0-1731) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-274 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-1730 {}}} SUCCS {{259 0 0 0-1732 {}} {130 0 0 0-1734 {}}} CYCLES {}}
set a(0-1732) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-275 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-1731 {}}} SUCCS {{259 0 0 0-1733 {}} {130 0 0 0-1734 {}} {258 0 0 0-1735 {}}} CYCLES {}}
set a(0-1733) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-276 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1732 {}}} SUCCS {{259 0 0 0-1734 {}}} CYCLES {}}
set a(0-1734) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-1476 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-277 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1733 {}} {130 0 0 0-1732 {}} {130 0 0 0-1731 {}} {130 0 0 0-1730 {}} {130 0 0 0-1729 {}} {130 0 0 0-1728 {}} {130 0 0 0-1726 {}} {130 0 0 0-1725 {}} {130 0 0 0-1724 {}} {130 0 0 0-1723 {}} {130 0 0 0-1722 {}} {130 0 0 0-1720 {}} {130 0 0 0-1719 {}} {130 0 0 0-1718 {}} {130 0 0 0-1717 {}} {130 0 0 0-1716 {}} {130 0 0 0-1715 {}} {130 0 0 0-1713 {}} {130 0 0 0-1712 {}} {130 0 0 0-1711 {}} {130 0 0 0-1710 {}} {130 0 0 0-1709 {}} {130 0 0 0-1708 {}} {130 0 0 0-1707 {}} {130 0 0 0-1706 {}} {130 0 0 0-1705 {}} {130 0 0 0-1704 {}} {130 0 0 0-1703 {}} {130 0 0 0-1702 {}} {130 0 0 0-1701 {}} {130 0 0 0-1700 {}} {130 0 0 0-1699 {}} {130 0 0 0-1698 {}} {130 0 0 0-1697 {}} {130 0 0 0-1696 {}} {130 0 0 0-1695 {}}} SUCCS {{129 0 0 0-1735 {}}} CYCLES {}}
set a(0-1735) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1476 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-1735 {}} {129 0 0 0-1734 {}} {258 0 0 0-1732 {}} {256 0 0 0-1730 {}} {256 0 0 0-1707 {}} {256 0 0 0-1695 {}}} SUCCS {{774 0 0 0-1695 {}} {774 0 0 0-1707 {}} {774 0 0 0-1730 {}} {772 0 0 0-1735 {}}} CYCLES {}}
set a(0-1476) {CHI {0-1695 0-1696 0-1697 0-1698 0-1699 0-1700 0-1701 0-1702 0-1703 0-1704 0-1705 0-1706 0-1707 0-1708 0-1709 0-1710 0-1711 0-1712 0-1713 0-1714 0-1715 0-1716 0-1717 0-1718 0-1719 0-1720 0-1721 0-1722 0-1723 0-1724 0-1725 0-1726 0-1727 0-1728 0-1729 0-1730 0-1731 0-1732 0-1733 0-1734 0-1735} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-278 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1694 {}} {258 0 0 0-1693 {}} {258 0 0 0-1692 {}} {130 0 0 0-1691 {}} {130 0 0 0-1690 {}} {130 0 0 0-1689 {}} {130 0 0 0-1688 {}} {64 0 0 0-1687 {}} {64 0 0 0-1475 {}} {774 0 0 0-1987 {}}} SUCCS {{772 0 0 0-1694 {}} {131 0 0 0-1736 {}} {130 0 0 0-1737 {}} {130 0 0 0-1738 {}} {130 0 0 0-1739 {}} {130 0 0 0-1740 {}} {130 0 0 0-1741 {}} {130 0 0 0-1742 {}} {130 0 0 0-1743 {}} {130 0 0 0-1744 {}} {130 0 0 0-1745 {}} {64 0 0 0-1477 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1736) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-279 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{131 0 0 0-1476 {}}} SUCCS {{259 0 0 0-1737 {}} {130 0 0 0-1745 {}}} CYCLES {}}
set a(0-1737) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-280 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-1736 {}} {130 0 0 0-1476 {}}} SUCCS {{259 0 0 0-1738 {}} {130 0 0 0-1745 {}}} CYCLES {}}
set a(0-1738) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-281 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-1737 {}} {130 0 0 0-1476 {}}} SUCCS {{258 0 0 0-1742 {}} {130 0 0 0-1745 {}}} CYCLES {}}
set a(0-1739) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-282 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.8687499999999999} PREDS {{130 0 0 0-1476 {}} {774 0 0 0-1987 {}}} SUCCS {{259 0 0 0-1740 {}} {130 0 0 0-1745 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1740) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#16 TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-283 LOC {5 1.0 6 0.0 6 0.0 6 0.8687499999999999} PREDS {{259 0 0 0-1739 {}} {130 0 0 0-1476 {}}} SUCCS {{259 0 0 0-1741 {}} {130 0 0 0-1745 {}}} CYCLES {}}
set a(0-1741) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-284 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-1740 {}} {130 0 0 0-1476 {}}} SUCCS {{259 0 0 0-1742 {}} {130 0 0 0-1745 {}}} CYCLES {}}
set a(0-1742) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {1.05 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-285 LOC {6 0.0 6 0.8687499999999999 6 0.8687499999999999 6 0.9999998749999999 6 0.9999998749999999} PREDS {{259 0 0 0-1741 {}} {258 0 0 0-1738 {}} {130 0 0 0-1476 {}}} SUCCS {{259 0 0 0-1743 {}} {130 0 0 0-1745 {}}} CYCLES {}}
set a(0-1743) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-286 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-1742 {}} {130 0 0 0-1476 {}}} SUCCS {{259 0 0 0-1744 {}} {130 0 0 0-1745 {}}} CYCLES {}}
set a(0-1744) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-287 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-1743 {}} {130 0 0 0-1476 {}}} SUCCS {{259 0 0 0-1745 {}}} CYCLES {}}
set a(0-1745) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-288 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-1744 {}} {130 0 0 0-1743 {}} {130 0 0 0-1742 {}} {130 0 0 0-1741 {}} {130 0 0 0-1740 {}} {130 0 0 0-1739 {}} {130 0 0 0-1738 {}} {130 0 0 0-1737 {}} {130 0 0 0-1736 {}} {130 0 0 0-1476 {}}} SUCCS {{128 0 0 0-1755 {}} {64 0 0 0-1477 {}}} CYCLES {}}
set a(0-1746) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-289 LOC {1 0.118125 1 0.4671844 1 0.4671844 1 0.535934275 5 0.192184325} PREDS {{258 0 0 0-1496 {}}} SUCCS {{258 0 0 0-1750 {}} {130 0 0 0-1477 {}}} CYCLES {}}
set a(0-1747) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-290 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.19218444999999998} PREDS {{774 0 0 0-1987 {}}} SUCCS {{259 0 0 0-1748 {}} {130 0 0 0-1477 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1748) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#17 TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-291 LOC {0 1.0 1 0.0 1 0.0 5 0.19218444999999998} PREDS {{259 0 0 0-1747 {}}} SUCCS {{259 0 0 0-1749 {}} {130 0 0 0-1477 {}}} CYCLES {}}
set a(0-1749) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-292 LOC {0 1.0 1 0.5359343999999999 1 0.5359343999999999 5 0.19218444999999998} PREDS {{259 0 0 0-1748 {}}} SUCCS {{259 0 0 0-1750 {}} {130 0 0 0-1477 {}}} CYCLES {}}
set a(0-1750) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-293 LOC {1 0.18687499999999999 1 0.5359343999999999 1 0.5359343999999999 1 0.9999998774999999 5 0.6562499275} PREDS {{259 0 0 0-1749 {}} {258 0 0 0-1746 {}}} SUCCS {{259 0 0 0-1751 {}} {258 0 0 0-1753 {}} {130 0 0 0-1477 {}}} CYCLES {}}
set a(0-1751) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#16 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-294 LOC {1 0.6509406 5 0.6562500499999999 5 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-1750 {}}} SUCCS {{259 0 2.250 0-1752 {}} {130 0 0 0-1477 {}}} CYCLES {}}
set a(0-1752) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-295 LOC {1 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-1751 {}}} SUCCS {{258 0 0 0-1477 {}}} CYCLES {}}
set a(0-1753) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#2 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-296 LOC {1 0.6509406 5 0.6562500499999999 5 0.6562500499999999 5 0.6562500499999999} PREDS {{258 0 0 0-1750 {}}} SUCCS {{259 0 2.250 0-1754 {}} {130 0 0 0-1477 {}}} CYCLES {}}
set a(0-1754) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-297 LOC {1 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-1753 {}}} SUCCS {{258 0 0 0-1477 {}}} CYCLES {}}
set a(0-1755) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-298 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-1745 {}} {772 0 0 0-1477 {}}} SUCCS {{259 0 0 0-1477 {}}} CYCLES {}}
set a(0-1756) {AREA_SCORE {} NAME VEC_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-299 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5306250499999999} PREDS {{774 0 0 0-1802 {}}} SUCCS {{259 0 0 0-1757 {}} {130 0 0 0-1801 {}} {256 0 0 0-1802 {}}} CYCLES {}}
set a(0-1757) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#5)(9-2) TYPE READSLICE PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-300 LOC {0 1.0 1 0.0 1 0.0 1 0.5306250499999999} PREDS {{259 0 0 0-1756 {}}} SUCCS {{258 0 0 0-1761 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1758) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-301 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5306250499999999} PREDS {} SUCCS {{259 0 0 0-1759 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1759) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#18 TYPE READSLICE PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-302 LOC {0 1.0 1 0.0 1 0.0 1 0.5306250499999999} PREDS {{259 0 0 0-1758 {}}} SUCCS {{259 0 0 0-1760 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1760) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-303 LOC {0 1.0 1 0.5306250499999999 1 0.5306250499999999 1 0.5306250499999999} PREDS {{259 0 0 0-1759 {}}} SUCCS {{259 0 0 0-1761 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1761) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.01 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-304 LOC {1 0.0 1 0.5306250499999999 1 0.5306250499999999 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-1760 {}} {258 0 0 0-1757 {}}} SUCCS {{258 0 0 0-1764 {}} {258 0 0 0-1782 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1762) {AREA_SCORE {} NAME VEC_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-305 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-1802 {}}} SUCCS {{259 0 0 0-1763 {}} {130 0 0 0-1801 {}} {256 0 0 0-1802 {}}} CYCLES {}}
set a(0-1763) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#5)(1-0)#1 TYPE READSLICE PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-306 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-1762 {}}} SUCCS {{259 0 0 0-1764 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1764) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-307 LOC {1 0.125625 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-1763 {}} {258 0 0 0-1761 {}}} SUCCS {{259 0 2.250 0-1765 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1765) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-308 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1764 {}} {774 0 2.250 0-1796 {}} {774 0 2.250 0-1783 {}}} SUCCS {{258 0 0 0-1775 {}} {256 0 0 0-1783 {}} {258 0 0 0-1785 {}} {256 0 0 0-1796 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1766) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-309 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-1767 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1767) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#19 TYPE READSLICE PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-310 LOC {0 1.0 1 0.0 1 0.0 1 0.39750005} PREDS {{259 0 0 0-1766 {}}} SUCCS {{259 0 0 0-1768 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1768) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-311 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {{259 0 0 0-1767 {}}} SUCCS {{258 0 0 0-1770 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1769) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-312 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-1770 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1770) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#18 TYPE ACCU DELAY {1.03 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-313 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 1 0.526874925} PREDS {{259 0 0 0-1769 {}} {258 0 0 0-1768 {}}} SUCCS {{258 0 0 0-1773 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1771) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-314 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-1802 {}}} SUCCS {{259 0 0 0-1772 {}} {130 0 0 0-1801 {}} {256 0 0 0-1802 {}}} CYCLES {}}
set a(0-1772) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-315 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-1771 {}}} SUCCS {{259 0 0 0-1773 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1773) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-316 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-1772 {}} {258 0 0 0-1770 {}}} SUCCS {{259 0 2.250 0-1774 {}} {258 0 2.250 0-1796 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1774) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-317 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1773 {}} {774 0 2.250 0-1796 {}} {774 0 2.250 0-1783 {}}} SUCCS {{259 0 0 0-1775 {}} {256 0 0 0-1783 {}} {258 0 0 0-1784 {}} {256 0 0 0-1796 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1775) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-318 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-1774 {}} {258 0 0 0-1765 {}}} SUCCS {{259 0 0 0-1776 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1776) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.base TYPE {C-CORE PORT} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-319 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-1775 {}} {128 0 0 0-1778 {}}} SUCCS {{258 0 0 0-1778 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1777) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.m TYPE {C-CORE PORT} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-320 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-1778 {}}} SUCCS {{259 0 0 0-1778 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1778) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-321 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-1777 {}} {258 0 0 0-1776 {}}} SUCCS {{128 0 0 0-1776 {}} {128 0 0 0-1777 {}} {259 0 0 0-1779 {}}} CYCLES {}}
set a(0-1779) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.return TYPE {C-CORE PORT} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-322 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-1778 {}}} SUCCS {{258 0 2.250 0-1783 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1780) {AREA_SCORE {} NAME VEC_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-323 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-1802 {}}} SUCCS {{259 0 0 0-1781 {}} {130 0 0 0-1801 {}} {256 0 0 0-1802 {}}} CYCLES {}}
set a(0-1781) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#5)(1-0) TYPE READSLICE PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-324 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-1780 {}}} SUCCS {{259 0 0 0-1782 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1782) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-325 LOC {1 0.125625 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-1781 {}} {258 0 0 0-1761 {}}} SUCCS {{259 0 2.250 0-1783 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1783) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-326 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-1783 {}} {259 0 2.250 0-1782 {}} {258 0 2.250 0-1779 {}} {256 0 0 0-1774 {}} {256 0 0 0-1765 {}} {774 0 0 0-1796 {}}} SUCCS {{774 0 2.250 0-1765 {}} {774 0 2.250 0-1774 {}} {774 0 0 0-1783 {}} {258 0 0 0-1796 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1784) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-327 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-1774 {}}} SUCCS {{259 0 0 0-1785 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1785) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-328 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-1784 {}} {258 0 0 0-1765 {}}} SUCCS {{259 0 0 0-1786 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1786) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.base TYPE {C-CORE PORT} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-329 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-1785 {}} {128 0 0 0-1788 {}}} SUCCS {{258 0 0 0-1788 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1787) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.m TYPE {C-CORE PORT} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-330 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-1788 {}}} SUCCS {{259 0 0 0-1788 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1788) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-331 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-1787 {}} {258 0 0 0-1786 {}}} SUCCS {{128 0 0 0-1786 {}} {128 0 0 0-1787 {}} {259 0 0 0-1789 {}}} CYCLES {}}
set a(0-1789) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.return TYPE {C-CORE PORT} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-332 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1788 {}}} SUCCS {{259 0 0 0-1790 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1790) {AREA_SCORE {} NAME COMP_LOOP-5:mult.x TYPE {C-CORE PORT} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-333 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1789 {}} {128 0 0 0-1794 {}}} SUCCS {{258 0 0 0-1794 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1791) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y TYPE {C-CORE PORT} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-334 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1794 {}}} SUCCS {{258 0 0 0-1794 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1792) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y_ TYPE {C-CORE PORT} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-335 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1794 {}}} SUCCS {{258 0 0 0-1794 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1793) {AREA_SCORE {} NAME COMP_LOOP-5:mult.p TYPE {C-CORE PORT} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-336 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1794 {}}} SUCCS {{259 0 0 0-1794 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1794) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-5:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-337 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-1793 {}} {258 0 0 0-1792 {}} {258 0 0 0-1791 {}} {258 0 0 0-1790 {}}} SUCCS {{128 0 0 0-1790 {}} {128 0 0 0-1791 {}} {128 0 0 0-1792 {}} {128 0 0 0-1793 {}} {259 0 0 0-1795 {}}} CYCLES {}}
set a(0-1795) {AREA_SCORE {} NAME COMP_LOOP-5:mult.return TYPE {C-CORE PORT} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-338 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-1794 {}}} SUCCS {{259 0 2.250 0-1796 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1796) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-339 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-1796 {}} {259 0 2.250 0-1795 {}} {258 0 0 0-1783 {}} {256 0 0 0-1774 {}} {258 0 2.250 0-1773 {}} {256 0 0 0-1765 {}}} SUCCS {{774 0 2.250 0-1765 {}} {774 0 2.250 0-1774 {}} {774 0 0 0-1783 {}} {774 0 0 0-1796 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1797) {AREA_SCORE {} NAME VEC_LOOP:j:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-340 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-1802 {}}} SUCCS {{259 0 0 0-1798 {}} {130 0 0 0-1801 {}} {256 0 0 0-1802 {}}} CYCLES {}}
set a(0-1798) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-341 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-1797 {}}} SUCCS {{259 0 0 0-1799 {}} {130 0 0 0-1801 {}}} CYCLES {}}
set a(0-1799) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-5:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-342 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-1798 {}}} SUCCS {{259 0 0 0-1800 {}} {130 0 0 0-1801 {}} {258 0 0 0-1802 {}}} CYCLES {}}
set a(0-1800) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-343 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1799 {}}} SUCCS {{259 0 0 0-1801 {}}} CYCLES {}}
set a(0-1801) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-1477 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-344 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1800 {}} {130 0 0 0-1799 {}} {130 0 0 0-1798 {}} {130 0 0 0-1797 {}} {130 0 0 0-1796 {}} {130 0 0 0-1795 {}} {130 0 0 0-1793 {}} {130 0 0 0-1792 {}} {130 0 0 0-1791 {}} {130 0 0 0-1790 {}} {130 0 0 0-1789 {}} {130 0 0 0-1787 {}} {130 0 0 0-1786 {}} {130 0 0 0-1785 {}} {130 0 0 0-1784 {}} {130 0 0 0-1783 {}} {130 0 0 0-1782 {}} {130 0 0 0-1781 {}} {130 0 0 0-1780 {}} {130 0 0 0-1779 {}} {130 0 0 0-1777 {}} {130 0 0 0-1776 {}} {130 0 0 0-1775 {}} {130 0 0 0-1774 {}} {130 0 0 0-1773 {}} {130 0 0 0-1772 {}} {130 0 0 0-1771 {}} {130 0 0 0-1770 {}} {130 0 0 0-1769 {}} {130 0 0 0-1768 {}} {130 0 0 0-1767 {}} {130 0 0 0-1766 {}} {130 0 0 0-1765 {}} {130 0 0 0-1764 {}} {130 0 0 0-1763 {}} {130 0 0 0-1762 {}} {130 0 0 0-1761 {}} {130 0 0 0-1760 {}} {130 0 0 0-1759 {}} {130 0 0 0-1758 {}} {130 0 0 0-1757 {}} {130 0 0 0-1756 {}}} SUCCS {{129 0 0 0-1802 {}}} CYCLES {}}
set a(0-1802) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1477 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-1802 {}} {129 0 0 0-1801 {}} {258 0 0 0-1799 {}} {256 0 0 0-1797 {}} {256 0 0 0-1780 {}} {256 0 0 0-1771 {}} {256 0 0 0-1762 {}} {256 0 0 0-1756 {}}} SUCCS {{774 0 0 0-1756 {}} {774 0 0 0-1762 {}} {774 0 0 0-1771 {}} {774 0 0 0-1780 {}} {774 0 0 0-1797 {}} {772 0 0 0-1802 {}}} CYCLES {}}
set a(0-1477) {CHI {0-1756 0-1757 0-1758 0-1759 0-1760 0-1761 0-1762 0-1763 0-1764 0-1765 0-1766 0-1767 0-1768 0-1769 0-1770 0-1771 0-1772 0-1773 0-1774 0-1775 0-1776 0-1777 0-1778 0-1779 0-1780 0-1781 0-1782 0-1783 0-1784 0-1785 0-1786 0-1787 0-1788 0-1789 0-1790 0-1791 0-1792 0-1793 0-1794 0-1795 0-1796 0-1797 0-1798 0-1799 0-1800 0-1801 0-1802} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-5:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-345 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-1755 {}} {258 0 0 0-1754 {}} {130 0 0 0-1753 {}} {258 0 0 0-1752 {}} {130 0 0 0-1751 {}} {130 0 0 0-1750 {}} {130 0 0 0-1749 {}} {130 0 0 0-1748 {}} {130 0 0 0-1747 {}} {130 0 0 0-1746 {}} {64 0 0 0-1745 {}} {64 0 0 0-1476 {}} {774 0 0 0-1987 {}}} SUCCS {{772 0 0 0-1755 {}} {131 0 0 0-1803 {}} {130 0 0 0-1804 {}} {130 0 0 0-1805 {}} {130 0 0 0-1806 {}} {130 0 0 0-1807 {}} {130 0 0 0-1808 {}} {130 0 0 0-1809 {}} {130 0 0 0-1810 {}} {130 0 0 0-1811 {}} {130 0 0 0-1812 {}} {64 0 0 0-1478 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1803) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-346 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{131 0 0 0-1477 {}}} SUCCS {{259 0 0 0-1804 {}} {130 0 0 0-1812 {}}} CYCLES {}}
set a(0-1804) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-347 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-1803 {}} {130 0 0 0-1477 {}}} SUCCS {{259 0 0 0-1805 {}} {130 0 0 0-1812 {}}} CYCLES {}}
set a(0-1805) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-348 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-1804 {}} {130 0 0 0-1477 {}}} SUCCS {{258 0 0 0-1809 {}} {130 0 0 0-1812 {}}} CYCLES {}}
set a(0-1806) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-349 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{130 0 0 0-1477 {}} {774 0 0 0-1987 {}}} SUCCS {{259 0 0 0-1807 {}} {130 0 0 0-1812 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1807) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#20 TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-350 LOC {6 1.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-1806 {}} {130 0 0 0-1477 {}}} SUCCS {{259 0 0 0-1808 {}} {130 0 0 0-1812 {}}} CYCLES {}}
set a(0-1808) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-351 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-1807 {}} {130 0 0 0-1477 {}}} SUCCS {{259 0 0 0-1809 {}} {130 0 0 0-1812 {}}} CYCLES {}}
set a(0-1809) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {1.05 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-352 LOC {7 0.0 7 0.8687499999999999 7 0.8687499999999999 7 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-1808 {}} {258 0 0 0-1805 {}} {130 0 0 0-1477 {}}} SUCCS {{259 0 0 0-1810 {}} {130 0 0 0-1812 {}}} CYCLES {}}
set a(0-1810) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-353 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1809 {}} {130 0 0 0-1477 {}}} SUCCS {{259 0 0 0-1811 {}} {130 0 0 0-1812 {}}} CYCLES {}}
set a(0-1811) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-354 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1810 {}} {130 0 0 0-1477 {}}} SUCCS {{259 0 0 0-1812 {}}} CYCLES {}}
set a(0-1812) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-355 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1811 {}} {130 0 0 0-1810 {}} {130 0 0 0-1809 {}} {130 0 0 0-1808 {}} {130 0 0 0-1807 {}} {130 0 0 0-1806 {}} {130 0 0 0-1805 {}} {130 0 0 0-1804 {}} {130 0 0 0-1803 {}} {130 0 0 0-1477 {}}} SUCCS {{128 0 0 0-1819 {}} {64 0 0 0-1478 {}}} CYCLES {}}
set a(0-1813) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-356 LOC {0 1.0 5 0.0 5 0.0 5 0.0 6 0.19218444999999998} PREDS {{774 0 0 0-1987 {}}} SUCCS {{259 0 0 0-1814 {}} {130 0 0 0-1478 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1814) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#21 TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-357 LOC {0 1.0 5 0.0 5 0.0 6 0.19218444999999998} PREDS {{259 0 0 0-1813 {}}} SUCCS {{259 0 0 0-1815 {}} {130 0 0 0-1478 {}}} CYCLES {}}
set a(0-1815) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#5 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-358 LOC {0 1.0 5 0.5359343999999999 5 0.5359343999999999 6 0.19218444999999998} PREDS {{259 0 0 0-1814 {}}} SUCCS {{259 0 0 0-1816 {}} {130 0 0 0-1478 {}}} CYCLES {}}
set a(0-1816) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-6:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-359 LOC {1 0.18687499999999999 5 0.5359343999999999 5 0.5359343999999999 5 0.9999998774999999 6 0.6562499275} PREDS {{259 0 0 0-1815 {}} {258 0 0 0-1562 {}}} SUCCS {{259 0 2.250 0-1817 {}} {258 0 2.250 0-1818 {}} {130 0 0 0-1478 {}}} CYCLES {}}
set a(0-1817) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-360 LOC {1 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 2.250 0-1816 {}}} SUCCS {{258 0 0 0-1478 {}}} CYCLES {}}
set a(0-1818) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-361 LOC {1 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{258 0 2.250 0-1816 {}}} SUCCS {{258 0 0 0-1478 {}}} CYCLES {}}
set a(0-1819) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-362 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-1812 {}} {772 0 0 0-1478 {}}} SUCCS {{259 0 0 0-1478 {}}} CYCLES {}}
set a(0-1820) {AREA_SCORE {} NAME VEC_LOOP:j:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-363 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-1860 {}}} SUCCS {{259 0 0 0-1821 {}} {130 0 0 0-1859 {}} {256 0 0 0-1860 {}}} CYCLES {}}
set a(0-1821) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-364 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-1820 {}}} SUCCS {{258 0 0 0-1825 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1822) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-365 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {} SUCCS {{259 0 0 0-1823 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1823) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#22 TYPE READSLICE PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-366 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-1822 {}}} SUCCS {{259 0 0 0-1824 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1824) {AREA_SCORE {} NAME VEC_LOOP:conc#10 TYPE CONCATENATE PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-367 LOC {0 1.0 1 0.52687505 1 0.52687505 1 0.52687505} PREDS {{259 0 0 0-1823 {}}} SUCCS {{259 0 0 0-1825 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1825) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-368 LOC {1 0.0 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-1824 {}} {258 0 0 0-1821 {}}} SUCCS {{259 0 2.250 0-1826 {}} {258 0 2.250 0-1841 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1826) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-369 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1825 {}} {774 0 2.250 0-1854 {}} {774 0 2.250 0-1841 {}}} SUCCS {{258 0 0 0-1836 {}} {256 0 0 0-1841 {}} {258 0 0 0-1843 {}} {256 0 0 0-1854 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1827) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-370 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-1828 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1828) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#23 TYPE READSLICE PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-371 LOC {0 1.0 1 0.0 1 0.0 1 0.39750005} PREDS {{259 0 0 0-1827 {}}} SUCCS {{259 0 0 0-1829 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1829) {AREA_SCORE {} NAME VEC_LOOP:conc#11 TYPE CONCATENATE PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-372 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {{259 0 0 0-1828 {}}} SUCCS {{258 0 0 0-1831 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1830) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-373 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-1831 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1831) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#19 TYPE ACCU DELAY {1.03 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-374 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 1 0.526874925} PREDS {{259 0 0 0-1830 {}} {258 0 0 0-1829 {}}} SUCCS {{258 0 0 0-1834 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1832) {AREA_SCORE {} NAME VEC_LOOP:j:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-375 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-1860 {}}} SUCCS {{259 0 0 0-1833 {}} {130 0 0 0-1859 {}} {256 0 0 0-1860 {}}} CYCLES {}}
set a(0-1833) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-376 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-1832 {}}} SUCCS {{259 0 0 0-1834 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1834) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-377 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-1833 {}} {258 0 0 0-1831 {}}} SUCCS {{259 0 2.250 0-1835 {}} {258 0 2.250 0-1854 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1835) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-378 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1834 {}} {774 0 2.250 0-1854 {}} {774 0 2.250 0-1841 {}}} SUCCS {{259 0 0 0-1836 {}} {256 0 0 0-1841 {}} {258 0 0 0-1842 {}} {256 0 0 0-1854 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1836) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-379 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-1835 {}} {258 0 0 0-1826 {}}} SUCCS {{259 0 0 0-1837 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1837) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.base TYPE {C-CORE PORT} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-380 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-1836 {}} {128 0 0 0-1839 {}}} SUCCS {{258 0 0 0-1839 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1838) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.m TYPE {C-CORE PORT} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-381 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-1839 {}}} SUCCS {{259 0 0 0-1839 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1839) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-382 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-1838 {}} {258 0 0 0-1837 {}}} SUCCS {{128 0 0 0-1837 {}} {128 0 0 0-1838 {}} {259 0 0 0-1840 {}}} CYCLES {}}
set a(0-1840) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.return TYPE {C-CORE PORT} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-383 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-1839 {}}} SUCCS {{259 0 2.250 0-1841 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1841) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-384 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-1841 {}} {259 0 2.250 0-1840 {}} {256 0 0 0-1835 {}} {256 0 0 0-1826 {}} {258 0 2.250 0-1825 {}} {774 0 0 0-1854 {}}} SUCCS {{774 0 2.250 0-1826 {}} {774 0 2.250 0-1835 {}} {774 0 0 0-1841 {}} {258 0 0 0-1854 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1842) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-385 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-1835 {}}} SUCCS {{259 0 0 0-1843 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1843) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-386 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-1842 {}} {258 0 0 0-1826 {}}} SUCCS {{259 0 0 0-1844 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1844) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.base TYPE {C-CORE PORT} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-387 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-1843 {}} {128 0 0 0-1846 {}}} SUCCS {{258 0 0 0-1846 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1845) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.m TYPE {C-CORE PORT} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-388 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-1846 {}}} SUCCS {{259 0 0 0-1846 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1846) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-389 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-1845 {}} {258 0 0 0-1844 {}}} SUCCS {{128 0 0 0-1844 {}} {128 0 0 0-1845 {}} {259 0 0 0-1847 {}}} CYCLES {}}
set a(0-1847) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.return TYPE {C-CORE PORT} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-390 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1846 {}}} SUCCS {{259 0 0 0-1848 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1848) {AREA_SCORE {} NAME COMP_LOOP-6:mult.x TYPE {C-CORE PORT} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-391 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1847 {}} {128 0 0 0-1852 {}}} SUCCS {{258 0 0 0-1852 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1849) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y TYPE {C-CORE PORT} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-392 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1852 {}}} SUCCS {{258 0 0 0-1852 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1850) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y_ TYPE {C-CORE PORT} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-393 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1852 {}}} SUCCS {{258 0 0 0-1852 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1851) {AREA_SCORE {} NAME COMP_LOOP-6:mult.p TYPE {C-CORE PORT} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-394 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1852 {}}} SUCCS {{259 0 0 0-1852 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1852) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-6:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-395 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-1851 {}} {258 0 0 0-1850 {}} {258 0 0 0-1849 {}} {258 0 0 0-1848 {}}} SUCCS {{128 0 0 0-1848 {}} {128 0 0 0-1849 {}} {128 0 0 0-1850 {}} {128 0 0 0-1851 {}} {259 0 0 0-1853 {}}} CYCLES {}}
set a(0-1853) {AREA_SCORE {} NAME COMP_LOOP-6:mult.return TYPE {C-CORE PORT} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-396 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-1852 {}}} SUCCS {{259 0 2.250 0-1854 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1854) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-397 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-1854 {}} {259 0 2.250 0-1853 {}} {258 0 0 0-1841 {}} {256 0 0 0-1835 {}} {258 0 2.250 0-1834 {}} {256 0 0 0-1826 {}}} SUCCS {{774 0 2.250 0-1826 {}} {774 0 2.250 0-1835 {}} {774 0 0 0-1841 {}} {774 0 0 0-1854 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1855) {AREA_SCORE {} NAME VEC_LOOP:j:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-398 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-1860 {}}} SUCCS {{259 0 0 0-1856 {}} {130 0 0 0-1859 {}} {256 0 0 0-1860 {}}} CYCLES {}}
set a(0-1856) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-399 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-1855 {}}} SUCCS {{259 0 0 0-1857 {}} {130 0 0 0-1859 {}}} CYCLES {}}
set a(0-1857) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-6:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-400 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-1856 {}}} SUCCS {{259 0 0 0-1858 {}} {130 0 0 0-1859 {}} {258 0 0 0-1860 {}}} CYCLES {}}
set a(0-1858) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-401 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1857 {}}} SUCCS {{259 0 0 0-1859 {}}} CYCLES {}}
set a(0-1859) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-1478 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-402 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1858 {}} {130 0 0 0-1857 {}} {130 0 0 0-1856 {}} {130 0 0 0-1855 {}} {130 0 0 0-1854 {}} {130 0 0 0-1853 {}} {130 0 0 0-1851 {}} {130 0 0 0-1850 {}} {130 0 0 0-1849 {}} {130 0 0 0-1848 {}} {130 0 0 0-1847 {}} {130 0 0 0-1845 {}} {130 0 0 0-1844 {}} {130 0 0 0-1843 {}} {130 0 0 0-1842 {}} {130 0 0 0-1841 {}} {130 0 0 0-1840 {}} {130 0 0 0-1838 {}} {130 0 0 0-1837 {}} {130 0 0 0-1836 {}} {130 0 0 0-1835 {}} {130 0 0 0-1834 {}} {130 0 0 0-1833 {}} {130 0 0 0-1832 {}} {130 0 0 0-1831 {}} {130 0 0 0-1830 {}} {130 0 0 0-1829 {}} {130 0 0 0-1828 {}} {130 0 0 0-1827 {}} {130 0 0 0-1826 {}} {130 0 0 0-1825 {}} {130 0 0 0-1824 {}} {130 0 0 0-1823 {}} {130 0 0 0-1822 {}} {130 0 0 0-1821 {}} {130 0 0 0-1820 {}}} SUCCS {{129 0 0 0-1860 {}}} CYCLES {}}
set a(0-1860) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1478 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-1860 {}} {129 0 0 0-1859 {}} {258 0 0 0-1857 {}} {256 0 0 0-1855 {}} {256 0 0 0-1832 {}} {256 0 0 0-1820 {}}} SUCCS {{774 0 0 0-1820 {}} {774 0 0 0-1832 {}} {774 0 0 0-1855 {}} {772 0 0 0-1860 {}}} CYCLES {}}
set a(0-1478) {CHI {0-1820 0-1821 0-1822 0-1823 0-1824 0-1825 0-1826 0-1827 0-1828 0-1829 0-1830 0-1831 0-1832 0-1833 0-1834 0-1835 0-1836 0-1837 0-1838 0-1839 0-1840 0-1841 0-1842 0-1843 0-1844 0-1845 0-1846 0-1847 0-1848 0-1849 0-1850 0-1851 0-1852 0-1853 0-1854 0-1855 0-1856 0-1857 0-1858 0-1859 0-1860} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-6:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-403 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1819 {}} {258 0 0 0-1818 {}} {258 0 0 0-1817 {}} {130 0 0 0-1816 {}} {130 0 0 0-1815 {}} {130 0 0 0-1814 {}} {130 0 0 0-1813 {}} {64 0 0 0-1812 {}} {64 0 0 0-1477 {}} {774 0 0 0-1987 {}}} SUCCS {{772 0 0 0-1819 {}} {131 0 0 0-1861 {}} {130 0 0 0-1862 {}} {130 0 0 0-1863 {}} {130 0 0 0-1864 {}} {130 0 0 0-1865 {}} {130 0 0 0-1866 {}} {130 0 0 0-1867 {}} {130 0 0 0-1868 {}} {130 0 0 0-1869 {}} {130 0 0 0-1870 {}} {64 0 0 0-1479 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1861) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-404 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{131 0 0 0-1478 {}}} SUCCS {{259 0 0 0-1862 {}} {130 0 0 0-1870 {}}} CYCLES {}}
set a(0-1862) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-405 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-1861 {}} {130 0 0 0-1478 {}}} SUCCS {{259 0 0 0-1863 {}} {130 0 0 0-1870 {}}} CYCLES {}}
set a(0-1863) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-406 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-1862 {}} {130 0 0 0-1478 {}}} SUCCS {{258 0 0 0-1867 {}} {130 0 0 0-1870 {}}} CYCLES {}}
set a(0-1864) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-407 LOC {7 1.0 8 0.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{130 0 0 0-1478 {}} {774 0 0 0-1987 {}}} SUCCS {{259 0 0 0-1865 {}} {130 0 0 0-1870 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1865) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#25 TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-408 LOC {7 1.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{259 0 0 0-1864 {}} {130 0 0 0-1478 {}}} SUCCS {{259 0 0 0-1866 {}} {130 0 0 0-1870 {}}} CYCLES {}}
set a(0-1866) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-409 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-1865 {}} {130 0 0 0-1478 {}}} SUCCS {{259 0 0 0-1867 {}} {130 0 0 0-1870 {}}} CYCLES {}}
set a(0-1867) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {1.05 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-410 LOC {8 0.0 8 0.8687499999999999 8 0.8687499999999999 8 0.9999998749999999 8 0.9999998749999999} PREDS {{259 0 0 0-1866 {}} {258 0 0 0-1863 {}} {130 0 0 0-1478 {}}} SUCCS {{259 0 0 0-1868 {}} {130 0 0 0-1870 {}}} CYCLES {}}
set a(0-1868) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-411 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-1867 {}} {130 0 0 0-1478 {}}} SUCCS {{259 0 0 0-1869 {}} {130 0 0 0-1870 {}}} CYCLES {}}
set a(0-1869) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-412 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-1868 {}} {130 0 0 0-1478 {}}} SUCCS {{259 0 0 0-1870 {}}} CYCLES {}}
set a(0-1870) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-413 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-1869 {}} {130 0 0 0-1868 {}} {130 0 0 0-1867 {}} {130 0 0 0-1866 {}} {130 0 0 0-1865 {}} {130 0 0 0-1864 {}} {130 0 0 0-1863 {}} {130 0 0 0-1862 {}} {130 0 0 0-1861 {}} {130 0 0 0-1478 {}}} SUCCS {{128 0 0 0-1879 {}} {64 0 0 0-1479 {}}} CYCLES {}}
set a(0-1871) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-414 LOC {0 1.0 6 0.0 6 0.0 6 0.0 7 0.19218444999999998} PREDS {{774 0 0 0-1987 {}}} SUCCS {{259 0 0 0-1872 {}} {130 0 0 0-1479 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1872) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#12 TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-415 LOC {0 1.0 6 0.0 6 0.0 7 0.19218444999999998} PREDS {{259 0 0 0-1871 {}}} SUCCS {{259 0 0 0-1873 {}} {130 0 0 0-1479 {}}} CYCLES {}}
set a(0-1873) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#6 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-416 LOC {0 1.0 6 0.5359343999999999 6 0.5359343999999999 7 0.19218444999999998} PREDS {{259 0 0 0-1872 {}}} SUCCS {{259 0 0 0-1874 {}} {130 0 0 0-1479 {}}} CYCLES {}}
set a(0-1874) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-7:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-417 LOC {1 0.18687499999999999 6 0.5359343999999999 6 0.5359343999999999 6 0.9999998774999999 7 0.6562499275} PREDS {{259 0 0 0-1873 {}} {258 0 0 0-1621 {}}} SUCCS {{259 0 0 0-1875 {}} {258 0 0 0-1877 {}} {130 0 0 0-1479 {}}} CYCLES {}}
set a(0-1875) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#17 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-418 LOC {1 0.6509406 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{259 0 0 0-1874 {}}} SUCCS {{259 0 2.250 0-1876 {}} {130 0 0 0-1479 {}}} CYCLES {}}
set a(0-1876) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-419 LOC {1 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 2.250 0-1875 {}}} SUCCS {{258 0 0 0-1479 {}}} CYCLES {}}
set a(0-1877) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#3 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-420 LOC {1 0.6509406 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{258 0 0 0-1874 {}}} SUCCS {{259 0 2.250 0-1878 {}} {130 0 0 0-1479 {}}} CYCLES {}}
set a(0-1878) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-421 LOC {1 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 2.250 0-1877 {}}} SUCCS {{258 0 0 0-1479 {}}} CYCLES {}}
set a(0-1879) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-422 LOC {8 0.0 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{128 0 0 0-1870 {}} {772 0 0 0-1479 {}}} SUCCS {{259 0 0 0-1479 {}}} CYCLES {}}
set a(0-1880) {AREA_SCORE {} NAME VEC_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-423 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52875005} PREDS {{774 0 0 0-1926 {}}} SUCCS {{259 0 0 0-1881 {}} {130 0 0 0-1925 {}} {256 0 0 0-1926 {}}} CYCLES {}}
set a(0-1881) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#7)(9-1) TYPE READSLICE PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-424 LOC {0 1.0 1 0.0 1 0.0 1 0.52875005} PREDS {{259 0 0 0-1880 {}}} SUCCS {{258 0 0 0-1885 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1882) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-425 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52875005} PREDS {} SUCCS {{259 0 0 0-1883 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1883) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#26 TYPE READSLICE PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-426 LOC {0 1.0 1 0.0 1 0.0 1 0.52875005} PREDS {{259 0 0 0-1882 {}}} SUCCS {{259 0 0 0-1884 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1884) {AREA_SCORE {} NAME VEC_LOOP:conc#12 TYPE CONCATENATE PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-427 LOC {0 1.0 1 0.52875005 1 0.52875005 1 0.52875005} PREDS {{259 0 0 0-1883 {}}} SUCCS {{259 0 0 0-1885 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1885) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.02 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-428 LOC {1 0.0 1 0.52875005 1 0.52875005 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-1884 {}} {258 0 0 0-1881 {}}} SUCCS {{258 0 0 0-1888 {}} {258 0 0 0-1906 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1886) {AREA_SCORE {} NAME VEC_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-429 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-1926 {}}} SUCCS {{259 0 0 0-1887 {}} {130 0 0 0-1925 {}} {256 0 0 0-1926 {}}} CYCLES {}}
set a(0-1887) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#7)(0)#1 TYPE READSLICE PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-430 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-1886 {}}} SUCCS {{259 0 0 0-1888 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1888) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-431 LOC {1 0.1275 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-1887 {}} {258 0 0 0-1885 {}}} SUCCS {{259 0 2.250 0-1889 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1889) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-432 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1888 {}} {774 0 2.250 0-1920 {}} {774 0 2.250 0-1907 {}}} SUCCS {{258 0 0 0-1899 {}} {256 0 0 0-1907 {}} {258 0 0 0-1909 {}} {256 0 0 0-1920 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1890) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-433 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-1891 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1891) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#27 TYPE READSLICE PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-434 LOC {0 1.0 1 0.0 1 0.0 1 0.39750005} PREDS {{259 0 0 0-1890 {}}} SUCCS {{259 0 0 0-1892 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1892) {AREA_SCORE {} NAME VEC_LOOP:conc#13 TYPE CONCATENATE PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-435 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {{259 0 0 0-1891 {}}} SUCCS {{258 0 0 0-1894 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1893) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-436 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-1894 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1894) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#20 TYPE ACCU DELAY {1.03 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-437 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 1 0.526874925} PREDS {{259 0 0 0-1893 {}} {258 0 0 0-1892 {}}} SUCCS {{258 0 0 0-1897 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1895) {AREA_SCORE {} NAME VEC_LOOP:j:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-438 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-1926 {}}} SUCCS {{259 0 0 0-1896 {}} {130 0 0 0-1925 {}} {256 0 0 0-1926 {}}} CYCLES {}}
set a(0-1896) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-439 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-1895 {}}} SUCCS {{259 0 0 0-1897 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1897) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-440 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-1896 {}} {258 0 0 0-1894 {}}} SUCCS {{259 0 2.250 0-1898 {}} {258 0 2.250 0-1920 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1898) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-441 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1897 {}} {774 0 2.250 0-1920 {}} {774 0 2.250 0-1907 {}}} SUCCS {{259 0 0 0-1899 {}} {256 0 0 0-1907 {}} {258 0 0 0-1908 {}} {256 0 0 0-1920 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1899) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-442 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-1898 {}} {258 0 0 0-1889 {}}} SUCCS {{259 0 0 0-1900 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1900) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.base TYPE {C-CORE PORT} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-443 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-1899 {}} {128 0 0 0-1902 {}}} SUCCS {{258 0 0 0-1902 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1901) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.m TYPE {C-CORE PORT} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-444 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-1902 {}}} SUCCS {{259 0 0 0-1902 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1902) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-445 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-1901 {}} {258 0 0 0-1900 {}}} SUCCS {{128 0 0 0-1900 {}} {128 0 0 0-1901 {}} {259 0 0 0-1903 {}}} CYCLES {}}
set a(0-1903) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.return TYPE {C-CORE PORT} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-446 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-1902 {}}} SUCCS {{258 0 2.250 0-1907 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1904) {AREA_SCORE {} NAME VEC_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-447 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-1926 {}}} SUCCS {{259 0 0 0-1905 {}} {130 0 0 0-1925 {}} {256 0 0 0-1926 {}}} CYCLES {}}
set a(0-1905) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#7)(0) TYPE READSLICE PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-448 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-1904 {}}} SUCCS {{259 0 0 0-1906 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1906) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-449 LOC {1 0.1275 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-1905 {}} {258 0 0 0-1885 {}}} SUCCS {{259 0 2.250 0-1907 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1907) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-450 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-1907 {}} {259 0 2.250 0-1906 {}} {258 0 2.250 0-1903 {}} {256 0 0 0-1898 {}} {256 0 0 0-1889 {}} {774 0 0 0-1920 {}}} SUCCS {{774 0 2.250 0-1889 {}} {774 0 2.250 0-1898 {}} {774 0 0 0-1907 {}} {258 0 0 0-1920 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1908) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-451 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-1898 {}}} SUCCS {{259 0 0 0-1909 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1909) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-452 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-1908 {}} {258 0 0 0-1889 {}}} SUCCS {{259 0 0 0-1910 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1910) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.base TYPE {C-CORE PORT} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-453 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-1909 {}} {128 0 0 0-1912 {}}} SUCCS {{258 0 0 0-1912 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1911) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.m TYPE {C-CORE PORT} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-454 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-1912 {}}} SUCCS {{259 0 0 0-1912 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1912) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-455 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-1911 {}} {258 0 0 0-1910 {}}} SUCCS {{128 0 0 0-1910 {}} {128 0 0 0-1911 {}} {259 0 0 0-1913 {}}} CYCLES {}}
set a(0-1913) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.return TYPE {C-CORE PORT} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-456 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1912 {}}} SUCCS {{259 0 0 0-1914 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1914) {AREA_SCORE {} NAME COMP_LOOP-7:mult.x TYPE {C-CORE PORT} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-457 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1913 {}} {128 0 0 0-1918 {}}} SUCCS {{258 0 0 0-1918 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1915) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y TYPE {C-CORE PORT} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-458 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1918 {}}} SUCCS {{258 0 0 0-1918 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1916) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y_ TYPE {C-CORE PORT} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-459 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1918 {}}} SUCCS {{258 0 0 0-1918 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1917) {AREA_SCORE {} NAME COMP_LOOP-7:mult.p TYPE {C-CORE PORT} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-460 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1918 {}}} SUCCS {{259 0 0 0-1918 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1918) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-7:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-461 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-1917 {}} {258 0 0 0-1916 {}} {258 0 0 0-1915 {}} {258 0 0 0-1914 {}}} SUCCS {{128 0 0 0-1914 {}} {128 0 0 0-1915 {}} {128 0 0 0-1916 {}} {128 0 0 0-1917 {}} {259 0 0 0-1919 {}}} CYCLES {}}
set a(0-1919) {AREA_SCORE {} NAME COMP_LOOP-7:mult.return TYPE {C-CORE PORT} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-462 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-1918 {}}} SUCCS {{259 0 2.250 0-1920 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1920) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-463 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-1920 {}} {259 0 2.250 0-1919 {}} {258 0 0 0-1907 {}} {256 0 0 0-1898 {}} {258 0 2.250 0-1897 {}} {256 0 0 0-1889 {}}} SUCCS {{774 0 2.250 0-1889 {}} {774 0 2.250 0-1898 {}} {774 0 0 0-1907 {}} {774 0 0 0-1920 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1921) {AREA_SCORE {} NAME VEC_LOOP:j:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-464 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-1926 {}}} SUCCS {{259 0 0 0-1922 {}} {130 0 0 0-1925 {}} {256 0 0 0-1926 {}}} CYCLES {}}
set a(0-1922) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-465 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-1921 {}}} SUCCS {{259 0 0 0-1923 {}} {130 0 0 0-1925 {}}} CYCLES {}}
set a(0-1923) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-7:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-466 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-1922 {}}} SUCCS {{259 0 0 0-1924 {}} {130 0 0 0-1925 {}} {258 0 0 0-1926 {}}} CYCLES {}}
set a(0-1924) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-467 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1923 {}}} SUCCS {{259 0 0 0-1925 {}}} CYCLES {}}
set a(0-1925) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-1479 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-468 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1924 {}} {130 0 0 0-1923 {}} {130 0 0 0-1922 {}} {130 0 0 0-1921 {}} {130 0 0 0-1920 {}} {130 0 0 0-1919 {}} {130 0 0 0-1917 {}} {130 0 0 0-1916 {}} {130 0 0 0-1915 {}} {130 0 0 0-1914 {}} {130 0 0 0-1913 {}} {130 0 0 0-1911 {}} {130 0 0 0-1910 {}} {130 0 0 0-1909 {}} {130 0 0 0-1908 {}} {130 0 0 0-1907 {}} {130 0 0 0-1906 {}} {130 0 0 0-1905 {}} {130 0 0 0-1904 {}} {130 0 0 0-1903 {}} {130 0 0 0-1901 {}} {130 0 0 0-1900 {}} {130 0 0 0-1899 {}} {130 0 0 0-1898 {}} {130 0 0 0-1897 {}} {130 0 0 0-1896 {}} {130 0 0 0-1895 {}} {130 0 0 0-1894 {}} {130 0 0 0-1893 {}} {130 0 0 0-1892 {}} {130 0 0 0-1891 {}} {130 0 0 0-1890 {}} {130 0 0 0-1889 {}} {130 0 0 0-1888 {}} {130 0 0 0-1887 {}} {130 0 0 0-1886 {}} {130 0 0 0-1885 {}} {130 0 0 0-1884 {}} {130 0 0 0-1883 {}} {130 0 0 0-1882 {}} {130 0 0 0-1881 {}} {130 0 0 0-1880 {}}} SUCCS {{129 0 0 0-1926 {}}} CYCLES {}}
set a(0-1926) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1479 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-1926 {}} {129 0 0 0-1925 {}} {258 0 0 0-1923 {}} {256 0 0 0-1921 {}} {256 0 0 0-1904 {}} {256 0 0 0-1895 {}} {256 0 0 0-1886 {}} {256 0 0 0-1880 {}}} SUCCS {{774 0 0 0-1880 {}} {774 0 0 0-1886 {}} {774 0 0 0-1895 {}} {774 0 0 0-1904 {}} {774 0 0 0-1921 {}} {772 0 0 0-1926 {}}} CYCLES {}}
set a(0-1479) {CHI {0-1880 0-1881 0-1882 0-1883 0-1884 0-1885 0-1886 0-1887 0-1888 0-1889 0-1890 0-1891 0-1892 0-1893 0-1894 0-1895 0-1896 0-1897 0-1898 0-1899 0-1900 0-1901 0-1902 0-1903 0-1904 0-1905 0-1906 0-1907 0-1908 0-1909 0-1910 0-1911 0-1912 0-1913 0-1914 0-1915 0-1916 0-1917 0-1918 0-1919 0-1920 0-1921 0-1922 0-1923 0-1924 0-1925 0-1926} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-7:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-469 LOC {8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-1879 {}} {258 0 0 0-1878 {}} {130 0 0 0-1877 {}} {258 0 0 0-1876 {}} {130 0 0 0-1875 {}} {130 0 0 0-1874 {}} {130 0 0 0-1873 {}} {130 0 0 0-1872 {}} {130 0 0 0-1871 {}} {64 0 0 0-1870 {}} {64 0 0 0-1478 {}} {774 0 0 0-1987 {}}} SUCCS {{772 0 0 0-1879 {}} {131 0 0 0-1927 {}} {130 0 0 0-1928 {}} {130 0 0 0-1929 {}} {130 0 0 0-1930 {}} {130 0 0 0-1931 {}} {130 0 0 0-1932 {}} {130 0 0 0-1933 {}} {130 0 0 0-1934 {}} {130 0 0 0-1935 {}} {64 0 0 0-1480 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1927) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-4) TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-470 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{131 0 0 0-1479 {}}} SUCCS {{259 0 0 0-1928 {}} {130 0 0 0-1935 {}}} CYCLES {}}
set a(0-1928) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-471 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{259 0 0 0-1927 {}} {130 0 0 0-1479 {}}} SUCCS {{259 0 0 0-1929 {}} {130 0 0 0-1935 {}}} CYCLES {}}
set a(0-1929) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-472 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{259 0 0 0-1928 {}} {130 0 0 0-1479 {}}} SUCCS {{258 0 0 0-1932 {}} {130 0 0 0-1935 {}}} CYCLES {}}
set a(0-1930) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-473 LOC {8 1.0 9 0.0 9 0.0 9 0.0 9 0.874375} PREDS {{130 0 0 0-1479 {}} {774 0 0 0-1987 {}}} SUCCS {{259 0 0 0-1931 {}} {130 0 0 0-1935 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1931) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#28 TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-474 LOC {8 1.0 9 0.0 9 0.0 9 0.874375} PREDS {{259 0 0 0-1930 {}} {130 0 0 0-1479 {}}} SUCCS {{259 0 0 0-1932 {}} {130 0 0 0-1935 {}}} CYCLES {}}
set a(0-1932) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.01 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-475 LOC {9 0.0 9 0.874375 9 0.874375 9 0.9999998750000001 9 0.9999998750000001} PREDS {{259 0 0 0-1931 {}} {258 0 0 0-1929 {}} {130 0 0 0-1479 {}}} SUCCS {{259 0 0 0-1933 {}} {130 0 0 0-1935 {}}} CYCLES {}}
set a(0-1933) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#2)(7) TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-476 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-1932 {}} {130 0 0 0-1479 {}}} SUCCS {{259 0 0 0-1934 {}} {130 0 0 0-1935 {}}} CYCLES {}}
set a(0-1934) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-477 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-1933 {}} {130 0 0 0-1479 {}}} SUCCS {{259 0 0 0-1935 {}}} CYCLES {}}
set a(0-1935) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-478 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-1934 {}} {130 0 0 0-1933 {}} {130 0 0 0-1932 {}} {130 0 0 0-1931 {}} {130 0 0 0-1930 {}} {130 0 0 0-1929 {}} {130 0 0 0-1928 {}} {130 0 0 0-1927 {}} {130 0 0 0-1479 {}}} SUCCS {{128 0 0 0-1942 {}} {64 0 0 0-1480 {}}} CYCLES {}}
set a(0-1936) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-479 LOC {0 1.0 7 0.0 7 0.0 7 0.0 8 0.19218444999999998} PREDS {{774 0 0 0-1987 {}}} SUCCS {{259 0 0 0-1937 {}} {130 0 0 0-1480 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1937) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#29 TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-480 LOC {0 1.0 7 0.0 7 0.0 8 0.19218444999999998} PREDS {{259 0 0 0-1936 {}}} SUCCS {{259 0 0 0-1938 {}} {130 0 0 0-1480 {}}} CYCLES {}}
set a(0-1938) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-481 LOC {0 1.0 7 0.5359343999999999 7 0.5359343999999999 8 0.19218444999999998} PREDS {{259 0 0 0-1937 {}}} SUCCS {{259 0 0 0-1939 {}} {130 0 0 0-1480 {}}} CYCLES {}}
set a(0-1939) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-8:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-482 LOC {1 0.18687499999999999 7 0.5359343999999999 7 0.5359343999999999 7 0.9999998774999999 8 0.6562499275} PREDS {{259 0 0 0-1938 {}} {258 0 0 0-1562 {}}} SUCCS {{259 0 2.250 0-1940 {}} {258 0 2.250 0-1941 {}} {130 0 0 0-1480 {}}} CYCLES {}}
set a(0-1940) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-483 LOC {1 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 2.250 0-1939 {}}} SUCCS {{258 0 0 0-1480 {}}} CYCLES {}}
set a(0-1941) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-484 LOC {1 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{258 0 2.250 0-1939 {}}} SUCCS {{258 0 0 0-1480 {}}} CYCLES {}}
set a(0-1942) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-485 LOC {9 0.0 9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{128 0 0 0-1935 {}} {772 0 0 0-1480 {}}} SUCCS {{259 0 0 0-1480 {}}} CYCLES {}}
set a(0-1943) {AREA_SCORE {} NAME VEC_LOOP:j:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-486 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-1983 {}}} SUCCS {{259 0 0 0-1944 {}} {130 0 0 0-1982 {}} {256 0 0 0-1983 {}}} CYCLES {}}
set a(0-1944) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-487 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-1943 {}}} SUCCS {{258 0 0 0-1948 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1945) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-488 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {} SUCCS {{259 0 0 0-1946 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1946) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#30 TYPE READSLICE PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-489 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-1945 {}}} SUCCS {{259 0 0 0-1947 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1947) {AREA_SCORE {} NAME VEC_LOOP:conc#14 TYPE CONCATENATE PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-490 LOC {0 1.0 1 0.52687505 1 0.52687505 1 0.52687505} PREDS {{259 0 0 0-1946 {}}} SUCCS {{259 0 0 0-1948 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1948) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-491 LOC {1 0.0 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-1947 {}} {258 0 0 0-1944 {}}} SUCCS {{259 0 2.250 0-1949 {}} {258 0 2.250 0-1964 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1949) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-492 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1948 {}} {774 0 2.250 0-1977 {}} {774 0 2.250 0-1964 {}}} SUCCS {{258 0 0 0-1959 {}} {256 0 0 0-1964 {}} {258 0 0 0-1966 {}} {256 0 0 0-1977 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1950) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-493 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-1951 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1951) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#31 TYPE READSLICE PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-494 LOC {0 1.0 1 0.0 1 0.0 1 0.39750005} PREDS {{259 0 0 0-1950 {}}} SUCCS {{259 0 0 0-1952 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1952) {AREA_SCORE {} NAME VEC_LOOP:conc#15 TYPE CONCATENATE PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-495 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {{259 0 0 0-1951 {}}} SUCCS {{258 0 0 0-1954 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1953) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-496 LOC {0 1.0 1 0.39750005 1 0.39750005 1 0.39750005} PREDS {} SUCCS {{259 0 0 0-1954 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1954) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#21 TYPE ACCU DELAY {1.03 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-497 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 1 0.526874925} PREDS {{259 0 0 0-1953 {}} {258 0 0 0-1952 {}}} SUCCS {{258 0 0 0-1957 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1955) {AREA_SCORE {} NAME VEC_LOOP:j:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-498 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-1983 {}}} SUCCS {{259 0 0 0-1956 {}} {130 0 0 0-1982 {}} {256 0 0 0-1983 {}}} CYCLES {}}
set a(0-1956) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-499 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-1955 {}}} SUCCS {{259 0 0 0-1957 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1957) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-500 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-1956 {}} {258 0 0 0-1954 {}}} SUCCS {{259 0 2.250 0-1958 {}} {258 0 2.250 0-1977 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1958) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-501 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-1957 {}} {774 0 2.250 0-1977 {}} {774 0 2.250 0-1964 {}}} SUCCS {{259 0 0 0-1959 {}} {256 0 0 0-1964 {}} {258 0 0 0-1965 {}} {256 0 0 0-1977 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1959) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-502 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-1958 {}} {258 0 0 0-1949 {}}} SUCCS {{259 0 0 0-1960 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1960) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.base TYPE {C-CORE PORT} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-503 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-1959 {}} {128 0 0 0-1962 {}}} SUCCS {{258 0 0 0-1962 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1961) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.m TYPE {C-CORE PORT} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-504 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-1962 {}}} SUCCS {{259 0 0 0-1962 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1962) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-505 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-1961 {}} {258 0 0 0-1960 {}}} SUCCS {{128 0 0 0-1960 {}} {128 0 0 0-1961 {}} {259 0 0 0-1963 {}}} CYCLES {}}
set a(0-1963) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.return TYPE {C-CORE PORT} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-506 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-1962 {}}} SUCCS {{259 0 2.250 0-1964 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1964) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-507 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-1964 {}} {259 0 2.250 0-1963 {}} {256 0 0 0-1958 {}} {256 0 0 0-1949 {}} {258 0 2.250 0-1948 {}} {774 0 0 0-1977 {}}} SUCCS {{774 0 2.250 0-1949 {}} {774 0 2.250 0-1958 {}} {774 0 0 0-1964 {}} {258 0 0 0-1977 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1965) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-508 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-1958 {}}} SUCCS {{259 0 0 0-1966 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1966) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-509 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-1965 {}} {258 0 0 0-1949 {}}} SUCCS {{259 0 0 0-1967 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1967) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.base TYPE {C-CORE PORT} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-510 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-1966 {}} {128 0 0 0-1969 {}}} SUCCS {{258 0 0 0-1969 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1968) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.m TYPE {C-CORE PORT} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-511 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-1969 {}}} SUCCS {{259 0 0 0-1969 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1969) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-512 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-1968 {}} {258 0 0 0-1967 {}}} SUCCS {{128 0 0 0-1967 {}} {128 0 0 0-1968 {}} {259 0 0 0-1970 {}}} CYCLES {}}
set a(0-1970) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.return TYPE {C-CORE PORT} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-513 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1969 {}}} SUCCS {{259 0 0 0-1971 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1971) {AREA_SCORE {} NAME COMP_LOOP-8:mult.x TYPE {C-CORE PORT} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-514 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1970 {}} {128 0 0 0-1975 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1972) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y TYPE {C-CORE PORT} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-515 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1975 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1973) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y_ TYPE {C-CORE PORT} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-516 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1975 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1974) {AREA_SCORE {} NAME COMP_LOOP-8:mult.p TYPE {C-CORE PORT} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-517 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1975 {}}} SUCCS {{259 0 0 0-1975 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1975) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-8:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-518 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-1974 {}} {258 0 0 0-1973 {}} {258 0 0 0-1972 {}} {258 0 0 0-1971 {}}} SUCCS {{128 0 0 0-1971 {}} {128 0 0 0-1972 {}} {128 0 0 0-1973 {}} {128 0 0 0-1974 {}} {259 0 0 0-1976 {}}} CYCLES {}}
set a(0-1976) {AREA_SCORE {} NAME COMP_LOOP-8:mult.return TYPE {C-CORE PORT} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-519 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-1975 {}}} SUCCS {{259 0 2.250 0-1977 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1977) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-520 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-1977 {}} {259 0 2.250 0-1976 {}} {258 0 0 0-1964 {}} {256 0 0 0-1958 {}} {258 0 2.250 0-1957 {}} {256 0 0 0-1949 {}}} SUCCS {{774 0 2.250 0-1949 {}} {774 0 2.250 0-1958 {}} {774 0 0 0-1964 {}} {774 0 0 0-1977 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1978) {AREA_SCORE {} NAME VEC_LOOP:j:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-521 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-1983 {}}} SUCCS {{259 0 0 0-1979 {}} {130 0 0 0-1982 {}} {256 0 0 0-1983 {}}} CYCLES {}}
set a(0-1979) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-522 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-1978 {}}} SUCCS {{259 0 0 0-1980 {}} {130 0 0 0-1982 {}}} CYCLES {}}
set a(0-1980) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-8:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-523 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-1979 {}}} SUCCS {{259 0 0 0-1981 {}} {130 0 0 0-1982 {}} {258 0 0 0-1983 {}}} CYCLES {}}
set a(0-1981) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-524 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1980 {}}} SUCCS {{259 0 0 0-1982 {}}} CYCLES {}}
set a(0-1982) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-1480 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-525 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1981 {}} {130 0 0 0-1980 {}} {130 0 0 0-1979 {}} {130 0 0 0-1978 {}} {130 0 0 0-1977 {}} {130 0 0 0-1976 {}} {130 0 0 0-1974 {}} {130 0 0 0-1973 {}} {130 0 0 0-1972 {}} {130 0 0 0-1971 {}} {130 0 0 0-1970 {}} {130 0 0 0-1968 {}} {130 0 0 0-1967 {}} {130 0 0 0-1966 {}} {130 0 0 0-1965 {}} {130 0 0 0-1964 {}} {130 0 0 0-1963 {}} {130 0 0 0-1961 {}} {130 0 0 0-1960 {}} {130 0 0 0-1959 {}} {130 0 0 0-1958 {}} {130 0 0 0-1957 {}} {130 0 0 0-1956 {}} {130 0 0 0-1955 {}} {130 0 0 0-1954 {}} {130 0 0 0-1953 {}} {130 0 0 0-1952 {}} {130 0 0 0-1951 {}} {130 0 0 0-1950 {}} {130 0 0 0-1949 {}} {130 0 0 0-1948 {}} {130 0 0 0-1947 {}} {130 0 0 0-1946 {}} {130 0 0 0-1945 {}} {130 0 0 0-1944 {}} {130 0 0 0-1943 {}}} SUCCS {{129 0 0 0-1983 {}}} CYCLES {}}
set a(0-1983) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1480 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-1983 {}} {129 0 0 0-1982 {}} {258 0 0 0-1980 {}} {256 0 0 0-1978 {}} {256 0 0 0-1955 {}} {256 0 0 0-1943 {}}} SUCCS {{774 0 0 0-1943 {}} {774 0 0 0-1955 {}} {774 0 0 0-1978 {}} {772 0 0 0-1983 {}}} CYCLES {}}
set a(0-1480) {CHI {0-1943 0-1944 0-1945 0-1946 0-1947 0-1948 0-1949 0-1950 0-1951 0-1952 0-1953 0-1954 0-1955 0-1956 0-1957 0-1958 0-1959 0-1960 0-1961 0-1962 0-1963 0-1964 0-1965 0-1966 0-1967 0-1968 0-1969 0-1970 0-1971 0-1972 0-1973 0-1974 0-1975 0-1976 0-1977 0-1978 0-1979 0-1980 0-1981 0-1982 0-1983} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-8:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-526 LOC {9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-1942 {}} {258 0 0 0-1941 {}} {258 0 0 0-1940 {}} {130 0 0 0-1939 {}} {130 0 0 0-1938 {}} {130 0 0 0-1937 {}} {130 0 0 0-1936 {}} {64 0 0 0-1935 {}} {64 0 0 0-1479 {}} {774 0 0 0-1987 {}}} SUCCS {{772 0 0 0-1942 {}} {131 0 0 0-1984 {}} {130 0 0 0-1985 {}} {130 0 0 0-1986 {}} {130 0 0 0-1987 {}} {130 0 0 0-1988 {}} {130 0 0 0-1989 {}} {130 0 0 0-1990 {}} {130 0 0 0-1991 {}} {130 0 0 0-1992 {}} {130 0 0 0-1993 {}} {130 0 0 0-1994 {}} {130 0 0 0-1995 {}}} CYCLES {}}
set a(0-1984) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-527 LOC {9 1.0 9 1.0 9 1.0 9 1.0 10 0.745} PREDS {{131 0 0 0-1480 {}} {774 0 0 0-1987 {}}} SUCCS {{259 0 0 0-1985 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1985) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#24 TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-528 LOC {9 1.0 9 1.0 9 1.0 10 0.745} PREDS {{259 0 0 0-1984 {}} {130 0 0 0-1480 {}}} SUCCS {{259 0 0 0-1986 {}}} CYCLES {}}
set a(0-1986) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,2,1,8) QUANTITY 1 NAME COMP_LOOP:acc#3 TYPE ACCU DELAY {0.99 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-529 LOC {10 0.0 10 0.745 10 0.745 10 0.868749875 10 0.868749875} PREDS {{259 0 0 0-1985 {}} {130 0 0 0-1480 {}}} SUCCS {{259 0 0 0-1987 {}} {258 0 0 0-1988 {}}} CYCLES {}}
set a(0-1987) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(10:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-530 LOC {10 0.12375 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999 10 1.0} PREDS {{772 0 0 0-1987 {}} {259 0 0 0-1986 {}} {256 0 0 0-1984 {}} {130 0 0 0-1480 {}} {256 0 0 0-1936 {}} {256 0 0 0-1930 {}} {256 0 0 0-1479 {}} {256 0 0 0-1871 {}} {256 0 0 0-1864 {}} {256 0 0 0-1478 {}} {256 0 0 0-1813 {}} {256 0 0 0-1806 {}} {256 0 0 0-1477 {}} {256 0 0 0-1747 {}} {256 0 0 0-1739 {}} {256 0 0 0-1476 {}} {256 0 0 0-1688 {}} {256 0 0 0-1681 {}} {256 0 0 0-1475 {}} {256 0 0 0-1622 {}} {256 0 0 0-1614 {}} {256 0 0 0-1474 {}} {256 0 0 0-1563 {}} {256 0 0 0-1555 {}} {256 0 0 0-1473 {}} {256 0 0 0-1498 {}}} SUCCS {{774 0 0 0-1498 {}} {774 0 0 0-1473 {}} {774 0 0 0-1555 {}} {774 0 0 0-1563 {}} {774 0 0 0-1474 {}} {774 0 0 0-1614 {}} {774 0 0 0-1622 {}} {774 0 0 0-1475 {}} {774 0 0 0-1681 {}} {774 0 0 0-1688 {}} {774 0 0 0-1476 {}} {774 0 0 0-1739 {}} {774 0 0 0-1747 {}} {774 0 0 0-1477 {}} {774 0 0 0-1806 {}} {774 0 0 0-1813 {}} {774 0 0 0-1478 {}} {774 0 0 0-1864 {}} {774 0 0 0-1871 {}} {774 0 0 0-1479 {}} {774 0 0 0-1930 {}} {774 0 0 0-1936 {}} {774 0 0 0-1480 {}} {774 0 0 0-1984 {}} {772 0 0 0-1987 {}}} CYCLES {}}
set a(0-1988) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-531 LOC {10 0.12375 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{258 0 0 0-1986 {}} {130 0 0 0-1480 {}}} SUCCS {{258 0 0 0-1992 {}}} CYCLES {}}
set a(0-1989) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-532 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{130 0 0 0-1480 {}}} SUCCS {{259 0 0 0-1990 {}}} CYCLES {}}
set a(0-1990) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-533 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{259 0 0 0-1989 {}} {130 0 0 0-1480 {}}} SUCCS {{259 0 0 0-1991 {}}} CYCLES {}}
set a(0-1991) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-534 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{259 0 0 0-1990 {}} {130 0 0 0-1480 {}}} SUCCS {{259 0 0 0-1992 {}}} CYCLES {}}
set a(0-1992) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.05 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-535 LOC {10 0.12375 10 0.8687499999999999 10 0.8687499999999999 10 0.9999998749999999 10 0.9999998749999999} PREDS {{259 0 0 0-1991 {}} {258 0 0 0-1988 {}} {130 0 0 0-1480 {}}} SUCCS {{259 0 0 0-1993 {}}} CYCLES {}}
set a(0-1993) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-536 LOC {10 0.255 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-1992 {}} {130 0 0 0-1480 {}}} SUCCS {{259 0 0 0-1994 {}}} CYCLES {}}
set a(0-1994) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-537 LOC {10 0.255 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-1993 {}} {130 0 0 0-1480 {}}} SUCCS {{259 0 0 0-1995 {}}} CYCLES {}}
set a(0-1995) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1472 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-538 LOC {10 0.255 10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{772 0 0 0-1995 {}} {259 0 0 0-1994 {}} {130 0 0 0-1480 {}} {256 0 0 0-1492 {}}} SUCCS {{774 0 0 0-1492 {}} {772 0 0 0-1995 {}}} CYCLES {}}
set a(0-1472) {CHI {0-1492 0-1493 0-1494 0-1495 0-1496 0-1497 0-1498 0-1499 0-1500 0-1501 0-1502 0-1503 0-1504 0-1505 0-1473 0-1552 0-1553 0-1554 0-1555 0-1556 0-1557 0-1558 0-1559 0-1560 0-1561 0-1562 0-1563 0-1564 0-1565 0-1566 0-1567 0-1568 0-1569 0-1474 0-1611 0-1612 0-1613 0-1614 0-1615 0-1616 0-1617 0-1618 0-1619 0-1620 0-1621 0-1622 0-1623 0-1624 0-1625 0-1626 0-1627 0-1628 0-1629 0-1630 0-1475 0-1678 0-1679 0-1680 0-1681 0-1682 0-1683 0-1684 0-1685 0-1686 0-1687 0-1688 0-1689 0-1690 0-1691 0-1692 0-1693 0-1694 0-1476 0-1736 0-1737 0-1738 0-1739 0-1740 0-1741 0-1742 0-1743 0-1744 0-1745 0-1746 0-1747 0-1748 0-1749 0-1750 0-1751 0-1752 0-1753 0-1754 0-1755 0-1477 0-1803 0-1804 0-1805 0-1806 0-1807 0-1808 0-1809 0-1810 0-1811 0-1812 0-1813 0-1814 0-1815 0-1816 0-1817 0-1818 0-1819 0-1478 0-1861 0-1862 0-1863 0-1864 0-1865 0-1866 0-1867 0-1868 0-1869 0-1870 0-1871 0-1872 0-1873 0-1874 0-1875 0-1876 0-1877 0-1878 0-1879 0-1479 0-1927 0-1928 0-1929 0-1930 0-1931 0-1932 0-1933 0-1934 0-1935 0-1936 0-1937 0-1938 0-1939 0-1940 0-1941 0-1942 0-1480 0-1984 0-1985 0-1986 0-1987 0-1988 0-1989 0-1990 0-1991 0-1992 0-1993 0-1994 0-1995} ITERATIONS 129 RESET_LATENCY {0 ?} CSTEPS 10 UNROLL 8 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85140 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1290 TOTAL_CYCLES_IN 12900 TOTAL_CYCLES_UNDER 72240 TOTAL_CYCLES 85140 NAME COMP_LOOP TYPE LOOP DELAY {851410.00 ns} PAR 0-1471 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-539 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1491 {}} {258 0 0 0-1490 {}} {258 0 0 0-1489 {}} {130 0 0 0-1488 {}} {774 0 0 0-2004 {}}} SUCCS {{772 0 0 0-1490 {}} {772 0 0 0-1491 {}} {131 0 0 0-1996 {}} {130 0 0 0-1997 {}} {130 0 0 0-1998 {}} {130 0 0 0-1999 {}} {130 0 0 0-2000 {}} {130 0 0 0-2001 {}} {130 0 0 0-2002 {}} {130 0 0 0-2003 {}} {256 0 0 0-2004 {}}} CYCLES {}}
set a(0-1996) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1471 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-540 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-1472 {}} {774 0 0 0-2004 {}}} SUCCS {{259 0 0 0-1997 {}} {130 0 0 0-2003 {}} {256 0 0 0-2004 {}}} CYCLES {}}
set a(0-1997) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-1471 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-541 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-1996 {}} {130 0 0 0-1472 {}}} SUCCS {{259 0 0 0-1998 {}} {130 0 0 0-2003 {}} {258 0 0 0-2004 {}}} CYCLES {}}
set a(0-1998) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-1471 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-542 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-1997 {}} {130 0 0 0-1472 {}}} SUCCS {{259 0 0 0-1999 {}} {130 0 0 0-2003 {}}} CYCLES {}}
set a(0-1999) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-1471 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-543 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-1998 {}} {130 0 0 0-1472 {}}} SUCCS {{259 0 0 0-2000 {}} {130 0 0 0-2003 {}}} CYCLES {}}
set a(0-2000) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-1471 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-544 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-1999 {}} {130 0 0 0-1472 {}}} SUCCS {{259 0 0 0-2001 {}} {130 0 0 0-2003 {}}} CYCLES {}}
set a(0-2001) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-1471 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-545 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2000 {}} {130 0 0 0-1472 {}}} SUCCS {{259 0 0 0-2002 {}} {130 0 0 0-2003 {}}} CYCLES {}}
set a(0-2002) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-1471 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-546 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2001 {}} {130 0 0 0-1472 {}}} SUCCS {{259 0 0 0-2003 {}}} CYCLES {}}
set a(0-2003) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-1471 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-547 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2002 {}} {130 0 0 0-2001 {}} {130 0 0 0-2000 {}} {130 0 0 0-1999 {}} {130 0 0 0-1998 {}} {130 0 0 0-1997 {}} {130 0 0 0-1996 {}} {130 0 0 0-1472 {}}} SUCCS {{129 0 0 0-2004 {}}} CYCLES {}}
set a(0-2004) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1471 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-2004 {}} {129 0 0 0-2003 {}} {258 0 0 0-1997 {}} {256 0 0 0-1996 {}} {256 0 0 0-1472 {}} {256 0 0 0-1488 {}}} SUCCS {{774 0 0 0-1488 {}} {774 0 0 0-1472 {}} {774 0 0 0-1996 {}} {772 0 0 0-2004 {}}} CYCLES {}}
set a(0-1471) {CHI {0-1488 0-1489 0-1490 0-1491 0-1472 0-1996 0-1997 0-1998 0-1999 0-2000 0-2001 0-2002 0-2003 0-2004} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85160 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 85140 TOTAL_CYCLES 85160 NAME STAGE_LOOP TYPE LOOP DELAY {851610.00 ns} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-548 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1487 {}} {130 0 0 0-1486 {}} {130 0 0 0-1485 {}} {130 0 0 0-1483 {}} {130 0 0 0-1482 {}} {258 0 0 0-1481 {}}} SUCCS {{772 0 0 0-1487 {}} {131 0 0 0-2005 {}} {130 0 0 0-2006 {}} {130 0 0 0-2007 {}} {130 0 0 0-2008 {}} {130 0 0 0-2009 {}} {130 0 0 0-2010 {}} {130 0 0 0-2011 {}} {130 0 0 0-2012 {}} {130 0 0 0-2013 {}} {130 0 0 0-2014 {}} {130 0 0 0-2015 {}} {130 0 0 0-2016 {}} {130 0 0 0-2017 {}} {130 0 0 0-2018 {}} {130 0 0 0-2019 {}} {130 0 0 0-2020 {}} {130 0 0 0-2021 {}} {130 0 0 0-2022 {}}} CYCLES {}}
set a(0-2005) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-549 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-1471 {}} {130 0 0 0-1486 {}}} SUCCS {} CYCLES {}}
set a(0-2006) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-550 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-1471 {}} {130 0 0 0-1486 {}}} SUCCS {{66 0 0 0-2009 {}} {66 0 0 0-2012 {}} {66 0 0 0-2015 {}} {66 0 0 0-2018 {}} {66 0 0 0-2021 {}}} CYCLES {}}
set a(0-2007) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-551 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-1471 {}} {146 0 0 0-1486 {}}} SUCCS {} CYCLES {}}
set a(0-2008) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-552 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-1471 {}} {128 0 0 0-2009 {}}} SUCCS {{259 0 0 0-2009 {}}} CYCLES {}}
set a(0-2009) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-553 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2009 {}} {259 0 0 0-2008 {}} {66 0 0 0-2006 {}} {130 0 0 0-1471 {}} {66 0 0 0-1484 {}}} SUCCS {{128 0 0 0-2008 {}} {772 0 0 0-2009 {}} {259 0 0 0-2010 {}}} CYCLES {}}
set a(0-2010) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-554 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2009 {}} {130 0 0 0-1471 {}}} SUCCS {} CYCLES {}}
set a(0-2011) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-555 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-1471 {}} {128 0 0 0-2012 {}}} SUCCS {{259 0 0 0-2012 {}}} CYCLES {}}
set a(0-2012) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-556 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2012 {}} {259 0 0 0-2011 {}} {66 0 0 0-2006 {}} {130 0 0 0-1471 {}} {66 0 0 0-1484 {}}} SUCCS {{128 0 0 0-2011 {}} {772 0 0 0-2012 {}} {259 0 0 0-2013 {}}} CYCLES {}}
set a(0-2013) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-557 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2012 {}} {130 0 0 0-1471 {}}} SUCCS {} CYCLES {}}
set a(0-2014) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-558 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-1471 {}} {128 0 0 0-2015 {}}} SUCCS {{259 0 0 0-2015 {}}} CYCLES {}}
set a(0-2015) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-559 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2015 {}} {259 0 0 0-2014 {}} {66 0 0 0-2006 {}} {130 0 0 0-1471 {}} {66 0 0 0-1484 {}} {256 0 0 0-1482 {}}} SUCCS {{774 0 0 0-1482 {}} {128 0 0 0-2014 {}} {772 0 0 0-2015 {}} {259 0 0 0-2016 {}}} CYCLES {}}
set a(0-2016) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-560 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2015 {}} {130 0 0 0-1471 {}}} SUCCS {} CYCLES {}}
set a(0-2017) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-561 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-1471 {}} {128 0 0 0-2018 {}}} SUCCS {{259 0 0 0-2018 {}}} CYCLES {}}
set a(0-2018) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-562 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2018 {}} {259 0 0 0-2017 {}} {66 0 0 0-2006 {}} {130 0 0 0-1471 {}} {66 0 0 0-1484 {}} {256 0 0 0-1481 {}}} SUCCS {{774 0 0 0-1481 {}} {128 0 0 0-2017 {}} {772 0 0 0-2018 {}} {259 0 0 0-2019 {}}} CYCLES {}}
set a(0-2019) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-563 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2018 {}} {130 0 0 0-1471 {}}} SUCCS {} CYCLES {}}
set a(0-2020) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-564 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-1471 {}} {128 0 0 0-2021 {}}} SUCCS {{259 0 0 0-2021 {}}} CYCLES {}}
set a(0-2021) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-565 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2021 {}} {259 0 0 0-2020 {}} {66 0 0 0-2006 {}} {130 0 0 0-1471 {}} {66 0 0 0-1484 {}}} SUCCS {{128 0 0 0-2020 {}} {772 0 0 0-2021 {}} {259 0 0 0-2022 {}}} CYCLES {}}
set a(0-2022) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-1470 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-566 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2021 {}} {130 0 0 0-1471 {}}} SUCCS {} CYCLES {}}
set a(0-1470) {CHI {0-1481 0-1482 0-1483 0-1484 0-1485 0-1486 0-1487 0-1471 0-2005 0-2006 0-2007 0-2008 0-2009 0-2010 0-2011 0-2012 0-2013 0-2014 0-2015 0-2016 0-2017 0-2018 0-2019 0-2020 0-2021 0-2022} ITERATIONS Infinite LATENCY {85157 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85163 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 85160 TOTAL_CYCLES 85163 NAME main TYPE LOOP DELAY {851640.00 ns} PAR 0-1469 XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-567 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1469) {CHI 0-1470 ITERATIONS Infinite LATENCY {85157 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85163 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 85163 TOTAL_CYCLES 85163 NAME core:rlp TYPE LOOP DELAY {851640.00 ns} PAR {} XREFS c15f36f8-fbe4-474a-8a50-e2d6ff1e98a3-568 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1469-TOTALCYCLES) {85163}
set a(0-1469-QMOD) {ccs_in(14,32) 0-1481 ccs_in(15,32) 0-1482 ccs_sync_in_wait(12) 0-1484 mgc_shift_l(1,0,4,11) {0-1489 0-1746} mgc_add(4,0,4,0,4) 0-1496 mgc_shift_l(1,0,4,10) {0-1497 0-1562 0-1621} mgc_mul(8,0,8,0,8) 0-1500 BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) {0-1502 0-1567 0-1627 0-1692 0-1752 0-1817 0-1876 0-1940} BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) {0-1504 0-1568 0-1629 0-1693 0-1754 0-1818 0-1878 0-1941} mgc_add(7,0,7,0,7) 0-1510 BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) {0-1514 0-1523 0-1532 0-1545 0-1576 0-1585 0-1591 0-1604 0-1640 0-1649 0-1658 0-1671 0-1701 0-1710 0-1716 0-1729 0-1765 0-1774 0-1783 0-1796 0-1826 0-1835 0-1841 0-1854 0-1889 0-1898 0-1907 0-1920 0-1949 0-1958 0-1964 0-1977} mgc_add(10,0,10,0,10) {0-1519 0-1522 0-1575 0-1581 0-1584 0-1645 0-1648 0-1700 0-1706 0-1709 0-1770 0-1773 0-1825 0-1831 0-1834 0-1894 0-1897 0-1948 0-1954 0-1957} mgc_add(32,0,32,0,32) {0-1524 0-1534 0-1586 0-1593 0-1650 0-1660 0-1711 0-1718 0-1775 0-1785 0-1836 0-1843 0-1899 0-1909 0-1959 0-1966} modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() {0-1527 0-1589 0-1653 0-1714 0-1778 0-1839 0-1902 0-1962} modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() {0-1537 0-1596 0-1663 0-1721 0-1788 0-1846 0-1912 0-1969} mult_537fa58b3c62ba07ee98ed4139c27adf70e3() {0-1543 0-1602 0-1669 0-1727 0-1794 0-1852 0-1918 0-1975} mgc_add(11,0,10,0,11) {0-1548 0-1558 0-1607 0-1617 0-1674 0-1732 0-1742 0-1799 0-1809 0-1857 0-1867 0-1923 0-1980} mgc_mul(10,0,10,0,10) {0-1566 0-1625 0-1691 0-1750 0-1816 0-1874 0-1939} mgc_add(9,0,9,0,9) {0-1636 0-1684 0-1885} mgc_add(8,0,8,0,8) {0-1761 0-1932} mgc_add(7,0,2,1,8) 0-1986 mgc_add(11,0,11,0,11) 0-1992 mgc_add(4,0,1,1,4) 0-1997 mgc_add(5,0,2,1,5) 0-2000 ccs_sync_out_wait(18) 0-2006 mgc_io_sync(0) {0-2009 0-2012 0-2015 0-2018 0-2021}}
set a(0-1469-PROC_NAME) {core}
set a(0-1469-HIER_NAME) {/inPlaceNTT_DIF_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-1469}

