// Seed: 2323454766
module module_0 (
    input  id_0,
    output id_1,
    input  id_2,
    input  id_3
);
  type_6(
      id_1, 1'b0, id_3, 1'h0
  );
  assign id_1 = 1'b0;
  logic id_4;
  logic id_5;
endmodule
