;redcode
;assert 1
	SPL 0, #-4
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 110, 9
	SLT -7, <-420
	ADD 270, 10
	SLT -77, <-420
	CMP -7, <-420
	SLT -7, <-420
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	SUB #77, @210
	SUB <0, @2
	SUB #77, @210
	SUB @127, 106
	DAT #100, #90
	SPL 0, 21
	SPL 0, #-4
	SUB @-121, 150
	SUB @127, 100
	ADD 110, 9
	SUB 12, @25
	SLT @0, 90
	JMZ <128, 100
	CMP -7, <-420
	CMP @121, 103
	JMZ <128, 100
	JMZ <128, 100
	SUB @0, 90
	MOV -7, <-20
	SUB @0, @2
	CMP @127, 100
	SUB @428, 106
	SUB -7, <-420
	SUB @428, 106
	SUB @428, 106
	SLT -0, 2
	CMP @121, 103
	SPL 0, #-4
	SPL 0, #-4
	SPL 0, #-4
	SUB 270, 60
	MOV -7, <-20
	SPL 0, #-4
	SPL 0, #-4
	SUB #72, @201
	SUB @121, 103
