module uart_tx#(
    parameter TX_DATA_WIDTH = 8,
    parameter BAUD_RATE     = 115200,
    parameter CLK_FREQ      = 50_000_000,
    parameter STOP_BIT_LENGTH = 2
)(
    input sysclk,
    input rstn,

    input [TX_DATA_WIDTH - 1:0] uart_tx_data,

    input uart_tx_data_req, // å‘ï¿½?ï¿½æ•°æ®æœ‰ï¿??

    output reg uart_tx,
    output reg uart_tx_done,
    output wire uart_tx_busy
);

localparam BIT_PERIOD = CLK_FREQ / BAUD_RATE;// ï¿??ä¸ªbitçš„å‘¨ï¿??
localparam STOP_BIT_PERIOD = BIT_PERIOD * STOP_BIT_LENGTH;// åœæ­¢ä½çš„å‘¨ï¿½?




/*--------------------è®¡æ•°ï¿??------------------*/
reg [31:0] cnt_cycle;//ç”¨æ¥è®¡æ•°1ä¸ªbitçš„æ‰€ï¿??è¦çš„å‘¨æœŸ

always @(posedge sysclk) begin
    if(~rstn) begin
        cnt_cycle <= 32'b0;
    end
    else begin
        case(state)
        START, DATA: begin//åœ¨è¿™ä¸‰ä¸ªçŠ¶ï¿½?ï¿½ä¸‹æ‰å¼€å§‹è®¡ï¿??
            if(cnt_cycle == BIT_PERIOD - 1)
                cnt_cycle <= 32'b0;
            else
                cnt_cycle <= cnt_cycle + 1;
        end
        STOP:begin
             if(cnt_cycle == STOP_BIT_PERIOD - 1)
                cnt_cycle <= 32'b0;
            else
                cnt_cycle <= cnt_cycle + 1;
        end
        default: cnt_cycle <= 32'b0;
        endcase
    end
end


reg [7:0] cnt_bit;//è®¡æ•°å™¨ï¼Œç”¨æ¥è®¡æ•°8ä¸ªbit

always @(posedge sysclk) begin
    if(~rstn) begin
        cnt_bit <= 8'b0;
    end
    else begin
        case(state)
        DATA: begin
            if(cnt_cycle == BIT_PERIOD - 1)
                if(cnt_bit  == TX_DATA_WIDTH - 1)
                    cnt_bit <= 8'b0;
                else
                    cnt_bit <= cnt_bit + 1;
            else
                cnt_bit <= cnt_bit;
        end
        default: cnt_bit <= 8'b0;
        endcase
    end
end








/*------------------çŠ¶ï¿½?ï¿½æœº-------------*/

reg [3:0] state, next_state;

localparam    IDLE  = 4'b0001,
              START = 4'b0010,//èµ·å§‹ï¿??
              DATA  = 4'b0100,//æ•°æ®ï¿??
              STOP  = 4'b1000;//åœæ­¢ï¿??

always @(posedge sysclk) begin
    if(~rstn) begin
        state <= IDLE;
    end 
    else begin
        state <= next_state;
    end
end

always @(*) begin
    case(state)
    IDLE: begin
        if(uart_tx_data_req) 
            next_state = START;
        else
            next_state = IDLE;
    end
    START: begin
        if(cnt_cycle == BIT_PERIOD - 1  ) // 1ä¸ªbitçš„å‘¨ï¿??
            next_state = DATA;
        else
            next_state = START;
    end
    DATA: begin
        if(cnt_cycle ==  BIT_PERIOD - 1  &&  cnt_bit == TX_DATA_WIDTH - 1)
            next_state = STOP;
        else
            next_state = DATA;
    end
    STOP: begin
        if(cnt_cycle == STOP_BIT_PERIOD - 1)//ä¸ºäº†é˜²æ­¢PCç«¯æ¥æ”¶æ•°æ®æ—¶ï¼Œæ•°æ®ä½å’Œåœæ­¢ä½ä¹‹é—´çš„é—´éš”å¤ªçŸ­ï¼Œå¯¼è‡´æ•°æ®æ¥æ”¶ä¸å®Œï¿??,ï¿??ä»¥åœæ­¢ä½çš„æ—¶é—´åŠ é•¿äº†ï¿??èŠ‚å˜ï¿??2ä¸ªbitçš„å‘¨ï¿??
            next_state = IDLE;
        else
            next_state = STOP;
    end
    default: next_state = IDLE;
    endcase
end

reg [TX_DATA_WIDTH - 1:0] uart_tx_data_reg;
always @(posedge sysclk) begin
    if(~rstn)
        uart_tx_data_reg <= 0;
    else if(uart_tx_data_req)
        uart_tx_data_reg <= uart_tx_data;
end


/*-----------------å‘ï¿½?ï¿½æ•°ï¿??---------------*/

always @(posedge sysclk) begin
    if(~rstn)
        uart_tx <= 1'b1;
    else begin
        if(state == START)
            uart_tx <= 1'b0;
        else if(state == DATA)begin
                case(cnt_bit)
                    0: uart_tx <= uart_tx_data_reg[0];
                    1: uart_tx <= uart_tx_data_reg[1];
                    2: uart_tx <= uart_tx_data_reg[2];
                    3: uart_tx <= uart_tx_data_reg[3];
                    4: uart_tx <= uart_tx_data_reg[4];
                    5: uart_tx <= uart_tx_data_reg[5];
                    6: uart_tx <= uart_tx_data_reg[6];
                    7: uart_tx <= uart_tx_data_reg[7];
                    default : uart_tx <= uart_tx;
                endcase
        end
        else
            uart_tx <= 1'b1;
    end
end

/*----------------ç¹å¿™ä¿¡å·--------------*/

assign uart_tx_busy = (state == DATA || state == START || state == STOP) ? 1'b1 : 1'b0;

/*--------------å®Œæˆä¿¡å·----------*/
always @(posedge sysclk) begin
    if(~rstn)
        uart_tx_done <= 1'b0;
    else begin
        if(state == STOP)
            if(cnt_cycle == STOP_BIT_PERIOD - 1)
                uart_tx_done <= 1'b1;
            else 
                uart_tx_done <= 1'b0;
        else
            uart_tx_done <= 1'b0;
    end
end

endmodule

