Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3feaba67be674b6db29623d1c432c726 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L fifo_generator_v13_2_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cnn_tb_behav xil_defaultlib.cnn_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [D:/DATA/vivado_project/0TEST/minist_cnn/project_3/project_3.srcs/sources_1/new/conv1_bias.v:76]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addra' [D:/DATA/vivado_project/0TEST/minist_cnn/project_3/project_3.srcs/sources_1/new/feature1_ram.v:89]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addrb' [D:/DATA/vivado_project/0TEST/minist_cnn/project_3/project_3.srcs/sources_1/new/feature1_ram.v:93]
WARNING: [VRFC 10-3091] actual bit length 102 differs from formal bit length 170 for port 'c2_w' [D:/DATA/vivado_project/0TEST/minist_cnn/project_3/project_3.srcs/sources_1/new/conv2.v:87]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 10 for port 'addra' [D:/DATA/vivado_project/0TEST/minist_cnn/project_3/project_3.srcs/sources_1/new/conv2_weight.v:98]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'data_in' [D:/DATA/vivado_project/0TEST/minist_cnn/project_3/project_3.srcs/sources_1/new/conv2.v:273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'data_out' [D:/DATA/vivado_project/0TEST/minist_cnn/project_3/project_3.srcs/sources_1/new/cnn.v:194]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 11 for port 'addra' [D:/DATA/vivado_project/0TEST/minist_cnn/project_3/project_3.srcs/sources_1/new/fc2.v:73]
WARNING: [VRFC 10-3705] select index 6 into 'Multiply_weight' is out of bounds [D:/DATA/vivado_project/0TEST/minist_cnn/project_3/project_3.srcs/sources_1/new/conv2_weight.v:133]
WARNING: [VRFC 10-3705] select index 6 into 'Multiply_weight' is out of bounds [D:/DATA/vivado_project/0TEST/minist_cnn/project_3/project_3.srcs/sources_1/new/conv2_weight.v:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.picture_784
Compiling module xil_defaultlib.image_data
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=20,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.Multiply_adder_default
Compiling module xil_defaultlib.conv1_default
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.W_conv1
Compiling module xil_defaultlib.conv1_weight_default
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.B_conv1
Compiling module xil_defaultlib.conv1_bias
Compiling module xil_defaultlib.pooling_default
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.feature_ram
Compiling module xil_defaultlib.feature1_ram
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.W_conv2
Compiling module xil_defaultlib.conv2_weight_default
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.B_conv2
Compiling module xil_defaultlib.conv2_bias
Compiling module xil_defaultlib.conv2_mutiply_default
Compiling module xil_defaultlib.conv2_default
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_1000
Compiling module xil_defaultlib.fifo_1000
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.B_fc1
Compiling module xil_defaultlib.fc1_bias
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.W_fc1
Compiling module xil_defaultlib.fc1_default
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_200
Compiling module xil_defaultlib.fifo_200
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.B_fc2
Compiling module xil_defaultlib.fc2_bias
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.W_fc2
Compiling module xil_defaultlib.fc2_default
Compiling module xil_defaultlib.cnn
Compiling module xil_defaultlib.cnn_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_tb_behav
