// Seed: 2988438528
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    input wor id_3,
    input wor id_4,
    output wand id_5,
    input supply1 id_6,
    input wor id_7,
    input uwire id_8,
    input uwire id_9,
    output tri id_10,
    output wor id_11,
    input wor id_12,
    input uwire id_13,
    output wire id_14,
    input tri id_15,
    output tri id_16,
    input wand id_17,
    output supply1 id_18,
    output supply1 id_19,
    input tri0 id_20,
    output wor id_21
    , id_37,
    input tri0 id_22,
    output wire id_23,
    input wire id_24,
    output wire id_25,
    input wire id_26,
    input tri0 id_27,
    input supply0 id_28,
    input tri1 id_29,
    input wand id_30,
    input uwire id_31,
    input tri0 id_32,
    input wor id_33,
    output supply1 id_34,
    output wire id_35
);
  initial id_19 = id_28;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1
    , id_21,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output uwire id_6,
    output tri0 id_7,
    input wand id_8,
    output tri0 id_9,
    input uwire id_10,
    input tri id_11,
    input wor id_12,
    output supply1 id_13,
    input tri id_14,
    input supply1 id_15,
    input supply0 id_16,
    output tri id_17,
    output tri0 id_18,
    output tri id_19
);
  always @(*) begin
    id_13 = 1'b0;
  end
  assign id_21 = 1;
  module_0(
      id_16,
      id_15,
      id_14,
      id_8,
      id_3,
      id_18,
      id_14,
      id_12,
      id_14,
      id_16,
      id_9,
      id_7,
      id_5,
      id_4,
      id_0,
      id_2,
      id_13,
      id_1,
      id_7,
      id_9,
      id_8,
      id_6,
      id_5,
      id_6,
      id_4,
      id_17,
      id_11,
      id_1,
      id_8,
      id_11,
      id_12,
      id_4,
      id_11,
      id_11,
      id_7,
      id_7
  );
endmodule
