ARM GAS  /tmp/ccOxpVjI.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_it.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NMI_Handler,"ax",%progbits
  20              		.align	1
  21              		.global	NMI_Handler
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	NMI_Handler:
  27              	.LFB132:
  28              		.file 1 "Core/Src/stm32l4xx_it.c"
   1:Core/Src/stm32l4xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_it.c **** /**
   3:Core/Src/stm32l4xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_it.c ****   * @file    stm32l4xx_it.c
   5:Core/Src/stm32l4xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32l4xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32l4xx_it.c ****   * @attention
   8:Core/Src/stm32l4xx_it.c ****   *
   9:Core/Src/stm32l4xx_it.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/stm32l4xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32l4xx_it.c ****   *
  12:Core/Src/stm32l4xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32l4xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32l4xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32l4xx_it.c ****   *
  16:Core/Src/stm32l4xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32l4xx_it.c ****   */
  18:Core/Src/stm32l4xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32l4xx_it.c **** 
  20:Core/Src/stm32l4xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32l4xx_it.c **** #include "main.h"
  22:Core/Src/stm32l4xx_it.c **** #include "stm32l4xx_it.h"
  23:Core/Src/stm32l4xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32l4xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l4xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_it.c **** 
  27:Core/Src/stm32l4xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l4xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l4xx_it.c **** 
  30:Core/Src/stm32l4xx_it.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccOxpVjI.s 			page 2


  31:Core/Src/stm32l4xx_it.c **** 
  32:Core/Src/stm32l4xx_it.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32l4xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32l4xx_it.c **** 
  35:Core/Src/stm32l4xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32l4xx_it.c **** 
  37:Core/Src/stm32l4xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l4xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32l4xx_it.c **** 
  40:Core/Src/stm32l4xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32l4xx_it.c **** 
  42:Core/Src/stm32l4xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l4xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l4xx_it.c **** 
  45:Core/Src/stm32l4xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32l4xx_it.c **** 
  47:Core/Src/stm32l4xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l4xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l4xx_it.c **** 
  50:Core/Src/stm32l4xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l4xx_it.c **** 
  52:Core/Src/stm32l4xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32l4xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32l4xx_it.c **** 
  55:Core/Src/stm32l4xx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32l4xx_it.c **** 
  57:Core/Src/stm32l4xx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32l4xx_it.c **** extern TIM_HandleTypeDef htim17;
  59:Core/Src/stm32l4xx_it.c **** 
  60:Core/Src/stm32l4xx_it.c **** /* USER CODE BEGIN EV */
  61:Core/Src/stm32l4xx_it.c **** 
  62:Core/Src/stm32l4xx_it.c **** /* USER CODE END EV */
  63:Core/Src/stm32l4xx_it.c **** 
  64:Core/Src/stm32l4xx_it.c **** /******************************************************************************/
  65:Core/Src/stm32l4xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */
  66:Core/Src/stm32l4xx_it.c **** /******************************************************************************/
  67:Core/Src/stm32l4xx_it.c **** /**
  68:Core/Src/stm32l4xx_it.c ****   * @brief This function handles Non maskable interrupt.
  69:Core/Src/stm32l4xx_it.c ****   */
  70:Core/Src/stm32l4xx_it.c **** void NMI_Handler(void)
  71:Core/Src/stm32l4xx_it.c **** {
  29              		.loc 1 71 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              	.L2:
  72:Core/Src/stm32l4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  73:Core/Src/stm32l4xx_it.c **** 
  74:Core/Src/stm32l4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  75:Core/Src/stm32l4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  76:Core/Src/stm32l4xx_it.c ****   while (1)
  36              		.loc 1 76 3 discriminator 1 view .LVU1
  77:Core/Src/stm32l4xx_it.c ****   {
  78:Core/Src/stm32l4xx_it.c ****   }
  37              		.loc 1 78 3 discriminator 1 view .LVU2
ARM GAS  /tmp/ccOxpVjI.s 			page 3


  76:Core/Src/stm32l4xx_it.c ****   {
  38              		.loc 1 76 9 discriminator 1 view .LVU3
  39 0000 FEE7     		b	.L2
  40              		.cfi_endproc
  41              	.LFE132:
  43              		.section	.text.HardFault_Handler,"ax",%progbits
  44              		.align	1
  45              		.global	HardFault_Handler
  46              		.syntax unified
  47              		.thumb
  48              		.thumb_func
  50              	HardFault_Handler:
  51              	.LFB133:
  79:Core/Src/stm32l4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  80:Core/Src/stm32l4xx_it.c **** }
  81:Core/Src/stm32l4xx_it.c **** 
  82:Core/Src/stm32l4xx_it.c **** /**
  83:Core/Src/stm32l4xx_it.c ****   * @brief This function handles Hard fault interrupt.
  84:Core/Src/stm32l4xx_it.c ****   */
  85:Core/Src/stm32l4xx_it.c **** void HardFault_Handler(void)
  86:Core/Src/stm32l4xx_it.c **** {
  52              		.loc 1 86 1 view -0
  53              		.cfi_startproc
  54              		@ Volatile: function does not return.
  55              		@ args = 0, pretend = 0, frame = 0
  56              		@ frame_needed = 0, uses_anonymous_args = 0
  57              		@ link register save eliminated.
  58              	.L4:
  87:Core/Src/stm32l4xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  88:Core/Src/stm32l4xx_it.c **** 
  89:Core/Src/stm32l4xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  90:Core/Src/stm32l4xx_it.c ****   while (1)
  59              		.loc 1 90 3 discriminator 1 view .LVU5
  91:Core/Src/stm32l4xx_it.c ****   {
  92:Core/Src/stm32l4xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  93:Core/Src/stm32l4xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  94:Core/Src/stm32l4xx_it.c ****   }
  60              		.loc 1 94 3 discriminator 1 view .LVU6
  90:Core/Src/stm32l4xx_it.c ****   {
  61              		.loc 1 90 9 discriminator 1 view .LVU7
  62 0000 FEE7     		b	.L4
  63              		.cfi_endproc
  64              	.LFE133:
  66              		.section	.text.MemManage_Handler,"ax",%progbits
  67              		.align	1
  68              		.global	MemManage_Handler
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  73              	MemManage_Handler:
  74              	.LFB134:
  95:Core/Src/stm32l4xx_it.c **** }
  96:Core/Src/stm32l4xx_it.c **** 
  97:Core/Src/stm32l4xx_it.c **** /**
  98:Core/Src/stm32l4xx_it.c ****   * @brief This function handles Memory management fault.
  99:Core/Src/stm32l4xx_it.c ****   */
 100:Core/Src/stm32l4xx_it.c **** void MemManage_Handler(void)
ARM GAS  /tmp/ccOxpVjI.s 			page 4


 101:Core/Src/stm32l4xx_it.c **** {
  75              		.loc 1 101 1 view -0
  76              		.cfi_startproc
  77              		@ Volatile: function does not return.
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
  81              	.L6:
 102:Core/Src/stm32l4xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 103:Core/Src/stm32l4xx_it.c **** 
 104:Core/Src/stm32l4xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 105:Core/Src/stm32l4xx_it.c ****   while (1)
  82              		.loc 1 105 3 discriminator 1 view .LVU9
 106:Core/Src/stm32l4xx_it.c ****   {
 107:Core/Src/stm32l4xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 108:Core/Src/stm32l4xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 109:Core/Src/stm32l4xx_it.c ****   }
  83              		.loc 1 109 3 discriminator 1 view .LVU10
 105:Core/Src/stm32l4xx_it.c ****   {
  84              		.loc 1 105 9 discriminator 1 view .LVU11
  85 0000 FEE7     		b	.L6
  86              		.cfi_endproc
  87              	.LFE134:
  89              		.section	.text.BusFault_Handler,"ax",%progbits
  90              		.align	1
  91              		.global	BusFault_Handler
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  96              	BusFault_Handler:
  97              	.LFB135:
 110:Core/Src/stm32l4xx_it.c **** }
 111:Core/Src/stm32l4xx_it.c **** 
 112:Core/Src/stm32l4xx_it.c **** /**
 113:Core/Src/stm32l4xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 114:Core/Src/stm32l4xx_it.c ****   */
 115:Core/Src/stm32l4xx_it.c **** void BusFault_Handler(void)
 116:Core/Src/stm32l4xx_it.c **** {
  98              		.loc 1 116 1 view -0
  99              		.cfi_startproc
 100              		@ Volatile: function does not return.
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
 104              	.L8:
 117:Core/Src/stm32l4xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 118:Core/Src/stm32l4xx_it.c **** 
 119:Core/Src/stm32l4xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 120:Core/Src/stm32l4xx_it.c ****   while (1)
 105              		.loc 1 120 3 discriminator 1 view .LVU13
 121:Core/Src/stm32l4xx_it.c ****   {
 122:Core/Src/stm32l4xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 123:Core/Src/stm32l4xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 124:Core/Src/stm32l4xx_it.c ****   }
 106              		.loc 1 124 3 discriminator 1 view .LVU14
 120:Core/Src/stm32l4xx_it.c ****   {
 107              		.loc 1 120 9 discriminator 1 view .LVU15
ARM GAS  /tmp/ccOxpVjI.s 			page 5


 108 0000 FEE7     		b	.L8
 109              		.cfi_endproc
 110              	.LFE135:
 112              		.section	.text.UsageFault_Handler,"ax",%progbits
 113              		.align	1
 114              		.global	UsageFault_Handler
 115              		.syntax unified
 116              		.thumb
 117              		.thumb_func
 119              	UsageFault_Handler:
 120              	.LFB136:
 125:Core/Src/stm32l4xx_it.c **** }
 126:Core/Src/stm32l4xx_it.c **** 
 127:Core/Src/stm32l4xx_it.c **** /**
 128:Core/Src/stm32l4xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 129:Core/Src/stm32l4xx_it.c ****   */
 130:Core/Src/stm32l4xx_it.c **** void UsageFault_Handler(void)
 131:Core/Src/stm32l4xx_it.c **** {
 121              		.loc 1 131 1 view -0
 122              		.cfi_startproc
 123              		@ Volatile: function does not return.
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		@ link register save eliminated.
 127              	.L10:
 132:Core/Src/stm32l4xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 133:Core/Src/stm32l4xx_it.c **** 
 134:Core/Src/stm32l4xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 135:Core/Src/stm32l4xx_it.c ****   while (1)
 128              		.loc 1 135 3 discriminator 1 view .LVU17
 136:Core/Src/stm32l4xx_it.c ****   {
 137:Core/Src/stm32l4xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 138:Core/Src/stm32l4xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 139:Core/Src/stm32l4xx_it.c ****   }
 129              		.loc 1 139 3 discriminator 1 view .LVU18
 135:Core/Src/stm32l4xx_it.c ****   {
 130              		.loc 1 135 9 discriminator 1 view .LVU19
 131 0000 FEE7     		b	.L10
 132              		.cfi_endproc
 133              	.LFE136:
 135              		.section	.text.DebugMon_Handler,"ax",%progbits
 136              		.align	1
 137              		.global	DebugMon_Handler
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 142              	DebugMon_Handler:
 143              	.LFB137:
 140:Core/Src/stm32l4xx_it.c **** }
 141:Core/Src/stm32l4xx_it.c **** 
 142:Core/Src/stm32l4xx_it.c **** /**
 143:Core/Src/stm32l4xx_it.c ****   * @brief This function handles Debug monitor.
 144:Core/Src/stm32l4xx_it.c ****   */
 145:Core/Src/stm32l4xx_it.c **** void DebugMon_Handler(void)
 146:Core/Src/stm32l4xx_it.c **** {
 144              		.loc 1 146 1 view -0
 145              		.cfi_startproc
ARM GAS  /tmp/ccOxpVjI.s 			page 6


 146              		@ args = 0, pretend = 0, frame = 0
 147              		@ frame_needed = 0, uses_anonymous_args = 0
 148              		@ link register save eliminated.
 147:Core/Src/stm32l4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 148:Core/Src/stm32l4xx_it.c **** 
 149:Core/Src/stm32l4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 150:Core/Src/stm32l4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 151:Core/Src/stm32l4xx_it.c **** 
 152:Core/Src/stm32l4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 153:Core/Src/stm32l4xx_it.c **** }
 149              		.loc 1 153 1 view .LVU21
 150 0000 7047     		bx	lr
 151              		.cfi_endproc
 152              	.LFE137:
 154              		.section	.text.TIM1_TRG_COM_TIM17_IRQHandler,"ax",%progbits
 155              		.align	1
 156              		.global	TIM1_TRG_COM_TIM17_IRQHandler
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 161              	TIM1_TRG_COM_TIM17_IRQHandler:
 162              	.LFB138:
 154:Core/Src/stm32l4xx_it.c **** 
 155:Core/Src/stm32l4xx_it.c **** /******************************************************************************/
 156:Core/Src/stm32l4xx_it.c **** /* STM32L4xx Peripheral Interrupt Handlers                                    */
 157:Core/Src/stm32l4xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 158:Core/Src/stm32l4xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 159:Core/Src/stm32l4xx_it.c **** /* please refer to the startup file (startup_stm32l4xx.s).                    */
 160:Core/Src/stm32l4xx_it.c **** /******************************************************************************/
 161:Core/Src/stm32l4xx_it.c **** 
 162:Core/Src/stm32l4xx_it.c **** /**
 163:Core/Src/stm32l4xx_it.c ****   * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt
 164:Core/Src/stm32l4xx_it.c ****   */
 165:Core/Src/stm32l4xx_it.c **** void TIM1_TRG_COM_TIM17_IRQHandler(void)
 166:Core/Src/stm32l4xx_it.c **** {
 163              		.loc 1 166 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167 0000 08B5     		push	{r3, lr}
 168              	.LCFI0:
 169              		.cfi_def_cfa_offset 8
 170              		.cfi_offset 3, -8
 171              		.cfi_offset 14, -4
 167:Core/Src/stm32l4xx_it.c ****   /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
 168:Core/Src/stm32l4xx_it.c **** 
 169:Core/Src/stm32l4xx_it.c ****   /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
 170:Core/Src/stm32l4xx_it.c ****   HAL_TIM_IRQHandler(&htim17);
 172              		.loc 1 170 3 view .LVU23
 173 0002 0248     		ldr	r0, .L14
 174 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 175              	.LVL0:
 171:Core/Src/stm32l4xx_it.c ****   /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */
 172:Core/Src/stm32l4xx_it.c **** 
 173:Core/Src/stm32l4xx_it.c ****   /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
 174:Core/Src/stm32l4xx_it.c **** }
 176              		.loc 1 174 1 is_stmt 0 view .LVU24
ARM GAS  /tmp/ccOxpVjI.s 			page 7


 177 0008 08BD     		pop	{r3, pc}
 178              	.L15:
 179 000a 00BF     		.align	2
 180              	.L14:
 181 000c 00000000 		.word	htim17
 182              		.cfi_endproc
 183              	.LFE138:
 185              		.text
 186              	.Letext0:
 187              		.file 2 "/root/Linux-Dev/Car-IV-Firmware/Tools/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/includ
 188              		.file 3 "/root/Linux-Dev/Car-IV-Firmware/Tools/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/includ
 189              		.file 4 "../Resources/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 190              		.file 5 "../Resources/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 191              		.file 6 "../Resources/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 192              		.file 7 "../Resources/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
ARM GAS  /tmp/ccOxpVjI.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_it.c
     /tmp/ccOxpVjI.s:20     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccOxpVjI.s:26     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccOxpVjI.s:44     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccOxpVjI.s:50     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccOxpVjI.s:67     .text.MemManage_Handler:0000000000000000 $t
     /tmp/ccOxpVjI.s:73     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/ccOxpVjI.s:90     .text.BusFault_Handler:0000000000000000 $t
     /tmp/ccOxpVjI.s:96     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/ccOxpVjI.s:113    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/ccOxpVjI.s:119    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/ccOxpVjI.s:136    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/ccOxpVjI.s:142    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/ccOxpVjI.s:155    .text.TIM1_TRG_COM_TIM17_IRQHandler:0000000000000000 $t
     /tmp/ccOxpVjI.s:161    .text.TIM1_TRG_COM_TIM17_IRQHandler:0000000000000000 TIM1_TRG_COM_TIM17_IRQHandler
     /tmp/ccOxpVjI.s:181    .text.TIM1_TRG_COM_TIM17_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_TIM_IRQHandler
htim17
