Info: constrained 'usb_pu' to bel 'X6/Y33/io0'
Info: constrained 'usb_n' to bel 'X10/Y33/io1'
Info: constrained 'usb_p' to bel 'X9/Y33/io0'
Info: constrained 'led' to bel 'X5/Y33/io1'
Info: constrained 'clk' to bel 'X0/Y30/io0'
Info: constrained 'sck' to bel 'X31/Y0/io0'
Info: constrained 'ss' to bel 'X31/Y0/io1'
Info: constrained 'sdo' to bel 'X30/Y0/io0'
Info: constrained 'sdi' to bel 'X30/Y0/io1'
Info: constraining clock net 'clk' to 16.00 MHz
Info: constraining clock net 'clk_pll' to 48.00 MHz
Info: constraining clock net 'clk_2mhz' to 2.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: usb_p feeds SB_IO u_usb_p, removing $nextpnr_iobuf usb_p.
Info: usb_n feeds SB_IO u_usb_n, removing $nextpnr_iobuf usb_n.
Info: usb_pu feeds SB_IO u_usb_pu, removing $nextpnr_obuf usb_pu.
Info: Packing LUT-FFs..
Info:     1482 LCs used as LUT4 only
Info:      529 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      107 LCs used as DFF only
Info: Packing carries..
Info:       14 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'u_pll' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'u_pll' is constrained to 16.0 MHz
Info:     VCO frequency of PLL 'u_pll' is constrained to 768.0 MHz
Info:   PLL 'u_pll' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'u_app.rstn_i_SB_LUT4_I3_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_O [reset] (fanout 333)
Info: promoting clk_2mhz (fanout 251)
Info: promoting u_app.rstn_SB_LUT4_I3_O [reset] (fanout 227)
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_1_O [reset] (fanout 55)
Info: promoting u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O [cen] (fanout 76)
Info: promoting u_usb_cdc.u_bulk_endp.u_out_fifo.out_full_q_SB_LUT4_I0_O [cen] (fanout 72)
Info: promoting u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [cen] (fanout 32)
Info: Constraining chains...
Info:       24 LCs used to legalise carry chains.
Info: Checksum: 0x5ab91360

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x6c2cf694

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2158/ 7680    28%
Info: 	        ICESTORM_RAM:     4/   32    12%
Info: 	               SB_IO:     9/  256     3%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 12 cells based on constraints.
Info: Creating initial analytic placement for 2018 cells, random placement wirelen = 66127.
Info:     at initial placer iter 0, wirelen = 690
Info:     at initial placer iter 1, wirelen = 589
Info:     at initial placer iter 2, wirelen = 613
Info:     at initial placer iter 3, wirelen = 603
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 696, spread = 12914, legal = 13507; time = 0.06s
Info:     at iteration #2, type ALL: wirelen solved = 1021, spread = 11087, legal = 12028; time = 0.08s
Info:     at iteration #3, type ALL: wirelen solved = 1362, spread = 9933, legal = 10860; time = 0.08s
Info:     at iteration #4, type ALL: wirelen solved = 1530, spread = 9382, legal = 10587; time = 0.07s
Info:     at iteration #5, type ALL: wirelen solved = 2132, spread = 9838, legal = 10475; time = 0.05s
Info:     at iteration #6, type ALL: wirelen solved = 2540, spread = 8737, legal = 9472; time = 0.06s
Info:     at iteration #7, type ALL: wirelen solved = 2827, spread = 7923, legal = 8821; time = 0.07s
Info:     at iteration #8, type ALL: wirelen solved = 2927, spread = 8202, legal = 8938; time = 0.06s
Info:     at iteration #9, type ALL: wirelen solved = 3295, spread = 7908, legal = 8667; time = 0.08s
Info:     at iteration #10, type ALL: wirelen solved = 3409, spread = 7439, legal = 8611; time = 0.05s
Info:     at iteration #11, type ALL: wirelen solved = 3525, spread = 7764, legal = 8561; time = 0.08s
Info:     at iteration #12, type ALL: wirelen solved = 3891, spread = 7441, legal = 8173; time = 0.07s
Info:     at iteration #13, type ALL: wirelen solved = 4004, spread = 7180, legal = 7890; time = 0.05s
Info:     at iteration #14, type ALL: wirelen solved = 4085, spread = 7235, legal = 7880; time = 0.10s
Info:     at iteration #15, type ALL: wirelen solved = 4059, spread = 7336, legal = 8017; time = 0.06s
Info:     at iteration #16, type ALL: wirelen solved = 4292, spread = 7671, legal = 8768; time = 0.06s
Info:     at iteration #17, type ALL: wirelen solved = 4551, spread = 7568, legal = 8269; time = 0.04s
Info:     at iteration #18, type ALL: wirelen solved = 4553, spread = 7723, legal = 8755; time = 0.06s
Info:     at iteration #19, type ALL: wirelen solved = 4867, spread = 7633, legal = 8758; time = 0.08s
Info: HeAP Placer Time: 1.70s
Info:   of which solving equations: 1.00s
Info:   of which spreading cells: 0.13s
Info:   of which strict legalisation: 0.28s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 432, wirelen = 7880
Info:   at iteration #5: temp = 0.000000, timing cost = 274, wirelen = 6761
Info:   at iteration #10: temp = 0.000000, timing cost = 238, wirelen = 6327
Info:   at iteration #15: temp = 0.000000, timing cost = 286, wirelen = 6174
Info:   at iteration #19: temp = 0.000000, timing cost = 248, wirelen = 6073 
Info: SA placement time 1.78s

Info: Max frequency for clock 'clk_2mhz_$glb_clk': 47.02 MHz (PASS at 2.00 MHz)
Info: Max frequency for clock           'clk_pll': 42.36 MHz (FAIL at 48.00 MHz)
Info: Max frequency for clock      'clk$SB_IO_IN': 322.06 MHz (PASS at 16.00 MHz)

Info: Max delay <async>                   -> posedge clk_2mhz_$glb_clk: 4.11 ns
Info: Max delay <async>                   -> posedge clk_pll          : 2.73 ns
Info: Max delay posedge clk$SB_IO_IN      -> posedge clk_pll          : 2.35 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> <async>                  : 6.47 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_pll          : 14.28 ns
Info: Max delay posedge clk_pll           -> <async>                  : 6.42 ns
Info: Max delay posedge clk_pll           -> posedge clk_2mhz_$glb_clk: 13.83 ns

Info: Slack histogram:
Info:  legend: * represents 33 endpoint(s)
Info:          + represents [1,33) endpoint(s)
Info: [ -2774,  22257) |************************************************************ 
Info: [ 22257,  47288) | 
Info: [ 47288,  72319) |+
Info: [ 72319,  97350) |+
Info: [ 97350, 122381) | 
Info: [122381, 147412) | 
Info: [147412, 172443) | 
Info: [172443, 197474) | 
Info: [197474, 222505) | 
Info: [222505, 247536) | 
Info: [247536, 272567) | 
Info: [272567, 297598) | 
Info: [297598, 322629) | 
Info: [322629, 347660) | 
Info: [347660, 372691) | 
Info: [372691, 397722) | 
Info: [397722, 422753) | 
Info: [422753, 447784) | 
Info: [447784, 472815) | 
Info: [472815, 497846) |**********************************************+
Info: Checksum: 0x7152689f

Info: Routing..
Info: Setting up routing queue.
Info: Routing 7761 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       33        846 |   33   846 |      6806|       0.09       0.09|
Info:       2000 |      154       1725 |  121   879 |      5951|       0.14       0.23|
Info:       3000 |      362       2517 |  208   792 |      5217|       0.15       0.37|
Info:       4000 |      538       3341 |  176   824 |      4427|       0.10       0.48|
Info:       5000 |      664       4215 |  126   874 |      3582|       0.09       0.57|
Info:       6000 |      858       5021 |  194   806 |      2881|       0.17       0.74|
Info:       7000 |     1043       5836 |  185   815 |      2108|       0.11       0.85|
Info:       8000 |     1331       6548 |  288   712 |      1488|       0.19       1.04|
Info:       9000 |     1645       7234 |  314   686 |       870|       0.18       1.22|
Info:      10000 |     1976       7903 |  331   669 |       298|       0.25       1.47|
Info:      10314 |     1989       8205 |   13   302 |         0|       0.18       1.65|
Info: Routing complete.
Info: Router1 time 1.65s
Info: Checksum: 0xbc859027

Info: Critical path report for clock 'clk_2mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_app.u_flash_spi.u_spi.bit_cnt_d_SB_LUT4_O_2_LC.O
Info:  0.9  1.7    Net u_app.u_flash_spi.u_spi.bit_cnt_d_SB_LUT4_O_I3[1] budget 8.334000 ns (13,1) -> (13,1)
Info:                Sink u_app.u_flash_spi.u_spi.bit_cnt_d_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:73.8-84.28
Info:                  ../../common/hdl/flash/flash_spi.v:659.4-671.27
Info:                  ../../common/hdl/flash/spi.v:88.21-88.30
Info:                  ../hdl/demo/app.v:605.4-622.33
Info:  0.6  2.3  Source u_app.u_flash_spi.u_spi.bit_cnt_d_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  2.0  4.2    Net u_app.u_flash_spi.u_spi.bit_cnt_d_SB_LUT4_O_I0[2] budget 8.334000 ns (13,1) -> (13,5)
Info:                Sink u_app.u_flash_spi.u_spi.sck_q_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  4.8  Source u_app.u_flash_spi.u_spi.sck_q_SB_LUT4_I3_LC.O
Info:  0.9  5.6    Net u_app.mem_valid_q_SB_LUT4_I3_O[2] budget 8.334000 ns (13,5) -> (13,6)
Info:                Sink u_app.u_flash_spi.u_spi.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  6.2  Source u_app.u_flash_spi.u_spi.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC.O
Info:  0.9  7.1    Net u_app.u_flash_spi.u_spi.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] budget 8.333000 ns (13,6) -> (12,6)
Info:                Sink u_app.u_flash_spi.u_spi.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  7.6  Source u_app.u_flash_spi.u_spi.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_LC.O
Info:  3.1 10.7    Net u_app.byte_cnt_d_SB_LUT4_O_22_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0] budget 8.333000 ns (12,6) -> (12,17)
Info:                Sink u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 11.3  Source u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_LC.O
Info:  0.9 12.2    Net u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2] budget 8.333000 ns (12,17) -> (11,18)
Info:                Sink u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 12.7  Source u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_LC.O
Info:  0.9 13.5    Net u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[3] budget 8.333000 ns (11,18) -> (11,18)
Info:                Sink u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 14.0  Source u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.9 14.9    Net u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I1[1] budget 8.333000 ns (11,18) -> (12,19)
Info:                Sink u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 15.3  Source u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_LC.O
Info:  0.9 16.2    Net u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1] budget 8.333000 ns (12,19) -> (12,20)
Info:                Sink u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 16.7  Source u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_LC.O
Info:  1.4 18.1    Net u_app.byte_cnt_q_SB_DFFER_Q_E_SB_LUT4_O_I0[1] budget 8.333000 ns (12,20) -> (12,23)
Info:                Sink u_app.byte_cnt_q_SB_DFFER_Q_23_E_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 18.6  Source u_app.byte_cnt_q_SB_DFFER_Q_23_E_SB_LUT4_O_LC.O
Info:  2.5 21.1    Net u_app.byte_cnt_q_SB_DFFER_Q_23_E budget 44.887001 ns (12,23) -> (12,24)
Info:                Sink u_app.byte_cnt_d_SB_LUT4_O_16_LC.CEN
Info:  0.1 21.2  Setup u_app.byte_cnt_d_SB_LUT4_O_16_LC.CEN
Info: 6.2 ns logic, 15.0 ns routing

Info: Critical path report for clock 'clk_pll' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q_SB_DFFER_Q_3_DFFLC.O
Info:  0.9  1.7    Net u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q[0] budget 0.000000 ns (3,8) -> (2,8)
Info:                Sink $nextpnr_ICESTORM_LC_17.I1
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:93.4-109.31
Info:                  ../../../usb_cdc/bulk_endp.v:104.4-119.39
Info:                  ../../../usb_cdc/in_fifo.v:66.36-66.46
Info:                  ../../../usb_cdc/usb_cdc.v:168.4-187.47
Info:  0.4  2.0  Source $nextpnr_ICESTORM_LC_17.COUT
Info:  0.0  2.0    Net $nextpnr_ICESTORM_LC_17$O budget 0.000000 ns (2,8) -> (2,8)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_LC.CIN
Info:  0.2  2.2  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_LC.COUT
Info:  0.0  2.2    Net u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2] budget 0.000000 ns (2,8) -> (2,8)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:93.4-109.31
Info:                  ../../../usb_cdc/bulk_endp.v:104.4-119.39
Info:                  ../../../usb_cdc/in_fifo.v:133.71-133.83
Info:                  ../../../usb_cdc/usb_cdc.v:168.4-187.47
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  2.4  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_LC.COUT
Info:  0.0  2.4    Net u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3] budget 0.000000 ns (2,8) -> (2,8)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:93.4-109.31
Info:                  ../../../usb_cdc/bulk_endp.v:104.4-119.39
Info:                  ../../../usb_cdc/in_fifo.v:133.71-133.83
Info:                  ../../../usb_cdc/usb_cdc.v:168.4-187.47
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  2.6  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  0.4  3.0    Net $nextpnr_ICESTORM_LC_18$I3 budget 0.380000 ns (2,8) -> (2,8)
Info:                Sink $nextpnr_ICESTORM_LC_18.I3
Info:  0.5  3.4  Source $nextpnr_ICESTORM_LC_18.O
Info:  0.9  4.3    Net u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I1[2] budget 3.206000 ns (2,8) -> (2,8)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:93.4-109.31
Info:                  ../../../usb_cdc/bulk_endp.v:104.4-119.39
Info:                  ../../../usb_cdc/in_fifo.v:133.71-133.83
Info:                  ../../../usb_cdc/usb_cdc.v:168.4-187.47
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.6  4.9  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.9  5.7    Net u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3] budget 1.603000 ns (2,8) -> (2,8)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  6.2  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.9  7.1    Net u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3] budget 1.602000 ns (2,8) -> (2,8)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  7.5  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.9  8.4    Net u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_I3[3] budget 1.602000 ns (2,8) -> (3,8)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  8.9  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0_SB_LUT4_O_LC.O
Info:  1.9 10.7    Net u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_I0[0] budget 1.602000 ns (3,8) -> (7,12)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 11.4  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_LC.O
Info:  0.9 12.3    Net u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O[0] budget 1.602000 ns (7,12) -> (7,13)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 12.9  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_LC.O
Info:  4.2 17.1    Net u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O budget 1.602000 ns (7,13) -> (33,16)
Info:                Sink $gbuf_u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  0.9 18.0  Source $gbuf_u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.9 18.9    Net u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce budget 1.602000 ns (33,16) -> (3,6)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1 19.0  Setup u_usb_cdc.u_bulk_endp.u_in_fifo.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 6.4 ns logic, 12.6 ns routing

Info: Critical path report for clock 'clk$SB_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_prescaler.clk_div2_o_SB_LUT4_I3_LC.O
Info:  0.9  1.7    Net clk_8mhz budget 60.262001 ns (2,1) -> (2,1)
Info:                Sink $nextpnr_ICESTORM_LC_1.I1
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:66.14-71.49
Info:                  ../../common/hdl/prescaler.v:12.14-12.27
Info:  0.4  2.0  Source $nextpnr_ICESTORM_LC_1.COUT
Info:  0.0  2.0    Net $nextpnr_ICESTORM_LC_1$O budget 0.000000 ns (2,1) -> (2,1)
Info:                Sink u_prescaler.clk_div4_o_SB_CARRY_I1$CARRY.CIN
Info:  0.2  2.2  Source u_prescaler.clk_div4_o_SB_CARRY_I1$CARRY.COUT
Info:  0.4  2.6    Net u_prescaler.clk_div4_o_SB_CARRY_I1_CO[2] budget 0.380000 ns (2,1) -> (2,1)
Info:                Sink u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:66.14-71.49
Info:                  ../../common/hdl/prescaler.v:18.27-18.44
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5  3.1  Setup u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info: 1.9 ns logic, 1.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_2mhz_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source sdi$sb_io.D_IN_0
Info:  3.7  3.7    Net sdi$SB_IO_IN budget 499.308990 ns (30,0) -> (11,2)
Info:                Sink u_app.u_flash_spi.u_spi.rd_data_q_SB_DFFER_Q_7_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:73.8-84.28
Info:                  ../../common/hdl/flash/flash_spi.v:659.4-671.27
Info:                  ../../common/hdl/flash/spi.v:90.32-90.41
Info:                  ../hdl/demo/app.v:605.4-622.33
Info:  0.7  4.4  Setup u_app.u_flash_spi.u_spi.rd_data_q_SB_DFFER_Q_7_DFFLC.I0
Info: 0.7 ns logic, 3.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_pll':
Info: curr total
Info:  0.0  0.0  Source u_usb_n.D_IN_0
Info:  1.9  1.9    Net dn_rx budget 20.142000 ns (10,33) -> (6,32)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:93.4-109.31
Info:                  ../../../usb_cdc/sie.v:553.4-564.32
Info:                  ../../../usb_cdc/phy_rx.v:54.18-54.25
Info:                  ../../../usb_cdc/usb_cdc.v:104.4-133.49
Info:  0.7  2.6  Setup u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info: 0.7 ns logic, 1.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  0.9  1.7    Net clk_2mhz budget 19.347000 ns (2,1) -> (3,1)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.app_clk_sq_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:93.4-109.31
Info:                  ../../../usb_cdc/bulk_endp.v:125.4-138.50
Info:                  ../../../usb_cdc/out_fifo.v:15.18-15.27
Info:                  ../../../usb_cdc/usb_cdc.v:168.4-187.47
Info:  0.7  2.4  Setup u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.app_clk_sq_SB_DFFR_Q_DFFLC.I0
Info: 1.5 ns logic, 0.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk_2mhz_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_app.u_flash_spi.u_spi.state_q_SB_DFFER_Q_DFFLC.O
Info:  2.3  3.1    Net u_app.u_flash_spi.u_spi.bit_cnt_d_SB_LUT4_O_I0[1] budget 41.036999 ns (13,5) -> (16,1)
Info:                Sink ss_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:73.8-84.28
Info:                  ../../common/hdl/flash/flash_spi.v:659.4-671.27
Info:                  ../../common/hdl/flash/spi.v:87.21-87.28
Info:                  ../hdl/demo/app.v:605.4-622.33
Info:  0.5  3.6  Source ss_SB_LUT4_O_LC.O
Info:  3.3  6.9    Net ss$SB_IO_OUT budget 41.035999 ns (16,1) -> (31,0)
Info:                Sink ss$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:73.8-84.28
Info:                  ../../common/hdl/flash/flash_spi.v:659.4-671.27
Info:                  ../../common/hdl/flash/spi.v:40.18-40.23
Info:                  ../hdl/demo/app.v:605.4-622.33
Info: 1.3 ns logic, 5.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk_2mhz_$glb_clk' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_DFFR_Q_DFFLC.O
Info:  0.9  1.7    Net u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q budget 4.494000 ns (7,13) -> (7,12)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  2.1  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_LC.O
Info:  0.9  3.0    Net u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O[0] budget 1.602000 ns (7,12) -> (7,13)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.6  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_LC.O
Info:  4.2  7.8    Net u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O budget 1.602000 ns (7,13) -> (33,16)
Info:                Sink $gbuf_u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  0.9  8.7  Source $gbuf_u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.9  9.6    Net u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce budget 1.602000 ns (33,16) -> (3,6)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  9.7  Setup u_usb_cdc.u_bulk_endp.u_in_fifo.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 2.9 ns logic, 6.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_sie.u_phy_tx.tx_state_q_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_6_LC.O
Info:  2.4  3.2    Net u_usb_cdc.u_sie.u_phy_tx.data_q[0] budget 40.974998 ns (3,19) -> (6,26)
Info:                Sink dp_tx_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.8  Source dp_tx_SB_LUT4_O_LC.O
Info:  2.4  6.2    Net dp_tx budget 40.973999 ns (6,26) -> (9,33)
Info:                Sink u_usb_p.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:93.4-109.31
Info:                  ../../../usb_cdc/sie.v:567.4-574.34
Info:                  ../../../usb_cdc/phy_tx.v:18.17-18.24
Info:                  ../../../usb_cdc/usb_cdc.v:104.4-133.49
Info: 1.4 ns logic, 4.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> 'posedge clk_2mhz_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_LC.O
Info:  0.9  1.7    Net in_ready budget 11.905000 ns (9,13) -> (10,14)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:93.4-109.31
Info:                  ../../../usb_cdc/bulk_endp.v:104.4-119.39
Info:                  ../../../usb_cdc/in_fifo.v:165.20-165.30
Info:                  ../../../usb_cdc/usb_cdc.v:168.4-187.47
Info:  0.5  2.1  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.O
Info:  0.9  3.0    Net u_app.lfsr_q_SB_DFFER_Q_E_SB_LUT4_O_I0[2] budget 9.722000 ns (10,14) -> (11,14)
Info:                Sink u_app.mem_valid_q_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.6  Source u_app.mem_valid_q_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_LC.O
Info:  0.9  4.4    Net u_app.mem_valid_q_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3] budget 9.722000 ns (11,14) -> (11,14)
Info:                Sink u_app.mem_valid_q_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  4.9  Source u_app.mem_valid_q_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_I3_LC.O
Info:  0.9  5.8    Net u_app.mem_valid_q_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_I3_O[3] budget 9.722000 ns (11,14) -> (12,14)
Info:                Sink u_app.state_d_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  6.2  Source u_app.state_d_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.9  7.1    Net u_app.state_d_SB_LUT4_O_3_I2_SB_LUT4_O_I1[3] budget 8.333000 ns (12,14) -> (12,14)
Info:                Sink u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  7.6  Source u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.4 10.0    Net u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3[1] budget 8.333000 ns (12,14) -> (7,11)
Info:                Sink u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 10.6  Source u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_LC.O
Info:  0.9 11.5    Net u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_O[0] budget 8.333000 ns (7,11) -> (7,12)
Info:                Sink u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 12.0  Source u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_LC.O
Info:  2.7 14.7    Net u_app.out_valid_q_SB_DFFER_Q_E budget 44.848999 ns (7,12) -> (7,12)
Info:                Sink u_app.out_valid_q_SB_DFFER_Q_DFFLC.CEN
Info:  0.1 14.8  Setup u_app.out_valid_q_SB_DFFER_Q_DFFLC.CEN
Info: 4.5 ns logic, 10.3 ns routing

Info: Max frequency for clock 'clk_2mhz_$glb_clk': 47.16 MHz (PASS at 2.00 MHz)
Info: Max frequency for clock           'clk_pll': 52.70 MHz (PASS at 48.00 MHz)
Info: Max frequency for clock      'clk$SB_IO_IN': 322.06 MHz (PASS at 16.00 MHz)

Info: Max delay <async>                   -> posedge clk_2mhz_$glb_clk: 4.43 ns
Info: Max delay <async>                   -> posedge clk_pll          : 2.58 ns
Info: Max delay posedge clk$SB_IO_IN      -> posedge clk_pll          : 2.35 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> <async>                  : 6.88 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_pll          : 9.69 ns
Info: Max delay posedge clk_pll           -> <async>                  : 6.25 ns
Info: Max delay posedge clk_pll           -> posedge clk_2mhz_$glb_clk: 14.82 ns

Info: Slack histogram:
Info:  legend: * represents 33 endpoint(s)
Info:          + represents [1,33) endpoint(s)
Info: [  1857,  26657) |************************************************************ 
Info: [ 26657,  51457) | 
Info: [ 51457,  76257) |+
Info: [ 76257, 101057) |+
Info: [101057, 125857) | 
Info: [125857, 150657) | 
Info: [150657, 175457) | 
Info: [175457, 200257) | 
Info: [200257, 225057) | 
Info: [225057, 249857) | 
Info: [249857, 274657) | 
Info: [274657, 299457) | 
Info: [299457, 324257) | 
Info: [324257, 349057) | 
Info: [349057, 373857) | 
Info: [373857, 398657) | 
Info: [398657, 423457) | 
Info: [423457, 448257) | 
Info: [448257, 473057) | 
Info: [473057, 497857) |**********************************************+

Info: Program finished normally.
