
---------- Begin Simulation Statistics ----------
final_tick                               2542166515500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229203                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   229201                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.33                       # Real time elapsed on the host
host_tick_rate                              663347586                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200392                       # Number of instructions simulated
sim_ops                                       4200392                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012157                       # Number of seconds simulated
sim_ticks                                 12156670500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.041540                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  364726                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               714567                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2638                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114760                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            966224                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29014                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          194727                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           165713                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1172780                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71956                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29431                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200392                       # Number of instructions committed
system.cpu.committedOps                       4200392                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.785058                       # CPI: cycles per instruction
system.cpu.discardedOps                        322147                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620495                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1481935                       # DTB hits
system.cpu.dtb.data_misses                       8514                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417869                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876965                       # DTB read hits
system.cpu.dtb.read_misses                       7591                       # DTB read misses
system.cpu.dtb.write_accesses                  202626                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604970                       # DTB write hits
system.cpu.dtb.write_misses                       923                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18290                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3707879                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1168436                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           689100                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17075528                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172859                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  981330                       # ITB accesses
system.cpu.itb.fetch_acv                          370                       # ITB acv
system.cpu.itb.fetch_hits                      976018                       # ITB hits
system.cpu.itb.fetch_misses                      5312                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11195734000     92.06%     92.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9471500      0.08%     92.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19676000      0.16%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               935939500      7.70%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12160821000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8197258500     67.41%     67.41% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3963562500     32.59%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24299513                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85465      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543964     60.56%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840398     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593282     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200392                       # Class of committed instruction
system.cpu.quiesceCycles                        13828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7223985                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318197                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22883454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22883454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22883454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22883454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117351.046154                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117351.046154                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117351.046154                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117351.046154                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13120488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13120488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13120488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13120488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67284.553846                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67284.553846                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67284.553846                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67284.553846                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22533957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22533957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117364.359375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117364.359375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12920991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12920991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67296.828125                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67296.828125                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.284743                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539669717000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.284743                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205296                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205296                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130848                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34906                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88846                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34522                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28972                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28972                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89436                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41307                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11406080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11406080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6720192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6720633                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18137977                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160131                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002729                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052169                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159694     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160131                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836587037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378145750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474265500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5719936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10217408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5719936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5719936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34906                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34906                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470518305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369959192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840477498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470518305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470518305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183766106                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183766106                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183766106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470518305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369959192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024243604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000164966250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7475                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7475                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414101                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114043                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159647                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123537                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159647                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123537                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10521                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2073                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5796                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2038946750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4835059250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13672.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32422.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105445                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81974                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159647                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123537                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.259980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.152868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.611576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35231     42.37%     42.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24760     29.78%     72.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10211     12.28%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4615      5.55%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2471      2.97%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1481      1.78%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          962      1.16%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          576      0.69%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2838      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83145                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.949699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.351793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.725583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1344     17.98%     17.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5639     75.44%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           312      4.17%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            80      1.07%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            35      0.47%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            28      0.37%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7475                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.744178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6646     88.91%     88.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              100      1.34%     90.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              512      6.85%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              153      2.05%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.79%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7475                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9544064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  673344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7772416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10217408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7906368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12156665500                       # Total gap between requests
system.mem_ctrls.avgGap                      42928.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5078400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7772416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417745960.952055096626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367342686.469950795174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639354007.332846641541                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89374                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123537                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2575969500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2259089750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298148289750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28822.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32147.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2413433.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319557840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169833840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568379700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314776440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5298629940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        206157600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7836788400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.649240                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    483243250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11267567250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274140300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145701435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496379940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319161240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5246493180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        250062240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7691391375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.688973                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    596868000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11153942500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12149470500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1701093                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1701093                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1701093                       # number of overall hits
system.cpu.icache.overall_hits::total         1701093                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89437                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89437                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89437                       # number of overall misses
system.cpu.icache.overall_misses::total         89437                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5501007500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5501007500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5501007500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5501007500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1790530                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1790530                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1790530                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1790530                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049950                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049950                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049950                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049950                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61507.066427                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61507.066427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61507.066427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61507.066427                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88846                       # number of writebacks
system.cpu.icache.writebacks::total             88846                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89437                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89437                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89437                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89437                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5411571500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5411571500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5411571500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5411571500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049950                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049950                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049950                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049950                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60507.077608                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60507.077608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60507.077608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60507.077608                       # average overall mshr miss latency
system.cpu.icache.replacements                  88846                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1701093                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1701093                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89437                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89437                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5501007500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5501007500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1790530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1790530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049950                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049950                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61507.066427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61507.066427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5411571500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5411571500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049950                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049950                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60507.077608                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60507.077608                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.833038                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1756300                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88924                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.750574                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.833038                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995768                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995768                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3670496                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3670496                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1338295                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1338295                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1338295                       # number of overall hits
system.cpu.dcache.overall_hits::total         1338295                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106009                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106009                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106009                       # number of overall misses
system.cpu.dcache.overall_misses::total        106009                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6793933000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6793933000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6793933000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6793933000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1444304                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1444304                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1444304                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1444304                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073398                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073398                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073398                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073398                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64088.266091                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64088.266091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64088.266091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64088.266091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34730                       # number of writebacks
system.cpu.dcache.writebacks::total             34730                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36603                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36603                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69406                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69406                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69406                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69406                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4420709500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4420709500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4420709500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4420709500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048055                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048055                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048055                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048055                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63693.477509                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63693.477509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63693.477509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63693.477509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69249                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806696                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806696                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49563                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49563                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3310011000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3310011000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       856259                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       856259                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66783.911386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66783.911386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9143                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9143                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40420                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40420                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2695382000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2695382000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66684.364176                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66684.364176                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3483922000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3483922000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588045                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588045                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61721.326578                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61721.326578                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1725327500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1725327500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049292                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049292                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59522.786863                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59522.786863                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63024500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63024500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079199                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079199                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71133.747178                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71133.747178                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62138500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62138500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079199                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079199                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70133.747178                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70133.747178                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542166515500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.414388                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1399688                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69249                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.212393                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.414388                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          749                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3003495                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3003495                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2628372068500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 314000                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   314000                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   187.88                       # Real time elapsed on the host
host_tick_rate                              446606600                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58992902                       # Number of instructions simulated
sim_ops                                      58992902                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083906                       # Number of seconds simulated
sim_ticks                                 83906402000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.776353                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5963986                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9067067                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1118                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            753777                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8338561                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             179259                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          591685                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           412426                       # Number of indirect misses.
system.cpu.branchPred.lookups                10626376                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  417098                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        44643                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54053241                       # Number of instructions committed
system.cpu.committedOps                      54053241                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.102473                       # CPI: cycles per instruction
system.cpu.discardedOps                       1220836                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15153866                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15690184                       # DTB hits
system.cpu.dtb.data_misses                       5503                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10682380                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11006202                       # DTB read hits
system.cpu.dtb.read_misses                       5232                       # DTB read misses
system.cpu.dtb.write_accesses                 4471486                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4683982                       # DTB write hits
system.cpu.dtb.write_misses                       271                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123699                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38972206                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11875375                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          5004218                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        92642648                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.322324                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18696872                       # ITB accesses
system.cpu.itb.fetch_acv                          100                       # ITB acv
system.cpu.itb.fetch_hits                    18695630                       # ITB hits
system.cpu.itb.fetch_misses                      1242                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4988      9.77%     10.04% # number of callpals executed
system.cpu.kern.callpal::rdps                     305      0.60%     10.64% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.64% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.65% # number of callpals executed
system.cpu.kern.callpal::rti                      395      0.77%     11.42% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.64% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.65% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.35%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51047                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52694                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       76                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1926     34.98%     34.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.67%     35.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      86      1.56%     37.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3457     62.79%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5506                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1924     48.45%     48.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.93%     49.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       86      2.17%     51.55% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1924     48.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3971                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              81088054500     96.64%     96.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                62014500      0.07%     96.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                96643000      0.12%     96.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2662339000      3.17%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          83909051000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998962                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.556552                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.721213                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 349                      
system.cpu.kern.mode_good::user                   349                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               526                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 349                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.663498                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.797714                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6694817000      7.98%      7.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          77214234000     92.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        167698696                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        76                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897392      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37605102     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28400      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10606962     19.62%     91.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4550124      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                85014      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54053241                       # Class of committed instruction
system.cpu.quiesceCycles                       114108                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        75056048                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1324928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2649744                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1839683610                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1839683610                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1839683610                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1839683610                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117973.811081                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117973.811081                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117973.811081                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117973.811081                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           152                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1059088196                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1059088196                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1059088196                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1059088196                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67916.390663                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67916.390663                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67916.390663                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67916.390663                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4854475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4854475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115582.738095                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115582.738095                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2754475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2754475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65582.738095                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65582.738095                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1834829135                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1834829135                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117980.268454                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117980.268454                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1056333721                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1056333721                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67922.692966                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67922.692966                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1297924                       # Transaction distribution
system.membus.trans_dist::WriteReq                738                       # Transaction distribution
system.membus.trans_dist::WriteResp               738                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31586                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1277963                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15266                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12134                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12134                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1277963                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19199                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3833890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3833890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96849                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3961927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    163579328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    163579328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3051                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3028800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3031851                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               167606507                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1326358                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000112                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010598                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1326209     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     149      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1326358                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2530500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8042459856                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy             270972                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          170692750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6534497500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       81789696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2002624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           83792320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     81789696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      81789696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2021504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2021504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1277964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1309255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31586                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31586                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         974773010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          23867356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             998640366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    974773010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        974773010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24092369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24092369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24092369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        974773010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         23867356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022732735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1013386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    488765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089116500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        58258                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        58258                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2282128                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             958284                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1309254                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1309514                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1309254                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1309514                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 789838                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                296128                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            146599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            163236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            287160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            408592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            147555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4729                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6415820250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2597080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16154870250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12351.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31101.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        70                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   412242                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  907620                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1309254                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1309514                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  510336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  54892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  59158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  59577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  58919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  58029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  58093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  58473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  58368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  58227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  58311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  58249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  58285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  58439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    245                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       212948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    460.683510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.347802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   336.549424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34214     16.07%     16.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        39147     18.38%     34.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26005     12.21%     46.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21917     10.29%     56.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20514      9.63%     66.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19826      9.31%     75.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12271      5.76%     81.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6246      2.93%     84.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32808     15.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       212948                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        58258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.915874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.315057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          52361     89.88%     89.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5733      9.84%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           110      0.19%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            28      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            10      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         58258                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        58258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.394899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.324671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.593814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            29673     50.93%     50.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1447      2.48%     53.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10038     17.23%     70.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10205     17.52%     88.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6138     10.54%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              429      0.74%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              137      0.24%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               72      0.12%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               52      0.09%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               18      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         58258                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33242624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50549632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64857088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                83792256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             83808896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       396.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       772.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    998.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    998.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83906399000                       # Total gap between requests
system.mem_ctrls.avgGap                      32040.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     31280960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1961664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     64857088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 372807786.466639339924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23379193.401714447886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 772969480.922325730324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1277963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31291                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1309514                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  15120342750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1034527500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2047628353750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11831.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33061.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1563655.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            254198280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            135083025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           402931620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          283863600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6623360640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7971629550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25508660640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41179727355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.781709                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  66238642750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2801760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  14870045250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1266493200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            673141920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3306112740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5006293200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6623360640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37509163500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        634945920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55019511120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.724829                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1341584500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2801760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  79767098000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16290                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16290                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3051                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998715                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               367500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2260000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81251610                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1142000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              884500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               91000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 152                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     789480.263158                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285932.806102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     86145552500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17986133                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17986133                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17986133                       # number of overall hits
system.cpu.icache.overall_hits::total        17986133                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1277964                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1277964                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1277964                       # number of overall misses
system.cpu.icache.overall_misses::total       1277964                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  50073416500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  50073416500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  50073416500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  50073416500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19264097                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19264097                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19264097                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19264097                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066339                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.066339                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066339                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.066339                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39182.180797                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39182.180797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39182.180797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39182.180797                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1277963                       # number of writebacks
system.cpu.icache.writebacks::total           1277963                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1277964                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1277964                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1277964                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1277964                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  48795452500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  48795452500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  48795452500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  48795452500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066339                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066339                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066339                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066339                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38182.180797                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38182.180797                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38182.180797                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38182.180797                       # average overall mshr miss latency
system.cpu.icache.replacements                1277963                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17986133                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17986133                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1277964                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1277964                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  50073416500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  50073416500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19264097                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19264097                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066339                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.066339                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39182.180797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39182.180797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1277964                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1277964                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  48795452500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  48795452500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066339                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066339                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38182.180797                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38182.180797                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999865                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19286753                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1277963                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.091793                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999865                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39806158                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39806158                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15543914                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15543914                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15543914                       # number of overall hits
system.cpu.dcache.overall_hits::total        15543914                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        42116                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          42116                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        42116                       # number of overall misses
system.cpu.dcache.overall_misses::total         42116                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2725444000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2725444000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2725444000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2725444000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15586030                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15586030                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15586030                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15586030                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002702                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002702                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002702                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002702                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64712.793238                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64712.793238                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64712.793238                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64712.793238                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16034                       # number of writebacks
system.cpu.dcache.writebacks::total             16034                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11198                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11198                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11198                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11198                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30918                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30918                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30918                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30918                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1993710500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1993710500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1993710500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1993710500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149709500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149709500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001984                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001984                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001984                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001984                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64483.812019                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64483.812019                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64483.812019                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64483.812019                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 99872.915277                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 99872.915277                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31258                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10928614                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10928614                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20514                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20514                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1414763500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1414763500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10949128                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10949128                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001874                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001874                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68965.755094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68965.755094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1738                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1738                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1279877000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1279877000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149709500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149709500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68165.583724                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68165.583724                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196727.332457                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196727.332457                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4615300                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4615300                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21602                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21602                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1310680500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1310680500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636902                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636902                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004659                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004659                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60674.034812                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60674.034812                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12142                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12142                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          738                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          738                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    713833500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    713833500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58790.438149                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58790.438149                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13882                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13882                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          387                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          387                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     29779500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29779500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027122                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027122                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76949.612403                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76949.612403                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          384                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          384                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026911                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026911                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76067.708333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76067.708333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86205553000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.939854                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15593591                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31291                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            498.341088                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.939854                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          956                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31260123                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31260123                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3031874878000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 279769                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   279769                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1588.38                       # Real time elapsed on the host
host_tick_rate                              254034203                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   444378809                       # Number of instructions simulated
sim_ops                                     444378809                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.403503                       # Number of seconds simulated
sim_ticks                                403502809500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             23.736060                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20728011                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             87327092                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            3166106                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6541791                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          92888930                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8555932                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        48036359                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         39480427                       # Number of indirect misses.
system.cpu.branchPred.lookups               117025584                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 8493993                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       413759                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   385385907                       # Number of instructions committed
system.cpu.committedOps                     385385907                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.094020                       # CPI: cycles per instruction
system.cpu.discardedOps                      30963729                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 39075733                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    126610427                       # DTB hits
system.cpu.dtb.data_misses                     178609                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 28063521                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     75950951                       # DTB read hits
system.cpu.dtb.read_misses                     178598                       # DTB read misses
system.cpu.dtb.write_accesses                11012212                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    50659476                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            62832603                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          321123703                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          90613364                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         73679410                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        64109941                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.477550                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               134601808                       # ITB accesses
system.cpu.itb.fetch_acv                       842502                       # ITB acv
system.cpu.itb.fetch_hits                   134601749                       # ITB hits
system.cpu.itb.fetch_misses                        59                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               1084912     32.49%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     830      0.02%     32.52% # number of callpals executed
system.cpu.kern.callpal::rti                  1078773     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys              1078355     32.29%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               96300      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3339178                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3339683                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                  1080035     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     413      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 1083650     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              2164098                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   1080035     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      413      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  1080036     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               2160484                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             314777248500     78.01%     78.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               287362500      0.07%     78.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             88438399500     21.92%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         403503010500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996665                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998330                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel             1078665                      
system.cpu.kern.mode_good::user               1078664                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel           1078782                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1078664                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999892                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999946                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       195638465500     48.49%     48.49% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         207864436000     51.51%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        807005619                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            17379643      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               169005047     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3778      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              32452629      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               4157343      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4637955      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             12468055      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                848865      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               181849      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               53303183     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              43398504     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          19667028      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          7261577      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             20620451      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                385385907                       # Class of committed instruction
system.cpu.tickCycles                       742895678                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       771278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1542558                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             754420                       # Transaction distribution
system.membus.trans_dist::WriteReq                413                       # Transaction distribution
system.membus.trans_dist::WriteResp               413                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19234                       # Transaction distribution
system.membus.trans_dist::WritebackClean       645723                       # Transaction distribution
system.membus.trans_dist::CleanEvict           106322                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16859                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16859                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         645723                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        108697                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1937169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1937169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       376668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       377494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2314663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     82652544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     82652544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      9266560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      9269864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                91922408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            771692                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001610                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  771690    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              771692                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1032500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4367305000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          679153750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3240477500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       41326272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8035584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           49361856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     41326272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      41326272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1230976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1230976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          645723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          125556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              771279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        19234                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19234                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         102418796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19914568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             122333364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    102418796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        102418796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3050725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3050725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3050725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        102418796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19914568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            125384089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     60044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     31966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    120954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001952629750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3598                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3598                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1069794                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              56506                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      771279                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     664956                       # Number of write requests accepted
system.mem_ctrls.readBursts                    771279                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   664956                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 618359                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                604912                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1705                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2482302500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  764600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5349552500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16232.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34982.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    46640                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   42609                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                771279                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               664956                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  121180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   31655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       123725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.167420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.883896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   106.020789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        90867     73.44%     73.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20836     16.84%     90.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7686      6.21%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2200      1.78%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1112      0.90%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          486      0.39%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          212      0.17%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          113      0.09%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          213      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       123725                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.475820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.795606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.210475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1040     28.90%     28.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1305     36.27%     65.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           196      5.45%     70.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           222      6.17%     76.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           215      5.98%     82.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           160      4.45%     87.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          103      2.86%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          108      3.00%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           66      1.83%     94.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           58      1.61%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           52      1.45%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           18      0.50%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           19      0.53%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           20      0.56%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           10      0.28%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            4      0.11%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3598                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.687882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.655666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.061429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2456     68.26%     68.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               54      1.50%     69.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              890     24.74%     94.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              160      4.45%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               33      0.92%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3598                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9786880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                39574976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3842752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                49361856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42557184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    122.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  403501285000                       # Total gap between requests
system.mem_ctrls.avgGap                     280943.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2045824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7741056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3842752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5070160.484223344363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19184639.654906790704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9523482.636370589957                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       645723                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       125556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       664956                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1071011500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4278541000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10021887527500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1658.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34076.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15071504.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            552257580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            293558430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           621729780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          197540460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31852488720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      60114434400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     104322397440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       197954406810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.589910                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 270554722750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13473980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 119474106750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            331060380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            175977945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           470119020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          115884000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31852488720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      44028412530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     117868521120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       194842463715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.877589                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 305984823250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13473980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  84044006250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 413                       # Transaction distribution
system.iobus.trans_dist::WriteResp                413                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          826                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          826                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     826                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1032500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              413000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    403502809500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    177833522                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        177833522                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    177833522                       # number of overall hits
system.cpu.icache.overall_hits::total       177833522                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       645722                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         645722                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       645722                       # number of overall misses
system.cpu.icache.overall_misses::total        645722                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15821507500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15821507500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15821507500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15821507500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    178479244                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    178479244                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    178479244                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    178479244                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003618                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003618                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003618                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003618                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24502.041900                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24502.041900                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24502.041900                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24502.041900                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       645723                       # number of writebacks
system.cpu.icache.writebacks::total            645723                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       645722                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       645722                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       645722                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       645722                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  15175784500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15175784500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  15175784500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15175784500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003618                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003618                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003618                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003618                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23502.040352                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23502.040352                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23502.040352                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23502.040352                       # average overall mshr miss latency
system.cpu.icache.replacements                 645723                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    177833522                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       177833522                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       645722                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        645722                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15821507500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15821507500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    178479244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    178479244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003618                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003618                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24502.041900                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24502.041900                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       645722                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       645722                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  15175784500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15175784500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23502.040352                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23502.040352                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           178510040                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            646235                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            276.230845                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         357604211                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        357604211                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    124047375                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        124047375                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    124047375                       # number of overall hits
system.cpu.dcache.overall_hits::total       124047375                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       129904                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         129904                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       129904                       # number of overall misses
system.cpu.dcache.overall_misses::total        129904                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8500475000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8500475000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8500475000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8500475000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    124177279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    124177279                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    124177279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    124177279                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001046                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001046                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001046                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001046                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65436.591637                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65436.591637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65436.591637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65436.591637                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19234                       # number of writebacks
system.cpu.dcache.writebacks::total             19234                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4584                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4584                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4584                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4584                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       125320                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       125320                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       125320                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       125320                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          413                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          413                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8234209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8234209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8234209500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8234209500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001009                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001009                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001009                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001009                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65705.469997                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65705.469997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65705.469997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65705.469997                       # average overall mshr miss latency
system.cpu.dcache.replacements                 125556                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     74491349                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        74491349                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       108508                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        108508                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7390997000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7390997000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     74599857                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     74599857                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001455                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001455                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68114.765732                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68114.765732                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       108461                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       108461                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7279003000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7279003000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67111.708356                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67111.708356                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49556026                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49556026                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21396                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21396                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1109478000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1109478000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49577422                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49577422                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000432                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000432                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51854.458777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51854.458777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4537                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4537                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16859                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16859                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          413                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          413                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    955206500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    955206500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56658.550329                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56658.550329                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2394                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2394                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          236                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          236                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     18319000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     18319000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.089734                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.089734                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77622.881356                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77622.881356                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          236                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          236                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     18083000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     18083000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.089734                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.089734                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76622.881356                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76622.881356                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2630                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2630                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2630                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2630                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 403502809500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           124219193                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            126580                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            981.349289                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          639                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          197                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         248490634                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        248490634                       # Number of data accesses

---------- End Simulation Statistics   ----------
