Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Aug 17 14:57:57 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IIR1stOrder_test_timing_summary_routed.rpt -rpx IIR1stOrder_test_timing_summary_routed.rpx
| Design       : IIR1stOrder_test
| Device       : 7k160t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: ADC1/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC1/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC1/spi_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC1/spi_data_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADC1/spi_trigger_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: DAC0/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: DAC0/spi_trigger_reg/Q (HIGH)

 There are 458 register/latch pins with no clock driven by root clock pin: new_param_deser/deser_clk_origin/div_clk_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: new_param_deser/on_in_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: startup_reset/rst_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1655 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.179        0.000                      0                  602        0.111        0.000                      0                  602       -0.159       -0.159                       1                   362  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk                              {0.000 5.000}        10.000          100.000         
  ADC2/LTC2195_SPI_inst/spi_clk  {0.000 5.000}        10.000          100.000         
  ADC2/spi_trigger_reg_n_0       {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2           {0.000 2.500}        5.000           200.000         
  clkDLYi                        {0.625 3.125}        5.000           200.000         
  clkFB                          {0.000 5.000}        10.000          100.000         
  clkFB_2                        {0.000 5.000}        10.000          100.000         
  clkPS_int                      {0.000 5.000}        10.000          100.000         
  clk_div_int                    {1.250 6.250}        10.000          100.000         
  clk_int                        {0.000 0.625}        1.250           800.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                    7.170        0.000                      0                  340        0.111        0.000                      0                  340        3.000        0.000                       0                   257  
  ADC2/LTC2195_SPI_inst/spi_clk        7.369        0.000                      0                   31        0.234        0.000                      0                   31        4.600        0.000                       0                    18  
  ADC2/spi_trigger_reg_n_0                                                                                                                                                         4.600        0.000                       0                     5  
  MMCME2_BASE_inst_n_2                 3.570        0.000                      0                   32        0.318        0.000                      0                   32        2.100        0.000                       0                    49  
  clkDLYi                                                                                                                                                                          3.592        0.000                       0                     3  
  clkFB                                                                                                                                                                            8.929        0.000                       0                     2  
  clkFB_2                                                                                                                                                                          8.929        0.000                       0                     2  
  clkPS_int                                                                                                                                                                        8.592        0.000                       0                     3  
  clk_div_int                          7.509        0.000                      0                    9        0.210        0.000                      0                    9        4.600        0.000                       0                    11  
  clk_int                                                                                                                                                                         -0.159       -0.159                       1                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ADC2/LTC2195_SPI_inst/spi_clk  clk                                  7.347        0.000                      0                    8        0.774        0.000                      0                    8  
ADC2/spi_trigger_reg_n_0       clk                                  4.023        0.000                      0                    1        0.166        0.000                      0                    1  
clk_div_int                    clk                                  3.194        0.000                      0                   39        2.446        0.000                      0                   39  
clk                            ADC2/LTC2195_SPI_inst/spi_clk        7.685        0.000                      0                    1        0.786        0.000                      0                    1  
ADC2/spi_trigger_reg_n_0       ADC2/LTC2195_SPI_inst/spi_clk        3.129        0.000                      0                   18        0.447        0.000                      0                   18  
clk                            MMCME2_BASE_inst_n_2                 1.191        0.000                      0                   30        0.756        0.000                      0                   30  
clk                            clk_div_int                          0.179        0.000                      0                    9        5.856        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              ADC2/spi_trigger_reg_n_0       ADC2/LTC2195_SPI_inst/spi_clk        3.491        0.000                      0                    4        5.357        0.000                      0                    4  
**async_default**              clk                            ADC2/LTC2195_SPI_inst/spi_clk        7.670        0.000                      0                   17        0.386        0.000                      0                   17  
**async_default**              clk                            ADC2/spi_trigger_reg_n_0             3.720        0.000                      0                    1        5.065        0.000                      0                    1  
**async_default**              clk                            clk                                  7.626        0.000                      0                   97        0.353        0.000                      0                   97  
**async_default**              clk                            clkPS_int                            2.091        0.000                      0                    1        0.879        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 new_param_deser/deser_clk_origin/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser/deser_clk_origin/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.352ns (15.022%)  route 1.991ns (84.978%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 13.400 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.226     3.761    new_param_deser/deser_clk_origin/clk_in
    SLICE_X53Y146        FDSE                                         r  new_param_deser/deser_clk_origin/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDSE (Prop_fdse_C_Q)         0.223     3.984 r  new_param_deser/deser_clk_origin/counter_reg[5]/Q
                         net (fo=2, routed)           0.470     4.454    new_param_deser/deser_clk_origin/counter_reg_n_0_[5]
    SLICE_X53Y146        LUT4 (Prop_lut4_I0_O)        0.043     4.497 f  new_param_deser/deser_clk_origin/counter[0]_i_8/O
                         net (fo=1, routed)           0.448     4.945    new_param_deser/deser_clk_origin/counter[0]_i_8_n_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I5_O)        0.043     4.988 f  new_param_deser/deser_clk_origin/counter[0]_i_2/O
                         net (fo=10, routed)          0.373     5.362    new_param_deser/deser_clk_origin/counter[0]_i_2_n_0
    SLICE_X54Y145        LUT5 (Prop_lut5_I4_O)        0.043     5.405 r  new_param_deser/deser_clk_origin/counter[26]_i_1/O
                         net (fo=20, routed)          0.700     6.105    new_param_deser/deser_clk_origin/counter[26]_i_1_n_0
    SLICE_X52Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.079    13.400    new_param_deser/deser_clk_origin/clk_in
    SLICE_X52Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[21]/C
                         clock pessimism              0.214    13.614    
                         clock uncertainty           -0.035    13.579    
    SLICE_X52Y150        FDRE (Setup_fdre_C_R)       -0.304    13.275    new_param_deser/deser_clk_origin/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.275    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 new_param_deser/deser_clk_origin/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser/deser_clk_origin/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.352ns (15.022%)  route 1.991ns (84.978%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 13.400 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.226     3.761    new_param_deser/deser_clk_origin/clk_in
    SLICE_X53Y146        FDSE                                         r  new_param_deser/deser_clk_origin/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDSE (Prop_fdse_C_Q)         0.223     3.984 r  new_param_deser/deser_clk_origin/counter_reg[5]/Q
                         net (fo=2, routed)           0.470     4.454    new_param_deser/deser_clk_origin/counter_reg_n_0_[5]
    SLICE_X53Y146        LUT4 (Prop_lut4_I0_O)        0.043     4.497 f  new_param_deser/deser_clk_origin/counter[0]_i_8/O
                         net (fo=1, routed)           0.448     4.945    new_param_deser/deser_clk_origin/counter[0]_i_8_n_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I5_O)        0.043     4.988 f  new_param_deser/deser_clk_origin/counter[0]_i_2/O
                         net (fo=10, routed)          0.373     5.362    new_param_deser/deser_clk_origin/counter[0]_i_2_n_0
    SLICE_X54Y145        LUT5 (Prop_lut5_I4_O)        0.043     5.405 r  new_param_deser/deser_clk_origin/counter[26]_i_1/O
                         net (fo=20, routed)          0.700     6.105    new_param_deser/deser_clk_origin/counter[26]_i_1_n_0
    SLICE_X52Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.079    13.400    new_param_deser/deser_clk_origin/clk_in
    SLICE_X52Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[22]/C
                         clock pessimism              0.214    13.614    
                         clock uncertainty           -0.035    13.579    
    SLICE_X52Y150        FDRE (Setup_fdre_C_R)       -0.304    13.275    new_param_deser/deser_clk_origin/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.275    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 new_param_deser/deser_clk_origin/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser/deser_clk_origin/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.352ns (15.022%)  route 1.991ns (84.978%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 13.400 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.226     3.761    new_param_deser/deser_clk_origin/clk_in
    SLICE_X53Y146        FDSE                                         r  new_param_deser/deser_clk_origin/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDSE (Prop_fdse_C_Q)         0.223     3.984 r  new_param_deser/deser_clk_origin/counter_reg[5]/Q
                         net (fo=2, routed)           0.470     4.454    new_param_deser/deser_clk_origin/counter_reg_n_0_[5]
    SLICE_X53Y146        LUT4 (Prop_lut4_I0_O)        0.043     4.497 f  new_param_deser/deser_clk_origin/counter[0]_i_8/O
                         net (fo=1, routed)           0.448     4.945    new_param_deser/deser_clk_origin/counter[0]_i_8_n_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I5_O)        0.043     4.988 f  new_param_deser/deser_clk_origin/counter[0]_i_2/O
                         net (fo=10, routed)          0.373     5.362    new_param_deser/deser_clk_origin/counter[0]_i_2_n_0
    SLICE_X54Y145        LUT5 (Prop_lut5_I4_O)        0.043     5.405 r  new_param_deser/deser_clk_origin/counter[26]_i_1/O
                         net (fo=20, routed)          0.700     6.105    new_param_deser/deser_clk_origin/counter[26]_i_1_n_0
    SLICE_X52Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.079    13.400    new_param_deser/deser_clk_origin/clk_in
    SLICE_X52Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[23]/C
                         clock pessimism              0.214    13.614    
                         clock uncertainty           -0.035    13.579    
    SLICE_X52Y150        FDRE (Setup_fdre_C_R)       -0.304    13.275    new_param_deser/deser_clk_origin/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.275    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 new_param_deser/deser_clk_origin/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser/deser_clk_origin/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.352ns (15.022%)  route 1.991ns (84.978%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 13.400 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.226     3.761    new_param_deser/deser_clk_origin/clk_in
    SLICE_X53Y146        FDSE                                         r  new_param_deser/deser_clk_origin/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDSE (Prop_fdse_C_Q)         0.223     3.984 r  new_param_deser/deser_clk_origin/counter_reg[5]/Q
                         net (fo=2, routed)           0.470     4.454    new_param_deser/deser_clk_origin/counter_reg_n_0_[5]
    SLICE_X53Y146        LUT4 (Prop_lut4_I0_O)        0.043     4.497 f  new_param_deser/deser_clk_origin/counter[0]_i_8/O
                         net (fo=1, routed)           0.448     4.945    new_param_deser/deser_clk_origin/counter[0]_i_8_n_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I5_O)        0.043     4.988 f  new_param_deser/deser_clk_origin/counter[0]_i_2/O
                         net (fo=10, routed)          0.373     5.362    new_param_deser/deser_clk_origin/counter[0]_i_2_n_0
    SLICE_X54Y145        LUT5 (Prop_lut5_I4_O)        0.043     5.405 r  new_param_deser/deser_clk_origin/counter[26]_i_1/O
                         net (fo=20, routed)          0.700     6.105    new_param_deser/deser_clk_origin/counter[26]_i_1_n_0
    SLICE_X52Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.079    13.400    new_param_deser/deser_clk_origin/clk_in
    SLICE_X52Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[24]/C
                         clock pessimism              0.214    13.614    
                         clock uncertainty           -0.035    13.579    
    SLICE_X52Y150        FDRE (Setup_fdre_C_R)       -0.304    13.275    new_param_deser/deser_clk_origin/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.275    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 new_param_deser/deser_clk_origin/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser/deser_clk_origin/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.352ns (15.610%)  route 1.903ns (84.390%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 13.400 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.226     3.761    new_param_deser/deser_clk_origin/clk_in
    SLICE_X53Y146        FDSE                                         r  new_param_deser/deser_clk_origin/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDSE (Prop_fdse_C_Q)         0.223     3.984 r  new_param_deser/deser_clk_origin/counter_reg[5]/Q
                         net (fo=2, routed)           0.470     4.454    new_param_deser/deser_clk_origin/counter_reg_n_0_[5]
    SLICE_X53Y146        LUT4 (Prop_lut4_I0_O)        0.043     4.497 f  new_param_deser/deser_clk_origin/counter[0]_i_8/O
                         net (fo=1, routed)           0.448     4.945    new_param_deser/deser_clk_origin/counter[0]_i_8_n_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I5_O)        0.043     4.988 f  new_param_deser/deser_clk_origin/counter[0]_i_2/O
                         net (fo=10, routed)          0.373     5.362    new_param_deser/deser_clk_origin/counter[0]_i_2_n_0
    SLICE_X54Y145        LUT5 (Prop_lut5_I4_O)        0.043     5.405 r  new_param_deser/deser_clk_origin/counter[26]_i_1/O
                         net (fo=20, routed)          0.611     6.016    new_param_deser/deser_clk_origin/counter[26]_i_1_n_0
    SLICE_X52Y151        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.079    13.400    new_param_deser/deser_clk_origin/clk_in
    SLICE_X52Y151        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[25]/C
                         clock pessimism              0.214    13.614    
                         clock uncertainty           -0.035    13.579    
    SLICE_X52Y151        FDRE (Setup_fdre_C_R)       -0.304    13.275    new_param_deser/deser_clk_origin/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.275    
                         arrival time                          -6.016    
  -------------------------------------------------------------------
                         slack                                  7.259    

Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 new_param_deser/deser_clk_origin/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser/deser_clk_origin/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.352ns (15.610%)  route 1.903ns (84.390%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 13.400 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.226     3.761    new_param_deser/deser_clk_origin/clk_in
    SLICE_X53Y146        FDSE                                         r  new_param_deser/deser_clk_origin/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDSE (Prop_fdse_C_Q)         0.223     3.984 r  new_param_deser/deser_clk_origin/counter_reg[5]/Q
                         net (fo=2, routed)           0.470     4.454    new_param_deser/deser_clk_origin/counter_reg_n_0_[5]
    SLICE_X53Y146        LUT4 (Prop_lut4_I0_O)        0.043     4.497 f  new_param_deser/deser_clk_origin/counter[0]_i_8/O
                         net (fo=1, routed)           0.448     4.945    new_param_deser/deser_clk_origin/counter[0]_i_8_n_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I5_O)        0.043     4.988 f  new_param_deser/deser_clk_origin/counter[0]_i_2/O
                         net (fo=10, routed)          0.373     5.362    new_param_deser/deser_clk_origin/counter[0]_i_2_n_0
    SLICE_X54Y145        LUT5 (Prop_lut5_I4_O)        0.043     5.405 r  new_param_deser/deser_clk_origin/counter[26]_i_1/O
                         net (fo=20, routed)          0.611     6.016    new_param_deser/deser_clk_origin/counter[26]_i_1_n_0
    SLICE_X52Y151        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.079    13.400    new_param_deser/deser_clk_origin/clk_in
    SLICE_X52Y151        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[26]/C
                         clock pessimism              0.214    13.614    
                         clock uncertainty           -0.035    13.579    
    SLICE_X52Y151        FDRE (Setup_fdre_C_R)       -0.304    13.275    new_param_deser/deser_clk_origin/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.275    
                         arrival time                          -6.016    
  -------------------------------------------------------------------
                         slack                                  7.259    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.266ns (11.372%)  route 2.073ns (88.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.759     6.014    DAC0/rst_in
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.043     6.057 r  DAC0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.314     6.371    DAC0/spi_data[15]_i_1_n_0
    SLICE_X7Y79          FDRE                                         r  DAC0/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.365    13.686    DAC0/clk_in
    SLICE_X7Y79          FDRE                                         r  DAC0/spi_data_reg[10]/C
                         clock pessimism              0.302    13.988    
                         clock uncertainty           -0.035    13.953    
    SLICE_X7Y79          FDRE (Setup_fdre_C_CE)      -0.201    13.752    DAC0/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.266ns (11.372%)  route 2.073ns (88.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.759     6.014    DAC0/rst_in
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.043     6.057 r  DAC0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.314     6.371    DAC0/spi_data[15]_i_1_n_0
    SLICE_X7Y79          FDRE                                         r  DAC0/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.365    13.686    DAC0/clk_in
    SLICE_X7Y79          FDRE                                         r  DAC0/spi_data_reg[15]/C
                         clock pessimism              0.302    13.988    
                         clock uncertainty           -0.035    13.953    
    SLICE_X7Y79          FDRE (Setup_fdre_C_CE)      -0.201    13.752    DAC0/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.266ns (11.372%)  route 2.073ns (88.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.759     6.014    DAC0/rst_in
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.043     6.057 r  DAC0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.314     6.371    DAC0/spi_data[15]_i_1_n_0
    SLICE_X7Y79          FDRE                                         r  DAC0/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.365    13.686    DAC0/clk_in
    SLICE_X7Y79          FDRE                                         r  DAC0/spi_data_reg[7]/C
                         clock pessimism              0.302    13.988    
                         clock uncertainty           -0.035    13.953    
    SLICE_X7Y79          FDRE (Setup_fdre_C_CE)      -0.201    13.752    DAC0/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.266ns (11.372%)  route 2.073ns (88.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.759     6.014    DAC0/rst_in
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.043     6.057 r  DAC0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.314     6.371    DAC0/spi_data[15]_i_1_n_0
    SLICE_X7Y79          FDRE                                         r  DAC0/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.365    13.686    DAC0/clk_in
    SLICE_X7Y79          FDRE                                         r  DAC0/spi_data_reg[8]/C
                         clock pessimism              0.302    13.988    
                         clock uncertainty           -0.035    13.953    
    SLICE_X7Y79          FDRE (Setup_fdre_C_CE)      -0.201    13.752    DAC0/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  7.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DAC0/FSM_onehot_state_f_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.188%)  route 0.081ns (38.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.627     1.726    DAC0/clk_in
    SLICE_X9Y81          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.100     1.826 f  DAC0/FSM_onehot_state_f_reg[4]/Q
                         net (fo=5, routed)           0.081     1.907    DAC0/FSM_onehot_state_f_reg_n_0_[4]
    SLICE_X8Y81          LUT6 (Prop_lut6_I5_O)        0.028     1.935 r  DAC0/FSM_onehot_state_f[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.935    DAC0/FSM_onehot_state_f[6]_i_1__1_n_0
    SLICE_X8Y81          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.845     2.091    DAC0/clk_in
    SLICE_X8Y81          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[6]/C
                         clock pessimism             -0.354     1.737    
    SLICE_X8Y81          FDCE (Hold_fdce_C_D)         0.087     1.824    DAC0/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DAC0/FSM_onehot_state_f_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.897%)  route 0.082ns (39.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.627     1.726    DAC0/clk_in
    SLICE_X9Y81          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.100     1.826 r  DAC0/FSM_onehot_state_f_reg[4]/Q
                         net (fo=5, routed)           0.082     1.908    DAC0/FSM_onehot_state_f_reg_n_0_[4]
    SLICE_X8Y81          LUT6 (Prop_lut6_I0_O)        0.028     1.936 r  DAC0/FSM_onehot_state_f[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.936    DAC0/FSM_onehot_state_f[5]_i_1__1_n_0
    SLICE_X8Y81          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.845     2.091    DAC0/clk_in
    SLICE_X8Y81          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.354     1.737    
    SLICE_X8Y81          FDCE (Hold_fdce_C_D)         0.087     1.824    DAC0/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 new_param_deser/deser_clk_origin/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser/deser_clk_origin/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.254ns (67.790%)  route 0.121ns (32.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.544     1.643    new_param_deser/deser_clk_origin/clk_in
    SLICE_X52Y149        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  new_param_deser/deser_clk_origin/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.863    new_param_deser/deser_clk_origin/p_0_in[7]
    SLICE_X52Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     1.976 r  new_param_deser/deser_clk_origin/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.977    new_param_deser/deser_clk_origin/counter_reg[20]_i_1_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.018 r  new_param_deser/deser_clk_origin/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.018    new_param_deser/deser_clk_origin/data0[21]
    SLICE_X52Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.734     1.980    new_param_deser/deser_clk_origin/clk_in
    SLICE_X52Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[21]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    new_param_deser/deser_clk_origin/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ADC2/FSM_onehot_state_f_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.630%)  route 0.064ns (33.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    ADC2/clk_in
    SLICE_X5Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.100     1.854 r  ADC2/FSM_onehot_state_f_reg[12]/Q
                         net (fo=4, routed)           0.064     1.918    ADC2/FSM_onehot_state_f_reg_n_0_[12]
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.028     1.946 r  ADC2/FSM_onehot_state_f[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.946    ADC2/FSM_onehot_state_f[13]_i_1__0_n_0
    SLICE_X4Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.873     2.119    ADC2/clk_in
    SLICE_X4Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.354     1.765    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.060     1.825    ADC2/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 new_param_deser/deser_clk_origin/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser/deser_clk_origin/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.265ns (68.709%)  route 0.121ns (31.291%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.544     1.643    new_param_deser/deser_clk_origin/clk_in
    SLICE_X52Y149        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  new_param_deser/deser_clk_origin/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.863    new_param_deser/deser_clk_origin/p_0_in[7]
    SLICE_X52Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     1.976 r  new_param_deser/deser_clk_origin/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.977    new_param_deser/deser_clk_origin/counter_reg[20]_i_1_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.029 r  new_param_deser/deser_clk_origin/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.029    new_param_deser/deser_clk_origin/data0[23]
    SLICE_X52Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.734     1.980    new_param_deser/deser_clk_origin/clk_in
    SLICE_X52Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[23]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    new_param_deser/deser_clk_origin/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 new_param_deser/deser_clk_origin/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser/deser_clk_origin/counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.589%)  route 0.077ns (37.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.543     1.642    new_param_deser/deser_clk_origin/clk_in
    SLICE_X52Y145        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.100     1.742 f  new_param_deser/deser_clk_origin/counter_reg[2]/Q
                         net (fo=11, routed)          0.077     1.819    new_param_deser/deser_clk_origin/counter_reg_n_0_[2]
    SLICE_X53Y145        LUT6 (Prop_lut6_I4_O)        0.028     1.847 r  new_param_deser/deser_clk_origin/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.847    new_param_deser/deser_clk_origin/counter[1]_i_1__1_n_0
    SLICE_X53Y145        FDSE                                         r  new_param_deser/deser_clk_origin/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.742     1.988    new_param_deser/deser_clk_origin/clk_in
    SLICE_X53Y145        FDSE                                         r  new_param_deser/deser_clk_origin/counter_reg[1]/C
                         clock pessimism             -0.335     1.653    
    SLICE_X53Y145        FDSE (Hold_fdse_C_D)         0.061     1.714    new_param_deser/deser_clk_origin/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 new_param_deser/deser_clk_origin/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser/deser_clk_origin/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.273ns (69.345%)  route 0.121ns (30.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.544     1.643    new_param_deser/deser_clk_origin/clk_in
    SLICE_X52Y149        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  new_param_deser/deser_clk_origin/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.863    new_param_deser/deser_clk_origin/p_0_in[7]
    SLICE_X52Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     1.976 r  new_param_deser/deser_clk_origin/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.977    new_param_deser/deser_clk_origin/counter_reg[20]_i_1_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.037 r  new_param_deser/deser_clk_origin/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.037    new_param_deser/deser_clk_origin/data0[22]
    SLICE_X52Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.734     1.980    new_param_deser/deser_clk_origin/clk_in
    SLICE_X52Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[22]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    new_param_deser/deser_clk_origin/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ADC1/counter_f_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.132ns (54.770%)  route 0.109ns (45.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.627     1.726    ADC1/clk_in
    SLICE_X11Y68         FDPE                                         r  ADC1/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDPE (Prop_fdpe_C_Q)         0.100     1.826 r  ADC1/counter_f_reg[0]/Q
                         net (fo=9, routed)           0.109     1.935    ADC1/counter_f_reg__0[0]
    SLICE_X10Y68         LUT3 (Prop_lut3_I0_O)        0.032     1.967 r  ADC1/counter_f[2]_i_1/O
                         net (fo=1, routed)           0.000     1.967    ADC1/counter0[2]
    SLICE_X10Y68         FDPE                                         r  ADC1/counter_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.845     2.091    ADC1/clk_in
    SLICE_X10Y68         FDPE                                         r  ADC1/counter_f_reg[2]/C
                         clock pessimism             -0.354     1.737    
    SLICE_X10Y68         FDPE (Hold_fdpe_C_D)         0.096     1.833    ADC1/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 new_param_deser/deser_clk_origin/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser/deser_clk_origin/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.278ns (69.729%)  route 0.121ns (30.271%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.544     1.643    new_param_deser/deser_clk_origin/clk_in
    SLICE_X52Y149        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  new_param_deser/deser_clk_origin/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.863    new_param_deser/deser_clk_origin/p_0_in[7]
    SLICE_X52Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     1.976 r  new_param_deser/deser_clk_origin/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.977    new_param_deser/deser_clk_origin/counter_reg[20]_i_1_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.042 r  new_param_deser/deser_clk_origin/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.042    new_param_deser/deser_clk_origin/data0[24]
    SLICE_X52Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.734     1.980    new_param_deser/deser_clk_origin/clk_in
    SLICE_X52Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[24]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    new_param_deser/deser_clk_origin/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 new_param_deser/deser_clk_origin/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser/deser_clk_origin/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.279ns (69.805%)  route 0.121ns (30.195%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.544     1.643    new_param_deser/deser_clk_origin/clk_in
    SLICE_X52Y149        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  new_param_deser/deser_clk_origin/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.863    new_param_deser/deser_clk_origin/p_0_in[7]
    SLICE_X52Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     1.976 r  new_param_deser/deser_clk_origin/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.977    new_param_deser/deser_clk_origin/counter_reg[20]_i_1_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.002 r  new_param_deser/deser_clk_origin/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.002    new_param_deser/deser_clk_origin/counter_reg[24]_i_1_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.043 r  new_param_deser/deser_clk_origin/counter_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.043    new_param_deser/deser_clk_origin/data0[25]
    SLICE_X52Y151        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.734     1.980    new_param_deser/deser_clk_origin/clk_in
    SLICE_X52Y151        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[25]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X52Y151        FDRE (Hold_fdre_C_D)         0.071     1.904    new_param_deser/deser_clk_origin/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         10.000      8.592      BUFGCTRL_X0Y7    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X3Y34      ADC1/ADC0_out_reg[9]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X10Y68     ADC1/counter_f_reg[2]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X8Y80      DAC0/counter_f_reg[1]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X9Y80      DAC0/counter_f_reg[4]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X10Y68     ADC1/counter_f_reg[4]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X9Y68      ADC1/counter_f_reg[7]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X8Y75      ADC2/counter_f_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X7Y79      DAC0/spi_data_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X4Y79      ADC2/FSM_onehot_state_f_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X0Y77      ADC2/LTC2195_SPI_inst/clk_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X8Y67      ADC1/FSM_onehot_state_f_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X7Y68      ADC1/FSM_onehot_state_f_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X0Y77      ADC2/LTC2195_SPI_inst/spi_clk_reg/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X9Y79      DAC0/spi_trigger_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X54Y146    new_param_deser/deser_clk_origin/div_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X54Y146    new_param_deser/deser_clk_origin/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X9Y79      DAC0/FSM_onehot_state_f_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X10Y79     DAC0/FSM_onehot_state_f_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X8Y79      DAC0/FSM_onehot_state_f_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.349ns (14.444%)  route 2.067ns (85.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.986     6.042    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.043     6.085 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.081     7.166    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.417    14.705    
                         clock uncertainty           -0.035    14.670    
    SLICE_X1Y72          FDCE (Setup_fdce_C_CE)      -0.135    14.535    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.349ns (14.444%)  route 2.067ns (85.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.986     6.042    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.043     6.085 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.081     7.166    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.417    14.705    
                         clock uncertainty           -0.035    14.670    
    SLICE_X1Y72          FDCE (Setup_fdce_C_CE)      -0.135    14.535    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.349ns (14.444%)  route 2.067ns (85.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.986     6.042    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.043     6.085 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.081     7.166    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.417    14.705    
                         clock uncertainty           -0.035    14.670    
    SLICE_X1Y72          FDCE (Setup_fdce_C_CE)      -0.135    14.535    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.349ns (14.444%)  route 2.067ns (85.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.986     6.042    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.043     6.085 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.081     7.166    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              0.417    14.705    
                         clock uncertainty           -0.035    14.670    
    SLICE_X1Y72          FDCE (Setup_fdce_C_CE)      -0.135    14.535    ADC2/LTC2195_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.349ns (14.444%)  route 2.067ns (85.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.986     6.042    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.043     6.085 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.081     7.166    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              0.417    14.705    
                         clock uncertainty           -0.035    14.670    
    SLICE_X1Y72          FDCE (Setup_fdce_C_CE)      -0.135    14.535    ADC2/LTC2195_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.349ns (14.444%)  route 2.067ns (85.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.986     6.042    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.043     6.085 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.081     7.166    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.417    14.705    
                         clock uncertainty           -0.035    14.670    
    SLICE_X1Y72          FDCE (Setup_fdce_C_CE)      -0.135    14.535    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.349ns (13.968%)  route 2.150ns (86.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.986     6.042    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.043     6.085 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.163     7.248    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.558    14.405    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.401    14.806    
                         clock uncertainty           -0.035    14.771    
    SLICE_X1Y71          FDCE (Setup_fdce_C_CE)      -0.135    14.636    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  7.388    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.349ns (13.968%)  route 2.150ns (86.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.986     6.042    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.043     6.085 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.163     7.248    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.558    14.405    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.401    14.806    
                         clock uncertainty           -0.035    14.771    
    SLICE_X1Y71          FDCE (Setup_fdce_C_CE)      -0.135    14.636    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  7.388    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.349ns (13.968%)  route 2.150ns (86.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.986     6.042    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.043     6.085 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.163     7.248    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.558    14.405    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.401    14.806    
                         clock uncertainty           -0.035    14.771    
    SLICE_X1Y71          FDCE (Setup_fdce_C_CE)      -0.135    14.636    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  7.388    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.349ns (13.968%)  route 2.150ns (86.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.986     6.042    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.043     6.085 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.163     7.248    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.558    14.405    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.401    14.806    
                         clock uncertainty           -0.035    14.771    
    SLICE_X1Y71          FDCE (Setup_fdce_C_CE)      -0.135    14.636    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  7.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.184ns (46.888%)  route 0.208ns (53.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.258     2.102    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y74          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.156     2.258 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=7, routed)           0.208     2.466    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I2_O)        0.028     2.494 r  ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.494    ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.317     2.548    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.395     2.153    
    SLICE_X1Y73          FDCE (Hold_fdce_C_D)         0.107     2.260    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.184ns (51.738%)  route 0.172ns (48.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.258     2.102    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y74          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.156     2.258 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=7, routed)           0.172     2.430    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X1Y74          LUT5 (Prop_lut5_I2_O)        0.028     2.458 r  ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           0.000     2.458    ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X1Y74          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.278     2.510    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y74          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.395     2.114    
    SLICE_X1Y74          FDPE (Hold_fdpe_C_D)         0.107     2.221    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.166ns (44.749%)  route 0.205ns (55.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.271     2.115    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.138     2.253 f  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.205     2.458    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y73          LUT6 (Prop_lut6_I3_O)        0.028     2.486 r  ADC2/LTC2195_SPI_inst/ready_out_i_1__0/O
                         net (fo=1, routed)           0.000     2.486    ADC2/LTC2195_SPI_inst/ready_out_i_1__0_n_0
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.317     2.548    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.433     2.115    
    SLICE_X1Y73          FDCE (Hold_fdce_C_D)         0.107     2.222    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.184ns (42.587%)  route 0.248ns (57.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.258     2.102    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y74          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.156     2.258 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=7, routed)           0.248     2.506    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I3_O)        0.028     2.534 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.534    ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.317     2.548    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.395     2.153    
    SLICE_X1Y73          FDCE (Hold_fdce_C_D)         0.108     2.261    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.166ns (40.435%)  route 0.245ns (59.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.271     2.115    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.138     2.253 f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=8, routed)           0.245     2.498    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.028     2.526 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_2__1/O
                         net (fo=1, routed)           0.000     2.526    ADC2/LTC2195_SPI_inst/spi_scs_out_i_2__1_n_0
    SLICE_X0Y74          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.278     2.510    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y74          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.404     2.105    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.107     2.212    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.168ns (34.438%)  route 0.320ns (65.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.271     2.115    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.138     2.253 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.320     2.573    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.030     2.603 r  ADC2/LTC2195_SPI_inst/counter_f[3]_i_1__3/O
                         net (fo=1, routed)           0.000     2.603    ADC2/LTC2195_SPI_inst/counter_f[3]_i_1__3_n_0
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.325     2.556    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.404     2.152    
    SLICE_X1Y72          FDCE (Hold_fdce_C_D)         0.122     2.274    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.171ns (34.767%)  route 0.321ns (65.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.271     2.115    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.138     2.253 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.321     2.574    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.033     2.607 r  ADC2/LTC2195_SPI_inst/counter_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.607    ADC2/LTC2195_SPI_inst/counter_f[9]_i_1__0_n_0
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.325     2.556    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.404     2.152    
    SLICE_X1Y72          FDCE (Hold_fdce_C_D)         0.122     2.274    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.166ns (34.168%)  route 0.320ns (65.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.271     2.115    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.138     2.253 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.320     2.573    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.028     2.601 r  ADC2/LTC2195_SPI_inst/counter_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.601    ADC2/LTC2195_SPI_inst/counter_f[10]_i_1__0_n_0
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.325     2.556    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.404     2.152    
    SLICE_X1Y72          FDCE (Hold_fdce_C_D)         0.107     2.259    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.166ns (34.097%)  route 0.321ns (65.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.271     2.115    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.138     2.253 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.321     2.574    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.028     2.602 r  ADC2/LTC2195_SPI_inst/counter_f[5]_i_1__3/O
                         net (fo=1, routed)           0.000     2.602    ADC2/LTC2195_SPI_inst/counter_f[5]_i_1__3_n_0
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.325     2.556    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.404     2.152    
    SLICE_X1Y72          FDCE (Hold_fdce_C_D)         0.107     2.259    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.166ns (36.138%)  route 0.293ns (63.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.346     2.190    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.138     2.328 f  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.293     2.622    ADC2/LTC2195_SPI_inst/counter[0]
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.028     2.650 r  ADC2/LTC2195_SPI_inst/counter_f[0]_i_1__3/O
                         net (fo=1, routed)           0.000     2.650    ADC2/LTC2195_SPI_inst/counter_f[0]_i_1__3_n_0
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.408     2.639    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.449     2.190    
    SLICE_X1Y71          FDCE (Hold_fdce_C_D)         0.107     2.297    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.352    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/LTC2195_SPI_inst/spi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/LTC2195_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X1Y72  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X1Y72  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X1Y72  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X2Y74  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            0.700         10.000      9.300      SLICE_X1Y74  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X1Y73  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X1Y73  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X1Y72  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X1Y72  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X1Y72  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X1Y72  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X2Y74  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y72  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y72  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y72  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X0Y73  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X0Y73  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y74  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y73  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y73  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y73  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y73  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y73  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y73  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y74  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        3.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.204ns (25.672%)  route 0.591ns (74.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 12.312 - 5.000 ) 
    Source Clock Delay      (SCD):    7.895ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.747     4.282    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.329     7.895    DAC0/clkD
    SLICE_X0Y192         FDRE                                         r  DAC0/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y192         FDRE (Prop_fdre_C_Q)         0.204     8.099 r  DAC0/data_in_reg[2]/Q
                         net (fo=2, routed)           0.591     8.690    DAC0/data_in[2]
    OLOGIC_X0Y196        ODDR                                         r  DAC0/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.255    12.312    DAC0/clkD
    OLOGIC_X0Y196        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism              0.602    12.914    
                         clock uncertainty           -0.072    12.843    
    OLOGIC_X0Y196        ODDR (Setup_oddr_C_D1)      -0.583    12.260    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.260    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.223ns (30.247%)  route 0.514ns (69.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 12.312 - 5.000 ) 
    Source Clock Delay      (SCD):    7.895ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.747     4.282    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.329     7.895    DAC0/clkD
    SLICE_X0Y192         FDRE                                         r  DAC0/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y192         FDRE (Prop_fdre_C_Q)         0.223     8.118 r  DAC0/data_in_reg[20]/Q
                         net (fo=2, routed)           0.514     8.633    DAC0/data_in[20]
    OLOGIC_X0Y196        ODDR                                         r  DAC0/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.255    12.312    DAC0/clkD
    OLOGIC_X0Y196        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism              0.602    12.914    
                         clock uncertainty           -0.072    12.843    
    OLOGIC_X0Y196        ODDR (Setup_oddr_C_D2)      -0.473    12.370    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.204ns (32.779%)  route 0.418ns (67.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    8.055ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.747     4.282    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.489     8.055    DAC0/clkD
    SLICE_X0Y206         FDRE                                         r  DAC0/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDRE (Prop_fdre_C_Q)         0.204     8.259 r  DAC0/data_in_reg[3]/Q
                         net (fo=1, routed)           0.418     8.678    DAC0/data_in[3]
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.383    12.440    DAC0/clkD
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism              0.632    13.072    
                         clock uncertainty           -0.072    13.001    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D1)      -0.583    12.418    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.204ns (37.110%)  route 0.346ns (62.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.300ns = ( 12.300 - 5.000 ) 
    Source Clock Delay      (SCD):    7.878ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.747     4.282    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.312     7.878    DAC0/clkD
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_fdre_C_Q)         0.204     8.082 r  DAC0/data_in_reg[4]/Q
                         net (fo=1, routed)           0.346     8.428    DAC0/data_in[4]
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.243    12.300    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism              0.602    12.902    
                         clock uncertainty           -0.072    12.831    
    OLOGIC_X0Y174        ODDR (Setup_oddr_C_D1)      -0.583    12.248    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.204ns (38.296%)  route 0.329ns (61.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.310ns = ( 12.310 - 5.000 ) 
    Source Clock Delay      (SCD):    7.895ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.747     4.282    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.329     7.895    DAC0/clkD
    SLICE_X0Y192         FDRE                                         r  DAC0/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y192         FDRE (Prop_fdre_C_Q)         0.204     8.099 r  DAC0/data_in_reg[2]/Q
                         net (fo=2, routed)           0.329     8.428    DAC0/data_in[2]
    OLOGIC_X0Y192        ODDR                                         r  DAC0/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.253    12.310    DAC0/clkD
    OLOGIC_X0Y192        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
                         clock pessimism              0.602    12.912    
                         clock uncertainty           -0.072    12.841    
    OLOGIC_X0Y192        ODDR (Setup_oddr_C_D1)      -0.583    12.258    DAC0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.833ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.204ns (38.590%)  route 0.325ns (61.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.310ns = ( 12.310 - 5.000 ) 
    Source Clock Delay      (SCD):    7.896ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.747     4.282    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.330     7.896    DAC0/clkD
    SLICE_X0Y194         FDRE                                         r  DAC0/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.204     8.100 r  DAC0/data_in_reg[6]/Q
                         net (fo=1, routed)           0.325     8.425    DAC0/data_in[6]
    OLOGIC_X0Y194        ODDR                                         r  DAC0/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.253    12.310    DAC0/clkD
    OLOGIC_X0Y194        ODDR                                         r  DAC0/pins[6].ODDR_inst/C
                         clock pessimism              0.602    12.912    
                         clock uncertainty           -0.072    12.841    
    OLOGIC_X0Y194        ODDR (Setup_oddr_C_D1)      -0.583    12.258    DAC0/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  3.833    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.204ns (38.590%)  route 0.325ns (61.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.442ns = ( 12.442 - 5.000 ) 
    Source Clock Delay      (SCD):    8.056ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.747     4.282    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.490     8.056    DAC0/clkD
    SLICE_X0Y202         FDRE                                         r  DAC0/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_fdre_C_Q)         0.204     8.260 r  DAC0/data_in_reg[11]/Q
                         net (fo=1, routed)           0.325     8.585    DAC0/data_in[11]
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.385    12.442    DAC0/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism              0.632    13.074    
                         clock uncertainty           -0.072    13.003    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D1)      -0.583    12.420    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.204ns (38.590%)  route 0.325ns (61.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.442ns = ( 12.442 - 5.000 ) 
    Source Clock Delay      (SCD):    8.056ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.747     4.282    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.490     8.056    DAC0/clkD
    SLICE_X0Y246         FDRE                                         r  DAC0/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y246         FDRE (Prop_fdre_C_Q)         0.204     8.260 r  DAC0/data_in_reg[15]/Q
                         net (fo=1, routed)           0.325     8.585    DAC0/data_in[15]
    OLOGIC_X0Y246        ODDR                                         r  DAC0/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.385    12.442    DAC0/clkD
    OLOGIC_X0Y246        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
                         clock pessimism              0.632    13.074    
                         clock uncertainty           -0.072    13.003    
    OLOGIC_X0Y246        ODDR (Setup_oddr_C_D1)      -0.583    12.420    DAC0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.204ns (38.590%)  route 0.325ns (61.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.442ns = ( 12.442 - 5.000 ) 
    Source Clock Delay      (SCD):    8.056ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.747     4.282    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.490     8.056    DAC0/clkD
    SLICE_X0Y204         FDRE                                         r  DAC0/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y204         FDRE (Prop_fdre_C_Q)         0.204     8.260 r  DAC0/data_in_reg[1]/Q
                         net (fo=1, routed)           0.325     8.585    DAC0/data_in[1]
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.385    12.442    DAC0/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism              0.632    13.074    
                         clock uncertainty           -0.072    13.003    
    OLOGIC_X0Y204        ODDR (Setup_oddr_C_D1)      -0.583    12.420    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.204ns (38.590%)  route 0.325ns (61.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    8.054ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.747     4.282    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.488     8.054    DAC0/clkD
    SLICE_X0Y240         FDRE                                         r  DAC0/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y240         FDRE (Prop_fdre_C_Q)         0.204     8.258 r  DAC0/data_in_reg[7]/Q
                         net (fo=1, routed)           0.325     8.583    DAC0/data_in[7]
    OLOGIC_X0Y240        ODDR                                         r  DAC0/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.383    12.440    DAC0/clkD
    OLOGIC_X0Y240        ODDR                                         r  DAC0/pins[7].ODDR_inst/C
                         clock pessimism              0.632    13.072    
                         clock uncertainty           -0.072    13.001    
    OLOGIC_X0Y240        ODDR (Setup_oddr_C_D1)      -0.583    12.418    DAC0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  3.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.131%)  route 0.193ns (65.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.093ns
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.697     1.796    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.587     3.390    DAC0/clkD
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_fdre_C_Q)         0.100     3.490 r  DAC0/data_in_reg[22]/Q
                         net (fo=1, routed)           0.193     3.683    DAC0/data_in[22]
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.822     4.093    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism             -0.641     3.452    
    OLOGIC_X0Y174        ODDR (Hold_oddr_C_D2)       -0.087     3.365    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.365    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.934%)  route 0.195ns (66.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.203ns
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.697     1.796    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.679     3.482    DAC0/clkD
    SLICE_X0Y206         FDRE                                         r  DAC0/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDRE (Prop_fdre_C_Q)         0.100     3.582 r  DAC0/data_in_reg[21]/Q
                         net (fo=1, routed)           0.195     3.777    DAC0/data_in[21]
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.932     4.203    DAC0/clkD
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism             -0.661     3.542    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D2)       -0.087     3.455    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.834%)  route 0.196ns (66.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.203ns
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.697     1.796    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.679     3.482    DAC0/clkD
    SLICE_X0Y206         FDRE                                         r  DAC0/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDRE (Prop_fdre_C_Q)         0.100     3.582 r  DAC0/data_in_reg[27]/Q
                         net (fo=1, routed)           0.196     3.778    DAC0/data_in[27]
    OLOGIC_X0Y206        ODDR                                         r  DAC0/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.932     4.203    DAC0/clkD
    OLOGIC_X0Y206        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism             -0.661     3.542    
    OLOGIC_X0Y206        ODDR (Hold_oddr_C_D2)       -0.087     3.455    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.821%)  route 0.205ns (67.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.193ns
    Source Clock Delay      (SCD):    3.469ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.697     1.796    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.666     3.469    DAC0/clkD
    SLICE_X0Y224         FDRE                                         r  DAC0/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y224         FDRE (Prop_fdre_C_Q)         0.100     3.569 r  DAC0/data_in_reg[23]/Q
                         net (fo=1, routed)           0.205     3.774    DAC0/data_in[23]
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.922     4.193    DAC0/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism             -0.661     3.532    
    OLOGIC_X0Y224        ODDR (Hold_oddr_C_D2)       -0.087     3.445    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.774    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.821%)  route 0.205ns (67.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.194ns
    Source Clock Delay      (SCD):    3.471ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.697     1.796    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.668     3.471    DAC0/clkD
    SLICE_X0Y222         FDRE                                         r  DAC0/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y222         FDRE (Prop_fdre_C_Q)         0.100     3.571 r  DAC0/data_in_reg[31]/Q
                         net (fo=1, routed)           0.205     3.776    DAC0/data_in[31]
    OLOGIC_X0Y222        ODDR                                         r  DAC0/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.923     4.194    DAC0/clkD
    OLOGIC_X0Y222        ODDR                                         r  DAC0/pins[13].ODDR_inst/C
                         clock pessimism             -0.661     3.533    
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D2)       -0.087     3.446    DAC0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.446    
                         arrival time                           3.776    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.821%)  route 0.205ns (67.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.094ns
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.697     1.796    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.589     3.392    DAC0/clkD
    SLICE_X0Y178         FDRE                                         r  DAC0/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y178         FDRE (Prop_fdre_C_Q)         0.100     3.492 r  DAC0/data_in_reg[28]/Q
                         net (fo=1, routed)           0.205     3.697    DAC0/data_in[28]
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.823     4.094    DAC0/clkD
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/C
                         clock pessimism             -0.641     3.453    
    OLOGIC_X0Y178        ODDR (Hold_oddr_C_D2)       -0.087     3.366    DAC0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           3.697    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.821%)  route 0.205ns (67.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.095ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.697     1.796    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.590     3.393    DAC0/clkD
    SLICE_X0Y170         FDRE                                         r  DAC0/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_fdre_C_Q)         0.100     3.493 r  DAC0/data_in_reg[30]/Q
                         net (fo=1, routed)           0.205     3.698    DAC0/data_in[30]
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.824     4.095    DAC0/clkD
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism             -0.641     3.454    
    OLOGIC_X0Y170        ODDR (Hold_oddr_C_D2)       -0.087     3.367    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.821%)  route 0.205ns (67.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.205ns
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.697     1.796    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.680     3.483    DAC0/clkD
    SLICE_X0Y202         FDRE                                         r  DAC0/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_fdre_C_Q)         0.100     3.583 r  DAC0/data_in_reg[29]/Q
                         net (fo=1, routed)           0.205     3.788    DAC0/data_in[29]
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.934     4.205    DAC0/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism             -0.661     3.544    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D2)       -0.087     3.457    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.821%)  route 0.205ns (67.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.204ns
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.697     1.796    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.679     3.482    DAC0/clkD
    SLICE_X0Y246         FDRE                                         r  DAC0/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y246         FDRE (Prop_fdre_C_Q)         0.100     3.582 r  DAC0/data_in_reg[33]/Q
                         net (fo=1, routed)           0.205     3.787    DAC0/data_in[33]
    OLOGIC_X0Y246        ODDR                                         r  DAC0/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.933     4.204    DAC0/clkD
    OLOGIC_X0Y246        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
                         clock pessimism             -0.661     3.543    
    OLOGIC_X0Y246        ODDR (Hold_oddr_C_D2)       -0.087     3.456    DAC0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.456    
                         arrival time                           3.787    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.821%)  route 0.205ns (67.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.204ns
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.697     1.796    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.679     3.482    DAC0/clkD
    SLICE_X0Y204         FDRE                                         r  DAC0/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y204         FDRE (Prop_fdre_C_Q)         0.100     3.582 r  DAC0/data_in_reg[19]/Q
                         net (fo=1, routed)           0.205     3.787    DAC0/data_in[19]
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.933     4.204    DAC0/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism             -0.661     3.543    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D2)       -0.087     3.456    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.456    
                         arrival time                           3.787    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    DAC0/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y208    DAC0/pins[3].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y174    DAC0/pins[4].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y224    DAC0/pins[5].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y194    DAC0/pins[6].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y240    DAC0/pins[7].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y190    DAC0/pins[8].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y206    DAC0/pins[9].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y196    DAC0/pins[0].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y222     DAC0/data_in_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y173     DAC0/data_in_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y202     DAC0/data_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y170     DAC0/data_in_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y246     DAC0/data_in_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y204     DAC0/data_in_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y224     DAC0/data_in_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y178     DAC0/data_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y192     DAC0/data_in_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y206     DAC0/data_in_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y178     DAC0/data_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y202     DAC0/data_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y170     DAC0/data_in_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y164     DAC0/data_in_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y246     DAC0/data_in_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y204     DAC0/data_in_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y204     DAC0/data_in_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y192     DAC0/data_in_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y206     DAC0/data_in_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y173     DAC0/data_in_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y6    DAC0/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y160    DAC0/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkPS_int
  To Clock:  clkPS_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkPS_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y5    ADC1/BUFG_clkPS/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.070         10.000      8.930      OLOGIC_X0Y42     ADC1/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        7.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.509ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.613ns  (logic 0.223ns (8.534%)  route 2.390ns (91.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 17.847 - 11.250 ) 
    Source Clock Delay      (SCD):    6.885ns = ( 8.135 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.335     8.135    ADC1/clk_div
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.223     8.358 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           2.390    10.748    ADC1/bit_slip
    ILOGIC_X0Y28         ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA4                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    11.991 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    13.488    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    13.571 r  BUFG_inst/O
                         net (fo=256, routed)         1.249    14.820    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    14.893 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.335    16.228    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.311 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.536    17.847    ADC1/clk_div
    ILOGIC_X0Y28         ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    18.349    
                         clock uncertainty           -0.080    18.270    
    ILOGIC_X0Y28         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    18.258    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         18.258    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  7.509    

Slack (MET) :             7.749ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.382ns  (logic 0.223ns (9.362%)  route 2.159ns (90.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 17.855 - 11.250 ) 
    Source Clock Delay      (SCD):    6.885ns = ( 8.135 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.335     8.135    ADC1/clk_div
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.223     8.358 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           2.159    10.517    ADC1/bit_slip
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA4                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    11.991 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    13.488    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    13.571 r  BUFG_inst/O
                         net (fo=256, routed)         1.249    14.820    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    14.893 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.335    16.228    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.311 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.544    17.855    ADC1/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    18.357    
                         clock uncertainty           -0.080    18.278    
    ILOGIC_X0Y36         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    18.266    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         18.266    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                  7.749    

Slack (MET) :             8.849ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.012ns  (logic 0.223ns (22.037%)  route 0.789ns (77.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 17.512 - 11.250 ) 
    Source Clock Delay      (SCD):    6.885ns = ( 8.135 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.335     8.135    ADC1/clk_div
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.223     8.358 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.789     9.147    ADC1/bit_slip
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA4                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    11.991 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    13.488    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    13.571 r  BUFG_inst/O
                         net (fo=256, routed)         1.249    14.820    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    14.893 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.335    16.228    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.311 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.201    17.512    ADC1/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.575    18.087    
                         clock uncertainty           -0.080    18.008    
    ILOGIC_X0Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.996    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.996    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  8.849    

Slack (MET) :             9.093ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.772ns  (logic 0.223ns (28.887%)  route 0.549ns (71.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.266ns = ( 17.516 - 11.250 ) 
    Source Clock Delay      (SCD):    6.885ns = ( 8.135 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.335     8.135    ADC1/clk_div
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.223     8.358 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.549     8.907    ADC1/bit_slip
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA4                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    11.991 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    13.488    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    13.571 r  BUFG_inst/O
                         net (fo=256, routed)         1.249    14.820    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    14.893 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.335    16.228    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.311 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.205    17.516    ADC1/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.575    18.091    
                         clock uncertainty           -0.080    18.012    
    ILOGIC_X0Y140        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    18.000    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         18.000    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  9.093    

Slack (MET) :             9.237ns  (required time - arrival time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.716ns  (logic 0.266ns (37.132%)  route 0.450ns (62.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 17.515 - 11.250 ) 
    Source Clock Delay      (SCD):    6.887ns = ( 8.137 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.337     8.137    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.223     8.360 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.450     8.811    ADC1/state
    SLICE_X3Y140         LUT3 (Prop_lut3_I1_O)        0.043     8.854 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.854    ADC1/counter[0]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA4                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    11.991 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    13.488    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    13.571 r  BUFG_inst/O
                         net (fo=256, routed)         1.249    14.820    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    14.893 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.335    16.228    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.311 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.204    17.515    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.622    18.137    
                         clock uncertainty           -0.080    18.058    
    SLICE_X3Y140         FDRE (Setup_fdre_C_D)        0.033    18.091    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.091    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  9.237    

Slack (MET) :             9.238ns  (required time - arrival time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.716ns  (logic 0.266ns (37.132%)  route 0.450ns (62.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 17.515 - 11.250 ) 
    Source Clock Delay      (SCD):    6.887ns = ( 8.137 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.337     8.137    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.223     8.360 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.450     8.811    ADC1/state
    SLICE_X3Y140         LUT6 (Prop_lut6_I0_O)        0.043     8.854 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     8.854    ADC1/BS_state_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA4                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    11.991 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    13.488    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    13.571 r  BUFG_inst/O
                         net (fo=256, routed)         1.249    14.820    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    14.893 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.335    16.228    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.311 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.204    17.515    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.622    18.137    
                         clock uncertainty           -0.080    18.058    
    SLICE_X3Y140         FDRE (Setup_fdre_C_D)        0.034    18.092    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         18.092    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  9.238    

Slack (MET) :             9.251ns  (required time - arrival time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.727ns  (logic 0.277ns (38.082%)  route 0.450ns (61.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 17.515 - 11.250 ) 
    Source Clock Delay      (SCD):    6.887ns = ( 8.137 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.337     8.137    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.223     8.360 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.450     8.811    ADC1/state
    SLICE_X3Y140         LUT4 (Prop_lut4_I2_O)        0.054     8.865 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.865    ADC1/counter[1]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA4                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    11.991 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    13.488    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    13.571 r  BUFG_inst/O
                         net (fo=256, routed)         1.249    14.820    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    14.893 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.335    16.228    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.311 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.204    17.515    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.622    18.137    
                         clock uncertainty           -0.080    18.058    
    SLICE_X3Y140         FDRE (Setup_fdre_C_D)        0.058    18.116    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         18.116    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  9.251    

Slack (MET) :             9.264ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.602ns  (logic 0.223ns (37.047%)  route 0.379ns (62.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 17.517 - 11.250 ) 
    Source Clock Delay      (SCD):    6.885ns = ( 8.135 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.335     8.135    ADC1/clk_div
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.223     8.358 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.379     8.737    ADC1/bit_slip
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA4                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    11.991 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    13.488    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    13.571 r  BUFG_inst/O
                         net (fo=256, routed)         1.249    14.820    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    14.893 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.335    16.228    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.311 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.206    17.517    ADC1/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.575    18.092    
                         clock uncertainty           -0.080    18.013    
    ILOGIC_X0Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    18.001    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         18.001    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  9.264    

Slack (MET) :             9.300ns  (required time - arrival time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.606ns  (logic 0.266ns (43.891%)  route 0.340ns (56.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 17.514 - 11.250 ) 
    Source Clock Delay      (SCD):    6.887ns = ( 8.137 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.337     8.137    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.223     8.360 r  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.340     8.700    ADC1/state
    SLICE_X4Y140         LUT3 (Prop_lut3_I2_O)        0.043     8.743 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     8.743    ADC1/bit_slip_i_1_n_0
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA4                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    11.991 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    13.488    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    13.571 r  BUFG_inst/O
                         net (fo=256, routed)         1.249    14.820    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    14.893 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.335    16.228    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.311 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.203    17.514    ADC1/clk_div
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.575    18.089    
                         clock uncertainty           -0.080    18.010    
    SLICE_X4Y140         FDRE (Setup_fdre_C_D)        0.034    18.044    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         18.044    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  9.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.324%)  route 0.142ns (52.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 4.814 - 1.250 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 4.190 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.610     4.190    ADC1/clk_div
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.100     4.290 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.142     4.433    ADC1/bit_slip
    SLICE_X4Y140         LUT3 (Prop_lut3_I0_O)        0.028     4.461 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     4.461    ADC1/bit_slip_i_1_n_0
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     1.701 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.466    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.496 r  BUFG_inst/O
                         net (fo=256, routed)         0.803     3.299    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.352 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.974    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.004 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.810     4.814    ADC1/clk_div
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.624     4.190    
    SLICE_X4Y140         FDRE (Hold_fdre_C_D)         0.060     4.250    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -4.250    
                         arrival time                           4.461    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.329ns  (logic 0.100ns (30.401%)  route 0.229ns (69.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 4.818 - 1.250 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 4.190 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.610     4.190    ADC1/clk_div
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.100     4.290 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.229     4.519    ADC1/bit_slip
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     1.701 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.466    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.496 r  BUFG_inst/O
                         net (fo=256, routed)         0.803     3.299    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.352 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.974    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.004 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.814     4.818    ADC1/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.592     4.226    
    ILOGIC_X0Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.293    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.293    
                         arrival time                           4.519    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.321ns  (logic 0.160ns (49.843%)  route 0.161ns (50.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 4.816 - 1.250 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 4.192 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.612     4.192    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.091     4.283 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.161     4.444    ADC1/counter_reg_n_0_[1]
    SLICE_X3Y140         LUT4 (Prop_lut4_I0_O)        0.069     4.513 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.513    ADC1/counter[1]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     1.701 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.466    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.496 r  BUFG_inst/O
                         net (fo=256, routed)         0.803     3.299    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.352 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.974    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.004 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.812     4.816    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.624     4.192    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.075     4.267    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.267    
                         arrival time                           4.513    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.315ns  (logic 0.155ns (49.205%)  route 0.160ns (50.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 4.816 - 1.250 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 4.192 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.612     4.192    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.091     4.283 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.160     4.443    ADC1/counter_reg_n_0_[1]
    SLICE_X3Y140         LUT6 (Prop_lut6_I1_O)        0.064     4.507 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     4.507    ADC1/BS_state_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     1.701 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.466    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.496 r  BUFG_inst/O
                         net (fo=256, routed)         0.803     3.299    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.352 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.974    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.004 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.812     4.816    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.624     4.192    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.060     4.252    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.507    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.371%)  route 0.189ns (59.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 4.816 - 1.250 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 4.192 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.612     4.192    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.100     4.292 f  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.189     4.481    ADC1/counter_reg_n_0_[0]
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.028     4.509 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.509    ADC1/counter[0]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     1.701 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.466    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.496 r  BUFG_inst/O
                         net (fo=256, routed)         0.803     3.299    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.352 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.974    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.004 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.812     4.816    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.624     4.192    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.060     4.252    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.509    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.417ns  (logic 0.100ns (23.983%)  route 0.317ns (76.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 4.818 - 1.250 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 4.190 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.610     4.190    ADC1/clk_div
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.100     4.290 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.317     4.607    ADC1/bit_slip
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     1.701 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.466    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.496 r  BUFG_inst/O
                         net (fo=256, routed)         0.803     3.299    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.352 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.974    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.004 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.814     4.818    ADC1/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.592     4.226    
    ILOGIC_X0Y140        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.293    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.293    
                         arrival time                           4.607    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.545ns  (logic 0.100ns (18.351%)  route 0.445ns (81.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns = ( 4.813 - 1.250 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 4.190 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.610     4.190    ADC1/clk_div
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.100     4.290 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.445     4.735    ADC1/bit_slip
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     1.701 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.466    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.496 r  BUFG_inst/O
                         net (fo=256, routed)         0.803     3.299    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.352 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.974    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.004 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.809     4.813    ADC1/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.592     4.221    
    ILOGIC_X0Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.288    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.288    
                         arrival time                           4.735    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.250ns  (logic 0.100ns (8.001%)  route 1.150ns (91.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 4.958 - 1.250 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 4.190 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.610     4.190    ADC1/clk_div
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.100     4.290 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.150     5.440    ADC1/bit_slip
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     1.701 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.466    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.496 r  BUFG_inst/O
                         net (fo=256, routed)         0.803     3.299    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.352 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.974    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.004 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.954     4.958    ADC1/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.432     4.526    
    ILOGIC_X0Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.593    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.593    
                         arrival time                           5.440    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.371ns  (logic 0.100ns (7.293%)  route 1.271ns (92.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns = ( 4.951 - 1.250 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 4.190 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.610     4.190    ADC1/clk_div
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.100     4.290 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.271     5.561    ADC1/bit_slip
    ILOGIC_X0Y28         ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     1.701 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.466    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.496 r  BUFG_inst/O
                         net (fo=256, routed)         0.803     3.299    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.352 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.974    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.004 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.947     4.951    ADC1/clk_div
    ILOGIC_X0Y28         ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.432     4.519    
    ILOGIC_X0Y28         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.586    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.586    
                         arrival time                           5.561    
  -------------------------------------------------------------------
                         slack                                  0.975    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3    ADC1/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y36     ADC1/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y28     ADC1/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y142    ADC1/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y134    ADC1/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y140    ADC1/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X3Y140     ADC1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X4Y140     ADC1/bit_slip_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X3Y140     ADC1/counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X3Y140     ADC1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X3Y140     ADC1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y140     ADC1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y140     ADC1/BS_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y140     ADC1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y140     ADC1/BS_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y140     ADC1/bit_slip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y140     ADC1/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y140     ADC1/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y140     ADC1/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y140     ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y140     ADC1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y140     ADC1/BS_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y140     ADC1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y140     ADC1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y140     ADC1/BS_state_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.159ns,  Total Violation       -0.159ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.250       -0.159     BUFGCTRL_X0Y4    ADC1/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         1.250       0.179      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y36     ADC1/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y36     ADC1/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y28     ADC1/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y28     ADC1/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y142    ADC1/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y142    ADC1/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y134    ADC1/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y134    ADC1/pins[3].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.774ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.497ns (27.661%)  route 1.300ns (72.339%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.681 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.857     5.913    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y76          LUT4 (Prop_lut4_I2_O)        0.054     5.967 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0/O
                         net (fo=1, routed)           0.443     6.409    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I5_O)        0.137     6.546 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.546    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X7Y75          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.360    13.681    ADC2/clk_in
    SLICE_X7Y75          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism              0.214    13.895    
                         clock uncertainty           -0.035    13.860    
    SLICE_X7Y75          FDCE (Setup_fdce_C_D)        0.033    13.893    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         13.893    
                         arrival time                          -6.546    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.676ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.349ns (24.480%)  route 1.077ns (75.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.682 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.857     5.913    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y76          LUT4 (Prop_lut4_I1_O)        0.043     5.956 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.220     6.175    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X5Y76          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.361    13.682    ADC2/clk_in
    SLICE_X5Y76          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.214    13.896    
                         clock uncertainty           -0.035    13.861    
    SLICE_X5Y76          FDCE (Setup_fdce_C_D)       -0.010    13.851    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         13.851    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                  7.676    

Slack (MET) :             7.736ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.349ns (24.695%)  route 1.064ns (75.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           1.064     6.120    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y79          LUT6 (Prop_lut6_I3_O)        0.043     6.163 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     6.163    ADC2/LTC2195_SPI_inst_n_1
    SLICE_X5Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.365    13.686    ADC2/clk_in
    SLICE_X5Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.214    13.900    
                         clock uncertainty           -0.035    13.865    
    SLICE_X5Y79          FDCE (Setup_fdce_C_D)        0.034    13.899    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         13.899    
                         arrival time                          -6.163    
  -------------------------------------------------------------------
                         slack                                  7.736    

Slack (MET) :             7.846ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.349ns (26.782%)  route 0.954ns (73.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.954     6.010    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.043     6.053 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000     6.053    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X4Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.365    13.686    ADC2/clk_in
    SLICE_X4Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism              0.214    13.900    
                         clock uncertainty           -0.035    13.865    
    SLICE_X4Y79          FDCE (Setup_fdce_C_D)        0.034    13.899    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         13.899    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                  7.846    

Slack (MET) :             7.861ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.358ns (27.284%)  route 0.954ns (72.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.954     6.010    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.052     6.062 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000     6.062    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X4Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.365    13.686    ADC2/clk_in
    SLICE_X4Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism              0.214    13.900    
                         clock uncertainty           -0.035    13.865    
    SLICE_X4Y79          FDCE (Setup_fdce_C_D)        0.058    13.923    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         13.923    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                  7.861    

Slack (MET) :             7.935ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.349ns (28.769%)  route 0.864ns (71.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 13.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.864     5.920    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y79          LUT6 (Prop_lut6_I4_O)        0.043     5.963 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000     5.963    ADC2/LTC2195_SPI_inst_n_2
    SLICE_X5Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.365    13.686    ADC2/clk_in
    SLICE_X5Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.214    13.900    
                         clock uncertainty           -0.035    13.865    
    SLICE_X5Y79          FDCE (Setup_fdce_C_D)        0.033    13.898    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  7.935    

Slack (MET) :             7.938ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.349ns (28.935%)  route 0.857ns (71.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.682 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.857     5.913    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.043     5.956 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000     5.956    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X4Y76          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.361    13.682    ADC2/clk_in
    SLICE_X4Y76          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.214    13.896    
                         clock uncertainty           -0.035    13.861    
    SLICE_X4Y76          FDCE (Setup_fdce_C_D)        0.033    13.894    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         13.894    
                         arrival time                          -5.956    
  -------------------------------------------------------------------
                         slack                                  7.938    

Slack (MET) :             7.952ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.360ns (29.577%)  route 0.857ns (70.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.682 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.495     4.030    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.204     4.234 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.515     4.749    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.306     5.055 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.857     5.913    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.054     5.967 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1__0/O
                         net (fo=1, routed)           0.000     5.967    ADC2/LTC2195_SPI_inst_n_3
    SLICE_X4Y76          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.361    13.682    ADC2/clk_in
    SLICE_X4Y76          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism              0.214    13.896    
                         clock uncertainty           -0.035    13.861    
    SLICE_X4Y76          FDCE (Setup_fdce_C_D)        0.058    13.919    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         13.919    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                  7.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.171ns (24.354%)  route 0.531ns (75.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.271     2.115    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.138     2.253 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.531     2.784    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.033     2.817 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.817    ADC2/LTC2195_SPI_inst_n_3
    SLICE_X4Y76          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.869     2.115    ADC2/clk_in
    SLICE_X4Y76          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.147     1.968    
    SLICE_X4Y76          FDCE (Hold_fdce_C_D)         0.075     2.043    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.166ns (23.985%)  route 0.526ns (76.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.271     2.115    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.138     2.253 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.526     2.779    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y79          LUT6 (Prop_lut6_I4_O)        0.028     2.807 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.807    ADC2/LTC2195_SPI_inst_n_2
    SLICE_X5Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.873     2.119    ADC2/clk_in
    SLICE_X5Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.147     1.972    
    SLICE_X5Y79          FDCE (Hold_fdce_C_D)         0.060     2.032    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.166ns (23.811%)  route 0.531ns (76.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.271     2.115    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.138     2.253 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.531     2.784    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.028     2.812 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.812    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X4Y76          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.869     2.115    ADC2/clk_in
    SLICE_X4Y76          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.147     1.968    
    SLICE_X4Y76          FDCE (Hold_fdce_C_D)         0.060     2.028    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.167ns (22.473%)  route 0.576ns (77.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.271     2.115    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.138     2.253 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.576     2.829    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.029     2.858 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.858    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X4Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.873     2.119    ADC2/clk_in
    SLICE_X4Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.147     1.972    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.075     2.047    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.166ns (22.369%)  route 0.576ns (77.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.271     2.115    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.138     2.253 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.576     2.829    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.028     2.857 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.857    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X4Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.873     2.119    ADC2/clk_in
    SLICE_X4Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.147     1.972    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.061     2.033    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.166ns (20.718%)  route 0.635ns (79.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.271     2.115    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.138     2.253 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.635     2.888    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y79          LUT6 (Prop_lut6_I3_O)        0.028     2.916 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.916    ADC2/LTC2195_SPI_inst_n_1
    SLICE_X5Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.873     2.119    ADC2/clk_in
    SLICE_X5Y79          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     1.972    
    SLICE_X5Y79          FDCE (Hold_fdce_C_D)         0.061     2.033    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.166ns (20.681%)  route 0.637ns (79.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.271     2.115    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.138     2.253 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.531     2.784    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y76          LUT4 (Prop_lut4_I1_O)        0.028     2.812 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.106     2.918    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X5Y76          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.869     2.115    ADC2/clk_in
    SLICE_X5Y76          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     1.968    
    SLICE_X5Y76          FDCE (Hold_fdce_C_D)         0.047     2.015    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.240ns (24.127%)  route 0.755ns (75.873%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.654     1.753    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.091     1.844 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.271     2.115    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.138     2.253 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.531     2.784    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y76          LUT4 (Prop_lut4_I2_O)        0.033     2.817 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0/O
                         net (fo=1, routed)           0.224     3.041    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I5_O)        0.069     3.110 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.110    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X7Y75          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.868     2.114    ADC2/clk_in
    SLICE_X7Y75          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.147     1.967    
    SLICE_X7Y75          FDCE (Hold_fdce_C_D)         0.060     2.027    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  1.083    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.622ns  (logic 0.043ns (6.918%)  route 0.579ns (93.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.682 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns = ( 9.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     5.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     7.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.492     9.027    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.223     9.250 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.579     9.829    ADC2/spi_trigger_reg_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I5_O)        0.043     9.872 f  ADC2/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     9.872    ADC2/spi_trigger_i_1__0_n_0
    SLICE_X4Y76          FDCE                                         f  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.361    13.682    ADC2/clk_in
    SLICE_X4Y76          FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism              0.214    13.896    
                         clock uncertainty           -0.035    13.861    
    SLICE_X4Y76          FDCE (Setup_fdce_C_D)        0.034    13.895    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  4.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.028ns (8.149%)  route 0.316ns (91.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.652     1.751    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.100     1.851 r  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.316     2.167    ADC2/spi_trigger_reg_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I5_O)        0.028     2.195 r  ADC2/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     2.195    ADC2/spi_trigger_i_1__0_n_0
    SLICE_X4Y76          FDCE                                         r  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.869     2.115    ADC2/clk_in
    SLICE_X4Y76          FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism             -0.147     1.968    
    SLICE_X4Y76          FDCE (Hold_fdce_C_D)         0.061     2.029    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.166ns  (logic 0.468ns (21.604%)  route 1.698ns (78.396%))
  Logic Levels:           0  
  Clock Path Skew:        -3.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 13.510 - 10.000 ) 
    Source Clock Delay      (SCD):    6.889ns = ( 8.139 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.339     8.139    ADC1/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.468     8.607 r  ADC1/pins[2].ISERDESE2_inst/Q4
                         net (fo=1, routed)           1.698    10.306    ADC1/data_out_20
    SLICE_X0Y193         FDRE                                         r  ADC1/ADC1_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.189    13.510    ADC1/clk_in
    SLICE_X0Y193         FDRE                                         r  ADC1/ADC1_out_reg[7]/C
                         clock pessimism              0.214    13.724    
                         clock uncertainty           -0.194    13.531    
    SLICE_X0Y193         FDRE (Setup_fdre_C_D)       -0.031    13.500    ADC1/ADC1_out_reg[7]
  -------------------------------------------------------------------
                         required time                         13.500    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.059ns  (logic 0.468ns (22.729%)  route 1.591ns (77.271%))
  Logic Levels:           0  
  Clock Path Skew:        -3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 13.504 - 10.000 ) 
    Source Clock Delay      (SCD):    6.889ns = ( 8.139 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.339     8.139    ADC1/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.468     8.607 r  ADC1/pins[2].ISERDESE2_inst/Q3
                         net (fo=1, routed)           1.591    10.198    ADC1/data_out_21
    SLICE_X0Y183         FDRE                                         r  ADC1/ADC1_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.183    13.504    ADC1/clk_in
    SLICE_X0Y183         FDRE                                         r  ADC1/ADC1_out_reg[5]/C
                         clock pessimism              0.214    13.718    
                         clock uncertainty           -0.194    13.525    
    SLICE_X0Y183         FDRE (Setup_fdre_C_D)       -0.031    13.494    ADC1/ADC1_out_reg[5]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.930ns  (logic 0.468ns (24.245%)  route 1.462ns (75.755%))
  Logic Levels:           0  
  Clock Path Skew:        -3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 13.504 - 10.000 ) 
    Source Clock Delay      (SCD):    6.889ns = ( 8.139 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.339     8.139    ADC1/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.468     8.607 r  ADC1/pins[2].ISERDESE2_inst/Q7
                         net (fo=1, routed)           1.462    10.070    ADC1/data_out_17
    SLICE_X0Y183         FDRE                                         r  ADC1/ADC1_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.183    13.504    ADC1/clk_in
    SLICE_X0Y183         FDRE                                         r  ADC1/ADC1_out_reg[13]/C
                         clock pessimism              0.214    13.718    
                         clock uncertainty           -0.194    13.525    
    SLICE_X0Y183         FDRE (Setup_fdre_C_D)       -0.022    13.503    ADC1/ADC1_out_reg[13]
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.766ns  (logic 0.468ns (26.493%)  route 1.298ns (73.507%))
  Logic Levels:           0  
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 13.496 - 10.000 ) 
    Source Clock Delay      (SCD):    6.889ns = ( 8.139 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.339     8.139    ADC1/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.468     8.607 r  ADC1/pins[2].ISERDESE2_inst/Q2
                         net (fo=1, routed)           1.298     9.906    ADC1/data_out_22
    SLICE_X0Y174         FDRE                                         r  ADC1/ADC1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.175    13.496    ADC1/clk_in
    SLICE_X0Y174         FDRE                                         r  ADC1/ADC1_out_reg[3]/C
                         clock pessimism              0.214    13.710    
                         clock uncertainty           -0.194    13.517    
    SLICE_X0Y174         FDRE (Setup_fdre_C_D)       -0.019    13.498    ADC1/ADC1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.750ns  (logic 0.468ns (26.749%)  route 1.282ns (73.251%))
  Logic Levels:           0  
  Clock Path Skew:        -3.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 13.510 - 10.000 ) 
    Source Clock Delay      (SCD):    6.889ns = ( 8.139 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.339     8.139    ADC1/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.468     8.607 r  ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=1, routed)           1.282     9.889    ADC1/data_out_16
    SLICE_X0Y193         FDRE                                         r  ADC1/ADC1_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.189    13.510    ADC1/clk_in
    SLICE_X0Y193         FDRE                                         r  ADC1/ADC1_out_reg[15]/C
                         clock pessimism              0.214    13.724    
                         clock uncertainty           -0.194    13.531    
    SLICE_X0Y193         FDRE (Setup_fdre_C_D)       -0.022    13.509    ADC1/ADC1_out_reg[15]
  -------------------------------------------------------------------
                         required time                         13.509    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  3.620    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.658ns  (logic 0.468ns (28.230%)  route 1.190ns (71.770%))
  Logic Levels:           0  
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 13.496 - 10.000 ) 
    Source Clock Delay      (SCD):    6.889ns = ( 8.139 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.339     8.139    ADC1/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.468     8.607 r  ADC1/pins[2].ISERDESE2_inst/Q5
                         net (fo=1, routed)           1.190     9.797    ADC1/data_out_19
    SLICE_X0Y174         FDRE                                         r  ADC1/ADC1_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.175    13.496    ADC1/clk_in
    SLICE_X0Y174         FDRE                                         r  ADC1/ADC1_out_reg[9]/C
                         clock pessimism              0.214    13.710    
                         clock uncertainty           -0.194    13.517    
    SLICE_X0Y174         FDRE (Setup_fdre_C_D)       -0.019    13.498    ADC1/ADC1_out_reg[9]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.648ns  (logic 0.468ns (28.391%)  route 1.180ns (71.609%))
  Logic Levels:           0  
  Clock Path Skew:        -3.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 13.507 - 10.000 ) 
    Source Clock Delay      (SCD):    6.882ns = ( 8.132 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.332     8.132    ADC1/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.468     8.600 r  ADC1/pins[3].ISERDESE2_inst/Q2
                         net (fo=1, routed)           1.180     9.781    ADC1/data_out_30
    SLICE_X0Y163         FDRE                                         r  ADC1/ADC1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.186    13.507    ADC1/clk_in
    SLICE_X0Y163         FDRE                                         r  ADC1/ADC1_out_reg[2]/C
                         clock pessimism              0.214    13.721    
                         clock uncertainty           -0.194    13.528    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)       -0.022    13.506    ADC1/ADC1_out_reg[2]
  -------------------------------------------------------------------
                         required time                         13.506    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.524ns  (logic 0.468ns (30.704%)  route 1.056ns (69.296%))
  Logic Levels:           0  
  Clock Path Skew:        -3.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 13.507 - 10.000 ) 
    Source Clock Delay      (SCD):    6.882ns = ( 8.132 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.332     8.132    ADC1/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.468     8.600 r  ADC1/pins[3].ISERDESE2_inst/Q4
                         net (fo=1, routed)           1.056     9.657    ADC1/data_out_28
    SLICE_X0Y163         FDRE                                         r  ADC1/ADC1_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.186    13.507    ADC1/clk_in
    SLICE_X0Y163         FDRE                                         r  ADC1/ADC1_out_reg[6]/C
                         clock pessimism              0.214    13.721    
                         clock uncertainty           -0.194    13.528    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)       -0.031    13.497    ADC1/ADC1_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.497    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.528ns  (logic 0.468ns (30.626%)  route 1.060ns (69.374%))
  Logic Levels:           0  
  Clock Path Skew:        -3.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 13.507 - 10.000 ) 
    Source Clock Delay      (SCD):    6.882ns = ( 8.132 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.332     8.132    ADC1/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.468     8.600 r  ADC1/pins[3].ISERDESE2_inst/Q5
                         net (fo=1, routed)           1.060     9.660    ADC1/data_out_27
    SLICE_X0Y163         FDRE                                         r  ADC1/ADC1_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.186    13.507    ADC1/clk_in
    SLICE_X0Y163         FDRE                                         r  ADC1/ADC1_out_reg[8]/C
                         clock pessimism              0.214    13.721    
                         clock uncertainty           -0.194    13.528    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)       -0.019    13.509    ADC1/ADC1_out_reg[8]
  -------------------------------------------------------------------
                         required time                         13.509    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.484ns  (logic 0.468ns (31.541%)  route 1.016ns (68.459%))
  Logic Levels:           0  
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 13.496 - 10.000 ) 
    Source Clock Delay      (SCD):    6.889ns = ( 8.139 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.339     8.139    ADC1/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.468     8.607 r  ADC1/pins[2].ISERDESE2_inst/Q1
                         net (fo=1, routed)           1.016     9.623    ADC1/data_out_23
    SLICE_X0Y174         FDRE                                         r  ADC1/ADC1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.175    13.496    ADC1/clk_in
    SLICE_X0Y174         FDRE                                         r  ADC1/ADC1_out_reg[1]/C
                         clock pessimism              0.214    13.710    
                         clock uncertainty           -0.194    13.517    
    SLICE_X0Y174         FDRE (Setup_fdre_C_D)       -0.031    13.486    ADC1/ADC1_out_reg[1]
  -------------------------------------------------------------------
                         required time                         13.486    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  3.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.436ns  (logic 0.193ns (44.238%)  route 0.243ns (55.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    3.039ns = ( 4.289 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.709     4.289    ADC1/clk_div
    ILOGIC_X0Y28         ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y28         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.482 r  ADC1/pins[1].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.243     4.725    ADC1/p_25_out
    SLICE_X1Y29          FDRE                                         r  ADC1/ADC0_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    ADC1/clk_in
    SLICE_X1Y29          FDRE                                         r  ADC1/ADC0_out_reg[12]/C
                         clock pessimism             -0.147     2.045    
                         clock uncertainty            0.194     2.239    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.041     2.280    ADC1/ADC0_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           4.725    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.396ns  (logic 0.193ns (48.687%)  route 0.203ns (51.314%))
  Logic Levels:           0  
  Clock Path Skew:        -1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.944ns = ( 4.194 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.614     4.194    ADC1/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.387 r  ADC1/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.203     4.590    ADC1/p_0_out
    SLICE_X1Y140         FDRE                                         r  ADC1/FR_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.812     2.058    ADC1/clk_in
    SLICE_X1Y140         FDRE                                         r  ADC1/FR_out_reg[0]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.040     2.145    ADC1/FR_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           4.590    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.440ns  (logic 0.193ns (43.895%)  route 0.247ns (56.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    3.039ns = ( 4.289 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.709     4.289    ADC1/clk_div
    ILOGIC_X0Y28         ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y28         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.482 r  ADC1/pins[1].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.247     4.729    ADC1/p_27_out
    SLICE_X0Y29          FDRE                                         r  ADC1/ADC0_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    ADC1/clk_in
    SLICE_X0Y29          FDRE                                         r  ADC1/ADC0_out_reg[8]/C
                         clock pessimism             -0.147     2.045    
                         clock uncertainty            0.194     2.239    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.043     2.282    ADC1/ADC0_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           4.729    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.448ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.396ns  (logic 0.193ns (48.687%)  route 0.203ns (51.314%))
  Logic Levels:           0  
  Clock Path Skew:        -1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.944ns = ( 4.194 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.614     4.194    ADC1/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.387 r  ADC1/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.203     4.590    ADC1/p_5_out
    SLICE_X0Y140         FDRE                                         r  ADC1/FR_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.812     2.058    ADC1/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC1/FR_out_reg[5]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.038     2.143    ADC1/FR_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           4.590    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.448ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.438ns  (logic 0.193ns (44.068%)  route 0.245ns (55.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    3.039ns = ( 4.289 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.709     4.289    ADC1/clk_div
    ILOGIC_X0Y28         ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y28         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.482 r  ADC1/pins[1].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.245     4.727    ADC1/p_31_out
    SLICE_X1Y29          FDRE                                         r  ADC1/ADC0_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    ADC1/clk_in
    SLICE_X1Y29          FDRE                                         r  ADC1/ADC0_out_reg[0]/C
                         clock pessimism             -0.147     2.045    
                         clock uncertainty            0.194     2.239    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.040     2.279    ADC1/ADC0_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           4.727    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.449ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.440ns  (logic 0.193ns (43.867%)  route 0.247ns (56.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    3.039ns = ( 4.289 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.709     4.289    ADC1/clk_div
    ILOGIC_X0Y28         ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y28         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.482 r  ADC1/pins[1].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.247     4.729    ADC1/p_28_out
    SLICE_X0Y29          FDRE                                         r  ADC1/ADC0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    ADC1/clk_in
    SLICE_X0Y29          FDRE                                         r  ADC1/ADC0_out_reg[6]/C
                         clock pessimism             -0.147     2.045    
                         clock uncertainty            0.194     2.239    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.041     2.280    ADC1/ADC0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           4.729    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.450ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.438ns  (logic 0.193ns (44.068%)  route 0.245ns (55.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    3.039ns = ( 4.289 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.709     4.289    ADC1/clk_div
    ILOGIC_X0Y28         ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y28         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.482 r  ADC1/pins[1].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.245     4.727    ADC1/p_29_out
    SLICE_X0Y29          FDRE                                         r  ADC1/ADC0_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    ADC1/clk_in
    SLICE_X0Y29          FDRE                                         r  ADC1/ADC0_out_reg[4]/C
                         clock pessimism             -0.147     2.045    
                         clock uncertainty            0.194     2.239    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.038     2.277    ADC1/ADC0_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           4.727    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.451ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.441ns  (logic 0.193ns (43.799%)  route 0.248ns (56.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    3.039ns = ( 4.289 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.709     4.289    ADC1/clk_div
    ILOGIC_X0Y28         ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y28         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.482 r  ADC1/pins[1].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.248     4.730    ADC1/p_30_out
    SLICE_X0Y29          FDRE                                         r  ADC1/ADC0_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    ADC1/clk_in
    SLICE_X0Y29          FDRE                                         r  ADC1/ADC0_out_reg[2]/C
                         clock pessimism             -0.147     2.045    
                         clock uncertainty            0.194     2.239    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.040     2.279    ADC1/ADC0_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           4.730    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.453ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.441ns  (logic 0.193ns (43.781%)  route 0.248ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    3.039ns = ( 4.289 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.709     4.289    ADC1/clk_div
    ILOGIC_X0Y28         ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y28         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.482 r  ADC1/pins[1].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.248     4.730    ADC1/p_26_out
    SLICE_X1Y29          FDRE                                         r  ADC1/ADC0_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    ADC1/clk_in
    SLICE_X1Y29          FDRE                                         r  ADC1/ADC0_out_reg[10]/C
                         clock pessimism             -0.147     2.045    
                         clock uncertainty            0.194     2.239    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.038     2.277    ADC1/ADC0_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           4.730    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.484ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.438ns  (logic 0.193ns (44.096%)  route 0.245ns (55.904%))
  Logic Levels:           0  
  Clock Path Skew:        -1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.944ns = ( 4.194 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.614     4.194    ADC1/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.387 r  ADC1/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.245     4.632    ADC1/p_7_out
    SLICE_X0Y140         FDRE                                         r  ADC1/FR_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.812     2.058    ADC1/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC1/FR_out_reg[7]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.043     2.148    ADC1/FR_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           4.632    
  -------------------------------------------------------------------
                         slack                                  2.484    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.786ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.266ns (10.440%)  route 2.282ns (89.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 14.221 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.466     5.721    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y74          LUT5 (Prop_lut5_I1_O)        0.043     5.764 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           0.816     6.580    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X0Y74          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.374    14.221    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y74          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.214    14.436    
                         clock uncertainty           -0.035    14.400    
    SLICE_X0Y74          FDRE (Setup_fdre_C_CE)      -0.135    14.265    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  7.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.128ns (8.822%)  route 1.323ns (91.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.837     2.691    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y74          LUT5 (Prop_lut5_I1_O)        0.028     2.719 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           0.486     3.205    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X0Y74          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.278     2.510    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y74          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     2.362    
    SLICE_X0Y74          FDRE (Hold_fdre_C_CE)        0.057     2.419    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.786    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.952ns  (logic 0.043ns (2.203%)  route 1.909ns (97.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns = ( 9.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     5.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     7.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.492     9.027    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.223     9.250 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.828    10.079    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.043    10.122 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.081    11.203    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.214    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X1Y72          FDCE (Setup_fdce_C_CE)      -0.135    14.332    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.952ns  (logic 0.043ns (2.203%)  route 1.909ns (97.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns = ( 9.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     5.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     7.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.492     9.027    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.223     9.250 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.828    10.079    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.043    10.122 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.081    11.203    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.214    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X1Y72          FDCE (Setup_fdce_C_CE)      -0.135    14.332    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.952ns  (logic 0.043ns (2.203%)  route 1.909ns (97.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns = ( 9.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     5.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     7.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.492     9.027    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.223     9.250 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.828    10.079    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.043    10.122 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.081    11.203    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.214    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X1Y72          FDCE (Setup_fdce_C_CE)      -0.135    14.332    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.952ns  (logic 0.043ns (2.203%)  route 1.909ns (97.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns = ( 9.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     5.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     7.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.492     9.027    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.223     9.250 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.828    10.079    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.043    10.122 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.081    11.203    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              0.214    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X1Y72          FDCE (Setup_fdce_C_CE)      -0.135    14.332    ADC2/LTC2195_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.952ns  (logic 0.043ns (2.203%)  route 1.909ns (97.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns = ( 9.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     5.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     7.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.492     9.027    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.223     9.250 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.828    10.079    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.043    10.122 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.081    11.203    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              0.214    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X1Y72          FDCE (Setup_fdce_C_CE)      -0.135    14.332    ADC2/LTC2195_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.952ns  (logic 0.043ns (2.203%)  route 1.909ns (97.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns = ( 9.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     5.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     7.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.492     9.027    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.223     9.250 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.828    10.079    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.043    10.122 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.081    11.203    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.214    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X1Y72          FDCE (Setup_fdce_C_CE)      -0.135    14.332    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.034ns  (logic 0.043ns (2.114%)  route 1.991ns (97.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns = ( 9.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     5.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     7.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.492     9.027    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.223     9.250 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.828    10.079    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.043    10.122 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.163    11.285    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.558    14.405    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.214    14.619    
                         clock uncertainty           -0.035    14.584    
    SLICE_X1Y71          FDCE (Setup_fdce_C_CE)      -0.135    14.449    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -11.285    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.034ns  (logic 0.043ns (2.114%)  route 1.991ns (97.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns = ( 9.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     5.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     7.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.492     9.027    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.223     9.250 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.828    10.079    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.043    10.122 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.163    11.285    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.558    14.405    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.214    14.619    
                         clock uncertainty           -0.035    14.584    
    SLICE_X1Y71          FDCE (Setup_fdce_C_CE)      -0.135    14.449    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -11.285    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.034ns  (logic 0.043ns (2.114%)  route 1.991ns (97.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns = ( 9.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     5.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     7.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.492     9.027    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.223     9.250 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.828    10.079    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.043    10.122 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.163    11.285    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.558    14.405    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.214    14.619    
                         clock uncertainty           -0.035    14.584    
    SLICE_X1Y71          FDCE (Setup_fdce_C_CE)      -0.135    14.449    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -11.285    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.034ns  (logic 0.043ns (2.114%)  route 1.991ns (97.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns = ( 9.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     5.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     7.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.492     9.027    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.223     9.250 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.828    10.079    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.043    10.122 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.163    11.285    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.558    14.405    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.214    14.619    
                         clock uncertainty           -0.035    14.584    
    SLICE_X1Y71          FDCE (Setup_fdce_C_CE)      -0.135    14.449    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -11.285    
  -------------------------------------------------------------------
                         slack                                  3.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.028ns (2.758%)  route 0.987ns (97.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.652     1.751    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.100     1.851 r  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.501     2.352    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y74          LUT5 (Prop_lut5_I0_O)        0.028     2.380 f  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           0.486     2.866    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X0Y74          FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.278     2.510    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y74          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     2.362    
    SLICE_X0Y74          FDRE (Hold_fdre_C_CE)        0.057     2.419    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.028ns (2.257%)  route 1.212ns (97.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.652     1.751    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.100     1.851 r  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.501     2.352    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.028     2.380 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.711     3.092    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y71          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.408     2.639    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     2.492    
    SLICE_X1Y71          FDCE (Hold_fdce_C_CE)        0.057     2.549    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.028ns (2.257%)  route 1.212ns (97.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.652     1.751    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.100     1.851 r  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.501     2.352    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.028     2.380 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.711     3.092    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y71          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.408     2.639    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     2.492    
    SLICE_X1Y71          FDCE (Hold_fdce_C_CE)        0.057     2.549    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.028ns (2.257%)  route 1.212ns (97.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.652     1.751    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.100     1.851 r  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.501     2.352    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.028     2.380 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.711     3.092    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y71          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.408     2.639    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     2.492    
    SLICE_X1Y71          FDCE (Hold_fdce_C_CE)        0.057     2.549    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.028ns (2.257%)  route 1.212ns (97.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.652     1.751    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.100     1.851 r  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.501     2.352    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.028     2.380 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.711     3.092    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y71          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.408     2.639    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     2.492    
    SLICE_X1Y71          FDCE (Hold_fdce_C_CE)        0.057     2.549    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.028ns (2.257%)  route 1.212ns (97.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.652     1.751    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.100     1.851 r  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.501     2.352    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.028     2.380 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.711     3.092    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y71          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.408     2.639    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     2.492    
    SLICE_X1Y71          FDCE (Hold_fdce_C_CE)        0.057     2.549    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.028ns (2.257%)  route 1.212ns (97.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.652     1.751    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.100     1.851 r  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.501     2.352    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.028     2.380 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.711     3.092    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y71          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.408     2.639    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     2.492    
    SLICE_X1Y71          FDCE (Hold_fdce_C_CE)        0.057     2.549    ADC2/LTC2195_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.156ns (26.312%)  route 0.437ns (73.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.652     1.751    ADC2/clk_in
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.100     1.851 r  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.449     2.300    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.028     2.328 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.155     2.484    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X0Y73          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          LDCE (EnToQ_ldce_G_Q)        0.128     2.612 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=7, routed)           0.437     3.048    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I3_O)        0.028     3.076 r  ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.076    ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.317     2.548    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     2.401    
    SLICE_X1Y73          FDCE (Hold_fdce_C_D)         0.107     2.508    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.028ns (2.337%)  route 1.170ns (97.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.652     1.751    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.100     1.851 r  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.501     2.352    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.028     2.380 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.669     3.049    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y72          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.325     2.556    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     2.409    
    SLICE_X1Y72          FDCE (Hold_fdce_C_CE)        0.057     2.466    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.028ns (2.337%)  route 1.170ns (97.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.652     1.751    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.100     1.851 r  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.501     2.352    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.028     2.380 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.669     3.049    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X1Y72          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.325     2.556    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     2.409    
    SLICE_X1Y72          FDCE (Hold_fdce_C_CE)        0.057     2.466    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.583    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        1.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 0.266ns (3.593%)  route 7.137ns (96.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.378ns = ( 12.378 - 5.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.311     3.846    ADC1/clk_in
    SLICE_X0Y174         FDRE                                         r  ADC1/ADC1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.223     4.069 f  ADC1/ADC1_out_reg[1]/Q
                         net (fo=2, routed)           7.137    11.206    ADC1/D[0]
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.043    11.249 r  ADC1/data_in[19]_i_1/O
                         net (fo=1, routed)           0.000    11.249    DAC0/D[15]
    SLICE_X0Y204         FDRE                                         r  DAC0/data_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.321    12.378    DAC0/clkD
    SLICE_X0Y204         FDRE                                         r  DAC0/data_in_reg[19]/C
                         clock pessimism              0.214    12.592    
                         clock uncertainty           -0.186    12.406    
    SLICE_X0Y204         FDRE (Setup_fdre_C_D)        0.034    12.440    DAC0/data_in_reg[19]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -11.249    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.345ns  (logic 0.223ns (3.036%)  route 7.122ns (96.964%))
  Logic Levels:           0  
  Clock Path Skew:        3.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.378ns = ( 12.378 - 5.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.311     3.846    ADC1/clk_in
    SLICE_X0Y174         FDRE                                         r  ADC1/ADC1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.223     4.069 r  ADC1/ADC1_out_reg[1]/Q
                         net (fo=2, routed)           7.122    11.191    DAC0/D[0]
    SLICE_X0Y204         FDRE                                         r  DAC0/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.321    12.378    DAC0/clkD
    SLICE_X0Y204         FDRE                                         r  DAC0/data_in_reg[1]/C
                         clock pessimism              0.214    12.592    
                         clock uncertainty           -0.186    12.406    
    SLICE_X0Y204         FDRE (Setup_fdre_C_D)       -0.010    12.396    DAC0/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                         -11.191    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.266ns (3.617%)  route 7.088ns (96.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.377ns = ( 12.377 - 5.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.311     3.846    ADC1/clk_in
    SLICE_X0Y174         FDRE                                         r  ADC1/ADC1_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.223     4.069 f  ADC1/ADC1_out_reg[9]/Q
                         net (fo=2, routed)           7.088    11.158    ADC1/D[8]
    SLICE_X0Y206         LUT1 (Prop_lut1_I0_O)        0.043    11.201 r  ADC1/data_in[27]_i_1/O
                         net (fo=1, routed)           0.000    11.201    DAC0/D[23]
    SLICE_X0Y206         FDRE                                         r  DAC0/data_in_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.320    12.377    DAC0/clkD
    SLICE_X0Y206         FDRE                                         r  DAC0/data_in_reg[27]/C
                         clock pessimism              0.214    12.591    
                         clock uncertainty           -0.186    12.405    
    SLICE_X0Y206         FDRE (Setup_fdre_C_D)        0.033    12.438    DAC0/data_in_reg[27]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.206ns  (logic 0.223ns (3.094%)  route 6.983ns (96.906%))
  Logic Levels:           0  
  Clock Path Skew:        3.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.377ns = ( 12.377 - 5.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.311     3.846    ADC1/clk_in
    SLICE_X0Y174         FDRE                                         r  ADC1/ADC1_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.223     4.069 r  ADC1/ADC1_out_reg[9]/Q
                         net (fo=2, routed)           6.983    11.053    DAC0/D[8]
    SLICE_X0Y206         FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.320    12.377    DAC0/clkD
    SLICE_X0Y206         FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism              0.214    12.591    
                         clock uncertainty           -0.186    12.405    
    SLICE_X0Y206         FDRE (Setup_fdre_C_D)       -0.019    12.386    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.208ns  (logic 0.266ns (3.690%)  route 6.942ns (96.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.376ns = ( 12.376 - 5.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.329     3.864    ADC1/clk_in
    SLICE_X0Y193         FDRE                                         r  ADC1/ADC1_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_fdre_C_Q)         0.223     4.087 f  ADC1/ADC1_out_reg[7]/Q
                         net (fo=2, routed)           6.942    11.029    ADC1/D[6]
    SLICE_X0Y240         LUT1 (Prop_lut1_I0_O)        0.043    11.072 r  ADC1/data_in[25]_i_1/O
                         net (fo=1, routed)           0.000    11.072    DAC0/D[21]
    SLICE_X0Y240         FDRE                                         r  DAC0/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.319    12.376    DAC0/clkD
    SLICE_X0Y240         FDRE                                         r  DAC0/data_in_reg[25]/C
                         clock pessimism              0.214    12.590    
                         clock uncertainty           -0.186    12.404    
    SLICE_X0Y240         FDRE (Setup_fdre_C_D)        0.034    12.438    DAC0/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.971ns  (logic 0.223ns (3.199%)  route 6.748ns (96.801%))
  Logic Levels:           0  
  Clock Path Skew:        3.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.233ns = ( 12.233 - 5.000 ) 
    Source Clock Delay      (SCD):    3.865ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.330     3.865    ADC1/clk_in
    SLICE_X0Y154         FDRE                                         r  ADC1/ADC1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.223     4.088 r  ADC1/ADC1_out_reg[4]/Q
                         net (fo=2, routed)           6.748    10.837    DAC0/D[3]
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.176    12.233    DAC0/clkD
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[4]/C
                         clock pessimism              0.214    12.447    
                         clock uncertainty           -0.186    12.261    
    SLICE_X0Y173         FDRE (Setup_fdre_C_D)       -0.010    12.251    DAC0/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 0.266ns (3.800%)  route 6.734ns (96.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.233ns = ( 12.233 - 5.000 ) 
    Source Clock Delay      (SCD):    3.865ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.330     3.865    ADC1/clk_in
    SLICE_X0Y154         FDRE                                         r  ADC1/ADC1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.223     4.088 f  ADC1/ADC1_out_reg[4]/Q
                         net (fo=2, routed)           6.734    10.822    ADC1/D[3]
    SLICE_X0Y173         LUT1 (Prop_lut1_I0_O)        0.043    10.865 r  ADC1/data_in[22]_i_1/O
                         net (fo=1, routed)           0.000    10.865    DAC0/D[18]
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.176    12.233    DAC0/clkD
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[22]/C
                         clock pessimism              0.214    12.447    
                         clock uncertainty           -0.186    12.261    
    SLICE_X0Y173         FDRE (Setup_fdre_C_D)        0.034    12.295    DAC0/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.223ns (3.211%)  route 6.723ns (96.789%))
  Logic Levels:           0  
  Clock Path Skew:        3.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.245ns = ( 12.245 - 5.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.325     3.860    ADC1/clk_in
    SLICE_X0Y163         FDRE                                         r  ADC1/ADC1_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.223     4.083 r  ADC1/ADC1_out_reg[8]/Q
                         net (fo=2, routed)           6.723    10.806    DAC0/D[7]
    SLICE_X0Y190         FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.188    12.245    DAC0/clkD
    SLICE_X0Y190         FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism              0.214    12.459    
                         clock uncertainty           -0.186    12.273    
    SLICE_X0Y190         FDRE (Setup_fdre_C_D)       -0.010    12.263    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 0.223ns (3.158%)  route 6.839ns (96.842%))
  Logic Levels:           0  
  Clock Path Skew:        3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.376ns = ( 12.376 - 5.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.329     3.864    ADC1/clk_in
    SLICE_X0Y193         FDRE                                         r  ADC1/ADC1_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_fdre_C_Q)         0.223     4.087 r  ADC1/ADC1_out_reg[7]/Q
                         net (fo=2, routed)           6.839    10.926    DAC0/D[6]
    SLICE_X0Y240         FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.319    12.376    DAC0/clkD
    SLICE_X0Y240         FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism              0.214    12.590    
                         clock uncertainty           -0.186    12.404    
    SLICE_X0Y240         FDRE (Setup_fdre_C_D)       -0.010    12.394    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.266ns (3.811%)  route 6.714ns (96.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.247ns = ( 12.247 - 5.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.325     3.860    ADC1/clk_in
    SLICE_X0Y163         FDRE                                         r  ADC1/ADC1_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.223     4.083 f  ADC1/ADC1_out_reg[6]/Q
                         net (fo=2, routed)           6.714    10.797    ADC1/D[5]
    SLICE_X0Y194         LUT1 (Prop_lut1_I0_O)        0.043    10.840 r  ADC1/data_in[24]_i_1/O
                         net (fo=1, routed)           0.000    10.840    DAC0/D[20]
    SLICE_X0Y194         FDRE                                         r  DAC0/data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.589     8.910    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.190    12.247    DAC0/clkD
    SLICE_X0Y194         FDRE                                         r  DAC0/data_in_reg[24]/C
                         clock pessimism              0.214    12.461    
                         clock uncertainty           -0.186    12.275    
    SLICE_X0Y194         FDRE (Setup_fdre_C_D)        0.034    12.309    DAC0/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                  1.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 0.214ns (3.943%)  route 5.213ns (96.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.056ns
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.189     3.510    ADC1/clk_in
    SLICE_X0Y193         FDRE                                         r  ADC1/ADC1_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_fdre_C_Q)         0.178     3.688 f  ADC1/ADC1_out_reg[15]/Q
                         net (fo=2, routed)           5.213     8.901    ADC1/D[14]
    SLICE_X0Y246         LUT1 (Prop_lut1_I0_O)        0.036     8.937 r  ADC1/data_in[33]_i_1/O
                         net (fo=1, routed)           0.000     8.937    DAC0/D[29]
    SLICE_X0Y246         FDRE                                         r  DAC0/data_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.747     4.282    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.490     8.056    DAC0/clkD
    SLICE_X0Y246         FDRE                                         r  DAC0/data_in_reg[33]/C
                         clock pessimism             -0.214     7.842    
                         clock uncertainty            0.186     8.028    
    SLICE_X0Y246         FDRE (Hold_fdre_C_D)         0.154     8.182    DAC0/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         -8.182    
                         arrival time                           8.937    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 0.178ns (3.237%)  route 5.320ns (96.763%))
  Logic Levels:           0  
  Clock Path Skew:        4.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.056ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.175     3.496    ADC1/clk_in
    SLICE_X0Y174         FDRE                                         r  ADC1/ADC1_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.178     3.674 r  ADC1/ADC1_out_reg[11]/Q
                         net (fo=2, routed)           5.320     8.994    DAC0/D[10]
    SLICE_X0Y202         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.747     4.282    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.490     8.056    DAC0/clkD
    SLICE_X0Y202         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism             -0.214     7.842    
                         clock uncertainty            0.186     8.028    
    SLICE_X0Y202         FDRE (Hold_fdre_C_D)         0.105     8.133    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -8.133    
                         arrival time                           8.994    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 0.214ns (3.841%)  route 5.357ns (96.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.056ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.175     3.496    ADC1/clk_in
    SLICE_X0Y174         FDRE                                         r  ADC1/ADC1_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.178     3.674 f  ADC1/ADC1_out_reg[11]/Q
                         net (fo=2, routed)           5.357     9.031    ADC1/D[10]
    SLICE_X0Y202         LUT1 (Prop_lut1_I0_O)        0.036     9.067 r  ADC1/data_in[29]_i_1/O
                         net (fo=1, routed)           0.000     9.067    DAC0/D[25]
    SLICE_X0Y202         FDRE                                         r  DAC0/data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.747     4.282    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.490     8.056    DAC0/clkD
    SLICE_X0Y202         FDRE                                         r  DAC0/data_in_reg[29]/C
                         clock pessimism             -0.214     7.842    
                         clock uncertainty            0.186     8.028    
    SLICE_X0Y202         FDRE (Hold_fdre_C_D)         0.154     8.182    DAC0/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         -8.182    
                         arrival time                           9.067    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 0.178ns (3.173%)  route 5.432ns (96.827%))
  Logic Levels:           0  
  Clock Path Skew:        4.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.040ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.183     3.504    ADC1/clk_in
    SLICE_X0Y183         FDRE                                         r  ADC1/ADC1_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y183         FDRE (Prop_fdre_C_Q)         0.178     3.682 r  ADC1/ADC1_out_reg[13]/Q
                         net (fo=2, routed)           5.432     9.114    DAC0/D[12]
    SLICE_X0Y222         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.747     4.282    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.474     8.040    DAC0/clkD
    SLICE_X0Y222         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism             -0.214     7.826    
                         clock uncertainty            0.186     8.012    
    SLICE_X0Y222         FDRE (Hold_fdre_C_D)         0.105     8.117    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -8.117    
                         arrival time                           9.114    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.214ns (3.759%)  route 5.479ns (96.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.055ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.175     3.496    ADC1/clk_in
    SLICE_X0Y174         FDRE                                         r  ADC1/ADC1_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.178     3.674 f  ADC1/ADC1_out_reg[3]/Q
                         net (fo=2, routed)           5.479     9.153    ADC1/D[2]
    SLICE_X0Y206         LUT1 (Prop_lut1_I0_O)        0.036     9.189 r  ADC1/data_in[21]_i_1/O
                         net (fo=1, routed)           0.000     9.189    DAC0/D[17]
    SLICE_X0Y206         FDRE                                         r  DAC0/data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.747     4.282    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.489     8.055    DAC0/clkD
    SLICE_X0Y206         FDRE                                         r  DAC0/data_in_reg[21]/C
                         clock pessimism             -0.214     7.841    
                         clock uncertainty            0.186     8.027    
    SLICE_X0Y206         FDRE (Hold_fdre_C_D)         0.154     8.181    DAC0/data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -8.181    
                         arrival time                           9.189    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.128ns (3.684%)  route 3.346ns (96.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.070ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.614     1.713    ADC1/clk_in
    SLICE_X0Y149         FDRE                                         r  ADC1/ADC1_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.100     1.813 f  ADC1/ADC1_out_reg[14]/Q
                         net (fo=2, routed)           3.346     5.159    ADC1/D[13]
    SLICE_X0Y164         LUT1 (Prop_lut1_I0_O)        0.028     5.187 r  ADC1/data_in[32]_i_1/O
                         net (fo=1, routed)           0.000     5.187    DAC0/D[28]
    SLICE_X0Y164         FDRE                                         r  DAC0/data_in_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.799     4.070    DAC0/clkD
    SLICE_X0Y164         FDRE                                         r  DAC0/data_in_reg[32]/C
                         clock pessimism             -0.147     3.923    
                         clock uncertainty            0.186     4.109    
    SLICE_X0Y164         FDRE (Hold_fdre_C_D)         0.060     4.169    DAC0/data_in_reg[32]
  -------------------------------------------------------------------
                         required time                         -4.169    
                         arrival time                           5.187    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 0.214ns (3.874%)  route 5.310ns (96.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.881ns
    Source Clock Delay      (SCD):    3.511ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.190     3.511    ADC1/clk_in
    SLICE_X0Y154         FDRE                                         r  ADC1/ADC1_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.178     3.689 f  ADC1/ADC1_out_reg[10]/Q
                         net (fo=2, routed)           5.310     8.999    ADC1/D[9]
    SLICE_X0Y178         LUT1 (Prop_lut1_I0_O)        0.036     9.035 r  ADC1/data_in[28]_i_1/O
                         net (fo=1, routed)           0.000     9.035    DAC0/D[24]
    SLICE_X0Y178         FDRE                                         r  DAC0/data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.747     4.282    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.315     7.881    DAC0/clkD
    SLICE_X0Y178         FDRE                                         r  DAC0/data_in_reg[28]/C
                         clock pessimism             -0.214     7.667    
                         clock uncertainty            0.186     7.853    
    SLICE_X0Y178         FDRE (Hold_fdre_C_D)         0.154     8.007    DAC0/data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         -8.007    
                         arrival time                           9.035    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.100ns (2.857%)  route 3.400ns (97.143%))
  Logic Levels:           0  
  Clock Path Skew:        2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.070ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.614     1.713    ADC1/clk_in
    SLICE_X0Y149         FDRE                                         r  ADC1/ADC1_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.100     1.813 r  ADC1/ADC1_out_reg[14]/Q
                         net (fo=2, routed)           3.400     5.213    DAC0/D[13]
    SLICE_X0Y164         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.799     4.070    DAC0/clkD
    SLICE_X0Y164         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism             -0.147     3.923    
                         clock uncertainty            0.186     4.109    
    SLICE_X0Y164         FDRE (Hold_fdre_C_D)         0.047     4.156    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.156    
                         arrival time                           5.213    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.093ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 0.178ns (3.202%)  route 5.381ns (96.798%))
  Logic Levels:           0  
  Clock Path Skew:        4.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.896ns
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.186     3.507    ADC1/clk_in
    SLICE_X0Y163         FDRE                                         r  ADC1/ADC1_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.178     3.685 r  ADC1/ADC1_out_reg[6]/Q
                         net (fo=2, routed)           5.381     9.066    DAC0/D[5]
    SLICE_X0Y194         FDRE                                         r  DAC0/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.747     4.282    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          1.330     7.896    DAC0/clkD
    SLICE_X0Y194         FDRE                                         r  DAC0/data_in_reg[6]/C
                         clock pessimism             -0.214     7.682    
                         clock uncertainty            0.186     7.868    
    SLICE_X0Y194         FDRE (Hold_fdre_C_D)         0.105     7.973    DAC0/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.973    
                         arrival time                           9.066    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.100ns (2.724%)  route 3.571ns (97.276%))
  Logic Levels:           0  
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.175ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.586     1.685    ADC1/clk_in
    SLICE_X0Y174         FDRE                                         r  ADC1/ADC1_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.100     1.785 r  ADC1/ADC1_out_reg[3]/Q
                         net (fo=2, routed)           3.571     5.356    DAC0/D[2]
    SLICE_X0Y206         FDRE                                         r  DAC0/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.946     2.192    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC0/BUFG_clkD/O
                         net (fo=47, routed)          0.904     4.175    DAC0/clkD
    SLICE_X0Y206         FDRE                                         r  DAC0/data_in_reg[3]/C
                         clock pessimism             -0.147     4.028    
                         clock uncertainty            0.186     4.214    
    SLICE_X0Y206         FDRE (Hold_fdre_C_D)         0.047     4.261    DAC0/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.261    
                         arrival time                           5.356    
  -------------------------------------------------------------------
                         slack                                  1.096    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.856ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.124ns (7.296%)  route 1.576ns (92.704%))
  Logic Levels:           0  
  Clock Path Skew:        1.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 4.289 - 1.250 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.873     2.119    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.124     2.243 r  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.576     3.819    ADC1/rst_in
    ILOGIC_X0Y28         ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.709     4.289    ADC1/clk_div
    ILOGIC_X0Y28         ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.436    
                         clock uncertainty           -0.194     4.243    
    ILOGIC_X0Y28         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     3.998    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.124ns (9.483%)  route 1.184ns (90.517%))
  Logic Levels:           0  
  Clock Path Skew:        1.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 4.295 - 1.250 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.873     2.119    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.124     2.243 r  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.184     3.427    ADC1/rst_in
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.715     4.295    ADC1/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.442    
                         clock uncertainty           -0.194     4.249    
    ILOGIC_X0Y36         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.004    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.004    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.124ns (10.800%)  route 1.024ns (89.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 4.194 - 1.250 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.873     2.119    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.124     2.243 r  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.024     3.267    ADC1/rst_in
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.614     4.194    ADC1/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.341    
                         clock uncertainty           -0.194     4.148    
    ILOGIC_X0Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     3.903    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          3.903    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.303%)  route 0.973ns (88.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 4.194 - 1.250 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.873     2.119    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.124     2.243 r  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.973     3.216    ADC1/rst_in
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.614     4.194    ADC1/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.341    
                         clock uncertainty           -0.194     4.148    
    ILOGIC_X0Y140        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     3.903    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          3.903    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.124ns (12.508%)  route 0.867ns (87.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns = ( 4.191 - 1.250 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.873     2.119    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.124     2.243 r  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.867     3.111    ADC1/rst_in
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.611     4.191    ADC1/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.338    
                         clock uncertainty           -0.194     4.145    
    ILOGIC_X0Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     3.900    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          3.900    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.159ns (14.949%)  route 0.905ns (85.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.942ns = ( 4.192 - 1.250 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.873     2.119    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.124     2.243 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.905     3.148    ADC1/rst_in
    SLICE_X3Y140         LUT3 (Prop_lut3_I2_O)        0.035     3.183 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.183    ADC1/counter[0]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.612     4.192    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.147     4.339    
                         clock uncertainty           -0.194     4.146    
    SLICE_X3Y140         FDRE (Setup_fdre_C_D)        0.031     4.177    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.177    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.159ns (14.991%)  route 0.902ns (85.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.942ns = ( 4.192 - 1.250 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.873     2.119    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.124     2.243 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.902     3.145    ADC1/rst_in
    SLICE_X3Y140         LUT6 (Prop_lut6_I5_O)        0.035     3.180 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     3.180    ADC1/BS_state_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.612     4.192    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.147     4.339    
                         clock uncertainty           -0.194     4.146    
    SLICE_X3Y140         FDRE (Setup_fdre_C_D)        0.031     4.177    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.177    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.161ns (15.108%)  route 0.905ns (84.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.942ns = ( 4.192 - 1.250 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.873     2.119    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.124     2.243 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.905     3.148    ADC1/rst_in
    SLICE_X3Y140         LUT4 (Prop_lut4_I3_O)        0.037     3.185 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.185    ADC1/counter[1]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.612     4.192    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.147     4.339    
                         clock uncertainty           -0.194     4.146    
    SLICE_X3Y140         FDRE (Setup_fdre_C_D)        0.049     4.195    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          4.195    
                         arrival time                          -3.185    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.159ns (16.406%)  route 0.810ns (83.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 4.190 - 1.250 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.873     2.119    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.124     2.243 r  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.810     3.053    ADC1/rst_in
    SLICE_X4Y140         LUT3 (Prop_lut3_I1_O)        0.035     3.088 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     3.088    ADC1/bit_slip_i_1_n_0
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     1.623 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.323    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.349 r  BUFG_inst/O
                         net (fo=256, routed)         0.594     2.943    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.993 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.554    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.580 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.610     4.190    ADC1/clk_div
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.147     4.337    
                         clock uncertainty           -0.194     4.144    
    SLICE_X4Y140         FDRE (Setup_fdre_C_D)        0.031     4.175    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                          4.175    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  1.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.856ns  (arrival time - required time)
  Source:                 ADC1/FR_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.602ns  (logic 0.250ns (41.521%)  route 0.352ns (58.479%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.887ns = ( 8.137 - 1.250 ) 
    Source Clock Delay      (SCD):    3.525ns = ( 13.525 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.204    13.525    ADC1/clk_in
    SLICE_X1Y140         FDRE                                         r  ADC1/FR_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.178    13.703 f  ADC1/FR_out_reg[1]/Q
                         net (fo=1, routed)           0.199    13.902    ADC1/FR_out_reg_n_0_[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.036    13.938 r  ADC1/BS_state_i_3/O
                         net (fo=1, routed)           0.153    14.091    ADC1/BS_state_i_3_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.036    14.127 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    14.127    ADC1/BS_state_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.337     8.137    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.214     7.923    
                         clock uncertainty            0.194     8.117    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.154     8.271    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -8.271    
                         arrival time                          14.127    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             6.686ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.269ns  (logic 0.214ns (16.862%)  route 1.055ns (83.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.885ns = ( 8.135 - 1.250 ) 
    Source Clock Delay      (SCD):    3.686ns = ( 13.686 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.365    13.686    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.178    13.864 r  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.055    14.919    ADC1/rst_in
    SLICE_X4Y140         LUT3 (Prop_lut3_I1_O)        0.036    14.955 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    14.955    ADC1/bit_slip_i_1_n_0
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.335     8.135    ADC1/clk_div
    SLICE_X4Y140         FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.214     7.921    
                         clock uncertainty            0.194     8.115    
    SLICE_X4Y140         FDRE (Hold_fdre_C_D)         0.154     8.269    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -8.269    
                         arrival time                          14.955    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.823ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.407ns  (logic 0.214ns (15.214%)  route 1.193ns (84.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.887ns = ( 8.137 - 1.250 ) 
    Source Clock Delay      (SCD):    3.686ns = ( 13.686 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.365    13.686    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.178    13.864 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.193    15.057    ADC1/rst_in
    SLICE_X3Y140         LUT3 (Prop_lut3_I2_O)        0.036    15.093 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    15.093    ADC1/counter[0]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.337     8.137    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.214     7.923    
                         clock uncertainty            0.194     8.117    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.153     8.270    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.270    
                         arrival time                          15.093    
  -------------------------------------------------------------------
                         slack                                  6.823    

Slack (MET) :             6.825ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.416ns  (logic 0.223ns (15.753%)  route 1.193ns (84.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.887ns = ( 8.137 - 1.250 ) 
    Source Clock Delay      (SCD):    3.686ns = ( 13.686 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.365    13.686    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.178    13.864 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.193    15.057    ADC1/rst_in
    SLICE_X3Y140         LUT4 (Prop_lut4_I3_O)        0.045    15.102 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    15.102    ADC1/counter[1]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.337     8.137    ADC1/clk_div
    SLICE_X3Y140         FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.214     7.923    
                         clock uncertainty            0.194     8.117    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.160     8.277    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.277    
                         arrival time                          15.102    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             7.039ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.318ns  (logic 0.178ns (13.501%)  route 1.140ns (86.499%))
  Logic Levels:           0  
  Clock Path Skew:        2.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.882ns = ( 8.132 - 1.250 ) 
    Source Clock Delay      (SCD):    3.686ns = ( 13.686 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.365    13.686    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.178    13.864 r  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.140    15.004    ADC1/rst_in
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.332     8.132    ADC1/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     7.918    
                         clock uncertainty            0.194     8.112    
    ILOGIC_X0Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     7.966    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.966    
                         arrival time                          15.004    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.110ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.738ns  (logic 0.178ns (10.244%)  route 1.560ns (89.756%))
  Logic Levels:           0  
  Clock Path Skew:        3.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.230ns = ( 8.480 - 1.250 ) 
    Source Clock Delay      (SCD):    3.686ns = ( 13.686 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.365    13.686    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.178    13.864 r  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.560    15.424    ADC1/rst_in
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.680     8.480    ADC1/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     8.266    
                         clock uncertainty            0.194     8.460    
    ILOGIC_X0Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     8.314    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -8.314    
                         arrival time                          15.424    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.178ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.464ns  (logic 0.178ns (12.158%)  route 1.286ns (87.842%))
  Logic Levels:           0  
  Clock Path Skew:        2.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.888ns = ( 8.138 - 1.250 ) 
    Source Clock Delay      (SCD):    3.686ns = ( 13.686 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.365    13.686    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.178    13.864 r  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.286    15.150    ADC1/rst_in
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.338     8.138    ADC1/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     7.924    
                         clock uncertainty            0.194     8.118    
    ILOGIC_X0Y140        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     7.972    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.972    
                         arrival time                          15.150    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.236ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.523ns  (logic 0.178ns (11.686%)  route 1.345ns (88.314%))
  Logic Levels:           0  
  Clock Path Skew:        2.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.889ns = ( 8.139 - 1.250 ) 
    Source Clock Delay      (SCD):    3.686ns = ( 13.686 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.365    13.686    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.178    13.864 r  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.345    15.209    ADC1/rst_in
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.339     8.139    ADC1/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     7.925    
                         clock uncertainty            0.194     8.119    
    ILOGIC_X0Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     7.973    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.973    
                         arrival time                          15.209    
  -------------------------------------------------------------------
                         slack                                  7.236    

Slack (MET) :             7.590ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.208ns  (logic 0.178ns (8.063%)  route 2.030ns (91.937%))
  Logic Levels:           0  
  Clock Path Skew:        3.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.220ns = ( 8.470 - 1.250 ) 
    Source Clock Delay      (SCD):    3.686ns = ( 13.686 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.365    13.686    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.178    13.864 r  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         2.030    15.894    ADC1/rst_in
    ILOGIC_X0Y28         ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA4                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     2.087 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     3.692    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.785 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     5.188    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.265 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.442     6.707    ADC1/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.800 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.670     8.470    ADC1/clk_div
    ILOGIC_X0Y28         ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     8.256    
                         clock uncertainty            0.194     8.450    
    ILOGIC_X0Y28         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     8.304    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -8.304    
                         arrival time                          15.894    
  -------------------------------------------------------------------
                         slack                                  7.590    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.570ns  (logic 0.043ns (2.739%)  route 1.527ns (97.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns = ( 9.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     5.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     7.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.492     9.027    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.223     9.250 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.739     9.990    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.043    10.033 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=3, routed)           0.788    10.820    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y73          FDCE                                         f  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.431    14.278    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism              0.214    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X1Y73          FDCE (Recov_fdce_C_CLR)     -0.146    14.311    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.570ns  (logic 0.043ns (2.739%)  route 1.527ns (97.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns = ( 9.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     5.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     7.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.492     9.027    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.223     9.250 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.739     9.990    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.043    10.033 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=3, routed)           0.788    10.820    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y73          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.431    14.278    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.214    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X1Y73          FDCE (Recov_fdce_C_CLR)     -0.146    14.311    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.570ns  (logic 0.043ns (2.739%)  route 1.527ns (97.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns = ( 9.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     5.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     7.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.492     9.027    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.223     9.250 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.739     9.990    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.043    10.033 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=3, routed)           0.788    10.820    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y73          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.431    14.278    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.214    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X1Y73          FDCE (Recov_fdce_C_CLR)     -0.146    14.311    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.504ns  (logic 0.043ns (2.860%)  route 1.461ns (97.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 14.221 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns = ( 9.250 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     5.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     7.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     7.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.492     9.027    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.223     9.250 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.740     9.991    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.043    10.034 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.720    10.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y74          FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.374    14.221    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y74          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism              0.214    14.436    
                         clock uncertainty           -0.035    14.400    
    SLICE_X1Y74          FDPE (Recov_fdpe_C_PRE)     -0.112    14.288    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  3.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.357ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.920ns  (logic 0.028ns (3.044%)  route 0.892ns (96.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    1.851ns = ( 6.851 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     5.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     6.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.652     6.751    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.100     6.851 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.448     7.299    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.028     7.327 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=3, routed)           0.444     7.771    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y73          FDCE                                         f  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.317     2.548    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     2.401    
                         clock uncertainty            0.035     2.436    
    SLICE_X1Y73          FDCE (Remov_fdce_C_CLR)     -0.022     2.414    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           7.771    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.357ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.920ns  (logic 0.028ns (3.044%)  route 0.892ns (96.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    1.851ns = ( 6.851 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     5.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     6.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.652     6.751    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.100     6.851 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.448     7.299    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.028     7.327 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=3, routed)           0.444     7.771    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y73          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.317     2.548    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     2.401    
                         clock uncertainty            0.035     2.436    
    SLICE_X1Y73          FDCE (Remov_fdce_C_CLR)     -0.022     2.414    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           7.771    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.357ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.920ns  (logic 0.028ns (3.044%)  route 0.892ns (96.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    1.851ns = ( 6.851 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     5.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     6.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.652     6.751    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.100     6.851 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.448     7.299    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.028     7.327 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=3, routed)           0.444     7.771    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y73          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.317     2.548    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.147     2.401    
                         clock uncertainty            0.035     2.436    
    SLICE_X1Y73          FDCE (Remov_fdce_C_CLR)     -0.022     2.414    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           7.771    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.378ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.900ns  (logic 0.028ns (3.113%)  route 0.872ns (96.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.851ns = ( 6.851 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     5.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     6.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.652     6.751    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.100     6.851 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.449     7.300    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.028     7.328 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.422     7.751    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y74          FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.278     2.510    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y74          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     2.362    
                         clock uncertainty            0.035     2.398    
    SLICE_X1Y74          FDPE (Remov_fdpe_C_PRE)     -0.025     2.373    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           7.751    
  -------------------------------------------------------------------
                         slack                                  5.378    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.670ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.266ns (10.196%)  route 2.343ns (89.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.555     5.810    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.043     5.853 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=3, routed)           0.788     6.641    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y73          FDCE                                         f  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.431    14.278    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism              0.214    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X1Y73          FDCE (Recov_fdce_C_CLR)     -0.146    14.311    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  7.670    

Slack (MET) :             7.670ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.266ns (10.196%)  route 2.343ns (89.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.555     5.810    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.043     5.853 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=3, routed)           0.788     6.641    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y73          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.431    14.278    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.214    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X1Y73          FDCE (Recov_fdce_C_CLR)     -0.146    14.311    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  7.670    

Slack (MET) :             7.670ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.266ns (10.196%)  route 2.343ns (89.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.555     5.810    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.043     5.853 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=3, routed)           0.788     6.641    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y73          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.431    14.278    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.214    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X1Y73          FDCE (Recov_fdce_C_CLR)     -0.146    14.311    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  7.670    

Slack (MET) :             7.711ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.266ns (10.453%)  route 2.279ns (89.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 14.221 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 r  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.558     5.814    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.043     5.857 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.720     6.577    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y74          FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.374    14.221    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y74          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism              0.214    14.436    
                         clock uncertainty           -0.035    14.400    
    SLICE_X1Y74          FDPE (Recov_fdpe_C_PRE)     -0.112    14.288    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                  7.711    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.223ns (10.212%)  route 1.961ns (89.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.961     6.216    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y72          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.214    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X1Y72          FDCE (Recov_fdce_C_CLR)     -0.146    14.321    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.223ns (10.212%)  route 1.961ns (89.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.961     6.216    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y72          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.214    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X1Y72          FDCE (Recov_fdce_C_CLR)     -0.146    14.321    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.223ns (10.212%)  route 1.961ns (89.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.961     6.216    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y72          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.214    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X1Y72          FDCE (Recov_fdce_C_CLR)     -0.146    14.321    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.223ns (10.212%)  route 1.961ns (89.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.961     6.216    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y72          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              0.214    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X1Y72          FDCE (Recov_fdce_C_CLR)     -0.146    14.321    ADC2/LTC2195_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.223ns (10.212%)  route 1.961ns (89.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.961     6.216    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y72          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              0.214    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X1Y72          FDCE (Recov_fdce_C_CLR)     -0.146    14.321    ADC2/LTC2195_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.223ns (10.212%)  route 1.961ns (89.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.961     6.216    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y72          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.162    13.847 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.441    14.288    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.214    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X1Y72          FDCE (Recov_fdce_C_CLR)     -0.146    14.321    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  8.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.100ns (9.796%)  route 0.921ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.921     2.775    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X2Y74          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.308     2.539    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y74          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism             -0.147     2.392    
    SLICE_X2Y74          FDCE (Remov_fdce_C_CLR)     -0.003     2.389    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.100ns (8.105%)  route 1.134ns (91.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.134     2.988    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y71          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.408     2.639    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     2.492    
    SLICE_X1Y71          FDCE (Remov_fdce_C_CLR)     -0.022     2.470    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.100ns (8.105%)  route 1.134ns (91.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.134     2.988    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y71          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.408     2.639    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     2.492    
    SLICE_X1Y71          FDCE (Remov_fdce_C_CLR)     -0.022     2.470    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.100ns (8.105%)  route 1.134ns (91.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.134     2.988    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y71          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.408     2.639    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     2.492    
    SLICE_X1Y71          FDCE (Remov_fdce_C_CLR)     -0.022     2.470    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.100ns (8.105%)  route 1.134ns (91.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.134     2.988    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y71          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.408     2.639    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     2.492    
    SLICE_X1Y71          FDCE (Remov_fdce_C_CLR)     -0.022     2.470    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.100ns (8.105%)  route 1.134ns (91.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.134     2.988    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y71          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.408     2.639    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     2.492    
    SLICE_X1Y71          FDCE (Remov_fdce_C_CLR)     -0.022     2.470    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.100ns (8.105%)  route 1.134ns (91.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.134     2.988    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y71          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.408     2.639    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     2.492    
    SLICE_X1Y71          FDCE (Remov_fdce_C_CLR)     -0.022     2.470    ADC2/LTC2195_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.100ns (8.357%)  route 1.097ns (91.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.097     2.951    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y72          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.325     2.556    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     2.409    
    SLICE_X1Y72          FDCE (Remov_fdce_C_CLR)     -0.022     2.387    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.100ns (8.357%)  route 1.097ns (91.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.097     2.951    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y72          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.325     2.556    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     2.409    
    SLICE_X1Y72          FDCE (Remov_fdce_C_CLR)     -0.022     2.387    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.100ns (8.357%)  route 1.097ns (91.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.097     2.951    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y72          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.872     2.118    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.113     2.231 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.325     2.556    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     2.409    
    SLICE_X1Y72          FDCE (Remov_fdce_C_CLR)     -0.022     2.387    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.564    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        3.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.223ns (11.109%)  route 1.784ns (88.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 9.793 - 5.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.784     6.040    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y73          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.361     8.682    ADC2/clk_in
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.178     8.860 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.645     9.505    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.036     9.541 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.251     9.793    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X0Y73          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.214    10.007    
                         clock uncertainty           -0.035     9.971    
    SLICE_X0Y73          LDCE (Recov_ldce_G_CLR)     -0.212     9.759    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                          9.759    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  3.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.065ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.107ns  (logic 0.100ns (9.031%)  route 1.007ns (90.969%))
  Logic Levels:           0  
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns = ( 7.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 11.754 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373    10.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    11.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655    11.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100    11.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.007    12.861    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y73          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     5.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     6.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.869     7.115    ADC2/clk_in
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.124     7.239 f  ADC2/spi_trigger_reg/Q
                         net (fo=5, routed)           0.517     7.757    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.035     7.792 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.185     7.977    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X0Y73          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     7.830    
                         clock uncertainty            0.035     7.865    
    SLICE_X0Y73          LDCE (Remov_ldce_G_CLR)     -0.069     7.796    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -7.796    
                         arrival time                          12.861    
  -------------------------------------------------------------------
                         slack                                  5.065    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.223ns (10.721%)  route 1.857ns (89.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 13.683 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.857     6.112    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X0Y75          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.362    13.683    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X0Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism              0.302    13.985    
                         clock uncertainty           -0.035    13.950    
    SLICE_X0Y75          FDCE (Recov_fdce_C_CLR)     -0.212    13.738    DAC0/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.223ns (10.721%)  route 1.857ns (89.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 13.683 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.857     6.112    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X0Y75          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.362    13.683    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X0Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism              0.302    13.985    
                         clock uncertainty           -0.035    13.950    
    SLICE_X0Y75          FDCE (Recov_fdce_C_CLR)     -0.212    13.738    DAC0/AD_9783_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.223ns (10.721%)  route 1.857ns (89.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 13.683 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.857     6.112    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X0Y75          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.362    13.683    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X0Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism              0.302    13.985    
                         clock uncertainty           -0.035    13.950    
    SLICE_X0Y75          FDCE (Recov_fdce_C_CLR)     -0.212    13.738    DAC0/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.223ns (10.721%)  route 1.857ns (89.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 13.683 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.857     6.112    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X0Y75          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.362    13.683    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X0Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism              0.302    13.985    
                         clock uncertainty           -0.035    13.950    
    SLICE_X0Y75          FDCE (Recov_fdce_C_CLR)     -0.212    13.738    DAC0/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/spi_clk_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.223ns (10.721%)  route 1.857ns (89.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 13.683 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.857     6.112    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X0Y75          FDCE                                         f  DAC0/AD_9783_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.362    13.683    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X0Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/spi_clk_reg/C
                         clock pessimism              0.302    13.985    
                         clock uncertainty           -0.035    13.950    
    SLICE_X0Y75          FDCE (Recov_fdce_C_CLR)     -0.212    13.738    DAC0/AD_9783_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.223ns (10.732%)  route 1.855ns (89.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 13.683 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.855     6.110    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X1Y75          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.362    13.683    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X1Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.302    13.985    
                         clock uncertainty           -0.035    13.950    
    SLICE_X1Y75          FDCE (Recov_fdce_C_CLR)     -0.212    13.738    DAC0/AD_9783_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.223ns (10.732%)  route 1.855ns (89.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 13.683 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.855     6.110    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X1Y75          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.362    13.683    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X1Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism              0.302    13.985    
                         clock uncertainty           -0.035    13.950    
    SLICE_X1Y75          FDCE (Recov_fdce_C_CLR)     -0.212    13.738    DAC0/AD_9783_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.223ns (10.732%)  route 1.855ns (89.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 13.683 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.855     6.110    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X1Y75          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.362    13.683    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X1Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism              0.302    13.985    
                         clock uncertainty           -0.035    13.950    
    SLICE_X1Y75          FDCE (Recov_fdce_C_CLR)     -0.212    13.738    DAC0/AD_9783_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.223ns (10.732%)  route 1.855ns (89.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 13.683 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.855     6.110    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X1Y75          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.362    13.683    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X1Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism              0.302    13.985    
                         clock uncertainty           -0.035    13.950    
    SLICE_X1Y75          FDCE (Recov_fdce_C_CLR)     -0.212    13.738    DAC0/AD_9783_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.802ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.223ns (11.700%)  route 1.683ns (88.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 13.685 - 10.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         1.683     5.938    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y77          FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.364    13.685    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X0Y77          FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism              0.302    13.987    
                         clock uncertainty           -0.035    13.952    
    SLICE_X0Y77          FDCE (Recov_fdce_C_CLR)     -0.212    13.740    ADC2/LTC2195_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                  7.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_trigger_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.706%)  route 0.197ns (66.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.197     2.051    ADC1/rst_in
    SLICE_X7Y69          FDCE                                         f  ADC1/spi_trigger_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.874     2.120    ADC1/clk_in
    SLICE_X7Y69          FDCE                                         r  ADC1/spi_trigger_reg/C
                         clock pessimism             -0.353     1.767    
    SLICE_X7Y69          FDCE (Remov_fdce_C_CLR)     -0.069     1.698    ADC1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.772%)  route 0.260ns (72.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.260     2.114    ADC1/rst_in
    SLICE_X7Y68          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.875     2.121    ADC1/clk_in
    SLICE_X7Y68          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.353     1.768    
    SLICE_X7Y68          FDCE (Remov_fdce_C_CLR)     -0.069     1.699    ADC1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.772%)  route 0.260ns (72.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.260     2.114    ADC1/rst_in
    SLICE_X7Y68          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.875     2.121    ADC1/clk_in
    SLICE_X7Y68          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.353     1.768    
    SLICE_X7Y68          FDCE (Remov_fdce_C_CLR)     -0.069     1.699    ADC1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.772%)  route 0.260ns (72.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.260     2.114    ADC1/rst_in
    SLICE_X7Y68          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.875     2.121    ADC1/clk_in
    SLICE_X7Y68          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.353     1.768    
    SLICE_X7Y68          FDCE (Remov_fdce_C_CLR)     -0.069     1.699    ADC1/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.067%)  route 0.284ns (73.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.284     2.138    ADC1/rst_in
    SLICE_X8Y68          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.845     2.091    ADC1/clk_in
    SLICE_X8Y68          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.335     1.756    
    SLICE_X8Y68          FDCE (Remov_fdce_C_CLR)     -0.050     1.706    ADC1/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.067%)  route 0.284ns (73.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.284     2.138    ADC1/rst_in
    SLICE_X8Y68          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.845     2.091    ADC1/clk_in
    SLICE_X8Y68          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.335     1.756    
    SLICE_X8Y68          FDCE (Remov_fdce_C_CLR)     -0.050     1.706    ADC1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.067%)  route 0.284ns (73.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.284     2.138    ADC1/rst_in
    SLICE_X8Y68          FDPE                                         f  ADC1/FSM_onehot_state_f_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.845     2.091    ADC1/clk_in
    SLICE_X8Y68          FDPE                                         r  ADC1/FSM_onehot_state_f_reg[0]/C
                         clock pessimism             -0.335     1.756    
    SLICE_X8Y68          FDPE (Remov_fdpe_C_PRE)     -0.052     1.704    ADC1/FSM_onehot_state_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.100ns (23.960%)  route 0.317ns (76.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.317     2.171    ADC1/rst_in
    SLICE_X6Y67          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.876     2.122    ADC1/clk_in
    SLICE_X6Y67          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.353     1.769    
    SLICE_X6Y67          FDCE (Remov_fdce_C_CLR)     -0.050     1.719    ADC1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.100ns (23.960%)  route 0.317ns (76.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.317     2.171    ADC1/rst_in
    SLICE_X6Y67          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.876     2.122    ADC1/clk_in
    SLICE_X6Y67          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.353     1.769    
    SLICE_X6Y67          FDCE (Remov_fdce_C_CLR)     -0.050     1.719    ADC1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[6]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.067%)  route 0.284ns (73.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=256, routed)         0.655     1.754    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.100     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         0.284     2.138    ADC1/rst_in
    SLICE_X9Y68          FDPE                                         f  ADC1/counter_f_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=256, routed)         0.845     2.091    ADC1/clk_in
    SLICE_X9Y68          FDPE                                         r  ADC1/counter_f_reg[6]/C
                         clock pessimism             -0.335     1.756    
    SLICE_X9Y68          FDPE (Remov_fdpe_C_PRE)     -0.072     1.684    ADC1/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.454    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clkPS_int

Setup :            0  Failing Endpoints,  Worst Slack        2.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.879ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (recovery check against falling-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkPS_int fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 0.223ns (4.166%)  route 5.130ns (95.834%))
  Logic Levels:           0  
  Clock Path Skew:        2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.670ns = ( 11.670 - 5.000 ) 
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.497     4.032    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.223     4.255 f  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         5.130     9.385    ADC1/rst_in
    OLOGIC_X0Y42         ODDR                                         f  ADC1/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 f  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 f  BUFG_inst/O
                         net (fo=256, routed)         1.249     8.570    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 f  ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    ADC1/clkPS_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    10.061 f  ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           1.609    11.670    ADC1/clkPS
    OLOGIC_X0Y42         ODDR                                         f  ADC1/ODDR_inst/C
                         clock pessimism              0.214    11.884    
                         clock uncertainty           -0.194    11.691    
    OLOGIC_X0Y42         ODDR (Recov_oddr_C_R)       -0.215    11.476    ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.476    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  2.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (removal check against rising-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkPS_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.178ns (3.936%)  route 4.345ns (96.064%))
  Logic Levels:           0  
  Clock Path Skew:        3.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.350ns
    Source Clock Delay      (SCD):    3.686ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=256, routed)         1.365     3.686    startup_reset/clk_in
    SLICE_X7Y70          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.178     3.864 r  startup_reset/rst_in_reg/Q
                         net (fo=620, routed)         4.345     8.209    ADC1/rst_in
    OLOGIC_X0Y42         ODDR                                         r  ADC1/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=256, routed)         1.403     3.938    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    ADC1/clkPS_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     5.550 r  ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           1.800     7.350    ADC1/clkPS
    OLOGIC_X0Y42         ODDR                                         r  ADC1/ODDR_inst/C
                         clock pessimism             -0.214     7.136    
                         clock uncertainty            0.194     7.330    
    OLOGIC_X0Y42         ODDR (Remov_oddr_C_R)        0.000     7.330    ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -7.330    
                         arrival time                           8.209    
  -------------------------------------------------------------------
                         slack                                  0.879    





