// Seed: 4061327749
module module_0;
  wand id_1, id_2;
  always id_1 = id_2 ^ id_1 ==? "" == id_2;
  tri0 id_3;
  assign id_2 = id_3;
  uwire id_4;
  assign module_2.type_0 = 0;
  wor id_5;
  always
    casez (~1)
      id_5: id_4 = -1;
      id_4: id_3 = id_5;
      id_1: $display(-1);
    endcase
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input tri0 id_2
);
  wand id_4;
  wire id_5;
  always id_4 = id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    output tri1 id_1,
    output wor  id_2
);
  parameter id_5 = -1;
  module_0 modCall_1 ();
endmodule
