// Seed: 1221989968
module module_0 (
    input wire id_0,
    input tri  id_1,
    input tri1 id_2,
    input wor  id_3
);
  assign id_5 = 1;
  assign id_6 = -1;
  wire id_7;
  assign id_5 = id_5;
  wire id_8;
  uwire id_9;
  integer id_10 = -1;
  assign id_9 = 'h0;
  logic [7:0] id_11;
  always_ff id_5 <= "" & id_11[-1];
  wire id_12, id_13;
endmodule
module module_1 (
    output tri1 id_0
);
  assign id_0 = id_2;
  wor id_3 = 1;
  assign id_2 = 1'b0;
  wire id_4, id_5 = id_5;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  logic [7:0][-1]
      id_7 (
          .id_0(("")),
          .id_1(id_4),
          .id_2(id_4),
          .id_3(1),
          .id_4(id_4),
          .id_5(-1)
      ),
      id_8;
endmodule
