{"vcs1":{"timestamp_begin":1747230112.282326971, "rt":8.00, "ut":8.10, "st":0.61}}
{"vcselab":{"timestamp_begin":1747230120.362099937, "rt":0.38, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747230120.799083999, "rt":0.44, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747230111.653606337}
{"VCS_COMP_START_TIME": 1747230111.653606337}
{"VCS_COMP_END_TIME": 1747230121.387308170}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483120}}
{"vcselab": {"peak_mem": 183884}}
