+ ga_results_dir=/home/balkon00/PrintedTrees/results/ga/redwine_10_01_2022__21_54/
+ keep=50
+ synclk=50
+ [[ / == \/ ]]
+ len=64
+ ga_results_dir=/home/balkon00/PrintedTrees/results/ga/redwine_10_01_2022__21_54
+ maindir=/home/balkon00/PrintedTrees
+ testdir=/home/balkon00/PrintedTrees/test/pareto
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/sim
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/hdl
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results
+ resdir=/home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54
+ rm -rf '/home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/*'
+ resfile=/home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/results.txt
+ reportsdir=/home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports
+ rm -rf '/home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/*'
+ netldir=/home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists
+ rm -rf '/home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/*'
+ libpath=/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
+ lib=PPDK_Standard_Library_1.0V_25C_TYP_X1.db
+ libverilog=PPDK_Standard_Library_1.0V_25C_TYP_X1.v
+ '[' -f /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db ']'
+ sed -i '/ENV_LIBRARY_PATH=/ c\export ENV_LIBRARY_PATH="/home/balkon00/PrintedTrees/EGFET_PDK/lib_files"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ sed -i '/ENV_LIBRARY_DB=/ c\export ENV_LIBRARY_DB="PPDK_Standard_Library_1.0V_25C_TYP_X1.db"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ sed -i '/ENV_CLK_PERIOD=/ c\export ENV_CLK_PERIOD="50000000"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ sed -i '/ENV_LIBRARY_VERILOG_PATH=/ c\export ENV_LIBRARY_VERILOG_PATH="/home/balkon00/PrintedTrees/EGFET_PDK/lib_files"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ area_rpt=/home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ delay_rpt_dc=/home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
+ power_rpt=/home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ python3 /home/balkon00/PrintedTrees/src/evaluation/test_clf.py --load-from /home/balkon00/PrintedTrees/results/ga/redwine_10_01_2022__21_54 --load-mode init --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/acc
INFO Extracted fronts from: /home/balkon00/PrintedTrees/results/ga/redwine_10_01_2022__21_54/final_population.pkl
INFO Results were saved to: /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/acc
INFO Logfile for this run: /home/balkon00/PrintedTrees/logs/test_clf.log
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/acc --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/acc/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt --new-inputs
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10 <= 57)?
     (X0 <= 139)?
       (X6 <= 84)?
         (X9 <= 31)?
           (X3 <= 60)?
             (X4 <= 30)?
               (X6 <= 75)?
                 (X2 <= 79)?
                   (X9 <= 24)?
                     (X0 <= 84)?
                       (X9 <= 22)?
                        13
                      :
                         (X0 <= 60)?
                           (X4 <= 25)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10 <= 49)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1 <= 26)?
                    1
                  :
                     (X9 <= 21)?
                      1
                    :
                      4
              :
                3
            :
               (X4 <= 76)?
                 (X7 <= 139)?
                  20
                :
                   (X7 <= 145)?
                     (X0 <= 76)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2 <= 26)?
              1
            :
              3
        :
           (X1 <= 92)?
             (X1 <= 29)?
              5
            :
               (X0 <= 89)?
                 (X1 <= 46)?
                   (X7 <= 118)?
                    3
                  :
                     (X6 <= 64)?
                       (X1 <= 45)?
                        7
                      :
                         (X10 <= 47)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0 <= 44)?
                    11
                  :
                     (X2 <= 1)?
                      8
                    :
                       (X6 <= 29)?
                         (X7 <= 110)?
                          7
                        :
                           (X7 <= 141)?
                             (X0 <= 76)?
                               (X4 <= 68)?
                                 (X8 <= 115)?
                                  11
                                :
                                   (X8 <= 125)?
                                    3
                                  :
                                     (X10 <= 41)?
                                      1
                                    :
                                       (X9 <= 46)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8 <= 110)?
                               (X7 <= 151)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3 <= 15)?
                          14
                        :
                           (X0 <= 74)?
                             (X4 <= 34)?
                               (X4 <= 28)?
                                 (X1 <= 51)?
                                  1
                                :
                                  13
                              :
                                 (X1 <= 83)?
                                   (X2 <= 83)?
                                     (X1 <= 60)?
                                      2
                                    :
                                       (X0 <= 71)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9 <= 35)?
                              1
                            :
                              8
              :
                 (X0 <= 123)?
                   (X9 <= 42)?
                     (X9 <= 41)?
                      18
                    :
                       (X0 <= 110)?
                        1
                      :
                        1
                  :
                     (X0 <= 101)?
                       (X9 <= 47)?
                        3
                      :
                         (X9 <= 162)?
                          7
                        :
                          1
                    :
                       (X7 <= 206)?
                        13
                      :
                         (X1 <= 66)?
                          1
                        :
                          2
                :
                   (X2 <= 128)?
                     (X0 <= 134)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10 <= 26)?
              2
            :
               (X1 <= 129)?
                 (X0 <= 101)?
                   (X8 <= 94)?
                     (X5 <= 38)?
                       (X10 <= 35)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7 <= 135)?
                       (X9 <= 33)?
                         (X5 <= 32)?
                          2
                        :
                          3
                      :
                         (X0 <= 56)?
                           (X4 <= 40)?
                             (X7 <= 132)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10 <= 45)?
                    3
                  :
                     (X2 <= 24)?
                      1
                    :
                      1
              :
                 (X9 <= 38)?
                  2
                :
                  2
      :
         (X4 <= 26)?
           (X6 <= 100)?
            2
          :
            3
        :
          45
    :
       (X9 <= 38)?
         (X1 <= 74)?
          5
        :
          1
      :
         (X5 <= 61)?
           (X9 <= 71)?
            13
          :
             (X0 <= 176)?
               (X9 <= 74)?
                1
              :
                3
            :
               (X7 <= 172)?
                1
              :
                2
        :
          2
  :
     (X9 <= 45)?
       (X10 <= 120)?
         (X6 <= 21)?
           (X1 <= 116)?
             (X3 <= 17)?
               (X8 <= 120)?
                 (X7 <= 118)?
                  5
                :
                   (X8 <= 77)?
                    1
                  :
                    2
              :
                 (X2 <= 9)?
                   (X8 <= 133)?
                    2
                  :
                     (X3 <= 12)?
                      1
                    :
                      1
                :
                  7
            :
               (X9 <= 39)?
                 (X1 <= 82)?
                   (X3 <= 20)?
                    5
                  :
                     (X0 <= 63)?
                       (X9 <= 34)?
                        4
                      :
                        2
                    :
                       (X0 <= 86)?
                        4
                      :
                         (X8 <= 109)?
                          6
                        :
                          1
                :
                   (X4 <= 43)?
                     (X6 <= 4)?
                      1
                    :
                       (X5 <= 49)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4 <= 29)?
                   (X10 <= 87)?
                    4
                  :
                     (X0 <= 106)?
                      1
                    :
                      1
                :
                   (X0 <= 127)?
                     (X6 <= 19)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9 <= 31)?
               (X6 <= 12)?
                 (X1 <= 156)?
                   (X1 <= 133)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2 <= 4)?
                3
              :
                 (X7 <= 117)?
                  3
                :
                  1
        :
           (X9 <= 31)?
             (X10 <= 106)?
               (X3 <= 39)?
                 (X3 <= 18)?
                   (X4 <= 31)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10 <= 61)?
                  2
                :
                  4
            :
               (X5 <= 83)?
                 (X2 <= 18)?
                   (X2 <= 5)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7 <= 152)?
               (X0 <= 85)?
                 (X1 <= 50)?
                   (X10 <= 65)?
                    1
                  :
                    4
                :
                   (X2 <= 17)?
                     (X5 <= 121)?
                       (X0 <= 75)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2 <= 59)?
                       (X9 <= 41)?
                        8
                      :
                         (X6 <= 31)?
                          1
                        :
                          2
                    :
                       (X9 <= 44)?
                         (X5 <= 52)?
                           (X3 <= 25)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0 <= 89)?
                  1
                :
                  6
            :
              10
      :
         (X1 <= 78)?
           (X3 <= 68)?
             (X2 <= 172)?
               (X0 <= 6)?
                1
              :
                 (X4 <= 5)?
                  2
                :
                   (X6 <= 21)?
                     (X0 <= 101)?
                       (X0 <= 89)?
                         (X6 <= 2)?
                          1
                        :
                           (X6 <= 20)?
                            9
                          :
                             (X7 <= 66)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8 <= 93)?
                1
              :
                1
          :
             (X2 <= 104)?
               (X7 <= 101)?
                1
              :
                2
            :
              5
        :
           (X7 <= 70)?
             (X8 <= 213)?
               (X2 <= 12)?
                 (X9 <= 28)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1 <= 116)?
               (X1 <= 84)?
                1
              :
                 (X4 <= 21)?
                  1
                :
                  7
            :
               (X1 <= 123)?
                1
              :
                1
    :
       (X10 <= 120)?
         (X1 <= 51)?
           (X6 <= 47)?
             (X8 <= 104)?
               (X0 <= 67)?
                 (X7 <= 87)?
                   (X10 <= 116)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2 <= 165)?
                   (X3 <= 35)?
                     (X3 <= 29)?
                       (X6 <= 13)?
                         (X10 <= 85)?
                          7
                        :
                           (X1 <= 27)?
                            1
                          :
                            3
                      :
                         (X0 <= 100)?
                          3
                        :
                           (X7 <= 163)?
                             (X7 <= 118)?
                               (X2 <= 116)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8 <= 73)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5 <= 34)?
                 (X9 <= 71)?
                   (X2 <= 95)?
                    3
                  :
                     (X2 <= 118)?
                       (X6 <= 5)?
                        1
                      :
                         (X6 <= 15)?
                           (X4 <= 33)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2 <= 140)?
                    8
                  :
                    1
              :
                 (X9 <= 62)?
                  10
                :
                   (X7 <= 106)?
                    5
                  :
                     (X7 <= 156)?
                       (X1 <= 28)?
                         (X10 <= 81)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5 <= 121)?
               (X2 <= 143)?
                 (X8 <= 123)?
                  8
                :
                   (X2 <= 118)?
                    5
                  :
                    2
              :
                3
            :
               (X0 <= 82)?
                4
              :
                5
        :
           (X6 <= 63)?
             (X4 <= 35)?
               (X1 <= 91)?
                 (X1 <= 63)?
                   (X7 <= 130)?
                     (X7 <= 117)?
                       (X9 <= 71)?
                        8
                      :
                         (X7 <= 96)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9 <= 48)?
                      1
                    :
                      12
                :
                   (X0 <= 53)?
                     (X8 <= 182)?
                      17
                    :
                      1
                  :
                     (X1 <= 64)?
                      3
                    :
                       (X8 <= 69)?
                        3
                      :
                         (X8 <= 120)?
                          20
                        :
                           (X2 <= 19)?
                            6
                          :
                            6
              :
                 (X1 <= 93)?
                  4
                :
                   (X10 <= 77)?
                     (X7 <= 142)?
                      5
                    :
                      3
                  :
                     (X1 <= 138)?
                      11
                    :
                      1
            :
               (X6 <= 50)?
                 (X2 <= 59)?
                   (X3 <= 27)?
                    2
                  :
                     (X3 <= 51)?
                       (X3 <= 34)?
                        4
                      :
                         (X5 <= 92)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2 <= 155)?
                     (X4 <= 55)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9 <= 130)?
               (X2 <= 58)?
                 (X3 <= 22)?
                  1
                :
                   (X10 <= 110)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10 <= 179)?
           (X9 <= 56)?
             (X6 <= 9)?
               (X3 <= 18)?
                1
              :
                6
            :
               (X3 <= 20)?
                 (X2 <= 104)?
                  1
                :
                  1
              :
                 (X0 <= 177)?
                   (X9 <= 54)?
                    14
                  :
                    1
                :
                  1
          :
             (X5 <= 49)?
               (X9 <= 79)?
                 (X0 <= 127)?
                  22
                :
                   (X3 <= 29)?
                    1
                  :
                    3
              :
                 (X5 <= 29)?
                   (X1 <= 39)?
                    1
                  :
                    5
                :
                  3
            :
               (X3 <= 39)?
                 (X10 <= 124)?
                  4
                :
                   (X2 <= 12)?
                    3
                  :
                     (X6 <= 28)?
                      4
                    :
                       (X6 <= 34)?
                        3
                      :
                         (X4 <= 18)?
                          2
                        :
                           (X8 <= 120)?
                             (X10 <= 138)?
                              2
                            :
                               (X4 <= 26)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10 <= 169)?
                  3
                :
                  1
        :
           (X6 <= 44)?
             (X4 <= 19)?
              2
            :
               (X9 <= 67)?
                3
              :
                2
          :
             (X5 <= 83)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/acc/accuracy.txt
+ accuracy=6.000e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/acc/
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/acc/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/acc/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 82 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04 439497510.0      0.00       0.0 1088071552.0                           12222961.0000
    0:00:04 439497510.0      0.00       0.0 1088071552.0                           12222961.0000
    0:00:04 439497510.0      0.00       0.0 1088071552.0                           12222961.0000
    0:00:04 439497510.0      0.00       0.0 1088071552.0                           12222961.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04 439478070.0      0.00       0.0 1088365568.0                           12227924.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:04 521506810.0      0.00       0.0 1214023040.0 net5489                   16752264.0000
    0:00:05 523942630.0      0.00       0.0 1202367872.0 net5137                   16862150.0000
    0:00:05 522326770.0      0.00       0.0 1172226304.0 net5527                   16757505.0000
    0:00:06 521869930.0      0.00       0.0 1170528000.0 net5095                   16737730.0000
    0:00:06 519685810.0      0.00       0.0 1158864640.0 net4681                   16662783.0000
    0:00:08 519643030.0      0.00       0.0 1157392128.0 net5133                   16667463.0000
    0:00:08 518577710.0      0.00       0.0 1153309824.0 net5076                   16618046.0000
    0:00:09 515138080.0      0.00       0.0 1145999744.0 net8272                   16470676.0000
    0:00:12 514452820.0      0.00       0.0 1143030272.0 net5886                   16441014.0000
    0:00:13 509350970.0      0.00       0.0 1138392064.0 net4986                   16245235.0000
    0:00:13 509350970.0      0.00       0.0 1137835776.0 net5686                   16245235.0000
    0:00:14 509350970.0      0.00       0.0 1137630464.0 net5807                   16245235.0000
    0:00:15 509350970.0      0.00       0.0 1137602944.0                           16245235.0000
    0:00:15 509350970.0      0.00       0.0 1137602944.0                           16245235.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15 509350970.0      0.00       0.0 1137602944.0                           16245235.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 510350210.0      0.00       0.0 1141477632.0                           16275425.0000
    0:00:19 516823170.0      0.00       0.0 1155942912.0 net4354                   16579825.0000
    0:00:20 519527540.0      0.00       0.0 1157191296.0 net5452                   16689924.0000
    0:00:21 523344870.0      0.00       0.0 1157671168.0 net25340                  16840488.0000
    0:00:23 524006790.0      0.00       0.0 1159301888.0 net13735                  16869868.0000
    0:00:23 522697510.0      0.00       0.0 1155845760.0 net5111                   16820772.0000
    0:00:26 519332930.0      0.00       0.0 1148156800.0 net5837                   16682534.0000
    0:00:30 513838630.0      0.00       0.0 1143229952.0                           16471696.0000
    0:00:30 513838630.0      0.00       0.0 1143229952.0                           16471696.0000
    0:00:30 513838630.0      0.00       0.0 1143229952.0                           16471696.0000
    0:00:30 513838630.0      0.00       0.0 1143229952.0                           16471696.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=513838630.000000
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=38695524.000
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1850 leaf cells, ports, hiers and 1845 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:06:17 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      3109
        Number of annotated net delay arcs  :      3109
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999968764524.520508 ns, Total Simulation Time : 4999968764524.520508 ns

======================================================================
Summary:
Total number of nets = 1845
Number of annotated nets = 1845 (100.00%)
Total number of leaf cells = 1757
Number of fully annotated leaf cells = 1757 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.81 MB
CPU usage for this session: 20 seconds 
Elapsed time for this session: 21 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0223
+ echo -e 'Sol\tAccuracy\tArea\tDelay\tPower'
+ echo -e 'acc\t6.000e-01\t513838630.000000\t38695524.000\t0.0223'
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_acc.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_acc.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_acc.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/acc.sv
+ python3 /home/balkon00/PrintedTrees/src/evaluation/test_clf.py --load-from /home/balkon00/PrintedTrees/results/ga/redwine_10_01_2022__21_54 --load-mode all --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54 --keep-pareto-solutions 50
INFO Extracted fronts from: /home/balkon00/PrintedTrees/results/ga/redwine_10_01_2022__21_54/final_population.pkl
INFO Results were saved to: /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54
INFO Logfile for this run: /home/balkon00/PrintedTrees/logs/test_clf.log
++ find /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54 -type d -name '[0-9]*'
++ sed 's_.*/\([0-9][0-9]*\)_\1_g'
++ awk 'BEGIN {max=0} {if ($1 > max) max=$1} END {print max}'
+ pareto_sols=18
++ seq 0 18
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/0 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/0/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:3] <= 11)?
     (X0 <= 136)?
       (X6[7:2] <= 20)?
         (X9[7:1] <= 17)?
           (X3[7:5] <= 5)?
             (X4[7:2] <= 6)?
               (X6[7:3] <= 11)?
                 (X2 <= 84)?
                   (X9[7:2] <= 9)?
                     (X0[7:1] <= 42)?
                       (X9[7:4] <= 3)?
                        13
                      :
                         (X0[7:5] <= 2)?
                           (X4[7:1] <= 17)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:1] <= 29)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:4] <= 4)?
                    1
                  :
                     (X9 <= 23)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:2] <= 20)?
                 (X7 <= 139)?
                  20
                :
                   (X7[7:2] <= 36)?
                     (X0[7:3] <= 11)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:1] <= 17)?
              1
            :
              3
        :
           (X1[7:1] <= 48)?
             (X1[7:2] <= 5)?
              5
            :
               (X0[7:3] <= 13)?
                 (X1 <= 47)?
                   (X7[7:2] <= 29)?
                    3
                  :
                     (X6[7:3] <= 12)?
                       (X1[7:3] <= 11)?
                        7
                      :
                         (X10[7:4] <= 5)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0[7:1] <= 24)?
                    11
                  :
                     (X2[7:4] <= 0)?
                      8
                    :
                       (X6[7:1] <= 16)?
                         (X7[7:4] <= 7)?
                          7
                        :
                           (X7[7:3] <= 20)?
                             (X0[7:4] <= 4)?
                               (X4[7:4] <= 4)?
                                 (X8[7:1] <= 57)?
                                  11
                                :
                                   (X8[7:2] <= 33)?
                                    3
                                  :
                                     (X10[7:3] <= 6)?
                                      1
                                    :
                                       (X9[7:2] <= 14)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:3] <= 14)?
                               (X7[7:2] <= 36)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:5] <= 1)?
                          14
                        :
                           (X0[7:2] <= 18)?
                             (X4[7:2] <= 8)?
                               (X4[7:1] <= 17)?
                                 (X1[7:2] <= 14)?
                                  1
                                :
                                  13
                              :
                                 (X1 <= 83)?
                                   (X2[7:4] <= 9)?
                                     (X1[7:2] <= 17)?
                                      2
                                    :
                                       (X0[7:1] <= 37)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:4] <= 2)?
                              1
                            :
                              8
              :
                 (X0[7:1] <= 62)?
                   (X9[7:2] <= 14)?
                     (X9[7:3] <= 8)?
                      18
                    :
                       (X0[7:2] <= 31)?
                        1
                      :
                        1
                  :
                     (X0[7:2] <= 24)?
                       (X9 <= 51)?
                        3
                      :
                         (X9[7:2] <= 41)?
                          7
                        :
                          1
                    :
                       (X7[7:2] <= 55)?
                        13
                      :
                         (X1[7:1] <= 34)?
                          1
                        :
                          2
                :
                   (X2[7:1] <= 66)?
                     (X0 <= 133)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:1] <= 18)?
              2
            :
               (X1[7:3] <= 17)?
                 (X0 <= 101)?
                   (X8[7:2] <= 27)?
                     (X5[7:2] <= 11)?
                       (X10[7:5] <= 3)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:3] <= 16)?
                       (X9[7:2] <= 6)?
                         (X5[7:2] <= 8)?
                          2
                        :
                          3
                      :
                         (X0[7:1] <= 26)?
                           (X4[7:4] <= 4)?
                             (X7[7:4] <= 7)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:1] <= 24)?
                    3
                  :
                     (X2[7:1] <= 16)?
                      1
                    :
                      1
              :
                 (X9[7:3] <= 9)?
                  2
                :
                  2
      :
         (X4[7:2] <= 5)?
           (X6[7:3] <= 15)?
            2
          :
            3
        :
          45
    :
       (X9[7:2] <= 12)?
         (X1[7:3] <= 10)?
          5
        :
          1
      :
         (X5[7:2] <= 16)?
           (X9[7:5] <= 4)?
            13
          :
             (X0[7:3] <= 25)?
               (X9[7:2] <= 21)?
                1
              :
                3
            :
               (X7[7:4] <= 12)?
                1
              :
                2
        :
          2
  :
     (X9[7:2] <= 15)?
       (X10[7:3] <= 16)?
         (X6[7:2] <= 6)?
           (X1[7:4] <= 7)?
             (X3[7:3] <= 2)?
               (X8[7:4] <= 11)?
                 (X7[7:2] <= 29)?
                  5
                :
                   (X8[7:2] <= 22)?
                    1
                  :
                    2
              :
                 (X2[7:2] <= 1)?
                   (X8[7:4] <= 8)?
                    2
                  :
                     (X3[7:3] <= 2)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:1] <= 19)?
                 (X1[7:4] <= 5)?
                   (X3 <= 23)?
                    5
                  :
                     (X0[7:2] <= 17)?
                       (X9[7:3] <= 4)?
                        4
                      :
                        2
                    :
                       (X0[7:3] <= 9)?
                        4
                      :
                         (X8[7:2] <= 27)?
                          6
                        :
                          1
                :
                   (X4[7:4] <= 5)?
                     (X6[7:2] <= 2)?
                      1
                    :
                       (X5[7:5] <= 3)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:2] <= 7)?
                   (X10[7:3] <= 13)?
                    4
                  :
                     (X0[7:2] <= 27)?
                      1
                    :
                      1
                :
                   (X0[7:2] <= 36)?
                     (X6[7:2] <= 5)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:1] <= 15)?
               (X6[7:4] <= 4)?
                 (X1[7:4] <= 13)?
                   (X1[7:4] <= 8)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2[7:4] <= 2)?
                3
              :
                 (X7[7:3] <= 19)?
                  3
                :
                  1
        :
           (X9[7:3] <= 5)?
             (X10[7:1] <= 54)?
               (X3[7:2] <= 11)?
                 (X3[7:3] <= 6)?
                   (X4[7:4] <= 4)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:3] <= 11)?
                  2
                :
                  4
            :
               (X5[7:2] <= 20)?
                 (X2[7:3] <= 3)?
                   (X2[7:2] <= 1)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:1] <= 76)?
               (X0[7:2] <= 23)?
                 (X1[7:1] <= 26)?
                   (X10[7:1] <= 33)?
                    1
                  :
                    4
                :
                   (X2[7:2] <= 5)?
                     (X5 <= 123)?
                       (X0[7:2] <= 21)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:3] <= 12)?
                       (X9[7:2] <= 10)?
                        8
                      :
                         (X6[7:3] <= 6)?
                          1
                        :
                          2
                    :
                       (X9[7:1] <= 25)?
                         (X5[7:4] <= 4)?
                           (X3[7:1] <= 15)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:3] <= 14)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:2] <= 18)?
           (X3[7:3] <= 9)?
             (X2[7:2] <= 44)?
               (X0[7:2] <= 3)?
                1
              :
                 (X4[7:1] <= 4)?
                  2
                :
                   (X6[7:4] <= 1)?
                     (X0[7:4] <= 9)?
                       (X0[7:4] <= 5)?
                         (X6[7:2] <= 3)?
                          1
                        :
                           (X6[7:4] <= 2)?
                            9
                          :
                             (X7[7:3] <= 13)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:2] <= 25)?
                1
              :
                1
          :
             (X2[7:2] <= 27)?
               (X7[7:5] <= 3)?
                1
              :
                2
            :
              5
        :
           (X7[7:2] <= 18)?
             (X8[7:1] <= 108)?
               (X2[7:3] <= 1)?
                 (X9 <= 33)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:2] <= 33)?
               (X1 <= 84)?
                1
              :
                 (X4[7:3] <= 2)?
                  1
                :
                  7
            :
               (X1[7:5] <= 5)?
                1
              :
                1
    :
       (X10[7:2] <= 32)?
         (X1[7:1] <= 24)?
           (X6[7:3] <= 9)?
             (X8[7:3] <= 16)?
               (X0[7:3] <= 10)?
                 (X7[7:3] <= 13)?
                   (X10[7:3] <= 18)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:1] <= 83)?
                   (X3[7:2] <= 12)?
                     (X3[7:2] <= 10)?
                       (X6[7:2] <= 4)?
                         (X10[7:2] <= 21)?
                          7
                        :
                           (X1[7:2] <= 9)?
                            1
                          :
                            3
                      :
                         (X0[7:1] <= 53)?
                          3
                        :
                           (X7 <= 163)?
                             (X7[7:4] <= 7)?
                               (X2[7:2] <= 30)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:3] <= 9)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:3] <= 5)?
                 (X9[7:2] <= 19)?
                   (X2[7:2] <= 23)?
                    3
                  :
                     (X2[7:4] <= 9)?
                       (X6[7:3] <= 1)?
                        1
                      :
                         (X6[7:3] <= 2)?
                           (X4[7:3] <= 3)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:2] <= 37)?
                    8
                  :
                    1
              :
                 (X9[7:4] <= 7)?
                  10
                :
                   (X7[7:2] <= 27)?
                    5
                  :
                     (X7[7:4] <= 10)?
                       (X1[7:4] <= 4)?
                         (X10[7:2] <= 22)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:2] <= 30)?
               (X2[7:2] <= 36)?
                 (X8[7:3] <= 15)?
                  8
                :
                   (X2[7:2] <= 29)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:2] <= 20)?
                4
              :
                5
        :
           (X6[7:1] <= 36)?
             (X4[7:4] <= 2)?
               (X1[7:2] <= 26)?
                 (X1[7:2] <= 16)?
                   (X7[7:1] <= 68)?
                     (X7[7:4] <= 9)?
                       (X9[7:2] <= 18)?
                        8
                      :
                         (X7[7:4] <= 6)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:2] <= 14)?
                      1
                    :
                      12
                :
                   (X0[7:4] <= 3)?
                     (X8[7:2] <= 48)?
                      17
                    :
                      1
                  :
                     (X1[7:1] <= 33)?
                      3
                    :
                       (X8[7:4] <= 4)?
                        3
                      :
                         (X8[7:5] <= 7)?
                          20
                        :
                           (X2[7:3] <= 0)?
                            6
                          :
                            6
              :
                 (X1[7:3] <= 11)?
                  4
                :
                   (X10[7:3] <= 14)?
                     (X7[7:3] <= 22)?
                      5
                    :
                      3
                  :
                     (X1[7:1] <= 68)?
                      11
                    :
                      1
            :
               (X6[7:2] <= 14)?
                 (X2[7:2] <= 14)?
                   (X3 <= 26)?
                    2
                  :
                     (X3[7:1] <= 27)?
                       (X3[7:2] <= 9)?
                        4
                      :
                         (X5[7:2] <= 23)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:3] <= 20)?
                     (X4[7:4] <= 3)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:2] <= 34)?
               (X2[7:3] <= 7)?
                 (X3[7:1] <= 13)?
                  1
                :
                   (X10[7:1] <= 56)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:4] <= 13)?
           (X9[7:1] <= 28)?
             (X6 <= 9)?
               (X3[7:4] <= 4)?
                1
              :
                6
            :
               (X3[7:2] <= 7)?
                 (X2[7:3] <= 16)?
                  1
                :
                  1
              :
                 (X0[7:1] <= 90)?
                   (X9[7:5] <= 5)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:4] <= 6)?
               (X9[7:4] <= 6)?
                 (X0[7:1] <= 62)?
                  22
                :
                   (X3[7:3] <= 4)?
                    1
                  :
                    3
              :
                 (X5[7:2] <= 6)?
                   (X1[7:2] <= 14)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:2] <= 10)?
                 (X10[7:5] <= 8)?
                  4
                :
                   (X2 <= 16)?
                    3
                  :
                     (X6[7:1] <= 14)?
                      4
                    :
                       (X6[7:1] <= 17)?
                        3
                      :
                         (X4[7:2] <= 2)?
                          2
                        :
                           (X8[7:3] <= 15)?
                             (X10[7:3] <= 19)?
                              2
                            :
                               (X4[7:3] <= 8)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:1] <= 87)?
                  3
                :
                  1
        :
           (X6[7:1] <= 21)?
             (X4[7:2] <= 6)?
              2
            :
               (X9 <= 67)?
                3
              :
                2
          :
             (X5[7:4] <= 4)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/0/accuracy.txt
+ accuracy=6.396e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/0/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/0/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 83 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 307085770.0      0.00       0.0 765176512.0                           8427563.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:03 368742660.0      0.00       0.0 858562176.0 net3603                   11777181.0000
    0:00:04 369559200.0      0.00       0.0 842909952.0 net4232                   11789148.0000
    0:00:04 369648160.0      0.00       0.0 821068352.0 net3913                   11786332.0000
    0:00:05 369312570.0      0.00       0.0 817177984.0 net4485                   11776410.0000
    0:00:06 369312570.0      0.00       0.0 817099904.0 net3475                   11776410.0000
    0:00:06 368441670.0      0.00       0.0 813844800.0 net3656                   11732180.0000
    0:00:08 364349530.0      0.00       0.0 805639936.0 net3574                   11568806.0000
    0:00:09 360795870.0      0.00       0.0 801992960.0 net3761                   11423872.0000
    0:00:11 359839890.0      0.00       0.0 800985664.0                           11388848.0000
    0:00:11 359839890.0      0.00       0.0 800985664.0                           11388848.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11 359839890.0      0.00       0.0 800985664.0                           11388848.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:13 358804960.0      0.00       0.0 798588032.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798588032.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798588032.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 358804960.0      0.00       0.0 798595968.0                           11339446.0000
    0:00:13 365596570.0      0.00       0.0 809901120.0 net3567                   11640815.0000
    0:00:14 370263190.0      0.00       0.0 813431424.0 net4663                   11826214.0000
    0:00:15 369806350.0      0.00       0.0 811547968.0 net4872                   11806439.0000
    0:00:15 365477490.0      0.00       0.0 804668672.0 net18160                  11642403.0000
    0:00:17 365020650.0      0.00       0.0 802686528.0 net3926                   11622629.0000
    0:00:19 361488600.0      0.00       0.0 799305792.0                           11487089.0000
    0:00:19 361488600.0      0.00       0.0 799305792.0                           11487089.0000
    0:00:19 361488600.0      0.00       0.0 799305792.0                           11487089.0000
    0:00:19 361488600.0      0.00       0.0 799305792.0                           11487089.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=361488600.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=36323456.000
+ '[' 36323456 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1329 leaf cells, ports, hiers and 1324 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:08:23 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      2189
        Number of annotated net delay arcs  :      2189
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999966026392.709961 ns, Total Simulation Time : 4999966026392.709961 ns

======================================================================
Summary:
Total number of nets = 1324
Number of annotated nets = 1324 (100.00%)
Total number of leaf cells = 1236
Number of fully annotated leaf cells = 1236 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.69 MB
CPU usage for this session: 16 seconds 
Elapsed time for this session: 16 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0157
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_0.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_0.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_0.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/0.sv
+ echo -e '0\t6.396e-01\t361488600.000000\t36323456.000\t0.0157'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/1 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/1/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:3] <= 9)?
     (X0[7:2] <= 37)?
       (X6[7:2] <= 22)?
         (X9[7:1] <= 17)?
           (X3[7:3] <= 11)?
             (X4[7:1] <= 12)?
               (X6[7:2] <= 19)?
                 (X2[7:1] <= 41)?
                   (X9[7:1] <= 15)?
                     (X0[7:2] <= 21)?
                       (X9[7:4] <= 4)?
                        13
                      :
                         (X0[7:5] <= 2)?
                           (X4[7:2] <= 10)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:1] <= 29)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:3] <= 3)?
                    1
                  :
                     (X9[7:2] <= 7)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:3] <= 10)?
                 (X7[7:1] <= 70)?
                  20
                :
                   (X7[7:3] <= 18)?
                     (X0[7:2] <= 19)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:1] <= 17)?
              1
            :
              3
        :
           (X1[7:1] <= 48)?
             (X1[7:2] <= 6)?
              5
            :
               (X0[7:2] <= 24)?
                 (X1[7:2] <= 12)?
                   (X7[7:1] <= 59)?
                    3
                  :
                     (X6[7:3] <= 10)?
                       (X1[7:3] <= 11)?
                        7
                      :
                         (X10[7:4] <= 4)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0 <= 45)?
                    11
                  :
                     (X2[7:3] <= 1)?
                      8
                    :
                       (X6 <= 31)?
                         (X7[7:3] <= 14)?
                          7
                        :
                           (X7[7:2] <= 36)?
                             (X0[7:5] <= 2)?
                               (X4[7:3] <= 8)?
                                 (X8[7:2] <= 29)?
                                  11
                                :
                                   (X8[7:2] <= 34)?
                                    3
                                  :
                                     (X10[7:5] <= 1)?
                                      1
                                    :
                                       (X9[7:2] <= 16)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:3] <= 14)?
                               (X7[7:2] <= 36)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:5] <= 0)?
                          14
                        :
                           (X0[7:2] <= 18)?
                             (X4[7:2] <= 8)?
                               (X4[7:1] <= 17)?
                                 (X1[7:1] <= 24)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:1] <= 42)?
                                   (X2[7:4] <= 9)?
                                     (X1[7:1] <= 33)?
                                      2
                                    :
                                       (X0[7:2] <= 18)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:4] <= 2)?
                              1
                            :
                              8
              :
                 (X0[7:2] <= 31)?
                   (X9[7:2] <= 11)?
                     (X9[7:2] <= 14)?
                      18
                    :
                       (X0[7:2] <= 32)?
                        1
                      :
                        1
                  :
                     (X0[7:2] <= 26)?
                       (X9 <= 51)?
                        3
                      :
                         (X9[7:3] <= 20)?
                          7
                        :
                          1
                    :
                       (X7[7:3] <= 30)?
                        13
                      :
                         (X1[7:2] <= 16)?
                          1
                        :
                          2
                :
                   (X2[7:2] <= 34)?
                     (X0[7:1] <= 66)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:2] <= 10)?
              2
            :
               (X1[7:4] <= 10)?
                 (X0 <= 101)?
                   (X8[7:2] <= 28)?
                     (X5[7:3] <= 6)?
                       (X10[7:3] <= 7)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:3] <= 15)?
                       (X9[7:2] <= 8)?
                         (X5[7:2] <= 8)?
                          2
                        :
                          3
                      :
                         (X0[7:2] <= 11)?
                           (X4[7:5] <= 0)?
                             (X7[7:3] <= 17)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10 <= 46)?
                    3
                  :
                     (X2[7:1] <= 16)?
                      1
                    :
                      1
              :
                 (X9[7:3] <= 10)?
                  2
                :
                  2
      :
         (X4[7:4] <= 1)?
           (X6[7:4] <= 6)?
            2
          :
            3
        :
          45
    :
       (X9[7:1] <= 23)?
         (X1[7:2] <= 18)?
          5
        :
          1
      :
         (X5[7:3] <= 9)?
           (X9[7:3] <= 11)?
            13
          :
             (X0[7:4] <= 15)?
               (X9[7:3] <= 11)?
                1
              :
                3
            :
               (X7[7:2] <= 45)?
                1
              :
                2
        :
          2
  :
     (X9[7:3] <= 8)?
       (X10[7:2] <= 33)?
         (X6[7:2] <= 6)?
           (X1[7:4] <= 7)?
             (X3[7:2] <= 3)?
               (X8[7:4] <= 10)?
                 (X7[7:1] <= 59)?
                  5
                :
                   (X8[7:3] <= 14)?
                    1
                  :
                    2
              :
                 (X2[7:4] <= 0)?
                   (X8[7:5] <= 4)?
                    2
                  :
                     (X3[7:3] <= 3)?
                      1
                    :
                      1
                :
                  7
            :
               (X9 <= 39)?
                 (X1[7:4] <= 5)?
                   (X3[7:1] <= 14)?
                    5
                  :
                     (X0[7:3] <= 9)?
                       (X9[7:3] <= 4)?
                        4
                      :
                        2
                    :
                       (X0[7:1] <= 41)?
                        4
                      :
                         (X8[7:2] <= 27)?
                          6
                        :
                          1
                :
                   (X4[7:4] <= 5)?
                     (X6[7:3] <= 0)?
                      1
                    :
                       (X5[7:5] <= 2)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:1] <= 15)?
                   (X10 <= 89)?
                    4
                  :
                     (X0[7:3] <= 16)?
                      1
                    :
                      1
                :
                   (X0[7:3] <= 20)?
                     (X6[7:1] <= 10)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:1] <= 14)?
               (X6[7:4] <= 3)?
                 (X1[7:4] <= 15)?
                   (X1[7:3] <= 17)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2[7:3] <= 4)?
                3
              :
                 (X7[7:2] <= 32)?
                  3
                :
                  1
        :
           (X9[7:3] <= 4)?
             (X10[7:1] <= 55)?
               (X3[7:2] <= 11)?
                 (X3[7:2] <= 6)?
                   (X4[7:4] <= 4)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:3] <= 13)?
                  2
                :
                  4
            :
               (X5[7:2] <= 21)?
                 (X2[7:2] <= 5)?
                   (X2[7:2] <= 0)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:1] <= 75)?
               (X0[7:2] <= 25)?
                 (X1[7:1] <= 25)?
                   (X10[7:2] <= 17)?
                    1
                  :
                    4
                :
                   (X2[7:3] <= 3)?
                     (X5[7:1] <= 63)?
                       (X0 <= 78)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:3] <= 12)?
                       (X9 <= 43)?
                        8
                      :
                         (X6[7:2] <= 13)?
                          1
                        :
                          2
                    :
                       (X9[7:3] <= 6)?
                         (X5[7:4] <= 6)?
                           (X3[7:1] <= 13)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:3] <= 12)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:3] <= 8)?
           (X3[7:4] <= 5)?
             (X2[7:2] <= 43)?
               (X0[7:2] <= 2)?
                1
              :
                 (X4 <= 7)?
                  2
                :
                   (X6[7:3] <= 4)?
                     (X0[7:2] <= 29)?
                       (X0[7:4] <= 4)?
                         (X6[7:2] <= 4)?
                          1
                        :
                           (X6[7:5] <= 1)?
                            9
                          :
                             (X7[7:3] <= 11)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:2] <= 26)?
                1
              :
                1
          :
             (X2[7:3] <= 14)?
               (X7[7:5] <= 3)?
                1
              :
                2
            :
              5
        :
           (X7 <= 70)?
             (X8 <= 215)?
               (X2[7:3] <= 2)?
                 (X9[7:3] <= 8)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:3] <= 14)?
               (X1 <= 85)?
                1
              :
                 (X4[7:3] <= 1)?
                  1
                :
                  7
            :
               (X1[7:5] <= 5)?
                1
              :
                1
    :
       (X10[7:1] <= 61)?
         (X1[7:2] <= 11)?
           (X6[7:4] <= 6)?
             (X8[7:2] <= 26)?
               (X0[7:1] <= 35)?
                 (X7[7:3] <= 14)?
                   (X10[7:2] <= 32)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:3] <= 21)?
                   (X3[7:2] <= 11)?
                     (X3[7:3] <= 6)?
                       (X6[7:3] <= 4)?
                         (X10[7:2] <= 22)?
                          7
                        :
                           (X1[7:2] <= 7)?
                            1
                          :
                            3
                      :
                         (X0[7:1] <= 53)?
                          3
                        :
                           (X7 <= 164)?
                             (X7[7:4] <= 7)?
                               (X2[7:2] <= 29)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:3] <= 9)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:3] <= 5)?
                 (X9[7:2] <= 19)?
                   (X2 <= 94)?
                    3
                  :
                     (X2[7:4] <= 11)?
                       (X6[7:2] <= 2)?
                        1
                      :
                         (X6[7:3] <= 1)?
                           (X4[7:4] <= 2)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:2] <= 37)?
                    8
                  :
                    1
              :
                 (X9[7:4] <= 9)?
                  10
                :
                   (X7[7:2] <= 28)?
                    5
                  :
                     (X7[7:4] <= 10)?
                       (X1[7:4] <= 4)?
                         (X10[7:2] <= 21)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:2] <= 31)?
               (X2[7:1] <= 73)?
                 (X8[7:4] <= 10)?
                  8
                :
                   (X2[7:3] <= 16)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:3] <= 10)?
                4
              :
                5
        :
           (X6 <= 66)?
             (X4[7:4] <= 4)?
               (X1[7:2] <= 26)?
                 (X1[7:3] <= 7)?
                   (X7[7:1] <= 68)?
                     (X7[7:4] <= 10)?
                       (X9[7:2] <= 18)?
                        8
                      :
                         (X7[7:5] <= 1)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:3] <= 8)?
                      1
                    :
                      12
                :
                   (X0[7:4] <= 3)?
                     (X8[7:3] <= 25)?
                      17
                    :
                      1
                  :
                     (X1 <= 65)?
                      3
                    :
                       (X8[7:3] <= 9)?
                        3
                      :
                         (X8[7:4] <= 12)?
                          20
                        :
                           (X2[7:3] <= 1)?
                            6
                          :
                            6
              :
                 (X1[7:4] <= 5)?
                  4
                :
                   (X10 <= 81)?
                     (X7[7:2] <= 38)?
                      5
                    :
                      3
                  :
                     (X1 <= 138)?
                      11
                    :
                      1
            :
               (X6[7:3] <= 6)?
                 (X2[7:2] <= 15)?
                   (X3 <= 26)?
                    2
                  :
                     (X3 <= 51)?
                       (X3[7:3] <= 4)?
                        4
                      :
                         (X5[7:2] <= 23)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:5] <= 5)?
                     (X4[7:3] <= 8)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9 <= 132)?
               (X2[7:2] <= 15)?
                 (X3[7:1] <= 11)?
                  1
                :
                   (X10[7:4] <= 10)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:4] <= 13)?
           (X9 <= 57)?
             (X6 <= 10)?
               (X3[7:3] <= 6)?
                1
              :
                6
            :
               (X3[7:3] <= 6)?
                 (X2[7:3] <= 16)?
                  1
                :
                  1
              :
                 (X0 <= 181)?
                   (X9[7:6] <= 4)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:4] <= 6)?
               (X9[7:2] <= 20)?
                 (X0 <= 127)?
                  22
                :
                   (X3[7:3] <= 4)?
                    1
                  :
                    3
              :
                 (X5[7:2] <= 7)?
                   (X1[7:3] <= 9)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:2] <= 11)?
                 (X10[7:3] <= 16)?
                  4
                :
                   (X2 <= 14)?
                    3
                  :
                     (X6[7:1] <= 14)?
                      4
                    :
                       (X6[7:1] <= 18)?
                        3
                      :
                         (X4[7:5] <= 0)?
                          2
                        :
                           (X8[7:3] <= 15)?
                             (X10[7:3] <= 20)?
                              2
                            :
                               (X4[7:1] <= 17)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:1] <= 87)?
                  3
                :
                  1
        :
           (X6[7:4] <= 2)?
             (X4[7:2] <= 6)?
              2
            :
               (X9 <= 67)?
                3
              :
                2
          :
             (X5[7:5] <= 2)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/1/accuracy.txt
+ accuracy=6.333e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/1/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/1/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 82 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 308913840.0      0.00       0.0 756769152.0                           8466669.0000
    0:00:03 308913840.0      0.00       0.0 756769152.0                           8466669.0000
    0:00:03 308913840.0      0.00       0.0 756769152.0                           8466669.0000
    0:00:03 308913840.0      0.00       0.0 756769152.0                           8466669.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 308418120.0      0.00       0.0 755597504.0                           8456819.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:03 366150070.0      0.00       0.0 845208832.0 net3533                   11632368.0000
    0:00:04 371629310.0      0.00       0.0 840366272.0 net4107                   11844051.0000
    0:00:04 372985080.0      0.00       0.0 822709632.0 net4631                   11882301.0000
    0:00:04 371878670.0      0.00       0.0 814721024.0 net4384                   11852076.0000
    0:00:06 371878670.0      0.00       0.0 814685696.0 net3548                   11852076.0000
    0:00:06 369430480.0      0.00       0.0 809880192.0 net3742                   11724405.0000
    0:00:08 368909250.0      0.00       0.0 806279488.0 net3273                   11699915.0000
    0:00:08 364919920.0      0.00       0.0 801411200.0 net3347                   11521131.0000
    0:00:09 364919920.0      0.00       0.0 801334272.0 net3331                   11521131.0000
    0:00:09 363350120.0      0.00       0.0 799659968.0 net4296                   11460892.0000
    0:00:10 362936060.0      0.00       0.0 798961408.0 net4622                   11436437.0000
    0:00:11 362936060.0      0.00       0.0 798961408.0                           11436437.0000
    0:00:11 362936060.0      0.00       0.0 798961408.0                           11436437.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11 362936060.0      0.00       0.0 798961408.0                           11436437.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:13 362215990.0      0.00       0.0 798747264.0                           11434502.0000
    0:00:14 365118850.0      0.00       0.0 805015296.0 net3560                   11567590.0000
    0:00:14 370962820.0      0.00       0.0 809687104.0 net4344                   11798169.0000
    0:00:16 370505980.0      0.00       0.0 807792384.0 net4456                   11778394.0000
    0:00:16 368952470.0      0.00       0.0 806576064.0 net4107                   11718705.0000
    0:00:18 367646340.0      0.00       0.0 802448128.0 net18255                  11664095.0000
    0:00:19 365684090.0      0.00       0.0 800770240.0 net18565                  11588796.0000
    0:00:19 365684090.0      0.00       0.0 800707392.0 net4342                   11588796.0000
    0:00:21 365684090.0      0.00       0.0 800707392.0                           11588796.0000
    0:00:21 365684090.0      0.00       0.0 800707392.0                           11588796.0000
    0:00:21 365684090.0      0.00       0.0 800707392.0                           11588796.0000
    0:00:21 365684090.0      0.00       0.0 800707392.0                           11588796.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=365684090.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=37100536.000
+ '[' 37100536 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1339 leaf cells, ports, hiers and 1334 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:10:22 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      2208
        Number of annotated net delay arcs  :      2208
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999963649559.600586 ns, Total Simulation Time : 4999963649559.600586 ns

======================================================================
Summary:
Total number of nets = 1334
Number of annotated nets = 1334 (100.00%)
Total number of leaf cells = 1246
Number of fully annotated leaf cells = 1246 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.70 MB
CPU usage for this session: 16 seconds 
Elapsed time for this session: 16 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0158
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_1.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_1.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_1.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/1.sv
+ echo -e '1\t6.333e-01\t365684090.000000\t37100536.000\t0.0158'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/2 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/2/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:3] <= 10)?
     (X0 <= 136)?
       (X6[7:1] <= 41)?
         (X9[7:1] <= 19)?
           (X3[7:2] <= 15)?
             (X4[7:3] <= 1)?
               (X6[7:2] <= 21)?
                 (X2[7:1] <= 44)?
                   (X9[7:3] <= 5)?
                     (X0[7:1] <= 42)?
                       (X9[7:4] <= 3)?
                        13
                      :
                         (X0[7:4] <= 3)?
                           (X4[7:1] <= 15)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:1] <= 29)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:3] <= 6)?
                    1
                  :
                     (X9 <= 23)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:3] <= 11)?
                 (X7[7:1] <= 71)?
                  20
                :
                   (X7[7:2] <= 36)?
                     (X0[7:3] <= 11)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:3] <= 7)?
              1
            :
              3
        :
           (X1[7:1] <= 48)?
             (X1[7:1] <= 11)?
              5
            :
               (X0[7:3] <= 13)?
                 (X1[7:1] <= 23)?
                   (X7[7:4] <= 7)?
                    3
                  :
                     (X6[7:3] <= 11)?
                       (X1[7:3] <= 10)?
                        7
                      :
                         (X10[7:3] <= 8)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0[7:2] <= 11)?
                    11
                  :
                     (X2[7:2] <= 0)?
                      8
                    :
                       (X6[7:2] <= 9)?
                         (X7[7:4] <= 7)?
                          7
                        :
                           (X7[7:3] <= 19)?
                             (X0[7:2] <= 19)?
                               (X4[7:3] <= 7)?
                                 (X8[7:1] <= 57)?
                                  11
                                :
                                   (X8[7:2] <= 33)?
                                    3
                                  :
                                     (X10[7:1] <= 23)?
                                      1
                                    :
                                       (X9[7:2] <= 14)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:2] <= 27)?
                               (X7[7:2] <= 37)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:5] <= 1)?
                          14
                        :
                           (X0[7:3] <= 9)?
                             (X4[7:2] <= 8)?
                               (X4[7:1] <= 14)?
                                 (X1[7:1] <= 26)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:2] <= 21)?
                                   (X2[7:4] <= 7)?
                                     (X1[7:1] <= 31)?
                                      2
                                    :
                                       (X0[7:3] <= 10)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:3] <= 4)?
                              1
                            :
                              8
              :
                 (X0[7:1] <= 62)?
                   (X9[7:2] <= 15)?
                     (X9[7:3] <= 7)?
                      18
                    :
                       (X0[7:1] <= 59)?
                        1
                      :
                        1
                  :
                     (X0[7:2] <= 23)?
                       (X9 <= 51)?
                        3
                      :
                         (X9[7:2] <= 41)?
                          7
                        :
                          1
                    :
                       (X7[7:2] <= 55)?
                        13
                      :
                         (X1[7:1] <= 34)?
                          1
                        :
                          2
                :
                   (X2[7:2] <= 34)?
                     (X0[7:1] <= 67)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:2] <= 11)?
              2
            :
               (X1[7:3] <= 18)?
                 (X0[7:1] <= 50)?
                   (X8[7:2] <= 27)?
                     (X5[7:2] <= 9)?
                       (X10[7:4] <= 4)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:3] <= 16)?
                       (X9[7:2] <= 6)?
                         (X5[7:2] <= 8)?
                          2
                        :
                          3
                      :
                         (X0[7:1] <= 27)?
                           (X4[7:4] <= 5)?
                             (X7[7:3] <= 16)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:1] <= 25)?
                    3
                  :
                     (X2[7:1] <= 16)?
                      1
                    :
                      1
              :
                 (X9[7:3] <= 9)?
                  2
                :
                  2
      :
         (X4[7:2] <= 4)?
           (X6[7:3] <= 16)?
            2
          :
            3
        :
          45
    :
       (X9[7:2] <= 13)?
         (X1[7:3] <= 11)?
          5
        :
          1
      :
         (X5[7:1] <= 32)?
           (X9[7:4] <= 7)?
            13
          :
             (X0[7:3] <= 23)?
               (X9[7:2] <= 22)?
                1
              :
                3
            :
               (X7[7:3] <= 23)?
                1
              :
                2
        :
          2
  :
     (X9[7:2] <= 15)?
       (X10[7:3] <= 16)?
         (X6[7:2] <= 5)?
           (X1[7:4] <= 7)?
             (X3[7:4] <= 1)?
               (X8[7:4] <= 10)?
                 (X7[7:2] <= 29)?
                  5
                :
                   (X8[7:1] <= 41)?
                    1
                  :
                    2
              :
                 (X2[7:2] <= 2)?
                   (X8[7:4] <= 7)?
                    2
                  :
                     (X3[7:3] <= 2)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:2] <= 10)?
                 (X1[7:5] <= 3)?
                   (X3[7:1] <= 11)?
                    5
                  :
                     (X0[7:2] <= 18)?
                       (X9[7:4] <= 2)?
                        4
                      :
                        2
                    :
                       (X0[7:2] <= 20)?
                        4
                      :
                         (X8[7:2] <= 28)?
                          6
                        :
                          1
                :
                   (X4[7:2] <= 14)?
                     (X6[7:3] <= 1)?
                      1
                    :
                       (X5[7:5] <= 3)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:2] <= 6)?
                   (X10[7:3] <= 13)?
                    4
                  :
                     (X0[7:2] <= 27)?
                      1
                    :
                      1
                :
                   (X0[7:2] <= 36)?
                     (X6[7:2] <= 6)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:1] <= 16)?
               (X6[7:3] <= 6)?
                 (X1[7:4] <= 11)?
                   (X1[7:2] <= 33)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2[7:4] <= 0)?
                3
              :
                 (X7[7:3] <= 18)?
                  3
                :
                  1
        :
           (X9[7:3] <= 6)?
             (X10[7:2] <= 28)?
               (X3[7:2] <= 11)?
                 (X3[7:3] <= 6)?
                   (X4[7:4] <= 5)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:3] <= 11)?
                  2
                :
                  4
            :
               (X5[7:2] <= 20)?
                 (X2[7:4] <= 3)?
                   (X2[7:2] <= 0)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:1] <= 76)?
               (X0[7:2] <= 23)?
                 (X1[7:3] <= 7)?
                   (X10[7:2] <= 17)?
                    1
                  :
                    4
                :
                   (X2[7:2] <= 4)?
                     (X5 <= 124)?
                       (X0[7:2] <= 22)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:3] <= 11)?
                       (X9[7:2] <= 10)?
                        8
                      :
                         (X6[7:3] <= 5)?
                          1
                        :
                          2
                    :
                       (X9[7:1] <= 25)?
                         (X5[7:3] <= 8)?
                           (X3[7:1] <= 16)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:3] <= 13)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:3] <= 9)?
           (X3[7:4] <= 4)?
             (X2[7:2] <= 44)?
               (X0[7:2] <= 2)?
                1
              :
                 (X4[7:2] <= 3)?
                  2
                :
                   (X6[7:3] <= 3)?
                     (X0[7:3] <= 16)?
                       (X0[7:4] <= 6)?
                         (X6[7:2] <= 4)?
                          1
                        :
                           (X6[7:4] <= 1)?
                            9
                          :
                             (X7[7:3] <= 13)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:1] <= 49)?
                1
              :
                1
          :
             (X2[7:4] <= 8)?
               (X7[7:4] <= 6)?
                1
              :
                2
            :
              5
        :
           (X7[7:2] <= 17)?
             (X8[7:1] <= 108)?
               (X2[7:3] <= 1)?
                 (X9[7:1] <= 17)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:1] <= 62)?
               (X1[7:1] <= 43)?
                1
              :
                 (X4[7:3] <= 5)?
                  1
                :
                  7
            :
               (X1[7:5] <= 5)?
                1
              :
                1
    :
       (X10[7:3] <= 18)?
         (X1[7:1] <= 25)?
           (X6[7:4] <= 6)?
             (X8[7:3] <= 16)?
               (X0[7:4] <= 6)?
                 (X7[7:3] <= 14)?
                   (X10[7:2] <= 32)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:2] <= 41)?
                   (X3[7:3] <= 5)?
                     (X3[7:2] <= 10)?
                       (X6[7:2] <= 5)?
                         (X10[7:2] <= 21)?
                          7
                        :
                           (X1[7:3] <= 3)?
                            1
                          :
                            3
                      :
                         (X0[7:2] <= 27)?
                          3
                        :
                           (X7[7:1] <= 81)?
                             (X7[7:3] <= 15)?
                               (X2[7:2] <= 31)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:3] <= 9)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:2] <= 10)?
                 (X9[7:2] <= 18)?
                   (X2[7:2] <= 22)?
                    3
                  :
                     (X2[7:3] <= 17)?
                       (X6[7:3] <= 4)?
                        1
                      :
                         (X6[7:3] <= 2)?
                           (X4[7:2] <= 8)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:2] <= 38)?
                    8
                  :
                    1
              :
                 (X9[7:3] <= 11)?
                  10
                :
                   (X7[7:3] <= 14)?
                    5
                  :
                     (X7[7:5] <= 6)?
                       (X1[7:4] <= 5)?
                         (X10[7:2] <= 23)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:2] <= 31)?
               (X2[7:2] <= 35)?
                 (X8[7:3] <= 15)?
                  8
                :
                   (X2[7:3] <= 16)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:2] <= 21)?
                4
              :
                5
        :
           (X6[7:1] <= 34)?
             (X4[7:3] <= 6)?
               (X1[7:1] <= 49)?
                 (X1[7:2] <= 16)?
                   (X7[7:1] <= 69)?
                     (X7[7:3] <= 17)?
                       (X9[7:4] <= 4)?
                        8
                      :
                         (X7[7:5] <= 3)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:1] <= 26)?
                      1
                    :
                      12
                :
                   (X0[7:3] <= 8)?
                     (X8[7:2] <= 47)?
                      17
                    :
                      1
                  :
                     (X1[7:2] <= 17)?
                      3
                    :
                       (X8[7:4] <= 4)?
                        3
                      :
                         (X8[7:6] <= 4)?
                          20
                        :
                           (X2[7:3] <= 2)?
                            6
                          :
                            6
              :
                 (X1[7:4] <= 5)?
                  4
                :
                   (X10[7:2] <= 22)?
                     (X7[7:3] <= 21)?
                      5
                    :
                      3
                  :
                     (X1[7:1] <= 69)?
                      11
                    :
                      1
            :
               (X6[7:2] <= 15)?
                 (X2[7:2] <= 14)?
                   (X3[7:1] <= 13)?
                    2
                  :
                     (X3[7:1] <= 27)?
                       (X3[7:2] <= 9)?
                        4
                      :
                         (X5[7:2] <= 24)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:4] <= 12)?
                     (X4[7:4] <= 3)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:2] <= 34)?
               (X2[7:3] <= 6)?
                 (X3[7:1] <= 14)?
                  1
                :
                   (X10[7:1] <= 56)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:4] <= 13)?
           (X9[7:1] <= 28)?
             (X6[7:1] <= 3)?
               (X3[7:4] <= 4)?
                1
              :
                6
            :
               (X3[7:3] <= 5)?
                 (X2[7:3] <= 14)?
                  1
                :
                  1
              :
                 (X0[7:1] <= 88)?
                   (X9[7:4] <= 5)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:4] <= 6)?
               (X9[7:3] <= 12)?
                 (X0[7:4] <= 8)?
                  22
                :
                   (X3[7:2] <= 7)?
                    1
                  :
                    3
              :
                 (X5[7:2] <= 7)?
                   (X1[7:4] <= 5)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:2] <= 12)?
                 (X10[7:5] <= 8)?
                  4
                :
                   (X2[7:1] <= 9)?
                    3
                  :
                     (X6[7:2] <= 7)?
                      4
                    :
                       (X6[7:2] <= 9)?
                        3
                      :
                         (X4[7:2] <= 2)?
                          2
                        :
                           (X8[7:4] <= 6)?
                             (X10[7:3] <= 20)?
                              2
                            :
                               (X4[7:3] <= 5)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:1] <= 88)?
                  3
                :
                  1
        :
           (X6[7:1] <= 22)?
             (X4[7:2] <= 6)?
              2
            :
               (X9[7:1] <= 33)?
                3
              :
                2
          :
             (X5[7:3] <= 10)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/2/accuracy.txt
+ accuracy=6.292e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/2/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/2/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:14: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 88 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 289759870.0      0.00       0.0 712920128.0                           7940345.5000
    0:00:03 289759870.0      0.00       0.0 712920128.0                           7940345.5000
    0:00:03 289759870.0      0.00       0.0 712920128.0                           7940345.5000
    0:00:03 289759870.0      0.00       0.0 712920128.0                           7940345.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 289321490.0      0.00       0.0 712025856.0                           7935479.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 346089030.0      0.00       0.0 800313728.0 net4128                   11042757.0000
    0:00:04 347337320.0      0.00       0.0 792551232.0 net4022                   11102891.0000
    0:00:05 345075040.0      0.00       0.0 771145664.0 net3757                   10991492.0000
    0:00:06 343989800.0      0.00       0.0 763767168.0 net4077                   10947192.0000
    0:00:06 342598150.0      0.00       0.0 761655744.0 net3572                   10878318.0000
    0:00:08 340557410.0      0.00       0.0 756843904.0 net3677                   10798840.0000
    0:00:08 338159930.0      0.00       0.0 753436672.0 net3151                   10713160.0000
    0:00:09 338159930.0      0.00       0.0 753380416.0 net3622                   10713160.0000
    0:00:09 338159930.0      0.00       0.0 753066496.0 net3863                   10713160.0000
    0:00:11 338159930.0      0.00       0.0 753115904.0                           10713160.0000
    0:00:11 338159930.0      0.00       0.0 753115904.0                           10713160.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11 338159930.0      0.00       0.0 753115904.0                           10713160.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 336140340.0      0.00       0.0 750562240.0                           10632878.0000
    0:00:13 342448180.0      0.00       0.0 759010752.0 net16826                  10896234.0000
    0:00:14 344781710.0      0.00       0.0 760442752.0 net4182                   11000668.0000
    0:00:15 344367650.0      0.00       0.0 759715136.0 net4342                   10976213.0000
    0:00:15 342013410.0      0.00       0.0 755995456.0 net16110                  10896053.0000
    0:00:17 341278800.0      0.00       0.0 755174080.0 net3084                   10871184.0000
    0:00:18 339709000.0      0.00       0.0 753529216.0 net4597                   10810945.0000
    0:00:18 339709000.0      0.00       0.0 753471040.0 net3545                   10810945.0000
    0:00:19 339709000.0      0.00       0.0 753453568.0                           10810945.0000
    0:00:19 339709000.0      0.00       0.0 753453568.0                           10810945.0000
    0:00:19 339709000.0      0.00       0.0 753453568.0                           10810945.0000
    0:00:19 339709000.0      0.00       0.0 753453568.0                           10810945.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=339709000.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=34139916.000
+ '[' 34139916 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1253 leaf cells, ports, hiers and 1248 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:12:17 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      2059
        Number of annotated net delay arcs  :      2059
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999964467121.629883 ns, Total Simulation Time : 4999964467121.629883 ns

======================================================================
Summary:
Total number of nets = 1248
Number of annotated nets = 1248 (100.00%)
Total number of leaf cells = 1160
Number of fully annotated leaf cells = 1160 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.59 MB
CPU usage for this session: 15 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0148
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_2.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_2.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_2.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/2.sv
+ echo -e '2\t6.292e-01\t339709000.000000\t34139916.000\t0.0148'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/3 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/3/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:3] <= 11)?
     (X0[7:1] <= 70)?
       (X6[7:3] <= 11)?
         (X9[7:2] <= 6)?
           (X3[7:4] <= 7)?
             (X4[7:4] <= 2)?
               (X6[7:1] <= 40)?
                 (X2[7:3] <= 11)?
                   (X9[7:3] <= 4)?
                     (X0[7:4] <= 6)?
                       (X9[7:5] <= 3)?
                        13
                      :
                         (X0[7:4] <= 4)?
                           (X4[7:2] <= 7)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:4] <= 5)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:3] <= 3)?
                    1
                  :
                     (X9[7:2] <= 9)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:3] <= 9)?
                 (X7[7:3] <= 18)?
                  20
                :
                   (X7[7:2] <= 36)?
                     (X0[7:2] <= 19)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:3] <= 7)?
              1
            :
              3
        :
           (X1[7:1] <= 47)?
             (X1[7:3] <= 3)?
              5
            :
               (X0[7:3] <= 12)?
                 (X1[7:1] <= 23)?
                   (X7[7:2] <= 29)?
                    3
                  :
                     (X6[7:4] <= 7)?
                       (X1[7:2] <= 11)?
                        7
                      :
                         (X10[7:3] <= 11)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0[7:1] <= 24)?
                    11
                  :
                     (X2[7:2] <= 0)?
                      8
                    :
                       (X6[7:1] <= 17)?
                         (X7[7:3] <= 15)?
                          7
                        :
                           (X7[7:1] <= 72)?
                             (X0[7:1] <= 41)?
                               (X4[7:3] <= 11)?
                                 (X8[7:2] <= 31)?
                                  11
                                :
                                   (X8[7:4] <= 10)?
                                    3
                                  :
                                     (X10[7:3] <= 8)?
                                      1
                                    :
                                       (X9[7:2] <= 13)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:3] <= 15)?
                               (X7[7:3] <= 21)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:5] <= 3)?
                          14
                        :
                           (X0[7:3] <= 10)?
                             (X4[7:2] <= 9)?
                               (X4[7:3] <= 2)?
                                 (X1[7:2] <= 13)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:3] <= 10)?
                                   (X2[7:4] <= 7)?
                                     (X1[7:3] <= 7)?
                                      2
                                    :
                                       (X0[7:4] <= 6)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:3] <= 6)?
                              1
                            :
                              8
              :
                 (X0[7:2] <= 31)?
                   (X9[7:2] <= 15)?
                     (X9[7:2] <= 12)?
                      18
                    :
                       (X0[7:3] <= 17)?
                        1
                      :
                        1
                  :
                     (X0[7:3] <= 13)?
                       (X9[7:2] <= 13)?
                        3
                      :
                         (X9[7:2] <= 41)?
                          7
                        :
                          1
                    :
                       (X7[7:1] <= 103)?
                        13
                      :
                         (X1[7:1] <= 37)?
                          1
                        :
                          2
                :
                   (X2[7:1] <= 65)?
                     (X0[7:1] <= 70)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:3] <= 3)?
              2
            :
               (X1[7:3] <= 16)?
                 (X0[7:3] <= 11)?
                   (X8[7:2] <= 23)?
                     (X5[7:2] <= 9)?
                       (X10[7:5] <= 2)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:5] <= 4)?
                       (X9[7:2] <= 7)?
                         (X5[7:2] <= 8)?
                          2
                        :
                          3
                      :
                         (X0[7:2] <= 15)?
                           (X4[7:4] <= 6)?
                             (X7[7:5] <= 5)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:4] <= 3)?
                    3
                  :
                     (X2[7:2] <= 7)?
                      1
                    :
                      1
              :
                 (X9[7:3] <= 9)?
                  2
                :
                  2
      :
         (X4[7:3] <= 2)?
           (X6[7:3] <= 17)?
            2
          :
            3
        :
          45
    :
       (X9[7:3] <= 6)?
         (X1[7:4] <= 5)?
          5
        :
          1
      :
         (X5[7:1] <= 34)?
           (X9[7:3] <= 9)?
            13
          :
             (X0[7:3] <= 24)?
               (X9[7:2] <= 18)?
                1
              :
                3
            :
               (X7[7:4] <= 13)?
                1
              :
                2
        :
          2
  :
     (X9[7:3] <= 7)?
       (X10[7:2] <= 32)?
         (X6[7:5] <= 0)?
           (X1[7:1] <= 56)?
             (X3[7:3] <= 4)?
               (X8[7:5] <= 3)?
                 (X7[7:3] <= 17)?
                  5
                :
                   (X8[7:2] <= 19)?
                    1
                  :
                    2
              :
                 (X2[7:3] <= 1)?
                   (X8[7:3] <= 18)?
                    2
                  :
                     (X3[7:1] <= 6)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:2] <= 10)?
                 (X1[7:4] <= 5)?
                   (X3[7:2] <= 6)?
                    5
                  :
                     (X0[7:3] <= 8)?
                       (X9[7:2] <= 12)?
                        4
                      :
                        2
                    :
                       (X0[7:4] <= 4)?
                        4
                      :
                         (X8[7:4] <= 10)?
                          6
                        :
                          1
                :
                   (X4[7:5] <= 3)?
                     (X6[7:3] <= 0)?
                      1
                    :
                       (X5[7:1] <= 24)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:3] <= 5)?
                   (X10[7:2] <= 24)?
                    4
                  :
                     (X0[7:4] <= 6)?
                      1
                    :
                      1
                :
                   (X0[7:3] <= 17)?
                     (X6[7:1] <= 11)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:3] <= 4)?
               (X6[7:4] <= 1)?
                 (X1[7:3] <= 21)?
                   (X1[7:2] <= 33)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2 <= 6)?
                3
              :
                 (X7[7:3] <= 18)?
                  3
                :
                  1
        :
           (X9[7:2] <= 9)?
             (X10[7:3] <= 16)?
               (X3[7:3] <= 6)?
                 (X3[7:2] <= 7)?
                   (X4[7:3] <= 5)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:1] <= 34)?
                  2
                :
                  4
            :
               (X5[7:2] <= 21)?
                 (X2[7:3] <= 3)?
                   (X2[7:3] <= 1)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:2] <= 39)?
               (X0[7:3] <= 13)?
                 (X1[7:4] <= 3)?
                   (X10[7:1] <= 33)?
                    1
                  :
                    4
                :
                   (X2[7:1] <= 9)?
                     (X5[7:2] <= 32)?
                       (X0[7:3] <= 9)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:3] <= 8)?
                       (X9[7:1] <= 20)?
                        8
                      :
                         (X6[7:3] <= 5)?
                          1
                        :
                          2
                    :
                       (X9 <= 44)?
                         (X5[7:1] <= 28)?
                           (X3[7:3] <= 6)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:2] <= 23)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:3] <= 10)?
           (X3[7:3] <= 11)?
             (X2[7:1] <= 88)?
               (X0[7:2] <= 4)?
                1
              :
                 (X4[7:3] <= 2)?
                  2
                :
                   (X6[7:4] <= 1)?
                     (X0[7:3] <= 15)?
                       (X0[7:3] <= 11)?
                         (X6[7:2] <= 2)?
                          1
                        :
                           (X6[7:5] <= 2)?
                            9
                          :
                             (X7[7:4] <= 8)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:3] <= 13)?
                1
              :
                1
          :
             (X2[7:4] <= 7)?
               (X7[7:3] <= 17)?
                1
              :
                2
            :
              5
        :
           (X7[7:3] <= 9)?
             (X8[7:3] <= 27)?
               (X2[7:3] <= 1)?
                 (X9[7:3] <= 5)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:3] <= 15)?
               (X1[7:3] <= 10)?
                1
              :
                 (X4[7:3] <= 4)?
                  1
                :
                  7
            :
               (X1[7:3] <= 15)?
                1
              :
                1
    :
       (X10[7:2] <= 31)?
         (X1[7:3] <= 5)?
           (X6[7:3] <= 8)?
             (X8[7:3] <= 15)?
               (X0[7:3] <= 9)?
                 (X7[7:4] <= 5)?
                   (X10[7:3] <= 18)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:2] <= 42)?
                   (X3[7:3] <= 5)?
                     (X3[7:4] <= 3)?
                       (X6[7:4] <= 1)?
                         (X10[7:2] <= 21)?
                          7
                        :
                           (X1[7:2] <= 7)?
                            1
                          :
                            3
                      :
                         (X0[7:3] <= 12)?
                          3
                        :
                           (X7[7:1] <= 83)?
                             (X7[7:4] <= 7)?
                               (X2[7:2] <= 30)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:2] <= 19)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:2] <= 9)?
                 (X9[7:3] <= 9)?
                   (X2[7:2] <= 28)?
                    3
                  :
                     (X2[7:2] <= 30)?
                       (X6[7:2] <= 1)?
                        1
                      :
                         (X6[7:1] <= 8)?
                           (X4[7:2] <= 8)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:3] <= 20)?
                    8
                  :
                    1
              :
                 (X9[7:4] <= 8)?
                  10
                :
                   (X7[7:3] <= 17)?
                    5
                  :
                     (X7[7:2] <= 38)?
                       (X1[7:3] <= 5)?
                         (X10[7:2] <= 23)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:2] <= 33)?
               (X2[7:3] <= 18)?
                 (X8[7:2] <= 31)?
                  8
                :
                   (X2[7:2] <= 29)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:2] <= 25)?
                4
              :
                5
        :
           (X6[7:2] <= 18)?
             (X4[7:2] <= 12)?
               (X1[7:2] <= 23)?
                 (X1[7:1] <= 32)?
                   (X7[7:1] <= 67)?
                     (X7[7:3] <= 17)?
                       (X9[7:4] <= 7)?
                        8
                      :
                         (X7[7:2] <= 24)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:3] <= 7)?
                      1
                    :
                      12
                :
                   (X0[7:5] <= 5)?
                     (X8[7:4] <= 12)?
                      17
                    :
                      1
                  :
                     (X1[7:3] <= 7)?
                      3
                    :
                       (X8[7:4] <= 7)?
                        3
                      :
                         (X8[7:3] <= 15)?
                          20
                        :
                           (X2[7:3] <= 2)?
                            6
                          :
                            6
              :
                 (X1[7:5] <= 3)?
                  4
                :
                   (X10[7:4] <= 7)?
                     (X7[7:3] <= 21)?
                      5
                    :
                      3
                  :
                     (X1[7:1] <= 69)?
                      11
                    :
                      1
            :
               (X6[7:1] <= 25)?
                 (X2[7:4] <= 4)?
                   (X3[7:4] <= 2)?
                    2
                  :
                     (X3[7:2] <= 14)?
                       (X3 <= 35)?
                        4
                      :
                         (X5[7:3] <= 10)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:2] <= 39)?
                     (X4[7:4] <= 4)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:2] <= 35)?
               (X2[7:3] <= 8)?
                 (X3[7:3] <= 6)?
                  1
                :
                   (X10[7:4] <= 9)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:2] <= 46)?
           (X9 <= 56)?
             (X6[7:4] <= 3)?
               (X3[7:4] <= 1)?
                1
              :
                6
            :
               (X3[7:1] <= 11)?
                 (X2[7:1] <= 55)?
                  1
                :
                  1
              :
                 (X0[7:4] <= 16)?
                   (X9[7:4] <= 4)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:2] <= 14)?
               (X9[7:3] <= 11)?
                 (X0[7:4] <= 7)?
                  22
                :
                   (X3[7:2] <= 8)?
                    1
                  :
                    3
              :
                 (X5[7:4] <= 2)?
                   (X1[7:5] <= 2)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:5] <= 1)?
                 (X10[7:5] <= 6)?
                  4
                :
                   (X2[7:1] <= 6)?
                    3
                  :
                     (X6[7:1] <= 13)?
                      4
                    :
                       (X6[7:2] <= 9)?
                        3
                      :
                         (X4[7:4] <= 1)?
                          2
                        :
                           (X8[7:4] <= 8)?
                             (X10[7:4] <= 11)?
                              2
                            :
                               (X4[7:1] <= 12)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:4] <= 11)?
                  3
                :
                  1
        :
           (X6[7:3] <= 7)?
             (X4[7:2] <= 7)?
              2
            :
               (X9[7:2] <= 17)?
                3
              :
                2
          :
             (X5[7:1] <= 41)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/3/accuracy.txt
+ accuracy=6.250e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/3/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/3/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:14: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 91 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 271323330.0      0.00       0.0 663288768.0                           7449930.5000
    0:00:03 271323330.0      0.00       0.0 663288768.0                           7449930.5000
    0:00:03 271323330.0      0.00       0.0 663288768.0                           7449930.5000
    0:00:03 271323330.0      0.00       0.0 663288768.0                           7449930.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 271075470.0      0.00       0.0 662703168.0                           7445006.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:04 323013190.0      0.00       0.0 742709952.0 net4372                   10316014.0000
    0:00:04 326537230.0      0.00       0.0 736671936.0 net3379                   10452130.0000
    0:00:04 325808250.0      0.00       0.0 722881408.0 net4393                   10414186.0000
    0:00:06 325351410.0      0.00       0.0 720644160.0 net2988                   10394411.0000
    0:00:06 322425210.0      0.00       0.0 713304448.0 net3248                   10261040.0000
    0:00:08 321075860.0      0.00       0.0 708513472.0 net3048                   10187640.0000
    0:00:08 319484450.0      0.00       0.0 705999936.0 net3836                   10118006.0000
    0:00:09 318307100.0      0.00       0.0 704860800.0 net3862                   10072826.0000
    0:00:10 318307100.0      0.00       0.0 704816064.0                           10072826.0000
    0:00:10 318307100.0      0.00       0.0 704816064.0                           10072826.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 318307100.0      0.00       0.0 704816064.0                           10072826.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 316508880.0      0.00       0.0 702528576.0                           10002699.0000
    0:00:12 320091200.0      0.00       0.0 707817472.0 net3557                   10156760.0000
    0:00:14 322609930.0      0.00       0.0 709686208.0 net15909                  10252292.0000
    0:00:16 322374460.0      0.00       0.0 708022400.0 net4195                   10242672.0000
    0:00:16 320412210.0      0.00       0.0 706092608.0 net15894                  10167373.0000
    0:00:17 320412210.0      0.00       0.0 706029824.0 net3782                   10167373.0000
    0:00:18 320412210.0      0.00       0.0 706029824.0                           10167373.0000
    0:00:18 320412210.0      0.00       0.0 706029824.0                           10167373.0000
    0:00:18 320412210.0      0.00       0.0 706029824.0                           10167373.0000
    0:00:18 320412210.0      0.00       0.0 706029824.0                           10167373.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=320412210.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=33046138.000
+ '[' 33046138 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1181 leaf cells, ports, hiers and 1176 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:14:03 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1940
        Number of annotated net delay arcs  :      1940
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999969604052.150391 ns, Total Simulation Time : 4999969604052.150391 ns

======================================================================
Summary:
Total number of nets = 1176
Number of annotated nets = 1176 (100.00%)
Total number of leaf cells = 1088
Number of fully annotated leaf cells = 1088 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.47 MB
CPU usage for this session: 14 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0139
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_3.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_3.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_3.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/3.sv
+ echo -e '3\t6.250e-01\t320412210.000000\t33046138.000\t0.0139'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/4 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/4/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:3] <= 10)?
     (X0[7:2] <= 35)?
       (X6[7:4] <= 5)?
         (X9[7:2] <= 8)?
           (X3[7:4] <= 7)?
             (X4[7:4] <= 2)?
               (X6[7:2] <= 15)?
                 (X2[7:3] <= 10)?
                   (X9[7:3] <= 4)?
                     (X0[7:3] <= 12)?
                       (X9[7:3] <= 6)?
                        13
                      :
                         (X0[7:4] <= 7)?
                           (X4[7:3] <= 3)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:4] <= 6)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:3] <= 3)?
                    1
                  :
                     (X9[7:3] <= 7)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:3] <= 9)?
                 (X7[7:3] <= 17)?
                  20
                :
                   (X7[7:1] <= 72)?
                     (X0[7:3] <= 8)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:2] <= 5)?
              1
            :
              3
        :
           (X1[7:1] <= 47)?
             (X1[7:3] <= 2)?
              5
            :
               (X0[7:3] <= 12)?
                 (X1[7:1] <= 25)?
                   (X7[7:1] <= 59)?
                    3
                  :
                     (X6[7:4] <= 7)?
                       (X1[7:2] <= 7)?
                        7
                      :
                         (X10[7:2] <= 14)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0 <= 46)?
                    11
                  :
                     (X2[7:2] <= 0)?
                      8
                    :
                       (X6[7:1] <= 17)?
                         (X7[7:5] <= 4)?
                          7
                        :
                           (X7[7:3] <= 19)?
                             (X0[7:1] <= 41)?
                               (X4[7:5] <= 1)?
                                 (X8[7:4] <= 10)?
                                  11
                                :
                                   (X8[7:3] <= 14)?
                                    3
                                  :
                                     (X10[7:4] <= 6)?
                                      1
                                    :
                                       (X9[7:2] <= 11)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:2] <= 27)?
                               (X7[7:3] <= 20)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:5] <= 2)?
                          14
                        :
                           (X0[7:4] <= 5)?
                             (X4[7:3] <= 4)?
                               (X4[7:3] <= 1)?
                                 (X1[7:2] <= 13)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:4] <= 5)?
                                   (X2[7:4] <= 10)?
                                     (X1[7:3] <= 7)?
                                      2
                                    :
                                       (X0[7:4] <= 7)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:4] <= 4)?
                              1
                            :
                              8
              :
                 (X0[7:3] <= 15)?
                   (X9[7:1] <= 23)?
                     (X9[7:5] <= 3)?
                      18
                    :
                       (X0[7:4] <= 6)?
                        1
                      :
                        1
                  :
                     (X0[7:5] <= 2)?
                       (X9[7:3] <= 8)?
                        3
                      :
                         (X9[7:3] <= 19)?
                          7
                        :
                          1
                    :
                       (X7[7:2] <= 55)?
                        13
                      :
                         (X1[7:1] <= 37)?
                          1
                        :
                          2
                :
                   (X2[7:2] <= 31)?
                     (X0[7:3] <= 19)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:2] <= 7)?
              2
            :
               (X1[7:4] <= 8)?
                 (X0[7:2] <= 23)?
                   (X8[7:3] <= 9)?
                     (X5[7:2] <= 10)?
                       (X10[7:5] <= 1)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:5] <= 3)?
                       (X9[7:6] <= 1)?
                         (X5[7:2] <= 8)?
                          2
                        :
                          3
                      :
                         (X0[7:4] <= 3)?
                           (X4[7:4] <= 4)?
                             (X7[7:5] <= 4)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:3] <= 5)?
                    3
                  :
                     (X2[7:2] <= 6)?
                      1
                    :
                      1
              :
                 (X9[7:5] <= 5)?
                  2
                :
                  2
      :
         (X4[7:2] <= 4)?
           (X6[7:3] <= 17)?
            2
          :
            3
        :
          45
    :
       (X9[7:3] <= 6)?
         (X1[7:4] <= 7)?
          5
        :
          1
      :
         (X5[7:5] <= 5)?
           (X9[7:3] <= 9)?
            13
          :
             (X0[7:2] <= 46)?
               (X9[7:3] <= 9)?
                1
              :
                3
            :
               (X7[7:4] <= 16)?
                1
              :
                2
        :
          2
  :
     (X9[7:3] <= 7)?
       (X10[7:2] <= 30)?
         (X6[7:5] <= 0)?
           (X1[7:1] <= 57)?
             (X3[7:3] <= 2)?
               (X8[7:4] <= 6)?
                 (X7[7:4] <= 10)?
                  5
                :
                   (X8[7:2] <= 21)?
                    1
                  :
                    2
              :
                 (X2[7:2] <= 1)?
                   (X8[7:4] <= 9)?
                    2
                  :
                     (X3 <= 13)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:2] <= 10)?
                 (X1[7:3] <= 10)?
                   (X3[7:3] <= 3)?
                    5
                  :
                     (X0[7:3] <= 8)?
                       (X9[7:2] <= 12)?
                        4
                      :
                        2
                    :
                       (X0[7:4] <= 4)?
                        4
                      :
                         (X8[7:3] <= 13)?
                          6
                        :
                          1
                :
                   (X4[7:5] <= 1)?
                     (X6[7:4] <= 0)?
                      1
                    :
                       (X5[7:1] <= 24)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:5] <= 2)?
                   (X10[7:3] <= 10)?
                    4
                  :
                     (X0[7:4] <= 7)?
                      1
                    :
                      1
                :
                   (X0[7:4] <= 13)?
                     (X6[7:2] <= 5)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:3] <= 4)?
               (X6[7:4] <= 0)?
                 (X1[7:4] <= 11)?
                   (X1[7:4] <= 4)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2 <= 5)?
                3
              :
                 (X7[7:3] <= 16)?
                  3
                :
                  1
        :
           (X9[7:3] <= 7)?
             (X10[7:5] <= 4)?
               (X3[7:3] <= 4)?
                 (X3[7:5] <= 2)?
                   (X4[7:3] <= 4)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:1] <= 35)?
                  2
                :
                  4
            :
               (X5[7:3] <= 10)?
                 (X2[7:3] <= 2)?
                   (X2[7:5] <= 0)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:2] <= 40)?
               (X0[7:3] <= 12)?
                 (X1[7:2] <= 11)?
                   (X10[7:1] <= 33)?
                    1
                  :
                    4
                :
                   (X2[7:4] <= 3)?
                     (X5[7:2] <= 30)?
                       (X0[7:4] <= 5)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:2] <= 15)?
                       (X9[7:3] <= 5)?
                        8
                      :
                         (X6[7:3] <= 6)?
                          1
                        :
                          2
                    :
                       (X9[7:5] <= 0)?
                         (X5[7:2] <= 14)?
                           (X3[7:3] <= 6)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:5] <= 4)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:3] <= 8)?
           (X3[7:4] <= 5)?
             (X2[7:1] <= 88)?
               (X0[7:3] <= 3)?
                1
              :
                 (X4[7:3] <= 0)?
                  2
                :
                   (X6[7:4] <= 1)?
                     (X0[7:3] <= 15)?
                       (X0[7:3] <= 13)?
                         (X6[7:2] <= 2)?
                          1
                        :
                           (X6[7:5] <= 4)?
                            9
                          :
                             (X7[7:4] <= 7)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:4] <= 5)?
                1
              :
                1
          :
             (X2[7:3] <= 14)?
               (X7[7:3] <= 17)?
                1
              :
                2
            :
              5
        :
           (X7[7:2] <= 17)?
             (X8[7:3] <= 27)?
               (X2[7:3] <= 0)?
                 (X9[7:3] <= 3)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:3] <= 16)?
               (X1[7:4] <= 2)?
                1
              :
                 (X4[7:3] <= 3)?
                  1
                :
                  7
            :
               (X1[7:2] <= 31)?
                1
              :
                1
    :
       (X10[7:1] <= 61)?
         (X1[7:4] <= 3)?
           (X6[7:4] <= 5)?
             (X8[7:2] <= 26)?
               (X0[7:3] <= 13)?
                 (X7[7:5] <= 5)?
                   (X10[7:5] <= 5)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:3] <= 21)?
                   (X3[7:3] <= 4)?
                     (X3[7:4] <= 4)?
                       (X6[7:4] <= 1)?
                         (X10[7:4] <= 5)?
                          7
                        :
                           (X1[7:3] <= 3)?
                            1
                          :
                            3
                      :
                         (X0[7:5] <= 4)?
                          3
                        :
                           (X7[7:1] <= 83)?
                             (X7[7:3] <= 15)?
                               (X2[7:2] <= 30)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:2] <= 17)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:2] <= 9)?
                 (X9[7:3] <= 9)?
                   (X2[7:3] <= 15)?
                    3
                  :
                     (X2[7:2] <= 29)?
                       (X6[7:4] <= 0)?
                        1
                      :
                         (X6[7:5] <= 0)?
                           (X4[7:3] <= 4)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:4] <= 12)?
                    8
                  :
                    1
              :
                 (X9[7:4] <= 6)?
                  10
                :
                   (X7[7:3] <= 18)?
                    5
                  :
                     (X7[7:2] <= 39)?
                       (X1[7:3] <= 5)?
                         (X10[7:3] <= 11)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:3] <= 19)?
               (X2[7:2] <= 36)?
                 (X8[7:4] <= 8)?
                  8
                :
                   (X2[7:3] <= 15)?
                    5
                  :
                    2
              :
                3
            :
               (X0 <= 87)?
                4
              :
                5
        :
           (X6[7:5] <= 3)?
             (X4[7:2] <= 11)?
               (X1[7:3] <= 13)?
                 (X1[7:3] <= 9)?
                   (X7[7:2] <= 31)?
                     (X7[7:4] <= 7)?
                       (X9[7:3] <= 12)?
                        8
                      :
                         (X7[7:1] <= 48)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:4] <= 3)?
                      1
                    :
                      12
                :
                   (X0[7:4] <= 5)?
                     (X8[7:3] <= 25)?
                      17
                    :
                      1
                  :
                     (X1[7:2] <= 15)?
                      3
                    :
                       (X8[7:5] <= 4)?
                        3
                      :
                         (X8[7:3] <= 16)?
                          20
                        :
                           (X2[7:5] <= 1)?
                            6
                          :
                            6
              :
                 (X1[7:5] <= 3)?
                  4
                :
                   (X10[7:3] <= 9)?
                     (X7[7:3] <= 18)?
                      5
                    :
                      3
                  :
                     (X1[7:3] <= 15)?
                      11
                    :
                      1
            :
               (X6[7:1] <= 25)?
                 (X2[7:5] <= 2)?
                   (X3[7:4] <= 2)?
                    2
                  :
                     (X3[7:3] <= 7)?
                       (X3[7:1] <= 16)?
                        4
                      :
                         (X5[7:1] <= 43)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:2] <= 39)?
                     (X4[7:5] <= 3)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:4] <= 11)?
               (X2[7:3] <= 5)?
                 (X3[7:3] <= 4)?
                  1
                :
                   (X10[7:3] <= 15)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:2] <= 44)?
           (X9[7:1] <= 27)?
             (X6[7:3] <= 0)?
               (X3[7:5] <= 2)?
                1
              :
                6
            :
               (X3 <= 20)?
                 (X2 <= 105)?
                  1
                :
                  1
              :
                 (X0[7:3] <= 25)?
                   (X9[7:4] <= 5)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:2] <= 11)?
               (X9[7:5] <= 3)?
                 (X0[7:3] <= 15)?
                  22
                :
                   (X3[7:2] <= 6)?
                    1
                  :
                    3
              :
                 (X5[7:4] <= 2)?
                   (X1[7:2] <= 11)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:2] <= 11)?
                 (X10[7:5] <= 5)?
                  4
                :
                   (X2[7:1] <= 6)?
                    3
                  :
                     (X6[7:3] <= 0)?
                      4
                    :
                       (X6[7:2] <= 9)?
                        3
                      :
                         (X4[7:4] <= 1)?
                          2
                        :
                           (X8[7:5] <= 4)?
                             (X10[7:3] <= 18)?
                              2
                            :
                               (X4 <= 26)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:3] <= 22)?
                  3
                :
                  1
        :
           (X6[7:4] <= 3)?
             (X4[7:2] <= 7)?
              2
            :
               (X9[7:2] <= 18)?
                3
              :
                2
          :
             (X5[7:2] <= 24)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/4/accuracy.txt
+ accuracy=6.146e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/4/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/4/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:14: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 90 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 231396150.0      0.00       0.0 563982912.0                           6389198.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 273946760.0      0.00       0.0 628853248.0 net3508                   8730378.0000
    0:00:04 277727420.0      0.00       0.0 619408256.0 net3572                   8872392.0000
    0:00:04 276314120.0      0.00       0.0 612395328.0 net4215                   8817747.0000
    0:00:05 275228880.0      0.00       0.0 603771072.0 net2934                   8773447.0000
    0:00:06 273002500.0      0.00       0.0 599117888.0 net2931                   8679401.0000
    0:00:07 273002500.0      0.00       0.0 599083008.0 net3688                   8679401.0000
    0:00:07 271432700.0      0.00       0.0 597463936.0 net3072                   8619162.0000
    0:00:09 270647800.0      0.00       0.0 596685376.0                           8589042.0000
    0:00:09 270647800.0      0.00       0.0 596685376.0                           8589042.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 270647800.0      0.00       0.0 596685376.0                           8589042.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:10 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:10 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:10 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 270626190.0      0.00       0.0 596304896.0                           8579647.0000
    0:00:11 275335570.0      0.00       0.0 602453056.0 net2679                   8773636.0000
    0:00:13 275663630.0      0.00       0.0 601237696.0 net3570                   8783981.0000
    0:00:13 273352170.0      0.00       0.0 598210176.0 net3105                   8699141.0000
    0:00:14 273352170.0      0.00       0.0 598140672.0 net2944                   8699141.0000
    0:00:15 270997470.0      0.00       0.0 596120896.0 net14486                  8608782.0000
    0:00:16 270605020.0      0.00       0.0 595768768.0                           8593722.0000
    0:00:16 270605020.0      0.00       0.0 595768768.0                           8593722.0000
    0:00:16 270605020.0      0.00       0.0 595768768.0                           8593722.0000
    0:00:16 270605020.0      0.00       0.0 595768768.0                           8593722.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=270605020.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=36510824.000
+ '[' 36510824 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1017 leaf cells, ports, hiers and 1012 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:15:39 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1646
        Number of annotated net delay arcs  :      1646
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999965811447.389648 ns, Total Simulation Time : 4999965811447.389648 ns

======================================================================
Summary:
Total number of nets = 1012
Number of annotated nets = 1012 (100.00%)
Total number of leaf cells = 924
Number of fully annotated leaf cells = 924 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.38 MB
CPU usage for this session: 13 seconds 
Elapsed time for this session: 13 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0118
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_4.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_4.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_4.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/4.sv
+ echo -e '4\t6.146e-01\t270605020.000000\t36510824.000\t0.0118'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/5 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/5/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:3] <= 11)?
     (X0[7:1] <= 70)?
       (X6[7:4] <= 4)?
         (X9[7:3] <= 4)?
           (X3[7:4] <= 7)?
             (X4[7:2] <= 8)?
               (X6[7:4] <= 7)?
                 (X2[7:3] <= 10)?
                   (X9[7:3] <= 4)?
                     (X0[7:3] <= 9)?
                       (X9[7:4] <= 3)?
                        13
                      :
                         (X0[7:4] <= 6)?
                           (X4[7:3] <= 1)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:3] <= 7)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:3] <= 3)?
                    1
                  :
                     (X9[7:3] <= 3)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:3] <= 9)?
                 (X7[7:3] <= 18)?
                  20
                :
                   (X7[7:5] <= 4)?
                     (X0[7:4] <= 6)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:3] <= 7)?
              1
            :
              3
        :
           (X1[7:1] <= 46)?
             (X1[7:2] <= 4)?
              5
            :
               (X0[7:5] <= 3)?
                 (X1[7:3] <= 5)?
                   (X7[7:3] <= 15)?
                    3
                  :
                     (X6[7:4] <= 5)?
                       (X1[7:3] <= 6)?
                        7
                      :
                         (X10[7:5] <= 0)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0[7:2] <= 11)?
                    11
                  :
                     (X2[7:4] <= 0)?
                      8
                    :
                       (X6[7:3] <= 5)?
                         (X7[7:3] <= 14)?
                          7
                        :
                           (X7[7:1] <= 72)?
                             (X0[7:1] <= 37)?
                               (X4[7:3] <= 8)?
                                 (X8[7:2] <= 28)?
                                  11
                                :
                                   (X8[7:2] <= 34)?
                                    3
                                  :
                                     (X10[7:3] <= 5)?
                                      1
                                    :
                                       (X9[7:2] <= 13)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:2] <= 26)?
                               (X7[7:3] <= 19)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:6] <= 0)?
                          14
                        :
                           (X0[7:4] <= 6)?
                             (X4[7:2] <= 4)?
                               (X4[7:4] <= 1)?
                                 (X1[7:3] <= 6)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:2] <= 20)?
                                   (X2[7:4] <= 7)?
                                     (X1[7:4] <= 2)?
                                      2
                                    :
                                       (X0[7:2] <= 20)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:4] <= 3)?
                              1
                            :
                              8
              :
                 (X0[7:5] <= 4)?
                   (X9[7:4] <= 3)?
                     (X9[7:3] <= 6)?
                      18
                    :
                       (X0[7:3] <= 17)?
                        1
                      :
                        1
                  :
                     (X0[7:3] <= 12)?
                       (X9[7:2] <= 13)?
                        3
                      :
                         (X9[7:1] <= 81)?
                          7
                        :
                          1
                    :
                       (X7[7:2] <= 54)?
                        13
                      :
                         (X1[7:3] <= 8)?
                          1
                        :
                          2
                :
                   (X2[7:5] <= 5)?
                     (X0[7:1] <= 67)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:2] <= 7)?
              2
            :
               (X1[7:3] <= 16)?
                 (X0[7:2] <= 25)?
                   (X8[7:4] <= 6)?
                     (X5[7:2] <= 10)?
                       (X10[7:5] <= 1)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:5] <= 4)?
                       (X9[7:2] <= 8)?
                         (X5[7:2] <= 7)?
                          2
                        :
                          3
                      :
                         (X0[7:2] <= 14)?
                           (X4[7:4] <= 1)?
                             (X7[7:5] <= 3)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:5] <= 1)?
                    3
                  :
                     (X2[7:2] <= 6)?
                      1
                    :
                      1
              :
                 (X9[7:3] <= 5)?
                  2
                :
                  2
      :
         (X4[7:2] <= 5)?
           (X6[7:4] <= 7)?
            2
          :
            3
        :
          45
    :
       (X9[7:4] <= 4)?
         (X1[7:4] <= 7)?
          5
        :
          1
      :
         (X5[7:3] <= 7)?
           (X9[7:4] <= 5)?
            13
          :
             (X0[7:4] <= 12)?
               (X9[7:3] <= 9)?
                1
              :
                3
            :
               (X7[7:3] <= 21)?
                1
              :
                2
        :
          2
  :
     (X9[7:4] <= 4)?
       (X10[7:2] <= 31)?
         (X6[7:5] <= 0)?
           (X1[7:3] <= 15)?
             (X3[7:3] <= 3)?
               (X8[7:4] <= 6)?
                 (X7[7:2] <= 30)?
                  5
                :
                   (X8[7:3] <= 11)?
                    1
                  :
                    2
              :
                 (X2[7:3] <= 1)?
                   (X8[7:3] <= 17)?
                    2
                  :
                     (X3[7:2] <= 1)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:4] <= 1)?
                 (X1[7:5] <= 3)?
                   (X3[7:1] <= 12)?
                    5
                  :
                     (X0[7:3] <= 8)?
                       (X9[7:4] <= 2)?
                        4
                      :
                        2
                    :
                       (X0[7:5] <= 1)?
                        4
                      :
                         (X8[7:2] <= 28)?
                          6
                        :
                          1
                :
                   (X4[7:4] <= 5)?
                     (X6[7:2] <= 1)?
                      1
                    :
                       (X5[7:4] <= 3)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:3] <= 5)?
                   (X10[7:3] <= 13)?
                    4
                  :
                     (X0[7:4] <= 6)?
                      1
                    :
                      1
                :
                   (X0[7:5] <= 7)?
                     (X6[7:2] <= 5)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:2] <= 6)?
               (X6[7:4] <= 1)?
                 (X1[7:3] <= 24)?
                   (X1[7:4] <= 7)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2[7:4] <= 0)?
                3
              :
                 (X7[7:4] <= 11)?
                  3
                :
                  1
        :
           (X9[7:2] <= 6)?
             (X10[7:2] <= 29)?
               (X3[7:5] <= 2)?
                 (X3[7:3] <= 2)?
                   (X4[7:4] <= 4)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:4] <= 6)?
                  2
                :
                  4
            :
               (X5[7:3] <= 9)?
                 (X2[7:3] <= 3)?
                   (X2[7:3] <= 1)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:4] <= 6)?
               (X0[7:3] <= 12)?
                 (X1[7:6] <= 2)?
                   (X10[7:4] <= 4)?
                    1
                  :
                    4
                :
                   (X2[7:1] <= 9)?
                     (X5[7:4] <= 10)?
                       (X0[7:3] <= 11)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:4] <= 4)?
                       (X9[7:2] <= 10)?
                        8
                      :
                         (X6[7:3] <= 4)?
                          1
                        :
                          2
                    :
                       (X9[7:2] <= 11)?
                         (X5[7:5] <= 0)?
                           (X3[7:3] <= 5)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:2] <= 23)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:4] <= 5)?
           (X3[7:3] <= 8)?
             (X2[7:1] <= 87)?
               (X0[7:2] <= 0)?
                1
              :
                 (X4[7:2] <= 1)?
                  2
                :
                   (X6[7:5] <= 1)?
                     (X0[7:4] <= 7)?
                       (X0[7:4] <= 5)?
                         (X6[7:2] <= 1)?
                          1
                        :
                           (X6[7:5] <= 1)?
                            9
                          :
                             (X7[7:3] <= 8)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:3] <= 14)?
                1
              :
                1
          :
             (X2[7:4] <= 8)?
               (X7[7:4] <= 6)?
                1
              :
                2
            :
              5
        :
           (X7[7:2] <= 17)?
             (X8[7:1] <= 107)?
               (X2[7:3] <= 1)?
                 (X9[7:6] <= 1)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:3] <= 14)?
               (X1[7:3] <= 10)?
                1
              :
                 (X4[7:4] <= 1)?
                  1
                :
                  7
            :
               (X1[7:3] <= 14)?
                1
              :
                1
    :
       (X10[7:2] <= 30)?
         (X1[7:3] <= 1)?
           (X6[7:4] <= 5)?
             (X8[7:3] <= 15)?
               (X0[7:3] <= 10)?
                 (X7[7:4] <= 5)?
                   (X10[7:4] <= 8)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:4] <= 10)?
                   (X3[7:4] <= 3)?
                     (X3[7:5] <= 1)?
                       (X6[7:4] <= 0)?
                         (X10[7:3] <= 11)?
                          7
                        :
                           (X1[7:2] <= 7)?
                            1
                          :
                            3
                      :
                         (X0[7:2] <= 26)?
                          3
                        :
                           (X7[7:3] <= 18)?
                             (X7[7:4] <= 7)?
                               (X2[7:2] <= 30)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:2] <= 19)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:3] <= 5)?
                 (X9[7:3] <= 9)?
                   (X2[7:3] <= 9)?
                    3
                  :
                     (X2[7:4] <= 9)?
                       (X6[7:2] <= 1)?
                        1
                      :
                         (X6[7:3] <= 1)?
                           (X4[7:4] <= 0)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:3] <= 20)?
                    8
                  :
                    1
              :
                 (X9[7:3] <= 5)?
                  10
                :
                   (X7[7:4] <= 6)?
                    5
                  :
                     (X7[7:3] <= 19)?
                       (X1[7:4] <= 1)?
                         (X10[7:4] <= 2)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:3] <= 15)?
               (X2[7:3] <= 18)?
                 (X8[7:3] <= 12)?
                  8
                :
                   (X2[7:3] <= 15)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:3] <= 10)?
                4
              :
                5
        :
           (X6[7:2] <= 17)?
             (X4[7:4] <= 3)?
               (X1[7:3] <= 13)?
                 (X1[7:1] <= 30)?
                   (X7[7:3] <= 20)?
                     (X7[7:3] <= 17)?
                       (X9[7:4] <= 4)?
                        8
                      :
                         (X7[7:4] <= 3)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:2] <= 13)?
                      1
                    :
                      12
                :
                   (X0[7:4] <= 4)?
                     (X8[7:4] <= 12)?
                      17
                    :
                      1
                  :
                     (X1[7:3] <= 7)?
                      3
                    :
                       (X8[7:2] <= 17)?
                        3
                      :
                         (X8[7:4] <= 9)?
                          20
                        :
                           (X2[7:2] <= 5)?
                            6
                          :
                            6
              :
                 (X1[7:4] <= 3)?
                  4
                :
                   (X10[7:5] <= 4)?
                     (X7[7:4] <= 11)?
                      5
                    :
                      3
                  :
                     (X1[7:3] <= 17)?
                      11
                    :
                      1
            :
               (X6[7:2] <= 12)?
                 (X2[7:4] <= 4)?
                   (X3[7:4] <= 1)?
                    2
                  :
                     (X3[7:4] <= 4)?
                       (X3[7:6] <= 1)?
                        4
                      :
                         (X5[7:3] <= 10)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:4] <= 11)?
                     (X4[7:3] <= 4)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:3] <= 16)?
               (X2[7:3] <= 5)?
                 (X3[7:2] <= 7)?
                  1
                :
                   (X10[7:5] <= 3)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:4] <= 11)?
           (X9[7:4] <= 3)?
             (X6[7:4] <= 2)?
               (X3[7:4] <= 2)?
                1
              :
                6
            :
               (X3[7:1] <= 9)?
                 (X2[7:3] <= 13)?
                  1
                :
                  1
              :
                 (X0[7:3] <= 21)?
                   (X9[7:4] <= 4)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:4] <= 4)?
               (X9[7:3] <= 11)?
                 (X0[7:3] <= 14)?
                  22
                :
                   (X3[7:2] <= 7)?
                    1
                  :
                    3
              :
                 (X5[7:4] <= 2)?
                   (X1[7:2] <= 10)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:5] <= 1)?
                 (X10[7:4] <= 10)?
                  4
                :
                   (X2[7:3] <= 0)?
                    3
                  :
                     (X6[7:1] <= 14)?
                      4
                    :
                       (X6[7:4] <= 1)?
                        3
                      :
                         (X4[7:5] <= 0)?
                          2
                        :
                           (X8[7:4] <= 7)?
                             (X10[7:3] <= 19)?
                              2
                            :
                               (X4[7:2] <= 7)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:4] <= 11)?
                  3
                :
                  1
        :
           (X6[7:2] <= 11)?
             (X4[7:2] <= 6)?
              2
            :
               (X9[7:2] <= 15)?
                3
              :
                2
          :
             (X5[7:4] <= 3)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/5/accuracy.txt
+ accuracy=6.083e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/5/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/5/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 96 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 252243850.0      0.00       0.0 616100288.0                           6859473.5000
    0:00:02 252243850.0      0.00       0.0 616100288.0                           6859473.5000
    0:00:02 252243850.0      0.00       0.0 616100288.0                           6859473.5000
    0:00:02 252243850.0      0.00       0.0 616100288.0                           6859473.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 251441950.0      0.00       0.0 615100672.0                           6859587.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 301439350.0      0.00       0.0 677330560.0 net3014                   9509864.0000
    0:00:04 304849170.0      0.00       0.0 669544576.0 net3605                   9646213.0000
    0:00:05 303286400.0      0.00       0.0 663114688.0 net3573                   9596059.0000
    0:00:05 299742440.0      0.00       0.0 656841984.0 net5107                   9462143.0000
    0:00:07 299699660.0      0.00       0.0 656040960.0 net3559                   9466823.0000
    0:00:07 296930900.0      0.00       0.0 652802432.0 net3162                   9352009.0000
    0:00:08 296888120.0      0.00       0.0 652218880.0 net3852                   9356688.0000
    0:00:08 296103220.0      0.00       0.0 651471808.0 net3710                   9326569.0000
    0:00:09 296103220.0      0.00       0.0 651409280.0                           9326569.0000
    0:00:09 296103220.0      0.00       0.0 651409280.0                           9326569.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09 296103220.0      0.00       0.0 651409280.0                           9326569.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:11 293770130.0      0.00       0.0 649219968.0                           9245604.0000
    0:00:12 302771850.0      0.00       0.0 663559232.0 net3396                   9627198.0000
    0:00:12 306303900.0      0.00       0.0 667081408.0 net3024                   9762737.0000
    0:00:14 305847060.0      0.00       0.0 665479296.0 net3338                   9742962.0000
    0:00:14 300399440.0      0.00       0.0 654828352.0 net15641                  9529772.0000
    0:00:15 300006990.0      0.00       0.0 654338368.0 net15693                  9514712.0000
    0:00:16 298044740.0      0.00       0.0 652569792.0 net16012                  9439413.0000
    0:00:17 297652290.0      0.00       0.0 652216128.0 net3641                   9424353.0000
    0:00:18 297652290.0      0.00       0.0 652216128.0                           9424353.0000
    0:00:18 297652290.0      0.00       0.0 652216128.0                           9424353.0000
    0:00:18 297652290.0      0.00       0.0 652216128.0                           9424353.0000
    0:00:18 297652290.0      0.00       0.0 652216128.0                           9424353.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=297652290.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=32978542.000
+ '[' 32978542 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1108 leaf cells, ports, hiers and 1103 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:17:22 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1805
        Number of annotated net delay arcs  :      1805
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999965459177.080078 ns, Total Simulation Time : 4999965459177.080078 ns

======================================================================
Summary:
Total number of nets = 1103
Number of annotated nets = 1103 (100.00%)
Total number of leaf cells = 1015
Number of fully annotated leaf cells = 1015 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.70 MB
CPU usage for this session: 14 seconds 
Elapsed time for this session: 15 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0130
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_5.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_5.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_5.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/5.sv
+ echo -e '5\t6.083e-01\t297652290.000000\t32978542.000\t0.0130'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/6 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/6/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:3] <= 11)?
     (X0[7:4] <= 9)?
       (X6[7:4] <= 3)?
         (X9[7:3] <= 4)?
           (X3[7:4] <= 7)?
             (X4[7:3] <= 1)?
               (X6[7:4] <= 5)?
                 (X2[7:5] <= 1)?
                   (X9[7:5] <= 4)?
                     (X0[7:2] <= 18)?
                       (X9[7:4] <= 1)?
                        13
                      :
                         (X0[7:5] <= 1)?
                           (X4[7:2] <= 6)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:3] <= 7)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:5] <= 1)?
                    1
                  :
                     (X9[7:4] <= 0)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:5] <= 4)?
                 (X7[7:5] <= 8)?
                  20
                :
                   (X7[7:3] <= 17)?
                     (X0[7:5] <= 0)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:3] <= 4)?
              1
            :
              3
        :
           (X1 <= 93)?
             (X1[7:4] <= 0)?
              5
            :
               (X0[7:3] <= 11)?
                 (X1[7:4] <= 3)?
                   (X7[7:3] <= 15)?
                    3
                  :
                     (X6[7:4] <= 7)?
                       (X1[7:4] <= 4)?
                        7
                      :
                         (X10[7:3] <= 6)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0[7:1] <= 27)?
                    11
                  :
                     (X2[7:4] <= 1)?
                      8
                    :
                       (X6[7:3] <= 6)?
                         (X7[7:5] <= 3)?
                          7
                        :
                           (X7[7:6] <= 2)?
                             (X0[7:5] <= 3)?
                               (X4[7:5] <= 0)?
                                 (X8[7:3] <= 14)?
                                  11
                                :
                                   (X8[7:4] <= 6)?
                                    3
                                  :
                                     (X10[7:5] <= 1)?
                                      1
                                    :
                                       (X9[7:3] <= 8)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:5] <= 3)?
                               (X7[7:4] <= 9)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:5] <= 0)?
                          14
                        :
                           (X0[7:4] <= 3)?
                             (X4[7:4] <= 0)?
                               (X4[7:5] <= 1)?
                                 (X1[7:3] <= 6)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:3] <= 9)?
                                   (X2[7:3] <= 13)?
                                     (X1[7:6] <= 1)?
                                      2
                                    :
                                       (X0[7:3] <= 9)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:4] <= 5)?
                              1
                            :
                              8
              :
                 (X0[7:3] <= 15)?
                   (X9[7:3] <= 3)?
                     (X9[7:5] <= 2)?
                      18
                    :
                       (X0[7:6] <= 4)?
                        1
                      :
                        1
                  :
                     (X0[7:3] <= 13)?
                       (X9[7:3] <= 6)?
                        3
                      :
                         (X9[7:4] <= 11)?
                          7
                        :
                          1
                    :
                       (X7[7:3] <= 26)?
                        13
                      :
                         (X1[7:3] <= 10)?
                          1
                        :
                          2
                :
                   (X2[7:4] <= 8)?
                     (X0[7:3] <= 17)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:3] <= 3)?
              2
            :
               (X1[7:4] <= 8)?
                 (X0[7:2] <= 24)?
                   (X8[7:4] <= 4)?
                     (X5[7:2] <= 10)?
                       (X10[7:4] <= 1)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:3] <= 17)?
                       (X9[7:2] <= 7)?
                         (X5[7:5] <= 1)?
                          2
                        :
                          3
                      :
                         (X0[7:6] <= 0)?
                           (X4[7:5] <= 0)?
                             (X7[7:4] <= 8)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:3] <= 6)?
                    3
                  :
                     (X2[7:2] <= 8)?
                      1
                    :
                      1
              :
                 (X9[7:6] <= 4)?
                  2
                :
                  2
      :
         (X4[7:3] <= 0)?
           (X6[7:3] <= 12)?
            2
          :
            3
        :
          45
    :
       (X9[7:4] <= 3)?
         (X1[7:4] <= 6)?
          5
        :
          1
      :
         (X5 <= 59)?
           (X9[7:4] <= 4)?
            13
          :
             (X0[7:3] <= 22)?
               (X9[7:2] <= 18)?
                1
              :
                3
            :
               (X7[7:5] <= 5)?
                1
              :
                2
        :
          2
  :
     (X9[7:4] <= 5)?
       (X10[7:2] <= 32)?
         (X6[7:5] <= 0)?
           (X1[7:4] <= 7)?
             (X3[7:2] <= 4)?
               (X8[7:5] <= 1)?
                 (X7[7:3] <= 13)?
                  5
                :
                   (X8[7:5] <= 2)?
                    1
                  :
                    2
              :
                 (X2[7:5] <= 2)?
                   (X8[7:4] <= 8)?
                    2
                  :
                     (X3[7:5] <= 0)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:6] <= 0)?
                 (X1[7:2] <= 20)?
                   (X3[7:3] <= 0)?
                    5
                  :
                     (X0[7:5] <= 2)?
                       (X9[7:5] <= 2)?
                        4
                      :
                        2
                    :
                       (X0[7:6] <= 0)?
                        4
                      :
                         (X8[7:4] <= 7)?
                          6
                        :
                          1
                :
                   (X4[7:5] <= 0)?
                     (X6[7:5] <= 2)?
                      1
                    :
                       (X5[7:3] <= 8)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:4] <= 1)?
                   (X10[7:3] <= 11)?
                    4
                  :
                     (X0[7:3] <= 11)?
                      1
                    :
                      1
                :
                   (X0[7:4] <= 11)?
                     (X6[7:5] <= 0)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:4] <= 2)?
               (X6[7:4] <= 3)?
                 (X1[7:5] <= 7)?
                   (X1[7:2] <= 31)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2[7:4] <= 0)?
                3
              :
                 (X7[7:2] <= 31)?
                  3
                :
                  1
        :
           (X9[7:5] <= 0)?
             (X10[7:4] <= 8)?
               (X3[7:2] <= 10)?
                 (X3[7:2] <= 5)?
                   (X4[7:4] <= 3)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:2] <= 15)?
                  2
                :
                  4
            :
               (X5[7:2] <= 20)?
                 (X2[7:5] <= 0)?
                   (X2[7:3] <= 1)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:5] <= 2)?
               (X0[7:5] <= 0)?
                 (X1[7:4] <= 2)?
                   (X10[7:5] <= 1)?
                    1
                  :
                    4
                :
                   (X2[7:5] <= 3)?
                     (X5[7:4] <= 8)?
                       (X0[7:3] <= 8)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:3] <= 7)?
                       (X9[7:3] <= 3)?
                        8
                      :
                         (X6[7:4] <= 0)?
                          1
                        :
                          2
                    :
                       (X9[7:4] <= 4)?
                         (X5[7:4] <= 2)?
                           (X3[7:3] <= 1)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:4] <= 6)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:3] <= 12)?
           (X3[7:2] <= 16)?
             (X2[7:5] <= 5)?
               (X0[7:4] <= 0)?
                1
              :
                 (X4[7:4] <= 0)?
                  2
                :
                   (X6[7:3] <= 2)?
                     (X0[7:4] <= 6)?
                       (X0[7:4] <= 5)?
                         (X6[7:4] <= 0)?
                          1
                        :
                           (X6[7:4] <= 0)?
                            9
                          :
                             (X7[7:4] <= 5)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:4] <= 6)?
                1
              :
                1
          :
             (X2[7:3] <= 13)?
               (X7[7:5] <= 3)?
                1
              :
                2
            :
              5
        :
           (X7[7:2] <= 16)?
             (X8[7:4] <= 16)?
               (X2[7:5] <= 0)?
                 (X9[7:3] <= 3)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:3] <= 19)?
               (X1[7:6] <= 1)?
                1
              :
                 (X4[7:1] <= 8)?
                  1
                :
                  7
            :
               (X1[7:5] <= 4)?
                1
              :
                1
    :
       (X10[7:2] <= 28)?
         (X1[7:2] <= 11)?
           (X6[7:3] <= 7)?
             (X8[7:5] <= 3)?
               (X0[7:4] <= 4)?
                 (X7[7:6] <= 1)?
                   (X10[7:4] <= 6)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:3] <= 19)?
                   (X3[7:3] <= 5)?
                     (X3[7:4] <= 2)?
                       (X6[7:3] <= 4)?
                         (X10[7:4] <= 6)?
                          7
                        :
                           (X1[7:4] <= 2)?
                            1
                          :
                            3
                      :
                         (X0[7:5] <= 5)?
                          3
                        :
                           (X7[7:3] <= 20)?
                             (X7[7:5] <= 2)?
                               (X2[7:2] <= 29)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:5] <= 2)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:3] <= 3)?
                 (X9[7:3] <= 12)?
                   (X2[7:2] <= 21)?
                    3
                  :
                     (X2[7:5] <= 4)?
                       (X6[7:2] <= 2)?
                        1
                      :
                         (X6[7:2] <= 2)?
                           (X4[7:4] <= 1)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:4] <= 10)?
                    8
                  :
                    1
              :
                 (X9[7:5] <= 1)?
                  10
                :
                   (X7[7:2] <= 26)?
                    5
                  :
                     (X7[7:6] <= 2)?
                       (X1[7:3] <= 6)?
                         (X10[7:2] <= 19)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:4] <= 5)?
               (X2[7:3] <= 17)?
                 (X8[7:4] <= 6)?
                  8
                :
                   (X2[7:5] <= 4)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:3] <= 7)?
                4
              :
                5
        :
           (X6[7:5] <= 1)?
             (X4[7:4] <= 1)?
               (X1[7:3] <= 11)?
                 (X1[7:3] <= 7)?
                   (X7[7:1] <= 63)?
                     (X7[7:5] <= 2)?
                       (X9[7:3] <= 8)?
                        8
                      :
                         (X7[7:4] <= 4)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:5] <= 2)?
                      1
                    :
                      12
                :
                   (X0[7:5] <= 2)?
                     (X8[7:3] <= 24)?
                      17
                    :
                      1
                  :
                     (X1[7:4] <= 2)?
                      3
                    :
                       (X8[7:4] <= 4)?
                        3
                      :
                         (X8[7:4] <= 6)?
                          20
                        :
                           (X2[7:4] <= 1)?
                            6
                          :
                            6
              :
                 (X1[7:5] <= 2)?
                  4
                :
                   (X10[7:4] <= 8)?
                     (X7[7:5] <= 0)?
                      5
                    :
                      3
                  :
                     (X1[7:3] <= 13)?
                      11
                    :
                      1
            :
               (X6[7:2] <= 11)?
                 (X2[7:4] <= 4)?
                   (X3[7:6] <= 0)?
                    2
                  :
                     (X3[7:4] <= 1)?
                       (X3[7:4] <= 2)?
                        4
                      :
                         (X5[7:4] <= 6)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:4] <= 9)?
                     (X4[7:4] <= 6)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:5] <= 2)?
               (X2[7:5] <= 2)?
                 (X3[7:3] <= 3)?
                  1
                :
                   (X10[7:5] <= 5)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:4] <= 11)?
           (X9[7:4] <= 4)?
             (X6[7:4] <= 0)?
               (X3[7:3] <= 2)?
                1
              :
                6
            :
               (X3[7:4] <= 3)?
                 (X2[7:4] <= 5)?
                  1
                :
                  1
              :
                 (X0[7:4] <= 13)?
                   (X9[7:6] <= 0)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:4] <= 5)?
               (X9[7:3] <= 11)?
                 (X0[7:6] <= 1)?
                  22
                :
                   (X3[7:4] <= 3)?
                    1
                  :
                    3
              :
                 (X5[7:2] <= 6)?
                   (X1[7:5] <= 1)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:3] <= 5)?
                 (X10[7:5] <= 5)?
                  4
                :
                   (X2[7:1] <= 7)?
                    3
                  :
                     (X6[7:2] <= 5)?
                      4
                    :
                       (X6[7:3] <= 4)?
                        3
                      :
                         (X4[7:6] <= 0)?
                          2
                        :
                           (X8[7:5] <= 3)?
                             (X10[7:1] <= 68)?
                              2
                            :
                               (X4[7:5] <= 1)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:6] <= 4)?
                  3
                :
                  1
        :
           (X6[7:4] <= 4)?
             (X4[7:3] <= 2)?
              2
            :
               (X9[7:4] <= 3)?
                3
              :
                2
          :
             (X5 <= 82)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/6/accuracy.txt
+ accuracy=6.042e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/6/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/6/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:14: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:14: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Warning:  ./hdl/top.v:14: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 94 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 222232880.0      0.00       0.0 537564672.0                           6060038.5000
    0:00:02 222232880.0      0.00       0.0 537564672.0                           6060038.5000
    0:00:02 222232880.0      0.00       0.0 537564672.0                           6060038.5000
    0:00:02 222232880.0      0.00       0.0 537564672.0                           6060038.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 222213440.0      0.00       0.0 537781888.0                           6065001.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 272274020.0      0.00       0.0 611556288.0 net3432                   8705327.0000
    0:00:03 274571320.0      0.00       0.0 601949184.0 net2678                   8824680.0000
    0:00:03 273607810.0      0.00       0.0 596269056.0 net3235                   8790079.0000
    0:00:05 273022190.0      0.00       0.0 592201472.0 net3057                   8760874.0000
    0:00:05 270064620.0      0.00       0.0 584742208.0 net2924                   8647359.0000
    0:00:06 270000230.0      0.00       0.0 583452928.0 net3392                   8642644.0000
    0:00:07 266424960.0      0.00       0.0 578800192.0 net2680                   8488315.0000
    0:00:08 266032510.0      0.00       0.0 578494528.0                           8473255.0000
    0:00:08 266032510.0      0.00       0.0 578494528.0                           8473255.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 266032510.0      0.00       0.0 578494528.0                           8473255.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 266446570.0      0.00       0.0 579041600.0                           8497710.0000
    0:00:10 273679670.0      0.00       0.0 592898048.0 net3123                   8828349.0000
    0:00:11 275805950.0      0.00       0.0 594475968.0 net13486                  8908821.0000
    0:00:12 275413500.0      0.00       0.0 594080128.0 net3490                   8893761.0000
    0:00:12 270742790.0      0.00       0.0 582407168.0 net12923                  8700914.0000
    0:00:13 270742790.0      0.00       0.0 582384896.0 net3148                   8700914.0000
    0:00:14 267210740.0      0.00       0.0 578777856.0 net3144                   8565375.0000
    0:00:15 267210740.0      0.00       0.0 578777856.0                           8565375.0000
    0:00:15 267210740.0      0.00       0.0 578777856.0                           8565375.0000
    0:00:15 267210740.0      0.00       0.0 578777856.0                           8565375.0000
    0:00:15 267210740.0      0.00       0.0 578777856.0                           8565375.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=267210740.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=31184644.000
+ '[' 31184644 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 999 leaf cells, ports, hiers and 994 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:18:52 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1606
        Number of annotated net delay arcs  :      1606
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999967583841.209961 ns, Total Simulation Time : 4999967583841.209961 ns

======================================================================
Summary:
Total number of nets = 994
Number of annotated nets = 994 (100.00%)
Total number of leaf cells = 906
Number of fully annotated leaf cells = 906 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.40 MB
CPU usage for this session: 12 seconds 
Elapsed time for this session: 12 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0117
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_6.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_6.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_6.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/6.sv
+ echo -e '6\t6.042e-01\t267210740.000000\t31184644.000\t0.0117'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/7 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/7/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:3] <= 11)?
     (X0[7:4] <= 8)?
       (X6[7:5] <= 1)?
         (X9[7:3] <= 4)?
           (X3[7:6] <= 4)?
             (X4[7:3] <= 1)?
               (X6[7:4] <= 5)?
                 (X2[7:3] <= 8)?
                   (X9[7:5] <= 3)?
                     (X0[7:2] <= 18)?
                       (X9[7:4] <= 0)?
                        13
                      :
                         (X0[7:5] <= 1)?
                           (X4[7:2] <= 6)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:2] <= 13)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:5] <= 1)?
                    1
                  :
                     (X9[7:3] <= 2)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:4] <= 6)?
                 (X7[7:6] <= 4)?
                  20
                :
                   (X7[7:4] <= 8)?
                     (X0[7:4] <= 3)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:3] <= 4)?
              1
            :
              3
        :
           (X1[7:1] <= 46)?
             (X1[7:3] <= 1)?
              5
            :
               (X0[7:3] <= 10)?
                 (X1[7:6] <= 1)?
                   (X7[7:2] <= 29)?
                    3
                  :
                     (X6[7:4] <= 5)?
                       (X1[7:3] <= 6)?
                        7
                      :
                         (X10[7:3] <= 6)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0[7:1] <= 26)?
                    11
                  :
                     (X2[7:4] <= 0)?
                      8
                    :
                       (X6[7:3] <= 4)?
                         (X7[7:5] <= 2)?
                          7
                        :
                           (X7[7:5] <= 5)?
                             (X0[7:5] <= 2)?
                               (X4[7:5] <= 0)?
                                 (X8[7:4] <= 7)?
                                  11
                                :
                                   (X8[7:5] <= 0)?
                                    3
                                  :
                                     (X10[7:5] <= 1)?
                                      1
                                    :
                                       (X9[7:4] <= 4)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:4] <= 6)?
                               (X7[7:6] <= 2)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:6] <= 0)?
                          14
                        :
                           (X0[7:3] <= 7)?
                             (X4[7:5] <= 0)?
                               (X4[7:5] <= 1)?
                                 (X1[7:3] <= 5)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:5] <= 0)?
                                   (X2[7:4] <= 8)?
                                     (X1[7:5] <= 2)?
                                      2
                                    :
                                       (X0[7:3] <= 9)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:4] <= 2)?
                              1
                            :
                              8
              :
                 (X0[7:4] <= 7)?
                   (X9[7:5] <= 0)?
                     (X9[7:4] <= 5)?
                      18
                    :
                       (X0[7:4] <= 10)?
                        1
                      :
                        1
                  :
                     (X0[7:4] <= 6)?
                       (X9[7:2] <= 12)?
                        3
                      :
                         (X9[7:5] <= 5)?
                          7
                        :
                          1
                    :
                       (X7[7:4] <= 14)?
                        13
                      :
                         (X1[7:2] <= 18)?
                          1
                        :
                          2
                :
                   (X2[7:4] <= 8)?
                     (X0[7:3] <= 16)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:5] <= 0)?
              2
            :
               (X1[7:4] <= 8)?
                 (X0[7:4] <= 6)?
                   (X8[7:4] <= 5)?
                     (X5[7:3] <= 3)?
                       (X10[7:5] <= 0)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:4] <= 6)?
                       (X9[7:2] <= 6)?
                         (X5[7:5] <= 1)?
                          2
                        :
                          3
                      :
                         (X0[7:5] <= 0)?
                           (X4[7:4] <= 2)?
                             (X7[7:4] <= 8)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:4] <= 3)?
                    3
                  :
                     (X2[7:2] <= 9)?
                      1
                    :
                      1
              :
                 (X9[7:6] <= 1)?
                  2
                :
                  2
      :
         (X4[7:5] <= 0)?
           (X6[7:4] <= 6)?
            2
          :
            3
        :
          45
    :
       (X9[7:4] <= 3)?
         (X1[7:3] <= 9)?
          5
        :
          1
      :
         (X5[7:3] <= 8)?
           (X9[7:5] <= 1)?
            13
          :
             (X0[7:2] <= 44)?
               (X9[7:2] <= 17)?
                1
              :
                3
            :
               (X7[7:4] <= 11)?
                1
              :
                2
        :
          2
  :
     (X9[7:4] <= 5)?
       (X10[7:1] <= 60)?
         (X6[7:4] <= 0)?
           (X1[7:3] <= 15)?
             (X3[7:2] <= 2)?
               (X8[7:4] <= 6)?
                 (X7[7:4] <= 4)?
                  5
                :
                   (X8[7:4] <= 6)?
                    1
                  :
                    2
              :
                 (X2[7:5] <= 0)?
                   (X8[7:5] <= 4)?
                    2
                  :
                     (X3[7:4] <= 0)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:6] <= 0)?
                 (X1[7:3] <= 10)?
                   (X3[7:4] <= 0)?
                    5
                  :
                     (X0[7:5] <= 2)?
                       (X9[7:6] <= 2)?
                        4
                      :
                        2
                    :
                       (X0[7:6] <= 0)?
                        4
                      :
                         (X8[7:4] <= 7)?
                          6
                        :
                          1
                :
                   (X4[7:6] <= 0)?
                     (X6[7:6] <= 0)?
                      1
                    :
                       (X5[7:5] <= 4)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:4] <= 1)?
                   (X10[7:3] <= 13)?
                    4
                  :
                     (X0[7:3] <= 13)?
                      1
                    :
                      1
                :
                   (X0[7:4] <= 10)?
                     (X6[7:4] <= 0)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:3] <= 4)?
               (X6[7:3] <= 4)?
                 (X1[7:5] <= 6)?
                   (X1[7:5] <= 3)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2[7:5] <= 0)?
                3
              :
                 (X7[7:2] <= 32)?
                  3
                :
                  1
        :
           (X9[7:6] <= 0)?
             (X10[7:3] <= 15)?
               (X3[7:2] <= 10)?
                 (X3[7:4] <= 1)?
                   (X4[7:4] <= 1)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:2] <= 15)?
                  2
                :
                  4
            :
               (X5[7:2] <= 20)?
                 (X2[7:5] <= 0)?
                   (X2[7:4] <= 0)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:5] <= 2)?
               (X0[7:4] <= 2)?
                 (X1[7:4] <= 3)?
                   (X10[7:5] <= 0)?
                    1
                  :
                    4
                :
                   (X2[7:4] <= 3)?
                     (X5[7:5] <= 4)?
                       (X0[7:3] <= 6)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:2] <= 15)?
                       (X9[7:4] <= 0)?
                        8
                      :
                         (X6[7:6] <= 0)?
                          1
                        :
                          2
                    :
                       (X9[7:4] <= 4)?
                         (X5[7:5] <= 2)?
                           (X3[7:3] <= 1)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:3] <= 14)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:3] <= 12)?
           (X3[7:4] <= 5)?
             (X2[7:4] <= 10)?
               (X0[7:3] <= 1)?
                1
              :
                 (X4[7:4] <= 0)?
                  2
                :
                   (X6[7:3] <= 2)?
                     (X0[7:4] <= 5)?
                       (X0[7:3] <= 9)?
                         (X6[7:3] <= 0)?
                          1
                        :
                           (X6[7:5] <= 1)?
                            9
                          :
                             (X7[7:4] <= 5)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:3] <= 11)?
                1
              :
                1
          :
             (X2[7:4] <= 6)?
               (X7[7:5] <= 2)?
                1
              :
                2
            :
              5
        :
           (X7[7:2] <= 16)?
             (X8[7:4] <= 13)?
               (X2[7:4] <= 1)?
                 (X9[7:4] <= 2)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:4] <= 12)?
               (X1[7:4] <= 4)?
                1
              :
                 (X4[7:3] <= 1)?
                  1
                :
                  7
            :
               (X1[7:5] <= 4)?
                1
              :
                1
    :
       (X10[7:3] <= 12)?
         (X1[7:2] <= 11)?
           (X6[7:5] <= 1)?
             (X8[7:4] <= 5)?
               (X0[7:4] <= 5)?
                 (X7[7:5] <= 3)?
                   (X10[7:5] <= 4)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:4] <= 10)?
                   (X3[7:4] <= 2)?
                     (X3[7:4] <= 0)?
                       (X6[7:3] <= 3)?
                         (X10[7:4] <= 5)?
                          7
                        :
                           (X1[7:3] <= 3)?
                            1
                          :
                            3
                      :
                         (X0[7:4] <= 7)?
                          3
                        :
                           (X7[7:2] <= 41)?
                             (X7[7:6] <= 0)?
                               (X2[7:3] <= 13)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:5] <= 0)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:4] <= 0)?
                 (X9[7:4] <= 4)?
                   (X2[7:2] <= 20)?
                    3
                  :
                     (X2[7:4] <= 7)?
                       (X6[7:4] <= 0)?
                        1
                      :
                         (X6[7:3] <= 2)?
                           (X4[7:4] <= 1)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:4] <= 10)?
                    8
                  :
                    1
              :
                 (X9[7:5] <= 0)?
                  10
                :
                   (X7[7:4] <= 5)?
                    5
                  :
                     (X7[7:4] <= 10)?
                       (X1[7:2] <= 9)?
                         (X10[7:3] <= 10)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:4] <= 5)?
               (X2[7:5] <= 3)?
                 (X8[7:4] <= 5)?
                  8
                :
                   (X2[7:4] <= 5)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:4] <= 6)?
                4
              :
                5
        :
           (X6[7:5] <= 1)?
             (X4[7:4] <= 2)?
               (X1[7:4] <= 6)?
                 (X1[7:3] <= 8)?
                   (X7[7:4] <= 6)?
                     (X7[7:4] <= 2)?
                       (X9[7:4] <= 4)?
                        8
                      :
                         (X7[7:3] <= 10)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:4] <= 2)?
                      1
                    :
                      12
                :
                   (X0[7:5] <= 3)?
                     (X8[7:4] <= 11)?
                      17
                    :
                      1
                  :
                     (X1[7:4] <= 2)?
                      3
                    :
                       (X8[7:5] <= 0)?
                        3
                      :
                         (X8[7:4] <= 4)?
                          20
                        :
                           (X2[7:3] <= 1)?
                            6
                          :
                            6
              :
                 (X1[7:4] <= 6)?
                  4
                :
                   (X10[7:4] <= 8)?
                     (X7[7:5] <= 1)?
                      5
                    :
                      3
                  :
                     (X1[7:5] <= 0)?
                      11
                    :
                      1
            :
               (X6[7:3] <= 4)?
                 (X2[7:4] <= 4)?
                   (X3[7:6] <= 0)?
                    2
                  :
                     (X3[7:3] <= 1)?
                       (X3[7:5] <= 0)?
                        4
                      :
                         (X5[7:3] <= 11)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:5] <= 4)?
                     (X4[7:5] <= 1)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:5] <= 3)?
               (X2[7:4] <= 4)?
                 (X3[7:3] <= 3)?
                  1
                :
                   (X10[7:5] <= 6)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:4] <= 12)?
           (X9[7:3] <= 6)?
             (X6[7:4] <= 1)?
               (X3[7:4] <= 1)?
                1
              :
                6
            :
               (X3[7:4] <= 3)?
                 (X2[7:4] <= 5)?
                  1
                :
                  1
              :
                 (X0[7:5] <= 6)?
                   (X9[7:6] <= 1)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:3] <= 7)?
               (X9[7:4] <= 7)?
                 (X0[7:4] <= 7)?
                  22
                :
                   (X3[7:4] <= 0)?
                    1
                  :
                    3
              :
                 (X5[7:3] <= 4)?
                   (X1[7:4] <= 2)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:2] <= 10)?
                 (X10[7:5] <= 4)?
                  4
                :
                   (X2[7:3] <= 2)?
                    3
                  :
                     (X6[7:2] <= 9)?
                      4
                    :
                       (X6[7:2] <= 9)?
                        3
                      :
                         (X4[7:4] <= 0)?
                          2
                        :
                           (X8[7:6] <= 0)?
                             (X10[7:4] <= 4)?
                              2
                            :
                               (X4[7:6] <= 0)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:6] <= 3)?
                  3
                :
                  1
        :
           (X6[7:5] <= 2)?
             (X4[7:2] <= 5)?
              2
            :
               (X9[7:5] <= 2)?
                3
              :
                2
          :
             (X5[7:5] <= 0)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/7/accuracy.txt
+ accuracy=5.854e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/7/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/7/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 100 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 208708920.0      0.00       0.0 514040768.0                           5768629.0000
    0:00:02 208708920.0      0.00       0.0 514040768.0                           5768629.0000
    0:00:02 208708920.0      0.00       0.0 514040768.0                           5768629.0000
    0:00:02 208708920.0      0.00       0.0 514040768.0                           5768629.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 208537840.0      0.00       0.0 513431104.0                           5763724.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03 254567600.0      0.00       0.0 580151552.0 net2691                   8197364.5000
    0:00:03 255577770.0      0.00       0.0 566116160.0 net3261                   8233676.0000
    0:00:04 255120930.0      0.00       0.0 564387648.0 net3443                   8213901.0000
    0:00:05 254057300.0      0.00       0.0 557793984.0 net2616                   8178996.0000
    0:00:05 250378780.0      0.00       0.0 550843200.0 net3177                   8016607.0000
    0:00:06 249529490.0      0.00       0.0 548192000.0 net3280                   7981772.0000
    0:00:07 247567240.0      0.00       0.0 546490816.0 net3642                   7906472.5000
    0:00:07 247567240.0      0.00       0.0 546430592.0 net3241                   7906472.5000
    0:00:08 247567240.0      0.00       0.0 546385920.0                           7906472.5000
    0:00:08 247567240.0      0.00       0.0 546385920.0                           7906472.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08 247567240.0      0.00       0.0 546385920.0                           7906472.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 246139860.0      0.00       0.0 543975360.0                           7842010.5000
    0:00:10 253753350.0      0.00       0.0 552599104.0 net3184                   8160130.5000
    0:00:10 254081410.0      0.00       0.0 551511232.0 net3270                   8170475.0000
    0:00:11 253667350.0      0.00       0.0 550784000.0 net3356                   8146020.5000
    0:00:12 250949340.0      0.00       0.0 546783552.0 net2885                   8046656.5000
    0:00:13 250949340.0      0.00       0.0 546401216.0 net3254                   8046656.5000
    0:00:13 248987090.0      0.00       0.0 544689408.0 net3035                   7971357.0000
    0:00:14 248594640.0      0.00       0.0 544289152.0                           7956297.0000
    0:00:14 248594640.0      0.00       0.0 544289152.0                           7956297.0000
    0:00:14 248594640.0      0.00       0.0 544289152.0                           7956297.0000
    0:00:14 248594640.0      0.00       0.0 544289152.0                           7956297.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=248594640.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=30043928.000
+ '[' 30043928 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading work.AND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 935 leaf cells, ports, hiers and 930 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:20:17 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1493
        Number of annotated net delay arcs  :      1493
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999967471113.270508 ns, Total Simulation Time : 4999967471113.270508 ns

======================================================================
Summary:
Total number of nets = 930
Number of annotated nets = 930 (100.00%)
Total number of leaf cells = 842
Number of fully annotated leaf cells = 842 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2927.43 MB
CPU usage for this session: 12 seconds 
Elapsed time for this session: 12 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=0.0109
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_7.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_7.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_7.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/7.sv
+ echo -e '7\t5.854e-01\t248594640.000000\t30043928.000\t0.0109'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/8 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/8/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:3] <= 9)?
     (X0[7:4] <= 6)?
       (X6[7:6] <= 0)?
         (X9[7:5] <= 1)?
           (X3[7:4] <= 0)?
             (X4[7:6] <= 0)?
               (X6[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                   (X9[7:5] <= 0)?
                     (X0[7:6] <= 1)?
                       (X9[7:5] <= 0)?
                        13
                      :
                         (X0[7:5] <= 0)?
                           (X4[7:6] <= 0)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:6] <= 1)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:6] <= 0)?
                    1
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:4] <= 5)?
                 (X7[7:6] <= 0)?
                  20
                :
                   (X7[7:6] <= 1)?
                     (X0[7:4] <= 5)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:5] <= 0)?
              1
            :
              3
        :
           (X1[7:5] <= 0)?
             (X1[7:6] <= 0)?
              5
            :
               (X0[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X7[7:5] <= 4)?
                    3
                  :
                     (X6[7:3] <= 6)?
                       (X1[7:4] <= 0)?
                        7
                      :
                         (X10[7:5] <= 0)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0[7:4] <= 1)?
                    11
                  :
                     (X2[7:5] <= 0)?
                      8
                    :
                       (X6[7:2] <= 4)?
                         (X7[7:6] <= 0)?
                          7
                        :
                           (X7[7:4] <= 8)?
                             (X0[7:6] <= 0)?
                               (X4[7:6] <= 0)?
                                 (X8[7:6] <= 0)?
                                  11
                                :
                                   (X8[7:6] <= 0)?
                                    3
                                  :
                                     (X10[7:5] <= 0)?
                                      1
                                    :
                                       (X9[7:6] <= 0)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:4] <= 2)?
                               (X7[7:6] <= 0)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:5] <= 0)?
                          14
                        :
                           (X0[7:5] <= 3)?
                             (X4[7:6] <= 1)?
                               (X4[7:5] <= 0)?
                                 (X1[7:6] <= 0)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:6] <= 0)?
                                   (X2[7:6] <= 0)?
                                     (X1[7:5] <= 0)?
                                      2
                                    :
                                       (X0[7:6] <= 0)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:6] <= 1)?
                              1
                            :
                              8
              :
                 (X0[7:4] <= 8)?
                   (X9[7:5] <= 1)?
                     (X9[7:5] <= 0)?
                      18
                    :
                       (X0[7:6] <= 0)?
                        1
                      :
                        1
                  :
                     (X0[7:5] <= 3)?
                       (X9[7:6] <= 0)?
                        3
                      :
                         (X9[7:6] <= 0)?
                          7
                        :
                          1
                    :
                       (X7[7:5] <= 2)?
                        13
                      :
                         (X1[7:6] <= 0)?
                          1
                        :
                          2
                :
                   (X2[7:4] <= 8)?
                     (X0[7:6] <= 2)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:6] <= 0)?
              2
            :
               (X1[7:4] <= 7)?
                 (X0[7:5] <= 3)?
                   (X8[7:6] <= 0)?
                     (X5[7:6] <= 1)?
                       (X10[7:5] <= 0)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:5] <= 3)?
                       (X9[7:5] <= 0)?
                         (X5[7:5] <= 0)?
                          2
                        :
                          3
                      :
                         (X0[7:5] <= 0)?
                           (X4[7:6] <= 0)?
                             (X7[7:3] <= 15)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:6] <= 0)?
                    3
                  :
                     (X2[7:6] <= 1)?
                      1
                    :
                      1
              :
                 (X9[7:5] <= 0)?
                  2
                :
                  2
      :
         (X4[7:6] <= 0)?
           (X6[7:5] <= 3)?
            2
          :
            3
        :
          45
    :
       (X9[7:6] <= 0)?
         (X1[7:5] <= 2)?
          5
        :
          1
      :
         (X5[7:6] <= 0)?
           (X9[7:5] <= 0)?
            13
          :
             (X0[7:5] <= 4)?
               (X9[7:5] <= 0)?
                1
              :
                3
            :
               (X7[7:6] <= 2)?
                1
              :
                2
        :
          2
  :
     (X9[7:6] <= 0)?
       (X10[7:5] <= 1)?
         (X6[7:6] <= 0)?
           (X1[7:5] <= 1)?
             (X3[7:4] <= 0)?
               (X8[7:3] <= 11)?
                 (X7[7:5] <= 2)?
                  5
                :
                   (X8[7:6] <= 0)?
                    1
                  :
                    2
              :
                 (X2[7:3] <= 0)?
                   (X8[7:6] <= 0)?
                    2
                  :
                     (X3[7:4] <= 0)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:4] <= 0)?
                 (X1[7:3] <= 8)?
                   (X3[7:6] <= 0)?
                    5
                  :
                     (X0[7:4] <= 0)?
                       (X9[7:5] <= 0)?
                        4
                      :
                        2
                    :
                       (X0[7:5] <= 0)?
                        4
                      :
                         (X8[7:5] <= 3)?
                          6
                        :
                          1
                :
                   (X4[7:5] <= 0)?
                     (X6[7:6] <= 0)?
                      1
                    :
                       (X5[7:5] <= 0)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:6] <= 0)?
                   (X10[7:5] <= 2)?
                    4
                  :
                     (X0[7:6] <= 0)?
                      1
                    :
                      1
                :
                   (X0[7:5] <= 1)?
                     (X6[7:5] <= 0)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:6] <= 0)?
               (X6[7:6] <= 0)?
                 (X1[7:4] <= 9)?
                   (X1[7:6] <= 1)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2[7:4] <= 1)?
                3
              :
                 (X7[7:6] <= 0)?
                  3
                :
                  1
        :
           (X9[7:5] <= 1)?
             (X10[7:4] <= 5)?
               (X3[7:5] <= 0)?
                 (X3[7:5] <= 0)?
                   (X4[7:5] <= 0)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:4] <= 2)?
                  2
                :
                  4
            :
               (X5[7:6] <= 0)?
                 (X2[7:5] <= 0)?
                   (X2[7:6] <= 0)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:6] <= 0)?
               (X0[7:5] <= 0)?
                 (X1[7:6] <= 0)?
                   (X10[7:6] <= 0)?
                    1
                  :
                    4
                :
                   (X2[7:6] <= 0)?
                     (X5[7:6] <= 2)?
                       (X0[7:4] <= 4)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:4] <= 4)?
                       (X9[7:6] <= 0)?
                        8
                      :
                         (X6[7:6] <= 0)?
                          1
                        :
                          2
                    :
                       (X9[7:5] <= 0)?
                         (X5[7:5] <= 0)?
                           (X3[7:5] <= 0)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:6] <= 3)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:6] <= 1)?
           (X3[7:6] <= 0)?
             (X2[7:6] <= 0)?
               (X0[7:5] <= 0)?
                1
              :
                 (X4[7:5] <= 0)?
                  2
                :
                   (X6[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                       (X0[7:4] <= 1)?
                         (X6[7:3] <= 0)?
                          1
                        :
                           (X6[7:6] <= 0)?
                            9
                          :
                             (X7[7:6] <= 1)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:5] <= 0)?
                1
              :
                1
          :
             (X2[7:6] <= 0)?
               (X7[7:5] <= 2)?
                1
              :
                2
            :
              5
        :
           (X7[7:5] <= 0)?
             (X8[7:5] <= 8)?
               (X2[7:6] <= 0)?
                 (X9[7:5] <= 0)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:3] <= 12)?
               (X1[7:6] <= 0)?
                1
              :
                 (X4[7:6] <= 0)?
                  1
                :
                  7
            :
               (X1[7:6] <= 0)?
                1
              :
                1
    :
       (X10[7:4] <= 6)?
         (X1[7:5] <= 1)?
           (X6[7:5] <= 1)?
             (X8[7:6] <= 1)?
               (X0[7:6] <= 1)?
                 (X7[7:6] <= 0)?
                   (X10[7:4] <= 6)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:6] <= 0)?
                   (X3[7:6] <= 0)?
                     (X3[7:5] <= 0)?
                       (X6[7:6] <= 0)?
                         (X10[7:3] <= 13)?
                          7
                        :
                           (X1[7:4] <= 0)?
                            1
                          :
                            3
                      :
                         (X0[7:5] <= 2)?
                          3
                        :
                           (X7[7:6] <= 1)?
                             (X7[7:5] <= 0)?
                               (X2[7:6] <= 1)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:4] <= 4)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:6] <= 0)?
                 (X9[7:5] <= 0)?
                   (X2[7:5] <= 3)?
                    3
                  :
                     (X2[7:6] <= 2)?
                       (X6[7:5] <= 0)?
                        1
                      :
                         (X6[7:5] <= 0)?
                           (X4[7:5] <= 0)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:4] <= 6)?
                    8
                  :
                    1
              :
                 (X9[7:5] <= 0)?
                  10
                :
                   (X7[7:6] <= 0)?
                    5
                  :
                     (X7[7:6] <= 0)?
                       (X1[7:4] <= 0)?
                         (X10[7:5] <= 0)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:4] <= 5)?
               (X2[7:6] <= 0)?
                 (X8[7:6] <= 0)?
                  8
                :
                   (X2[7:3] <= 15)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:6] <= 0)?
                4
              :
                5
        :
           (X6[7:6] <= 0)?
             (X4[7:4] <= 0)?
               (X1[7:3] <= 11)?
                 (X1[7:6] <= 0)?
                   (X7[7:6] <= 2)?
                     (X7[7:5] <= 0)?
                       (X9[7:5] <= 4)?
                        8
                      :
                         (X7[7:6] <= 0)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:6] <= 1)?
                      1
                    :
                      12
                :
                   (X0[7:5] <= 1)?
                     (X8[7:4] <= 8)?
                      17
                    :
                      1
                  :
                     (X1[7:5] <= 2)?
                      3
                    :
                       (X8[7:4] <= 2)?
                        3
                      :
                         (X8[7:5] <= 2)?
                          20
                        :
                           (X2[7:6] <= 0)?
                            6
                          :
                            6
              :
                 (X1[7:6] <= 1)?
                  4
                :
                   (X10[7:5] <= 0)?
                     (X7[7:6] <= 0)?
                      5
                    :
                      3
                  :
                     (X1[7:6] <= 0)?
                      11
                    :
                      1
            :
               (X6[7:4] <= 1)?
                 (X2[7:6] <= 0)?
                   (X3[7:3] <= 0)?
                    2
                  :
                     (X3[7:5] <= 0)?
                       (X3[7:4] <= 0)?
                        4
                      :
                         (X5[7:4] <= 4)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:5] <= 1)?
                     (X4[7:5] <= 0)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:4] <= 3)?
               (X2[7:6] <= 1)?
                 (X3[7:6] <= 0)?
                  1
                :
                   (X10[7:5] <= 3)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:4] <= 7)?
           (X9[7:6] <= 0)?
             (X6[7:6] <= 0)?
               (X3[7:5] <= 0)?
                1
              :
                6
            :
               (X3[7:2] <= 4)?
                 (X2[7:5] <= 0)?
                  1
                :
                  1
              :
                 (X0[7:4] <= 10)?
                   (X9[7:6] <= 0)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:5] <= 1)?
               (X9[7:5] <= 0)?
                 (X0[7:6] <= 1)?
                  22
                :
                   (X3[7:6] <= 0)?
                    1
                  :
                    3
              :
                 (X5[7:4] <= 0)?
                   (X1[7:6] <= 0)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:5] <= 3)?
                 (X10[7:3] <= 14)?
                  4
                :
                   (X2[7:6] <= 0)?
                    3
                  :
                     (X6[7:4] <= 2)?
                      4
                    :
                       (X6[7:5] <= 0)?
                        3
                      :
                         (X4[7:6] <= 0)?
                          2
                        :
                           (X8[7:5] <= 0)?
                             (X10[7:4] <= 8)?
                              2
                            :
                               (X4[7:4] <= 2)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:6] <= 2)?
                  3
                :
                  1
        :
           (X6[7:4] <= 1)?
             (X4[7:6] <= 0)?
              2
            :
               (X9[7:6] <= 0)?
                3
              :
                2
          :
             (X5[7:5] <= 0)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/8/accuracy.txt
+ accuracy=5.833e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/8/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/8/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 117 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 89715670.0      0.00       0.0 217562832.0                           2463922.2500
    0:00:02 89715670.0      0.00       0.0 217562832.0                           2463922.2500
    0:00:02 89715670.0      0.00       0.0 217562832.0                           2463922.2500
    0:00:02 89715670.0      0.00       0.0 217562832.0                           2463922.2500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 89467810.0      0.00       0.0 216978896.0                           2458997.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 111521250.0      0.00       0.0 239582944.0 net2061                   3591507.2500
    0:00:03 110643300.0      0.00       0.0 236227520.0 net2102                   3547545.7500
    0:00:03 106576860.0      0.00       0.0 230208896.0 net1951                   3398097.7500
    0:00:04 105399510.0      0.00       0.0 228806336.0                           3352918.0000
    0:00:04 105399510.0      0.00       0.0 228806336.0                           3352918.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04 105399510.0      0.00       0.0 228806336.0                           3352918.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 105313510.0      0.00       0.0 227209264.0                           3338808.2500
    0:00:05 111577190.0      0.00       0.0 233188240.0 net2177                   3573329.2500
    0:00:06 109715520.0      0.00       0.0 231442512.0 net5676                   3508532.0000
    0:00:06 106055630.0      0.00       0.0 226909504.0 net5967                   3373608.0000
    0:00:07 106055630.0      0.00       0.0 226909504.0                           3373608.0000
    0:00:07 106055630.0      0.00       0.0 226909504.0                           3373608.0000
    0:00:07 106055630.0      0.00       0.0 226909504.0                           3373608.0000
    0:00:07 106055630.0      0.00       0.0 226909504.0                           3373608.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=106055630.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=20380942.000
+ '[' 20380942 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 451 leaf cells, ports, hiers and 446 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:21:05 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       637
        Number of annotated net delay arcs  :       637
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999961471640.350586 ns, Total Simulation Time : 4999961471640.350586 ns

======================================================================
Summary:
Total number of nets = 446
Number of annotated nets = 446 (100.00%)
Total number of leaf cells = 358
Number of fully annotated leaf cells = 358 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 6 seconds 
Elapsed time for this session: 6 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=4.569e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_8.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_8.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_8.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/8.sv
+ echo -e '8\t5.833e-01\t106055630.000000\t20380942.000\t4.569e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/9 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/9/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:3] <= 9)?
     (X0[7:3] <= 16)?
       (X6[7:5] <= 0)?
         (X9[7:6] <= 0)?
           (X3[7:5] <= 0)?
             (X4[7:3] <= 4)?
               (X6[7:4] <= 2)?
                 (X2[7:6] <= 0)?
                   (X9[7:5] <= 0)?
                     (X0[7:6] <= 0)?
                       (X9[7:4] <= 1)?
                        13
                      :
                         (X0[7:5] <= 1)?
                           (X4[7:5] <= 1)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:4] <= 0)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:6] <= 0)?
                    1
                  :
                     (X9[7:5] <= 0)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:4] <= 1)?
                 (X7[7:6] <= 1)?
                  20
                :
                   (X7[7:6] <= 1)?
                     (X0[7:6] <= 0)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:3] <= 0)?
              1
            :
              3
        :
           (X1[7:6] <= 0)?
             (X1[7:6] <= 0)?
              5
            :
               (X0[7:5] <= 0)?
                 (X1[7:6] <= 0)?
                   (X7[7:6] <= 0)?
                    3
                  :
                     (X6[7:5] <= 2)?
                       (X1[7:4] <= 0)?
                        7
                      :
                         (X10[7:3] <= 6)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0[7:6] <= 0)?
                    11
                  :
                     (X2[7:5] <= 0)?
                      8
                    :
                       (X6[7:5] <= 0)?
                         (X7[7:6] <= 0)?
                          7
                        :
                           (X7[7:5] <= 0)?
                             (X0[7:4] <= 3)?
                               (X4[7:6] <= 0)?
                                 (X8[7:3] <= 10)?
                                  11
                                :
                                   (X8[7:6] <= 0)?
                                    3
                                  :
                                     (X10[7:6] <= 0)?
                                      1
                                    :
                                       (X9[7:5] <= 0)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:5] <= 0)?
                               (X7[7:6] <= 0)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:5] <= 0)?
                          14
                        :
                           (X0[7:4] <= 2)?
                             (X4[7:6] <= 0)?
                               (X4[7:6] <= 0)?
                                 (X1[7:5] <= 0)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:6] <= 0)?
                                   (X2[7:6] <= 0)?
                                     (X1[7:6] <= 0)?
                                      2
                                    :
                                       (X0[7:5] <= 0)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:5] <= 1)?
                              1
                            :
                              8
              :
                 (X0[7:5] <= 4)?
                   (X9[7:5] <= 0)?
                     (X9[7:6] <= 0)?
                      18
                    :
                       (X0[7:6] <= 0)?
                        1
                      :
                        1
                  :
                     (X0[7:6] <= 0)?
                       (X9[7:4] <= 1)?
                        3
                      :
                         (X9[7:5] <= 5)?
                          7
                        :
                          1
                    :
                       (X7[7:6] <= 0)?
                        13
                      :
                         (X1[7:6] <= 0)?
                          1
                        :
                          2
                :
                   (X2[7:5] <= 3)?
                     (X0[7:6] <= 1)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:6] <= 0)?
              2
            :
               (X1[7:4] <= 3)?
                 (X0[7:6] <= 0)?
                   (X8[7:3] <= 9)?
                     (X5[7:3] <= 3)?
                       (X10[7:6] <= 0)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:6] <= 1)?
                       (X9[7:6] <= 0)?
                         (X5[7:6] <= 0)?
                          2
                        :
                          3
                      :
                         (X0[7:6] <= 0)?
                           (X4[7:6] <= 0)?
                             (X7[7:6] <= 1)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:5] <= 0)?
                    3
                  :
                     (X2[7:5] <= 0)?
                      1
                    :
                      1
              :
                 (X9[7:5] <= 0)?
                  2
                :
                  2
      :
         (X4[7:5] <= 0)?
           (X6[7:6] <= 0)?
            2
          :
            3
        :
          45
    :
       (X9[7:5] <= 0)?
         (X1[7:4] <= 5)?
          5
        :
          1
      :
         (X5[7:4] <= 0)?
           (X9[7:6] <= 0)?
            13
          :
             (X0[7:4] <= 8)?
               (X9[7:5] <= 2)?
                1
              :
                3
            :
               (X7[7:6] <= 0)?
                1
              :
                2
        :
          2
  :
     (X9[7:6] <= 0)?
       (X10[7:5] <= 5)?
         (X6[7:6] <= 0)?
           (X1[7:6] <= 0)?
             (X3[7:6] <= 1)?
               (X8[7:5] <= 1)?
                 (X7[7:5] <= 2)?
                  5
                :
                   (X8[7:6] <= 0)?
                    1
                  :
                    2
              :
                 (X2[7:2] <= 0)?
                   (X8[7:6] <= 0)?
                    2
                  :
                     (X3[7:4] <= 0)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:5] <= 0)?
                 (X1[7:5] <= 3)?
                   (X3[7:6] <= 0)?
                    5
                  :
                     (X0[7:5] <= 0)?
                       (X9[7:5] <= 0)?
                        4
                      :
                        2
                    :
                       (X0[7:4] <= 3)?
                        4
                      :
                         (X8[7:2] <= 27)?
                          6
                        :
                          1
                :
                   (X4[7:4] <= 0)?
                     (X6[7:6] <= 0)?
                      1
                    :
                       (X5[7:5] <= 0)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:5] <= 0)?
                   (X10[7:5] <= 3)?
                    4
                  :
                     (X0[7:4] <= 4)?
                      1
                    :
                      1
                :
                   (X0[7:6] <= 0)?
                     (X6[7:6] <= 0)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:5] <= 0)?
               (X6[7:6] <= 0)?
                 (X1[7:4] <= 11)?
                   (X1[7:6] <= 0)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2[7:5] <= 0)?
                3
              :
                 (X7[7:5] <= 1)?
                  3
                :
                  1
        :
           (X9[7:5] <= 1)?
             (X10[7:5] <= 2)?
               (X3[7:5] <= 0)?
                 (X3[7:5] <= 0)?
                   (X4[7:6] <= 0)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:5] <= 1)?
                  2
                :
                  4
            :
               (X5[7:5] <= 0)?
                 (X2[7:6] <= 0)?
                   (X2[7:6] <= 0)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:6] <= 0)?
               (X0[7:5] <= 0)?
                 (X1[7:6] <= 0)?
                   (X10[7:5] <= 1)?
                    1
                  :
                    4
                :
                   (X2[7:6] <= 0)?
                     (X5[7:5] <= 1)?
                       (X0[7:6] <= 0)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:4] <= 0)?
                       (X9[7:4] <= 0)?
                        8
                      :
                         (X6[7:6] <= 0)?
                          1
                        :
                          2
                    :
                       (X9[7:6] <= 0)?
                         (X5[7:6] <= 1)?
                           (X3[7:5] <= 0)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:4] <= 3)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:5] <= 0)?
           (X3[7:6] <= 0)?
             (X2[7:5] <= 1)?
               (X0[7:4] <= 0)?
                1
              :
                 (X4[7:4] <= 0)?
                  2
                :
                   (X6[7:6] <= 0)?
                     (X0[7:5] <= 2)?
                       (X0[7:5] <= 1)?
                         (X6[7:5] <= 0)?
                          1
                        :
                           (X6[7:5] <= 0)?
                            9
                          :
                             (X7[7:6] <= 0)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:5] <= 0)?
                1
              :
                1
          :
             (X2[7:6] <= 0)?
               (X7[7:5] <= 0)?
                1
              :
                2
            :
              5
        :
           (X7[7:4] <= 0)?
             (X8[7:5] <= 4)?
               (X2[7:4] <= 1)?
                 (X9[7:5] <= 0)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:6] <= 0)?
               (X1[7:5] <= 0)?
                1
              :
                 (X4[7:6] <= 0)?
                  1
                :
                  7
            :
               (X1[7:6] <= 0)?
                1
              :
                1
    :
       (X10[7:4] <= 6)?
         (X1[7:5] <= 0)?
           (X6[7:3] <= 3)?
             (X8[7:6] <= 1)?
               (X0[7:6] <= 0)?
                 (X7[7:6] <= 1)?
                   (X10[7:6] <= 2)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:6] <= 0)?
                   (X3[7:6] <= 0)?
                     (X3[7:5] <= 0)?
                       (X6[7:6] <= 0)?
                         (X10[7:6] <= 0)?
                          7
                        :
                           (X1[7:4] <= 0)?
                            1
                          :
                            3
                      :
                         (X0[7:5] <= 3)?
                          3
                        :
                           (X7[7:6] <= 0)?
                             (X7[7:5] <= 2)?
                               (X2[7:6] <= 3)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:6] <= 0)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:6] <= 0)?
                 (X9[7:5] <= 0)?
                   (X2[7:5] <= 0)?
                    3
                  :
                     (X2[7:4] <= 7)?
                       (X6[7:5] <= 0)?
                        1
                      :
                         (X6[7:5] <= 0)?
                           (X4[7:6] <= 0)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:6] <= 1)?
                    8
                  :
                    1
              :
                 (X9[7:6] <= 0)?
                  10
                :
                   (X7[7:6] <= 0)?
                    5
                  :
                     (X7[7:6] <= 0)?
                       (X1[7:3] <= 0)?
                         (X10[7:4] <= 4)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:5] <= 3)?
               (X2[7:4] <= 4)?
                 (X8[7:5] <= 2)?
                  8
                :
                   (X2[7:4] <= 4)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:6] <= 0)?
                4
              :
                5
        :
           (X6[7:6] <= 0)?
             (X4[7:5] <= 1)?
               (X1[7:4] <= 4)?
                 (X1[7:6] <= 0)?
                   (X7[7:5] <= 2)?
                     (X7[7:5] <= 1)?
                       (X9[7:6] <= 0)?
                        8
                      :
                         (X7[7:6] <= 0)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      12
                :
                   (X0[7:6] <= 0)?
                     (X8[7:4] <= 8)?
                      17
                    :
                      1
                  :
                     (X1[7:5] <= 0)?
                      3
                    :
                       (X8[7:3] <= 9)?
                        3
                      :
                         (X8[7:5] <= 4)?
                          20
                        :
                           (X2[7:5] <= 0)?
                            6
                          :
                            6
              :
                 (X1[7:6] <= 1)?
                  4
                :
                   (X10[7:6] <= 0)?
                     (X7[7:6] <= 0)?
                      5
                    :
                      3
                  :
                     (X1[7:6] <= 0)?
                      11
                    :
                      1
            :
               (X6[7:5] <= 2)?
                 (X2[7:6] <= 1)?
                   (X3[7:5] <= 0)?
                    2
                  :
                     (X3[7:6] <= 1)?
                       (X3[7:5] <= 0)?
                        4
                      :
                         (X5[7:4] <= 3)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:6] <= 1)?
                     (X4[7:6] <= 0)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:5] <= 1)?
               (X2[7:6] <= 0)?
                 (X3[7:5] <= 0)?
                  1
                :
                   (X10[7:4] <= 3)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:5] <= 5)?
           (X9[7:3] <= 3)?
             (X6[7:6] <= 0)?
               (X3[7:4] <= 0)?
                1
              :
                6
            :
               (X3[7:5] <= 0)?
                 (X2[7:5] <= 2)?
                  1
                :
                  1
              :
                 (X0[7:5] <= 4)?
                   (X9[7:6] <= 0)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:4] <= 0)?
               (X9[7:5] <= 0)?
                 (X0[7:6] <= 0)?
                  22
                :
                   (X3[7:6] <= 0)?
                    1
                  :
                    3
              :
                 (X5[7:6] <= 0)?
                   (X1[7:6] <= 0)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:6] <= 1)?
                 (X10[7:6] <= 2)?
                  4
                :
                   (X2[7:4] <= 0)?
                    3
                  :
                     (X6[7:5] <= 0)?
                      4
                    :
                       (X6[7:6] <= 0)?
                        3
                      :
                         (X4[7:6] <= 0)?
                          2
                        :
                           (X8[7:4] <= 2)?
                             (X10[7:6] <= 2)?
                              2
                            :
                               (X4[7:4] <= 3)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:6] <= 3)?
                  3
                :
                  1
        :
           (X6[7:6] <= 0)?
             (X4[7:6] <= 0)?
              2
            :
               (X9[7:6] <= 0)?
                3
              :
                2
          :
             (X5[7:6] <= 0)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/9/accuracy.txt
+ accuracy=5.750e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/9/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/9/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 115 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 111398420.0      0.00       0.0 271817056.0                           3060002.7500
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 140944210.0      0.00       0.0 302906080.0 net1843                   4553606.0000
    0:00:03 140030530.0      0.00       0.0 299123520.0 net1922                   4514056.5000
    0:00:04 136029730.0      0.00       0.0 290982656.0 net2240                   4360365.5000
    0:00:04 132062450.0      0.00       0.0 286093344.0 net2518                   4214446.5000
    0:00:05 132062450.0      0.00       0.0 286087648.0                           4214446.5000
    0:00:05 132062450.0      0.00       0.0 286087648.0                           4214446.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 132062450.0      0.00       0.0 286087648.0                           4214446.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:06 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:06 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:06 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:06 130427820.0      0.00       0.0 283734624.0                           4126022.0000
    0:00:07 139879200.0      0.00       0.0 293832480.0 net2116                   4485186.5000
    0:00:07 133132190.0      0.00       0.0 285812448.0 net2279                   4236121.5000
    0:00:08 131954840.0      0.00       0.0 284606272.0                           4190941.5000
    0:00:08 131954840.0      0.00       0.0 284606272.0                           4190941.5000
    0:00:08 131954840.0      0.00       0.0 284606272.0                           4190941.5000
    0:00:08 131954840.0      0.00       0.0 284606272.0                           4190941.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=131954840.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=23770332.000
+ '[' 23770332 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 539 leaf cells, ports, hiers and 534 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:21:48 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       795
        Number of annotated net delay arcs  :       795
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999958285647.700195 ns, Total Simulation Time : 4999958285647.700195 ns

======================================================================
Summary:
Total number of nets = 534
Number of annotated nets = 534 (100.00%)
Total number of leaf cells = 446
Number of fully annotated leaf cells = 446 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 8 seconds 
Elapsed time for this session: 8 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=5.668e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_9.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_9.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_9.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/9.sv
+ echo -e '9\t5.750e-01\t131954840.000000\t23770332.000\t5.668e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/10 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/10/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:3] <= 9)?
     (X0[7:6] <= 1)?
       (X6[7:6] <= 0)?
         (X9[7:6] <= 0)?
           (X3[7:5] <= 1)?
             (X4[7:5] <= 0)?
               (X6[7:5] <= 0)?
                 (X2[7:6] <= 0)?
                   (X9[7:5] <= 0)?
                     (X0[7:6] <= 0)?
                       (X9[7:4] <= 0)?
                        13
                      :
                         (X0[7:6] <= 0)?
                           (X4[7:6] <= 0)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:4] <= 0)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:6] <= 0)?
                    1
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:5] <= 0)?
                 (X7[7:6] <= 0)?
                  20
                :
                   (X7[7:6] <= 1)?
                     (X0[7:6] <= 0)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:4] <= 0)?
              1
            :
              3
        :
           (X1[7:6] <= 0)?
             (X1[7:6] <= 0)?
              5
            :
               (X0[7:4] <= 3)?
                 (X1[7:5] <= 0)?
                   (X7[7:5] <= 0)?
                    3
                  :
                     (X6[7:5] <= 0)?
                       (X1[7:5] <= 0)?
                        7
                      :
                         (X10[7:4] <= 2)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0[7:6] <= 0)?
                    11
                  :
                     (X2[7:6] <= 0)?
                      8
                    :
                       (X6[7:5] <= 0)?
                         (X7[7:6] <= 0)?
                          7
                        :
                           (X7[7:6] <= 0)?
                             (X0[7:6] <= 0)?
                               (X4[7:6] <= 0)?
                                 (X8[7:3] <= 14)?
                                  11
                                :
                                   (X8[7:6] <= 0)?
                                    3
                                  :
                                     (X10[7:6] <= 0)?
                                      1
                                    :
                                       (X9[7:6] <= 0)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:5] <= 0)?
                               (X7[7:6] <= 0)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:5] <= 0)?
                          14
                        :
                           (X0[7:4] <= 2)?
                             (X4[7:5] <= 0)?
                               (X4[7:6] <= 0)?
                                 (X1[7:5] <= 0)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:6] <= 0)?
                                   (X2[7:6] <= 0)?
                                     (X1[7:5] <= 0)?
                                      2
                                    :
                                       (X0[7:4] <= 0)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:6] <= 0)?
                              1
                            :
                              8
              :
                 (X0[7:6] <= 2)?
                   (X9[7:6] <= 0)?
                     (X9[7:6] <= 0)?
                      18
                    :
                       (X0[7:6] <= 0)?
                        1
                      :
                        1
                  :
                     (X0[7:6] <= 1)?
                       (X9[7:5] <= 0)?
                        3
                      :
                         (X9[7:6] <= 3)?
                          7
                        :
                          1
                    :
                       (X7[7:6] <= 0)?
                        13
                      :
                         (X1[7:6] <= 0)?
                          1
                        :
                          2
                :
                   (X2[7:6] <= 2)?
                     (X0[7:4] <= 5)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:6] <= 0)?
              2
            :
               (X1[7:6] <= 0)?
                 (X0[7:6] <= 0)?
                   (X8[7:5] <= 0)?
                     (X5[7:5] <= 0)?
                       (X10[7:6] <= 0)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:6] <= 3)?
                       (X9[7:6] <= 0)?
                         (X5[7:5] <= 0)?
                          2
                        :
                          3
                      :
                         (X0[7:6] <= 0)?
                           (X4[7:6] <= 0)?
                             (X7[7:5] <= 2)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:5] <= 0)?
                    3
                  :
                     (X2[7:5] <= 0)?
                      1
                    :
                      1
              :
                 (X9[7:6] <= 0)?
                  2
                :
                  2
      :
         (X4[7:5] <= 0)?
           (X6[7:6] <= 0)?
            2
          :
            3
        :
          45
    :
       (X9[7:6] <= 0)?
         (X1[7:4] <= 4)?
          5
        :
          1
      :
         (X5[7:6] <= 0)?
           (X9[7:5] <= 0)?
            13
          :
             (X0[7:5] <= 2)?
               (X9[7:6] <= 1)?
                1
              :
                3
            :
               (X7[7:6] <= 0)?
                1
              :
                2
        :
          2
  :
     (X9[7:6] <= 0)?
       (X10[7:5] <= 4)?
         (X6[7:6] <= 0)?
           (X1[7:6] <= 0)?
             (X3[7:6] <= 0)?
               (X8[7:5] <= 1)?
                 (X7[7:6] <= 0)?
                  5
                :
                   (X8[7:6] <= 0)?
                    1
                  :
                    2
              :
                 (X2[7:4] <= 0)?
                   (X8[7:6] <= 0)?
                    2
                  :
                     (X3[7:5] <= 0)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:6] <= 0)?
                 (X1[7:6] <= 1)?
                   (X3[7:6] <= 0)?
                    5
                  :
                     (X0[7:5] <= 0)?
                       (X9[7:5] <= 0)?
                        4
                      :
                        2
                    :
                       (X0[7:5] <= 0)?
                        4
                      :
                         (X8[7:3] <= 14)?
                          6
                        :
                          1
                :
                   (X4[7:6] <= 0)?
                     (X6[7:6] <= 0)?
                      1
                    :
                       (X5[7:3] <= 4)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:5] <= 0)?
                   (X10[7:4] <= 5)?
                    4
                  :
                     (X0[7:5] <= 0)?
                      1
                    :
                      1
                :
                   (X0[7:6] <= 1)?
                     (X6[7:6] <= 0)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:5] <= 0)?
               (X6[7:6] <= 0)?
                 (X1[7:5] <= 5)?
                   (X1[7:5] <= 0)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2[7:6] <= 0)?
                3
              :
                 (X7[7:5] <= 0)?
                  3
                :
                  1
        :
           (X9[7:6] <= 0)?
             (X10[7:6] <= 1)?
               (X3[7:6] <= 0)?
                 (X3[7:6] <= 0)?
                   (X4[7:5] <= 0)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:6] <= 0)?
                  2
                :
                  4
            :
               (X5[7:5] <= 0)?
                 (X2[7:6] <= 0)?
                   (X2[7:6] <= 0)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:6] <= 0)?
               (X0[7:5] <= 1)?
                 (X1[7:6] <= 0)?
                   (X10[7:6] <= 0)?
                    1
                  :
                    4
                :
                   (X2[7:6] <= 0)?
                     (X5[7:5] <= 1)?
                       (X0[7:5] <= 1)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:4] <= 2)?
                       (X9[7:4] <= 0)?
                        8
                      :
                         (X6[7:6] <= 0)?
                          1
                        :
                          2
                    :
                       (X9[7:6] <= 0)?
                         (X5[7:6] <= 0)?
                           (X3[7:5] <= 0)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:4] <= 4)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:5] <= 0)?
           (X3[7:6] <= 0)?
             (X2[7:6] <= 0)?
               (X0[7:5] <= 0)?
                1
              :
                 (X4[7:5] <= 0)?
                  2
                :
                   (X6[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                       (X0[7:6] <= 0)?
                         (X6[7:5] <= 0)?
                          1
                        :
                           (X6[7:6] <= 0)?
                            9
                          :
                             (X7[7:5] <= 0)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:6] <= 0)?
                1
              :
                1
          :
             (X2[7:6] <= 0)?
               (X7[7:6] <= 0)?
                1
              :
                2
            :
              5
        :
           (X7[7:3] <= 6)?
             (X8[7:6] <= 0)?
               (X2[7:5] <= 0)?
                 (X9[7:5] <= 0)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:4] <= 3)?
               (X1[7:6] <= 0)?
                1
              :
                 (X4[7:6] <= 0)?
                  1
                :
                  7
            :
               (X1[7:6] <= 0)?
                1
              :
                1
    :
       (X10[7:5] <= 2)?
         (X1[7:4] <= 0)?
           (X6[7:4] <= 0)?
             (X8[7:6] <= 0)?
               (X0[7:6] <= 0)?
                 (X7[7:6] <= 0)?
                   (X10[7:6] <= 1)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:6] <= 0)?
                   (X3[7:6] <= 0)?
                     (X3[7:5] <= 0)?
                       (X6[7:6] <= 0)?
                         (X10[7:5] <= 3)?
                          7
                        :
                           (X1[7:4] <= 0)?
                            1
                          :
                            3
                      :
                         (X0[7:5] <= 2)?
                          3
                        :
                           (X7[7:6] <= 0)?
                             (X7[7:6] <= 0)?
                               (X2[7:6] <= 0)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:6] <= 0)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:6] <= 0)?
                 (X9[7:5] <= 0)?
                   (X2[7:6] <= 0)?
                    3
                  :
                     (X2[7:5] <= 4)?
                       (X6[7:4] <= 0)?
                        1
                      :
                         (X6[7:5] <= 0)?
                           (X4[7:6] <= 0)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:5] <= 0)?
                    8
                  :
                    1
              :
                 (X9[7:6] <= 0)?
                  10
                :
                   (X7[7:6] <= 0)?
                    5
                  :
                     (X7[7:6] <= 0)?
                       (X1[7:5] <= 0)?
                         (X10[7:3] <= 8)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:5] <= 1)?
               (X2[7:6] <= 0)?
                 (X8[7:3] <= 10)?
                  8
                :
                   (X2[7:5] <= 1)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:6] <= 0)?
                4
              :
                5
        :
           (X6[7:6] <= 0)?
             (X4[7:5] <= 1)?
               (X1[7:5] <= 2)?
                 (X1[7:5] <= 0)?
                   (X7[7:6] <= 0)?
                     (X7[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                        8
                      :
                         (X7[7:6] <= 0)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      12
                :
                   (X0[7:6] <= 0)?
                     (X8[7:4] <= 8)?
                      17
                    :
                      1
                  :
                     (X1[7:5] <= 0)?
                      3
                    :
                       (X8[7:3] <= 7)?
                        3
                      :
                         (X8[7:3] <= 14)?
                          20
                        :
                           (X2[7:4] <= 0)?
                            6
                          :
                            6
              :
                 (X1[7:6] <= 0)?
                  4
                :
                   (X10[7:5] <= 0)?
                     (X7[7:6] <= 0)?
                      5
                    :
                      3
                  :
                     (X1[7:5] <= 0)?
                      11
                    :
                      1
            :
               (X6[7:6] <= 0)?
                 (X2[7:6] <= 1)?
                   (X3[7:6] <= 0)?
                    2
                  :
                     (X3[7:6] <= 0)?
                       (X3[7:6] <= 0)?
                        4
                      :
                         (X5[7:4] <= 4)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:6] <= 0)?
                     (X4[7:6] <= 0)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:6] <= 0)?
               (X2[7:6] <= 1)?
                 (X3[7:6] <= 0)?
                  1
                :
                   (X10[7:5] <= 0)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:6] <= 2)?
           (X9[7:3] <= 4)?
             (X6[7:5] <= 0)?
               (X3[7:5] <= 0)?
                1
              :
                6
            :
               (X3[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                  1
                :
                  1
              :
                 (X0[7:5] <= 4)?
                   (X9[7:6] <= 0)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:4] <= 0)?
               (X9[7:5] <= 0)?
                 (X0[7:6] <= 2)?
                  22
                :
                   (X3[7:6] <= 0)?
                    1
                  :
                    3
              :
                 (X5[7:6] <= 0)?
                   (X1[7:6] <= 0)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:6] <= 1)?
                 (X10[7:6] <= 3)?
                  4
                :
                   (X2[7:4] <= 0)?
                    3
                  :
                     (X6[7:5] <= 0)?
                      4
                    :
                       (X6[7:5] <= 0)?
                        3
                      :
                         (X4[7:6] <= 0)?
                          2
                        :
                           (X8[7:6] <= 0)?
                             (X10[7:6] <= 0)?
                              2
                            :
                               (X4[7:5] <= 2)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:6] <= 2)?
                  3
                :
                  1
        :
           (X6[7:6] <= 0)?
             (X4[7:6] <= 0)?
              2
            :
               (X9[7:5] <= 0)?
                3
              :
                2
          :
             (X5[7:6] <= 0)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/10/accuracy.txt
+ accuracy=5.729e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/10/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/10/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 123 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 93107260.0      0.00       0.0 229546144.0                           2566858.2500
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 117390990.0      0.00       0.0 249413328.0 net2126                   3662834.7500
    0:00:03 116227720.0      0.00       0.0 244277472.0 net2126                   3627472.2500
    0:00:03 110242270.0      0.00       0.0 235607456.0 net1842                   3408244.2500
    0:00:04 109849820.0      0.00       0.0 235151968.0                           3393184.5000
    0:00:04 109849820.0      0.00       0.0 235151968.0                           3393184.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04 109849820.0      0.00       0.0 235151968.0                           3393184.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:05 109457370.0      0.00       0.0 234863440.0                           3378124.5000
    0:00:06 117383900.0      0.00       0.0 245230480.0 net6535                   3686727.0000
    0:00:06 111006000.0      0.00       0.0 235868816.0 net1766                   3452439.0000
    0:00:07 110613550.0      0.00       0.0 235409216.0                           3437379.0000
    0:00:07 110613550.0      0.00       0.0 235409216.0                           3437379.0000
    0:00:07 110613550.0      0.00       0.0 235409216.0                           3437379.0000
    0:00:07 110613550.0      0.00       0.0 235409216.0                           3437379.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=110613550.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=24584432.000
+ '[' 24584432 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 463 leaf cells, ports, hiers and 458 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:22:29 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       663
        Number of annotated net delay arcs  :       663
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999968131636.540039 ns, Total Simulation Time : 4999968131636.540039 ns

======================================================================
Summary:
Total number of nets = 458
Number of annotated nets = 458 (100.00%)
Total number of leaf cells = 370
Number of fully annotated leaf cells = 370 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 6 seconds 
Elapsed time for this session: 6 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=4.672e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_10.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_10.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_10.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/10.sv
+ echo -e '10\t5.729e-01\t110613550.000000\t24584432.000\t4.672e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/11 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/11/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:3] <= 9)?
     (X0[7:6] <= 0)?
       (X6[7:5] <= 0)?
         (X9[7:6] <= 0)?
           (X3[7:5] <= 0)?
             (X4[7:6] <= 0)?
               (X6[7:5] <= 0)?
                 (X2[7:6] <= 0)?
                   (X9[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                       (X9[7:5] <= 0)?
                        13
                      :
                         (X0[7:5] <= 0)?
                           (X4[7:6] <= 0)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:5] <= 2)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:6] <= 0)?
                    1
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:4] <= 2)?
                 (X7[7:5] <= 0)?
                  20
                :
                   (X7[7:6] <= 1)?
                     (X0[7:6] <= 0)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:6] <= 0)?
              1
            :
              3
        :
           (X1[7:6] <= 0)?
             (X1[7:6] <= 0)?
              5
            :
               (X0[7:6] <= 0)?
                 (X1[7:5] <= 0)?
                   (X7[7:6] <= 0)?
                    3
                  :
                     (X6[7:5] <= 0)?
                       (X1[7:3] <= 1)?
                        7
                      :
                         (X10[7:5] <= 0)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0[7:4] <= 2)?
                    11
                  :
                     (X2[7:6] <= 0)?
                      8
                    :
                       (X6[7:6] <= 0)?
                         (X7[7:6] <= 0)?
                          7
                        :
                           (X7[7:4] <= 5)?
                             (X0[7:6] <= 0)?
                               (X4[7:6] <= 0)?
                                 (X8[7:6] <= 0)?
                                  11
                                :
                                   (X8[7:6] <= 0)?
                                    3
                                  :
                                     (X10[7:5] <= 0)?
                                      1
                                    :
                                       (X9[7:6] <= 0)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:5] <= 0)?
                               (X7[7:6] <= 1)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:5] <= 0)?
                          14
                        :
                           (X0[7:6] <= 0)?
                             (X4[7:5] <= 0)?
                               (X4[7:6] <= 0)?
                                 (X1[7:6] <= 0)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:6] <= 0)?
                                   (X2[7:6] <= 0)?
                                     (X1[7:4] <= 0)?
                                      2
                                    :
                                       (X0[7:6] <= 0)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:5] <= 0)?
                              1
                            :
                              8
              :
                 (X0[7:6] <= 2)?
                   (X9[7:6] <= 0)?
                     (X9[7:6] <= 0)?
                      18
                    :
                       (X0[7:6] <= 0)?
                        1
                      :
                        1
                  :
                     (X0[7:6] <= 1)?
                       (X9[7:6] <= 0)?
                        3
                      :
                         (X9[7:5] <= 3)?
                          7
                        :
                          1
                    :
                       (X7[7:5] <= 2)?
                        13
                      :
                         (X1[7:6] <= 0)?
                          1
                        :
                          2
                :
                   (X2[7:5] <= 2)?
                     (X0[7:6] <= 2)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:6] <= 0)?
              2
            :
               (X1[7:6] <= 0)?
                 (X0[7:6] <= 0)?
                   (X8[7:5] <= 1)?
                     (X5[7:4] <= 0)?
                       (X10[7:5] <= 0)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                         (X5[7:6] <= 0)?
                          2
                        :
                          3
                      :
                         (X0[7:4] <= 0)?
                           (X4[7:6] <= 0)?
                             (X7[7:5] <= 0)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:3] <= 4)?
                    3
                  :
                     (X2[7:6] <= 0)?
                      1
                    :
                      1
              :
                 (X9[7:5] <= 0)?
                  2
                :
                  2
      :
         (X4[7:5] <= 0)?
           (X6[7:6] <= 0)?
            2
          :
            3
        :
          45
    :
       (X9[7:5] <= 0)?
         (X1[7:4] <= 2)?
          5
        :
          1
      :
         (X5[7:6] <= 0)?
           (X9[7:6] <= 0)?
            13
          :
             (X0[7:4] <= 7)?
               (X9[7:6] <= 0)?
                1
              :
                3
            :
               (X7[7:6] <= 0)?
                1
              :
                2
        :
          2
  :
     (X9[7:6] <= 0)?
       (X10[7:6] <= 1)?
         (X6[7:6] <= 0)?
           (X1[7:5] <= 0)?
             (X3[7:5] <= 0)?
               (X8[7:6] <= 1)?
                 (X7[7:6] <= 0)?
                  5
                :
                   (X8[7:6] <= 0)?
                    1
                  :
                    2
              :
                 (X2[7:6] <= 0)?
                   (X8[7:6] <= 0)?
                    2
                  :
                     (X3[7:6] <= 0)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X3[7:6] <= 0)?
                    5
                  :
                     (X0[7:4] <= 3)?
                       (X9[7:3] <= 1)?
                        4
                      :
                        2
                    :
                       (X0[7:4] <= 3)?
                        4
                      :
                         (X8[7:6] <= 2)?
                          6
                        :
                          1
                :
                   (X4[7:6] <= 0)?
                     (X6[7:6] <= 0)?
                      1
                    :
                       (X5[7:5] <= 0)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:5] <= 0)?
                   (X10[7:5] <= 0)?
                    4
                  :
                     (X0[7:4] <= 3)?
                      1
                    :
                      1
                :
                   (X0[7:6] <= 0)?
                     (X6[7:6] <= 0)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:6] <= 0)?
               (X6[7:6] <= 0)?
                 (X1[7:4] <= 10)?
                   (X1[7:3] <= 13)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2[7:6] <= 0)?
                3
              :
                 (X7[7:5] <= 0)?
                  3
                :
                  1
        :
           (X9[7:6] <= 0)?
             (X10[7:3] <= 11)?
               (X3[7:6] <= 1)?
                 (X3[7:6] <= 0)?
                   (X4[7:4] <= 0)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:6] <= 1)?
                  2
                :
                  4
            :
               (X5[7:5] <= 0)?
                 (X2[7:5] <= 0)?
                   (X2[7:6] <= 0)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:6] <= 2)?
               (X0[7:5] <= 0)?
                 (X1[7:6] <= 0)?
                   (X10[7:4] <= 3)?
                    1
                  :
                    4
                :
                   (X2[7:6] <= 0)?
                     (X5[7:6] <= 0)?
                       (X0[7:5] <= 1)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:5] <= 0)?
                       (X9[7:5] <= 0)?
                        8
                      :
                         (X6[7:5] <= 0)?
                          1
                        :
                          2
                    :
                       (X9[7:6] <= 0)?
                         (X5[7:6] <= 0)?
                           (X3[7:5] <= 0)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:6] <= 1)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:6] <= 0)?
           (X3[7:5] <= 0)?
             (X2[7:6] <= 4)?
               (X0[7:5] <= 0)?
                1
              :
                 (X4[7:6] <= 0)?
                  2
                :
                   (X6[7:6] <= 0)?
                     (X0[7:6] <= 1)?
                       (X0[7:6] <= 0)?
                         (X6[7:6] <= 0)?
                          1
                        :
                           (X6[7:6] <= 0)?
                            9
                          :
                             (X7[7:6] <= 0)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:4] <= 1)?
                1
              :
                1
          :
             (X2[7:6] <= 2)?
               (X7[7:6] <= 0)?
                1
              :
                2
            :
              5
        :
           (X7[7:6] <= 0)?
             (X8[7:5] <= 7)?
               (X2[7:5] <= 0)?
                 (X9[7:6] <= 0)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:4] <= 6)?
               (X1[7:6] <= 0)?
                1
              :
                 (X4[7:6] <= 0)?
                  1
                :
                  7
            :
               (X1[7:6] <= 0)?
                1
              :
                1
    :
       (X10[7:4] <= 8)?
         (X1[7:5] <= 0)?
           (X6[7:4] <= 0)?
             (X8[7:5] <= 0)?
               (X0[7:6] <= 0)?
                 (X7[7:6] <= 1)?
                   (X10[7:6] <= 1)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:6] <= 3)?
                   (X3[7:5] <= 1)?
                     (X3[7:6] <= 0)?
                       (X6[7:6] <= 0)?
                         (X10[7:5] <= 3)?
                          7
                        :
                           (X1[7:5] <= 0)?
                            1
                          :
                            3
                      :
                         (X0[7:6] <= 1)?
                          3
                        :
                           (X7[7:6] <= 0)?
                             (X7[7:4] <= 4)?
                               (X2[7:6] <= 0)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:4] <= 0)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:6] <= 0)?
                 (X9[7:5] <= 0)?
                   (X2[7:6] <= 0)?
                    3
                  :
                     (X2[7:6] <= 1)?
                       (X6[7:6] <= 0)?
                        1
                      :
                         (X6[7:6] <= 0)?
                           (X4[7:5] <= 0)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:6] <= 0)?
                    8
                  :
                    1
              :
                 (X9[7:6] <= 0)?
                  10
                :
                   (X7[7:5] <= 1)?
                    5
                  :
                     (X7[7:4] <= 6)?
                       (X1[7:6] <= 0)?
                         (X10[7:3] <= 8)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:5] <= 1)?
               (X2[7:5] <= 0)?
                 (X8[7:6] <= 0)?
                  8
                :
                   (X2[7:5] <= 3)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:6] <= 0)?
                4
              :
                5
        :
           (X6[7:6] <= 0)?
             (X4[7:5] <= 0)?
               (X1[7:5] <= 2)?
                 (X1[7:6] <= 0)?
                   (X7[7:6] <= 1)?
                     (X7[7:5] <= 2)?
                       (X9[7:4] <= 2)?
                        8
                      :
                         (X7[7:6] <= 0)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      12
                :
                   (X0[7:6] <= 0)?
                     (X8[7:4] <= 8)?
                      17
                    :
                      1
                  :
                     (X1[7:5] <= 0)?
                      3
                    :
                       (X8[7:6] <= 0)?
                        3
                      :
                         (X8[7:6] <= 1)?
                          20
                        :
                           (X2[7:6] <= 0)?
                            6
                          :
                            6
              :
                 (X1[7:6] <= 0)?
                  4
                :
                   (X10[7:5] <= 0)?
                     (X7[7:6] <= 0)?
                      5
                    :
                      3
                  :
                     (X1[7:4] <= 5)?
                      11
                    :
                      1
            :
               (X6[7:5] <= 0)?
                 (X2[7:6] <= 1)?
                   (X3[7:5] <= 0)?
                    2
                  :
                     (X3[7:6] <= 0)?
                       (X3[7:6] <= 0)?
                        4
                      :
                         (X5[7:3] <= 7)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:6] <= 0)?
                     (X4[7:4] <= 1)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:5] <= 1)?
               (X2[7:6] <= 0)?
                 (X3[7:6] <= 0)?
                  1
                :
                   (X10[7:6] <= 0)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:4] <= 9)?
           (X9[7:6] <= 0)?
             (X6[7:6] <= 0)?
               (X3[7:6] <= 0)?
                1
              :
                6
            :
               (X3[7:5] <= 0)?
                 (X2[7:6] <= 0)?
                  1
                :
                  1
              :
                 (X0[7:6] <= 0)?
                   (X9[7:6] <= 1)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:4] <= 0)?
               (X9[7:6] <= 0)?
                 (X0[7:6] <= 0)?
                  22
                :
                   (X3[7:6] <= 0)?
                    1
                  :
                    3
              :
                 (X5[7:6] <= 0)?
                   (X1[7:6] <= 0)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:6] <= 1)?
                 (X10[7:5] <= 0)?
                  4
                :
                   (X2[7:6] <= 0)?
                    3
                  :
                     (X6[7:4] <= 0)?
                      4
                    :
                       (X6[7:5] <= 0)?
                        3
                      :
                         (X4[7:6] <= 0)?
                          2
                        :
                           (X8[7:5] <= 3)?
                             (X10[7:5] <= 3)?
                              2
                            :
                               (X4[7:6] <= 0)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:6] <= 3)?
                  3
                :
                  1
        :
           (X6[7:6] <= 0)?
             (X4[7:5] <= 0)?
              2
            :
               (X9[7:6] <= 0)?
                3
              :
                2
          :
             (X5[7:6] <= 0)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/11/accuracy.txt
+ accuracy=5.687e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/11/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/11/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 124 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 104368040.0      0.00       0.0 259483488.0                           2917454.7500
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 133463530.0      0.00       0.0 287253536.0 net2136                   4288178.0000
    0:00:03 130965950.0      0.00       0.0 280864512.0 net1897                   4188924.7500
    0:00:04 128354630.0      0.00       0.0 274684224.0 net2225                   4089750.2500
    0:00:04 126613750.0      0.00       0.0 272805120.0 net2039                   4024606.5000
    0:00:04 126613750.0      0.00       0.0 272805120.0                           4024606.5000
    0:00:04 126613750.0      0.00       0.0 272805120.0                           4024606.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04 126613750.0      0.00       0.0 272805120.0                           4024606.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:05 125971270.0      0.00       0.0 271482816.0                           3990264.0000
    0:00:06 133334270.0      0.00       0.0 280601408.0 net2130                   4278902.5000
    0:00:07 128304800.0      0.00       0.0 272779840.0 net2424                   4094698.2500
    0:00:08 127519900.0      0.00       0.0 271973824.0                           4064578.5000
    0:00:08 127519900.0      0.00       0.0 271973824.0                           4064578.5000
    0:00:08 127519900.0      0.00       0.0 271973824.0                           4064578.5000
    0:00:08 127519900.0      0.00       0.0 271973824.0                           4064578.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=127519900.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=26067986.000
+ '[' 26067986 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 514 leaf cells, ports, hiers and 509 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:23:10 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       745
        Number of annotated net delay arcs  :       745
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999962835174.950195 ns, Total Simulation Time : 4999962835174.950195 ns

======================================================================
Summary:
Total number of nets = 509
Number of annotated nets = 509 (100.00%)
Total number of leaf cells = 421
Number of fully annotated leaf cells = 421 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 7 seconds 
Elapsed time for this session: 7 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=5.613e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_11.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_11.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_11.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/11.sv
+ echo -e '11\t5.687e-01\t127519900.000000\t26067986.000\t5.613e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/12 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/12/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:3] <= 9)?
     (X0[7:6] <= 0)?
       (X6[7:6] <= 0)?
         (X9[7:6] <= 0)?
           (X3[7:6] <= 0)?
             (X4[7:6] <= 0)?
               (X6[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                   (X9[7:4] <= 0)?
                     (X0[7:6] <= 0)?
                       (X9[7:5] <= 0)?
                        13
                      :
                         (X0[7:6] <= 0)?
                           (X4[7:6] <= 0)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:5] <= 0)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:5] <= 0)?
                    1
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:5] <= 1)?
                 (X7[7:6] <= 0)?
                  20
                :
                   (X7[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:6] <= 0)?
              1
            :
              3
        :
           (X1[7:5] <= 0)?
             (X1[7:5] <= 0)?
              5
            :
               (X0[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X7[7:6] <= 0)?
                    3
                  :
                     (X6[7:5] <= 0)?
                       (X1[7:4] <= 2)?
                        7
                      :
                         (X10[7:6] <= 0)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0[7:6] <= 0)?
                    11
                  :
                     (X2[7:6] <= 0)?
                      8
                    :
                       (X6[7:6] <= 0)?
                         (X7[7:6] <= 0)?
                          7
                        :
                           (X7[7:6] <= 0)?
                             (X0[7:6] <= 1)?
                               (X4[7:6] <= 0)?
                                 (X8[7:6] <= 0)?
                                  11
                                :
                                   (X8[7:4] <= 6)?
                                    3
                                  :
                                     (X10[7:6] <= 0)?
                                      1
                                    :
                                       (X9[7:6] <= 0)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:5] <= 0)?
                               (X7[7:6] <= 0)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:5] <= 0)?
                          14
                        :
                           (X0[7:6] <= 0)?
                             (X4[7:6] <= 0)?
                               (X4[7:6] <= 0)?
                                 (X1[7:6] <= 0)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:6] <= 0)?
                                   (X2[7:6] <= 0)?
                                     (X1[7:6] <= 0)?
                                      2
                                    :
                                       (X0[7:6] <= 0)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:6] <= 0)?
                              1
                            :
                              8
              :
                 (X0[7:6] <= 2)?
                   (X9[7:6] <= 0)?
                     (X9[7:6] <= 0)?
                      18
                    :
                       (X0[7:4] <= 3)?
                        1
                      :
                        1
                  :
                     (X0[7:5] <= 2)?
                       (X9[7:6] <= 0)?
                        3
                      :
                         (X9[7:6] <= 0)?
                          7
                        :
                          1
                    :
                       (X7[7:5] <= 5)?
                        13
                      :
                         (X1[7:6] <= 0)?
                          1
                        :
                          2
                :
                   (X2[7:5] <= 3)?
                     (X0[7:6] <= 2)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:6] <= 0)?
              2
            :
               (X1[7:6] <= 0)?
                 (X0[7:6] <= 0)?
                   (X8[7:5] <= 1)?
                     (X5[7:6] <= 0)?
                       (X10[7:5] <= 0)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                         (X5[7:6] <= 0)?
                          2
                        :
                          3
                      :
                         (X0[7:5] <= 0)?
                           (X4[7:6] <= 0)?
                             (X7[7:5] <= 0)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:4] <= 0)?
                    3
                  :
                     (X2[7:6] <= 0)?
                      1
                    :
                      1
              :
                 (X9[7:6] <= 0)?
                  2
                :
                  2
      :
         (X4[7:6] <= 0)?
           (X6[7:6] <= 0)?
            2
          :
            3
        :
          45
    :
       (X9[7:6] <= 0)?
         (X1[7:5] <= 0)?
          5
        :
          1
      :
         (X5[7:6] <= 0)?
           (X9[7:6] <= 0)?
            13
          :
             (X0[7:6] <= 0)?
               (X9[7:6] <= 0)?
                1
              :
                3
            :
               (X7[7:6] <= 0)?
                1
              :
                2
        :
          2
  :
     (X9[7:6] <= 0)?
       (X10[7:6] <= 0)?
         (X6[7:6] <= 0)?
           (X1[7:6] <= 0)?
             (X3[7:5] <= 0)?
               (X8[7:4] <= 5)?
                 (X7[7:6] <= 0)?
                  5
                :
                   (X8[7:5] <= 1)?
                    1
                  :
                    2
              :
                 (X2[7:6] <= 0)?
                   (X8[7:6] <= 0)?
                    2
                  :
                     (X3[7:6] <= 0)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:5] <= 0)?
                 (X1[7:5] <= 0)?
                   (X3[7:6] <= 0)?
                    5
                  :
                     (X0[7:5] <= 0)?
                       (X9[7:6] <= 0)?
                        4
                      :
                        2
                    :
                       (X0[7:6] <= 0)?
                        4
                      :
                         (X8[7:6] <= 1)?
                          6
                        :
                          1
                :
                   (X4[7:6] <= 0)?
                     (X6[7:6] <= 0)?
                      1
                    :
                       (X5[7:3] <= 2)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:6] <= 0)?
                   (X10[7:5] <= 1)?
                    4
                  :
                     (X0[7:5] <= 0)?
                      1
                    :
                      1
                :
                   (X0[7:6] <= 0)?
                     (X6[7:6] <= 0)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:5] <= 0)?
               (X6[7:6] <= 0)?
                 (X1[7:5] <= 0)?
                   (X1[7:6] <= 2)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2[7:6] <= 0)?
                3
              :
                 (X7[7:5] <= 4)?
                  3
                :
                  1
        :
           (X9[7:6] <= 0)?
             (X10[7:5] <= 1)?
               (X3[7:5] <= 0)?
                 (X3[7:4] <= 0)?
                   (X4[7:6] <= 0)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:6] <= 0)?
                  2
                :
                  4
            :
               (X5[7:5] <= 0)?
                 (X2[7:5] <= 0)?
                   (X2[7:6] <= 0)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:6] <= 2)?
               (X0[7:6] <= 1)?
                 (X1[7:6] <= 0)?
                   (X10[7:6] <= 0)?
                    1
                  :
                    4
                :
                   (X2[7:6] <= 0)?
                     (X5[7:5] <= 1)?
                       (X0[7:6] <= 0)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                        8
                      :
                         (X6[7:6] <= 0)?
                          1
                        :
                          2
                    :
                       (X9[7:6] <= 0)?
                         (X5[7:6] <= 0)?
                           (X3[7:6] <= 0)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:5] <= 1)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:6] <= 0)?
           (X3[7:6] <= 0)?
             (X2[7:5] <= 3)?
               (X0[7:4] <= 0)?
                1
              :
                 (X4[7:6] <= 0)?
                  2
                :
                   (X6[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                       (X0[7:6] <= 0)?
                         (X6[7:6] <= 0)?
                          1
                        :
                           (X6[7:6] <= 0)?
                            9
                          :
                             (X7[7:6] <= 0)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:5] <= 0)?
                1
              :
                1
          :
             (X2[7:5] <= 0)?
               (X7[7:6] <= 0)?
                1
              :
                2
            :
              5
        :
           (X7[7:6] <= 0)?
             (X8[7:5] <= 7)?
               (X2[7:3] <= 0)?
                 (X9[7:6] <= 0)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:4] <= 4)?
               (X1[7:6] <= 1)?
                1
              :
                 (X4[7:6] <= 0)?
                  1
                :
                  7
            :
               (X1[7:6] <= 0)?
                1
              :
                1
    :
       (X10[7:5] <= 3)?
         (X1[7:5] <= 0)?
           (X6[7:5] <= 0)?
             (X8[7:5] <= 2)?
               (X0[7:6] <= 0)?
                 (X7[7:6] <= 0)?
                   (X10[7:6] <= 1)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:6] <= 0)?
                   (X3[7:6] <= 0)?
                     (X3[7:5] <= 0)?
                       (X6[7:6] <= 0)?
                         (X10[7:5] <= 3)?
                          7
                        :
                           (X1[7:5] <= 2)?
                            1
                          :
                            3
                      :
                         (X0[7:5] <= 3)?
                          3
                        :
                           (X7[7:6] <= 0)?
                             (X7[7:6] <= 0)?
                               (X2[7:6] <= 0)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:6] <= 0)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:4] <= 0)?
                 (X9[7:4] <= 1)?
                   (X2[7:5] <= 5)?
                    3
                  :
                     (X2[7:6] <= 1)?
                       (X6[7:5] <= 0)?
                        1
                      :
                         (X6[7:5] <= 0)?
                           (X4[7:5] <= 0)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:3] <= 12)?
                    8
                  :
                    1
              :
                 (X9[7:5] <= 0)?
                  10
                :
                   (X7[7:5] <= 1)?
                    5
                  :
                     (X7[7:6] <= 0)?
                       (X1[7:6] <= 0)?
                         (X10[7:4] <= 2)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:5] <= 1)?
               (X2[7:6] <= 0)?
                 (X8[7:6] <= 0)?
                  8
                :
                   (X2[7:4] <= 7)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:6] <= 0)?
                4
              :
                5
        :
           (X6[7:5] <= 0)?
             (X4[7:3] <= 2)?
               (X1[7:5] <= 1)?
                 (X1[7:6] <= 0)?
                   (X7[7:6] <= 0)?
                     (X7[7:5] <= 1)?
                       (X9[7:5] <= 0)?
                        8
                      :
                         (X7[7:4] <= 4)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:5] <= 0)?
                      1
                    :
                      12
                :
                   (X0[7:5] <= 0)?
                     (X8[7:4] <= 7)?
                      17
                    :
                      1
                  :
                     (X1[7:5] <= 0)?
                      3
                    :
                       (X8[7:6] <= 0)?
                        3
                      :
                         (X8[7:5] <= 3)?
                          20
                        :
                           (X2[7:6] <= 0)?
                            6
                          :
                            6
              :
                 (X1[7:6] <= 1)?
                  4
                :
                   (X10[7:6] <= 0)?
                     (X7[7:6] <= 0)?
                      5
                    :
                      3
                  :
                     (X1[7:5] <= 1)?
                      11
                    :
                      1
            :
               (X6[7:6] <= 0)?
                 (X2[7:5] <= 0)?
                   (X3[7:6] <= 0)?
                    2
                  :
                     (X3[7:5] <= 0)?
                       (X3[7:6] <= 0)?
                        4
                      :
                         (X5[7:5] <= 0)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:6] <= 0)?
                     (X4[7:6] <= 0)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:6] <= 0)?
               (X2[7:5] <= 1)?
                 (X3[7:6] <= 0)?
                  1
                :
                   (X10[7:6] <= 0)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:6] <= 2)?
           (X9[7:5] <= 0)?
             (X6[7:6] <= 0)?
               (X3[7:6] <= 0)?
                1
              :
                6
            :
               (X3[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                  1
                :
                  1
              :
                 (X0[7:6] <= 3)?
                   (X9[7:6] <= 0)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:4] <= 0)?
               (X9[7:6] <= 0)?
                 (X0[7:5] <= 2)?
                  22
                :
                   (X3[7:6] <= 0)?
                    1
                  :
                    3
              :
                 (X5[7:6] <= 0)?
                   (X1[7:6] <= 0)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:6] <= 1)?
                 (X10[7:5] <= 4)?
                  4
                :
                   (X2[7:5] <= 0)?
                    3
                  :
                     (X6[7:6] <= 0)?
                      4
                    :
                       (X6[7:4] <= 0)?
                        3
                      :
                         (X4[7:6] <= 0)?
                          2
                        :
                           (X8[7:6] <= 0)?
                             (X10[7:5] <= 4)?
                              2
                            :
                               (X4[7:6] <= 0)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:6] <= 2)?
                  3
                :
                  1
        :
           (X6[7:6] <= 0)?
             (X4[7:5] <= 0)?
              2
            :
               (X9[7:4] <= 3)?
                3
              :
                2
          :
             (X5[7:6] <= 0)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/12/accuracy.txt
+ accuracy=5.646e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/12/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/12/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 122 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 81198110.0      0.00       0.0 197454384.0                           2237011.2500
    0:00:01 81198110.0      0.00       0.0 197454384.0                           2237011.2500
    0:00:01 81198110.0      0.00       0.0 197454384.0                           2237011.2500
    0:00:01 81198110.0      0.00       0.0 197454384.0                           2237011.2500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 80593530.0      0.00       0.0 196114240.0                           2212614.7500
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:01 105127750.0      0.00       0.0 220882112.0 net1844                   3340990.0000
    0:00:02 103143870.0      0.00       0.0 214092928.0 net1648                   3266649.0000
    0:00:02 97222810.0      0.00       0.0 206421024.0 net2026                   3052136.0000
    0:00:03 96045460.0      0.00       0.0 205380352.0 net1880                   3006956.2500
    0:00:03 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:03 96045460.0      0.00       0.0 205380352.0                           3006956.2500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 96045460.0      0.00       0.0 205380352.0                           3006956.2500
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 96045460.0      0.00       0.0 205380352.0                           3006956.2500
    0:00:04 105297870.0      0.00       0.0 214581520.0 net1922                   3346202.7500
    0:00:04 104734340.0      0.00       0.0 213984736.0 net5329                   3326238.5000
    0:00:05 97016000.0      0.00       0.0 205997728.0 net2026                   3051643.5000
    0:00:05 96231100.0      0.00       0.0 205371680.0                           3021523.5000
    0:00:05 96231100.0      0.00       0.0 205371680.0                           3021523.5000
    0:00:05 96231100.0      0.00       0.0 205371680.0                           3021523.5000
    0:00:05 96231100.0      0.00       0.0 205371680.0                           3021523.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=96231100.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=22621160.000
+ '[' 22621160 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 412 leaf cells, ports, hiers and 407 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:23:47 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       576
        Number of annotated net delay arcs  :       576
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999961024888.759766 ns, Total Simulation Time : 4999961024888.759766 ns

======================================================================
Summary:
Total number of nets = 407
Number of annotated nets = 407 (100.00%)
Total number of leaf cells = 319
Number of fully annotated leaf cells = 319 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 6 seconds 
Elapsed time for this session: 6 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=4.102e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_12.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_12.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_12.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/12.sv
+ echo -e '12\t5.646e-01\t96231100.000000\t22621160.000\t4.102e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/13 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/13/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:3] <= 9)?
     (X0[7:6] <= 0)?
       (X6[7:4] <= 2)?
         (X9[7:6] <= 0)?
           (X3[7:5] <= 0)?
             (X4[7:6] <= 0)?
               (X6[7:5] <= 0)?
                 (X2[7:5] <= 0)?
                   (X9[7:5] <= 0)?
                     (X0[7:6] <= 0)?
                       (X9[7:5] <= 0)?
                        13
                      :
                         (X0[7:6] <= 1)?
                           (X4[7:3] <= 2)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:6] <= 0)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:6] <= 0)?
                    1
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:6] <= 0)?
                 (X7[7:6] <= 0)?
                  20
                :
                   (X7[7:6] <= 3)?
                     (X0[7:5] <= 0)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:6] <= 0)?
              1
            :
              3
        :
           (X1[7:5] <= 0)?
             (X1[7:6] <= 0)?
              5
            :
               (X0[7:3] <= 8)?
                 (X1[7:6] <= 0)?
                   (X7[7:6] <= 0)?
                    3
                  :
                     (X6[7:6] <= 0)?
                       (X1[7:6] <= 0)?
                        7
                      :
                         (X10[7:6] <= 0)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0[7:6] <= 0)?
                    11
                  :
                     (X2[7:6] <= 0)?
                      8
                    :
                       (X6[7:6] <= 0)?
                         (X7[7:6] <= 0)?
                          7
                        :
                           (X7[7:6] <= 0)?
                             (X0[7:6] <= 0)?
                               (X4[7:6] <= 0)?
                                 (X8[7:5] <= 0)?
                                  11
                                :
                                   (X8[7:6] <= 0)?
                                    3
                                  :
                                     (X10[7:6] <= 1)?
                                      1
                                    :
                                       (X9[7:6] <= 0)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:6] <= 0)?
                               (X7[7:6] <= 0)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:5] <= 0)?
                          14
                        :
                           (X0[7:4] <= 3)?
                             (X4[7:6] <= 0)?
                               (X4[7:6] <= 0)?
                                 (X1[7:6] <= 0)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:6] <= 0)?
                                   (X2[7:6] <= 0)?
                                     (X1[7:6] <= 0)?
                                      2
                                    :
                                       (X0[7:6] <= 0)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:6] <= 0)?
                              1
                            :
                              8
              :
                 (X0[7:6] <= 1)?
                   (X9[7:6] <= 0)?
                     (X9[7:6] <= 0)?
                      18
                    :
                       (X0[7:5] <= 0)?
                        1
                      :
                        1
                  :
                     (X0[7:6] <= 2)?
                       (X9[7:6] <= 0)?
                        3
                      :
                         (X9[7:6] <= 1)?
                          7
                        :
                          1
                    :
                       (X7[7:4] <= 10)?
                        13
                      :
                         (X1[7:6] <= 0)?
                          1
                        :
                          2
                :
                   (X2[7:5] <= 3)?
                     (X0[7:5] <= 1)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:6] <= 0)?
              2
            :
               (X1[7:6] <= 0)?
                 (X0[7:6] <= 0)?
                   (X8[7:6] <= 1)?
                     (X5[7:5] <= 0)?
                       (X10[7:6] <= 0)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:6] <= 2)?
                       (X9[7:6] <= 0)?
                         (X5[7:6] <= 0)?
                          2
                        :
                          3
                      :
                         (X0[7:6] <= 0)?
                           (X4[7:6] <= 0)?
                             (X7[7:5] <= 1)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:6] <= 0)?
                    3
                  :
                     (X2[7:6] <= 0)?
                      1
                    :
                      1
              :
                 (X9[7:6] <= 0)?
                  2
                :
                  2
      :
         (X4[7:6] <= 0)?
           (X6[7:6] <= 0)?
            2
          :
            3
        :
          45
    :
       (X9[7:6] <= 0)?
         (X1[7:5] <= 0)?
          5
        :
          1
      :
         (X5[7:6] <= 0)?
           (X9[7:6] <= 0)?
            13
          :
             (X0[7:6] <= 0)?
               (X9[7:6] <= 0)?
                1
              :
                3
            :
               (X7[7:5] <= 1)?
                1
              :
                2
        :
          2
  :
     (X9[7:6] <= 0)?
       (X10[7:6] <= 0)?
         (X6[7:6] <= 0)?
           (X1[7:6] <= 0)?
             (X3[7:6] <= 0)?
               (X8[7:4] <= 5)?
                 (X7[7:5] <= 0)?
                  5
                :
                   (X8[7:5] <= 0)?
                    1
                  :
                    2
              :
                 (X2[7:5] <= 0)?
                   (X8[7:6] <= 0)?
                    2
                  :
                     (X3[7:6] <= 0)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X3[7:5] <= 0)?
                    5
                  :
                     (X0[7:5] <= 0)?
                       (X9[7:6] <= 0)?
                        4
                      :
                        2
                    :
                       (X0[7:5] <= 1)?
                        4
                      :
                         (X8[7:5] <= 3)?
                          6
                        :
                          1
                :
                   (X4[7:6] <= 0)?
                     (X6[7:6] <= 0)?
                      1
                    :
                       (X5[7:6] <= 0)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:6] <= 0)?
                   (X10[7:5] <= 0)?
                    4
                  :
                     (X0[7:6] <= 0)?
                      1
                    :
                      1
                :
                   (X0[7:6] <= 0)?
                     (X6[7:5] <= 0)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:5] <= 0)?
               (X6[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X1[7:5] <= 0)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2[7:5] <= 0)?
                3
              :
                 (X7[7:6] <= 0)?
                  3
                :
                  1
        :
           (X9[7:6] <= 0)?
             (X10[7:5] <= 3)?
               (X3[7:6] <= 0)?
                 (X3[7:5] <= 1)?
                   (X4[7:6] <= 0)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:6] <= 0)?
                  2
                :
                  4
            :
               (X5[7:6] <= 0)?
                 (X2[7:5] <= 0)?
                   (X2[7:6] <= 0)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:6] <= 1)?
               (X0[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X10[7:6] <= 0)?
                    1
                  :
                    4
                :
                   (X2[7:6] <= 0)?
                     (X5[7:6] <= 0)?
                       (X0[7:6] <= 0)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:6] <= 1)?
                       (X9[7:6] <= 0)?
                        8
                      :
                         (X6[7:6] <= 0)?
                          1
                        :
                          2
                    :
                       (X9[7:6] <= 0)?
                         (X5[7:6] <= 0)?
                           (X3[7:6] <= 0)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:5] <= 2)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:6] <= 0)?
           (X3[7:6] <= 0)?
             (X2[7:6] <= 0)?
               (X0[7:6] <= 0)?
                1
              :
                 (X4[7:6] <= 1)?
                  2
                :
                   (X6[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                       (X0[7:6] <= 0)?
                         (X6[7:6] <= 0)?
                          1
                        :
                           (X6[7:6] <= 0)?
                            9
                          :
                             (X7[7:6] <= 0)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:6] <= 0)?
                1
              :
                1
          :
             (X2[7:5] <= 0)?
               (X7[7:5] <= 0)?
                1
              :
                2
            :
              5
        :
           (X7[7:6] <= 0)?
             (X8[7:6] <= 3)?
               (X2[7:4] <= 0)?
                 (X9[7:6] <= 0)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:5] <= 1)?
               (X1[7:6] <= 0)?
                1
              :
                 (X4[7:6] <= 0)?
                  1
                :
                  7
            :
               (X1[7:6] <= 0)?
                1
              :
                1
    :
       (X10[7:6] <= 2)?
         (X1[7:5] <= 0)?
           (X6[7:6] <= 0)?
             (X8[7:6] <= 0)?
               (X0[7:6] <= 0)?
                 (X7[7:5] <= 0)?
                   (X10[7:6] <= 2)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:6] <= 0)?
                   (X3[7:5] <= 0)?
                     (X3[7:6] <= 0)?
                       (X6[7:6] <= 0)?
                         (X10[7:6] <= 1)?
                          7
                        :
                           (X1[7:5] <= 1)?
                            1
                          :
                            3
                      :
                         (X0[7:5] <= 0)?
                          3
                        :
                           (X7[7:6] <= 0)?
                             (X7[7:6] <= 1)?
                               (X2[7:5] <= 0)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:6] <= 0)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:6] <= 0)?
                 (X9[7:6] <= 0)?
                   (X2[7:6] <= 0)?
                    3
                  :
                     (X2[7:6] <= 3)?
                       (X6[7:5] <= 0)?
                        1
                      :
                         (X6[7:6] <= 0)?
                           (X4[7:6] <= 0)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:5] <= 0)?
                    8
                  :
                    1
              :
                 (X9[7:5] <= 0)?
                  10
                :
                   (X7[7:6] <= 0)?
                    5
                  :
                     (X7[7:5] <= 2)?
                       (X1[7:6] <= 0)?
                         (X10[7:6] <= 0)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:6] <= 2)?
               (X2[7:6] <= 0)?
                 (X8[7:5] <= 0)?
                  8
                :
                   (X2[7:4] <= 4)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:6] <= 0)?
                4
              :
                5
        :
           (X6[7:6] <= 0)?
             (X4[7:6] <= 0)?
               (X1[7:5] <= 1)?
                 (X1[7:6] <= 1)?
                   (X7[7:6] <= 0)?
                     (X7[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                        8
                      :
                         (X7[7:5] <= 3)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      12
                :
                   (X0[7:6] <= 0)?
                     (X8[7:6] <= 0)?
                      17
                    :
                      1
                  :
                     (X1[7:5] <= 0)?
                      3
                    :
                       (X8[7:6] <= 0)?
                        3
                      :
                         (X8[7:6] <= 0)?
                          20
                        :
                           (X2[7:6] <= 0)?
                            6
                          :
                            6
              :
                 (X1[7:5] <= 1)?
                  4
                :
                   (X10[7:4] <= 1)?
                     (X7[7:6] <= 0)?
                      5
                    :
                      3
                  :
                     (X1[7:5] <= 1)?
                      11
                    :
                      1
            :
               (X6[7:6] <= 0)?
                 (X2[7:5] <= 2)?
                   (X3[7:6] <= 0)?
                    2
                  :
                     (X3[7:6] <= 0)?
                       (X3[7:6] <= 0)?
                        4
                      :
                         (X5[7:3] <= 6)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:6] <= 0)?
                     (X4[7:5] <= 0)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:5] <= 0)?
               (X2[7:6] <= 0)?
                 (X3[7:6] <= 0)?
                  1
                :
                   (X10[7:6] <= 0)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:6] <= 0)?
           (X9[7:6] <= 0)?
             (X6[7:6] <= 0)?
               (X3[7:6] <= 0)?
                1
              :
                6
            :
               (X3[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                  1
                :
                  1
              :
                 (X0[7:6] <= 3)?
                   (X9[7:6] <= 0)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:5] <= 0)?
               (X9[7:6] <= 0)?
                 (X0[7:6] <= 2)?
                  22
                :
                   (X3[7:5] <= 0)?
                    1
                  :
                    3
              :
                 (X5[7:6] <= 0)?
                   (X1[7:5] <= 0)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:6] <= 0)?
                 (X10[7:6] <= 0)?
                  4
                :
                   (X2[7:6] <= 0)?
                    3
                  :
                     (X6[7:6] <= 0)?
                      4
                    :
                       (X6[7:5] <= 0)?
                        3
                      :
                         (X4[7:6] <= 0)?
                          2
                        :
                           (X8[7:4] <= 4)?
                             (X10[7:5] <= 4)?
                              2
                            :
                               (X4[7:6] <= 0)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:6] <= 0)?
                  3
                :
                  1
        :
           (X6[7:6] <= 0)?
             (X4[7:6] <= 0)?
              2
            :
               (X9[7:6] <= 0)?
                3
              :
                2
          :
             (X5[7:6] <= 0)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/13/accuracy.txt
+ accuracy=5.625e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/13/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/13/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 125 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 66211750.0      0.00       0.0 163252992.0                           1858141.8750
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:01 86907010.0      0.00       0.0 182631040.0 net1837                   2836911.7500
    0:00:02 83860460.0      0.00       0.0 175504512.0 net1690                   2727357.2500
    0:00:02 80814390.0      0.00       0.0 171582304.0 net1811                   2617648.5000
    0:00:02 80007880.0      0.00       0.0 170169088.0                           2578133.7500
    0:00:02 80007880.0      0.00       0.0 170169088.0                           2578133.7500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 80007880.0      0.00       0.0 170169088.0                           2578133.7500
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:03 79179760.0      0.00       0.0 168752288.0                           2529224.2500
    0:00:04 83781510.0      0.00       0.0 174140784.0 net1684                   2712979.2500
    0:00:04 79551040.0      0.00       0.0 168440704.0 net1897                   2558359.0000
    0:00:04 79551040.0      0.00       0.0 168440704.0                           2558359.0000
    0:00:04 79551040.0      0.00       0.0 168440704.0                           2558359.0000
    0:00:04 79551040.0      0.00       0.0 168440704.0                           2558359.0000
    0:00:04 79551040.0      0.00       0.0 168440704.0                           2558359.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=79551040.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=20412034.000
+ '[' 20412034 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 354 leaf cells, ports, hiers and 349 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:24:17 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       465
        Number of annotated net delay arcs  :       465
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999962346175.459961 ns, Total Simulation Time : 4999962346175.459961 ns

======================================================================
Summary:
Total number of nets = 349
Number of annotated nets = 349 (100.00%)
Total number of leaf cells = 261
Number of fully annotated leaf cells = 261 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 5 seconds 
Elapsed time for this session: 5 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=3.488e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_13.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_13.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_13.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/13.sv
+ echo -e '13\t5.625e-01\t79551040.000000\t20412034.000\t3.488e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/14 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/14/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:4] <= 5)?
     (X0[7:6] <= 0)?
       (X6[7:4] <= 0)?
         (X9[7:5] <= 0)?
           (X3[7:5] <= 0)?
             (X4[7:6] <= 0)?
               (X6[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                   (X9[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                        13
                      :
                         (X0[7:6] <= 0)?
                           (X4[7:6] <= 0)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:6] <= 0)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:3] <= 0)?
                    1
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:6] <= 0)?
                 (X7[7:6] <= 0)?
                  20
                :
                   (X7[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:5] <= 0)?
              1
            :
              3
        :
           (X1[7:6] <= 0)?
             (X1[7:5] <= 0)?
              5
            :
               (X0[7:6] <= 0)?
                 (X1[7:5] <= 0)?
                   (X7[7:6] <= 0)?
                    3
                  :
                     (X6[7:6] <= 0)?
                       (X1[7:6] <= 0)?
                        7
                      :
                         (X10[7:6] <= 1)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0[7:6] <= 0)?
                    11
                  :
                     (X2[7:6] <= 0)?
                      8
                    :
                       (X6[7:6] <= 0)?
                         (X7[7:5] <= 1)?
                          7
                        :
                           (X7[7:4] <= 6)?
                             (X0[7:6] <= 0)?
                               (X4[7:5] <= 0)?
                                 (X8[7:5] <= 0)?
                                  11
                                :
                                   (X8[7:6] <= 0)?
                                    3
                                  :
                                     (X10[7:3] <= 2)?
                                      1
                                    :
                                       (X9[7:6] <= 0)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:4] <= 5)?
                               (X7[7:6] <= 0)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:5] <= 0)?
                          14
                        :
                           (X0[7:5] <= 0)?
                             (X4[7:6] <= 0)?
                               (X4[7:5] <= 0)?
                                 (X1[7:6] <= 0)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:5] <= 2)?
                                   (X2[7:6] <= 0)?
                                     (X1[7:6] <= 0)?
                                      2
                                    :
                                       (X0[7:6] <= 0)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:6] <= 0)?
                              1
                            :
                              8
              :
                 (X0[7:6] <= 0)?
                   (X9[7:5] <= 0)?
                     (X9[7:6] <= 0)?
                      18
                    :
                       (X0[7:6] <= 0)?
                        1
                      :
                        1
                  :
                     (X0[7:6] <= 0)?
                       (X9[7:6] <= 1)?
                        3
                      :
                         (X9[7:6] <= 2)?
                          7
                        :
                          1
                    :
                       (X7[7:5] <= 4)?
                        13
                      :
                         (X1[7:6] <= 0)?
                          1
                        :
                          2
                :
                   (X2[7:6] <= 2)?
                     (X0[7:5] <= 1)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:6] <= 0)?
              2
            :
               (X1[7:6] <= 0)?
                 (X0[7:6] <= 0)?
                   (X8[7:5] <= 1)?
                     (X5[7:6] <= 0)?
                       (X10[7:6] <= 0)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                         (X5[7:6] <= 0)?
                          2
                        :
                          3
                      :
                         (X0[7:5] <= 0)?
                           (X4[7:6] <= 1)?
                             (X7[7:6] <= 0)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:6] <= 0)?
                    3
                  :
                     (X2[7:4] <= 0)?
                      1
                    :
                      1
              :
                 (X9[7:6] <= 0)?
                  2
                :
                  2
      :
         (X4[7:6] <= 0)?
           (X6[7:6] <= 0)?
            2
          :
            3
        :
          45
    :
       (X9[7:4] <= 0)?
         (X1[7:5] <= 0)?
          5
        :
          1
      :
         (X5[7:6] <= 0)?
           (X9[7:6] <= 1)?
            13
          :
             (X0[7:6] <= 2)?
               (X9[7:6] <= 0)?
                1
              :
                3
            :
               (X7[7:4] <= 7)?
                1
              :
                2
        :
          2
  :
     (X9[7:6] <= 0)?
       (X10[7:6] <= 0)?
         (X6[7:6] <= 0)?
           (X1[7:6] <= 0)?
             (X3[7:6] <= 0)?
               (X8[7:6] <= 0)?
                 (X7[7:6] <= 0)?
                  5
                :
                   (X8[7:6] <= 0)?
                    1
                  :
                    2
              :
                 (X2[7:6] <= 0)?
                   (X8[7:6] <= 0)?
                    2
                  :
                     (X3[7:6] <= 0)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X3[7:6] <= 0)?
                    5
                  :
                     (X0[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                        4
                      :
                        2
                    :
                       (X0[7:6] <= 0)?
                        4
                      :
                         (X8[7:5] <= 1)?
                          6
                        :
                          1
                :
                   (X4[7:6] <= 0)?
                     (X6[7:6] <= 0)?
                      1
                    :
                       (X5[7:6] <= 0)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:6] <= 0)?
                   (X10[7:6] <= 0)?
                    4
                  :
                     (X0[7:6] <= 0)?
                      1
                    :
                      1
                :
                   (X0[7:5] <= 2)?
                     (X6[7:6] <= 0)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:6] <= 0)?
               (X6[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X1[7:6] <= 0)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2[7:6] <= 0)?
                3
              :
                 (X7[7:4] <= 3)?
                  3
                :
                  1
        :
           (X9[7:6] <= 0)?
             (X10[7:6] <= 0)?
               (X3[7:6] <= 0)?
                 (X3[7:5] <= 0)?
                   (X4[7:6] <= 0)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:6] <= 0)?
                  2
                :
                  4
            :
               (X5[7:4] <= 3)?
                 (X2[7:5] <= 0)?
                   (X2[7:6] <= 0)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:6] <= 0)?
               (X0[7:6] <= 0)?
                 (X1[7:5] <= 0)?
                   (X10[7:6] <= 0)?
                    1
                  :
                    4
                :
                   (X2[7:6] <= 0)?
                     (X5[7:6] <= 1)?
                       (X0[7:6] <= 0)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:6] <= 0)?
                       (X9[7:5] <= 0)?
                        8
                      :
                         (X6[7:6] <= 0)?
                          1
                        :
                          2
                    :
                       (X9[7:6] <= 0)?
                         (X5[7:6] <= 0)?
                           (X3[7:6] <= 0)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:6] <= 0)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:6] <= 0)?
           (X3[7:5] <= 0)?
             (X2[7:6] <= 1)?
               (X0[7:6] <= 0)?
                1
              :
                 (X4[7:6] <= 0)?
                  2
                :
                   (X6[7:6] <= 0)?
                     (X0[7:6] <= 2)?
                       (X0[7:4] <= 2)?
                         (X6[7:6] <= 0)?
                          1
                        :
                           (X6[7:6] <= 0)?
                            9
                          :
                             (X7[7:6] <= 0)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:6] <= 0)?
                1
              :
                1
          :
             (X2[7:6] <= 0)?
               (X7[7:5] <= 0)?
                1
              :
                2
            :
              5
        :
           (X7[7:6] <= 0)?
             (X8[7:5] <= 7)?
               (X2[7:6] <= 0)?
                 (X9[7:6] <= 0)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:6] <= 0)?
               (X1[7:6] <= 0)?
                1
              :
                 (X4[7:6] <= 0)?
                  1
                :
                  7
            :
               (X1[7:5] <= 2)?
                1
              :
                1
    :
       (X10[7:4] <= 5)?
         (X1[7:5] <= 0)?
           (X6[7:6] <= 0)?
             (X8[7:6] <= 0)?
               (X0[7:5] <= 0)?
                 (X7[7:6] <= 1)?
                   (X10[7:6] <= 0)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:6] <= 0)?
                   (X3[7:6] <= 0)?
                     (X3[7:6] <= 0)?
                       (X6[7:6] <= 0)?
                         (X10[7:6] <= 0)?
                          7
                        :
                           (X1[7:6] <= 0)?
                            1
                          :
                            3
                      :
                         (X0[7:6] <= 0)?
                          3
                        :
                           (X7[7:5] <= 1)?
                             (X7[7:6] <= 1)?
                               (X2[7:6] <= 0)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:6] <= 0)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:6] <= 0)?
                 (X9[7:6] <= 0)?
                   (X2[7:6] <= 0)?
                    3
                  :
                     (X2[7:6] <= 2)?
                       (X6[7:6] <= 0)?
                        1
                      :
                         (X6[7:6] <= 0)?
                           (X4[7:6] <= 3)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:5] <= 0)?
                    8
                  :
                    1
              :
                 (X9[7:6] <= 0)?
                  10
                :
                   (X7[7:6] <= 0)?
                    5
                  :
                     (X7[7:5] <= 1)?
                       (X1[7:6] <= 0)?
                         (X10[7:4] <= 0)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:6] <= 0)?
               (X2[7:5] <= 0)?
                 (X8[7:6] <= 0)?
                  8
                :
                   (X2[7:6] <= 0)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:6] <= 0)?
                4
              :
                5
        :
           (X6[7:4] <= 0)?
             (X4[7:6] <= 0)?
               (X1[7:6] <= 1)?
                 (X1[7:5] <= 0)?
                   (X7[7:6] <= 0)?
                     (X7[7:5] <= 0)?
                       (X9[7:6] <= 0)?
                        8
                      :
                         (X7[7:6] <= 0)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:5] <= 0)?
                      1
                    :
                      12
                :
                   (X0[7:6] <= 0)?
                     (X8[7:6] <= 0)?
                      17
                    :
                      1
                  :
                     (X1[7:6] <= 0)?
                      3
                    :
                       (X8[7:5] <= 0)?
                        3
                      :
                         (X8[7:5] <= 0)?
                          20
                        :
                           (X2[7:6] <= 0)?
                            6
                          :
                            6
              :
                 (X1[7:6] <= 1)?
                  4
                :
                   (X10[7:6] <= 0)?
                     (X7[7:6] <= 0)?
                      5
                    :
                      3
                  :
                     (X1[7:6] <= 0)?
                      11
                    :
                      1
            :
               (X6[7:6] <= 0)?
                 (X2[7:5] <= 1)?
                   (X3[7:6] <= 0)?
                    2
                  :
                     (X3[7:6] <= 0)?
                       (X3[7:6] <= 0)?
                        4
                      :
                         (X5[7:5] <= 0)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:5] <= 2)?
                     (X4[7:6] <= 0)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:6] <= 1)?
               (X2[7:6] <= 0)?
                 (X3[7:6] <= 0)?
                  1
                :
                   (X10[7:6] <= 0)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:6] <= 1)?
           (X9[7:6] <= 0)?
             (X6[7:6] <= 0)?
               (X3[7:4] <= 0)?
                1
              :
                6
            :
               (X3[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                  1
                :
                  1
              :
                 (X0[7:6] <= 0)?
                   (X9[7:6] <= 0)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:6] <= 0)?
               (X9[7:6] <= 0)?
                 (X0[7:6] <= 0)?
                  22
                :
                   (X3[7:6] <= 0)?
                    1
                  :
                    3
              :
                 (X5[7:5] <= 0)?
                   (X1[7:6] <= 0)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:6] <= 0)?
                 (X10[7:6] <= 0)?
                  4
                :
                   (X2[7:4] <= 0)?
                    3
                  :
                     (X6[7:6] <= 0)?
                      4
                    :
                       (X6[7:6] <= 0)?
                        3
                      :
                         (X4[7:6] <= 0)?
                          2
                        :
                           (X8[7:5] <= 1)?
                             (X10[7:6] <= 0)?
                              2
                            :
                               (X4[7:6] <= 0)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:6] <= 0)?
                  3
                :
                  1
        :
           (X6[7:6] <= 0)?
             (X4[7:6] <= 0)?
              2
            :
               (X9[7:6] <= 0)?
                3
              :
                2
          :
             (X5[7:6] <= 0)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/14/accuracy.txt
+ accuracy=5.604e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/14/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/14/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 125 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 47452050.0      0.00       0.0 116604864.0                           1335777.8750
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:01 58620060.0      0.00       0.0 123209336.0 net1442                   1856124.6250
    0:00:01 55459310.0      0.00       0.0 117888320.0 net1579                   1736449.7500
    0:00:02 55459310.0      0.00       0.0 117888320.0                           1736449.7500
    0:00:02 55459310.0      0.00       0.0 117888320.0                           1736449.7500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 55459310.0      0.00       0.0 117888320.0                           1736449.7500
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:02 55045250.0      0.00       0.0 117161056.0                           1711994.8750
    0:00:03 60203480.0      0.00       0.0 122296296.0 net1474                   1915982.2500
    0:00:03 55808980.0      0.00       0.0 116987112.0 net3687                   1756189.5000
    0:00:03 55808980.0      0.00       0.0 116982056.0                           1756189.5000
    0:00:03 55808980.0      0.00       0.0 116982056.0                           1756189.5000
    0:00:03 55808980.0      0.00       0.0 116982056.0                           1756189.5000
    0:00:03 55808980.0      0.00       0.0 116982056.0                           1756189.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=55808980.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=19775408.000
+ '[' 19775408 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 277 leaf cells, ports, hiers and 272 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:24:43 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       329
        Number of annotated net delay arcs  :       329
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999961314085.500000 ns, Total Simulation Time : 4999961314085.500000 ns

======================================================================
Summary:
Total number of nets = 272
Number of annotated nets = 272 (100.00%)
Total number of leaf cells = 184
Number of fully annotated leaf cells = 184 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 5 seconds 
Elapsed time for this session: 5 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=2.461e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_14.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_14.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_14.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/14.sv
+ echo -e '14\t5.604e-01\t55808980.000000\t19775408.000\t2.461e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/15 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/15/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:4] <= 5)?
     (X0[7:6] <= 0)?
       (X6[7:4] <= 0)?
         (X9[7:6] <= 0)?
           (X3[7:4] <= 0)?
             (X4[7:6] <= 0)?
               (X6[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                   (X9[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                       (X9[7:5] <= 0)?
                        13
                      :
                         (X0[7:6] <= 0)?
                           (X4[7:6] <= 0)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:6] <= 1)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:6] <= 0)?
                    1
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:6] <= 0)?
                 (X7[7:5] <= 0)?
                  20
                :
                   (X7[7:5] <= 1)?
                     (X0[7:4] <= 1)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:6] <= 0)?
              1
            :
              3
        :
           (X1[7:6] <= 0)?
             (X1[7:6] <= 0)?
              5
            :
               (X0[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X7[7:6] <= 0)?
                    3
                  :
                     (X6[7:6] <= 0)?
                       (X1[7:6] <= 0)?
                        7
                      :
                         (X10[7:6] <= 0)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0[7:6] <= 0)?
                    11
                  :
                     (X2[7:6] <= 0)?
                      8
                    :
                       (X6[7:6] <= 1)?
                         (X7[7:5] <= 0)?
                          7
                        :
                           (X7[7:5] <= 0)?
                             (X0[7:6] <= 0)?
                               (X4[7:6] <= 0)?
                                 (X8[7:5] <= 4)?
                                  11
                                :
                                   (X8[7:6] <= 0)?
                                    3
                                  :
                                     (X10[7:6] <= 0)?
                                      1
                                    :
                                       (X9[7:6] <= 0)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:5] <= 0)?
                               (X7[7:6] <= 0)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:5] <= 0)?
                          14
                        :
                           (X0[7:5] <= 0)?
                             (X4[7:6] <= 0)?
                               (X4[7:5] <= 1)?
                                 (X1[7:6] <= 0)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:6] <= 0)?
                                   (X2[7:6] <= 0)?
                                     (X1[7:6] <= 0)?
                                      2
                                    :
                                       (X0[7:6] <= 0)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:6] <= 0)?
                              1
                            :
                              8
              :
                 (X0[7:6] <= 1)?
                   (X9[7:6] <= 0)?
                     (X9[7:6] <= 0)?
                      18
                    :
                       (X0[7:6] <= 0)?
                        1
                      :
                        1
                  :
                     (X0[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                        3
                      :
                         (X9[7:3] <= 15)?
                          7
                        :
                          1
                    :
                       (X7[7:5] <= 3)?
                        13
                      :
                         (X1[7:6] <= 0)?
                          1
                        :
                          2
                :
                   (X2[7:5] <= 3)?
                     (X0[7:5] <= 1)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:6] <= 0)?
              2
            :
               (X1[7:6] <= 0)?
                 (X0[7:6] <= 0)?
                   (X8[7:6] <= 0)?
                     (X5[7:5] <= 0)?
                       (X10[7:6] <= 0)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:6] <= 1)?
                       (X9[7:6] <= 0)?
                         (X5[7:6] <= 0)?
                          2
                        :
                          3
                      :
                         (X0[7:5] <= 0)?
                           (X4[7:6] <= 0)?
                             (X7[7:4] <= 3)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:5] <= 0)?
                    3
                  :
                     (X2[7:6] <= 0)?
                      1
                    :
                      1
              :
                 (X9[7:6] <= 0)?
                  2
                :
                  2
      :
         (X4[7:6] <= 0)?
           (X6[7:6] <= 0)?
            2
          :
            3
        :
          45
    :
       (X9[7:6] <= 0)?
         (X1[7:4] <= 1)?
          5
        :
          1
      :
         (X5[7:6] <= 0)?
           (X9[7:6] <= 0)?
            13
          :
             (X0[7:6] <= 1)?
               (X9[7:5] <= 0)?
                1
              :
                3
            :
               (X7[7:5] <= 1)?
                1
              :
                2
        :
          2
  :
     (X9[7:5] <= 0)?
       (X10[7:6] <= 0)?
         (X6[7:6] <= 0)?
           (X1[7:5] <= 2)?
             (X3[7:6] <= 0)?
               (X8[7:5] <= 0)?
                 (X7[7:5] <= 4)?
                  5
                :
                   (X8[7:6] <= 0)?
                    1
                  :
                    2
              :
                 (X2[7:6] <= 0)?
                   (X8[7:6] <= 0)?
                    2
                  :
                     (X3[7:4] <= 0)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X3[7:4] <= 0)?
                    5
                  :
                     (X0[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                        4
                      :
                        2
                    :
                       (X0[7:6] <= 0)?
                        4
                      :
                         (X8[7:6] <= 0)?
                          6
                        :
                          1
                :
                   (X4[7:6] <= 0)?
                     (X6[7:6] <= 0)?
                      1
                    :
                       (X5[7:6] <= 0)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:6] <= 0)?
                   (X10[7:6] <= 0)?
                    4
                  :
                     (X0[7:6] <= 0)?
                      1
                    :
                      1
                :
                   (X0[7:5] <= 1)?
                     (X6[7:6] <= 0)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:5] <= 0)?
               (X6[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X1[7:4] <= 5)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2[7:6] <= 0)?
                3
              :
                 (X7[7:6] <= 0)?
                  3
                :
                  1
        :
           (X9[7:5] <= 0)?
             (X10[7:5] <= 2)?
               (X3[7:6] <= 0)?
                 (X3[7:5] <= 1)?
                   (X4[7:5] <= 0)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:6] <= 0)?
                  2
                :
                  4
            :
               (X5[7:6] <= 0)?
                 (X2[7:5] <= 0)?
                   (X2[7:5] <= 0)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:6] <= 0)?
               (X0[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X10[7:5] <= 0)?
                    1
                  :
                    4
                :
                   (X2[7:6] <= 0)?
                     (X5[7:6] <= 1)?
                       (X0[7:6] <= 0)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:5] <= 2)?
                       (X9[7:5] <= 0)?
                        8
                      :
                         (X6[7:6] <= 0)?
                          1
                        :
                          2
                    :
                       (X9[7:6] <= 0)?
                         (X5[7:5] <= 0)?
                           (X3[7:4] <= 0)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:6] <= 0)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:5] <= 0)?
           (X3[7:5] <= 0)?
             (X2[7:6] <= 0)?
               (X0[7:6] <= 0)?
                1
              :
                 (X4[7:6] <= 0)?
                  2
                :
                   (X6[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                       (X0[7:6] <= 0)?
                         (X6[7:6] <= 0)?
                          1
                        :
                           (X6[7:6] <= 0)?
                            9
                          :
                             (X7[7:6] <= 0)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:6] <= 0)?
                1
              :
                1
          :
             (X2[7:6] <= 0)?
               (X7[7:6] <= 0)?
                1
              :
                2
            :
              5
        :
           (X7[7:6] <= 1)?
             (X8[7:6] <= 3)?
               (X2[7:4] <= 0)?
                 (X9[7:5] <= 0)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:6] <= 0)?
               (X1[7:6] <= 0)?
                1
              :
                 (X4[7:5] <= 0)?
                  1
                :
                  7
            :
               (X1[7:6] <= 1)?
                1
              :
                1
    :
       (X10[7:5] <= 2)?
         (X1[7:6] <= 0)?
           (X6[7:6] <= 0)?
             (X8[7:6] <= 0)?
               (X0[7:6] <= 0)?
                 (X7[7:5] <= 2)?
                   (X10[7:6] <= 2)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:6] <= 0)?
                   (X3[7:6] <= 0)?
                     (X3[7:6] <= 0)?
                       (X6[7:6] <= 0)?
                         (X10[7:6] <= 2)?
                          7
                        :
                           (X1[7:5] <= 0)?
                            1
                          :
                            3
                      :
                         (X0[7:6] <= 0)?
                          3
                        :
                           (X7[7:6] <= 0)?
                             (X7[7:6] <= 0)?
                               (X2[7:6] <= 0)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:6] <= 0)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:6] <= 1)?
                 (X9[7:6] <= 0)?
                   (X2[7:6] <= 0)?
                    3
                  :
                     (X2[7:6] <= 2)?
                       (X6[7:4] <= 0)?
                        1
                      :
                         (X6[7:5] <= 0)?
                           (X4[7:6] <= 0)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:5] <= 0)?
                    8
                  :
                    1
              :
                 (X9[7:5] <= 0)?
                  10
                :
                   (X7[7:6] <= 2)?
                    5
                  :
                     (X7[7:6] <= 0)?
                       (X1[7:6] <= 0)?
                         (X10[7:5] <= 0)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:5] <= 1)?
               (X2[7:4] <= 5)?
                 (X8[7:6] <= 0)?
                  8
                :
                   (X2[7:5] <= 1)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:6] <= 0)?
                4
              :
                5
        :
           (X6[7:6] <= 0)?
             (X4[7:6] <= 0)?
               (X1[7:5] <= 3)?
                 (X1[7:4] <= 2)?
                   (X7[7:6] <= 1)?
                     (X7[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                        8
                      :
                         (X7[7:6] <= 2)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:6] <= 1)?
                      1
                    :
                      12
                :
                   (X0[7:6] <= 0)?
                     (X8[7:6] <= 0)?
                      17
                    :
                      1
                  :
                     (X1[7:6] <= 0)?
                      3
                    :
                       (X8[7:6] <= 0)?
                        3
                      :
                         (X8[7:6] <= 0)?
                          20
                        :
                           (X2[7:5] <= 0)?
                            6
                          :
                            6
              :
                 (X1[7:5] <= 1)?
                  4
                :
                   (X10[7:6] <= 0)?
                     (X7[7:6] <= 0)?
                      5
                    :
                      3
                  :
                     (X1[7:5] <= 1)?
                      11
                    :
                      1
            :
               (X6[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                   (X3[7:6] <= 0)?
                    2
                  :
                     (X3[7:6] <= 0)?
                       (X3[7:6] <= 0)?
                        4
                      :
                         (X5[7:5] <= 0)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:5] <= 3)?
                     (X4[7:6] <= 0)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:6] <= 0)?
               (X2[7:6] <= 0)?
                 (X3[7:6] <= 0)?
                  1
                :
                   (X10[7:5] <= 0)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:6] <= 0)?
           (X9[7:6] <= 0)?
             (X6[7:6] <= 0)?
               (X3[7:6] <= 0)?
                1
              :
                6
            :
               (X3[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                  1
                :
                  1
              :
                 (X0[7:6] <= 2)?
                   (X9[7:6] <= 0)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:4] <= 0)?
               (X9[7:6] <= 0)?
                 (X0[7:6] <= 0)?
                  22
                :
                   (X3[7:6] <= 0)?
                    1
                  :
                    3
              :
                 (X5[7:6] <= 0)?
                   (X1[7:6] <= 0)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:6] <= 0)?
                 (X10[7:6] <= 0)?
                  4
                :
                   (X2[7:5] <= 0)?
                    3
                  :
                     (X6[7:5] <= 0)?
                      4
                    :
                       (X6[7:5] <= 0)?
                        3
                      :
                         (X4[7:6] <= 0)?
                          2
                        :
                           (X8[7:5] <= 3)?
                             (X10[7:5] <= 2)?
                              2
                            :
                               (X4[7:6] <= 0)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:6] <= 1)?
                  3
                :
                  1
        :
           (X6[7:6] <= 0)?
             (X4[7:6] <= 0)?
              2
            :
               (X9[7:6] <= 0)?
                3
              :
                2
          :
             (X5[7:6] <= 0)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/15/accuracy.txt
+ accuracy=5.583e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/15/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/15/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 127 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 33243310.0      0.00       0.0 80649136.0                           946466.6250
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 43433270.0      0.00       0.0 87750944.0 net1330                   1412195.1250
    0:00:02 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:02 40158780.0      0.00       0.0 82780640.0                           1292599.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 40158780.0      0.00       0.0 82780640.0                           1292599.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 40158780.0      0.00       0.0 82780640.0                           1292599.0000
    0:00:03 42035010.0      0.00       0.0 84540360.0 net1291                   1367059.1250
    0:00:03 40344420.0      0.00       0.0 82704760.0                           1307166.3750
    0:00:03 40344420.0      0.00       0.0 82704760.0                           1307166.3750
    0:00:03 40344420.0      0.00       0.0 82704760.0                           1307166.3750
    0:00:03 40344420.0      0.00       0.0 82704760.0                           1307166.3750
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=40344420.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=17385814.000
+ '[' 17385814 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading work.NOR2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 223 leaf cells, ports, hiers and 218 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:25:04 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       231
        Number of annotated net delay arcs  :       231
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999959407105.570312 ns, Total Simulation Time : 4999959407105.570312 ns

======================================================================
Summary:
Total number of nets = 218
Number of annotated nets = 218 (100.00%)
Total number of leaf cells = 130
Number of fully annotated leaf cells = 130 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 5 seconds 
Elapsed time for this session: 4 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=1.808e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_15.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_15.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_15.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/15.sv
+ echo -e '15\t5.583e-01\t40344420.000000\t17385814.000\t1.808e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/16 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/16/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:5] <= 2)?
     (X0[7:6] <= 2)?
       (X6[7:6] <= 0)?
         (X9[7:6] <= 0)?
           (X3[7:6] <= 0)?
             (X4[7:6] <= 0)?
               (X6[7:5] <= 0)?
                 (X2[7:6] <= 0)?
                   (X9[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                        13
                      :
                         (X0[7:6] <= 0)?
                           (X4[7:6] <= 0)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:6] <= 0)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:6] <= 0)?
                    1
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:5] <= 0)?
                 (X7[7:6] <= 0)?
                  20
                :
                   (X7[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:6] <= 0)?
              1
            :
              3
        :
           (X1[7:6] <= 0)?
             (X1[7:6] <= 0)?
              5
            :
               (X0[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X7[7:5] <= 0)?
                    3
                  :
                     (X6[7:4] <= 5)?
                       (X1[7:6] <= 0)?
                        7
                      :
                         (X10[7:6] <= 0)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0[7:6] <= 0)?
                    11
                  :
                     (X2[7:6] <= 0)?
                      8
                    :
                       (X6[7:6] <= 0)?
                         (X7[7:6] <= 0)?
                          7
                        :
                           (X7[7:6] <= 0)?
                             (X0[7:6] <= 0)?
                               (X4[7:6] <= 1)?
                                 (X8[7:3] <= 10)?
                                  11
                                :
                                   (X8[7:3] <= 11)?
                                    3
                                  :
                                     (X10[7:6] <= 0)?
                                      1
                                    :
                                       (X9[7:6] <= 0)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:6] <= 1)?
                               (X7[7:6] <= 0)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:6] <= 0)?
                          14
                        :
                           (X0[7:6] <= 0)?
                             (X4[7:6] <= 0)?
                               (X4[7:6] <= 0)?
                                 (X1[7:6] <= 0)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:6] <= 0)?
                                   (X2[7:6] <= 0)?
                                     (X1[7:6] <= 0)?
                                      2
                                    :
                                       (X0[7:6] <= 0)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:6] <= 0)?
                              1
                            :
                              8
              :
                 (X0[7:6] <= 0)?
                   (X9[7:6] <= 0)?
                     (X9[7:6] <= 0)?
                      18
                    :
                       (X0[7:6] <= 0)?
                        1
                      :
                        1
                  :
                     (X0[7:6] <= 0)?
                       (X9[7:4] <= 2)?
                        3
                      :
                         (X9[7:6] <= 0)?
                          7
                        :
                          1
                    :
                       (X7[7:5] <= 3)?
                        13
                      :
                         (X1[7:6] <= 0)?
                          1
                        :
                          2
                :
                   (X2[7:6] <= 2)?
                     (X0[7:6] <= 0)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:6] <= 0)?
              2
            :
               (X1[7:6] <= 1)?
                 (X0[7:6] <= 2)?
                   (X8[7:4] <= 2)?
                     (X5[7:3] <= 1)?
                       (X10[7:6] <= 0)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:5] <= 1)?
                       (X9[7:6] <= 1)?
                         (X5[7:5] <= 0)?
                          2
                        :
                          3
                      :
                         (X0[7:6] <= 0)?
                           (X4[7:6] <= 0)?
                             (X7[7:5] <= 0)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:6] <= 0)?
                    3
                  :
                     (X2[7:6] <= 0)?
                      1
                    :
                      1
              :
                 (X9[7:6] <= 0)?
                  2
                :
                  2
      :
         (X4[7:6] <= 0)?
           (X6[7:6] <= 0)?
            2
          :
            3
        :
          45
    :
       (X9[7:6] <= 0)?
         (X1[7:5] <= 0)?
          5
        :
          1
      :
         (X5[7:6] <= 0)?
           (X9[7:6] <= 0)?
            13
          :
             (X0[7:6] <= 0)?
               (X9[7:6] <= 0)?
                1
              :
                3
            :
               (X7[7:6] <= 2)?
                1
              :
                2
        :
          2
  :
     (X9[7:5] <= 0)?
       (X10[7:6] <= 0)?
         (X6[7:6] <= 0)?
           (X1[7:6] <= 0)?
             (X3[7:6] <= 0)?
               (X8[7:5] <= 1)?
                 (X7[7:6] <= 2)?
                  5
                :
                   (X8[7:6] <= 0)?
                    1
                  :
                    2
              :
                 (X2[7:6] <= 0)?
                   (X8[7:6] <= 0)?
                    2
                  :
                     (X3[7:6] <= 0)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X3[7:6] <= 0)?
                    5
                  :
                     (X0[7:4] <= 2)?
                       (X9[7:6] <= 1)?
                        4
                      :
                        2
                    :
                       (X0[7:5] <= 0)?
                        4
                      :
                         (X8[7:6] <= 0)?
                          6
                        :
                          1
                :
                   (X4[7:6] <= 0)?
                     (X6[7:6] <= 0)?
                      1
                    :
                       (X5[7:5] <= 0)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:5] <= 0)?
                   (X10[7:3] <= 7)?
                    4
                  :
                     (X0[7:6] <= 0)?
                      1
                    :
                      1
                :
                   (X0[7:6] <= 1)?
                     (X6[7:6] <= 0)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:6] <= 0)?
               (X6[7:6] <= 0)?
                 (X1[7:6] <= 1)?
                   (X1[7:6] <= 0)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2[7:6] <= 0)?
                3
              :
                 (X7[7:6] <= 0)?
                  3
                :
                  1
        :
           (X9[7:6] <= 0)?
             (X10[7:6] <= 0)?
               (X3[7:6] <= 0)?
                 (X3[7:5] <= 0)?
                   (X4[7:6] <= 0)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:6] <= 0)?
                  2
                :
                  4
            :
               (X5[7:6] <= 0)?
                 (X2[7:5] <= 0)?
                   (X2[7:6] <= 0)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:6] <= 0)?
               (X0[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X10[7:5] <= 2)?
                    1
                  :
                    4
                :
                   (X2[7:6] <= 0)?
                     (X5[7:6] <= 0)?
                       (X0[7:6] <= 0)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:6] <= 0)?
                       (X9[7:5] <= 0)?
                        8
                      :
                         (X6[7:6] <= 0)?
                          1
                        :
                          2
                    :
                       (X9[7:6] <= 0)?
                         (X5[7:6] <= 0)?
                           (X3[7:5] <= 0)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:6] <= 0)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:6] <= 0)?
           (X3[7:4] <= 1)?
             (X2[7:6] <= 3)?
               (X0[7:6] <= 0)?
                1
              :
                 (X4[7:6] <= 0)?
                  2
                :
                   (X6[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                       (X0[7:6] <= 0)?
                         (X6[7:6] <= 0)?
                          1
                        :
                           (X6[7:6] <= 0)?
                            9
                          :
                             (X7[7:5] <= 0)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:6] <= 0)?
                1
              :
                1
          :
             (X2[7:6] <= 0)?
               (X7[7:6] <= 0)?
                1
              :
                2
            :
              5
        :
           (X7[7:6] <= 0)?
             (X8[7:5] <= 4)?
               (X2[7:6] <= 0)?
                 (X9[7:6] <= 1)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:4] <= 3)?
               (X1[7:6] <= 0)?
                1
              :
                 (X4[7:6] <= 0)?
                  1
                :
                  7
            :
               (X1[7:6] <= 0)?
                1
              :
                1
    :
       (X10[7:6] <= 2)?
         (X1[7:6] <= 0)?
           (X6[7:4] <= 0)?
             (X8[7:5] <= 2)?
               (X0[7:5] <= 0)?
                 (X7[7:6] <= 1)?
                   (X10[7:6] <= 2)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:6] <= 3)?
                   (X3[7:6] <= 0)?
                     (X3[7:6] <= 0)?
                       (X6[7:6] <= 0)?
                         (X10[7:6] <= 1)?
                          7
                        :
                           (X1[7:6] <= 0)?
                            1
                          :
                            3
                      :
                         (X0[7:6] <= 0)?
                          3
                        :
                           (X7[7:6] <= 0)?
                             (X7[7:6] <= 0)?
                               (X2[7:6] <= 0)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:6] <= 0)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:6] <= 0)?
                 (X9[7:5] <= 0)?
                   (X2[7:5] <= 1)?
                    3
                  :
                     (X2[7:6] <= 0)?
                       (X6[7:6] <= 0)?
                        1
                      :
                         (X6[7:5] <= 0)?
                           (X4[7:4] <= 1)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:6] <= 0)?
                    8
                  :
                    1
              :
                 (X9[7:6] <= 1)?
                  10
                :
                   (X7[7:6] <= 0)?
                    5
                  :
                     (X7[7:6] <= 0)?
                       (X1[7:4] <= 0)?
                         (X10[7:6] <= 0)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:5] <= 1)?
               (X2[7:6] <= 0)?
                 (X8[7:5] <= 0)?
                  8
                :
                   (X2[7:6] <= 0)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:5] <= 0)?
                4
              :
                5
        :
           (X6[7:4] <= 0)?
             (X4[7:5] <= 0)?
               (X1[7:5] <= 1)?
                 (X1[7:6] <= 0)?
                   (X7[7:6] <= 2)?
                     (X7[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                        8
                      :
                         (X7[7:6] <= 1)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      12
                :
                   (X0[7:6] <= 0)?
                     (X8[7:6] <= 0)?
                      17
                    :
                      1
                  :
                     (X1[7:5] <= 0)?
                      3
                    :
                       (X8[7:6] <= 0)?
                        3
                      :
                         (X8[7:6] <= 0)?
                          20
                        :
                           (X2[7:6] <= 0)?
                            6
                          :
                            6
              :
                 (X1[7:6] <= 0)?
                  4
                :
                   (X10[7:6] <= 0)?
                     (X7[7:6] <= 0)?
                      5
                    :
                      3
                  :
                     (X1[7:6] <= 0)?
                      11
                    :
                      1
            :
               (X6[7:6] <= 0)?
                 (X2[7:4] <= 0)?
                   (X3[7:5] <= 0)?
                    2
                  :
                     (X3[7:6] <= 0)?
                       (X3[7:6] <= 1)?
                        4
                      :
                         (X5[7:4] <= 4)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:6] <= 0)?
                     (X4[7:6] <= 0)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:6] <= 0)?
               (X2[7:6] <= 0)?
                 (X3[7:6] <= 0)?
                  1
                :
                   (X10[7:6] <= 0)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:5] <= 2)?
           (X9[7:5] <= 0)?
             (X6[7:6] <= 0)?
               (X3[7:6] <= 0)?
                1
              :
                6
            :
               (X3[7:4] <= 0)?
                 (X2[7:6] <= 2)?
                  1
                :
                  1
              :
                 (X0[7:6] <= 1)?
                   (X9[7:6] <= 0)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:6] <= 0)?
               (X9[7:6] <= 0)?
                 (X0[7:6] <= 0)?
                  22
                :
                   (X3[7:4] <= 1)?
                    1
                  :
                    3
              :
                 (X5[7:5] <= 0)?
                   (X1[7:6] <= 0)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:5] <= 0)?
                 (X10[7:6] <= 0)?
                  4
                :
                   (X2[7:4] <= 0)?
                    3
                  :
                     (X6[7:5] <= 1)?
                      4
                    :
                       (X6[7:5] <= 0)?
                        3
                      :
                         (X4[7:6] <= 0)?
                          2
                        :
                           (X8[7:6] <= 0)?
                             (X10[7:6] <= 0)?
                              2
                            :
                               (X4[7:6] <= 0)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:6] <= 3)?
                  3
                :
                  1
        :
           (X6[7:6] <= 0)?
             (X4[7:6] <= 0)?
              2
            :
               (X9[7:6] <= 0)?
                3
              :
                2
          :
             (X5[7:6] <= 0)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/16/accuracy.txt
+ accuracy=5.521e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/16/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/16/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 124 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 79965690.0      0.00       0.0 197758080.0                           2267648.5000
    0:00:01 79965690.0      0.00       0.0 197758080.0                           2267648.5000
    0:00:01 79965690.0      0.00       0.0 197758080.0                           2267648.5000
    0:00:01 79965690.0      0.00       0.0 197758080.0                           2267648.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 79775170.0      0.00       0.0 197445520.0                           2267706.7500
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 103231660.0      0.00       0.0 216215872.0 net1766                   3361713.2500
    0:00:02 103516940.0      0.00       0.0 214399088.0 net1867                   3376738.0000
    0:00:03 97595880.0      0.00       0.0 206699696.0 net1645                   3162225.0000
    0:00:03 97203430.0      0.00       0.0 206299056.0                           3147165.0000
    0:00:03 97203430.0      0.00       0.0 206299056.0                           3147165.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 97203430.0      0.00       0.0 206299056.0                           3147165.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 96190110.0      0.00       0.0 204689072.0                           3107157.7500
    0:00:04 105008230.0      0.00       0.0 214220448.0 net1638                   3446069.5000
    0:00:05 98523640.0      0.00       0.0 206280704.0 net1926                   3211592.0000
    0:00:06 97738740.0      0.00       0.0 205480032.0                           3181472.2500
    0:00:06 97738740.0      0.00       0.0 205480032.0                           3181472.2500
    0:00:06 97738740.0      0.00       0.0 205480032.0                           3181472.2500
    0:00:06 97738740.0      0.00       0.0 205480032.0                           3181472.2500
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=97738740.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=20224520.000
+ '[' 20224520 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 410 leaf cells, ports, hiers and 405 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:25:36 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       559
        Number of annotated net delay arcs  :       559
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999960429474.259766 ns, Total Simulation Time : 4999960429474.259766 ns

======================================================================
Summary:
Total number of nets = 405
Number of annotated nets = 405 (100.00%)
Total number of leaf cells = 317
Number of fully annotated leaf cells = 317 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 6 seconds 
Elapsed time for this session: 6 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=4.334e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_16.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_16.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_16.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/16.sv
+ echo -e '16\t5.521e-01\t97738740.000000\t20224520.000\t4.334e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/17 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/17/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:6] <= 1)?
     (X0[7:6] <= 0)?
       (X6[7:4] <= 3)?
         (X9[7:6] <= 0)?
           (X3[7:5] <= 0)?
             (X4[7:6] <= 0)?
               (X6[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                   (X9[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                        13
                      :
                         (X0[7:5] <= 1)?
                           (X4[7:6] <= 0)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:6] <= 0)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:6] <= 0)?
                    1
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:4] <= 2)?
                 (X7[7:6] <= 0)?
                  20
                :
                   (X7[7:6] <= 1)?
                     (X0[7:6] <= 0)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:6] <= 0)?
              1
            :
              3
        :
           (X1[7:6] <= 0)?
             (X1[7:6] <= 0)?
              5
            :
               (X0[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X7[7:6] <= 0)?
                    3
                  :
                     (X6[7:5] <= 1)?
                       (X1[7:6] <= 0)?
                        7
                      :
                         (X10[7:5] <= 0)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0[7:5] <= 0)?
                    11
                  :
                     (X2[7:6] <= 0)?
                      8
                    :
                       (X6[7:6] <= 0)?
                         (X7[7:6] <= 1)?
                          7
                        :
                           (X7[7:6] <= 0)?
                             (X0[7:6] <= 0)?
                               (X4[7:6] <= 0)?
                                 (X8[7:6] <= 0)?
                                  11
                                :
                                   (X8[7:6] <= 0)?
                                    3
                                  :
                                     (X10[7:6] <= 0)?
                                      1
                                    :
                                       (X9[7:6] <= 0)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:6] <= 0)?
                               (X7[7:4] <= 5)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:6] <= 0)?
                          14
                        :
                           (X0[7:6] <= 0)?
                             (X4[7:6] <= 0)?
                               (X4[7:6] <= 0)?
                                 (X1[7:6] <= 0)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:6] <= 0)?
                                   (X2[7:6] <= 0)?
                                     (X1[7:5] <= 0)?
                                      2
                                    :
                                       (X0[7:6] <= 0)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:6] <= 0)?
                              1
                            :
                              8
              :
                 (X0[7:6] <= 0)?
                   (X9[7:6] <= 2)?
                     (X9[7:6] <= 0)?
                      18
                    :
                       (X0[7:6] <= 0)?
                        1
                      :
                        1
                  :
                     (X0[7:6] <= 1)?
                       (X9[7:4] <= 0)?
                        3
                      :
                         (X9[7:6] <= 0)?
                          7
                        :
                          1
                    :
                       (X7[7:5] <= 3)?
                        13
                      :
                         (X1[7:6] <= 0)?
                          1
                        :
                          2
                :
                   (X2[7:5] <= 3)?
                     (X0[7:6] <= 2)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:6] <= 0)?
              2
            :
               (X1[7:5] <= 0)?
                 (X0[7:6] <= 1)?
                   (X8[7:6] <= 0)?
                     (X5[7:6] <= 0)?
                       (X10[7:5] <= 0)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:6] <= 2)?
                       (X9[7:5] <= 0)?
                         (X5[7:6] <= 0)?
                          2
                        :
                          3
                      :
                         (X0[7:5] <= 0)?
                           (X4[7:6] <= 0)?
                             (X7[7:6] <= 0)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:6] <= 0)?
                    3
                  :
                     (X2[7:6] <= 0)?
                      1
                    :
                      1
              :
                 (X9[7:5] <= 0)?
                  2
                :
                  2
      :
         (X4[7:6] <= 0)?
           (X6[7:6] <= 1)?
            2
          :
            3
        :
          45
    :
       (X9[7:6] <= 0)?
         (X1[7:5] <= 1)?
          5
        :
          1
      :
         (X5[7:6] <= 0)?
           (X9[7:6] <= 0)?
            13
          :
             (X0[7:4] <= 7)?
               (X9[7:5] <= 2)?
                1
              :
                3
            :
               (X7[7:6] <= 0)?
                1
              :
                2
        :
          2
  :
     (X9[7:6] <= 0)?
       (X10[7:6] <= 0)?
         (X6[7:5] <= 0)?
           (X1[7:6] <= 1)?
             (X3[7:6] <= 0)?
               (X8[7:6] <= 0)?
                 (X7[7:6] <= 0)?
                  5
                :
                   (X8[7:6] <= 0)?
                    1
                  :
                    2
              :
                 (X2[7:6] <= 0)?
                   (X8[7:6] <= 2)?
                    2
                  :
                     (X3[7:3] <= 0)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X3[7:5] <= 0)?
                    5
                  :
                     (X0[7:5] <= 0)?
                       (X9[7:6] <= 1)?
                        4
                      :
                        2
                    :
                       (X0[7:5] <= 0)?
                        4
                      :
                         (X8[7:6] <= 0)?
                          6
                        :
                          1
                :
                   (X4[7:6] <= 0)?
                     (X6[7:6] <= 0)?
                      1
                    :
                       (X5[7:6] <= 1)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:6] <= 0)?
                   (X10[7:6] <= 0)?
                    4
                  :
                     (X0[7:6] <= 2)?
                      1
                    :
                      1
                :
                   (X0[7:5] <= 0)?
                     (X6[7:6] <= 0)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:5] <= 0)?
               (X6[7:6] <= 0)?
                 (X1[7:5] <= 0)?
                   (X1[7:5] <= 1)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2[7:6] <= 0)?
                3
              :
                 (X7[7:6] <= 0)?
                  3
                :
                  1
        :
           (X9[7:6] <= 0)?
             (X10[7:6] <= 0)?
               (X3[7:6] <= 0)?
                 (X3[7:6] <= 0)?
                   (X4[7:5] <= 0)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:6] <= 0)?
                  2
                :
                  4
            :
               (X5[7:6] <= 0)?
                 (X2[7:4] <= 0)?
                   (X2[7:6] <= 0)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:6] <= 0)?
               (X0[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X10[7:6] <= 0)?
                    1
                  :
                    4
                :
                   (X2[7:6] <= 0)?
                     (X5[7:6] <= 0)?
                       (X0[7:6] <= 2)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                        8
                      :
                         (X6[7:6] <= 0)?
                          1
                        :
                          2
                    :
                       (X9[7:6] <= 0)?
                         (X5[7:6] <= 0)?
                           (X3[7:6] <= 0)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:5] <= 1)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:6] <= 0)?
           (X3[7:6] <= 0)?
             (X2[7:5] <= 4)?
               (X0[7:6] <= 0)?
                1
              :
                 (X4[7:6] <= 0)?
                  2
                :
                   (X6[7:5] <= 1)?
                     (X0[7:6] <= 0)?
                       (X0[7:6] <= 0)?
                         (X6[7:6] <= 0)?
                          1
                        :
                           (X6[7:6] <= 0)?
                            9
                          :
                             (X7[7:6] <= 0)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:5] <= 0)?
                1
              :
                1
          :
             (X2[7:6] <= 1)?
               (X7[7:6] <= 0)?
                1
              :
                2
            :
              5
        :
           (X7[7:5] <= 0)?
             (X8[7:6] <= 3)?
               (X2[7:6] <= 0)?
                 (X9[7:5] <= 0)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:6] <= 1)?
               (X1[7:6] <= 0)?
                1
              :
                 (X4[7:6] <= 0)?
                  1
                :
                  7
            :
               (X1[7:6] <= 0)?
                1
              :
                1
    :
       (X10[7:3] <= 15)?
         (X1[7:6] <= 0)?
           (X6[7:6] <= 0)?
             (X8[7:6] <= 0)?
               (X0[7:6] <= 0)?
                 (X7[7:5] <= 2)?
                   (X10[7:6] <= 1)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:6] <= 2)?
                   (X3[7:6] <= 0)?
                     (X3[7:6] <= 0)?
                       (X6[7:5] <= 0)?
                         (X10[7:6] <= 0)?
                          7
                        :
                           (X1[7:4] <= 0)?
                            1
                          :
                            3
                      :
                         (X0[7:5] <= 0)?
                          3
                        :
                           (X7[7:5] <= 2)?
                             (X7[7:4] <= 5)?
                               (X2[7:6] <= 0)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:4] <= 2)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:5] <= 0)?
                 (X9[7:6] <= 0)?
                   (X2[7:6] <= 0)?
                    3
                  :
                     (X2[7:6] <= 0)?
                       (X6[7:5] <= 0)?
                        1
                      :
                         (X6[7:5] <= 0)?
                           (X4[7:6] <= 0)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:5] <= 1)?
                    8
                  :
                    1
              :
                 (X9[7:6] <= 0)?
                  10
                :
                   (X7[7:6] <= 1)?
                    5
                  :
                     (X7[7:5] <= 3)?
                       (X1[7:5] <= 0)?
                         (X10[7:6] <= 0)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:5] <= 0)?
               (X2[7:6] <= 1)?
                 (X8[7:5] <= 0)?
                  8
                :
                   (X2[7:6] <= 0)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:5] <= 2)?
                4
              :
                5
        :
           (X6[7:5] <= 0)?
             (X4[7:5] <= 0)?
               (X1[7:5] <= 0)?
                 (X1[7:5] <= 0)?
                   (X7[7:6] <= 1)?
                     (X7[7:5] <= 2)?
                       (X9[7:6] <= 1)?
                        8
                      :
                         (X7[7:5] <= 3)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      12
                :
                   (X0[7:6] <= 0)?
                     (X8[7:4] <= 8)?
                      17
                    :
                      1
                  :
                     (X1[7:6] <= 0)?
                      3
                    :
                       (X8[7:6] <= 1)?
                        3
                      :
                         (X8[7:4] <= 4)?
                          20
                        :
                           (X2[7:5] <= 0)?
                            6
                          :
                            6
              :
                 (X1[7:6] <= 0)?
                  4
                :
                   (X10[7:6] <= 0)?
                     (X7[7:6] <= 0)?
                      5
                    :
                      3
                  :
                     (X1[7:6] <= 0)?
                      11
                    :
                      1
            :
               (X6[7:4] <= 0)?
                 (X2[7:6] <= 1)?
                   (X3[7:4] <= 0)?
                    2
                  :
                     (X3[7:6] <= 0)?
                       (X3[7:6] <= 0)?
                        4
                      :
                         (X5[7:4] <= 2)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:6] <= 0)?
                     (X4[7:6] <= 0)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:6] <= 0)?
               (X2[7:6] <= 0)?
                 (X3[7:6] <= 0)?
                  1
                :
                   (X10[7:5] <= 0)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:6] <= 1)?
           (X9[7:6] <= 0)?
             (X6[7:5] <= 0)?
               (X3[7:6] <= 0)?
                1
              :
                6
            :
               (X3[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                  1
                :
                  1
              :
                 (X0[7:6] <= 0)?
                   (X9[7:6] <= 0)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:5] <= 1)?
               (X9[7:6] <= 0)?
                 (X0[7:6] <= 1)?
                  22
                :
                   (X3[7:6] <= 0)?
                    1
                  :
                    3
              :
                 (X5[7:6] <= 0)?
                   (X1[7:5] <= 0)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:6] <= 0)?
                 (X10[7:5] <= 0)?
                  4
                :
                   (X2[7:6] <= 0)?
                    3
                  :
                     (X6[7:6] <= 0)?
                      4
                    :
                       (X6[7:6] <= 0)?
                        3
                      :
                         (X4[7:6] <= 0)?
                          2
                        :
                           (X8[7:5] <= 1)?
                             (X10[7:5] <= 0)?
                              2
                            :
                               (X4[7:6] <= 0)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:5] <= 3)?
                  3
                :
                  1
        :
           (X6[7:6] <= 0)?
             (X4[7:6] <= 1)?
              2
            :
               (X9[7:6] <= 0)?
                3
              :
                2
          :
             (X5[7:6] <= 0)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/17/accuracy.txt
+ accuracy=5.500e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/17/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/17/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 124 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 30665800.0      0.00       0.0 73596520.0                           852706.7500
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 37752830.0      0.00       0.0 78903936.0 net1403                   1203589.1250
    0:00:02 36347060.0      0.00       0.0 76847592.0                           1148522.0000
    0:00:02 36347060.0      0.00       0.0 76847592.0                           1148522.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 36347060.0      0.00       0.0 76847592.0                           1148522.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:02 35148100.0      0.00       0.0 75380696.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75380696.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75380696.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:02 35148100.0      0.00       0.0 75415864.0                           1093947.3750
    0:00:03 37902300.0      0.00       0.0 78802512.0 net2654                   1199098.6250
    0:00:03 36325450.0      0.00       0.0 76510552.0                           1139127.1250
    0:00:03 36325450.0      0.00       0.0 76510552.0                           1139127.1250
    0:00:03 36325450.0      0.00       0.0 76510552.0                           1139127.1250
    0:00:03 36325450.0      0.00       0.0 76510552.0                           1139127.1250
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=36325450.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=17473694.000
+ '[' 17473694 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading work.AND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 214 leaf cells, ports, hiers and 209 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:25:59 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       217
        Number of annotated net delay arcs  :       217
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999959843205.580078 ns, Total Simulation Time : 4999959843205.580078 ns

======================================================================
Summary:
Total number of nets = 209
Number of annotated nets = 209 (100.00%)
Total number of leaf cells = 121
Number of fully annotated leaf cells = 121 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 4 seconds 
Elapsed time for this session: 4 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=1.609e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_17.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_17.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_17.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/17.sv
+ echo -e '17\t5.500e-01\t36325450.000000\t17473694.000\t1.609e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/18 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/18/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X4;
input [7:0] X5;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
output [3:0] out;
assign out = 
   (X10[7:5] <= 1)?
     (X0[7:6] <= 0)?
       (X6[7:5] <= 0)?
         (X9[7:6] <= 0)?
           (X3[7:5] <= 0)?
             (X4[7:6] <= 0)?
               (X6[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                   (X9[7:6] <= 0)?
                     (X0[7:5] <= 0)?
                       (X9[7:6] <= 0)?
                        13
                      :
                         (X0[7:6] <= 0)?
                           (X4[7:6] <= 0)?
                            1
                          :
                            5
                        :
                          2
                    :
                       (X10[7:5] <= 1)?
                        1
                      :
                        2
                  :
                    20
                :
                   (X1[7:6] <= 0)?
                    1
                  :
                     (X9[7:5] <= 0)?
                      1
                    :
                      4
              :
                3
            :
               (X4[7:6] <= 1)?
                 (X7[7:6] <= 0)?
                  20
                :
                   (X7[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                      2
                    :
                      3
                  :
                    12
              :
                1
          :
             (X2[7:6] <= 0)?
              1
            :
              3
        :
           (X1[7:6] <= 0)?
             (X1[7:6] <= 0)?
              5
            :
               (X0[7:6] <= 0)?
                 (X1[7:4] <= 0)?
                   (X7[7:6] <= 0)?
                    3
                  :
                     (X6[7:6] <= 0)?
                       (X1[7:6] <= 0)?
                        7
                      :
                         (X10[7:5] <= 0)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X0[7:6] <= 0)?
                    11
                  :
                     (X2[7:6] <= 0)?
                      8
                    :
                       (X6[7:6] <= 0)?
                         (X7[7:5] <= 0)?
                          7
                        :
                           (X7[7:5] <= 1)?
                             (X0[7:6] <= 0)?
                               (X4[7:6] <= 0)?
                                 (X8[7:6] <= 1)?
                                  11
                                :
                                   (X8[7:6] <= 0)?
                                    3
                                  :
                                     (X10[7:6] <= 0)?
                                      1
                                    :
                                       (X9[7:5] <= 0)?
                                        1
                                      :
                                        7
                              :
                                2
                            :
                              3
                          :
                             (X8[7:5] <= 0)?
                               (X7[7:5] <= 2)?
                                1
                              :
                                1
                            :
                              8
                      :
                         (X3[7:5] <= 0)?
                          14
                        :
                           (X0[7:6] <= 1)?
                             (X4[7:6] <= 0)?
                               (X4[7:6] <= 0)?
                                 (X1[7:6] <= 0)?
                                  1
                                :
                                  13
                              :
                                 (X1[7:6] <= 0)?
                                   (X2[7:6] <= 0)?
                                     (X1[7:6] <= 0)?
                                      2
                                    :
                                       (X0[7:6] <= 0)?
                                        3
                                      :
                                        1
                                  :
                                    4
                                :
                                  7
                            :
                              10
                          :
                             (X9[7:6] <= 0)?
                              1
                            :
                              8
              :
                 (X0[7:6] <= 0)?
                   (X9[7:6] <= 0)?
                     (X9[7:6] <= 0)?
                      18
                    :
                       (X0[7:6] <= 0)?
                        1
                      :
                        1
                  :
                     (X0[7:6] <= 0)?
                       (X9[7:5] <= 0)?
                        3
                      :
                         (X9[7:6] <= 0)?
                          7
                        :
                          1
                    :
                       (X7[7:5] <= 2)?
                        13
                      :
                         (X1[7:6] <= 0)?
                          1
                        :
                          2
                :
                   (X2[7:5] <= 3)?
                     (X0[7:6] <= 0)?
                      7
                    :
                      1
                  :
                    5
          :
             (X10[7:6] <= 0)?
              2
            :
               (X1[7:6] <= 0)?
                 (X0[7:5] <= 0)?
                   (X8[7:6] <= 0)?
                     (X5[7:6] <= 0)?
                       (X10[7:6] <= 0)?
                        2
                      :
                        1
                    :
                      8
                  :
                     (X7[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                         (X5[7:5] <= 0)?
                          2
                        :
                          3
                      :
                         (X0[7:6] <= 1)?
                           (X4[7:6] <= 0)?
                             (X7[7:6] <= 0)?
                              6
                            :
                              1
                          :
                            2
                        :
                          13
                    :
                      13
                :
                   (X10[7:6] <= 0)?
                    3
                  :
                     (X2[7:6] <= 0)?
                      1
                    :
                      1
              :
                 (X9[7:5] <= 0)?
                  2
                :
                  2
      :
         (X4[7:6] <= 0)?
           (X6[7:6] <= 0)?
            2
          :
            3
        :
          45
    :
       (X9[7:5] <= 0)?
         (X1[7:4] <= 0)?
          5
        :
          1
      :
         (X5[7:6] <= 0)?
           (X9[7:6] <= 0)?
            13
          :
             (X0[7:6] <= 0)?
               (X9[7:4] <= 1)?
                1
              :
                3
            :
               (X7[7:6] <= 3)?
                1
              :
                2
        :
          2
  :
     (X9[7:6] <= 0)?
       (X10[7:6] <= 0)?
         (X6[7:6] <= 0)?
           (X1[7:5] <= 0)?
             (X3[7:4] <= 0)?
               (X8[7:6] <= 0)?
                 (X7[7:6] <= 2)?
                  5
                :
                   (X8[7:6] <= 0)?
                    1
                  :
                    2
              :
                 (X2[7:6] <= 0)?
                   (X8[7:6] <= 1)?
                    2
                  :
                     (X3[7:6] <= 0)?
                      1
                    :
                      1
                :
                  7
            :
               (X9[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X3[7:6] <= 0)?
                    5
                  :
                     (X0[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                        4
                      :
                        2
                    :
                       (X0[7:5] <= 0)?
                        4
                      :
                         (X8[7:6] <= 2)?
                          6
                        :
                          1
                :
                   (X4[7:6] <= 0)?
                     (X6[7:5] <= 0)?
                      1
                    :
                       (X5[7:6] <= 0)?
                        15
                      :
                        1
                  :
                    1
              :
                 (X4[7:6] <= 0)?
                   (X10[7:6] <= 0)?
                    4
                  :
                     (X0[7:6] <= 0)?
                      1
                    :
                      1
                :
                   (X0[7:5] <= 2)?
                     (X6[7:6] <= 0)?
                      9
                    :
                      1
                  :
                    1
          :
             (X9[7:6] <= 0)?
               (X6[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X1[7:6] <= 2)?
                    1
                  :
                    3
                :
                  2
              :
                1
            :
               (X2[7:6] <= 0)?
                3
              :
                 (X7[7:6] <= 0)?
                  3
                :
                  1
        :
           (X9[7:5] <= 1)?
             (X10[7:5] <= 0)?
               (X3[7:6] <= 0)?
                 (X3[7:5] <= 1)?
                   (X4[7:6] <= 0)?
                    4
                  :
                    8
                :
                  25
              :
                 (X10[7:6] <= 0)?
                  2
                :
                  4
            :
               (X5[7:6] <= 0)?
                 (X2[7:5] <= 0)?
                   (X2[7:6] <= 0)?
                    1
                  :
                    2
                :
                  2
              :
                1
          :
             (X7[7:6] <= 0)?
               (X0[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X10[7:5] <= 0)?
                    1
                  :
                    4
                :
                   (X2[7:6] <= 0)?
                     (X5[7:5] <= 3)?
                       (X0[7:6] <= 1)?
                        19
                      :
                        1
                    :
                      2
                  :
                     (X2[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                        8
                      :
                         (X6[7:6] <= 0)?
                          1
                        :
                          2
                    :
                       (X9[7:6] <= 0)?
                         (X5[7:6] <= 0)?
                           (X3[7:5] <= 0)?
                            4
                          :
                            3
                        :
                          9
                      :
                        2
              :
                 (X0[7:5] <= 3)?
                  1
                :
                  6
            :
              10
      :
         (X1[7:6] <= 0)?
           (X3[7:6] <= 0)?
             (X2[7:6] <= 0)?
               (X0[7:5] <= 0)?
                1
              :
                 (X4[7:6] <= 0)?
                  2
                :
                   (X6[7:6] <= 0)?
                     (X0[7:6] <= 0)?
                       (X0[7:6] <= 0)?
                         (X6[7:6] <= 1)?
                          1
                        :
                           (X6[7:6] <= 0)?
                            9
                          :
                             (X7[7:6] <= 0)?
                              1
                            :
                              1
                      :
                        3
                    :
                      8
                  :
                    20
            :
               (X8[7:6] <= 0)?
                1
              :
                1
          :
             (X2[7:6] <= 0)?
               (X7[7:6] <= 0)?
                1
              :
                2
            :
              5
        :
           (X7[7:6] <= 0)?
             (X8[7:6] <= 4)?
               (X2[7:6] <= 0)?
                 (X9[7:6] <= 0)?
                  3
                :
                  2
              :
                6
            :
              2
          :
             (X1[7:6] <= 0)?
               (X1[7:5] <= 0)?
                1
              :
                 (X4[7:6] <= 0)?
                  1
                :
                  7
            :
               (X1[7:5] <= 3)?
                1
              :
                1
    :
       (X10[7:6] <= 1)?
         (X1[7:5] <= 0)?
           (X6[7:6] <= 0)?
             (X8[7:6] <= 0)?
               (X0[7:5] <= 0)?
                 (X7[7:6] <= 0)?
                   (X10[7:6] <= 1)?
                    1
                  :
                    1
                :
                  2
              :
                 (X2[7:6] <= 0)?
                   (X3[7:6] <= 0)?
                     (X3[7:6] <= 0)?
                       (X6[7:6] <= 0)?
                         (X10[7:6] <= 0)?
                          7
                        :
                           (X1[7:6] <= 0)?
                            1
                          :
                            3
                      :
                         (X0[7:3] <= 8)?
                          3
                        :
                           (X7[7:6] <= 0)?
                             (X7[7:5] <= 0)?
                               (X2[7:6] <= 0)?
                                3
                              :
                                2
                            :
                              11
                          :
                            1
                    :
                       (X8[7:5] <= 0)?
                        1
                      :
                        1
                  :
                    6
                :
                  5
            :
               (X5[7:6] <= 0)?
                 (X9[7:6] <= 0)?
                   (X2[7:6] <= 0)?
                    3
                  :
                     (X2[7:6] <= 2)?
                       (X6[7:5] <= 0)?
                        1
                      :
                         (X6[7:6] <= 0)?
                           (X4[7:6] <= 0)?
                            2
                          :
                            1
                        :
                          2
                    :
                      5
                :
                   (X2[7:6] <= 0)?
                    8
                  :
                    1
              :
                 (X9[7:6] <= 1)?
                  10
                :
                   (X7[7:6] <= 0)?
                    5
                  :
                     (X7[7:6] <= 0)?
                       (X1[7:6] <= 0)?
                         (X10[7:6] <= 0)?
                          2
                        :
                          2
                      :
                        6
                    :
                      2
          :
             (X5[7:5] <= 1)?
               (X2[7:6] <= 0)?
                 (X8[7:6] <= 0)?
                  8
                :
                   (X2[7:6] <= 0)?
                    5
                  :
                    2
              :
                3
            :
               (X0[7:6] <= 0)?
                4
              :
                5
        :
           (X6[7:6] <= 1)?
             (X4[7:6] <= 0)?
               (X1[7:6] <= 0)?
                 (X1[7:5] <= 0)?
                   (X7[7:6] <= 1)?
                     (X7[7:6] <= 0)?
                       (X9[7:6] <= 0)?
                        8
                      :
                         (X7[7:6] <= 1)?
                          2
                        :
                          1
                    :
                      2
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      12
                :
                   (X0[7:6] <= 0)?
                     (X8[7:6] <= 1)?
                      17
                    :
                      1
                  :
                     (X1[7:6] <= 0)?
                      3
                    :
                       (X8[7:6] <= 0)?
                        3
                      :
                         (X8[7:6] <= 0)?
                          20
                        :
                           (X2[7:6] <= 0)?
                            6
                          :
                            6
              :
                 (X1[7:6] <= 0)?
                  4
                :
                   (X10[7:6] <= 0)?
                     (X7[7:6] <= 0)?
                      5
                    :
                      3
                  :
                     (X1[7:6] <= 0)?
                      11
                    :
                      1
            :
               (X6[7:6] <= 0)?
                 (X2[7:6] <= 1)?
                   (X3[7:6] <= 0)?
                    2
                  :
                     (X3[7:6] <= 0)?
                       (X3[7:6] <= 0)?
                        4
                      :
                         (X5[7:6] <= 0)?
                          1
                        :
                          1
                    :
                      1
                :
                   (X2[7:5] <= 2)?
                     (X4[7:6] <= 0)?
                      12
                    :
                      1
                  :
                    2
              :
                6
          :
             (X9[7:6] <= 0)?
               (X2[7:6] <= 0)?
                 (X3[7:4] <= 1)?
                  1
                :
                   (X10[7:6] <= 0)?
                    1
                  :
                    1
              :
                15
            :
              4
      :
         (X10[7:6] <= 0)?
           (X9[7:6] <= 0)?
             (X6[7:5] <= 0)?
               (X3[7:6] <= 0)?
                1
              :
                6
            :
               (X3[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                  1
                :
                  1
              :
                 (X0[7:6] <= 0)?
                   (X9[7:6] <= 0)?
                    14
                  :
                    1
                :
                  1
          :
             (X5[7:5] <= 0)?
               (X9[7:4] <= 0)?
                 (X0[7:6] <= 0)?
                  22
                :
                   (X3[7:5] <= 0)?
                    1
                  :
                    3
              :
                 (X5[7:4] <= 0)?
                   (X1[7:6] <= 0)?
                    1
                  :
                    5
                :
                  3
            :
               (X3[7:6] <= 0)?
                 (X10[7:6] <= 0)?
                  4
                :
                   (X2[7:6] <= 0)?
                    3
                  :
                     (X6[7:6] <= 0)?
                      4
                    :
                       (X6[7:6] <= 0)?
                        3
                      :
                         (X4[7:6] <= 0)?
                          2
                        :
                           (X8[7:6] <= 0)?
                             (X10[7:6] <= 0)?
                              2
                            :
                               (X4[7:6] <= 0)?
                                2
                              :
                                1
                          :
                            6
              :
                 (X10[7:6] <= 0)?
                  3
                :
                  1
        :
           (X6[7:5] <= 0)?
             (X4[7:6] <= 0)?
              2
            :
               (X9[7:6] <= 0)?
                3
              :
                2
          :
             (X5[7:6] <= 0)?
              2
            :
              3
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X4_reg;
reg [7:0] X5_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X4;
wire [7:0] X5;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [3:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X4_reg, X5_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X4 = X4_reg;
assign X5 = X5_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/18/accuracy.txt
+ accuracy=4.042e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/18/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/18/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:14: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 132 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 62921610.0      0.00       0.0 155542032.0                           1754803.7500
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 82895000.0      0.00       0.0 171751456.0 net1776                   2661383.5000
    0:00:02 83287450.0      0.00       0.0 171884304.0 net1809                   2676443.5000
    0:00:02 77195310.0      0.00       0.0 164526736.0 net1799                   2457026.0000
    0:00:03 75996350.0      0.00       0.0 163055392.0                           2402451.5000
    0:00:03 75996350.0      0.00       0.0 163055392.0                           2402451.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 75996350.0      0.00       0.0 163055392.0                           2402451.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:03 75189840.0      0.00       0.0 162010384.0                           2362936.7500
    0:00:04 81981320.0      0.00       0.0 168210128.0 net1810                   2621833.7500
    0:00:04 76510050.0      0.00       0.0 161995712.0 net4391                   2427363.7500
    0:00:05 76117600.0      0.00       0.0 161590192.0                           2412303.7500
    0:00:05 76117600.0      0.00       0.0 161590192.0                           2412303.7500
    0:00:05 76117600.0      0.00       0.0 161590192.0                           2412303.7500
    0:00:05 76117600.0      0.00       0.0 161590192.0                           2412303.7500
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=76117600.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=18120872.000
+ '[' 18120872 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(53)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 339 leaf cells, ports, hiers and 334 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Tue Jan 11 07:26:25 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       445
        Number of annotated net delay arcs  :       445
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999960433121.080078 ns, Total Simulation Time : 4999960433121.080078 ns

======================================================================
Summary:
Total number of nets = 334
Number of annotated nets = 334 (100.00%)
Total number of leaf cells = 246
Number of fully annotated leaf cells = 246 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 88 , annotated synthesis invariant points = 88, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 5 seconds 
Elapsed time for this session: 5 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=3.278e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/area_18.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/delay_18.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/reports/power_18.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/redwine_10_01_2022__21_54/netlists/18.sv
+ echo -e '18\t4.042e-01\t76117600.000000\t18120872.000\t3.278e-03'
