{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604412247749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604412247749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 21:04:07 2020 " "Processing started: Tue Nov 03 21:04:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604412247749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604412247749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Stack7_20 -c Stack7_20 --generate_functional_sim_netlist " "Command: quartus_map Stack7_20 -c Stack7_20 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604412247749 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604412248207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tailieuhoctap/veriloghdl/baitap/shifterwithparallelload/mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /tailieuhoctap/veriloghdl/baitap/shifterwithparallelload/mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "../ShifterWithParallelLoad/mux4_1.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/ShifterWithParallelLoad/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604412248268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604412248268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tailieuhoctap/veriloghdl/baitap/shifterwithparallelload/d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file /tailieuhoctap/veriloghdl/baitap/shifterwithparallelload/d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_ff " "Found entity 1: D_ff" {  } { { "../ShifterWithParallelLoad/D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/ShifterWithParallelLoad/D_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604412248270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604412248270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tailieuhoctap/veriloghdl/baitap/counterwithparallelload/mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /tailieuhoctap/veriloghdl/baitap/counterwithparallelload/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../CounterWithParallelLoad/mux2_1.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/mux2_1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604412248274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604412248274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tailieuhoctap/veriloghdl/baitap/counterwithparallelload/has.v 1 1 " "Found 1 design units, including 1 entities, in source file /tailieuhoctap/veriloghdl/baitap/counterwithparallelload/has.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAS " "Found entity 1: HAS" {  } { { "../CounterWithParallelLoad/HAS.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/HAS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604412248277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604412248277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tailieuhoctap/veriloghdl/baitap/counterwithparallelload/counterwithparallelload.v 1 1 " "Found 1 design units, including 1 entities, in source file /tailieuhoctap/veriloghdl/baitap/counterwithparallelload/counterwithparallelload.v" { { "Info" "ISGN_ENTITY_NAME" "1 CounterWithParallelLoad " "Found entity 1: CounterWithParallelLoad" {  } { { "../CounterWithParallelLoad/CounterWithParallelLoad.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/CounterWithParallelLoad.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604412248280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604412248280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack7_20.v 1 1 " "Found 1 design units, including 1 entities, in source file stack7_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack7_20 " "Found entity 1: Stack7_20" {  } { { "Stack7_20.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/Stack7_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604412248284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604412248284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srwpl_stack.v 1 1 " "Found 1 design units, including 1 entities, in source file srwpl_stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRwPL_stack " "Found entity 1: SRwPL_stack" {  } { { "SRwPL_stack.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/SRwPL_stack.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604412248287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604412248287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Stack7_20 " "Elaborating entity \"Stack7_20\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604412248329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRwPL_stack SRwPL_stack:SRwPL_stack_inst\[0\] " "Elaborating entity \"SRwPL_stack\" for hierarchy \"SRwPL_stack:SRwPL_stack_inst\[0\]\"" {  } { { "Stack7_20.v" "SRwPL_stack_inst\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/Stack7_20.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604412248347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_ff SRwPL_stack:SRwPL_stack_inst\[0\]\|D_ff:D\[0\] " "Elaborating entity \"D_ff\" for hierarchy \"SRwPL_stack:SRwPL_stack_inst\[0\]\|D_ff:D\[0\]\"" {  } { { "SRwPL_stack.v" "D\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/SRwPL_stack.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604412248360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 SRwPL_stack:SRwPL_stack_inst\[0\]\|mux4_1:mux\[0\] " "Elaborating entity \"mux4_1\" for hierarchy \"SRwPL_stack:SRwPL_stack_inst\[0\]\|mux4_1:mux\[0\]\"" {  } { { "SRwPL_stack.v" "mux\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/SRwPL_stack.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604412248378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterWithParallelLoad CounterWithParallelLoad:CounterWithParallelLoad_inst " "Elaborating entity \"CounterWithParallelLoad\" for hierarchy \"CounterWithParallelLoad:CounterWithParallelLoad_inst\"" {  } { { "Stack7_20.v" "CounterWithParallelLoad_inst" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/Stack7_20.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604412248552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAS CounterWithParallelLoad:CounterWithParallelLoad_inst\|HAS:HAS_inst\[0\] " "Elaborating entity \"HAS\" for hierarchy \"CounterWithParallelLoad:CounterWithParallelLoad_inst\|HAS:HAS_inst\[0\]\"" {  } { { "../CounterWithParallelLoad/CounterWithParallelLoad.v" "HAS_inst\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/CounterWithParallelLoad.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604412248560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 CounterWithParallelLoad:CounterWithParallelLoad_inst\|mux2_1:mux_inst\[0\] " "Elaborating entity \"mux2_1\" for hierarchy \"CounterWithParallelLoad:CounterWithParallelLoad_inst\|mux2_1:mux_inst\[0\]\"" {  } { { "../CounterWithParallelLoad/CounterWithParallelLoad.v" "mux_inst\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/CounterWithParallelLoad/CounterWithParallelLoad.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604412248577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604412248800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 21:04:08 2020 " "Processing ended: Tue Nov 03 21:04:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604412248800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604412248800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604412248800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604412248800 ""}
