{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553983583892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553983583894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 18:06:23 2019 " "Processing started: Sat Mar 30 18:06:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553983583894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983583894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983583894 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553983584367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553983584367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 4 4 " "Found 4 design units, including 4 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983594705 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter16 " "Found entity 2: counter16" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983594705 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter40 " "Found entity 3: counter40" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983594705 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter30 " "Found entity 4: counter30" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 323 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983594705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983594705 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath.v(24) " "Verilog HDL information at datapath.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553983594716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983594717 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter17 " "Found entity 2: counter17" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983594717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983594717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 2 2 " "Found 2 design units, including 2 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983594728 ""} { "Info" "ISGN_ENTITY_NAME" "2 try " "Found entity 2: try" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983594728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983594728 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset30w control.v(253) " "Verilog HDL Implicit Net warning at control.v(253): created implicit net for \"reset30w\"" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 253 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983594728 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "data control.v(199) " "Verilog HDL Procedural Assignment error at control.v(199): object \"data\" on left-hand side of assignment must have a variable data type" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 199 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1553983594732 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "data control.v(201) " "Verilog HDL Procedural Assignment error at control.v(201): object \"data\" on left-hand side of assignment must have a variable data type" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 201 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1553983594732 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "data control.v(203) " "Verilog HDL Procedural Assignment error at control.v(203): object \"data\" on left-hand side of assignment must have a variable data type" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 203 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1553983594732 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "data control.v(206) " "Verilog HDL Procedural Assignment error at control.v(206): object \"data\" on left-hand side of assignment must have a variable data type" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 206 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1553983594733 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "941 " "Peak virtual memory: 941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553983595083 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 30 18:06:35 2019 " "Processing ended: Sat Mar 30 18:06:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553983595083 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553983595083 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553983595083 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983595083 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983595386 ""}
