
Main_Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029a8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08002ab4  08002ab4  00012ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002adc  08002adc  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08002adc  08002adc  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002adc  08002adc  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002adc  08002adc  00012adc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ae0  08002ae0  00012ae0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08002ae4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000009c  20000074  08002b58  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000110  08002b58  00020110  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000096ad  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b1f  00000000  00000000  0002974a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a58  00000000  00000000  0002b270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000960  00000000  00000000  0002bcc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016c94  00000000  00000000  0002c628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ba01  00000000  00000000  000432bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082463  00000000  00000000  0004ecbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1120  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028f0  00000000  00000000  000d1174  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08002a9c 	.word	0x08002a9c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08002a9c 	.word	0x08002a9c

0800014c <isButton1_pressed>:

int button1_flag = 0;
int button2_flag = 0;
int button3_flag = 0;

int isButton1_pressed(){
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	if(button1_flag == 1){
 8000150:	4b06      	ldr	r3, [pc, #24]	; (800016c <isButton1_pressed+0x20>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d104      	bne.n	8000162 <isButton1_pressed+0x16>
		button1_flag = 0; // Reset flag
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <isButton1_pressed+0x20>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
		return 1;
 800015e:	2301      	movs	r3, #1
 8000160:	e000      	b.n	8000164 <isButton1_pressed+0x18>
	}
	else return 0;
 8000162:	2300      	movs	r3, #0
}
 8000164:	4618      	mov	r0, r3
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	20000090 	.word	0x20000090

08000170 <isButton2_pressed>:

int isButton2_pressed(){
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	if(button2_flag == 1){
 8000174:	4b06      	ldr	r3, [pc, #24]	; (8000190 <isButton2_pressed+0x20>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	2b01      	cmp	r3, #1
 800017a:	d104      	bne.n	8000186 <isButton2_pressed+0x16>
		button2_flag = 0;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <isButton2_pressed+0x20>)
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
		return 1;
 8000182:	2301      	movs	r3, #1
 8000184:	e000      	b.n	8000188 <isButton2_pressed+0x18>
	}
	else return 0;
 8000186:	2300      	movs	r3, #0
}
 8000188:	4618      	mov	r0, r3
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	20000094 	.word	0x20000094

08000194 <isButton3_pressed>:

int isButton3_pressed(){
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
	if(button3_flag == 1){
 8000198:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <isButton3_pressed+0x20>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	2b01      	cmp	r3, #1
 800019e:	d104      	bne.n	80001aa <isButton3_pressed+0x16>
		button3_flag = 0;
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <isButton3_pressed+0x20>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
		return 1;
 80001a6:	2301      	movs	r3, #1
 80001a8:	e000      	b.n	80001ac <isButton3_pressed+0x18>
	}
	else return 0;
 80001aa:	2300      	movs	r3, #0
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	20000098 	.word	0x20000098

080001b8 <Button_pushed>:


void Button_pushed(int flag_button){
 80001b8:	b480      	push	{r7}
 80001ba:	b083      	sub	sp, #12
 80001bc:	af00      	add	r7, sp, #0
 80001be:	6078      	str	r0, [r7, #4]
	if(flag_button == 1){
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	2b01      	cmp	r3, #1
 80001c4:	d102      	bne.n	80001cc <Button_pushed+0x14>
		button1_flag = 1;
 80001c6:	4b0a      	ldr	r3, [pc, #40]	; (80001f0 <Button_pushed+0x38>)
 80001c8:	2201      	movs	r2, #1
 80001ca:	601a      	str	r2, [r3, #0]
	}
	if(flag_button == 2){
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	2b02      	cmp	r3, #2
 80001d0:	d102      	bne.n	80001d8 <Button_pushed+0x20>
		button2_flag = 1;
 80001d2:	4b08      	ldr	r3, [pc, #32]	; (80001f4 <Button_pushed+0x3c>)
 80001d4:	2201      	movs	r2, #1
 80001d6:	601a      	str	r2, [r3, #0]
	}
	if(flag_button == 3){
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	2b03      	cmp	r3, #3
 80001dc:	d102      	bne.n	80001e4 <Button_pushed+0x2c>
		button3_flag = 1;
 80001de:	4b06      	ldr	r3, [pc, #24]	; (80001f8 <Button_pushed+0x40>)
 80001e0:	2201      	movs	r2, #1
 80001e2:	601a      	str	r2, [r3, #0]
	}
}
 80001e4:	bf00      	nop
 80001e6:	370c      	adds	r7, #12
 80001e8:	46bd      	mov	sp, r7
 80001ea:	bc80      	pop	{r7}
 80001ec:	4770      	bx	lr
 80001ee:	bf00      	nop
 80001f0:	20000090 	.word	0x20000090
 80001f4:	20000094 	.word	0x20000094
 80001f8:	20000098 	.word	0x20000098

080001fc <getKeyInput>:

void getKeyInput(){
 80001fc:	b580      	push	{r7, lr}
 80001fe:	af00      	add	r7, sp, #0
	// variable for debouncing
	keyReg0 = keyReg1;
 8000200:	4b63      	ldr	r3, [pc, #396]	; (8000390 <getKeyInput+0x194>)
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	4a63      	ldr	r2, [pc, #396]	; (8000394 <getKeyInput+0x198>)
 8000206:	6013      	str	r3, [r2, #0]
	keyReg1 = keyReg2;
 8000208:	4b63      	ldr	r3, [pc, #396]	; (8000398 <getKeyInput+0x19c>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	4a60      	ldr	r2, [pc, #384]	; (8000390 <getKeyInput+0x194>)
 800020e:	6013      	str	r3, [r2, #0]
	keyReg2 = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 8000210:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000214:	4861      	ldr	r0, [pc, #388]	; (800039c <getKeyInput+0x1a0>)
 8000216:	f001 fc09 	bl	8001a2c <HAL_GPIO_ReadPin>
 800021a:	4603      	mov	r3, r0
 800021c:	461a      	mov	r2, r3
 800021e:	4b5e      	ldr	r3, [pc, #376]	; (8000398 <getKeyInput+0x19c>)
 8000220:	601a      	str	r2, [r3, #0]

	keyReg3 = keyReg4;
 8000222:	4b5f      	ldr	r3, [pc, #380]	; (80003a0 <getKeyInput+0x1a4>)
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	4a5f      	ldr	r2, [pc, #380]	; (80003a4 <getKeyInput+0x1a8>)
 8000228:	6013      	str	r3, [r2, #0]
	keyReg4 = keyReg5;
 800022a:	4b5f      	ldr	r3, [pc, #380]	; (80003a8 <getKeyInput+0x1ac>)
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	4a5c      	ldr	r2, [pc, #368]	; (80003a0 <getKeyInput+0x1a4>)
 8000230:	6013      	str	r3, [r2, #0]
	keyReg5 = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
 8000232:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000236:	4859      	ldr	r0, [pc, #356]	; (800039c <getKeyInput+0x1a0>)
 8000238:	f001 fbf8 	bl	8001a2c <HAL_GPIO_ReadPin>
 800023c:	4603      	mov	r3, r0
 800023e:	461a      	mov	r2, r3
 8000240:	4b59      	ldr	r3, [pc, #356]	; (80003a8 <getKeyInput+0x1ac>)
 8000242:	601a      	str	r2, [r3, #0]

	keyReg6 = keyReg7;
 8000244:	4b59      	ldr	r3, [pc, #356]	; (80003ac <getKeyInput+0x1b0>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	4a59      	ldr	r2, [pc, #356]	; (80003b0 <getKeyInput+0x1b4>)
 800024a:	6013      	str	r3, [r2, #0]
	keyReg7 = keyReg8;
 800024c:	4b59      	ldr	r3, [pc, #356]	; (80003b4 <getKeyInput+0x1b8>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a56      	ldr	r2, [pc, #344]	; (80003ac <getKeyInput+0x1b0>)
 8000252:	6013      	str	r3, [r2, #0]
	keyReg8 = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin);
 8000254:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000258:	4850      	ldr	r0, [pc, #320]	; (800039c <getKeyInput+0x1a0>)
 800025a:	f001 fbe7 	bl	8001a2c <HAL_GPIO_ReadPin>
 800025e:	4603      	mov	r3, r0
 8000260:	461a      	mov	r2, r3
 8000262:	4b54      	ldr	r3, [pc, #336]	; (80003b4 <getKeyInput+0x1b8>)
 8000264:	601a      	str	r2, [r3, #0]

	if((keyReg0 == keyReg1) && (keyReg1 == keyReg2)){
 8000266:	4b4b      	ldr	r3, [pc, #300]	; (8000394 <getKeyInput+0x198>)
 8000268:	681a      	ldr	r2, [r3, #0]
 800026a:	4b49      	ldr	r3, [pc, #292]	; (8000390 <getKeyInput+0x194>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	429a      	cmp	r2, r3
 8000270:	d12a      	bne.n	80002c8 <getKeyInput+0xcc>
 8000272:	4b47      	ldr	r3, [pc, #284]	; (8000390 <getKeyInput+0x194>)
 8000274:	681a      	ldr	r2, [r3, #0]
 8000276:	4b48      	ldr	r3, [pc, #288]	; (8000398 <getKeyInput+0x19c>)
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	429a      	cmp	r2, r3
 800027c:	d124      	bne.n	80002c8 <getKeyInput+0xcc>
		if(keyReg2 != keyReg_pre){  // When the button normally pressed if current state is different from previous state
 800027e:	4b46      	ldr	r3, [pc, #280]	; (8000398 <getKeyInput+0x19c>)
 8000280:	681a      	ldr	r2, [r3, #0]
 8000282:	4b4d      	ldr	r3, [pc, #308]	; (80003b8 <getKeyInput+0x1bc>)
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	429a      	cmp	r2, r3
 8000288:	d00b      	beq.n	80002a2 <getKeyInput+0xa6>
			keyReg_pre = keyReg2;   // To set previous state  with current state and the current state (keyReg2) move to the next state
 800028a:	4b43      	ldr	r3, [pc, #268]	; (8000398 <getKeyInput+0x19c>)
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	4a4a      	ldr	r2, [pc, #296]	; (80003b8 <getKeyInput+0x1bc>)
 8000290:	6013      	str	r3, [r2, #0]
			if(keyReg2 == PRESSED_SATE){
 8000292:	4b41      	ldr	r3, [pc, #260]	; (8000398 <getKeyInput+0x19c>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	2b00      	cmp	r3, #0
 8000298:	d116      	bne.n	80002c8 <getKeyInput+0xcc>
				Button_pushed(1);
 800029a:	2001      	movs	r0, #1
 800029c:	f7ff ff8c 	bl	80001b8 <Button_pushed>
 80002a0:	e012      	b.n	80002c8 <getKeyInput+0xcc>
			}
		}
		else{ // If current state equal to previous state, that mean the button is being pressed hold (more than 1 second)
			counterForButtonPress1s--;
 80002a2:	4b46      	ldr	r3, [pc, #280]	; (80003bc <getKeyInput+0x1c0>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	3b01      	subs	r3, #1
 80002a8:	4a44      	ldr	r2, [pc, #272]	; (80003bc <getKeyInput+0x1c0>)
 80002aa:	6013      	str	r3, [r2, #0]
			if(counterForButtonPress1s <= 0){
 80002ac:	4b43      	ldr	r3, [pc, #268]	; (80003bc <getKeyInput+0x1c0>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	dc09      	bgt.n	80002c8 <getKeyInput+0xcc>
				if(keyReg2 == PRESSED_SATE){  // If don't have this condition, TODO still occur when button not be pressed cause pre-condition still satisfied
 80002b4:	4b38      	ldr	r3, [pc, #224]	; (8000398 <getKeyInput+0x19c>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d102      	bne.n	80002c2 <getKeyInput+0xc6>
					Button_pushed(1);
 80002bc:	2001      	movs	r0, #1
 80002be:	f7ff ff7b 	bl	80001b8 <Button_pushed>
				}
				counterForButtonPress1s = 200;
 80002c2:	4b3e      	ldr	r3, [pc, #248]	; (80003bc <getKeyInput+0x1c0>)
 80002c4:	22c8      	movs	r2, #200	; 0xc8
 80002c6:	601a      	str	r2, [r3, #0]
			}
		}
	}

	if((keyReg3 == keyReg4) && (keyReg4 == keyReg5)){
 80002c8:	4b36      	ldr	r3, [pc, #216]	; (80003a4 <getKeyInput+0x1a8>)
 80002ca:	681a      	ldr	r2, [r3, #0]
 80002cc:	4b34      	ldr	r3, [pc, #208]	; (80003a0 <getKeyInput+0x1a4>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	429a      	cmp	r2, r3
 80002d2:	d12a      	bne.n	800032a <getKeyInput+0x12e>
 80002d4:	4b32      	ldr	r3, [pc, #200]	; (80003a0 <getKeyInput+0x1a4>)
 80002d6:	681a      	ldr	r2, [r3, #0]
 80002d8:	4b33      	ldr	r3, [pc, #204]	; (80003a8 <getKeyInput+0x1ac>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	429a      	cmp	r2, r3
 80002de:	d124      	bne.n	800032a <getKeyInput+0x12e>
		if(keyReg5 != keyReg_pre1){  // When the button normally pressed if current state is different from previous state
 80002e0:	4b31      	ldr	r3, [pc, #196]	; (80003a8 <getKeyInput+0x1ac>)
 80002e2:	681a      	ldr	r2, [r3, #0]
 80002e4:	4b36      	ldr	r3, [pc, #216]	; (80003c0 <getKeyInput+0x1c4>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	429a      	cmp	r2, r3
 80002ea:	d00b      	beq.n	8000304 <getKeyInput+0x108>
			keyReg_pre1 = keyReg5;   // To set previous state  with current state and the current state (keyReg2) move to the next state
 80002ec:	4b2e      	ldr	r3, [pc, #184]	; (80003a8 <getKeyInput+0x1ac>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	4a33      	ldr	r2, [pc, #204]	; (80003c0 <getKeyInput+0x1c4>)
 80002f2:	6013      	str	r3, [r2, #0]
			if(keyReg2 == PRESSED_SATE){
 80002f4:	4b28      	ldr	r3, [pc, #160]	; (8000398 <getKeyInput+0x19c>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d116      	bne.n	800032a <getKeyInput+0x12e>
				Button_pushed(2);
 80002fc:	2002      	movs	r0, #2
 80002fe:	f7ff ff5b 	bl	80001b8 <Button_pushed>
 8000302:	e012      	b.n	800032a <getKeyInput+0x12e>
			}
		}
		else{ // If current state equal to previous state, that mean the button is being pressed hold (more than 1 second)
			counterForButtonPress1s--;
 8000304:	4b2d      	ldr	r3, [pc, #180]	; (80003bc <getKeyInput+0x1c0>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	3b01      	subs	r3, #1
 800030a:	4a2c      	ldr	r2, [pc, #176]	; (80003bc <getKeyInput+0x1c0>)
 800030c:	6013      	str	r3, [r2, #0]
			if(counterForButtonPress1s <= 0){
 800030e:	4b2b      	ldr	r3, [pc, #172]	; (80003bc <getKeyInput+0x1c0>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	2b00      	cmp	r3, #0
 8000314:	dc09      	bgt.n	800032a <getKeyInput+0x12e>
				if(keyReg5 == PRESSED_SATE){  // If don't have this condition, TODO still occur when button not be pressed cause pre-condition still satisfied
 8000316:	4b24      	ldr	r3, [pc, #144]	; (80003a8 <getKeyInput+0x1ac>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	2b00      	cmp	r3, #0
 800031c:	d102      	bne.n	8000324 <getKeyInput+0x128>
					Button_pushed(2);
 800031e:	2002      	movs	r0, #2
 8000320:	f7ff ff4a 	bl	80001b8 <Button_pushed>
				}
				counterForButtonPress1s = 200;
 8000324:	4b25      	ldr	r3, [pc, #148]	; (80003bc <getKeyInput+0x1c0>)
 8000326:	22c8      	movs	r2, #200	; 0xc8
 8000328:	601a      	str	r2, [r3, #0]
			}
		}
	}

	if((keyReg6 == keyReg7) && (keyReg7 == keyReg8)){
 800032a:	4b21      	ldr	r3, [pc, #132]	; (80003b0 <getKeyInput+0x1b4>)
 800032c:	681a      	ldr	r2, [r3, #0]
 800032e:	4b1f      	ldr	r3, [pc, #124]	; (80003ac <getKeyInput+0x1b0>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	429a      	cmp	r2, r3
 8000334:	d12a      	bne.n	800038c <getKeyInput+0x190>
 8000336:	4b1d      	ldr	r3, [pc, #116]	; (80003ac <getKeyInput+0x1b0>)
 8000338:	681a      	ldr	r2, [r3, #0]
 800033a:	4b1e      	ldr	r3, [pc, #120]	; (80003b4 <getKeyInput+0x1b8>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	429a      	cmp	r2, r3
 8000340:	d124      	bne.n	800038c <getKeyInput+0x190>
		if(keyReg8 != keyReg_pre2){  // When the button normally pressed if current state is different from previous state
 8000342:	4b1c      	ldr	r3, [pc, #112]	; (80003b4 <getKeyInput+0x1b8>)
 8000344:	681a      	ldr	r2, [r3, #0]
 8000346:	4b1f      	ldr	r3, [pc, #124]	; (80003c4 <getKeyInput+0x1c8>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	429a      	cmp	r2, r3
 800034c:	d00b      	beq.n	8000366 <getKeyInput+0x16a>
			keyReg_pre2 = keyReg8;   // To set previous state  with current state and the current state (keyReg2) move to the next state
 800034e:	4b19      	ldr	r3, [pc, #100]	; (80003b4 <getKeyInput+0x1b8>)
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	4a1c      	ldr	r2, [pc, #112]	; (80003c4 <getKeyInput+0x1c8>)
 8000354:	6013      	str	r3, [r2, #0]
			if(keyReg8 == PRESSED_SATE){
 8000356:	4b17      	ldr	r3, [pc, #92]	; (80003b4 <getKeyInput+0x1b8>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	2b00      	cmp	r3, #0
 800035c:	d116      	bne.n	800038c <getKeyInput+0x190>
				Button_pushed(3);
 800035e:	2003      	movs	r0, #3
 8000360:	f7ff ff2a 	bl	80001b8 <Button_pushed>
				}
				counterForButtonPress1s = 200;
			}
		}
	}
}
 8000364:	e012      	b.n	800038c <getKeyInput+0x190>
			counterForButtonPress1s--;
 8000366:	4b15      	ldr	r3, [pc, #84]	; (80003bc <getKeyInput+0x1c0>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	3b01      	subs	r3, #1
 800036c:	4a13      	ldr	r2, [pc, #76]	; (80003bc <getKeyInput+0x1c0>)
 800036e:	6013      	str	r3, [r2, #0]
			if(counterForButtonPress1s <= 0){
 8000370:	4b12      	ldr	r3, [pc, #72]	; (80003bc <getKeyInput+0x1c0>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	2b00      	cmp	r3, #0
 8000376:	dc09      	bgt.n	800038c <getKeyInput+0x190>
				if(keyReg8 == PRESSED_SATE){  // If don't have this condition, TODO still occur when button not be pressed cause pre-condition still satisfied
 8000378:	4b0e      	ldr	r3, [pc, #56]	; (80003b4 <getKeyInput+0x1b8>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	2b00      	cmp	r3, #0
 800037e:	d102      	bne.n	8000386 <getKeyInput+0x18a>
					Button_pushed(3);
 8000380:	2003      	movs	r0, #3
 8000382:	f7ff ff19 	bl	80001b8 <Button_pushed>
				counterForButtonPress1s = 200;
 8000386:	4b0d      	ldr	r3, [pc, #52]	; (80003bc <getKeyInput+0x1c0>)
 8000388:	22c8      	movs	r2, #200	; 0xc8
 800038a:	601a      	str	r2, [r3, #0]
}
 800038c:	bf00      	nop
 800038e:	bd80      	pop	{r7, pc}
 8000390:	20000004 	.word	0x20000004
 8000394:	20000000 	.word	0x20000000
 8000398:	20000008 	.word	0x20000008
 800039c:	40010c00 	.word	0x40010c00
 80003a0:	20000010 	.word	0x20000010
 80003a4:	2000000c 	.word	0x2000000c
 80003a8:	20000014 	.word	0x20000014
 80003ac:	2000001c 	.word	0x2000001c
 80003b0:	20000018 	.word	0x20000018
 80003b4:	20000020 	.word	0x20000020
 80003b8:	20000024 	.word	0x20000024
 80003bc:	20000030 	.word	0x20000030
 80003c0:	20000028 	.word	0x20000028
 80003c4:	2000002c 	.word	0x2000002c

080003c8 <fms_manual_run>:
 */

#include "fms_manual.h"


void fms_manual_run() {
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
	switch(status) {
 80003cc:	4b73      	ldr	r3, [pc, #460]	; (800059c <fms_manual_run+0x1d4>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	3b16      	subs	r3, #22
 80003d2:	2b03      	cmp	r3, #3
 80003d4:	f200 80d6 	bhi.w	8000584 <fms_manual_run+0x1bc>
 80003d8:	a201      	add	r2, pc, #4	; (adr r2, 80003e0 <fms_manual_run+0x18>)
 80003da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003de:	bf00      	nop
 80003e0:	080003f1 	.word	0x080003f1
 80003e4:	0800045f 	.word	0x0800045f
 80003e8:	080004c1 	.word	0x080004c1
 80003ec:	08000523 	.word	0x08000523
	case NORMAL_MODE:
		HAL_GPIO_WritePin(RED_LED1_GPIO_Port, RED_LED1_Pin, RESET);
 80003f0:	2200      	movs	r2, #0
 80003f2:	2102      	movs	r1, #2
 80003f4:	486a      	ldr	r0, [pc, #424]	; (80005a0 <fms_manual_run+0x1d8>)
 80003f6:	f001 fb30 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin, SET);
 80003fa:	2201      	movs	r2, #1
 80003fc:	2108      	movs	r1, #8
 80003fe:	4868      	ldr	r0, [pc, #416]	; (80005a0 <fms_manual_run+0x1d8>)
 8000400:	f001 fb2b 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_LED1_GPIO_Port, AMBER_LED1_Pin, SET);
 8000404:	2201      	movs	r2, #1
 8000406:	2104      	movs	r1, #4
 8000408:	4865      	ldr	r0, [pc, #404]	; (80005a0 <fms_manual_run+0x1d8>)
 800040a:	f001 fb26 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED2_GPIO_Port, RED_LED2_Pin, SET);
 800040e:	2201      	movs	r2, #1
 8000410:	2110      	movs	r1, #16
 8000412:	4863      	ldr	r0, [pc, #396]	; (80005a0 <fms_manual_run+0x1d8>)
 8000414:	f001 fb21 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED2_GPIO_Port, GREEN_LED2_Pin, RESET);
 8000418:	2200      	movs	r2, #0
 800041a:	2140      	movs	r1, #64	; 0x40
 800041c:	4860      	ldr	r0, [pc, #384]	; (80005a0 <fms_manual_run+0x1d8>)
 800041e:	f001 fb1c 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_LED2_GPIO_Port,  AMBER_LED2_Pin, SET);
 8000422:	2201      	movs	r2, #1
 8000424:	2120      	movs	r1, #32
 8000426:	485e      	ldr	r0, [pc, #376]	; (80005a0 <fms_manual_run+0x1d8>)
 8000428:	f001 fb17 	bl	8001a5a <HAL_GPIO_WritePin>

		if(timer1_flag == 1) {
 800042c:	4b5d      	ldr	r3, [pc, #372]	; (80005a4 <fms_manual_run+0x1dc>)
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	2b01      	cmp	r3, #1
 8000432:	d106      	bne.n	8000442 <fms_manual_run+0x7a>
			status = RED1_GREEN2;
 8000434:	4b59      	ldr	r3, [pc, #356]	; (800059c <fms_manual_run+0x1d4>)
 8000436:	2202      	movs	r2, #2
 8000438:	601a      	str	r2, [r3, #0]
			setTimer1(3000);
 800043a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800043e:	f000 fe91 	bl	8001164 <setTimer1>
		}
		if(isButton1_pressed() == 1) {
 8000442:	f7ff fe83 	bl	800014c <isButton1_pressed>
 8000446:	4603      	mov	r3, r0
 8000448:	2b01      	cmp	r3, #1
 800044a:	f040 809d 	bne.w	8000588 <fms_manual_run+0x1c0>
			status = MODE_2;
 800044e:	4b53      	ldr	r3, [pc, #332]	; (800059c <fms_manual_run+0x1d4>)
 8000450:	2217      	movs	r2, #23
 8000452:	601a      	str	r2, [r3, #0]
			setTimer1(10000); // if button not pressed in 10s, status = auto
 8000454:	f242 7010 	movw	r0, #10000	; 0x2710
 8000458:	f000 fe84 	bl	8001164 <setTimer1>
		}
		break;
 800045c:	e094      	b.n	8000588 <fms_manual_run+0x1c0>
	case MODE_2:
		time_light2 = 2; // Display mode in 2
 800045e:	4b52      	ldr	r3, [pc, #328]	; (80005a8 <fms_manual_run+0x1e0>)
 8000460:	2202      	movs	r2, #2
 8000462:	601a      	str	r2, [r3, #0]
		updateClockBuffer();
 8000464:	f000 fbf8 	bl	8000c58 <updateClockBuffer>
		blink_red_led_2hz();
 8000468:	f000 fc8e 	bl	8000d88 <blink_red_led_2hz>
		if(timer1_flag == 1) {
 800046c:	4b4d      	ldr	r3, [pc, #308]	; (80005a4 <fms_manual_run+0x1dc>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	2b01      	cmp	r3, #1
 8000472:	d106      	bne.n	8000482 <fms_manual_run+0xba>
			status = RED1_GREEN2;
 8000474:	4b49      	ldr	r3, [pc, #292]	; (800059c <fms_manual_run+0x1d4>)
 8000476:	2202      	movs	r2, #2
 8000478:	601a      	str	r2, [r3, #0]
			setTimer1(3000);
 800047a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800047e:	f000 fe71 	bl	8001164 <setTimer1>
		}
		if(isButton1_pressed() == 1) {
 8000482:	f7ff fe63 	bl	800014c <isButton1_pressed>
 8000486:	4603      	mov	r3, r0
 8000488:	2b01      	cmp	r3, #1
 800048a:	d17f      	bne.n	800058c <fms_manual_run+0x1c4>
			status = MODE_3;
 800048c:	4b43      	ldr	r3, [pc, #268]	; (800059c <fms_manual_run+0x1d4>)
 800048e:	2218      	movs	r2, #24
 8000490:	601a      	str	r2, [r3, #0]
			setTimer1(10000); // if button not pressed in 10s, status = auto
 8000492:	f242 7010 	movw	r0, #10000	; 0x2710
 8000496:	f000 fe65 	bl	8001164 <setTimer1>
			if(isButton2_pressed() == 1){
 800049a:	f7ff fe69 	bl	8000170 <isButton2_pressed>
 800049e:	4603      	mov	r3, r0
 80004a0:	2b01      	cmp	r3, #1
 80004a2:	d105      	bne.n	80004b0 <fms_manual_run+0xe8>
				temp_duration_red = temp_duration_red - 1000;
 80004a4:	4b41      	ldr	r3, [pc, #260]	; (80005ac <fms_manual_run+0x1e4>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80004ac:	4a3f      	ldr	r2, [pc, #252]	; (80005ac <fms_manual_run+0x1e4>)
 80004ae:	6013      	str	r3, [r2, #0]
			}
			if(check_valid_duration()){
 80004b0:	f000 fd10 	bl	8000ed4 <check_valid_duration>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d068      	beq.n	800058c <fms_manual_run+0x1c4>
			   check_button3();
 80004ba:	f000 fce9 	bl	8000e90 <check_button3>
			}
		}
		break;
 80004be:	e065      	b.n	800058c <fms_manual_run+0x1c4>
	case MODE_3:
		time_light2 = 3; // Display mode 3
 80004c0:	4b39      	ldr	r3, [pc, #228]	; (80005a8 <fms_manual_run+0x1e0>)
 80004c2:	2203      	movs	r2, #3
 80004c4:	601a      	str	r2, [r3, #0]
		updateClockBuffer();
 80004c6:	f000 fbc7 	bl	8000c58 <updateClockBuffer>
		blink_amber_led_2hz();
 80004ca:	f000 fcb5 	bl	8000e38 <blink_amber_led_2hz>
		if(timer1_flag == 1) {
 80004ce:	4b35      	ldr	r3, [pc, #212]	; (80005a4 <fms_manual_run+0x1dc>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	2b01      	cmp	r3, #1
 80004d4:	d106      	bne.n	80004e4 <fms_manual_run+0x11c>
			status = RED1_GREEN2;
 80004d6:	4b31      	ldr	r3, [pc, #196]	; (800059c <fms_manual_run+0x1d4>)
 80004d8:	2202      	movs	r2, #2
 80004da:	601a      	str	r2, [r3, #0]
			setTimer1(3000);
 80004dc:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80004e0:	f000 fe40 	bl	8001164 <setTimer1>
		}
		if(isButton1_pressed() == 1) {
 80004e4:	f7ff fe32 	bl	800014c <isButton1_pressed>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b01      	cmp	r3, #1
 80004ec:	d150      	bne.n	8000590 <fms_manual_run+0x1c8>
			status = MODE_4;
 80004ee:	4b2b      	ldr	r3, [pc, #172]	; (800059c <fms_manual_run+0x1d4>)
 80004f0:	2219      	movs	r2, #25
 80004f2:	601a      	str	r2, [r3, #0]
			setTimer1(10000); // if button not pressed in 10s, status = auto
 80004f4:	f242 7010 	movw	r0, #10000	; 0x2710
 80004f8:	f000 fe34 	bl	8001164 <setTimer1>
			if(isButton2_pressed() == 1){
 80004fc:	f7ff fe38 	bl	8000170 <isButton2_pressed>
 8000500:	4603      	mov	r3, r0
 8000502:	2b01      	cmp	r3, #1
 8000504:	d105      	bne.n	8000512 <fms_manual_run+0x14a>
				temp_duration_amber = temp_duration_amber - 1000;
 8000506:	4b2a      	ldr	r3, [pc, #168]	; (80005b0 <fms_manual_run+0x1e8>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 800050e:	4a28      	ldr	r2, [pc, #160]	; (80005b0 <fms_manual_run+0x1e8>)
 8000510:	6013      	str	r3, [r2, #0]
			}
			if(check_valid_duration()){
 8000512:	f000 fcdf 	bl	8000ed4 <check_valid_duration>
 8000516:	4603      	mov	r3, r0
 8000518:	2b00      	cmp	r3, #0
 800051a:	d039      	beq.n	8000590 <fms_manual_run+0x1c8>
			   check_button3();
 800051c:	f000 fcb8 	bl	8000e90 <check_button3>
			}
		}
		break;
 8000520:	e036      	b.n	8000590 <fms_manual_run+0x1c8>
	case MODE_4:
		time_light2 = 4; // Display mode 4
 8000522:	4b21      	ldr	r3, [pc, #132]	; (80005a8 <fms_manual_run+0x1e0>)
 8000524:	2204      	movs	r2, #4
 8000526:	601a      	str	r2, [r3, #0]
		updateClockBuffer();
 8000528:	f000 fb96 	bl	8000c58 <updateClockBuffer>
		blink_green_led_2hz();
 800052c:	f000 fc58 	bl	8000de0 <blink_green_led_2hz>
		if(timer1_flag == 1) {
 8000530:	4b1c      	ldr	r3, [pc, #112]	; (80005a4 <fms_manual_run+0x1dc>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	2b01      	cmp	r3, #1
 8000536:	d106      	bne.n	8000546 <fms_manual_run+0x17e>
			status = RED1_GREEN2;
 8000538:	4b18      	ldr	r3, [pc, #96]	; (800059c <fms_manual_run+0x1d4>)
 800053a:	2202      	movs	r2, #2
 800053c:	601a      	str	r2, [r3, #0]
			setTimer1(3000);
 800053e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000542:	f000 fe0f 	bl	8001164 <setTimer1>
		}
		if(isButton1_pressed() == 1) {
 8000546:	f7ff fe01 	bl	800014c <isButton1_pressed>
 800054a:	4603      	mov	r3, r0
 800054c:	2b01      	cmp	r3, #1
 800054e:	d121      	bne.n	8000594 <fms_manual_run+0x1cc>
			status = NORMAL_MODE;
 8000550:	4b12      	ldr	r3, [pc, #72]	; (800059c <fms_manual_run+0x1d4>)
 8000552:	2216      	movs	r2, #22
 8000554:	601a      	str	r2, [r3, #0]
			setTimer1(10000); // if button not pressed in 10s, status = auto
 8000556:	f242 7010 	movw	r0, #10000	; 0x2710
 800055a:	f000 fe03 	bl	8001164 <setTimer1>
			if(isButton2_pressed() == 1){
 800055e:	f7ff fe07 	bl	8000170 <isButton2_pressed>
 8000562:	4603      	mov	r3, r0
 8000564:	2b01      	cmp	r3, #1
 8000566:	d105      	bne.n	8000574 <fms_manual_run+0x1ac>
				temp_duration_green = temp_duration_green - 1000;
 8000568:	4b12      	ldr	r3, [pc, #72]	; (80005b4 <fms_manual_run+0x1ec>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8000570:	4a10      	ldr	r2, [pc, #64]	; (80005b4 <fms_manual_run+0x1ec>)
 8000572:	6013      	str	r3, [r2, #0]
			}
			if(check_valid_duration()){
 8000574:	f000 fcae 	bl	8000ed4 <check_valid_duration>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d00a      	beq.n	8000594 <fms_manual_run+0x1cc>
			   check_button3();
 800057e:	f000 fc87 	bl	8000e90 <check_button3>
			}
		}
		break;
 8000582:	e007      	b.n	8000594 <fms_manual_run+0x1cc>
	default:
		break;
 8000584:	bf00      	nop
 8000586:	e006      	b.n	8000596 <fms_manual_run+0x1ce>
		break;
 8000588:	bf00      	nop
 800058a:	e004      	b.n	8000596 <fms_manual_run+0x1ce>
		break;
 800058c:	bf00      	nop
 800058e:	e002      	b.n	8000596 <fms_manual_run+0x1ce>
		break;
 8000590:	bf00      	nop
 8000592:	e000      	b.n	8000596 <fms_manual_run+0x1ce>
		break;
 8000594:	bf00      	nop
	}
}
 8000596:	bf00      	nop
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	20000034 	.word	0x20000034
 80005a0:	40010800 	.word	0x40010800
 80005a4:	200000a8 	.word	0x200000a8
 80005a8:	20000054 	.word	0x20000054
 80005ac:	20000044 	.word	0x20000044
 80005b0:	2000004c 	.word	0x2000004c
 80005b4:	20000048 	.word	0x20000048

080005b8 <fmsRun>:
//		  setTimer3(1000);
//	  }
//}


void fmsRun(){
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
	if(timer2_flag == 1){
 80005bc:	4baf      	ldr	r3, [pc, #700]	; (800087c <fmsRun+0x2c4>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	2b01      	cmp	r3, #1
 80005c2:	d120      	bne.n	8000606 <fmsRun+0x4e>
		if(index_led < MAX_LED){
 80005c4:	4bae      	ldr	r3, [pc, #696]	; (8000880 <fmsRun+0x2c8>)
 80005c6:	681a      	ldr	r2, [r3, #0]
 80005c8:	4bae      	ldr	r3, [pc, #696]	; (8000884 <fmsRun+0x2cc>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	429a      	cmp	r2, r3
 80005ce:	da17      	bge.n	8000600 <fmsRun+0x48>
			setTimer2(250);
 80005d0:	20fa      	movs	r0, #250	; 0xfa
 80005d2:	f000 fde3 	bl	800119c <setTimer2>
			display_7SEG(led_buffer[index_led]);
 80005d6:	4baa      	ldr	r3, [pc, #680]	; (8000880 <fmsRun+0x2c8>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4aab      	ldr	r2, [pc, #684]	; (8000888 <fmsRun+0x2d0>)
 80005dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005e0:	4618      	mov	r0, r3
 80005e2:	f000 f96f 	bl	80008c4 <display_7SEG>
			update7SEG(index_led);
 80005e6:	4ba6      	ldr	r3, [pc, #664]	; (8000880 <fmsRun+0x2c8>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 faf8 	bl	8000be0 <update7SEG>
			updateClockBuffer();
 80005f0:	f000 fb32 	bl	8000c58 <updateClockBuffer>
			index_led++;
 80005f4:	4ba2      	ldr	r3, [pc, #648]	; (8000880 <fmsRun+0x2c8>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	3301      	adds	r3, #1
 80005fa:	4aa1      	ldr	r2, [pc, #644]	; (8000880 <fmsRun+0x2c8>)
 80005fc:	6013      	str	r3, [r2, #0]
 80005fe:	e002      	b.n	8000606 <fmsRun+0x4e>
			}
		else {
			index_led = 0;
 8000600:	4b9f      	ldr	r3, [pc, #636]	; (8000880 <fmsRun+0x2c8>)
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
		}
	}

	  if(timer3_flag == 1){
 8000606:	4ba1      	ldr	r3, [pc, #644]	; (800088c <fmsRun+0x2d4>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	2b01      	cmp	r3, #1
 800060c:	d15d      	bne.n	80006ca <fmsRun+0x112>
		  if(!isButton1_pressed()){
 800060e:	f7ff fd9d 	bl	800014c <isButton1_pressed>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d10a      	bne.n	800062e <fmsRun+0x76>
			  time_light1--;
 8000618:	4b9d      	ldr	r3, [pc, #628]	; (8000890 <fmsRun+0x2d8>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	3b01      	subs	r3, #1
 800061e:	4a9c      	ldr	r2, [pc, #624]	; (8000890 <fmsRun+0x2d8>)
 8000620:	6013      	str	r3, [r2, #0]
			  time_light2--;
 8000622:	4b9c      	ldr	r3, [pc, #624]	; (8000894 <fmsRun+0x2dc>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	3b01      	subs	r3, #1
 8000628:	4a9a      	ldr	r2, [pc, #616]	; (8000894 <fmsRun+0x2dc>)
 800062a:	6013      	str	r3, [r2, #0]
 800062c:	e007      	b.n	800063e <fmsRun+0x86>
		  }
		  else{
			  time_light1--;
 800062e:	4b98      	ldr	r3, [pc, #608]	; (8000890 <fmsRun+0x2d8>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	3b01      	subs	r3, #1
 8000634:	4a96      	ldr	r2, [pc, #600]	; (8000890 <fmsRun+0x2d8>)
 8000636:	6013      	str	r3, [r2, #0]
			  time_light2 = 2;
 8000638:	4b96      	ldr	r3, [pc, #600]	; (8000894 <fmsRun+0x2dc>)
 800063a:	2202      	movs	r2, #2
 800063c:	601a      	str	r2, [r3, #0]
		  }
//		  (status == RED1_AMBER2)
		  if((time_light2 <= 0) && (time_light1 > 0)){
 800063e:	4b95      	ldr	r3, [pc, #596]	; (8000894 <fmsRun+0x2dc>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	2b00      	cmp	r3, #0
 8000644:	dc06      	bgt.n	8000654 <fmsRun+0x9c>
 8000646:	4b92      	ldr	r3, [pc, #584]	; (8000890 <fmsRun+0x2d8>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	2b00      	cmp	r3, #0
 800064c:	dd02      	ble.n	8000654 <fmsRun+0x9c>
			  time_light2 = 2;
 800064e:	4b91      	ldr	r3, [pc, #580]	; (8000894 <fmsRun+0x2dc>)
 8000650:	2202      	movs	r2, #2
 8000652:	601a      	str	r2, [r3, #0]
		  }
		  if((time_light1 <= 0) && (time_light2 <= 0) && (flag == 0)){
 8000654:	4b8e      	ldr	r3, [pc, #568]	; (8000890 <fmsRun+0x2d8>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	2b00      	cmp	r3, #0
 800065a:	dc10      	bgt.n	800067e <fmsRun+0xc6>
 800065c:	4b8d      	ldr	r3, [pc, #564]	; (8000894 <fmsRun+0x2dc>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	2b00      	cmp	r3, #0
 8000662:	dc0c      	bgt.n	800067e <fmsRun+0xc6>
 8000664:	4b8c      	ldr	r3, [pc, #560]	; (8000898 <fmsRun+0x2e0>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d108      	bne.n	800067e <fmsRun+0xc6>
			  flag = 1;
 800066c:	4b8a      	ldr	r3, [pc, #552]	; (8000898 <fmsRun+0x2e0>)
 800066e:	2201      	movs	r2, #1
 8000670:	601a      	str	r2, [r3, #0]
			  time_light1 = 3;
 8000672:	4b87      	ldr	r3, [pc, #540]	; (8000890 <fmsRun+0x2d8>)
 8000674:	2203      	movs	r2, #3
 8000676:	601a      	str	r2, [r3, #0]
			  time_light2 = 5;
 8000678:	4b86      	ldr	r3, [pc, #536]	; (8000894 <fmsRun+0x2dc>)
 800067a:	2205      	movs	r2, #5
 800067c:	601a      	str	r2, [r3, #0]
		  }
		  if((time_light1 <= 0) && (time_light2 > 0)){
 800067e:	4b84      	ldr	r3, [pc, #528]	; (8000890 <fmsRun+0x2d8>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	2b00      	cmp	r3, #0
 8000684:	dc06      	bgt.n	8000694 <fmsRun+0xdc>
 8000686:	4b83      	ldr	r3, [pc, #524]	; (8000894 <fmsRun+0x2dc>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	2b00      	cmp	r3, #0
 800068c:	dd02      	ble.n	8000694 <fmsRun+0xdc>
			  time_light1 = 2;
 800068e:	4b80      	ldr	r3, [pc, #512]	; (8000890 <fmsRun+0x2d8>)
 8000690:	2202      	movs	r2, #2
 8000692:	601a      	str	r2, [r3, #0]
		  }
		  if((time_light1 <= 0) && (time_light2 <= 0) && (flag == 1)){
 8000694:	4b7e      	ldr	r3, [pc, #504]	; (8000890 <fmsRun+0x2d8>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	2b00      	cmp	r3, #0
 800069a:	dc10      	bgt.n	80006be <fmsRun+0x106>
 800069c:	4b7d      	ldr	r3, [pc, #500]	; (8000894 <fmsRun+0x2dc>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	dc0c      	bgt.n	80006be <fmsRun+0x106>
 80006a4:	4b7c      	ldr	r3, [pc, #496]	; (8000898 <fmsRun+0x2e0>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d108      	bne.n	80006be <fmsRun+0x106>
			  flag = 0;
 80006ac:	4b7a      	ldr	r3, [pc, #488]	; (8000898 <fmsRun+0x2e0>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	601a      	str	r2, [r3, #0]
			  time_light1 = 5;
 80006b2:	4b77      	ldr	r3, [pc, #476]	; (8000890 <fmsRun+0x2d8>)
 80006b4:	2205      	movs	r2, #5
 80006b6:	601a      	str	r2, [r3, #0]
			  time_light2 = 3;
 80006b8:	4b76      	ldr	r3, [pc, #472]	; (8000894 <fmsRun+0x2dc>)
 80006ba:	2203      	movs	r2, #3
 80006bc:	601a      	str	r2, [r3, #0]
		  }

		  updateClockBuffer();
 80006be:	f000 facb 	bl	8000c58 <updateClockBuffer>
		  setTimer3(1000);
 80006c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006c6:	f000 fd85 	bl	80011d4 <setTimer3>
	  }

	switch(status){
 80006ca:	4b74      	ldr	r3, [pc, #464]	; (800089c <fmsRun+0x2e4>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	3b01      	subs	r3, #1
 80006d0:	2b04      	cmp	r3, #4
 80006d2:	f200 80d1 	bhi.w	8000878 <fmsRun+0x2c0>
 80006d6:	a201      	add	r2, pc, #4	; (adr r2, 80006dc <fmsRun+0x124>)
 80006d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006dc:	080006f1 	.word	0x080006f1
 80006e0:	08000707 	.word	0x08000707
 80006e4:	08000777 	.word	0x08000777
 80006e8:	080007cd 	.word	0x080007cd
 80006ec:	08000823 	.word	0x08000823
	case INIT:
		clearALL_light();
 80006f0:	f000 fb08 	bl	8000d04 <clearALL_light>
		status = RED1_GREEN2;
 80006f4:	4b69      	ldr	r3, [pc, #420]	; (800089c <fmsRun+0x2e4>)
 80006f6:	2202      	movs	r2, #2
 80006f8:	601a      	str	r2, [r3, #0]
		setTimer1(duration_green);
 80006fa:	4b69      	ldr	r3, [pc, #420]	; (80008a0 <fmsRun+0x2e8>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4618      	mov	r0, r3
 8000700:	f000 fd30 	bl	8001164 <setTimer1>
		break;
 8000704:	e0db      	b.n	80008be <fmsRun+0x306>
	case RED1_GREEN2:
		HAL_GPIO_WritePin(RED_LED1_GPIO_Port, RED_LED1_Pin, RESET);
 8000706:	2200      	movs	r2, #0
 8000708:	2102      	movs	r1, #2
 800070a:	4866      	ldr	r0, [pc, #408]	; (80008a4 <fmsRun+0x2ec>)
 800070c:	f001 f9a5 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin, SET);
 8000710:	2201      	movs	r2, #1
 8000712:	2108      	movs	r1, #8
 8000714:	4863      	ldr	r0, [pc, #396]	; (80008a4 <fmsRun+0x2ec>)
 8000716:	f001 f9a0 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_LED1_GPIO_Port, AMBER_LED1_Pin, SET);
 800071a:	2201      	movs	r2, #1
 800071c:	2104      	movs	r1, #4
 800071e:	4861      	ldr	r0, [pc, #388]	; (80008a4 <fmsRun+0x2ec>)
 8000720:	f001 f99b 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED2_GPIO_Port, RED_LED2_Pin, SET);
 8000724:	2201      	movs	r2, #1
 8000726:	2110      	movs	r1, #16
 8000728:	485e      	ldr	r0, [pc, #376]	; (80008a4 <fmsRun+0x2ec>)
 800072a:	f001 f996 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED2_GPIO_Port, GREEN_LED2_Pin, RESET);
 800072e:	2200      	movs	r2, #0
 8000730:	2140      	movs	r1, #64	; 0x40
 8000732:	485c      	ldr	r0, [pc, #368]	; (80008a4 <fmsRun+0x2ec>)
 8000734:	f001 f991 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_LED2_GPIO_Port,  AMBER_LED2_Pin, SET);
 8000738:	2201      	movs	r2, #1
 800073a:	2120      	movs	r1, #32
 800073c:	4859      	ldr	r0, [pc, #356]	; (80008a4 <fmsRun+0x2ec>)
 800073e:	f001 f98c 	bl	8001a5a <HAL_GPIO_WritePin>


//		if(timer1_flag == 1)
		if(timer1_flag == 1){
 8000742:	4b59      	ldr	r3, [pc, #356]	; (80008a8 <fmsRun+0x2f0>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	2b01      	cmp	r3, #1
 8000748:	d107      	bne.n	800075a <fmsRun+0x1a2>
			setTimer1(duration_amber);
 800074a:	4b58      	ldr	r3, [pc, #352]	; (80008ac <fmsRun+0x2f4>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4618      	mov	r0, r3
 8000750:	f000 fd08 	bl	8001164 <setTimer1>
			status = RED1_AMBER2;
 8000754:	4b51      	ldr	r3, [pc, #324]	; (800089c <fmsRun+0x2e4>)
 8000756:	2203      	movs	r2, #3
 8000758:	601a      	str	r2, [r3, #0]
//			updateClockBuffer();
		}

		if(isButton1_pressed() == 1) {
 800075a:	f7ff fcf7 	bl	800014c <isButton1_pressed>
 800075e:	4603      	mov	r3, r0
 8000760:	2b01      	cmp	r3, #1
 8000762:	f040 80a5 	bne.w	80008b0 <fmsRun+0x2f8>
			status = NORMAL_MODE;
 8000766:	4b4d      	ldr	r3, [pc, #308]	; (800089c <fmsRun+0x2e4>)
 8000768:	2216      	movs	r2, #22
 800076a:	601a      	str	r2, [r3, #0]
			setTimer1(10000); // if button not pressed in 10s, status = auto
 800076c:	f242 7010 	movw	r0, #10000	; 0x2710
 8000770:	f000 fcf8 	bl	8001164 <setTimer1>
		}
		break;
 8000774:	e09c      	b.n	80008b0 <fmsRun+0x2f8>
	case RED1_AMBER2:
		HAL_GPIO_WritePin(RED_LED1_GPIO_Port, RED_LED1_Pin, RESET);
 8000776:	2200      	movs	r2, #0
 8000778:	2102      	movs	r1, #2
 800077a:	484a      	ldr	r0, [pc, #296]	; (80008a4 <fmsRun+0x2ec>)
 800077c:	f001 f96d 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin, SET);
 8000780:	2201      	movs	r2, #1
 8000782:	2108      	movs	r1, #8
 8000784:	4847      	ldr	r0, [pc, #284]	; (80008a4 <fmsRun+0x2ec>)
 8000786:	f001 f968 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_LED1_GPIO_Port, AMBER_LED1_Pin, SET);
 800078a:	2201      	movs	r2, #1
 800078c:	2104      	movs	r1, #4
 800078e:	4845      	ldr	r0, [pc, #276]	; (80008a4 <fmsRun+0x2ec>)
 8000790:	f001 f963 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED2_GPIO_Port, RED_LED2_Pin, SET);
 8000794:	2201      	movs	r2, #1
 8000796:	2110      	movs	r1, #16
 8000798:	4842      	ldr	r0, [pc, #264]	; (80008a4 <fmsRun+0x2ec>)
 800079a:	f001 f95e 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED2_GPIO_Port, GREEN_LED2_Pin, SET);
 800079e:	2201      	movs	r2, #1
 80007a0:	2140      	movs	r1, #64	; 0x40
 80007a2:	4840      	ldr	r0, [pc, #256]	; (80008a4 <fmsRun+0x2ec>)
 80007a4:	f001 f959 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_LED2_GPIO_Port,  AMBER_LED2_Pin, RESET);
 80007a8:	2200      	movs	r2, #0
 80007aa:	2120      	movs	r1, #32
 80007ac:	483d      	ldr	r0, [pc, #244]	; (80008a4 <fmsRun+0x2ec>)
 80007ae:	f001 f954 	bl	8001a5a <HAL_GPIO_WritePin>

		if(timer1_flag == 1){
 80007b2:	4b3d      	ldr	r3, [pc, #244]	; (80008a8 <fmsRun+0x2f0>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	2b01      	cmp	r3, #1
 80007b8:	d17c      	bne.n	80008b4 <fmsRun+0x2fc>
			setTimer1(duration_green);
 80007ba:	4b39      	ldr	r3, [pc, #228]	; (80008a0 <fmsRun+0x2e8>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4618      	mov	r0, r3
 80007c0:	f000 fcd0 	bl	8001164 <setTimer1>
			status = GREEN1_RED2;
 80007c4:	4b35      	ldr	r3, [pc, #212]	; (800089c <fmsRun+0x2e4>)
 80007c6:	2204      	movs	r2, #4
 80007c8:	601a      	str	r2, [r3, #0]
//			updateClockBuffer();
		}
		break;
 80007ca:	e073      	b.n	80008b4 <fmsRun+0x2fc>
	case GREEN1_RED2:
		HAL_GPIO_WritePin(RED_LED1_GPIO_Port, RED_LED1_Pin, SET);
 80007cc:	2201      	movs	r2, #1
 80007ce:	2102      	movs	r1, #2
 80007d0:	4834      	ldr	r0, [pc, #208]	; (80008a4 <fmsRun+0x2ec>)
 80007d2:	f001 f942 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin, RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	2108      	movs	r1, #8
 80007da:	4832      	ldr	r0, [pc, #200]	; (80008a4 <fmsRun+0x2ec>)
 80007dc:	f001 f93d 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_LED1_GPIO_Port, AMBER_LED1_Pin, SET);
 80007e0:	2201      	movs	r2, #1
 80007e2:	2104      	movs	r1, #4
 80007e4:	482f      	ldr	r0, [pc, #188]	; (80008a4 <fmsRun+0x2ec>)
 80007e6:	f001 f938 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED2_GPIO_Port, RED_LED2_Pin, RESET);
 80007ea:	2200      	movs	r2, #0
 80007ec:	2110      	movs	r1, #16
 80007ee:	482d      	ldr	r0, [pc, #180]	; (80008a4 <fmsRun+0x2ec>)
 80007f0:	f001 f933 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED2_GPIO_Port, GREEN_LED2_Pin, SET);
 80007f4:	2201      	movs	r2, #1
 80007f6:	2140      	movs	r1, #64	; 0x40
 80007f8:	482a      	ldr	r0, [pc, #168]	; (80008a4 <fmsRun+0x2ec>)
 80007fa:	f001 f92e 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_LED2_GPIO_Port,  AMBER_LED2_Pin, SET);
 80007fe:	2201      	movs	r2, #1
 8000800:	2120      	movs	r1, #32
 8000802:	4828      	ldr	r0, [pc, #160]	; (80008a4 <fmsRun+0x2ec>)
 8000804:	f001 f929 	bl	8001a5a <HAL_GPIO_WritePin>

		if(timer1_flag == 1){
 8000808:	4b27      	ldr	r3, [pc, #156]	; (80008a8 <fmsRun+0x2f0>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2b01      	cmp	r3, #1
 800080e:	d153      	bne.n	80008b8 <fmsRun+0x300>
			setTimer1(duration_amber);
 8000810:	4b26      	ldr	r3, [pc, #152]	; (80008ac <fmsRun+0x2f4>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4618      	mov	r0, r3
 8000816:	f000 fca5 	bl	8001164 <setTimer1>
			status = AMBER1_RED2;
 800081a:	4b20      	ldr	r3, [pc, #128]	; (800089c <fmsRun+0x2e4>)
 800081c:	2205      	movs	r2, #5
 800081e:	601a      	str	r2, [r3, #0]
//			updateClockBuffer();
		}
		break;
 8000820:	e04a      	b.n	80008b8 <fmsRun+0x300>
	case AMBER1_RED2:
		HAL_GPIO_WritePin(RED_LED1_GPIO_Port, RED_LED1_Pin, SET);
 8000822:	2201      	movs	r2, #1
 8000824:	2102      	movs	r1, #2
 8000826:	481f      	ldr	r0, [pc, #124]	; (80008a4 <fmsRun+0x2ec>)
 8000828:	f001 f917 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin, SET);
 800082c:	2201      	movs	r2, #1
 800082e:	2108      	movs	r1, #8
 8000830:	481c      	ldr	r0, [pc, #112]	; (80008a4 <fmsRun+0x2ec>)
 8000832:	f001 f912 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_LED1_GPIO_Port, AMBER_LED1_Pin, RESET);
 8000836:	2200      	movs	r2, #0
 8000838:	2104      	movs	r1, #4
 800083a:	481a      	ldr	r0, [pc, #104]	; (80008a4 <fmsRun+0x2ec>)
 800083c:	f001 f90d 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED2_GPIO_Port, RED_LED2_Pin, RESET);
 8000840:	2200      	movs	r2, #0
 8000842:	2110      	movs	r1, #16
 8000844:	4817      	ldr	r0, [pc, #92]	; (80008a4 <fmsRun+0x2ec>)
 8000846:	f001 f908 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED2_GPIO_Port, GREEN_LED2_Pin, SET);
 800084a:	2201      	movs	r2, #1
 800084c:	2140      	movs	r1, #64	; 0x40
 800084e:	4815      	ldr	r0, [pc, #84]	; (80008a4 <fmsRun+0x2ec>)
 8000850:	f001 f903 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_LED2_GPIO_Port,  AMBER_LED2_Pin, SET);
 8000854:	2201      	movs	r2, #1
 8000856:	2120      	movs	r1, #32
 8000858:	4812      	ldr	r0, [pc, #72]	; (80008a4 <fmsRun+0x2ec>)
 800085a:	f001 f8fe 	bl	8001a5a <HAL_GPIO_WritePin>
		if(timer1_flag == 1){
 800085e:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <fmsRun+0x2f0>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	2b01      	cmp	r3, #1
 8000864:	d12a      	bne.n	80008bc <fmsRun+0x304>
			setTimer1(duration_green);
 8000866:	4b0e      	ldr	r3, [pc, #56]	; (80008a0 <fmsRun+0x2e8>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	4618      	mov	r0, r3
 800086c:	f000 fc7a 	bl	8001164 <setTimer1>
			status = RED1_GREEN2;
 8000870:	4b0a      	ldr	r3, [pc, #40]	; (800089c <fmsRun+0x2e4>)
 8000872:	2202      	movs	r2, #2
 8000874:	601a      	str	r2, [r3, #0]
//			updateClockBuffer();
		}
		break;
 8000876:	e021      	b.n	80008bc <fmsRun+0x304>
	default:
		break;
 8000878:	bf00      	nop
 800087a:	e020      	b.n	80008be <fmsRun+0x306>
 800087c:	200000b0 	.word	0x200000b0
 8000880:	200000a0 	.word	0x200000a0
 8000884:	08002ab4 	.word	0x08002ab4
 8000888:	20000058 	.word	0x20000058
 800088c:	200000b8 	.word	0x200000b8
 8000890:	20000050 	.word	0x20000050
 8000894:	20000054 	.word	0x20000054
 8000898:	2000009c 	.word	0x2000009c
 800089c:	20000034 	.word	0x20000034
 80008a0:	2000003c 	.word	0x2000003c
 80008a4:	40010800 	.word	0x40010800
 80008a8:	200000a8 	.word	0x200000a8
 80008ac:	20000040 	.word	0x20000040
		break;
 80008b0:	bf00      	nop
 80008b2:	e004      	b.n	80008be <fmsRun+0x306>
		break;
 80008b4:	bf00      	nop
 80008b6:	e002      	b.n	80008be <fmsRun+0x306>
		break;
 80008b8:	bf00      	nop
 80008ba:	e000      	b.n	80008be <fmsRun+0x306>
		break;
 80008bc:	bf00      	nop
	}
}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop

080008c4 <display_7SEG>:

int time_light1 = 5;
int time_light2 = 3;
int led_buffer[4] = {0, 5, 0, 3};

	void display_7SEG(int num){
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	2b09      	cmp	r3, #9
 80008d0:	f200 8180 	bhi.w	8000bd4 <display_7SEG+0x310>
 80008d4:	a201      	add	r2, pc, #4	; (adr r2, 80008dc <display_7SEG+0x18>)
 80008d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008da:	bf00      	nop
 80008dc:	08000905 	.word	0x08000905
 80008e0:	0800094d 	.word	0x0800094d
 80008e4:	08000995 	.word	0x08000995
 80008e8:	080009dd 	.word	0x080009dd
 80008ec:	08000a25 	.word	0x08000a25
 80008f0:	08000a6d 	.word	0x08000a6d
 80008f4:	08000ab5 	.word	0x08000ab5
 80008f8:	08000afd 	.word	0x08000afd
 80008fc:	08000b45 	.word	0x08000b45
 8000900:	08000b8d 	.word	0x08000b8d
			switch (num) {
				case 0:
							HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000904:	2200      	movs	r2, #0
 8000906:	2101      	movs	r1, #1
 8000908:	48b4      	ldr	r0, [pc, #720]	; (8000bdc <display_7SEG+0x318>)
 800090a:	f001 f8a6 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800090e:	2200      	movs	r2, #0
 8000910:	2102      	movs	r1, #2
 8000912:	48b2      	ldr	r0, [pc, #712]	; (8000bdc <display_7SEG+0x318>)
 8000914:	f001 f8a1 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000918:	2200      	movs	r2, #0
 800091a:	2104      	movs	r1, #4
 800091c:	48af      	ldr	r0, [pc, #700]	; (8000bdc <display_7SEG+0x318>)
 800091e:	f001 f89c 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000922:	2200      	movs	r2, #0
 8000924:	2108      	movs	r1, #8
 8000926:	48ad      	ldr	r0, [pc, #692]	; (8000bdc <display_7SEG+0x318>)
 8000928:	f001 f897 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 800092c:	2200      	movs	r2, #0
 800092e:	2110      	movs	r1, #16
 8000930:	48aa      	ldr	r0, [pc, #680]	; (8000bdc <display_7SEG+0x318>)
 8000932:	f001 f892 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000936:	2200      	movs	r2, #0
 8000938:	2120      	movs	r1, #32
 800093a:	48a8      	ldr	r0, [pc, #672]	; (8000bdc <display_7SEG+0x318>)
 800093c:	f001 f88d 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000940:	2201      	movs	r2, #1
 8000942:	2140      	movs	r1, #64	; 0x40
 8000944:	48a5      	ldr	r0, [pc, #660]	; (8000bdc <display_7SEG+0x318>)
 8000946:	f001 f888 	bl	8001a5a <HAL_GPIO_WritePin>
							break;
 800094a:	e143      	b.n	8000bd4 <display_7SEG+0x310>
						case 1:
							HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 800094c:	2201      	movs	r2, #1
 800094e:	2101      	movs	r1, #1
 8000950:	48a2      	ldr	r0, [pc, #648]	; (8000bdc <display_7SEG+0x318>)
 8000952:	f001 f882 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000956:	2200      	movs	r2, #0
 8000958:	2102      	movs	r1, #2
 800095a:	48a0      	ldr	r0, [pc, #640]	; (8000bdc <display_7SEG+0x318>)
 800095c:	f001 f87d 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000960:	2200      	movs	r2, #0
 8000962:	2104      	movs	r1, #4
 8000964:	489d      	ldr	r0, [pc, #628]	; (8000bdc <display_7SEG+0x318>)
 8000966:	f001 f878 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 800096a:	2201      	movs	r2, #1
 800096c:	2108      	movs	r1, #8
 800096e:	489b      	ldr	r0, [pc, #620]	; (8000bdc <display_7SEG+0x318>)
 8000970:	f001 f873 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000974:	2201      	movs	r2, #1
 8000976:	2110      	movs	r1, #16
 8000978:	4898      	ldr	r0, [pc, #608]	; (8000bdc <display_7SEG+0x318>)
 800097a:	f001 f86e 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 800097e:	2201      	movs	r2, #1
 8000980:	2120      	movs	r1, #32
 8000982:	4896      	ldr	r0, [pc, #600]	; (8000bdc <display_7SEG+0x318>)
 8000984:	f001 f869 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000988:	2201      	movs	r2, #1
 800098a:	2140      	movs	r1, #64	; 0x40
 800098c:	4893      	ldr	r0, [pc, #588]	; (8000bdc <display_7SEG+0x318>)
 800098e:	f001 f864 	bl	8001a5a <HAL_GPIO_WritePin>
							break;
 8000992:	e11f      	b.n	8000bd4 <display_7SEG+0x310>
						case 2:
							HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000994:	2200      	movs	r2, #0
 8000996:	2101      	movs	r1, #1
 8000998:	4890      	ldr	r0, [pc, #576]	; (8000bdc <display_7SEG+0x318>)
 800099a:	f001 f85e 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800099e:	2200      	movs	r2, #0
 80009a0:	2102      	movs	r1, #2
 80009a2:	488e      	ldr	r0, [pc, #568]	; (8000bdc <display_7SEG+0x318>)
 80009a4:	f001 f859 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 80009a8:	2201      	movs	r2, #1
 80009aa:	2104      	movs	r1, #4
 80009ac:	488b      	ldr	r0, [pc, #556]	; (8000bdc <display_7SEG+0x318>)
 80009ae:	f001 f854 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80009b2:	2200      	movs	r2, #0
 80009b4:	2108      	movs	r1, #8
 80009b6:	4889      	ldr	r0, [pc, #548]	; (8000bdc <display_7SEG+0x318>)
 80009b8:	f001 f84f 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 80009bc:	2200      	movs	r2, #0
 80009be:	2110      	movs	r1, #16
 80009c0:	4886      	ldr	r0, [pc, #536]	; (8000bdc <display_7SEG+0x318>)
 80009c2:	f001 f84a 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80009c6:	2201      	movs	r2, #1
 80009c8:	2120      	movs	r1, #32
 80009ca:	4884      	ldr	r0, [pc, #528]	; (8000bdc <display_7SEG+0x318>)
 80009cc:	f001 f845 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80009d0:	2200      	movs	r2, #0
 80009d2:	2140      	movs	r1, #64	; 0x40
 80009d4:	4881      	ldr	r0, [pc, #516]	; (8000bdc <display_7SEG+0x318>)
 80009d6:	f001 f840 	bl	8001a5a <HAL_GPIO_WritePin>
							break;
 80009da:	e0fb      	b.n	8000bd4 <display_7SEG+0x310>
						case 3:
							HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80009dc:	2200      	movs	r2, #0
 80009de:	2101      	movs	r1, #1
 80009e0:	487e      	ldr	r0, [pc, #504]	; (8000bdc <display_7SEG+0x318>)
 80009e2:	f001 f83a 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80009e6:	2200      	movs	r2, #0
 80009e8:	2102      	movs	r1, #2
 80009ea:	487c      	ldr	r0, [pc, #496]	; (8000bdc <display_7SEG+0x318>)
 80009ec:	f001 f835 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80009f0:	2200      	movs	r2, #0
 80009f2:	2104      	movs	r1, #4
 80009f4:	4879      	ldr	r0, [pc, #484]	; (8000bdc <display_7SEG+0x318>)
 80009f6:	f001 f830 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80009fa:	2200      	movs	r2, #0
 80009fc:	2108      	movs	r1, #8
 80009fe:	4877      	ldr	r0, [pc, #476]	; (8000bdc <display_7SEG+0x318>)
 8000a00:	f001 f82b 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000a04:	2201      	movs	r2, #1
 8000a06:	2110      	movs	r1, #16
 8000a08:	4874      	ldr	r0, [pc, #464]	; (8000bdc <display_7SEG+0x318>)
 8000a0a:	f001 f826 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000a0e:	2201      	movs	r2, #1
 8000a10:	2120      	movs	r1, #32
 8000a12:	4872      	ldr	r0, [pc, #456]	; (8000bdc <display_7SEG+0x318>)
 8000a14:	f001 f821 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000a18:	2200      	movs	r2, #0
 8000a1a:	2140      	movs	r1, #64	; 0x40
 8000a1c:	486f      	ldr	r0, [pc, #444]	; (8000bdc <display_7SEG+0x318>)
 8000a1e:	f001 f81c 	bl	8001a5a <HAL_GPIO_WritePin>
							break;
 8000a22:	e0d7      	b.n	8000bd4 <display_7SEG+0x310>
						case 4:
							HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8000a24:	2201      	movs	r2, #1
 8000a26:	2101      	movs	r1, #1
 8000a28:	486c      	ldr	r0, [pc, #432]	; (8000bdc <display_7SEG+0x318>)
 8000a2a:	f001 f816 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000a2e:	2200      	movs	r2, #0
 8000a30:	2102      	movs	r1, #2
 8000a32:	486a      	ldr	r0, [pc, #424]	; (8000bdc <display_7SEG+0x318>)
 8000a34:	f001 f811 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	2104      	movs	r1, #4
 8000a3c:	4867      	ldr	r0, [pc, #412]	; (8000bdc <display_7SEG+0x318>)
 8000a3e:	f001 f80c 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000a42:	2201      	movs	r2, #1
 8000a44:	2108      	movs	r1, #8
 8000a46:	4865      	ldr	r0, [pc, #404]	; (8000bdc <display_7SEG+0x318>)
 8000a48:	f001 f807 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	2110      	movs	r1, #16
 8000a50:	4862      	ldr	r0, [pc, #392]	; (8000bdc <display_7SEG+0x318>)
 8000a52:	f001 f802 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000a56:	2200      	movs	r2, #0
 8000a58:	2120      	movs	r1, #32
 8000a5a:	4860      	ldr	r0, [pc, #384]	; (8000bdc <display_7SEG+0x318>)
 8000a5c:	f000 fffd 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000a60:	2200      	movs	r2, #0
 8000a62:	2140      	movs	r1, #64	; 0x40
 8000a64:	485d      	ldr	r0, [pc, #372]	; (8000bdc <display_7SEG+0x318>)
 8000a66:	f000 fff8 	bl	8001a5a <HAL_GPIO_WritePin>
							break;
 8000a6a:	e0b3      	b.n	8000bd4 <display_7SEG+0x310>
						case 5:
							HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	2101      	movs	r1, #1
 8000a70:	485a      	ldr	r0, [pc, #360]	; (8000bdc <display_7SEG+0x318>)
 8000a72:	f000 fff2 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 8000a76:	2201      	movs	r2, #1
 8000a78:	2102      	movs	r1, #2
 8000a7a:	4858      	ldr	r0, [pc, #352]	; (8000bdc <display_7SEG+0x318>)
 8000a7c:	f000 ffed 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000a80:	2200      	movs	r2, #0
 8000a82:	2104      	movs	r1, #4
 8000a84:	4855      	ldr	r0, [pc, #340]	; (8000bdc <display_7SEG+0x318>)
 8000a86:	f000 ffe8 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2108      	movs	r1, #8
 8000a8e:	4853      	ldr	r0, [pc, #332]	; (8000bdc <display_7SEG+0x318>)
 8000a90:	f000 ffe3 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000a94:	2201      	movs	r2, #1
 8000a96:	2110      	movs	r1, #16
 8000a98:	4850      	ldr	r0, [pc, #320]	; (8000bdc <display_7SEG+0x318>)
 8000a9a:	f000 ffde 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2120      	movs	r1, #32
 8000aa2:	484e      	ldr	r0, [pc, #312]	; (8000bdc <display_7SEG+0x318>)
 8000aa4:	f000 ffd9 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	2140      	movs	r1, #64	; 0x40
 8000aac:	484b      	ldr	r0, [pc, #300]	; (8000bdc <display_7SEG+0x318>)
 8000aae:	f000 ffd4 	bl	8001a5a <HAL_GPIO_WritePin>
							break;
 8000ab2:	e08f      	b.n	8000bd4 <display_7SEG+0x310>
						case 6:
							HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	2101      	movs	r1, #1
 8000ab8:	4848      	ldr	r0, [pc, #288]	; (8000bdc <display_7SEG+0x318>)
 8000aba:	f000 ffce 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 8000abe:	2201      	movs	r2, #1
 8000ac0:	2102      	movs	r1, #2
 8000ac2:	4846      	ldr	r0, [pc, #280]	; (8000bdc <display_7SEG+0x318>)
 8000ac4:	f000 ffc9 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	2104      	movs	r1, #4
 8000acc:	4843      	ldr	r0, [pc, #268]	; (8000bdc <display_7SEG+0x318>)
 8000ace:	f000 ffc4 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2108      	movs	r1, #8
 8000ad6:	4841      	ldr	r0, [pc, #260]	; (8000bdc <display_7SEG+0x318>)
 8000ad8:	f000 ffbf 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000adc:	2200      	movs	r2, #0
 8000ade:	2110      	movs	r1, #16
 8000ae0:	483e      	ldr	r0, [pc, #248]	; (8000bdc <display_7SEG+0x318>)
 8000ae2:	f000 ffba 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2120      	movs	r1, #32
 8000aea:	483c      	ldr	r0, [pc, #240]	; (8000bdc <display_7SEG+0x318>)
 8000aec:	f000 ffb5 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2140      	movs	r1, #64	; 0x40
 8000af4:	4839      	ldr	r0, [pc, #228]	; (8000bdc <display_7SEG+0x318>)
 8000af6:	f000 ffb0 	bl	8001a5a <HAL_GPIO_WritePin>
							break;
 8000afa:	e06b      	b.n	8000bd4 <display_7SEG+0x310>
						case 7:
							HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000afc:	2200      	movs	r2, #0
 8000afe:	2101      	movs	r1, #1
 8000b00:	4836      	ldr	r0, [pc, #216]	; (8000bdc <display_7SEG+0x318>)
 8000b02:	f000 ffaa 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000b06:	2200      	movs	r2, #0
 8000b08:	2102      	movs	r1, #2
 8000b0a:	4834      	ldr	r0, [pc, #208]	; (8000bdc <display_7SEG+0x318>)
 8000b0c:	f000 ffa5 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000b10:	2200      	movs	r2, #0
 8000b12:	2104      	movs	r1, #4
 8000b14:	4831      	ldr	r0, [pc, #196]	; (8000bdc <display_7SEG+0x318>)
 8000b16:	f000 ffa0 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	2108      	movs	r1, #8
 8000b1e:	482f      	ldr	r0, [pc, #188]	; (8000bdc <display_7SEG+0x318>)
 8000b20:	f000 ff9b 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000b24:	2201      	movs	r2, #1
 8000b26:	2110      	movs	r1, #16
 8000b28:	482c      	ldr	r0, [pc, #176]	; (8000bdc <display_7SEG+0x318>)
 8000b2a:	f000 ff96 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000b2e:	2201      	movs	r2, #1
 8000b30:	2120      	movs	r1, #32
 8000b32:	482a      	ldr	r0, [pc, #168]	; (8000bdc <display_7SEG+0x318>)
 8000b34:	f000 ff91 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000b38:	2201      	movs	r2, #1
 8000b3a:	2140      	movs	r1, #64	; 0x40
 8000b3c:	4827      	ldr	r0, [pc, #156]	; (8000bdc <display_7SEG+0x318>)
 8000b3e:	f000 ff8c 	bl	8001a5a <HAL_GPIO_WritePin>
							break;
 8000b42:	e047      	b.n	8000bd4 <display_7SEG+0x310>
						case 8:
							HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000b44:	2200      	movs	r2, #0
 8000b46:	2101      	movs	r1, #1
 8000b48:	4824      	ldr	r0, [pc, #144]	; (8000bdc <display_7SEG+0x318>)
 8000b4a:	f000 ff86 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2102      	movs	r1, #2
 8000b52:	4822      	ldr	r0, [pc, #136]	; (8000bdc <display_7SEG+0x318>)
 8000b54:	f000 ff81 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000b58:	2200      	movs	r2, #0
 8000b5a:	2104      	movs	r1, #4
 8000b5c:	481f      	ldr	r0, [pc, #124]	; (8000bdc <display_7SEG+0x318>)
 8000b5e:	f000 ff7c 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000b62:	2200      	movs	r2, #0
 8000b64:	2108      	movs	r1, #8
 8000b66:	481d      	ldr	r0, [pc, #116]	; (8000bdc <display_7SEG+0x318>)
 8000b68:	f000 ff77 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	2110      	movs	r1, #16
 8000b70:	481a      	ldr	r0, [pc, #104]	; (8000bdc <display_7SEG+0x318>)
 8000b72:	f000 ff72 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000b76:	2200      	movs	r2, #0
 8000b78:	2120      	movs	r1, #32
 8000b7a:	4818      	ldr	r0, [pc, #96]	; (8000bdc <display_7SEG+0x318>)
 8000b7c:	f000 ff6d 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000b80:	2200      	movs	r2, #0
 8000b82:	2140      	movs	r1, #64	; 0x40
 8000b84:	4815      	ldr	r0, [pc, #84]	; (8000bdc <display_7SEG+0x318>)
 8000b86:	f000 ff68 	bl	8001a5a <HAL_GPIO_WritePin>
							break;
 8000b8a:	e023      	b.n	8000bd4 <display_7SEG+0x310>
						case 9:
							HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	2101      	movs	r1, #1
 8000b90:	4812      	ldr	r0, [pc, #72]	; (8000bdc <display_7SEG+0x318>)
 8000b92:	f000 ff62 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000b96:	2200      	movs	r2, #0
 8000b98:	2102      	movs	r1, #2
 8000b9a:	4810      	ldr	r0, [pc, #64]	; (8000bdc <display_7SEG+0x318>)
 8000b9c:	f000 ff5d 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2104      	movs	r1, #4
 8000ba4:	480d      	ldr	r0, [pc, #52]	; (8000bdc <display_7SEG+0x318>)
 8000ba6:	f000 ff58 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000baa:	2200      	movs	r2, #0
 8000bac:	2108      	movs	r1, #8
 8000bae:	480b      	ldr	r0, [pc, #44]	; (8000bdc <display_7SEG+0x318>)
 8000bb0:	f000 ff53 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	2110      	movs	r1, #16
 8000bb8:	4808      	ldr	r0, [pc, #32]	; (8000bdc <display_7SEG+0x318>)
 8000bba:	f000 ff4e 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2120      	movs	r1, #32
 8000bc2:	4806      	ldr	r0, [pc, #24]	; (8000bdc <display_7SEG+0x318>)
 8000bc4:	f000 ff49 	bl	8001a5a <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000bc8:	2200      	movs	r2, #0
 8000bca:	2140      	movs	r1, #64	; 0x40
 8000bcc:	4803      	ldr	r0, [pc, #12]	; (8000bdc <display_7SEG+0x318>)
 8000bce:	f000 ff44 	bl	8001a5a <HAL_GPIO_WritePin>
							break;
 8000bd2:	bf00      	nop
			}
		}
 8000bd4:	bf00      	nop
 8000bd6:	3708      	adds	r7, #8
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	40010c00 	.word	0x40010c00

08000be0 <update7SEG>:

	void update7SEG( int index) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	2b03      	cmp	r3, #3
 8000bec:	d82d      	bhi.n	8000c4a <update7SEG+0x6a>
 8000bee:	a201      	add	r2, pc, #4	; (adr r2, 8000bf4 <update7SEG+0x14>)
 8000bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bf4:	08000c05 	.word	0x08000c05
 8000bf8:	08000c15 	.word	0x08000c15
 8000bfc:	08000c27 	.word	0x08000c27
 8000c00:	08000c39 	.word	0x08000c39
		switch (index) {
		case 0:
			clearAll_7SEG();
 8000c04:	f000 f8a2 	bl	8000d4c <clearAll_7SEG>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000c08:	2200      	movs	r2, #0
 8000c0a:	2180      	movs	r1, #128	; 0x80
 8000c0c:	4811      	ldr	r0, [pc, #68]	; (8000c54 <update7SEG+0x74>)
 8000c0e:	f000 ff24 	bl	8001a5a <HAL_GPIO_WritePin>
			break;
 8000c12:	e01a      	b.n	8000c4a <update7SEG+0x6a>
		case 1:
			clearAll_7SEG();
 8000c14:	f000 f89a 	bl	8000d4c <clearAll_7SEG>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c1e:	480d      	ldr	r0, [pc, #52]	; (8000c54 <update7SEG+0x74>)
 8000c20:	f000 ff1b 	bl	8001a5a <HAL_GPIO_WritePin>
			break;
 8000c24:	e011      	b.n	8000c4a <update7SEG+0x6a>
		case 2:
			clearAll_7SEG();
 8000c26:	f000 f891 	bl	8000d4c <clearAll_7SEG>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c30:	4808      	ldr	r0, [pc, #32]	; (8000c54 <update7SEG+0x74>)
 8000c32:	f000 ff12 	bl	8001a5a <HAL_GPIO_WritePin>
			break;
 8000c36:	e008      	b.n	8000c4a <update7SEG+0x6a>
		case 3:
			clearAll_7SEG();
 8000c38:	f000 f888 	bl	8000d4c <clearAll_7SEG>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c42:	4804      	ldr	r0, [pc, #16]	; (8000c54 <update7SEG+0x74>)
 8000c44:	f000 ff09 	bl	8001a5a <HAL_GPIO_WritePin>
			break;
 8000c48:	bf00      	nop
		}
	}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40010800 	.word	0x40010800

08000c58 <updateClockBuffer>:

	void updateClockBuffer() {
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
		led_buffer[0] = time_light1/10;
 8000c5c:	4b25      	ldr	r3, [pc, #148]	; (8000cf4 <updateClockBuffer+0x9c>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a25      	ldr	r2, [pc, #148]	; (8000cf8 <updateClockBuffer+0xa0>)
 8000c62:	fb82 1203 	smull	r1, r2, r2, r3
 8000c66:	1092      	asrs	r2, r2, #2
 8000c68:	17db      	asrs	r3, r3, #31
 8000c6a:	1ad3      	subs	r3, r2, r3
 8000c6c:	4a23      	ldr	r2, [pc, #140]	; (8000cfc <updateClockBuffer+0xa4>)
 8000c6e:	6013      	str	r3, [r2, #0]
		led_buffer[1] = time_light1%10;
 8000c70:	4b20      	ldr	r3, [pc, #128]	; (8000cf4 <updateClockBuffer+0x9c>)
 8000c72:	6819      	ldr	r1, [r3, #0]
 8000c74:	4b20      	ldr	r3, [pc, #128]	; (8000cf8 <updateClockBuffer+0xa0>)
 8000c76:	fb83 2301 	smull	r2, r3, r3, r1
 8000c7a:	109a      	asrs	r2, r3, #2
 8000c7c:	17cb      	asrs	r3, r1, #31
 8000c7e:	1ad2      	subs	r2, r2, r3
 8000c80:	4613      	mov	r3, r2
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	4413      	add	r3, r2
 8000c86:	005b      	lsls	r3, r3, #1
 8000c88:	1aca      	subs	r2, r1, r3
 8000c8a:	4b1c      	ldr	r3, [pc, #112]	; (8000cfc <updateClockBuffer+0xa4>)
 8000c8c:	605a      	str	r2, [r3, #4]
		led_buffer[2] = time_light2/10;
 8000c8e:	4b1c      	ldr	r3, [pc, #112]	; (8000d00 <updateClockBuffer+0xa8>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4a19      	ldr	r2, [pc, #100]	; (8000cf8 <updateClockBuffer+0xa0>)
 8000c94:	fb82 1203 	smull	r1, r2, r2, r3
 8000c98:	1092      	asrs	r2, r2, #2
 8000c9a:	17db      	asrs	r3, r3, #31
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	4a17      	ldr	r2, [pc, #92]	; (8000cfc <updateClockBuffer+0xa4>)
 8000ca0:	6093      	str	r3, [r2, #8]
		led_buffer[3] = time_light2%10;
 8000ca2:	4b17      	ldr	r3, [pc, #92]	; (8000d00 <updateClockBuffer+0xa8>)
 8000ca4:	6819      	ldr	r1, [r3, #0]
 8000ca6:	4b14      	ldr	r3, [pc, #80]	; (8000cf8 <updateClockBuffer+0xa0>)
 8000ca8:	fb83 2301 	smull	r2, r3, r3, r1
 8000cac:	109a      	asrs	r2, r3, #2
 8000cae:	17cb      	asrs	r3, r1, #31
 8000cb0:	1ad2      	subs	r2, r2, r3
 8000cb2:	4613      	mov	r3, r2
 8000cb4:	009b      	lsls	r3, r3, #2
 8000cb6:	4413      	add	r3, r2
 8000cb8:	005b      	lsls	r3, r3, #1
 8000cba:	1aca      	subs	r2, r1, r3
 8000cbc:	4b0f      	ldr	r3, [pc, #60]	; (8000cfc <updateClockBuffer+0xa4>)
 8000cbe:	60da      	str	r2, [r3, #12]

		// Display value 0 on the 1st led 7 segment if time light has 1 digit
		if (time_light1 <= 9) {
 8000cc0:	4b0c      	ldr	r3, [pc, #48]	; (8000cf4 <updateClockBuffer+0x9c>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	2b09      	cmp	r3, #9
 8000cc6:	dc06      	bgt.n	8000cd6 <updateClockBuffer+0x7e>
			led_buffer[0] = 0;
 8000cc8:	4b0c      	ldr	r3, [pc, #48]	; (8000cfc <updateClockBuffer+0xa4>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	601a      	str	r2, [r3, #0]
			led_buffer[1] = time_light1;
 8000cce:	4b09      	ldr	r3, [pc, #36]	; (8000cf4 <updateClockBuffer+0x9c>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4a0a      	ldr	r2, [pc, #40]	; (8000cfc <updateClockBuffer+0xa4>)
 8000cd4:	6053      	str	r3, [r2, #4]
		}

		// Display value 0 on the 3rd led 7 segment if time light has 1 digit
		if (time_light2 <= 9) {
 8000cd6:	4b0a      	ldr	r3, [pc, #40]	; (8000d00 <updateClockBuffer+0xa8>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	2b09      	cmp	r3, #9
 8000cdc:	dc06      	bgt.n	8000cec <updateClockBuffer+0x94>
			led_buffer[2] = 0;
 8000cde:	4b07      	ldr	r3, [pc, #28]	; (8000cfc <updateClockBuffer+0xa4>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	609a      	str	r2, [r3, #8]
			led_buffer[3] = time_light2;
 8000ce4:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <updateClockBuffer+0xa8>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a04      	ldr	r2, [pc, #16]	; (8000cfc <updateClockBuffer+0xa4>)
 8000cea:	60d3      	str	r3, [r2, #12]
		}
	}
 8000cec:	bf00      	nop
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bc80      	pop	{r7}
 8000cf2:	4770      	bx	lr
 8000cf4:	20000050 	.word	0x20000050
 8000cf8:	66666667 	.word	0x66666667
 8000cfc:	20000058 	.word	0x20000058
 8000d00:	20000054 	.word	0x20000054

08000d04 <clearALL_light>:

	void clearALL_light(){
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(RED_LED1_GPIO_Port, RED_LED1_Pin, SET);
 8000d08:	2201      	movs	r2, #1
 8000d0a:	2102      	movs	r1, #2
 8000d0c:	480e      	ldr	r0, [pc, #56]	; (8000d48 <clearALL_light+0x44>)
 8000d0e:	f000 fea4 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_LED1_GPIO_Port, AMBER_LED1_Pin, SET);
 8000d12:	2201      	movs	r2, #1
 8000d14:	2104      	movs	r1, #4
 8000d16:	480c      	ldr	r0, [pc, #48]	; (8000d48 <clearALL_light+0x44>)
 8000d18:	f000 fe9f 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin, SET);
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	2108      	movs	r1, #8
 8000d20:	4809      	ldr	r0, [pc, #36]	; (8000d48 <clearALL_light+0x44>)
 8000d22:	f000 fe9a 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED2_GPIO_Port, RED_LED2_Pin, SET);
 8000d26:	2201      	movs	r2, #1
 8000d28:	2110      	movs	r1, #16
 8000d2a:	4807      	ldr	r0, [pc, #28]	; (8000d48 <clearALL_light+0x44>)
 8000d2c:	f000 fe95 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_LED2_GPIO_Port, AMBER_LED2_Pin, SET);
 8000d30:	2201      	movs	r2, #1
 8000d32:	2120      	movs	r1, #32
 8000d34:	4804      	ldr	r0, [pc, #16]	; (8000d48 <clearALL_light+0x44>)
 8000d36:	f000 fe90 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED2_GPIO_Port, GREEN_LED2_Pin, SET);
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	2140      	movs	r1, #64	; 0x40
 8000d3e:	4802      	ldr	r0, [pc, #8]	; (8000d48 <clearALL_light+0x44>)
 8000d40:	f000 fe8b 	bl	8001a5a <HAL_GPIO_WritePin>
	}
 8000d44:	bf00      	nop
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	40010800 	.word	0x40010800

08000d4c <clearAll_7SEG>:

	void clearAll_7SEG(){
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000d50:	2201      	movs	r2, #1
 8000d52:	2180      	movs	r1, #128	; 0x80
 8000d54:	480b      	ldr	r0, [pc, #44]	; (8000d84 <clearAll_7SEG+0x38>)
 8000d56:	f000 fe80 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d60:	4808      	ldr	r0, [pc, #32]	; (8000d84 <clearAll_7SEG+0x38>)
 8000d62:	f000 fe7a 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000d66:	2201      	movs	r2, #1
 8000d68:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d6c:	4805      	ldr	r0, [pc, #20]	; (8000d84 <clearAll_7SEG+0x38>)
 8000d6e:	f000 fe74 	bl	8001a5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000d72:	2201      	movs	r2, #1
 8000d74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d78:	4802      	ldr	r0, [pc, #8]	; (8000d84 <clearAll_7SEG+0x38>)
 8000d7a:	f000 fe6e 	bl	8001a5a <HAL_GPIO_WritePin>
	}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	40010800 	.word	0x40010800

08000d88 <blink_red_led_2hz>:

	void blink_red_led_2hz(){
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
		if(timer4_flag == 1){
 8000d8c:	4b12      	ldr	r3, [pc, #72]	; (8000dd8 <blink_red_led_2hz+0x50>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d11f      	bne.n	8000dd4 <blink_red_led_2hz+0x4c>
			HAL_GPIO_TogglePin(RED_LED1_GPIO_Port, RED_LED1_Pin);
 8000d94:	2102      	movs	r1, #2
 8000d96:	4811      	ldr	r0, [pc, #68]	; (8000ddc <blink_red_led_2hz+0x54>)
 8000d98:	f000 fe77 	bl	8001a8a <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin, SET);
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	2108      	movs	r1, #8
 8000da0:	480e      	ldr	r0, [pc, #56]	; (8000ddc <blink_red_led_2hz+0x54>)
 8000da2:	f000 fe5a 	bl	8001a5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(AMBER_LED1_GPIO_Port, AMBER_LED1_Pin, SET);
 8000da6:	2201      	movs	r2, #1
 8000da8:	2104      	movs	r1, #4
 8000daa:	480c      	ldr	r0, [pc, #48]	; (8000ddc <blink_red_led_2hz+0x54>)
 8000dac:	f000 fe55 	bl	8001a5a <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(RED_LED2_GPIO_Port, RED_LED2_Pin);
 8000db0:	2110      	movs	r1, #16
 8000db2:	480a      	ldr	r0, [pc, #40]	; (8000ddc <blink_red_led_2hz+0x54>)
 8000db4:	f000 fe69 	bl	8001a8a <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin(GREEN_LED2_GPIO_Port, GREEN_LED2_Pin, SET);
 8000db8:	2201      	movs	r2, #1
 8000dba:	2140      	movs	r1, #64	; 0x40
 8000dbc:	4807      	ldr	r0, [pc, #28]	; (8000ddc <blink_red_led_2hz+0x54>)
 8000dbe:	f000 fe4c 	bl	8001a5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(AMBER_LED2_GPIO_Port,  AMBER_LED2_Pin, SET);
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	2120      	movs	r1, #32
 8000dc6:	4805      	ldr	r0, [pc, #20]	; (8000ddc <blink_red_led_2hz+0x54>)
 8000dc8:	f000 fe47 	bl	8001a5a <HAL_GPIO_WritePin>
			setTimer4(500);
 8000dcc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000dd0:	f000 fa1c 	bl	800120c <setTimer4>
		}
	}
 8000dd4:	bf00      	nop
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	200000c0 	.word	0x200000c0
 8000ddc:	40010800 	.word	0x40010800

08000de0 <blink_green_led_2hz>:

	void blink_green_led_2hz(){
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
		if(timer4_flag == 1){
 8000de4:	4b12      	ldr	r3, [pc, #72]	; (8000e30 <blink_green_led_2hz+0x50>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d11f      	bne.n	8000e2c <blink_green_led_2hz+0x4c>
			HAL_GPIO_WritePin(RED_LED1_GPIO_Port, RED_LED1_Pin, SET);
 8000dec:	2201      	movs	r2, #1
 8000dee:	2102      	movs	r1, #2
 8000df0:	4810      	ldr	r0, [pc, #64]	; (8000e34 <blink_green_led_2hz+0x54>)
 8000df2:	f000 fe32 	bl	8001a5a <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin);
 8000df6:	2108      	movs	r1, #8
 8000df8:	480e      	ldr	r0, [pc, #56]	; (8000e34 <blink_green_led_2hz+0x54>)
 8000dfa:	f000 fe46 	bl	8001a8a <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin(AMBER_LED1_GPIO_Port, AMBER_LED1_Pin, SET);
 8000dfe:	2201      	movs	r2, #1
 8000e00:	2104      	movs	r1, #4
 8000e02:	480c      	ldr	r0, [pc, #48]	; (8000e34 <blink_green_led_2hz+0x54>)
 8000e04:	f000 fe29 	bl	8001a5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED_LED2_GPIO_Port, RED_LED2_Pin, SET);
 8000e08:	2201      	movs	r2, #1
 8000e0a:	2110      	movs	r1, #16
 8000e0c:	4809      	ldr	r0, [pc, #36]	; (8000e34 <blink_green_led_2hz+0x54>)
 8000e0e:	f000 fe24 	bl	8001a5a <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(GREEN_LED2_GPIO_Port, GREEN_LED2_Pin);
 8000e12:	2140      	movs	r1, #64	; 0x40
 8000e14:	4807      	ldr	r0, [pc, #28]	; (8000e34 <blink_green_led_2hz+0x54>)
 8000e16:	f000 fe38 	bl	8001a8a <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin(AMBER_LED2_GPIO_Port,  AMBER_LED2_Pin, SET);
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	2120      	movs	r1, #32
 8000e1e:	4805      	ldr	r0, [pc, #20]	; (8000e34 <blink_green_led_2hz+0x54>)
 8000e20:	f000 fe1b 	bl	8001a5a <HAL_GPIO_WritePin>
			setTimer4(500);
 8000e24:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e28:	f000 f9f0 	bl	800120c <setTimer4>
		}
	}
 8000e2c:	bf00      	nop
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	200000c0 	.word	0x200000c0
 8000e34:	40010800 	.word	0x40010800

08000e38 <blink_amber_led_2hz>:

	void blink_amber_led_2hz(){
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
		if(timer4_flag == 1){
 8000e3c:	4b12      	ldr	r3, [pc, #72]	; (8000e88 <blink_amber_led_2hz+0x50>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d11f      	bne.n	8000e84 <blink_amber_led_2hz+0x4c>
			HAL_GPIO_WritePin(RED_LED1_GPIO_Port, RED_LED1_Pin, SET);
 8000e44:	2201      	movs	r2, #1
 8000e46:	2102      	movs	r1, #2
 8000e48:	4810      	ldr	r0, [pc, #64]	; (8000e8c <blink_amber_led_2hz+0x54>)
 8000e4a:	f000 fe06 	bl	8001a5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin, SET);
 8000e4e:	2201      	movs	r2, #1
 8000e50:	2108      	movs	r1, #8
 8000e52:	480e      	ldr	r0, [pc, #56]	; (8000e8c <blink_amber_led_2hz+0x54>)
 8000e54:	f000 fe01 	bl	8001a5a <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(AMBER_LED1_GPIO_Port, AMBER_LED1_Pin);
 8000e58:	2104      	movs	r1, #4
 8000e5a:	480c      	ldr	r0, [pc, #48]	; (8000e8c <blink_amber_led_2hz+0x54>)
 8000e5c:	f000 fe15 	bl	8001a8a <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin(RED_LED2_GPIO_Port, RED_LED2_Pin, SET);
 8000e60:	2201      	movs	r2, #1
 8000e62:	2110      	movs	r1, #16
 8000e64:	4809      	ldr	r0, [pc, #36]	; (8000e8c <blink_amber_led_2hz+0x54>)
 8000e66:	f000 fdf8 	bl	8001a5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_LED2_GPIO_Port, GREEN_LED2_Pin, SET);
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	2140      	movs	r1, #64	; 0x40
 8000e6e:	4807      	ldr	r0, [pc, #28]	; (8000e8c <blink_amber_led_2hz+0x54>)
 8000e70:	f000 fdf3 	bl	8001a5a <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(AMBER_LED2_GPIO_Port,  AMBER_LED2_Pin);
 8000e74:	2120      	movs	r1, #32
 8000e76:	4805      	ldr	r0, [pc, #20]	; (8000e8c <blink_amber_led_2hz+0x54>)
 8000e78:	f000 fe07 	bl	8001a8a <HAL_GPIO_TogglePin>
			setTimer4(500);
 8000e7c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e80:	f000 f9c4 	bl	800120c <setTimer4>
		}
	}
 8000e84:	bf00      	nop
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	200000c0 	.word	0x200000c0
 8000e8c:	40010800 	.word	0x40010800

08000e90 <check_button3>:

	void check_button3(){
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
		if(isButton3_pressed()){
 8000e94:	f7ff f97e 	bl	8000194 <isButton3_pressed>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d00b      	beq.n	8000eb6 <check_button3+0x26>
			duration_red = temp_duration_red;
 8000e9e:	4b07      	ldr	r3, [pc, #28]	; (8000ebc <check_button3+0x2c>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4a07      	ldr	r2, [pc, #28]	; (8000ec0 <check_button3+0x30>)
 8000ea4:	6013      	str	r3, [r2, #0]
			duration_green = temp_duration_green;
 8000ea6:	4b07      	ldr	r3, [pc, #28]	; (8000ec4 <check_button3+0x34>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	4a07      	ldr	r2, [pc, #28]	; (8000ec8 <check_button3+0x38>)
 8000eac:	6013      	str	r3, [r2, #0]
			duration_amber = temp_duration_amber;
 8000eae:	4b07      	ldr	r3, [pc, #28]	; (8000ecc <check_button3+0x3c>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a07      	ldr	r2, [pc, #28]	; (8000ed0 <check_button3+0x40>)
 8000eb4:	6013      	str	r3, [r2, #0]
		}
	}
 8000eb6:	bf00      	nop
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	20000044 	.word	0x20000044
 8000ec0:	20000038 	.word	0x20000038
 8000ec4:	20000048 	.word	0x20000048
 8000ec8:	2000003c 	.word	0x2000003c
 8000ecc:	2000004c 	.word	0x2000004c
 8000ed0:	20000040 	.word	0x20000040

08000ed4 <check_valid_duration>:

	int check_valid_duration(){
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
		int total = duration_amber + duration_green;
 8000eda:	4b0a      	ldr	r3, [pc, #40]	; (8000f04 <check_valid_duration+0x30>)
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	4b0a      	ldr	r3, [pc, #40]	; (8000f08 <check_valid_duration+0x34>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4413      	add	r3, r2
 8000ee4:	607b      	str	r3, [r7, #4]
		if(!(duration_red = total)){
 8000ee6:	4a09      	ldr	r2, [pc, #36]	; (8000f0c <check_valid_duration+0x38>)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6013      	str	r3, [r2, #0]
 8000eec:	4b07      	ldr	r3, [pc, #28]	; (8000f0c <check_valid_duration+0x38>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d101      	bne.n	8000ef8 <check_valid_duration+0x24>
			return 0;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	e000      	b.n	8000efa <check_valid_duration+0x26>
		}
		return 1;
 8000ef8:	2301      	movs	r3, #1
	}
 8000efa:	4618      	mov	r0, r3
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bc80      	pop	{r7}
 8000f02:	4770      	bx	lr
 8000f04:	20000040 	.word	0x20000040
 8000f08:	2000003c 	.word	0x2000003c
 8000f0c:	20000038 	.word	0x20000038

08000f10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f14:	f000 faa0 	bl	8001458 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f18:	f000 f828 	bl	8000f6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8000f1c:	f000 f862 	bl	8000fe4 <MX_TIM2_Init>
  MX_GPIO_Init();
 8000f20:	f000 f8ac 	bl	800107c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f24:	480d      	ldr	r0, [pc, #52]	; (8000f5c <main+0x4c>)
 8000f26:	f001 f9f5 	bl	8002314 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  status = INIT;
 8000f2a:	4b0d      	ldr	r3, [pc, #52]	; (8000f60 <main+0x50>)
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	601a      	str	r2, [r3, #0]
  time_light1 = 5;
 8000f30:	4b0c      	ldr	r3, [pc, #48]	; (8000f64 <main+0x54>)
 8000f32:	2205      	movs	r2, #5
 8000f34:	601a      	str	r2, [r3, #0]
  time_light2 = 3;
 8000f36:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <main+0x58>)
 8000f38:	2203      	movs	r2, #3
 8000f3a:	601a      	str	r2, [r3, #0]
  setTimer2(250);
 8000f3c:	20fa      	movs	r0, #250	; 0xfa
 8000f3e:	f000 f92d 	bl	800119c <setTimer2>
  setTimer3(1000);
 8000f42:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f46:	f000 f945 	bl	80011d4 <setTimer3>
  setTimer4(500);
 8000f4a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f4e:	f000 f95d 	bl	800120c <setTimer4>

  while (1)
  {
	  fms_manual_run();
 8000f52:	f7ff fa39 	bl	80003c8 <fms_manual_run>
	  fmsRun();
 8000f56:	f7ff fb2f 	bl	80005b8 <fmsRun>
	  fms_manual_run();
 8000f5a:	e7fa      	b.n	8000f52 <main+0x42>
 8000f5c:	200000c4 	.word	0x200000c4
 8000f60:	20000034 	.word	0x20000034
 8000f64:	20000050 	.word	0x20000050
 8000f68:	20000054 	.word	0x20000054

08000f6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b090      	sub	sp, #64	; 0x40
 8000f70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f72:	f107 0318 	add.w	r3, r7, #24
 8000f76:	2228      	movs	r2, #40	; 0x28
 8000f78:	2100      	movs	r1, #0
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f001 fd86 	bl	8002a8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f80:	1d3b      	adds	r3, r7, #4
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	605a      	str	r2, [r3, #4]
 8000f88:	609a      	str	r2, [r3, #8]
 8000f8a:	60da      	str	r2, [r3, #12]
 8000f8c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f8e:	2302      	movs	r3, #2
 8000f90:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f92:	2301      	movs	r3, #1
 8000f94:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f96:	2310      	movs	r3, #16
 8000f98:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f9e:	f107 0318 	add.w	r3, r7, #24
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f000 fd8a 	bl	8001abc <HAL_RCC_OscConfig>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000fae:	f000 f8d3 	bl	8001158 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fb2:	230f      	movs	r3, #15
 8000fb4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fc6:	1d3b      	adds	r3, r7, #4
 8000fc8:	2100      	movs	r1, #0
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f000 fff6 	bl	8001fbc <HAL_RCC_ClockConfig>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000fd6:	f000 f8bf 	bl	8001158 <Error_Handler>
  }
}
 8000fda:	bf00      	nop
 8000fdc:	3740      	adds	r7, #64	; 0x40
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
	...

08000fe4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fea:	f107 0308 	add.w	r3, r7, #8
 8000fee:	2200      	movs	r2, #0
 8000ff0:	601a      	str	r2, [r3, #0]
 8000ff2:	605a      	str	r2, [r3, #4]
 8000ff4:	609a      	str	r2, [r3, #8]
 8000ff6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ff8:	463b      	mov	r3, r7
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]
 8000ffe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001000:	4b1d      	ldr	r3, [pc, #116]	; (8001078 <MX_TIM2_Init+0x94>)
 8001002:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001006:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001008:	4b1b      	ldr	r3, [pc, #108]	; (8001078 <MX_TIM2_Init+0x94>)
 800100a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800100e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001010:	4b19      	ldr	r3, [pc, #100]	; (8001078 <MX_TIM2_Init+0x94>)
 8001012:	2200      	movs	r2, #0
 8001014:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001016:	4b18      	ldr	r3, [pc, #96]	; (8001078 <MX_TIM2_Init+0x94>)
 8001018:	2209      	movs	r2, #9
 800101a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800101c:	4b16      	ldr	r3, [pc, #88]	; (8001078 <MX_TIM2_Init+0x94>)
 800101e:	2200      	movs	r2, #0
 8001020:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001022:	4b15      	ldr	r3, [pc, #84]	; (8001078 <MX_TIM2_Init+0x94>)
 8001024:	2200      	movs	r2, #0
 8001026:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001028:	4813      	ldr	r0, [pc, #76]	; (8001078 <MX_TIM2_Init+0x94>)
 800102a:	f001 f923 	bl	8002274 <HAL_TIM_Base_Init>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001034:	f000 f890 	bl	8001158 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001038:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800103c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800103e:	f107 0308 	add.w	r3, r7, #8
 8001042:	4619      	mov	r1, r3
 8001044:	480c      	ldr	r0, [pc, #48]	; (8001078 <MX_TIM2_Init+0x94>)
 8001046:	f001 fab9 	bl	80025bc <HAL_TIM_ConfigClockSource>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001050:	f000 f882 	bl	8001158 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001054:	2300      	movs	r3, #0
 8001056:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001058:	2300      	movs	r3, #0
 800105a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800105c:	463b      	mov	r3, r7
 800105e:	4619      	mov	r1, r3
 8001060:	4805      	ldr	r0, [pc, #20]	; (8001078 <MX_TIM2_Init+0x94>)
 8001062:	f001 fc85 	bl	8002970 <HAL_TIMEx_MasterConfigSynchronization>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800106c:	f000 f874 	bl	8001158 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001070:	bf00      	nop
 8001072:	3718      	adds	r7, #24
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	200000c4 	.word	0x200000c4

0800107c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b086      	sub	sp, #24
 8001080:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001082:	f107 0308 	add.w	r3, r7, #8
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	605a      	str	r2, [r3, #4]
 800108c:	609a      	str	r2, [r3, #8]
 800108e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001090:	4b28      	ldr	r3, [pc, #160]	; (8001134 <MX_GPIO_Init+0xb8>)
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	4a27      	ldr	r2, [pc, #156]	; (8001134 <MX_GPIO_Init+0xb8>)
 8001096:	f043 0304 	orr.w	r3, r3, #4
 800109a:	6193      	str	r3, [r2, #24]
 800109c:	4b25      	ldr	r3, [pc, #148]	; (8001134 <MX_GPIO_Init+0xb8>)
 800109e:	699b      	ldr	r3, [r3, #24]
 80010a0:	f003 0304 	and.w	r3, r3, #4
 80010a4:	607b      	str	r3, [r7, #4]
 80010a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a8:	4b22      	ldr	r3, [pc, #136]	; (8001134 <MX_GPIO_Init+0xb8>)
 80010aa:	699b      	ldr	r3, [r3, #24]
 80010ac:	4a21      	ldr	r2, [pc, #132]	; (8001134 <MX_GPIO_Init+0xb8>)
 80010ae:	f043 0308 	orr.w	r3, r3, #8
 80010b2:	6193      	str	r3, [r2, #24]
 80010b4:	4b1f      	ldr	r3, [pc, #124]	; (8001134 <MX_GPIO_Init+0xb8>)
 80010b6:	699b      	ldr	r3, [r3, #24]
 80010b8:	f003 0308 	and.w	r3, r3, #8
 80010bc:	603b      	str	r3, [r7, #0]
 80010be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_LED1_Pin|AMBER_LED1_Pin|GREEN_LED1_Pin|RED_LED2_Pin
 80010c0:	2200      	movs	r2, #0
 80010c2:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80010c6:	481c      	ldr	r0, [pc, #112]	; (8001138 <MX_GPIO_Init+0xbc>)
 80010c8:	f000 fcc7 	bl	8001a5a <HAL_GPIO_WritePin>
                          |AMBER_LED2_Pin|GREEN_LED2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 80010cc:	2200      	movs	r2, #0
 80010ce:	217f      	movs	r1, #127	; 0x7f
 80010d0:	481a      	ldr	r0, [pc, #104]	; (800113c <MX_GPIO_Init+0xc0>)
 80010d2:	f000 fcc2 	bl	8001a5a <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RED_LED1_Pin AMBER_LED1_Pin GREEN_LED1_Pin RED_LED2_Pin
                           AMBER_LED2_Pin GREEN_LED2_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = RED_LED1_Pin|AMBER_LED1_Pin|GREEN_LED1_Pin|RED_LED2_Pin
 80010d6:	f240 73fe 	movw	r3, #2046	; 0x7fe
 80010da:	60bb      	str	r3, [r7, #8]
                          |AMBER_LED2_Pin|GREEN_LED2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010dc:	2301      	movs	r3, #1
 80010de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e0:	2300      	movs	r3, #0
 80010e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e4:	2302      	movs	r3, #2
 80010e6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e8:	f107 0308 	add.w	r3, r7, #8
 80010ec:	4619      	mov	r1, r3
 80010ee:	4812      	ldr	r0, [pc, #72]	; (8001138 <MX_GPIO_Init+0xbc>)
 80010f0:	f000 fb22 	bl	8001738 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 80010f4:	237f      	movs	r3, #127	; 0x7f
 80010f6:	60bb      	str	r3, [r7, #8]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f8:	2301      	movs	r3, #1
 80010fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001100:	2302      	movs	r3, #2
 8001102:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001104:	f107 0308 	add.w	r3, r7, #8
 8001108:	4619      	mov	r1, r3
 800110a:	480c      	ldr	r0, [pc, #48]	; (800113c <MX_GPIO_Init+0xc0>)
 800110c:	f000 fb14 	bl	8001738 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_3_Pin BUTTON_1_Pin BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_3_Pin|BUTTON_1_Pin|BUTTON_2_Pin;
 8001110:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001114:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001116:	2300      	movs	r3, #0
 8001118:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800111a:	2301      	movs	r3, #1
 800111c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800111e:	f107 0308 	add.w	r3, r7, #8
 8001122:	4619      	mov	r1, r3
 8001124:	4805      	ldr	r0, [pc, #20]	; (800113c <MX_GPIO_Init+0xc0>)
 8001126:	f000 fb07 	bl	8001738 <HAL_GPIO_Init>

}
 800112a:	bf00      	nop
 800112c:	3718      	adds	r7, #24
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40021000 	.word	0x40021000
 8001138:	40010800 	.word	0x40010800
 800113c:	40010c00 	.word	0x40010c00

08001140 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
	timerRun();
 8001148:	f000 f87c 	bl	8001244 <timerRun>
	getKeyInput();
 800114c:	f7ff f856 	bl	80001fc <getKeyInput>
}
 8001150:	bf00      	nop
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}

08001158 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800115c:	b672      	cpsid	i
}
 800115e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001160:	e7fe      	b.n	8001160 <Error_Handler+0x8>
	...

08001164 <setTimer1>:

int timer4_counter = 0;
int timer4_flag = 0;


void setTimer1(int duration) {
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/10;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4a08      	ldr	r2, [pc, #32]	; (8001190 <setTimer1+0x2c>)
 8001170:	fb82 1203 	smull	r1, r2, r2, r3
 8001174:	1092      	asrs	r2, r2, #2
 8001176:	17db      	asrs	r3, r3, #31
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	4a06      	ldr	r2, [pc, #24]	; (8001194 <setTimer1+0x30>)
 800117c:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 800117e:	4b06      	ldr	r3, [pc, #24]	; (8001198 <setTimer1+0x34>)
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
}
 8001184:	bf00      	nop
 8001186:	370c      	adds	r7, #12
 8001188:	46bd      	mov	sp, r7
 800118a:	bc80      	pop	{r7}
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	66666667 	.word	0x66666667
 8001194:	200000a4 	.word	0x200000a4
 8001198:	200000a8 	.word	0x200000a8

0800119c <setTimer2>:

void setTimer2(int duration) {
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/10;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	4a08      	ldr	r2, [pc, #32]	; (80011c8 <setTimer2+0x2c>)
 80011a8:	fb82 1203 	smull	r1, r2, r2, r3
 80011ac:	1092      	asrs	r2, r2, #2
 80011ae:	17db      	asrs	r3, r3, #31
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	4a06      	ldr	r2, [pc, #24]	; (80011cc <setTimer2+0x30>)
 80011b4:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 80011b6:	4b06      	ldr	r3, [pc, #24]	; (80011d0 <setTimer2+0x34>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
}
 80011bc:	bf00      	nop
 80011be:	370c      	adds	r7, #12
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bc80      	pop	{r7}
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	66666667 	.word	0x66666667
 80011cc:	200000ac 	.word	0x200000ac
 80011d0:	200000b0 	.word	0x200000b0

080011d4 <setTimer3>:

void setTimer3(int duration) {
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
	timer3_counter = duration/10;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4a08      	ldr	r2, [pc, #32]	; (8001200 <setTimer3+0x2c>)
 80011e0:	fb82 1203 	smull	r1, r2, r2, r3
 80011e4:	1092      	asrs	r2, r2, #2
 80011e6:	17db      	asrs	r3, r3, #31
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	4a06      	ldr	r2, [pc, #24]	; (8001204 <setTimer3+0x30>)
 80011ec:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 80011ee:	4b06      	ldr	r3, [pc, #24]	; (8001208 <setTimer3+0x34>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
}
 80011f4:	bf00      	nop
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	66666667 	.word	0x66666667
 8001204:	200000b4 	.word	0x200000b4
 8001208:	200000b8 	.word	0x200000b8

0800120c <setTimer4>:

void setTimer4(int duration) {
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
	timer4_counter = duration/10;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	4a08      	ldr	r2, [pc, #32]	; (8001238 <setTimer4+0x2c>)
 8001218:	fb82 1203 	smull	r1, r2, r2, r3
 800121c:	1092      	asrs	r2, r2, #2
 800121e:	17db      	asrs	r3, r3, #31
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	4a06      	ldr	r2, [pc, #24]	; (800123c <setTimer4+0x30>)
 8001224:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 8001226:	4b06      	ldr	r3, [pc, #24]	; (8001240 <setTimer4+0x34>)
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
}
 800122c:	bf00      	nop
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	bc80      	pop	{r7}
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	66666667 	.word	0x66666667
 800123c:	200000bc 	.word	0x200000bc
 8001240:	200000c0 	.word	0x200000c0

08001244 <timerRun>:



void timerRun() {
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
		if (timer1_counter > 0) {
 8001248:	4b21      	ldr	r3, [pc, #132]	; (80012d0 <timerRun+0x8c>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	dd0b      	ble.n	8001268 <timerRun+0x24>
			 timer1_counter--;
 8001250:	4b1f      	ldr	r3, [pc, #124]	; (80012d0 <timerRun+0x8c>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	3b01      	subs	r3, #1
 8001256:	4a1e      	ldr	r2, [pc, #120]	; (80012d0 <timerRun+0x8c>)
 8001258:	6013      	str	r3, [r2, #0]
			 if(timer1_counter <= 0) {
 800125a:	4b1d      	ldr	r3, [pc, #116]	; (80012d0 <timerRun+0x8c>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	dc02      	bgt.n	8001268 <timerRun+0x24>
				 timer1_flag = 1;
 8001262:	4b1c      	ldr	r3, [pc, #112]	; (80012d4 <timerRun+0x90>)
 8001264:	2201      	movs	r2, #1
 8001266:	601a      	str	r2, [r3, #0]
			 }
		}

		if (timer2_counter > 0) {
 8001268:	4b1b      	ldr	r3, [pc, #108]	; (80012d8 <timerRun+0x94>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	dd0b      	ble.n	8001288 <timerRun+0x44>
			 timer2_counter--;
 8001270:	4b19      	ldr	r3, [pc, #100]	; (80012d8 <timerRun+0x94>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	3b01      	subs	r3, #1
 8001276:	4a18      	ldr	r2, [pc, #96]	; (80012d8 <timerRun+0x94>)
 8001278:	6013      	str	r3, [r2, #0]
			 if(timer2_counter <= 0) {
 800127a:	4b17      	ldr	r3, [pc, #92]	; (80012d8 <timerRun+0x94>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	2b00      	cmp	r3, #0
 8001280:	dc02      	bgt.n	8001288 <timerRun+0x44>
				 timer2_flag = 1;
 8001282:	4b16      	ldr	r3, [pc, #88]	; (80012dc <timerRun+0x98>)
 8001284:	2201      	movs	r2, #1
 8001286:	601a      	str	r2, [r3, #0]
			 }
		}

		if (timer3_counter > 0) {
 8001288:	4b15      	ldr	r3, [pc, #84]	; (80012e0 <timerRun+0x9c>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	dd0b      	ble.n	80012a8 <timerRun+0x64>
			 timer3_counter--;
 8001290:	4b13      	ldr	r3, [pc, #76]	; (80012e0 <timerRun+0x9c>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	3b01      	subs	r3, #1
 8001296:	4a12      	ldr	r2, [pc, #72]	; (80012e0 <timerRun+0x9c>)
 8001298:	6013      	str	r3, [r2, #0]
			 if(timer3_counter <= 0) {
 800129a:	4b11      	ldr	r3, [pc, #68]	; (80012e0 <timerRun+0x9c>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	dc02      	bgt.n	80012a8 <timerRun+0x64>
				 timer3_flag = 1;
 80012a2:	4b10      	ldr	r3, [pc, #64]	; (80012e4 <timerRun+0xa0>)
 80012a4:	2201      	movs	r2, #1
 80012a6:	601a      	str	r2, [r3, #0]
			 }
		}

		if (timer4_counter > 0) {
 80012a8:	4b0f      	ldr	r3, [pc, #60]	; (80012e8 <timerRun+0xa4>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	dd0b      	ble.n	80012c8 <timerRun+0x84>
			 timer4_counter--;
 80012b0:	4b0d      	ldr	r3, [pc, #52]	; (80012e8 <timerRun+0xa4>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	3b01      	subs	r3, #1
 80012b6:	4a0c      	ldr	r2, [pc, #48]	; (80012e8 <timerRun+0xa4>)
 80012b8:	6013      	str	r3, [r2, #0]
			 if(timer4_counter <= 0) {
 80012ba:	4b0b      	ldr	r3, [pc, #44]	; (80012e8 <timerRun+0xa4>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	dc02      	bgt.n	80012c8 <timerRun+0x84>
				 timer4_flag = 1;
 80012c2:	4b0a      	ldr	r3, [pc, #40]	; (80012ec <timerRun+0xa8>)
 80012c4:	2201      	movs	r2, #1
 80012c6:	601a      	str	r2, [r3, #0]
			 }
		}
}
 80012c8:	bf00      	nop
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bc80      	pop	{r7}
 80012ce:	4770      	bx	lr
 80012d0:	200000a4 	.word	0x200000a4
 80012d4:	200000a8 	.word	0x200000a8
 80012d8:	200000ac 	.word	0x200000ac
 80012dc:	200000b0 	.word	0x200000b0
 80012e0:	200000b4 	.word	0x200000b4
 80012e4:	200000b8 	.word	0x200000b8
 80012e8:	200000bc 	.word	0x200000bc
 80012ec:	200000c0 	.word	0x200000c0

080012f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b085      	sub	sp, #20
 80012f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012f6:	4b15      	ldr	r3, [pc, #84]	; (800134c <HAL_MspInit+0x5c>)
 80012f8:	699b      	ldr	r3, [r3, #24]
 80012fa:	4a14      	ldr	r2, [pc, #80]	; (800134c <HAL_MspInit+0x5c>)
 80012fc:	f043 0301 	orr.w	r3, r3, #1
 8001300:	6193      	str	r3, [r2, #24]
 8001302:	4b12      	ldr	r3, [pc, #72]	; (800134c <HAL_MspInit+0x5c>)
 8001304:	699b      	ldr	r3, [r3, #24]
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	60bb      	str	r3, [r7, #8]
 800130c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800130e:	4b0f      	ldr	r3, [pc, #60]	; (800134c <HAL_MspInit+0x5c>)
 8001310:	69db      	ldr	r3, [r3, #28]
 8001312:	4a0e      	ldr	r2, [pc, #56]	; (800134c <HAL_MspInit+0x5c>)
 8001314:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001318:	61d3      	str	r3, [r2, #28]
 800131a:	4b0c      	ldr	r3, [pc, #48]	; (800134c <HAL_MspInit+0x5c>)
 800131c:	69db      	ldr	r3, [r3, #28]
 800131e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001326:	4b0a      	ldr	r3, [pc, #40]	; (8001350 <HAL_MspInit+0x60>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001332:	60fb      	str	r3, [r7, #12]
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	4a04      	ldr	r2, [pc, #16]	; (8001350 <HAL_MspInit+0x60>)
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001342:	bf00      	nop
 8001344:	3714      	adds	r7, #20
 8001346:	46bd      	mov	sp, r7
 8001348:	bc80      	pop	{r7}
 800134a:	4770      	bx	lr
 800134c:	40021000 	.word	0x40021000
 8001350:	40010000 	.word	0x40010000

08001354 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001364:	d113      	bne.n	800138e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001366:	4b0c      	ldr	r3, [pc, #48]	; (8001398 <HAL_TIM_Base_MspInit+0x44>)
 8001368:	69db      	ldr	r3, [r3, #28]
 800136a:	4a0b      	ldr	r2, [pc, #44]	; (8001398 <HAL_TIM_Base_MspInit+0x44>)
 800136c:	f043 0301 	orr.w	r3, r3, #1
 8001370:	61d3      	str	r3, [r2, #28]
 8001372:	4b09      	ldr	r3, [pc, #36]	; (8001398 <HAL_TIM_Base_MspInit+0x44>)
 8001374:	69db      	ldr	r3, [r3, #28]
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800137e:	2200      	movs	r2, #0
 8001380:	2100      	movs	r1, #0
 8001382:	201c      	movs	r0, #28
 8001384:	f000 f9a1 	bl	80016ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001388:	201c      	movs	r0, #28
 800138a:	f000 f9ba 	bl	8001702 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800138e:	bf00      	nop
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	40021000 	.word	0x40021000

0800139c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013a0:	e7fe      	b.n	80013a0 <NMI_Handler+0x4>

080013a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013a2:	b480      	push	{r7}
 80013a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013a6:	e7fe      	b.n	80013a6 <HardFault_Handler+0x4>

080013a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013ac:	e7fe      	b.n	80013ac <MemManage_Handler+0x4>

080013ae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013ae:	b480      	push	{r7}
 80013b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013b2:	e7fe      	b.n	80013b2 <BusFault_Handler+0x4>

080013b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b8:	e7fe      	b.n	80013b8 <UsageFault_Handler+0x4>

080013ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013ba:	b480      	push	{r7}
 80013bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013be:	bf00      	nop
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bc80      	pop	{r7}
 80013c4:	4770      	bx	lr

080013c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013c6:	b480      	push	{r7}
 80013c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013ca:	bf00      	nop
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bc80      	pop	{r7}
 80013d0:	4770      	bx	lr

080013d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013d2:	b480      	push	{r7}
 80013d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013d6:	bf00      	nop
 80013d8:	46bd      	mov	sp, r7
 80013da:	bc80      	pop	{r7}
 80013dc:	4770      	bx	lr

080013de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013e2:	f000 f87f 	bl	80014e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
	...

080013ec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013f0:	4802      	ldr	r0, [pc, #8]	; (80013fc <TIM2_IRQHandler+0x10>)
 80013f2:	f000 ffdb 	bl	80023ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80013f6:	bf00      	nop
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	200000c4 	.word	0x200000c4

08001400 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	bc80      	pop	{r7}
 800140a:	4770      	bx	lr

0800140c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800140c:	f7ff fff8 	bl	8001400 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001410:	480b      	ldr	r0, [pc, #44]	; (8001440 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001412:	490c      	ldr	r1, [pc, #48]	; (8001444 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001414:	4a0c      	ldr	r2, [pc, #48]	; (8001448 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001416:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001418:	e002      	b.n	8001420 <LoopCopyDataInit>

0800141a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800141a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800141c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800141e:	3304      	adds	r3, #4

08001420 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001420:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001422:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001424:	d3f9      	bcc.n	800141a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001426:	4a09      	ldr	r2, [pc, #36]	; (800144c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001428:	4c09      	ldr	r4, [pc, #36]	; (8001450 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800142a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800142c:	e001      	b.n	8001432 <LoopFillZerobss>

0800142e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800142e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001430:	3204      	adds	r2, #4

08001432 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001432:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001434:	d3fb      	bcc.n	800142e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001436:	f001 fb05 	bl	8002a44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800143a:	f7ff fd69 	bl	8000f10 <main>
  bx lr
 800143e:	4770      	bx	lr
  ldr r0, =_sdata
 8001440:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001444:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001448:	08002ae4 	.word	0x08002ae4
  ldr r2, =_sbss
 800144c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001450:	20000110 	.word	0x20000110

08001454 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001454:	e7fe      	b.n	8001454 <ADC1_2_IRQHandler>
	...

08001458 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800145c:	4b08      	ldr	r3, [pc, #32]	; (8001480 <HAL_Init+0x28>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a07      	ldr	r2, [pc, #28]	; (8001480 <HAL_Init+0x28>)
 8001462:	f043 0310 	orr.w	r3, r3, #16
 8001466:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001468:	2003      	movs	r0, #3
 800146a:	f000 f923 	bl	80016b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800146e:	200f      	movs	r0, #15
 8001470:	f000 f808 	bl	8001484 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001474:	f7ff ff3c 	bl	80012f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	40022000 	.word	0x40022000

08001484 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800148c:	4b12      	ldr	r3, [pc, #72]	; (80014d8 <HAL_InitTick+0x54>)
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	4b12      	ldr	r3, [pc, #72]	; (80014dc <HAL_InitTick+0x58>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	4619      	mov	r1, r3
 8001496:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800149a:	fbb3 f3f1 	udiv	r3, r3, r1
 800149e:	fbb2 f3f3 	udiv	r3, r2, r3
 80014a2:	4618      	mov	r0, r3
 80014a4:	f000 f93b 	bl	800171e <HAL_SYSTICK_Config>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e00e      	b.n	80014d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2b0f      	cmp	r3, #15
 80014b6:	d80a      	bhi.n	80014ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014b8:	2200      	movs	r2, #0
 80014ba:	6879      	ldr	r1, [r7, #4]
 80014bc:	f04f 30ff 	mov.w	r0, #4294967295
 80014c0:	f000 f903 	bl	80016ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014c4:	4a06      	ldr	r2, [pc, #24]	; (80014e0 <HAL_InitTick+0x5c>)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014ca:	2300      	movs	r3, #0
 80014cc:	e000      	b.n	80014d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	20000068 	.word	0x20000068
 80014dc:	20000070 	.word	0x20000070
 80014e0:	2000006c 	.word	0x2000006c

080014e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014e8:	4b05      	ldr	r3, [pc, #20]	; (8001500 <HAL_IncTick+0x1c>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	461a      	mov	r2, r3
 80014ee:	4b05      	ldr	r3, [pc, #20]	; (8001504 <HAL_IncTick+0x20>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4413      	add	r3, r2
 80014f4:	4a03      	ldr	r2, [pc, #12]	; (8001504 <HAL_IncTick+0x20>)
 80014f6:	6013      	str	r3, [r2, #0]
}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bc80      	pop	{r7}
 80014fe:	4770      	bx	lr
 8001500:	20000070 	.word	0x20000070
 8001504:	2000010c 	.word	0x2000010c

08001508 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  return uwTick;
 800150c:	4b02      	ldr	r3, [pc, #8]	; (8001518 <HAL_GetTick+0x10>)
 800150e:	681b      	ldr	r3, [r3, #0]
}
 8001510:	4618      	mov	r0, r3
 8001512:	46bd      	mov	sp, r7
 8001514:	bc80      	pop	{r7}
 8001516:	4770      	bx	lr
 8001518:	2000010c 	.word	0x2000010c

0800151c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	f003 0307 	and.w	r3, r3, #7
 800152a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800152c:	4b0c      	ldr	r3, [pc, #48]	; (8001560 <__NVIC_SetPriorityGrouping+0x44>)
 800152e:	68db      	ldr	r3, [r3, #12]
 8001530:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001532:	68ba      	ldr	r2, [r7, #8]
 8001534:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001538:	4013      	ands	r3, r2
 800153a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001544:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001548:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800154c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800154e:	4a04      	ldr	r2, [pc, #16]	; (8001560 <__NVIC_SetPriorityGrouping+0x44>)
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	60d3      	str	r3, [r2, #12]
}
 8001554:	bf00      	nop
 8001556:	3714      	adds	r7, #20
 8001558:	46bd      	mov	sp, r7
 800155a:	bc80      	pop	{r7}
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	e000ed00 	.word	0xe000ed00

08001564 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001568:	4b04      	ldr	r3, [pc, #16]	; (800157c <__NVIC_GetPriorityGrouping+0x18>)
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	0a1b      	lsrs	r3, r3, #8
 800156e:	f003 0307 	and.w	r3, r3, #7
}
 8001572:	4618      	mov	r0, r3
 8001574:	46bd      	mov	sp, r7
 8001576:	bc80      	pop	{r7}
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	e000ed00 	.word	0xe000ed00

08001580 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800158a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158e:	2b00      	cmp	r3, #0
 8001590:	db0b      	blt.n	80015aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	f003 021f 	and.w	r2, r3, #31
 8001598:	4906      	ldr	r1, [pc, #24]	; (80015b4 <__NVIC_EnableIRQ+0x34>)
 800159a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159e:	095b      	lsrs	r3, r3, #5
 80015a0:	2001      	movs	r0, #1
 80015a2:	fa00 f202 	lsl.w	r2, r0, r2
 80015a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015aa:	bf00      	nop
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr
 80015b4:	e000e100 	.word	0xe000e100

080015b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	6039      	str	r1, [r7, #0]
 80015c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	db0a      	blt.n	80015e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	b2da      	uxtb	r2, r3
 80015d0:	490c      	ldr	r1, [pc, #48]	; (8001604 <__NVIC_SetPriority+0x4c>)
 80015d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d6:	0112      	lsls	r2, r2, #4
 80015d8:	b2d2      	uxtb	r2, r2
 80015da:	440b      	add	r3, r1
 80015dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015e0:	e00a      	b.n	80015f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	4908      	ldr	r1, [pc, #32]	; (8001608 <__NVIC_SetPriority+0x50>)
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	f003 030f 	and.w	r3, r3, #15
 80015ee:	3b04      	subs	r3, #4
 80015f0:	0112      	lsls	r2, r2, #4
 80015f2:	b2d2      	uxtb	r2, r2
 80015f4:	440b      	add	r3, r1
 80015f6:	761a      	strb	r2, [r3, #24]
}
 80015f8:	bf00      	nop
 80015fa:	370c      	adds	r7, #12
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bc80      	pop	{r7}
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	e000e100 	.word	0xe000e100
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800160c:	b480      	push	{r7}
 800160e:	b089      	sub	sp, #36	; 0x24
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	60b9      	str	r1, [r7, #8]
 8001616:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f003 0307 	and.w	r3, r3, #7
 800161e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	f1c3 0307 	rsb	r3, r3, #7
 8001626:	2b04      	cmp	r3, #4
 8001628:	bf28      	it	cs
 800162a:	2304      	movcs	r3, #4
 800162c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	3304      	adds	r3, #4
 8001632:	2b06      	cmp	r3, #6
 8001634:	d902      	bls.n	800163c <NVIC_EncodePriority+0x30>
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	3b03      	subs	r3, #3
 800163a:	e000      	b.n	800163e <NVIC_EncodePriority+0x32>
 800163c:	2300      	movs	r3, #0
 800163e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001640:	f04f 32ff 	mov.w	r2, #4294967295
 8001644:	69bb      	ldr	r3, [r7, #24]
 8001646:	fa02 f303 	lsl.w	r3, r2, r3
 800164a:	43da      	mvns	r2, r3
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	401a      	ands	r2, r3
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001654:	f04f 31ff 	mov.w	r1, #4294967295
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	fa01 f303 	lsl.w	r3, r1, r3
 800165e:	43d9      	mvns	r1, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001664:	4313      	orrs	r3, r2
         );
}
 8001666:	4618      	mov	r0, r3
 8001668:	3724      	adds	r7, #36	; 0x24
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr

08001670 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	3b01      	subs	r3, #1
 800167c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001680:	d301      	bcc.n	8001686 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001682:	2301      	movs	r3, #1
 8001684:	e00f      	b.n	80016a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001686:	4a0a      	ldr	r2, [pc, #40]	; (80016b0 <SysTick_Config+0x40>)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	3b01      	subs	r3, #1
 800168c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800168e:	210f      	movs	r1, #15
 8001690:	f04f 30ff 	mov.w	r0, #4294967295
 8001694:	f7ff ff90 	bl	80015b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001698:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <SysTick_Config+0x40>)
 800169a:	2200      	movs	r2, #0
 800169c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800169e:	4b04      	ldr	r3, [pc, #16]	; (80016b0 <SysTick_Config+0x40>)
 80016a0:	2207      	movs	r2, #7
 80016a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	e000e010 	.word	0xe000e010

080016b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f7ff ff2d 	bl	800151c <__NVIC_SetPriorityGrouping>
}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}

080016ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016ca:	b580      	push	{r7, lr}
 80016cc:	b086      	sub	sp, #24
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	4603      	mov	r3, r0
 80016d2:	60b9      	str	r1, [r7, #8]
 80016d4:	607a      	str	r2, [r7, #4]
 80016d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016d8:	2300      	movs	r3, #0
 80016da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016dc:	f7ff ff42 	bl	8001564 <__NVIC_GetPriorityGrouping>
 80016e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	68b9      	ldr	r1, [r7, #8]
 80016e6:	6978      	ldr	r0, [r7, #20]
 80016e8:	f7ff ff90 	bl	800160c <NVIC_EncodePriority>
 80016ec:	4602      	mov	r2, r0
 80016ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016f2:	4611      	mov	r1, r2
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff ff5f 	bl	80015b8 <__NVIC_SetPriority>
}
 80016fa:	bf00      	nop
 80016fc:	3718      	adds	r7, #24
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001702:	b580      	push	{r7, lr}
 8001704:	b082      	sub	sp, #8
 8001706:	af00      	add	r7, sp, #0
 8001708:	4603      	mov	r3, r0
 800170a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800170c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001710:	4618      	mov	r0, r3
 8001712:	f7ff ff35 	bl	8001580 <__NVIC_EnableIRQ>
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800171e:	b580      	push	{r7, lr}
 8001720:	b082      	sub	sp, #8
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	f7ff ffa2 	bl	8001670 <SysTick_Config>
 800172c:	4603      	mov	r3, r0
}
 800172e:	4618      	mov	r0, r3
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
	...

08001738 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001738:	b480      	push	{r7}
 800173a:	b08b      	sub	sp, #44	; 0x2c
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001742:	2300      	movs	r3, #0
 8001744:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001746:	2300      	movs	r3, #0
 8001748:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800174a:	e148      	b.n	80019de <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800174c:	2201      	movs	r2, #1
 800174e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001750:	fa02 f303 	lsl.w	r3, r2, r3
 8001754:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	69fa      	ldr	r2, [r7, #28]
 800175c:	4013      	ands	r3, r2
 800175e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	429a      	cmp	r2, r3
 8001766:	f040 8137 	bne.w	80019d8 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	4aa3      	ldr	r2, [pc, #652]	; (80019fc <HAL_GPIO_Init+0x2c4>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d05e      	beq.n	8001832 <HAL_GPIO_Init+0xfa>
 8001774:	4aa1      	ldr	r2, [pc, #644]	; (80019fc <HAL_GPIO_Init+0x2c4>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d875      	bhi.n	8001866 <HAL_GPIO_Init+0x12e>
 800177a:	4aa1      	ldr	r2, [pc, #644]	; (8001a00 <HAL_GPIO_Init+0x2c8>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d058      	beq.n	8001832 <HAL_GPIO_Init+0xfa>
 8001780:	4a9f      	ldr	r2, [pc, #636]	; (8001a00 <HAL_GPIO_Init+0x2c8>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d86f      	bhi.n	8001866 <HAL_GPIO_Init+0x12e>
 8001786:	4a9f      	ldr	r2, [pc, #636]	; (8001a04 <HAL_GPIO_Init+0x2cc>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d052      	beq.n	8001832 <HAL_GPIO_Init+0xfa>
 800178c:	4a9d      	ldr	r2, [pc, #628]	; (8001a04 <HAL_GPIO_Init+0x2cc>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d869      	bhi.n	8001866 <HAL_GPIO_Init+0x12e>
 8001792:	4a9d      	ldr	r2, [pc, #628]	; (8001a08 <HAL_GPIO_Init+0x2d0>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d04c      	beq.n	8001832 <HAL_GPIO_Init+0xfa>
 8001798:	4a9b      	ldr	r2, [pc, #620]	; (8001a08 <HAL_GPIO_Init+0x2d0>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d863      	bhi.n	8001866 <HAL_GPIO_Init+0x12e>
 800179e:	4a9b      	ldr	r2, [pc, #620]	; (8001a0c <HAL_GPIO_Init+0x2d4>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d046      	beq.n	8001832 <HAL_GPIO_Init+0xfa>
 80017a4:	4a99      	ldr	r2, [pc, #612]	; (8001a0c <HAL_GPIO_Init+0x2d4>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d85d      	bhi.n	8001866 <HAL_GPIO_Init+0x12e>
 80017aa:	2b12      	cmp	r3, #18
 80017ac:	d82a      	bhi.n	8001804 <HAL_GPIO_Init+0xcc>
 80017ae:	2b12      	cmp	r3, #18
 80017b0:	d859      	bhi.n	8001866 <HAL_GPIO_Init+0x12e>
 80017b2:	a201      	add	r2, pc, #4	; (adr r2, 80017b8 <HAL_GPIO_Init+0x80>)
 80017b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017b8:	08001833 	.word	0x08001833
 80017bc:	0800180d 	.word	0x0800180d
 80017c0:	0800181f 	.word	0x0800181f
 80017c4:	08001861 	.word	0x08001861
 80017c8:	08001867 	.word	0x08001867
 80017cc:	08001867 	.word	0x08001867
 80017d0:	08001867 	.word	0x08001867
 80017d4:	08001867 	.word	0x08001867
 80017d8:	08001867 	.word	0x08001867
 80017dc:	08001867 	.word	0x08001867
 80017e0:	08001867 	.word	0x08001867
 80017e4:	08001867 	.word	0x08001867
 80017e8:	08001867 	.word	0x08001867
 80017ec:	08001867 	.word	0x08001867
 80017f0:	08001867 	.word	0x08001867
 80017f4:	08001867 	.word	0x08001867
 80017f8:	08001867 	.word	0x08001867
 80017fc:	08001815 	.word	0x08001815
 8001800:	08001829 	.word	0x08001829
 8001804:	4a82      	ldr	r2, [pc, #520]	; (8001a10 <HAL_GPIO_Init+0x2d8>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d013      	beq.n	8001832 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800180a:	e02c      	b.n	8001866 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	623b      	str	r3, [r7, #32]
          break;
 8001812:	e029      	b.n	8001868 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	3304      	adds	r3, #4
 800181a:	623b      	str	r3, [r7, #32]
          break;
 800181c:	e024      	b.n	8001868 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	68db      	ldr	r3, [r3, #12]
 8001822:	3308      	adds	r3, #8
 8001824:	623b      	str	r3, [r7, #32]
          break;
 8001826:	e01f      	b.n	8001868 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	330c      	adds	r3, #12
 800182e:	623b      	str	r3, [r7, #32]
          break;
 8001830:	e01a      	b.n	8001868 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d102      	bne.n	8001840 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800183a:	2304      	movs	r3, #4
 800183c:	623b      	str	r3, [r7, #32]
          break;
 800183e:	e013      	b.n	8001868 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	2b01      	cmp	r3, #1
 8001846:	d105      	bne.n	8001854 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001848:	2308      	movs	r3, #8
 800184a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	69fa      	ldr	r2, [r7, #28]
 8001850:	611a      	str	r2, [r3, #16]
          break;
 8001852:	e009      	b.n	8001868 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001854:	2308      	movs	r3, #8
 8001856:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	69fa      	ldr	r2, [r7, #28]
 800185c:	615a      	str	r2, [r3, #20]
          break;
 800185e:	e003      	b.n	8001868 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001860:	2300      	movs	r3, #0
 8001862:	623b      	str	r3, [r7, #32]
          break;
 8001864:	e000      	b.n	8001868 <HAL_GPIO_Init+0x130>
          break;
 8001866:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	2bff      	cmp	r3, #255	; 0xff
 800186c:	d801      	bhi.n	8001872 <HAL_GPIO_Init+0x13a>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	e001      	b.n	8001876 <HAL_GPIO_Init+0x13e>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	3304      	adds	r3, #4
 8001876:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001878:	69bb      	ldr	r3, [r7, #24]
 800187a:	2bff      	cmp	r3, #255	; 0xff
 800187c:	d802      	bhi.n	8001884 <HAL_GPIO_Init+0x14c>
 800187e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	e002      	b.n	800188a <HAL_GPIO_Init+0x152>
 8001884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001886:	3b08      	subs	r3, #8
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	210f      	movs	r1, #15
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	fa01 f303 	lsl.w	r3, r1, r3
 8001898:	43db      	mvns	r3, r3
 800189a:	401a      	ands	r2, r3
 800189c:	6a39      	ldr	r1, [r7, #32]
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	fa01 f303 	lsl.w	r3, r1, r3
 80018a4:	431a      	orrs	r2, r3
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	f000 8090 	beq.w	80019d8 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018b8:	4b56      	ldr	r3, [pc, #344]	; (8001a14 <HAL_GPIO_Init+0x2dc>)
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	4a55      	ldr	r2, [pc, #340]	; (8001a14 <HAL_GPIO_Init+0x2dc>)
 80018be:	f043 0301 	orr.w	r3, r3, #1
 80018c2:	6193      	str	r3, [r2, #24]
 80018c4:	4b53      	ldr	r3, [pc, #332]	; (8001a14 <HAL_GPIO_Init+0x2dc>)
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	f003 0301 	and.w	r3, r3, #1
 80018cc:	60bb      	str	r3, [r7, #8]
 80018ce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018d0:	4a51      	ldr	r2, [pc, #324]	; (8001a18 <HAL_GPIO_Init+0x2e0>)
 80018d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d4:	089b      	lsrs	r3, r3, #2
 80018d6:	3302      	adds	r3, #2
 80018d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018dc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e0:	f003 0303 	and.w	r3, r3, #3
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	220f      	movs	r2, #15
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	43db      	mvns	r3, r3
 80018ee:	68fa      	ldr	r2, [r7, #12]
 80018f0:	4013      	ands	r3, r2
 80018f2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4a49      	ldr	r2, [pc, #292]	; (8001a1c <HAL_GPIO_Init+0x2e4>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d00d      	beq.n	8001918 <HAL_GPIO_Init+0x1e0>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	4a48      	ldr	r2, [pc, #288]	; (8001a20 <HAL_GPIO_Init+0x2e8>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d007      	beq.n	8001914 <HAL_GPIO_Init+0x1dc>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4a47      	ldr	r2, [pc, #284]	; (8001a24 <HAL_GPIO_Init+0x2ec>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d101      	bne.n	8001910 <HAL_GPIO_Init+0x1d8>
 800190c:	2302      	movs	r3, #2
 800190e:	e004      	b.n	800191a <HAL_GPIO_Init+0x1e2>
 8001910:	2303      	movs	r3, #3
 8001912:	e002      	b.n	800191a <HAL_GPIO_Init+0x1e2>
 8001914:	2301      	movs	r3, #1
 8001916:	e000      	b.n	800191a <HAL_GPIO_Init+0x1e2>
 8001918:	2300      	movs	r3, #0
 800191a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800191c:	f002 0203 	and.w	r2, r2, #3
 8001920:	0092      	lsls	r2, r2, #2
 8001922:	4093      	lsls	r3, r2
 8001924:	68fa      	ldr	r2, [r7, #12]
 8001926:	4313      	orrs	r3, r2
 8001928:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800192a:	493b      	ldr	r1, [pc, #236]	; (8001a18 <HAL_GPIO_Init+0x2e0>)
 800192c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800192e:	089b      	lsrs	r3, r3, #2
 8001930:	3302      	adds	r3, #2
 8001932:	68fa      	ldr	r2, [r7, #12]
 8001934:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001940:	2b00      	cmp	r3, #0
 8001942:	d006      	beq.n	8001952 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001944:	4b38      	ldr	r3, [pc, #224]	; (8001a28 <HAL_GPIO_Init+0x2f0>)
 8001946:	689a      	ldr	r2, [r3, #8]
 8001948:	4937      	ldr	r1, [pc, #220]	; (8001a28 <HAL_GPIO_Init+0x2f0>)
 800194a:	69bb      	ldr	r3, [r7, #24]
 800194c:	4313      	orrs	r3, r2
 800194e:	608b      	str	r3, [r1, #8]
 8001950:	e006      	b.n	8001960 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001952:	4b35      	ldr	r3, [pc, #212]	; (8001a28 <HAL_GPIO_Init+0x2f0>)
 8001954:	689a      	ldr	r2, [r3, #8]
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	43db      	mvns	r3, r3
 800195a:	4933      	ldr	r1, [pc, #204]	; (8001a28 <HAL_GPIO_Init+0x2f0>)
 800195c:	4013      	ands	r3, r2
 800195e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001968:	2b00      	cmp	r3, #0
 800196a:	d006      	beq.n	800197a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800196c:	4b2e      	ldr	r3, [pc, #184]	; (8001a28 <HAL_GPIO_Init+0x2f0>)
 800196e:	68da      	ldr	r2, [r3, #12]
 8001970:	492d      	ldr	r1, [pc, #180]	; (8001a28 <HAL_GPIO_Init+0x2f0>)
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	4313      	orrs	r3, r2
 8001976:	60cb      	str	r3, [r1, #12]
 8001978:	e006      	b.n	8001988 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800197a:	4b2b      	ldr	r3, [pc, #172]	; (8001a28 <HAL_GPIO_Init+0x2f0>)
 800197c:	68da      	ldr	r2, [r3, #12]
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	43db      	mvns	r3, r3
 8001982:	4929      	ldr	r1, [pc, #164]	; (8001a28 <HAL_GPIO_Init+0x2f0>)
 8001984:	4013      	ands	r3, r2
 8001986:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001990:	2b00      	cmp	r3, #0
 8001992:	d006      	beq.n	80019a2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001994:	4b24      	ldr	r3, [pc, #144]	; (8001a28 <HAL_GPIO_Init+0x2f0>)
 8001996:	685a      	ldr	r2, [r3, #4]
 8001998:	4923      	ldr	r1, [pc, #140]	; (8001a28 <HAL_GPIO_Init+0x2f0>)
 800199a:	69bb      	ldr	r3, [r7, #24]
 800199c:	4313      	orrs	r3, r2
 800199e:	604b      	str	r3, [r1, #4]
 80019a0:	e006      	b.n	80019b0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019a2:	4b21      	ldr	r3, [pc, #132]	; (8001a28 <HAL_GPIO_Init+0x2f0>)
 80019a4:	685a      	ldr	r2, [r3, #4]
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	43db      	mvns	r3, r3
 80019aa:	491f      	ldr	r1, [pc, #124]	; (8001a28 <HAL_GPIO_Init+0x2f0>)
 80019ac:	4013      	ands	r3, r2
 80019ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d006      	beq.n	80019ca <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019bc:	4b1a      	ldr	r3, [pc, #104]	; (8001a28 <HAL_GPIO_Init+0x2f0>)
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	4919      	ldr	r1, [pc, #100]	; (8001a28 <HAL_GPIO_Init+0x2f0>)
 80019c2:	69bb      	ldr	r3, [r7, #24]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	600b      	str	r3, [r1, #0]
 80019c8:	e006      	b.n	80019d8 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019ca:	4b17      	ldr	r3, [pc, #92]	; (8001a28 <HAL_GPIO_Init+0x2f0>)
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	43db      	mvns	r3, r3
 80019d2:	4915      	ldr	r1, [pc, #84]	; (8001a28 <HAL_GPIO_Init+0x2f0>)
 80019d4:	4013      	ands	r3, r2
 80019d6:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80019d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019da:	3301      	adds	r3, #1
 80019dc:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e4:	fa22 f303 	lsr.w	r3, r2, r3
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	f47f aeaf 	bne.w	800174c <HAL_GPIO_Init+0x14>
  }
}
 80019ee:	bf00      	nop
 80019f0:	bf00      	nop
 80019f2:	372c      	adds	r7, #44	; 0x2c
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bc80      	pop	{r7}
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	10320000 	.word	0x10320000
 8001a00:	10310000 	.word	0x10310000
 8001a04:	10220000 	.word	0x10220000
 8001a08:	10210000 	.word	0x10210000
 8001a0c:	10120000 	.word	0x10120000
 8001a10:	10110000 	.word	0x10110000
 8001a14:	40021000 	.word	0x40021000
 8001a18:	40010000 	.word	0x40010000
 8001a1c:	40010800 	.word	0x40010800
 8001a20:	40010c00 	.word	0x40010c00
 8001a24:	40011000 	.word	0x40011000
 8001a28:	40010400 	.word	0x40010400

08001a2c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b085      	sub	sp, #20
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	460b      	mov	r3, r1
 8001a36:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	689a      	ldr	r2, [r3, #8]
 8001a3c:	887b      	ldrh	r3, [r7, #2]
 8001a3e:	4013      	ands	r3, r2
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d002      	beq.n	8001a4a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a44:	2301      	movs	r3, #1
 8001a46:	73fb      	strb	r3, [r7, #15]
 8001a48:	e001      	b.n	8001a4e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3714      	adds	r7, #20
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bc80      	pop	{r7}
 8001a58:	4770      	bx	lr

08001a5a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	b083      	sub	sp, #12
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
 8001a62:	460b      	mov	r3, r1
 8001a64:	807b      	strh	r3, [r7, #2]
 8001a66:	4613      	mov	r3, r2
 8001a68:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a6a:	787b      	ldrb	r3, [r7, #1]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d003      	beq.n	8001a78 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a70:	887a      	ldrh	r2, [r7, #2]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a76:	e003      	b.n	8001a80 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a78:	887b      	ldrh	r3, [r7, #2]
 8001a7a:	041a      	lsls	r2, r3, #16
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	611a      	str	r2, [r3, #16]
}
 8001a80:	bf00      	nop
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bc80      	pop	{r7}
 8001a88:	4770      	bx	lr

08001a8a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	b085      	sub	sp, #20
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
 8001a92:	460b      	mov	r3, r1
 8001a94:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	68db      	ldr	r3, [r3, #12]
 8001a9a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a9c:	887a      	ldrh	r2, [r7, #2]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	041a      	lsls	r2, r3, #16
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	43d9      	mvns	r1, r3
 8001aa8:	887b      	ldrh	r3, [r7, #2]
 8001aaa:	400b      	ands	r3, r1
 8001aac:	431a      	orrs	r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	611a      	str	r2, [r3, #16]
}
 8001ab2:	bf00      	nop
 8001ab4:	3714      	adds	r7, #20
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr

08001abc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d101      	bne.n	8001ace <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e26c      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	f000 8087 	beq.w	8001bea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001adc:	4b92      	ldr	r3, [pc, #584]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f003 030c 	and.w	r3, r3, #12
 8001ae4:	2b04      	cmp	r3, #4
 8001ae6:	d00c      	beq.n	8001b02 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ae8:	4b8f      	ldr	r3, [pc, #572]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f003 030c 	and.w	r3, r3, #12
 8001af0:	2b08      	cmp	r3, #8
 8001af2:	d112      	bne.n	8001b1a <HAL_RCC_OscConfig+0x5e>
 8001af4:	4b8c      	ldr	r3, [pc, #560]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001afc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b00:	d10b      	bne.n	8001b1a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b02:	4b89      	ldr	r3, [pc, #548]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d06c      	beq.n	8001be8 <HAL_RCC_OscConfig+0x12c>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d168      	bne.n	8001be8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e246      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b22:	d106      	bne.n	8001b32 <HAL_RCC_OscConfig+0x76>
 8001b24:	4b80      	ldr	r3, [pc, #512]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a7f      	ldr	r2, [pc, #508]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b2e:	6013      	str	r3, [r2, #0]
 8001b30:	e02e      	b.n	8001b90 <HAL_RCC_OscConfig+0xd4>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d10c      	bne.n	8001b54 <HAL_RCC_OscConfig+0x98>
 8001b3a:	4b7b      	ldr	r3, [pc, #492]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a7a      	ldr	r2, [pc, #488]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b44:	6013      	str	r3, [r2, #0]
 8001b46:	4b78      	ldr	r3, [pc, #480]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a77      	ldr	r2, [pc, #476]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b50:	6013      	str	r3, [r2, #0]
 8001b52:	e01d      	b.n	8001b90 <HAL_RCC_OscConfig+0xd4>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b5c:	d10c      	bne.n	8001b78 <HAL_RCC_OscConfig+0xbc>
 8001b5e:	4b72      	ldr	r3, [pc, #456]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a71      	ldr	r2, [pc, #452]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b68:	6013      	str	r3, [r2, #0]
 8001b6a:	4b6f      	ldr	r3, [pc, #444]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a6e      	ldr	r2, [pc, #440]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b74:	6013      	str	r3, [r2, #0]
 8001b76:	e00b      	b.n	8001b90 <HAL_RCC_OscConfig+0xd4>
 8001b78:	4b6b      	ldr	r3, [pc, #428]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a6a      	ldr	r2, [pc, #424]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b82:	6013      	str	r3, [r2, #0]
 8001b84:	4b68      	ldr	r3, [pc, #416]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a67      	ldr	r2, [pc, #412]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b8e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d013      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b98:	f7ff fcb6 	bl	8001508 <HAL_GetTick>
 8001b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b9e:	e008      	b.n	8001bb2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ba0:	f7ff fcb2 	bl	8001508 <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b64      	cmp	r3, #100	; 0x64
 8001bac:	d901      	bls.n	8001bb2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e1fa      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bb2:	4b5d      	ldr	r3, [pc, #372]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d0f0      	beq.n	8001ba0 <HAL_RCC_OscConfig+0xe4>
 8001bbe:	e014      	b.n	8001bea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc0:	f7ff fca2 	bl	8001508 <HAL_GetTick>
 8001bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bc6:	e008      	b.n	8001bda <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bc8:	f7ff fc9e 	bl	8001508 <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2b64      	cmp	r3, #100	; 0x64
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e1e6      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bda:	4b53      	ldr	r3, [pc, #332]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d1f0      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x10c>
 8001be6:	e000      	b.n	8001bea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001be8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 0302 	and.w	r3, r3, #2
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d063      	beq.n	8001cbe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bf6:	4b4c      	ldr	r3, [pc, #304]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f003 030c 	and.w	r3, r3, #12
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d00b      	beq.n	8001c1a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c02:	4b49      	ldr	r3, [pc, #292]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f003 030c 	and.w	r3, r3, #12
 8001c0a:	2b08      	cmp	r3, #8
 8001c0c:	d11c      	bne.n	8001c48 <HAL_RCC_OscConfig+0x18c>
 8001c0e:	4b46      	ldr	r3, [pc, #280]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d116      	bne.n	8001c48 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c1a:	4b43      	ldr	r3, [pc, #268]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d005      	beq.n	8001c32 <HAL_RCC_OscConfig+0x176>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	691b      	ldr	r3, [r3, #16]
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d001      	beq.n	8001c32 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e1ba      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c32:	4b3d      	ldr	r3, [pc, #244]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	695b      	ldr	r3, [r3, #20]
 8001c3e:	00db      	lsls	r3, r3, #3
 8001c40:	4939      	ldr	r1, [pc, #228]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001c42:	4313      	orrs	r3, r2
 8001c44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c46:	e03a      	b.n	8001cbe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	691b      	ldr	r3, [r3, #16]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d020      	beq.n	8001c92 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c50:	4b36      	ldr	r3, [pc, #216]	; (8001d2c <HAL_RCC_OscConfig+0x270>)
 8001c52:	2201      	movs	r2, #1
 8001c54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c56:	f7ff fc57 	bl	8001508 <HAL_GetTick>
 8001c5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c5c:	e008      	b.n	8001c70 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c5e:	f7ff fc53 	bl	8001508 <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d901      	bls.n	8001c70 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e19b      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c70:	4b2d      	ldr	r3, [pc, #180]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0302 	and.w	r3, r3, #2
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d0f0      	beq.n	8001c5e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c7c:	4b2a      	ldr	r3, [pc, #168]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	695b      	ldr	r3, [r3, #20]
 8001c88:	00db      	lsls	r3, r3, #3
 8001c8a:	4927      	ldr	r1, [pc, #156]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	600b      	str	r3, [r1, #0]
 8001c90:	e015      	b.n	8001cbe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c92:	4b26      	ldr	r3, [pc, #152]	; (8001d2c <HAL_RCC_OscConfig+0x270>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c98:	f7ff fc36 	bl	8001508 <HAL_GetTick>
 8001c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ca0:	f7ff fc32 	bl	8001508 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e17a      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cb2:	4b1d      	ldr	r3, [pc, #116]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d1f0      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0308 	and.w	r3, r3, #8
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d03a      	beq.n	8001d40 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	699b      	ldr	r3, [r3, #24]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d019      	beq.n	8001d06 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cd2:	4b17      	ldr	r3, [pc, #92]	; (8001d30 <HAL_RCC_OscConfig+0x274>)
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cd8:	f7ff fc16 	bl	8001508 <HAL_GetTick>
 8001cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cde:	e008      	b.n	8001cf2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ce0:	f7ff fc12 	bl	8001508 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e15a      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cf2:	4b0d      	ldr	r3, [pc, #52]	; (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cf6:	f003 0302 	and.w	r3, r3, #2
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d0f0      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001cfe:	2001      	movs	r0, #1
 8001d00:	f000 fa9a 	bl	8002238 <RCC_Delay>
 8001d04:	e01c      	b.n	8001d40 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d06:	4b0a      	ldr	r3, [pc, #40]	; (8001d30 <HAL_RCC_OscConfig+0x274>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d0c:	f7ff fbfc 	bl	8001508 <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d12:	e00f      	b.n	8001d34 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d14:	f7ff fbf8 	bl	8001508 <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d908      	bls.n	8001d34 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e140      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4ec>
 8001d26:	bf00      	nop
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	42420000 	.word	0x42420000
 8001d30:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d34:	4b9e      	ldr	r3, [pc, #632]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d38:	f003 0302 	and.w	r3, r3, #2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d1e9      	bne.n	8001d14 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0304 	and.w	r3, r3, #4
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	f000 80a6 	beq.w	8001e9a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d52:	4b97      	ldr	r3, [pc, #604]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d54:	69db      	ldr	r3, [r3, #28]
 8001d56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d10d      	bne.n	8001d7a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d5e:	4b94      	ldr	r3, [pc, #592]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d60:	69db      	ldr	r3, [r3, #28]
 8001d62:	4a93      	ldr	r2, [pc, #588]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d68:	61d3      	str	r3, [r2, #28]
 8001d6a:	4b91      	ldr	r3, [pc, #580]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d6c:	69db      	ldr	r3, [r3, #28]
 8001d6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d72:	60bb      	str	r3, [r7, #8]
 8001d74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d76:	2301      	movs	r3, #1
 8001d78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d7a:	4b8e      	ldr	r3, [pc, #568]	; (8001fb4 <HAL_RCC_OscConfig+0x4f8>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d118      	bne.n	8001db8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d86:	4b8b      	ldr	r3, [pc, #556]	; (8001fb4 <HAL_RCC_OscConfig+0x4f8>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a8a      	ldr	r2, [pc, #552]	; (8001fb4 <HAL_RCC_OscConfig+0x4f8>)
 8001d8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d92:	f7ff fbb9 	bl	8001508 <HAL_GetTick>
 8001d96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d98:	e008      	b.n	8001dac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d9a:	f7ff fbb5 	bl	8001508 <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b64      	cmp	r3, #100	; 0x64
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e0fd      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dac:	4b81      	ldr	r3, [pc, #516]	; (8001fb4 <HAL_RCC_OscConfig+0x4f8>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d0f0      	beq.n	8001d9a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d106      	bne.n	8001dce <HAL_RCC_OscConfig+0x312>
 8001dc0:	4b7b      	ldr	r3, [pc, #492]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001dc2:	6a1b      	ldr	r3, [r3, #32]
 8001dc4:	4a7a      	ldr	r2, [pc, #488]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001dc6:	f043 0301 	orr.w	r3, r3, #1
 8001dca:	6213      	str	r3, [r2, #32]
 8001dcc:	e02d      	b.n	8001e2a <HAL_RCC_OscConfig+0x36e>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d10c      	bne.n	8001df0 <HAL_RCC_OscConfig+0x334>
 8001dd6:	4b76      	ldr	r3, [pc, #472]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001dd8:	6a1b      	ldr	r3, [r3, #32]
 8001dda:	4a75      	ldr	r2, [pc, #468]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001ddc:	f023 0301 	bic.w	r3, r3, #1
 8001de0:	6213      	str	r3, [r2, #32]
 8001de2:	4b73      	ldr	r3, [pc, #460]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001de4:	6a1b      	ldr	r3, [r3, #32]
 8001de6:	4a72      	ldr	r2, [pc, #456]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001de8:	f023 0304 	bic.w	r3, r3, #4
 8001dec:	6213      	str	r3, [r2, #32]
 8001dee:	e01c      	b.n	8001e2a <HAL_RCC_OscConfig+0x36e>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	2b05      	cmp	r3, #5
 8001df6:	d10c      	bne.n	8001e12 <HAL_RCC_OscConfig+0x356>
 8001df8:	4b6d      	ldr	r3, [pc, #436]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001dfa:	6a1b      	ldr	r3, [r3, #32]
 8001dfc:	4a6c      	ldr	r2, [pc, #432]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001dfe:	f043 0304 	orr.w	r3, r3, #4
 8001e02:	6213      	str	r3, [r2, #32]
 8001e04:	4b6a      	ldr	r3, [pc, #424]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e06:	6a1b      	ldr	r3, [r3, #32]
 8001e08:	4a69      	ldr	r2, [pc, #420]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e0a:	f043 0301 	orr.w	r3, r3, #1
 8001e0e:	6213      	str	r3, [r2, #32]
 8001e10:	e00b      	b.n	8001e2a <HAL_RCC_OscConfig+0x36e>
 8001e12:	4b67      	ldr	r3, [pc, #412]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	4a66      	ldr	r2, [pc, #408]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e18:	f023 0301 	bic.w	r3, r3, #1
 8001e1c:	6213      	str	r3, [r2, #32]
 8001e1e:	4b64      	ldr	r3, [pc, #400]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	4a63      	ldr	r2, [pc, #396]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e24:	f023 0304 	bic.w	r3, r3, #4
 8001e28:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	68db      	ldr	r3, [r3, #12]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d015      	beq.n	8001e5e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e32:	f7ff fb69 	bl	8001508 <HAL_GetTick>
 8001e36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e38:	e00a      	b.n	8001e50 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e3a:	f7ff fb65 	bl	8001508 <HAL_GetTick>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d901      	bls.n	8001e50 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e0ab      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e50:	4b57      	ldr	r3, [pc, #348]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e52:	6a1b      	ldr	r3, [r3, #32]
 8001e54:	f003 0302 	and.w	r3, r3, #2
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d0ee      	beq.n	8001e3a <HAL_RCC_OscConfig+0x37e>
 8001e5c:	e014      	b.n	8001e88 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e5e:	f7ff fb53 	bl	8001508 <HAL_GetTick>
 8001e62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e64:	e00a      	b.n	8001e7c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e66:	f7ff fb4f 	bl	8001508 <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d901      	bls.n	8001e7c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e095      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e7c:	4b4c      	ldr	r3, [pc, #304]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e7e:	6a1b      	ldr	r3, [r3, #32]
 8001e80:	f003 0302 	and.w	r3, r3, #2
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d1ee      	bne.n	8001e66 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e88:	7dfb      	ldrb	r3, [r7, #23]
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d105      	bne.n	8001e9a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e8e:	4b48      	ldr	r3, [pc, #288]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e90:	69db      	ldr	r3, [r3, #28]
 8001e92:	4a47      	ldr	r2, [pc, #284]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e98:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	f000 8081 	beq.w	8001fa6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ea4:	4b42      	ldr	r3, [pc, #264]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f003 030c 	and.w	r3, r3, #12
 8001eac:	2b08      	cmp	r3, #8
 8001eae:	d061      	beq.n	8001f74 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	69db      	ldr	r3, [r3, #28]
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d146      	bne.n	8001f46 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eb8:	4b3f      	ldr	r3, [pc, #252]	; (8001fb8 <HAL_RCC_OscConfig+0x4fc>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ebe:	f7ff fb23 	bl	8001508 <HAL_GetTick>
 8001ec2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ec4:	e008      	b.n	8001ed8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ec6:	f7ff fb1f 	bl	8001508 <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d901      	bls.n	8001ed8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e067      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ed8:	4b35      	ldr	r3, [pc, #212]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d1f0      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a1b      	ldr	r3, [r3, #32]
 8001ee8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eec:	d108      	bne.n	8001f00 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001eee:	4b30      	ldr	r3, [pc, #192]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	492d      	ldr	r1, [pc, #180]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001efc:	4313      	orrs	r3, r2
 8001efe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f00:	4b2b      	ldr	r3, [pc, #172]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6a19      	ldr	r1, [r3, #32]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f10:	430b      	orrs	r3, r1
 8001f12:	4927      	ldr	r1, [pc, #156]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001f14:	4313      	orrs	r3, r2
 8001f16:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f18:	4b27      	ldr	r3, [pc, #156]	; (8001fb8 <HAL_RCC_OscConfig+0x4fc>)
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f1e:	f7ff faf3 	bl	8001508 <HAL_GetTick>
 8001f22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f24:	e008      	b.n	8001f38 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f26:	f7ff faef 	bl	8001508 <HAL_GetTick>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	2b02      	cmp	r3, #2
 8001f32:	d901      	bls.n	8001f38 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f34:	2303      	movs	r3, #3
 8001f36:	e037      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f38:	4b1d      	ldr	r3, [pc, #116]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d0f0      	beq.n	8001f26 <HAL_RCC_OscConfig+0x46a>
 8001f44:	e02f      	b.n	8001fa6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f46:	4b1c      	ldr	r3, [pc, #112]	; (8001fb8 <HAL_RCC_OscConfig+0x4fc>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f4c:	f7ff fadc 	bl	8001508 <HAL_GetTick>
 8001f50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f52:	e008      	b.n	8001f66 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f54:	f7ff fad8 	bl	8001508 <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e020      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f66:	4b12      	ldr	r3, [pc, #72]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d1f0      	bne.n	8001f54 <HAL_RCC_OscConfig+0x498>
 8001f72:	e018      	b.n	8001fa6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	69db      	ldr	r3, [r3, #28]
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d101      	bne.n	8001f80 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e013      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f80:	4b0b      	ldr	r3, [pc, #44]	; (8001fb0 <HAL_RCC_OscConfig+0x4f4>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a1b      	ldr	r3, [r3, #32]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d106      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d001      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e000      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001fa6:	2300      	movs	r3, #0
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3718      	adds	r7, #24
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	40021000 	.word	0x40021000
 8001fb4:	40007000 	.word	0x40007000
 8001fb8:	42420060 	.word	0x42420060

08001fbc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d101      	bne.n	8001fd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e0d0      	b.n	8002172 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fd0:	4b6a      	ldr	r3, [pc, #424]	; (800217c <HAL_RCC_ClockConfig+0x1c0>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0307 	and.w	r3, r3, #7
 8001fd8:	683a      	ldr	r2, [r7, #0]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d910      	bls.n	8002000 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fde:	4b67      	ldr	r3, [pc, #412]	; (800217c <HAL_RCC_ClockConfig+0x1c0>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f023 0207 	bic.w	r2, r3, #7
 8001fe6:	4965      	ldr	r1, [pc, #404]	; (800217c <HAL_RCC_ClockConfig+0x1c0>)
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fee:	4b63      	ldr	r3, [pc, #396]	; (800217c <HAL_RCC_ClockConfig+0x1c0>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	683a      	ldr	r2, [r7, #0]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d001      	beq.n	8002000 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e0b8      	b.n	8002172 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0302 	and.w	r3, r3, #2
 8002008:	2b00      	cmp	r3, #0
 800200a:	d020      	beq.n	800204e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 0304 	and.w	r3, r3, #4
 8002014:	2b00      	cmp	r3, #0
 8002016:	d005      	beq.n	8002024 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002018:	4b59      	ldr	r3, [pc, #356]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	4a58      	ldr	r2, [pc, #352]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 800201e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002022:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0308 	and.w	r3, r3, #8
 800202c:	2b00      	cmp	r3, #0
 800202e:	d005      	beq.n	800203c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002030:	4b53      	ldr	r3, [pc, #332]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	4a52      	ldr	r2, [pc, #328]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 8002036:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800203a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800203c:	4b50      	ldr	r3, [pc, #320]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	494d      	ldr	r1, [pc, #308]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 800204a:	4313      	orrs	r3, r2
 800204c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b00      	cmp	r3, #0
 8002058:	d040      	beq.n	80020dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	2b01      	cmp	r3, #1
 8002060:	d107      	bne.n	8002072 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002062:	4b47      	ldr	r3, [pc, #284]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800206a:	2b00      	cmp	r3, #0
 800206c:	d115      	bne.n	800209a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e07f      	b.n	8002172 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	2b02      	cmp	r3, #2
 8002078:	d107      	bne.n	800208a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800207a:	4b41      	ldr	r3, [pc, #260]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d109      	bne.n	800209a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e073      	b.n	8002172 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800208a:	4b3d      	ldr	r3, [pc, #244]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	2b00      	cmp	r3, #0
 8002094:	d101      	bne.n	800209a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e06b      	b.n	8002172 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800209a:	4b39      	ldr	r3, [pc, #228]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f023 0203 	bic.w	r2, r3, #3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	4936      	ldr	r1, [pc, #216]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 80020a8:	4313      	orrs	r3, r2
 80020aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020ac:	f7ff fa2c 	bl	8001508 <HAL_GetTick>
 80020b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020b2:	e00a      	b.n	80020ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020b4:	f7ff fa28 	bl	8001508 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	f241 3288 	movw	r2, #5000	; 0x1388
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d901      	bls.n	80020ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e053      	b.n	8002172 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ca:	4b2d      	ldr	r3, [pc, #180]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f003 020c 	and.w	r2, r3, #12
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	429a      	cmp	r2, r3
 80020da:	d1eb      	bne.n	80020b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020dc:	4b27      	ldr	r3, [pc, #156]	; (800217c <HAL_RCC_ClockConfig+0x1c0>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0307 	and.w	r3, r3, #7
 80020e4:	683a      	ldr	r2, [r7, #0]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d210      	bcs.n	800210c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020ea:	4b24      	ldr	r3, [pc, #144]	; (800217c <HAL_RCC_ClockConfig+0x1c0>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f023 0207 	bic.w	r2, r3, #7
 80020f2:	4922      	ldr	r1, [pc, #136]	; (800217c <HAL_RCC_ClockConfig+0x1c0>)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020fa:	4b20      	ldr	r3, [pc, #128]	; (800217c <HAL_RCC_ClockConfig+0x1c0>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0307 	and.w	r3, r3, #7
 8002102:	683a      	ldr	r2, [r7, #0]
 8002104:	429a      	cmp	r2, r3
 8002106:	d001      	beq.n	800210c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e032      	b.n	8002172 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0304 	and.w	r3, r3, #4
 8002114:	2b00      	cmp	r3, #0
 8002116:	d008      	beq.n	800212a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002118:	4b19      	ldr	r3, [pc, #100]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	4916      	ldr	r1, [pc, #88]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 8002126:	4313      	orrs	r3, r2
 8002128:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0308 	and.w	r3, r3, #8
 8002132:	2b00      	cmp	r3, #0
 8002134:	d009      	beq.n	800214a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002136:	4b12      	ldr	r3, [pc, #72]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	00db      	lsls	r3, r3, #3
 8002144:	490e      	ldr	r1, [pc, #56]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 8002146:	4313      	orrs	r3, r2
 8002148:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800214a:	f000 f821 	bl	8002190 <HAL_RCC_GetSysClockFreq>
 800214e:	4602      	mov	r2, r0
 8002150:	4b0b      	ldr	r3, [pc, #44]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	091b      	lsrs	r3, r3, #4
 8002156:	f003 030f 	and.w	r3, r3, #15
 800215a:	490a      	ldr	r1, [pc, #40]	; (8002184 <HAL_RCC_ClockConfig+0x1c8>)
 800215c:	5ccb      	ldrb	r3, [r1, r3]
 800215e:	fa22 f303 	lsr.w	r3, r2, r3
 8002162:	4a09      	ldr	r2, [pc, #36]	; (8002188 <HAL_RCC_ClockConfig+0x1cc>)
 8002164:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002166:	4b09      	ldr	r3, [pc, #36]	; (800218c <HAL_RCC_ClockConfig+0x1d0>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4618      	mov	r0, r3
 800216c:	f7ff f98a 	bl	8001484 <HAL_InitTick>

  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40022000 	.word	0x40022000
 8002180:	40021000 	.word	0x40021000
 8002184:	08002ab8 	.word	0x08002ab8
 8002188:	20000068 	.word	0x20000068
 800218c:	2000006c 	.word	0x2000006c

08002190 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002190:	b480      	push	{r7}
 8002192:	b087      	sub	sp, #28
 8002194:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002196:	2300      	movs	r3, #0
 8002198:	60fb      	str	r3, [r7, #12]
 800219a:	2300      	movs	r3, #0
 800219c:	60bb      	str	r3, [r7, #8]
 800219e:	2300      	movs	r3, #0
 80021a0:	617b      	str	r3, [r7, #20]
 80021a2:	2300      	movs	r3, #0
 80021a4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021a6:	2300      	movs	r3, #0
 80021a8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021aa:	4b1e      	ldr	r3, [pc, #120]	; (8002224 <HAL_RCC_GetSysClockFreq+0x94>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f003 030c 	and.w	r3, r3, #12
 80021b6:	2b04      	cmp	r3, #4
 80021b8:	d002      	beq.n	80021c0 <HAL_RCC_GetSysClockFreq+0x30>
 80021ba:	2b08      	cmp	r3, #8
 80021bc:	d003      	beq.n	80021c6 <HAL_RCC_GetSysClockFreq+0x36>
 80021be:	e027      	b.n	8002210 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021c0:	4b19      	ldr	r3, [pc, #100]	; (8002228 <HAL_RCC_GetSysClockFreq+0x98>)
 80021c2:	613b      	str	r3, [r7, #16]
      break;
 80021c4:	e027      	b.n	8002216 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	0c9b      	lsrs	r3, r3, #18
 80021ca:	f003 030f 	and.w	r3, r3, #15
 80021ce:	4a17      	ldr	r2, [pc, #92]	; (800222c <HAL_RCC_GetSysClockFreq+0x9c>)
 80021d0:	5cd3      	ldrb	r3, [r2, r3]
 80021d2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d010      	beq.n	8002200 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021de:	4b11      	ldr	r3, [pc, #68]	; (8002224 <HAL_RCC_GetSysClockFreq+0x94>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	0c5b      	lsrs	r3, r3, #17
 80021e4:	f003 0301 	and.w	r3, r3, #1
 80021e8:	4a11      	ldr	r2, [pc, #68]	; (8002230 <HAL_RCC_GetSysClockFreq+0xa0>)
 80021ea:	5cd3      	ldrb	r3, [r2, r3]
 80021ec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a0d      	ldr	r2, [pc, #52]	; (8002228 <HAL_RCC_GetSysClockFreq+0x98>)
 80021f2:	fb02 f203 	mul.w	r2, r2, r3
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80021fc:	617b      	str	r3, [r7, #20]
 80021fe:	e004      	b.n	800220a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a0c      	ldr	r2, [pc, #48]	; (8002234 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002204:	fb02 f303 	mul.w	r3, r2, r3
 8002208:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	613b      	str	r3, [r7, #16]
      break;
 800220e:	e002      	b.n	8002216 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002210:	4b05      	ldr	r3, [pc, #20]	; (8002228 <HAL_RCC_GetSysClockFreq+0x98>)
 8002212:	613b      	str	r3, [r7, #16]
      break;
 8002214:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002216:	693b      	ldr	r3, [r7, #16]
}
 8002218:	4618      	mov	r0, r3
 800221a:	371c      	adds	r7, #28
 800221c:	46bd      	mov	sp, r7
 800221e:	bc80      	pop	{r7}
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	40021000 	.word	0x40021000
 8002228:	007a1200 	.word	0x007a1200
 800222c:	08002ac8 	.word	0x08002ac8
 8002230:	08002ad8 	.word	0x08002ad8
 8002234:	003d0900 	.word	0x003d0900

08002238 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002238:	b480      	push	{r7}
 800223a:	b085      	sub	sp, #20
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002240:	4b0a      	ldr	r3, [pc, #40]	; (800226c <RCC_Delay+0x34>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a0a      	ldr	r2, [pc, #40]	; (8002270 <RCC_Delay+0x38>)
 8002246:	fba2 2303 	umull	r2, r3, r2, r3
 800224a:	0a5b      	lsrs	r3, r3, #9
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	fb02 f303 	mul.w	r3, r2, r3
 8002252:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002254:	bf00      	nop
  }
  while (Delay --);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	1e5a      	subs	r2, r3, #1
 800225a:	60fa      	str	r2, [r7, #12]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d1f9      	bne.n	8002254 <RCC_Delay+0x1c>
}
 8002260:	bf00      	nop
 8002262:	bf00      	nop
 8002264:	3714      	adds	r7, #20
 8002266:	46bd      	mov	sp, r7
 8002268:	bc80      	pop	{r7}
 800226a:	4770      	bx	lr
 800226c:	20000068 	.word	0x20000068
 8002270:	10624dd3 	.word	0x10624dd3

08002274 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d101      	bne.n	8002286 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e041      	b.n	800230a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b00      	cmp	r3, #0
 8002290:	d106      	bne.n	80022a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f7ff f85a 	bl	8001354 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2202      	movs	r2, #2
 80022a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	3304      	adds	r3, #4
 80022b0:	4619      	mov	r1, r3
 80022b2:	4610      	mov	r0, r2
 80022b4:	f000 fa6e 	bl	8002794 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2201      	movs	r2, #1
 80022cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2201      	movs	r2, #1
 80022d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
	...

08002314 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002314:	b480      	push	{r7}
 8002316:	b085      	sub	sp, #20
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002322:	b2db      	uxtb	r3, r3
 8002324:	2b01      	cmp	r3, #1
 8002326:	d001      	beq.n	800232c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e035      	b.n	8002398 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2202      	movs	r2, #2
 8002330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	68da      	ldr	r2, [r3, #12]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f042 0201 	orr.w	r2, r2, #1
 8002342:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a16      	ldr	r2, [pc, #88]	; (80023a4 <HAL_TIM_Base_Start_IT+0x90>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d009      	beq.n	8002362 <HAL_TIM_Base_Start_IT+0x4e>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002356:	d004      	beq.n	8002362 <HAL_TIM_Base_Start_IT+0x4e>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a12      	ldr	r2, [pc, #72]	; (80023a8 <HAL_TIM_Base_Start_IT+0x94>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d111      	bne.n	8002386 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	f003 0307 	and.w	r3, r3, #7
 800236c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2b06      	cmp	r3, #6
 8002372:	d010      	beq.n	8002396 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f042 0201 	orr.w	r2, r2, #1
 8002382:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002384:	e007      	b.n	8002396 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f042 0201 	orr.w	r2, r2, #1
 8002394:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002396:	2300      	movs	r3, #0
}
 8002398:	4618      	mov	r0, r3
 800239a:	3714      	adds	r7, #20
 800239c:	46bd      	mov	sp, r7
 800239e:	bc80      	pop	{r7}
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	40012c00 	.word	0x40012c00
 80023a8:	40000400 	.word	0x40000400

080023ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	691b      	ldr	r3, [r3, #16]
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	2b02      	cmp	r3, #2
 80023c0:	d122      	bne.n	8002408 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	f003 0302 	and.w	r3, r3, #2
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d11b      	bne.n	8002408 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f06f 0202 	mvn.w	r2, #2
 80023d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2201      	movs	r2, #1
 80023de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	f003 0303 	and.w	r3, r3, #3
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d003      	beq.n	80023f6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f000 f9b4 	bl	800275c <HAL_TIM_IC_CaptureCallback>
 80023f4:	e005      	b.n	8002402 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f000 f9a7 	bl	800274a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	f000 f9b6 	bl	800276e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	f003 0304 	and.w	r3, r3, #4
 8002412:	2b04      	cmp	r3, #4
 8002414:	d122      	bne.n	800245c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	f003 0304 	and.w	r3, r3, #4
 8002420:	2b04      	cmp	r3, #4
 8002422:	d11b      	bne.n	800245c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f06f 0204 	mvn.w	r2, #4
 800242c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2202      	movs	r2, #2
 8002432:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800243e:	2b00      	cmp	r3, #0
 8002440:	d003      	beq.n	800244a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f000 f98a 	bl	800275c <HAL_TIM_IC_CaptureCallback>
 8002448:	e005      	b.n	8002456 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f000 f97d 	bl	800274a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	f000 f98c 	bl	800276e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	f003 0308 	and.w	r3, r3, #8
 8002466:	2b08      	cmp	r3, #8
 8002468:	d122      	bne.n	80024b0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	f003 0308 	and.w	r3, r3, #8
 8002474:	2b08      	cmp	r3, #8
 8002476:	d11b      	bne.n	80024b0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f06f 0208 	mvn.w	r2, #8
 8002480:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2204      	movs	r2, #4
 8002486:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	69db      	ldr	r3, [r3, #28]
 800248e:	f003 0303 	and.w	r3, r3, #3
 8002492:	2b00      	cmp	r3, #0
 8002494:	d003      	beq.n	800249e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f000 f960 	bl	800275c <HAL_TIM_IC_CaptureCallback>
 800249c:	e005      	b.n	80024aa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 f953 	bl	800274a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f000 f962 	bl	800276e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	691b      	ldr	r3, [r3, #16]
 80024b6:	f003 0310 	and.w	r3, r3, #16
 80024ba:	2b10      	cmp	r3, #16
 80024bc:	d122      	bne.n	8002504 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	f003 0310 	and.w	r3, r3, #16
 80024c8:	2b10      	cmp	r3, #16
 80024ca:	d11b      	bne.n	8002504 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f06f 0210 	mvn.w	r2, #16
 80024d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2208      	movs	r2, #8
 80024da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	69db      	ldr	r3, [r3, #28]
 80024e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 f936 	bl	800275c <HAL_TIM_IC_CaptureCallback>
 80024f0:	e005      	b.n	80024fe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f000 f929 	bl	800274a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	f000 f938 	bl	800276e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	691b      	ldr	r3, [r3, #16]
 800250a:	f003 0301 	and.w	r3, r3, #1
 800250e:	2b01      	cmp	r3, #1
 8002510:	d10e      	bne.n	8002530 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	f003 0301 	and.w	r3, r3, #1
 800251c:	2b01      	cmp	r3, #1
 800251e:	d107      	bne.n	8002530 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f06f 0201 	mvn.w	r2, #1
 8002528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f7fe fe08 	bl	8001140 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800253a:	2b80      	cmp	r3, #128	; 0x80
 800253c:	d10e      	bne.n	800255c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002548:	2b80      	cmp	r3, #128	; 0x80
 800254a:	d107      	bne.n	800255c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002554:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f000 fa6b 	bl	8002a32 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002566:	2b40      	cmp	r3, #64	; 0x40
 8002568:	d10e      	bne.n	8002588 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002574:	2b40      	cmp	r3, #64	; 0x40
 8002576:	d107      	bne.n	8002588 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002580:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f000 f8fc 	bl	8002780 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	691b      	ldr	r3, [r3, #16]
 800258e:	f003 0320 	and.w	r3, r3, #32
 8002592:	2b20      	cmp	r3, #32
 8002594:	d10e      	bne.n	80025b4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	f003 0320 	and.w	r3, r3, #32
 80025a0:	2b20      	cmp	r3, #32
 80025a2:	d107      	bne.n	80025b4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f06f 0220 	mvn.w	r2, #32
 80025ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f000 fa36 	bl	8002a20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025b4:	bf00      	nop
 80025b6:	3708      	adds	r7, #8
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}

080025bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025c6:	2300      	movs	r3, #0
 80025c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	d101      	bne.n	80025d8 <HAL_TIM_ConfigClockSource+0x1c>
 80025d4:	2302      	movs	r3, #2
 80025d6:	e0b4      	b.n	8002742 <HAL_TIM_ConfigClockSource+0x186>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2202      	movs	r2, #2
 80025e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80025f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	68ba      	ldr	r2, [r7, #8]
 8002606:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002610:	d03e      	beq.n	8002690 <HAL_TIM_ConfigClockSource+0xd4>
 8002612:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002616:	f200 8087 	bhi.w	8002728 <HAL_TIM_ConfigClockSource+0x16c>
 800261a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800261e:	f000 8086 	beq.w	800272e <HAL_TIM_ConfigClockSource+0x172>
 8002622:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002626:	d87f      	bhi.n	8002728 <HAL_TIM_ConfigClockSource+0x16c>
 8002628:	2b70      	cmp	r3, #112	; 0x70
 800262a:	d01a      	beq.n	8002662 <HAL_TIM_ConfigClockSource+0xa6>
 800262c:	2b70      	cmp	r3, #112	; 0x70
 800262e:	d87b      	bhi.n	8002728 <HAL_TIM_ConfigClockSource+0x16c>
 8002630:	2b60      	cmp	r3, #96	; 0x60
 8002632:	d050      	beq.n	80026d6 <HAL_TIM_ConfigClockSource+0x11a>
 8002634:	2b60      	cmp	r3, #96	; 0x60
 8002636:	d877      	bhi.n	8002728 <HAL_TIM_ConfigClockSource+0x16c>
 8002638:	2b50      	cmp	r3, #80	; 0x50
 800263a:	d03c      	beq.n	80026b6 <HAL_TIM_ConfigClockSource+0xfa>
 800263c:	2b50      	cmp	r3, #80	; 0x50
 800263e:	d873      	bhi.n	8002728 <HAL_TIM_ConfigClockSource+0x16c>
 8002640:	2b40      	cmp	r3, #64	; 0x40
 8002642:	d058      	beq.n	80026f6 <HAL_TIM_ConfigClockSource+0x13a>
 8002644:	2b40      	cmp	r3, #64	; 0x40
 8002646:	d86f      	bhi.n	8002728 <HAL_TIM_ConfigClockSource+0x16c>
 8002648:	2b30      	cmp	r3, #48	; 0x30
 800264a:	d064      	beq.n	8002716 <HAL_TIM_ConfigClockSource+0x15a>
 800264c:	2b30      	cmp	r3, #48	; 0x30
 800264e:	d86b      	bhi.n	8002728 <HAL_TIM_ConfigClockSource+0x16c>
 8002650:	2b20      	cmp	r3, #32
 8002652:	d060      	beq.n	8002716 <HAL_TIM_ConfigClockSource+0x15a>
 8002654:	2b20      	cmp	r3, #32
 8002656:	d867      	bhi.n	8002728 <HAL_TIM_ConfigClockSource+0x16c>
 8002658:	2b00      	cmp	r3, #0
 800265a:	d05c      	beq.n	8002716 <HAL_TIM_ConfigClockSource+0x15a>
 800265c:	2b10      	cmp	r3, #16
 800265e:	d05a      	beq.n	8002716 <HAL_TIM_ConfigClockSource+0x15a>
 8002660:	e062      	b.n	8002728 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6818      	ldr	r0, [r3, #0]
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	6899      	ldr	r1, [r3, #8]
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	685a      	ldr	r2, [r3, #4]
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	f000 f95e 	bl	8002932 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002684:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	68ba      	ldr	r2, [r7, #8]
 800268c:	609a      	str	r2, [r3, #8]
      break;
 800268e:	e04f      	b.n	8002730 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6818      	ldr	r0, [r3, #0]
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	6899      	ldr	r1, [r3, #8]
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685a      	ldr	r2, [r3, #4]
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	f000 f947 	bl	8002932 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689a      	ldr	r2, [r3, #8]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026b2:	609a      	str	r2, [r3, #8]
      break;
 80026b4:	e03c      	b.n	8002730 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6818      	ldr	r0, [r3, #0]
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	6859      	ldr	r1, [r3, #4]
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	461a      	mov	r2, r3
 80026c4:	f000 f8be 	bl	8002844 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2150      	movs	r1, #80	; 0x50
 80026ce:	4618      	mov	r0, r3
 80026d0:	f000 f915 	bl	80028fe <TIM_ITRx_SetConfig>
      break;
 80026d4:	e02c      	b.n	8002730 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6818      	ldr	r0, [r3, #0]
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	6859      	ldr	r1, [r3, #4]
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	461a      	mov	r2, r3
 80026e4:	f000 f8dc 	bl	80028a0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2160      	movs	r1, #96	; 0x60
 80026ee:	4618      	mov	r0, r3
 80026f0:	f000 f905 	bl	80028fe <TIM_ITRx_SetConfig>
      break;
 80026f4:	e01c      	b.n	8002730 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6818      	ldr	r0, [r3, #0]
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	6859      	ldr	r1, [r3, #4]
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	68db      	ldr	r3, [r3, #12]
 8002702:	461a      	mov	r2, r3
 8002704:	f000 f89e 	bl	8002844 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2140      	movs	r1, #64	; 0x40
 800270e:	4618      	mov	r0, r3
 8002710:	f000 f8f5 	bl	80028fe <TIM_ITRx_SetConfig>
      break;
 8002714:	e00c      	b.n	8002730 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4619      	mov	r1, r3
 8002720:	4610      	mov	r0, r2
 8002722:	f000 f8ec 	bl	80028fe <TIM_ITRx_SetConfig>
      break;
 8002726:	e003      	b.n	8002730 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	73fb      	strb	r3, [r7, #15]
      break;
 800272c:	e000      	b.n	8002730 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800272e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002740:	7bfb      	ldrb	r3, [r7, #15]
}
 8002742:	4618      	mov	r0, r3
 8002744:	3710      	adds	r7, #16
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800274a:	b480      	push	{r7}
 800274c:	b083      	sub	sp, #12
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002752:	bf00      	nop
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	bc80      	pop	{r7}
 800275a:	4770      	bx	lr

0800275c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002764:	bf00      	nop
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	bc80      	pop	{r7}
 800276c:	4770      	bx	lr

0800276e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800276e:	b480      	push	{r7}
 8002770:	b083      	sub	sp, #12
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002776:	bf00      	nop
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	bc80      	pop	{r7}
 800277e:	4770      	bx	lr

08002780 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002788:	bf00      	nop
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	bc80      	pop	{r7}
 8002790:	4770      	bx	lr
	...

08002794 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002794:	b480      	push	{r7}
 8002796:	b085      	sub	sp, #20
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	4a25      	ldr	r2, [pc, #148]	; (800283c <TIM_Base_SetConfig+0xa8>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d007      	beq.n	80027bc <TIM_Base_SetConfig+0x28>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027b2:	d003      	beq.n	80027bc <TIM_Base_SetConfig+0x28>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	4a22      	ldr	r2, [pc, #136]	; (8002840 <TIM_Base_SetConfig+0xac>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d108      	bne.n	80027ce <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	68fa      	ldr	r2, [r7, #12]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a1a      	ldr	r2, [pc, #104]	; (800283c <TIM_Base_SetConfig+0xa8>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d007      	beq.n	80027e6 <TIM_Base_SetConfig+0x52>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027dc:	d003      	beq.n	80027e6 <TIM_Base_SetConfig+0x52>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a17      	ldr	r2, [pc, #92]	; (8002840 <TIM_Base_SetConfig+0xac>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d108      	bne.n	80027f8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	68fa      	ldr	r2, [r7, #12]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	4313      	orrs	r3, r2
 8002804:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	68fa      	ldr	r2, [r7, #12]
 800280a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	689a      	ldr	r2, [r3, #8]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4a07      	ldr	r2, [pc, #28]	; (800283c <TIM_Base_SetConfig+0xa8>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d103      	bne.n	800282c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	691a      	ldr	r2, [r3, #16]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	615a      	str	r2, [r3, #20]
}
 8002832:	bf00      	nop
 8002834:	3714      	adds	r7, #20
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr
 800283c:	40012c00 	.word	0x40012c00
 8002840:	40000400 	.word	0x40000400

08002844 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002844:	b480      	push	{r7}
 8002846:	b087      	sub	sp, #28
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	6a1b      	ldr	r3, [r3, #32]
 8002854:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6a1b      	ldr	r3, [r3, #32]
 800285a:	f023 0201 	bic.w	r2, r3, #1
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	699b      	ldr	r3, [r3, #24]
 8002866:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800286e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	011b      	lsls	r3, r3, #4
 8002874:	693a      	ldr	r2, [r7, #16]
 8002876:	4313      	orrs	r3, r2
 8002878:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	f023 030a 	bic.w	r3, r3, #10
 8002880:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	4313      	orrs	r3, r2
 8002888:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	693a      	ldr	r2, [r7, #16]
 800288e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	697a      	ldr	r2, [r7, #20]
 8002894:	621a      	str	r2, [r3, #32]
}
 8002896:	bf00      	nop
 8002898:	371c      	adds	r7, #28
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr

080028a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b087      	sub	sp, #28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6a1b      	ldr	r3, [r3, #32]
 80028b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	6a1b      	ldr	r3, [r3, #32]
 80028b6:	f023 0210 	bic.w	r2, r3, #16
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80028ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	031b      	lsls	r3, r3, #12
 80028d0:	693a      	ldr	r2, [r7, #16]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80028dc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	011b      	lsls	r3, r3, #4
 80028e2:	697a      	ldr	r2, [r7, #20]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	693a      	ldr	r2, [r7, #16]
 80028ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	697a      	ldr	r2, [r7, #20]
 80028f2:	621a      	str	r2, [r3, #32]
}
 80028f4:	bf00      	nop
 80028f6:	371c      	adds	r7, #28
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bc80      	pop	{r7}
 80028fc:	4770      	bx	lr

080028fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80028fe:	b480      	push	{r7}
 8002900:	b085      	sub	sp, #20
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
 8002906:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002914:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002916:	683a      	ldr	r2, [r7, #0]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	4313      	orrs	r3, r2
 800291c:	f043 0307 	orr.w	r3, r3, #7
 8002920:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	68fa      	ldr	r2, [r7, #12]
 8002926:	609a      	str	r2, [r3, #8]
}
 8002928:	bf00      	nop
 800292a:	3714      	adds	r7, #20
 800292c:	46bd      	mov	sp, r7
 800292e:	bc80      	pop	{r7}
 8002930:	4770      	bx	lr

08002932 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002932:	b480      	push	{r7}
 8002934:	b087      	sub	sp, #28
 8002936:	af00      	add	r7, sp, #0
 8002938:	60f8      	str	r0, [r7, #12]
 800293a:	60b9      	str	r1, [r7, #8]
 800293c:	607a      	str	r2, [r7, #4]
 800293e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800294c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	021a      	lsls	r2, r3, #8
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	431a      	orrs	r2, r3
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	4313      	orrs	r3, r2
 800295a:	697a      	ldr	r2, [r7, #20]
 800295c:	4313      	orrs	r3, r2
 800295e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	697a      	ldr	r2, [r7, #20]
 8002964:	609a      	str	r2, [r3, #8]
}
 8002966:	bf00      	nop
 8002968:	371c      	adds	r7, #28
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr

08002970 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002970:	b480      	push	{r7}
 8002972:	b085      	sub	sp, #20
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002980:	2b01      	cmp	r3, #1
 8002982:	d101      	bne.n	8002988 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002984:	2302      	movs	r3, #2
 8002986:	e041      	b.n	8002a0c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2202      	movs	r2, #2
 8002994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	68fa      	ldr	r2, [r7, #12]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	68fa      	ldr	r2, [r7, #12]
 80029c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a14      	ldr	r2, [pc, #80]	; (8002a18 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d009      	beq.n	80029e0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029d4:	d004      	beq.n	80029e0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a10      	ldr	r2, [pc, #64]	; (8002a1c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d10c      	bne.n	80029fa <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	68ba      	ldr	r2, [r7, #8]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	68ba      	ldr	r2, [r7, #8]
 80029f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2201      	movs	r2, #1
 80029fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a0a:	2300      	movs	r3, #0
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3714      	adds	r7, #20
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bc80      	pop	{r7}
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	40012c00 	.word	0x40012c00
 8002a1c:	40000400 	.word	0x40000400

08002a20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a28:	bf00      	nop
 8002a2a:	370c      	adds	r7, #12
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bc80      	pop	{r7}
 8002a30:	4770      	bx	lr

08002a32 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a32:	b480      	push	{r7}
 8002a34:	b083      	sub	sp, #12
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a3a:	bf00      	nop
 8002a3c:	370c      	adds	r7, #12
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bc80      	pop	{r7}
 8002a42:	4770      	bx	lr

08002a44 <__libc_init_array>:
 8002a44:	b570      	push	{r4, r5, r6, lr}
 8002a46:	2600      	movs	r6, #0
 8002a48:	4d0c      	ldr	r5, [pc, #48]	; (8002a7c <__libc_init_array+0x38>)
 8002a4a:	4c0d      	ldr	r4, [pc, #52]	; (8002a80 <__libc_init_array+0x3c>)
 8002a4c:	1b64      	subs	r4, r4, r5
 8002a4e:	10a4      	asrs	r4, r4, #2
 8002a50:	42a6      	cmp	r6, r4
 8002a52:	d109      	bne.n	8002a68 <__libc_init_array+0x24>
 8002a54:	f000 f822 	bl	8002a9c <_init>
 8002a58:	2600      	movs	r6, #0
 8002a5a:	4d0a      	ldr	r5, [pc, #40]	; (8002a84 <__libc_init_array+0x40>)
 8002a5c:	4c0a      	ldr	r4, [pc, #40]	; (8002a88 <__libc_init_array+0x44>)
 8002a5e:	1b64      	subs	r4, r4, r5
 8002a60:	10a4      	asrs	r4, r4, #2
 8002a62:	42a6      	cmp	r6, r4
 8002a64:	d105      	bne.n	8002a72 <__libc_init_array+0x2e>
 8002a66:	bd70      	pop	{r4, r5, r6, pc}
 8002a68:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a6c:	4798      	blx	r3
 8002a6e:	3601      	adds	r6, #1
 8002a70:	e7ee      	b.n	8002a50 <__libc_init_array+0xc>
 8002a72:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a76:	4798      	blx	r3
 8002a78:	3601      	adds	r6, #1
 8002a7a:	e7f2      	b.n	8002a62 <__libc_init_array+0x1e>
 8002a7c:	08002adc 	.word	0x08002adc
 8002a80:	08002adc 	.word	0x08002adc
 8002a84:	08002adc 	.word	0x08002adc
 8002a88:	08002ae0 	.word	0x08002ae0

08002a8c <memset>:
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	4402      	add	r2, r0
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d100      	bne.n	8002a96 <memset+0xa>
 8002a94:	4770      	bx	lr
 8002a96:	f803 1b01 	strb.w	r1, [r3], #1
 8002a9a:	e7f9      	b.n	8002a90 <memset+0x4>

08002a9c <_init>:
 8002a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a9e:	bf00      	nop
 8002aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aa2:	bc08      	pop	{r3}
 8002aa4:	469e      	mov	lr, r3
 8002aa6:	4770      	bx	lr

08002aa8 <_fini>:
 8002aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aaa:	bf00      	nop
 8002aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aae:	bc08      	pop	{r3}
 8002ab0:	469e      	mov	lr, r3
 8002ab2:	4770      	bx	lr
