
mazecrase-car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ebb8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007dc  0800ed58  0800ed58  0000fd58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f534  0800f534  000112cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f534  0800f534  00010534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f53c  0800f53c  000112cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f53c  0800f53c  0001053c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f540  0800f540  00010540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002cc  20000000  0800f544  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f2c  200002cc  0800f810  000112cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200021f8  0800f810  000121f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000112cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019878  00000000  00000000  000112fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000042b1  00000000  00000000  0002ab74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a0  00000000  00000000  0002ee28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001163  00000000  00000000  000304c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000066a4  00000000  00000000  0003162b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c329  00000000  00000000  00037ccf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095dfe  00000000  00000000  00053ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e9df6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070b0  00000000  00000000  000e9e3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000f0eec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002cc 	.word	0x200002cc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ed40 	.word	0x0800ed40

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002d0 	.word	0x200002d0
 80001dc:	0800ed40 	.word	0x0800ed40

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <my_printf>:
#define BUFFER_LEN 128
//uint8_t tx_buffer[BUFFER_LEN];
//uint16_t usbTxLength;

static inline void my_printf(const char *format, ...)
{
 8000f24:	b40f      	push	{r0, r1, r2, r3}
 8000f26:	b580      	push	{r7, lr}
 8000f28:	b0a2      	sub	sp, #136	@ 0x88
 8000f2a:	af00      	add	r7, sp, #0
    char tx_buffer[BUFFER_LEN];
    va_list args;
    va_start(args, format);
 8000f2c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000f30:	603b      	str	r3, [r7, #0]
    int usbTxLength = vsnprintf(tx_buffer, BUFFER_LEN, format, args);
 8000f32:	1d38      	adds	r0, r7, #4
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000f3a:	2180      	movs	r1, #128	@ 0x80
 8000f3c:	f00b fe22 	bl	800cb84 <vsniprintf>
 8000f40:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    va_end(args);

    if (usbTxLength > 0 && usbTxLength < BUFFER_LEN)
 8000f44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	dd0b      	ble.n	8000f64 <my_printf+0x40>
 8000f4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000f50:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f52:	dc07      	bgt.n	8000f64 <my_printf+0x40>
    {
        CDC_Transmit_FS((uint8_t *)tx_buffer, usbTxLength);
 8000f54:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000f58:	b29a      	uxth	r2, r3
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	4611      	mov	r1, r2
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f00a fbc4 	bl	800b6ec <CDC_Transmit_FS>
    }
}
 8000f64:	bf00      	nop
 8000f66:	3788      	adds	r7, #136	@ 0x88
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f6e:	b004      	add	sp, #16
 8000f70:	4770      	bx	lr
	...

08000f74 <I2C_Scan>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void I2C_Scan(I2C_HandleTypeDef *hi2c) {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
    my_printf("Starting I2C scan on bus %s...\r\n", (hi2c == &hi2c2) ? "hi2c2" : "unknown");
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	4a15      	ldr	r2, [pc, #84]	@ (8000fd4 <I2C_Scan+0x60>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d101      	bne.n	8000f88 <I2C_Scan+0x14>
 8000f84:	4b14      	ldr	r3, [pc, #80]	@ (8000fd8 <I2C_Scan+0x64>)
 8000f86:	e000      	b.n	8000f8a <I2C_Scan+0x16>
 8000f88:	4b14      	ldr	r3, [pc, #80]	@ (8000fdc <I2C_Scan+0x68>)
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4814      	ldr	r0, [pc, #80]	@ (8000fe0 <I2C_Scan+0x6c>)
 8000f8e:	f7ff ffc9 	bl	8000f24 <my_printf>

    for (uint8_t address = 1; address < 127; address++) {
 8000f92:	2301      	movs	r3, #1
 8000f94:	73fb      	strb	r3, [r7, #15]
 8000f96:	e013      	b.n	8000fc0 <I2C_Scan+0x4c>
        // Try to transmit to the current address
        if (HAL_I2C_IsDeviceReady(hi2c, (address << 1), 1, 10) == HAL_OK) {
 8000f98:	7bfb      	ldrb	r3, [r7, #15]
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	005b      	lsls	r3, r3, #1
 8000f9e:	b299      	uxth	r1, r3
 8000fa0:	230a      	movs	r3, #10
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	6878      	ldr	r0, [r7, #4]
 8000fa6:	f003 faf1 	bl	800458c <HAL_I2C_IsDeviceReady>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d104      	bne.n	8000fba <I2C_Scan+0x46>
            my_printf("Found device at 0x%02X\r\n", address);
 8000fb0:	7bfb      	ldrb	r3, [r7, #15]
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	480b      	ldr	r0, [pc, #44]	@ (8000fe4 <I2C_Scan+0x70>)
 8000fb6:	f7ff ffb5 	bl	8000f24 <my_printf>
    for (uint8_t address = 1; address < 127; address++) {
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	73fb      	strb	r3, [r7, #15]
 8000fc0:	7bfb      	ldrb	r3, [r7, #15]
 8000fc2:	2b7e      	cmp	r3, #126	@ 0x7e
 8000fc4:	d9e8      	bls.n	8000f98 <I2C_Scan+0x24>
        }
    }

    my_printf("I2C scan complete.\r\n");
 8000fc6:	4808      	ldr	r0, [pc, #32]	@ (8000fe8 <I2C_Scan+0x74>)
 8000fc8:	f7ff ffac 	bl	8000f24 <my_printf>
}
 8000fcc:	bf00      	nop
 8000fce:	3710      	adds	r7, #16
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	2000033c 	.word	0x2000033c
 8000fd8:	0800ed58 	.word	0x0800ed58
 8000fdc:	0800ed60 	.word	0x0800ed60
 8000fe0:	0800ed68 	.word	0x0800ed68
 8000fe4:	0800ed8c 	.word	0x0800ed8c
 8000fe8:	0800eda8 	.word	0x0800eda8

08000fec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b08c      	sub	sp, #48	@ 0x30
 8000ff0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff2:	f002 faf7 	bl	80035e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ff6:	f000 f877 	bl	80010e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ffa:	f000 fab1 	bl	8001560 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000ffe:	f000 f8db 	bl	80011b8 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001002:	f000 f907 	bl	8001214 <MX_I2C2_Init>
  MX_TIM1_Init();
 8001006:	f000 f933 	bl	8001270 <MX_TIM1_Init>
  MX_TIM4_Init();
 800100a:	f000 f9dd 	bl	80013c8 <MX_TIM4_Init>
  MX_TIM5_Init();
 800100e:	f000 fa2f 	bl	8001470 <MX_TIM5_Init>
  MX_USB_DEVICE_Init();
 8001012:	f00a fa5d 	bl	800b4d0 <MX_USB_DEVICE_Init>
  MX_TIM11_Init();
 8001016:	f000 fa7f 	bl	8001518 <MX_TIM11_Init>
//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET); // PB12 LOW
//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  // PB13 HIGH
//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET); // PB12 LOW
//  HAL_GPIO_WritePin(GPIOA, motor_stdby_Pin, GPIO_PIN_SET); // make standby pin high, activate the motor driver

  HAL_TIM_Base_Start_IT(&htim11);
 800101a:	4830      	ldr	r0, [pc, #192]	@ (80010dc <main+0xf0>)
 800101c:	f005 fe50 	bl	8006cc0 <HAL_TIM_Base_Start_IT>

  selectTCAChannel(0);
 8001020:	2000      	movs	r0, #0
 8001022:	f000 fe6f 	bl	8001d04 <selectTCAChannel>
  TCS34725_t tcs34725_sensor;
  tcs32725_begin(&tcs34725_sensor, TCS34725_INTEGRATIONTIME_24MS, TCS34725_GAIN_1X);
 8001026:	f107 030c 	add.w	r3, r7, #12
 800102a:	2200      	movs	r2, #0
 800102c:	21f6      	movs	r1, #246	@ 0xf6
 800102e:	4618      	mov	r0, r3
 8001030:	f000 ff2e 	bl	8001e90 <tcs32725_begin>
  selectTCAChannel(1);
 8001034:	2001      	movs	r0, #1
 8001036:	f000 fe65 	bl	8001d04 <selectTCAChannel>
  TCS34725_t tcs34725_sensor1;
  tcs32725_begin(&tcs34725_sensor1, TCS34725_INTEGRATIONTIME_24MS, TCS34725_GAIN_1X);
 800103a:	f107 0308 	add.w	r3, r7, #8
 800103e:	2200      	movs	r2, #0
 8001040:	21f6      	movs	r1, #246	@ 0xf6
 8001042:	4618      	mov	r0, r3
 8001044:	f000 ff24 	bl	8001e90 <tcs32725_begin>
  selectTCAChannel(2);
 8001048:	2002      	movs	r0, #2
 800104a:	f000 fe5b 	bl	8001d04 <selectTCAChannel>
  TCS34725_t tcs34725_sensor2;
  tcs32725_begin(&tcs34725_sensor2, TCS34725_INTEGRATIONTIME_24MS, TCS34725_GAIN_1X);
 800104e:	1d3b      	adds	r3, r7, #4
 8001050:	2200      	movs	r2, #0
 8001052:	21f6      	movs	r1, #246	@ 0xf6
 8001054:	4618      	mov	r0, r3
 8001056:	f000 ff1b 	bl	8001e90 <tcs32725_begin>
  float r, g, b;
  uint32_t count = 0;
 800105a:	2300      	movs	r3, #0
 800105c:	627b      	str	r3, [r7, #36]	@ 0x24


  uint8_t dev_id = 0;
 800105e:	2300      	movs	r3, #0
 8001060:	70fb      	strb	r3, [r7, #3]
  uint8_t whoami = 0x0F;
 8001062:	230f      	movs	r3, #15
 8001064:	70bb      	strb	r3, [r7, #2]
  HAL_I2C_Master_Transmit(&hi2c2, 0x6B << 1, &whoami, 1, 100);
 8001066:	1cba      	adds	r2, r7, #2
 8001068:	2364      	movs	r3, #100	@ 0x64
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	2301      	movs	r3, #1
 800106e:	21d6      	movs	r1, #214	@ 0xd6
 8001070:	481b      	ldr	r0, [pc, #108]	@ (80010e0 <main+0xf4>)
 8001072:	f002 ff5b 	bl	8003f2c <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c2, 0x6B << 1, &dev_id, 1, 100);
 8001076:	1cfa      	adds	r2, r7, #3
 8001078:	2364      	movs	r3, #100	@ 0x64
 800107a:	9300      	str	r3, [sp, #0]
 800107c:	2301      	movs	r3, #1
 800107e:	21d6      	movs	r1, #214	@ 0xd6
 8001080:	4817      	ldr	r0, [pc, #92]	@ (80010e0 <main+0xf4>)
 8001082:	f003 f851 	bl	8004128 <HAL_I2C_Master_Receive>
  my_printf("my id: %d", dev_id);
 8001086:	78fb      	ldrb	r3, [r7, #3]
 8001088:	4619      	mov	r1, r3
 800108a:	4816      	ldr	r0, [pc, #88]	@ (80010e4 <main+0xf8>)
 800108c:	f7ff ff4a 	bl	8000f24 <my_printf>

  motor_init();
 8001090:	f000 fafa 	bl	8001688 <motor_init>
  uint8_t speed = 25;
 8001094:	2319      	movs	r3, #25
 8001096:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  motor_direction_t dir_A = REVERSE;
 800109a:	2301      	movs	r3, #1
 800109c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  motor_direction_t dir_B = FORWARD;
 80010a0:	2300      	movs	r3, #0
 80010a2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  int32_t tick_m_a = 0, tick_m_b = 0;
 80010a6:	2300      	movs	r3, #0
 80010a8:	61fb      	str	r3, [r7, #28]
 80010aa:	2300      	movs	r3, #0
 80010ac:	61bb      	str	r3, [r7, #24]
  int16_t tick_m_a_short = 0, tick_m_b_short = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	82fb      	strh	r3, [r7, #22]
 80010b2:	2300      	movs	r3, #0
 80010b4:	82bb      	strh	r3, [r7, #20]

  vl53l0x_init();
 80010b6:	f002 fa3b 	bl	8003530 <vl53l0x_init>
  uint16_t range_a = 0, range_b = 0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	827b      	strh	r3, [r7, #18]
 80010be:	2300      	movs	r3, #0
 80010c0:	823b      	strh	r3, [r7, #16]

  //lsm6dsl_read_data_polling();
  HAL_Delay(1000);
 80010c2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010c6:	f002 faff 	bl	80036c8 <HAL_Delay>
//	  printColour(&pf_sensor_a_colour);
//	  printColour(&pf_sensor_b_colour);
//	  printColour(&pf_sensor_c_colour);
//	  HAL_Delay(100);

	  I2C_Scan(&hi2c2);
 80010ca:	4805      	ldr	r0, [pc, #20]	@ (80010e0 <main+0xf4>)
 80010cc:	f7ff ff52 	bl	8000f74 <I2C_Scan>
	  HAL_Delay(100);
 80010d0:	2064      	movs	r0, #100	@ 0x64
 80010d2:	f002 faf9 	bl	80036c8 <HAL_Delay>
	  I2C_Scan(&hi2c2);
 80010d6:	bf00      	nop
 80010d8:	e7f7      	b.n	80010ca <main+0xde>
 80010da:	bf00      	nop
 80010dc:	20000468 	.word	0x20000468
 80010e0:	2000033c 	.word	0x2000033c
 80010e4:	0800edc0 	.word	0x0800edc0

080010e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b094      	sub	sp, #80	@ 0x50
 80010ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ee:	f107 0320 	add.w	r3, r7, #32
 80010f2:	2230      	movs	r2, #48	@ 0x30
 80010f4:	2100      	movs	r1, #0
 80010f6:	4618      	mov	r0, r3
 80010f8:	f00b fde6 	bl	800ccc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010fc:	f107 030c 	add.w	r3, r7, #12
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
 8001106:	609a      	str	r2, [r3, #8]
 8001108:	60da      	str	r2, [r3, #12]
 800110a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800110c:	2300      	movs	r3, #0
 800110e:	60bb      	str	r3, [r7, #8]
 8001110:	4b27      	ldr	r3, [pc, #156]	@ (80011b0 <SystemClock_Config+0xc8>)
 8001112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001114:	4a26      	ldr	r2, [pc, #152]	@ (80011b0 <SystemClock_Config+0xc8>)
 8001116:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800111a:	6413      	str	r3, [r2, #64]	@ 0x40
 800111c:	4b24      	ldr	r3, [pc, #144]	@ (80011b0 <SystemClock_Config+0xc8>)
 800111e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001120:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001124:	60bb      	str	r3, [r7, #8]
 8001126:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001128:	2300      	movs	r3, #0
 800112a:	607b      	str	r3, [r7, #4]
 800112c:	4b21      	ldr	r3, [pc, #132]	@ (80011b4 <SystemClock_Config+0xcc>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a20      	ldr	r2, [pc, #128]	@ (80011b4 <SystemClock_Config+0xcc>)
 8001132:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001136:	6013      	str	r3, [r2, #0]
 8001138:	4b1e      	ldr	r3, [pc, #120]	@ (80011b4 <SystemClock_Config+0xcc>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001140:	607b      	str	r3, [r7, #4]
 8001142:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001144:	2301      	movs	r3, #1
 8001146:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001148:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800114c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800114e:	2302      	movs	r3, #2
 8001150:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001152:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001156:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001158:	2319      	movs	r3, #25
 800115a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 800115c:	23c0      	movs	r3, #192	@ 0xc0
 800115e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001160:	2302      	movs	r3, #2
 8001162:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001164:	2304      	movs	r3, #4
 8001166:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001168:	f107 0320 	add.w	r3, r7, #32
 800116c:	4618      	mov	r0, r3
 800116e:	f005 f913 	bl	8006398 <HAL_RCC_OscConfig>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001178:	f000 fa80 	bl	800167c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800117c:	230f      	movs	r3, #15
 800117e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001180:	2302      	movs	r3, #2
 8001182:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001184:	2300      	movs	r3, #0
 8001186:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001188:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800118c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800118e:	2300      	movs	r3, #0
 8001190:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001192:	f107 030c 	add.w	r3, r7, #12
 8001196:	2103      	movs	r1, #3
 8001198:	4618      	mov	r0, r3
 800119a:	f005 fb75 	bl	8006888 <HAL_RCC_ClockConfig>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80011a4:	f000 fa6a 	bl	800167c <Error_Handler>
  }
}
 80011a8:	bf00      	nop
 80011aa:	3750      	adds	r7, #80	@ 0x50
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	40023800 	.word	0x40023800
 80011b4:	40007000 	.word	0x40007000

080011b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011bc:	4b12      	ldr	r3, [pc, #72]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011be:	4a13      	ldr	r2, [pc, #76]	@ (800120c <MX_I2C1_Init+0x54>)
 80011c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011c2:	4b11      	ldr	r3, [pc, #68]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011c4:	4a12      	ldr	r2, [pc, #72]	@ (8001210 <MX_I2C1_Init+0x58>)
 80011c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011de:	2200      	movs	r2, #0
 80011e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011e2:	4b09      	ldr	r3, [pc, #36]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011e8:	4b07      	ldr	r3, [pc, #28]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011ee:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011f4:	4804      	ldr	r0, [pc, #16]	@ (8001208 <MX_I2C1_Init+0x50>)
 80011f6:	f002 fd55 	bl	8003ca4 <HAL_I2C_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001200:	f000 fa3c 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001204:	bf00      	nop
 8001206:	bd80      	pop	{r7, pc}
 8001208:	200002e8 	.word	0x200002e8
 800120c:	40005400 	.word	0x40005400
 8001210:	000186a0 	.word	0x000186a0

08001214 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001218:	4b12      	ldr	r3, [pc, #72]	@ (8001264 <MX_I2C2_Init+0x50>)
 800121a:	4a13      	ldr	r2, [pc, #76]	@ (8001268 <MX_I2C2_Init+0x54>)
 800121c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800121e:	4b11      	ldr	r3, [pc, #68]	@ (8001264 <MX_I2C2_Init+0x50>)
 8001220:	4a12      	ldr	r2, [pc, #72]	@ (800126c <MX_I2C2_Init+0x58>)
 8001222:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001224:	4b0f      	ldr	r3, [pc, #60]	@ (8001264 <MX_I2C2_Init+0x50>)
 8001226:	2200      	movs	r2, #0
 8001228:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800122a:	4b0e      	ldr	r3, [pc, #56]	@ (8001264 <MX_I2C2_Init+0x50>)
 800122c:	2200      	movs	r2, #0
 800122e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001230:	4b0c      	ldr	r3, [pc, #48]	@ (8001264 <MX_I2C2_Init+0x50>)
 8001232:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001236:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001238:	4b0a      	ldr	r3, [pc, #40]	@ (8001264 <MX_I2C2_Init+0x50>)
 800123a:	2200      	movs	r2, #0
 800123c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800123e:	4b09      	ldr	r3, [pc, #36]	@ (8001264 <MX_I2C2_Init+0x50>)
 8001240:	2200      	movs	r2, #0
 8001242:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001244:	4b07      	ldr	r3, [pc, #28]	@ (8001264 <MX_I2C2_Init+0x50>)
 8001246:	2200      	movs	r2, #0
 8001248:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800124a:	4b06      	ldr	r3, [pc, #24]	@ (8001264 <MX_I2C2_Init+0x50>)
 800124c:	2200      	movs	r2, #0
 800124e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001250:	4804      	ldr	r0, [pc, #16]	@ (8001264 <MX_I2C2_Init+0x50>)
 8001252:	f002 fd27 	bl	8003ca4 <HAL_I2C_Init>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800125c:	f000 fa0e 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001260:	bf00      	nop
 8001262:	bd80      	pop	{r7, pc}
 8001264:	2000033c 	.word	0x2000033c
 8001268:	40005800 	.word	0x40005800
 800126c:	000186a0 	.word	0x000186a0

08001270 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b096      	sub	sp, #88	@ 0x58
 8001274:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001276:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	605a      	str	r2, [r3, #4]
 8001280:	609a      	str	r2, [r3, #8]
 8001282:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001284:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800128e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	605a      	str	r2, [r3, #4]
 8001298:	609a      	str	r2, [r3, #8]
 800129a:	60da      	str	r2, [r3, #12]
 800129c:	611a      	str	r2, [r3, #16]
 800129e:	615a      	str	r2, [r3, #20]
 80012a0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012a2:	1d3b      	adds	r3, r7, #4
 80012a4:	2220      	movs	r2, #32
 80012a6:	2100      	movs	r1, #0
 80012a8:	4618      	mov	r0, r3
 80012aa:	f00b fd0d 	bl	800ccc8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012ae:	4b44      	ldr	r3, [pc, #272]	@ (80013c0 <MX_TIM1_Init+0x150>)
 80012b0:	4a44      	ldr	r2, [pc, #272]	@ (80013c4 <MX_TIM1_Init+0x154>)
 80012b2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 96-1;
 80012b4:	4b42      	ldr	r3, [pc, #264]	@ (80013c0 <MX_TIM1_Init+0x150>)
 80012b6:	225f      	movs	r2, #95	@ 0x5f
 80012b8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ba:	4b41      	ldr	r3, [pc, #260]	@ (80013c0 <MX_TIM1_Init+0x150>)
 80012bc:	2200      	movs	r2, #0
 80012be:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50-1;
 80012c0:	4b3f      	ldr	r3, [pc, #252]	@ (80013c0 <MX_TIM1_Init+0x150>)
 80012c2:	2231      	movs	r2, #49	@ 0x31
 80012c4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012c6:	4b3e      	ldr	r3, [pc, #248]	@ (80013c0 <MX_TIM1_Init+0x150>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012cc:	4b3c      	ldr	r3, [pc, #240]	@ (80013c0 <MX_TIM1_Init+0x150>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012d2:	4b3b      	ldr	r3, [pc, #236]	@ (80013c0 <MX_TIM1_Init+0x150>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012d8:	4839      	ldr	r0, [pc, #228]	@ (80013c0 <MX_TIM1_Init+0x150>)
 80012da:	f005 fca1 	bl	8006c20 <HAL_TIM_Base_Init>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80012e4:	f000 f9ca 	bl	800167c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012ee:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80012f2:	4619      	mov	r1, r3
 80012f4:	4832      	ldr	r0, [pc, #200]	@ (80013c0 <MX_TIM1_Init+0x150>)
 80012f6:	f006 f935 	bl	8007564 <HAL_TIM_ConfigClockSource>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001300:	f000 f9bc 	bl	800167c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001304:	482e      	ldr	r0, [pc, #184]	@ (80013c0 <MX_TIM1_Init+0x150>)
 8001306:	f005 fd3d 	bl	8006d84 <HAL_TIM_PWM_Init>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001310:	f000 f9b4 	bl	800167c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001314:	2300      	movs	r3, #0
 8001316:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001318:	2300      	movs	r3, #0
 800131a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800131c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001320:	4619      	mov	r1, r3
 8001322:	4827      	ldr	r0, [pc, #156]	@ (80013c0 <MX_TIM1_Init+0x150>)
 8001324:	f006 fce6 	bl	8007cf4 <HAL_TIMEx_MasterConfigSynchronization>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800132e:	f000 f9a5 	bl	800167c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001332:	2360      	movs	r3, #96	@ 0x60
 8001334:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001336:	2300      	movs	r3, #0
 8001338:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800133a:	2300      	movs	r3, #0
 800133c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800133e:	2300      	movs	r3, #0
 8001340:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001342:	2300      	movs	r3, #0
 8001344:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001346:	2300      	movs	r3, #0
 8001348:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800134a:	2300      	movs	r3, #0
 800134c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800134e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001352:	2200      	movs	r2, #0
 8001354:	4619      	mov	r1, r3
 8001356:	481a      	ldr	r0, [pc, #104]	@ (80013c0 <MX_TIM1_Init+0x150>)
 8001358:	f006 f842 	bl	80073e0 <HAL_TIM_PWM_ConfigChannel>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001362:	f000 f98b 	bl	800167c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001366:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800136a:	2204      	movs	r2, #4
 800136c:	4619      	mov	r1, r3
 800136e:	4814      	ldr	r0, [pc, #80]	@ (80013c0 <MX_TIM1_Init+0x150>)
 8001370:	f006 f836 	bl	80073e0 <HAL_TIM_PWM_ConfigChannel>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 800137a:	f000 f97f 	bl	800167c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800137e:	2300      	movs	r3, #0
 8001380:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001382:	2300      	movs	r3, #0
 8001384:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001386:	2300      	movs	r3, #0
 8001388:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800138a:	2300      	movs	r3, #0
 800138c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800138e:	2300      	movs	r3, #0
 8001390:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001392:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001396:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001398:	2300      	movs	r3, #0
 800139a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800139c:	1d3b      	adds	r3, r7, #4
 800139e:	4619      	mov	r1, r3
 80013a0:	4807      	ldr	r0, [pc, #28]	@ (80013c0 <MX_TIM1_Init+0x150>)
 80013a2:	f006 fd15 	bl	8007dd0 <HAL_TIMEx_ConfigBreakDeadTime>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 80013ac:	f000 f966 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013b0:	4803      	ldr	r0, [pc, #12]	@ (80013c0 <MX_TIM1_Init+0x150>)
 80013b2:	f000 fb4d 	bl	8001a50 <HAL_TIM_MspPostInit>

}
 80013b6:	bf00      	nop
 80013b8:	3758      	adds	r7, #88	@ 0x58
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000390 	.word	0x20000390
 80013c4:	40010000 	.word	0x40010000

080013c8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b08c      	sub	sp, #48	@ 0x30
 80013cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013ce:	f107 030c 	add.w	r3, r7, #12
 80013d2:	2224      	movs	r2, #36	@ 0x24
 80013d4:	2100      	movs	r1, #0
 80013d6:	4618      	mov	r0, r3
 80013d8:	f00b fc76 	bl	800ccc8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013dc:	1d3b      	adds	r3, r7, #4
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80013e4:	4b20      	ldr	r3, [pc, #128]	@ (8001468 <MX_TIM4_Init+0xa0>)
 80013e6:	4a21      	ldr	r2, [pc, #132]	@ (800146c <MX_TIM4_Init+0xa4>)
 80013e8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80013ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001468 <MX_TIM4_Init+0xa0>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001468 <MX_TIM4_Init+0xa0>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80013f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001468 <MX_TIM4_Init+0xa0>)
 80013f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013fc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001468 <MX_TIM4_Init+0xa0>)
 8001400:	2200      	movs	r2, #0
 8001402:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001404:	4b18      	ldr	r3, [pc, #96]	@ (8001468 <MX_TIM4_Init+0xa0>)
 8001406:	2200      	movs	r2, #0
 8001408:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800140a:	2301      	movs	r3, #1
 800140c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001412:	2301      	movs	r3, #1
 8001414:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001416:	2300      	movs	r3, #0
 8001418:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800141a:	2300      	movs	r3, #0
 800141c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800141e:	2300      	movs	r3, #0
 8001420:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001422:	2301      	movs	r3, #1
 8001424:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001426:	2300      	movs	r3, #0
 8001428:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800142e:	f107 030c 	add.w	r3, r7, #12
 8001432:	4619      	mov	r1, r3
 8001434:	480c      	ldr	r0, [pc, #48]	@ (8001468 <MX_TIM4_Init+0xa0>)
 8001436:	f005 fdaf 	bl	8006f98 <HAL_TIM_Encoder_Init>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001440:	f000 f91c 	bl	800167c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001444:	2300      	movs	r3, #0
 8001446:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001448:	2300      	movs	r3, #0
 800144a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800144c:	1d3b      	adds	r3, r7, #4
 800144e:	4619      	mov	r1, r3
 8001450:	4805      	ldr	r0, [pc, #20]	@ (8001468 <MX_TIM4_Init+0xa0>)
 8001452:	f006 fc4f 	bl	8007cf4 <HAL_TIMEx_MasterConfigSynchronization>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800145c:	f000 f90e 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001460:	bf00      	nop
 8001462:	3730      	adds	r7, #48	@ 0x30
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	200003d8 	.word	0x200003d8
 800146c:	40000800 	.word	0x40000800

08001470 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b08c      	sub	sp, #48	@ 0x30
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001476:	f107 030c 	add.w	r3, r7, #12
 800147a:	2224      	movs	r2, #36	@ 0x24
 800147c:	2100      	movs	r1, #0
 800147e:	4618      	mov	r0, r3
 8001480:	f00b fc22 	bl	800ccc8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001484:	1d3b      	adds	r3, r7, #4
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800148c:	4b20      	ldr	r3, [pc, #128]	@ (8001510 <MX_TIM5_Init+0xa0>)
 800148e:	4a21      	ldr	r2, [pc, #132]	@ (8001514 <MX_TIM5_Init+0xa4>)
 8001490:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001492:	4b1f      	ldr	r3, [pc, #124]	@ (8001510 <MX_TIM5_Init+0xa0>)
 8001494:	2200      	movs	r2, #0
 8001496:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001498:	4b1d      	ldr	r3, [pc, #116]	@ (8001510 <MX_TIM5_Init+0xa0>)
 800149a:	2200      	movs	r2, #0
 800149c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 800149e:	4b1c      	ldr	r3, [pc, #112]	@ (8001510 <MX_TIM5_Init+0xa0>)
 80014a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014a4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001510 <MX_TIM5_Init+0xa0>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ac:	4b18      	ldr	r3, [pc, #96]	@ (8001510 <MX_TIM5_Init+0xa0>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80014b2:	2301      	movs	r3, #1
 80014b4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80014b6:	2300      	movs	r3, #0
 80014b8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014ba:	2301      	movs	r3, #1
 80014bc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014be:	2300      	movs	r3, #0
 80014c0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80014c2:	2300      	movs	r3, #0
 80014c4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80014c6:	2300      	movs	r3, #0
 80014c8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014ca:	2301      	movs	r3, #1
 80014cc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014ce:	2300      	movs	r3, #0
 80014d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80014d6:	f107 030c 	add.w	r3, r7, #12
 80014da:	4619      	mov	r1, r3
 80014dc:	480c      	ldr	r0, [pc, #48]	@ (8001510 <MX_TIM5_Init+0xa0>)
 80014de:	f005 fd5b 	bl	8006f98 <HAL_TIM_Encoder_Init>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80014e8:	f000 f8c8 	bl	800167c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ec:	2300      	movs	r3, #0
 80014ee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014f0:	2300      	movs	r3, #0
 80014f2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80014f4:	1d3b      	adds	r3, r7, #4
 80014f6:	4619      	mov	r1, r3
 80014f8:	4805      	ldr	r0, [pc, #20]	@ (8001510 <MX_TIM5_Init+0xa0>)
 80014fa:	f006 fbfb 	bl	8007cf4 <HAL_TIMEx_MasterConfigSynchronization>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001504:	f000 f8ba 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001508:	bf00      	nop
 800150a:	3730      	adds	r7, #48	@ 0x30
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	20000420 	.word	0x20000420
 8001514:	40000c00 	.word	0x40000c00

08001518 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800151c:	4b0e      	ldr	r3, [pc, #56]	@ (8001558 <MX_TIM11_Init+0x40>)
 800151e:	4a0f      	ldr	r2, [pc, #60]	@ (800155c <MX_TIM11_Init+0x44>)
 8001520:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 960-1;
 8001522:	4b0d      	ldr	r3, [pc, #52]	@ (8001558 <MX_TIM11_Init+0x40>)
 8001524:	f240 32bf 	movw	r2, #959	@ 0x3bf
 8001528:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800152a:	4b0b      	ldr	r3, [pc, #44]	@ (8001558 <MX_TIM11_Init+0x40>)
 800152c:	2200      	movs	r2, #0
 800152e:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 10416-1;
 8001530:	4b09      	ldr	r3, [pc, #36]	@ (8001558 <MX_TIM11_Init+0x40>)
 8001532:	f642 02af 	movw	r2, #10415	@ 0x28af
 8001536:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001538:	4b07      	ldr	r3, [pc, #28]	@ (8001558 <MX_TIM11_Init+0x40>)
 800153a:	2200      	movs	r2, #0
 800153c:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800153e:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <MX_TIM11_Init+0x40>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001544:	4804      	ldr	r0, [pc, #16]	@ (8001558 <MX_TIM11_Init+0x40>)
 8001546:	f005 fb6b 	bl	8006c20 <HAL_TIM_Base_Init>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_TIM11_Init+0x3c>
  {
    Error_Handler();
 8001550:	f000 f894 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001554:	bf00      	nop
 8001556:	bd80      	pop	{r7, pc}
 8001558:	20000468 	.word	0x20000468
 800155c:	40014800 	.word	0x40014800

08001560 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b08a      	sub	sp, #40	@ 0x28
 8001564:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001566:	f107 0314 	add.w	r3, r7, #20
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]
 8001570:	609a      	str	r2, [r3, #8]
 8001572:	60da      	str	r2, [r3, #12]
 8001574:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	613b      	str	r3, [r7, #16]
 800157a:	4b3c      	ldr	r3, [pc, #240]	@ (800166c <MX_GPIO_Init+0x10c>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157e:	4a3b      	ldr	r2, [pc, #236]	@ (800166c <MX_GPIO_Init+0x10c>)
 8001580:	f043 0304 	orr.w	r3, r3, #4
 8001584:	6313      	str	r3, [r2, #48]	@ 0x30
 8001586:	4b39      	ldr	r3, [pc, #228]	@ (800166c <MX_GPIO_Init+0x10c>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158a:	f003 0304 	and.w	r3, r3, #4
 800158e:	613b      	str	r3, [r7, #16]
 8001590:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	4b35      	ldr	r3, [pc, #212]	@ (800166c <MX_GPIO_Init+0x10c>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159a:	4a34      	ldr	r2, [pc, #208]	@ (800166c <MX_GPIO_Init+0x10c>)
 800159c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a2:	4b32      	ldr	r3, [pc, #200]	@ (800166c <MX_GPIO_Init+0x10c>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	60bb      	str	r3, [r7, #8]
 80015b2:	4b2e      	ldr	r3, [pc, #184]	@ (800166c <MX_GPIO_Init+0x10c>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	4a2d      	ldr	r2, [pc, #180]	@ (800166c <MX_GPIO_Init+0x10c>)
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015be:	4b2b      	ldr	r3, [pc, #172]	@ (800166c <MX_GPIO_Init+0x10c>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	60bb      	str	r3, [r7, #8]
 80015c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	607b      	str	r3, [r7, #4]
 80015ce:	4b27      	ldr	r3, [pc, #156]	@ (800166c <MX_GPIO_Init+0x10c>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	4a26      	ldr	r2, [pc, #152]	@ (800166c <MX_GPIO_Init+0x10c>)
 80015d4:	f043 0302 	orr.w	r3, r3, #2
 80015d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015da:	4b24      	ldr	r3, [pc, #144]	@ (800166c <MX_GPIO_Init+0x10c>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	607b      	str	r3, [r7, #4]
 80015e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80015e6:	2200      	movs	r2, #0
 80015e8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015ec:	4820      	ldr	r0, [pc, #128]	@ (8001670 <MX_GPIO_Init+0x110>)
 80015ee:	f002 fb25 	bl	8003c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_h2_Pin|a_h1_Pin|b_h2_Pin|b_h1_Pin, GPIO_PIN_RESET);
 80015f2:	2200      	movs	r2, #0
 80015f4:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80015f8:	481e      	ldr	r0, [pc, #120]	@ (8001674 <MX_GPIO_Init+0x114>)
 80015fa:	f002 fb1f 	bl	8003c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(motor_stdby_GPIO_Port, motor_stdby_Pin, GPIO_PIN_RESET);
 80015fe:	2200      	movs	r2, #0
 8001600:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001604:	481c      	ldr	r0, [pc, #112]	@ (8001678 <MX_GPIO_Init+0x118>)
 8001606:	f002 fb19 	bl	8003c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800160a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800160e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001610:	2301      	movs	r3, #1
 8001612:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001614:	2300      	movs	r3, #0
 8001616:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001618:	2300      	movs	r3, #0
 800161a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800161c:	f107 0314 	add.w	r3, r7, #20
 8001620:	4619      	mov	r1, r3
 8001622:	4813      	ldr	r0, [pc, #76]	@ (8001670 <MX_GPIO_Init+0x110>)
 8001624:	f002 f986 	bl	8003934 <HAL_GPIO_Init>

  /*Configure GPIO pins : a_h2_Pin a_h1_Pin b_h2_Pin b_h1_Pin */
  GPIO_InitStruct.Pin = a_h2_Pin|a_h1_Pin|b_h2_Pin|b_h1_Pin;
 8001628:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800162c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800162e:	2301      	movs	r3, #1
 8001630:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001632:	2300      	movs	r3, #0
 8001634:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001636:	2300      	movs	r3, #0
 8001638:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800163a:	f107 0314 	add.w	r3, r7, #20
 800163e:	4619      	mov	r1, r3
 8001640:	480c      	ldr	r0, [pc, #48]	@ (8001674 <MX_GPIO_Init+0x114>)
 8001642:	f002 f977 	bl	8003934 <HAL_GPIO_Init>

  /*Configure GPIO pin : motor_stdby_Pin */
  GPIO_InitStruct.Pin = motor_stdby_Pin;
 8001646:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800164a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800164c:	2301      	movs	r3, #1
 800164e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001654:	2300      	movs	r3, #0
 8001656:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(motor_stdby_GPIO_Port, &GPIO_InitStruct);
 8001658:	f107 0314 	add.w	r3, r7, #20
 800165c:	4619      	mov	r1, r3
 800165e:	4806      	ldr	r0, [pc, #24]	@ (8001678 <MX_GPIO_Init+0x118>)
 8001660:	f002 f968 	bl	8003934 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001664:	bf00      	nop
 8001666:	3728      	adds	r7, #40	@ 0x28
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	40023800 	.word	0x40023800
 8001670:	40020800 	.word	0x40020800
 8001674:	40020400 	.word	0x40020400
 8001678:	40020000 	.word	0x40020000

0800167c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001680:	b672      	cpsid	i
}
 8001682:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <Error_Handler+0x8>

08001688 <motor_init>:
#include "main.h"
#include "stm32f4xx_hal.h"
#include "motor_ll.h"

void motor_init()
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800168c:	2100      	movs	r1, #0
 800168e:	480f      	ldr	r0, [pc, #60]	@ (80016cc <motor_init+0x44>)
 8001690:	f005 fbd2 	bl	8006e38 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001694:	2104      	movs	r1, #4
 8001696:	480d      	ldr	r0, [pc, #52]	@ (80016cc <motor_init+0x44>)
 8001698:	f005 fbce 	bl	8006e38 <HAL_TIM_PWM_Start>
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800169c:	4b0b      	ldr	r3, [pc, #44]	@ (80016cc <motor_init+0x44>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2200      	movs	r2, #0
 80016a2:	635a      	str	r2, [r3, #52]	@ 0x34
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0); // make it stop
 80016a4:	4b09      	ldr	r3, [pc, #36]	@ (80016cc <motor_init+0x44>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2200      	movs	r2, #0
 80016aa:	639a      	str	r2, [r3, #56]	@ 0x38
	  HAL_GPIO_WritePin(GPIOA, motor_stdby_Pin, GPIO_PIN_SET); // make standby pin high, activate the motor driver
 80016ac:	2201      	movs	r2, #1
 80016ae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016b2:	4807      	ldr	r0, [pc, #28]	@ (80016d0 <motor_init+0x48>)
 80016b4:	f002 fac2 	bl	8003c3c <HAL_GPIO_WritePin>
	  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80016b8:	213c      	movs	r1, #60	@ 0x3c
 80016ba:	4806      	ldr	r0, [pc, #24]	@ (80016d4 <motor_init+0x4c>)
 80016bc:	f005 fd12 	bl	80070e4 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 80016c0:	213c      	movs	r1, #60	@ 0x3c
 80016c2:	4805      	ldr	r0, [pc, #20]	@ (80016d8 <motor_init+0x50>)
 80016c4:	f005 fd0e 	bl	80070e4 <HAL_TIM_Encoder_Start>
}
 80016c8:	bf00      	nop
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	20000390 	.word	0x20000390
 80016d0:	40020000 	.word	0x40020000
 80016d4:	200003d8 	.word	0x200003d8
 80016d8:	20000420 	.word	0x20000420

080016dc <HAL_TIM_PeriodElapsedCallback>:
pf_colour_t pf_sensor_a_colour;
pf_colour_t pf_sensor_b_colour;
pf_colour_t pf_sensor_c_colour;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM11)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a11      	ldr	r2, [pc, #68]	@ (8001730 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d11c      	bne.n	8001728 <HAL_TIM_PeriodElapsedCallback+0x4c>
  {
    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80016ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016f2:	4810      	ldr	r0, [pc, #64]	@ (8001734 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80016f4:	f002 fabb 	bl	8003c6e <HAL_GPIO_TogglePin>

    // Select channel for sensor A, then read RGB values
    selectTCAChannel(0);
 80016f8:	2000      	movs	r0, #0
 80016fa:	f000 fb03 	bl	8001d04 <selectTCAChannel>
    getRGB(&pf_sensor_a_colour.r, &pf_sensor_a_colour.g, &pf_sensor_a_colour.b);
 80016fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001738 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001700:	490e      	ldr	r1, [pc, #56]	@ (800173c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001702:	480f      	ldr	r0, [pc, #60]	@ (8001740 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001704:	f000 fc50 	bl	8001fa8 <getRGB>

    // Select channel for sensor B, then read RGB values
    selectTCAChannel(1);
 8001708:	2001      	movs	r0, #1
 800170a:	f000 fafb 	bl	8001d04 <selectTCAChannel>
    getRGB(&pf_sensor_b_colour.r, &pf_sensor_b_colour.g, &pf_sensor_b_colour.b);
 800170e:	4a0d      	ldr	r2, [pc, #52]	@ (8001744 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001710:	490d      	ldr	r1, [pc, #52]	@ (8001748 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001712:	480e      	ldr	r0, [pc, #56]	@ (800174c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001714:	f000 fc48 	bl	8001fa8 <getRGB>

    // Select channel for sensor C, then read RGB values
    selectTCAChannel(2);
 8001718:	2002      	movs	r0, #2
 800171a:	f000 faf3 	bl	8001d04 <selectTCAChannel>
    getRGB(&pf_sensor_c_colour.r, &pf_sensor_c_colour.g, &pf_sensor_c_colour.b);
 800171e:	4a0c      	ldr	r2, [pc, #48]	@ (8001750 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001720:	490c      	ldr	r1, [pc, #48]	@ (8001754 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001722:	480d      	ldr	r0, [pc, #52]	@ (8001758 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001724:	f000 fc40 	bl	8001fa8 <getRGB>
  }
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40014800 	.word	0x40014800
 8001734:	40020800 	.word	0x40020800
 8001738:	200004b2 	.word	0x200004b2
 800173c:	200004b1 	.word	0x200004b1
 8001740:	200004b0 	.word	0x200004b0
 8001744:	200004b6 	.word	0x200004b6
 8001748:	200004b5 	.word	0x200004b5
 800174c:	200004b4 	.word	0x200004b4
 8001750:	200004ba 	.word	0x200004ba
 8001754:	200004b9 	.word	0x200004b9
 8001758:	200004b8 	.word	0x200004b8

0800175c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001762:	2300      	movs	r3, #0
 8001764:	607b      	str	r3, [r7, #4]
 8001766:	4b10      	ldr	r3, [pc, #64]	@ (80017a8 <HAL_MspInit+0x4c>)
 8001768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800176a:	4a0f      	ldr	r2, [pc, #60]	@ (80017a8 <HAL_MspInit+0x4c>)
 800176c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001770:	6453      	str	r3, [r2, #68]	@ 0x44
 8001772:	4b0d      	ldr	r3, [pc, #52]	@ (80017a8 <HAL_MspInit+0x4c>)
 8001774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001776:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	603b      	str	r3, [r7, #0]
 8001782:	4b09      	ldr	r3, [pc, #36]	@ (80017a8 <HAL_MspInit+0x4c>)
 8001784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001786:	4a08      	ldr	r2, [pc, #32]	@ (80017a8 <HAL_MspInit+0x4c>)
 8001788:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800178c:	6413      	str	r3, [r2, #64]	@ 0x40
 800178e:	4b06      	ldr	r3, [pc, #24]	@ (80017a8 <HAL_MspInit+0x4c>)
 8001790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001796:	603b      	str	r3, [r7, #0]
 8001798:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	40023800 	.word	0x40023800

080017ac <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b08c      	sub	sp, #48	@ 0x30
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b4:	f107 031c 	add.w	r3, r7, #28
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	60da      	str	r2, [r3, #12]
 80017c2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a3b      	ldr	r2, [pc, #236]	@ (80018b8 <HAL_I2C_MspInit+0x10c>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d12d      	bne.n	800182a <HAL_I2C_MspInit+0x7e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	61bb      	str	r3, [r7, #24]
 80017d2:	4b3a      	ldr	r3, [pc, #232]	@ (80018bc <HAL_I2C_MspInit+0x110>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	4a39      	ldr	r2, [pc, #228]	@ (80018bc <HAL_I2C_MspInit+0x110>)
 80017d8:	f043 0302 	orr.w	r3, r3, #2
 80017dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017de:	4b37      	ldr	r3, [pc, #220]	@ (80018bc <HAL_I2C_MspInit+0x110>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	61bb      	str	r3, [r7, #24]
 80017e8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017ea:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80017ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017f0:	2312      	movs	r3, #18
 80017f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017f8:	2303      	movs	r3, #3
 80017fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017fc:	2304      	movs	r3, #4
 80017fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001800:	f107 031c 	add.w	r3, r7, #28
 8001804:	4619      	mov	r1, r3
 8001806:	482e      	ldr	r0, [pc, #184]	@ (80018c0 <HAL_I2C_MspInit+0x114>)
 8001808:	f002 f894 	bl	8003934 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800180c:	2300      	movs	r3, #0
 800180e:	617b      	str	r3, [r7, #20]
 8001810:	4b2a      	ldr	r3, [pc, #168]	@ (80018bc <HAL_I2C_MspInit+0x110>)
 8001812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001814:	4a29      	ldr	r2, [pc, #164]	@ (80018bc <HAL_I2C_MspInit+0x110>)
 8001816:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800181a:	6413      	str	r3, [r2, #64]	@ 0x40
 800181c:	4b27      	ldr	r3, [pc, #156]	@ (80018bc <HAL_I2C_MspInit+0x110>)
 800181e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001820:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001824:	617b      	str	r3, [r7, #20]
 8001826:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001828:	e041      	b.n	80018ae <HAL_I2C_MspInit+0x102>
  else if(hi2c->Instance==I2C2)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a25      	ldr	r2, [pc, #148]	@ (80018c4 <HAL_I2C_MspInit+0x118>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d13c      	bne.n	80018ae <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001834:	2300      	movs	r3, #0
 8001836:	613b      	str	r3, [r7, #16]
 8001838:	4b20      	ldr	r3, [pc, #128]	@ (80018bc <HAL_I2C_MspInit+0x110>)
 800183a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183c:	4a1f      	ldr	r2, [pc, #124]	@ (80018bc <HAL_I2C_MspInit+0x110>)
 800183e:	f043 0302 	orr.w	r3, r3, #2
 8001842:	6313      	str	r3, [r2, #48]	@ 0x30
 8001844:	4b1d      	ldr	r3, [pc, #116]	@ (80018bc <HAL_I2C_MspInit+0x110>)
 8001846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001848:	f003 0302 	and.w	r3, r3, #2
 800184c:	613b      	str	r3, [r7, #16]
 800184e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001850:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001854:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001856:	2312      	movs	r3, #18
 8001858:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800185a:	2301      	movs	r3, #1
 800185c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800185e:	2303      	movs	r3, #3
 8001860:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001862:	2304      	movs	r3, #4
 8001864:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001866:	f107 031c 	add.w	r3, r7, #28
 800186a:	4619      	mov	r1, r3
 800186c:	4814      	ldr	r0, [pc, #80]	@ (80018c0 <HAL_I2C_MspInit+0x114>)
 800186e:	f002 f861 	bl	8003934 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001872:	2308      	movs	r3, #8
 8001874:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001876:	2312      	movs	r3, #18
 8001878:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800187a:	2301      	movs	r3, #1
 800187c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800187e:	2303      	movs	r3, #3
 8001880:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8001882:	2309      	movs	r3, #9
 8001884:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001886:	f107 031c 	add.w	r3, r7, #28
 800188a:	4619      	mov	r1, r3
 800188c:	480c      	ldr	r0, [pc, #48]	@ (80018c0 <HAL_I2C_MspInit+0x114>)
 800188e:	f002 f851 	bl	8003934 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	4b09      	ldr	r3, [pc, #36]	@ (80018bc <HAL_I2C_MspInit+0x110>)
 8001898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189a:	4a08      	ldr	r2, [pc, #32]	@ (80018bc <HAL_I2C_MspInit+0x110>)
 800189c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018a2:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <HAL_I2C_MspInit+0x110>)
 80018a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	68fb      	ldr	r3, [r7, #12]
}
 80018ae:	bf00      	nop
 80018b0:	3730      	adds	r7, #48	@ 0x30
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40005400 	.word	0x40005400
 80018bc:	40023800 	.word	0x40023800
 80018c0:	40020400 	.word	0x40020400
 80018c4:	40005800 	.word	0x40005800

080018c8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a1c      	ldr	r2, [pc, #112]	@ (8001948 <HAL_TIM_Base_MspInit+0x80>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d116      	bne.n	8001908 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	60fb      	str	r3, [r7, #12]
 80018de:	4b1b      	ldr	r3, [pc, #108]	@ (800194c <HAL_TIM_Base_MspInit+0x84>)
 80018e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e2:	4a1a      	ldr	r2, [pc, #104]	@ (800194c <HAL_TIM_Base_MspInit+0x84>)
 80018e4:	f043 0301 	orr.w	r3, r3, #1
 80018e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80018ea:	4b18      	ldr	r3, [pc, #96]	@ (800194c <HAL_TIM_Base_MspInit+0x84>)
 80018ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80018f6:	2200      	movs	r2, #0
 80018f8:	2100      	movs	r1, #0
 80018fa:	201a      	movs	r0, #26
 80018fc:	f001 ffe3 	bl	80038c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001900:	201a      	movs	r0, #26
 8001902:	f001 fffc 	bl	80038fe <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM11_MspInit 1 */

    /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001906:	e01a      	b.n	800193e <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM11)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a10      	ldr	r2, [pc, #64]	@ (8001950 <HAL_TIM_Base_MspInit+0x88>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d115      	bne.n	800193e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	60bb      	str	r3, [r7, #8]
 8001916:	4b0d      	ldr	r3, [pc, #52]	@ (800194c <HAL_TIM_Base_MspInit+0x84>)
 8001918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800191a:	4a0c      	ldr	r2, [pc, #48]	@ (800194c <HAL_TIM_Base_MspInit+0x84>)
 800191c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001920:	6453      	str	r3, [r2, #68]	@ 0x44
 8001922:	4b0a      	ldr	r3, [pc, #40]	@ (800194c <HAL_TIM_Base_MspInit+0x84>)
 8001924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001926:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800192a:	60bb      	str	r3, [r7, #8]
 800192c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800192e:	2200      	movs	r2, #0
 8001930:	2100      	movs	r1, #0
 8001932:	201a      	movs	r0, #26
 8001934:	f001 ffc7 	bl	80038c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001938:	201a      	movs	r0, #26
 800193a:	f001 ffe0 	bl	80038fe <HAL_NVIC_EnableIRQ>
}
 800193e:	bf00      	nop
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	40010000 	.word	0x40010000
 800194c:	40023800 	.word	0x40023800
 8001950:	40014800 	.word	0x40014800

08001954 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08c      	sub	sp, #48	@ 0x30
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800195c:	f107 031c 	add.w	r3, r7, #28
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	60da      	str	r2, [r3, #12]
 800196a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a32      	ldr	r2, [pc, #200]	@ (8001a3c <HAL_TIM_Encoder_MspInit+0xe8>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d12c      	bne.n	80019d0 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	61bb      	str	r3, [r7, #24]
 800197a:	4b31      	ldr	r3, [pc, #196]	@ (8001a40 <HAL_TIM_Encoder_MspInit+0xec>)
 800197c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197e:	4a30      	ldr	r2, [pc, #192]	@ (8001a40 <HAL_TIM_Encoder_MspInit+0xec>)
 8001980:	f043 0304 	orr.w	r3, r3, #4
 8001984:	6413      	str	r3, [r2, #64]	@ 0x40
 8001986:	4b2e      	ldr	r3, [pc, #184]	@ (8001a40 <HAL_TIM_Encoder_MspInit+0xec>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198a:	f003 0304 	and.w	r3, r3, #4
 800198e:	61bb      	str	r3, [r7, #24]
 8001990:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	617b      	str	r3, [r7, #20]
 8001996:	4b2a      	ldr	r3, [pc, #168]	@ (8001a40 <HAL_TIM_Encoder_MspInit+0xec>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199a:	4a29      	ldr	r2, [pc, #164]	@ (8001a40 <HAL_TIM_Encoder_MspInit+0xec>)
 800199c:	f043 0302 	orr.w	r3, r3, #2
 80019a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019a2:	4b27      	ldr	r3, [pc, #156]	@ (8001a40 <HAL_TIM_Encoder_MspInit+0xec>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	617b      	str	r3, [r7, #20]
 80019ac:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019ae:	23c0      	movs	r3, #192	@ 0xc0
 80019b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b2:	2302      	movs	r3, #2
 80019b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b6:	2300      	movs	r3, #0
 80019b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ba:	2300      	movs	r3, #0
 80019bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80019be:	2302      	movs	r3, #2
 80019c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c2:	f107 031c 	add.w	r3, r7, #28
 80019c6:	4619      	mov	r1, r3
 80019c8:	481e      	ldr	r0, [pc, #120]	@ (8001a44 <HAL_TIM_Encoder_MspInit+0xf0>)
 80019ca:	f001 ffb3 	bl	8003934 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 80019ce:	e030      	b.n	8001a32 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM5)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a1c      	ldr	r2, [pc, #112]	@ (8001a48 <HAL_TIM_Encoder_MspInit+0xf4>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d12b      	bne.n	8001a32 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	613b      	str	r3, [r7, #16]
 80019de:	4b18      	ldr	r3, [pc, #96]	@ (8001a40 <HAL_TIM_Encoder_MspInit+0xec>)
 80019e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e2:	4a17      	ldr	r2, [pc, #92]	@ (8001a40 <HAL_TIM_Encoder_MspInit+0xec>)
 80019e4:	f043 0308 	orr.w	r3, r3, #8
 80019e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80019ea:	4b15      	ldr	r3, [pc, #84]	@ (8001a40 <HAL_TIM_Encoder_MspInit+0xec>)
 80019ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ee:	f003 0308 	and.w	r3, r3, #8
 80019f2:	613b      	str	r3, [r7, #16]
 80019f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	60fb      	str	r3, [r7, #12]
 80019fa:	4b11      	ldr	r3, [pc, #68]	@ (8001a40 <HAL_TIM_Encoder_MspInit+0xec>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fe:	4a10      	ldr	r2, [pc, #64]	@ (8001a40 <HAL_TIM_Encoder_MspInit+0xec>)
 8001a00:	f043 0301 	orr.w	r3, r3, #1
 8001a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a06:	4b0e      	ldr	r3, [pc, #56]	@ (8001a40 <HAL_TIM_Encoder_MspInit+0xec>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a12:	2303      	movs	r3, #3
 8001a14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a16:	2302      	movs	r3, #2
 8001a18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001a22:	2302      	movs	r3, #2
 8001a24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a26:	f107 031c 	add.w	r3, r7, #28
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4807      	ldr	r0, [pc, #28]	@ (8001a4c <HAL_TIM_Encoder_MspInit+0xf8>)
 8001a2e:	f001 ff81 	bl	8003934 <HAL_GPIO_Init>
}
 8001a32:	bf00      	nop
 8001a34:	3730      	adds	r7, #48	@ 0x30
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	40000800 	.word	0x40000800
 8001a40:	40023800 	.word	0x40023800
 8001a44:	40020400 	.word	0x40020400
 8001a48:	40000c00 	.word	0x40000c00
 8001a4c:	40020000 	.word	0x40020000

08001a50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b088      	sub	sp, #32
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 030c 	add.w	r3, r7, #12
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a12      	ldr	r2, [pc, #72]	@ (8001ab8 <HAL_TIM_MspPostInit+0x68>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d11e      	bne.n	8001ab0 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	60bb      	str	r3, [r7, #8]
 8001a76:	4b11      	ldr	r3, [pc, #68]	@ (8001abc <HAL_TIM_MspPostInit+0x6c>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	4a10      	ldr	r2, [pc, #64]	@ (8001abc <HAL_TIM_MspPostInit+0x6c>)
 8001a7c:	f043 0301 	orr.w	r3, r3, #1
 8001a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a82:	4b0e      	ldr	r3, [pc, #56]	@ (8001abc <HAL_TIM_MspPostInit+0x6c>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	60bb      	str	r3, [r7, #8]
 8001a8c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a8e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a92:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a94:	2302      	movs	r3, #2
 8001a96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa4:	f107 030c 	add.w	r3, r7, #12
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4805      	ldr	r0, [pc, #20]	@ (8001ac0 <HAL_TIM_MspPostInit+0x70>)
 8001aac:	f001 ff42 	bl	8003934 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001ab0:	bf00      	nop
 8001ab2:	3720      	adds	r7, #32
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	40010000 	.word	0x40010000
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	40020000 	.word	0x40020000

08001ac4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ac8:	bf00      	nop
 8001aca:	e7fd      	b.n	8001ac8 <NMI_Handler+0x4>

08001acc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ad0:	bf00      	nop
 8001ad2:	e7fd      	b.n	8001ad0 <HardFault_Handler+0x4>

08001ad4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad8:	bf00      	nop
 8001ada:	e7fd      	b.n	8001ad8 <MemManage_Handler+0x4>

08001adc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ae0:	bf00      	nop
 8001ae2:	e7fd      	b.n	8001ae0 <BusFault_Handler+0x4>

08001ae4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ae8:	bf00      	nop
 8001aea:	e7fd      	b.n	8001ae8 <UsageFault_Handler+0x4>

08001aec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr

08001afa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001afa:	b480      	push	{r7}
 8001afc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001afe:	bf00      	nop
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b0c:	bf00      	nop
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr

08001b16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b16:	b580      	push	{r7, lr}
 8001b18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b1a:	f001 fdb5 	bl	8003688 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
	...

08001b24 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b28:	4803      	ldr	r0, [pc, #12]	@ (8001b38 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8001b2a:	f005 fb69 	bl	8007200 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8001b2e:	4803      	ldr	r0, [pc, #12]	@ (8001b3c <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8001b30:	f005 fb66 	bl	8007200 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001b34:	bf00      	nop
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	20000390 	.word	0x20000390
 8001b3c:	20000468 	.word	0x20000468

08001b40 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001b44:	4802      	ldr	r0, [pc, #8]	@ (8001b50 <OTG_FS_IRQHandler+0x10>)
 8001b46:	f003 fb19 	bl	800517c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	200019a8 	.word	0x200019a8

08001b54 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  return 1;
 8001b58:	2301      	movs	r3, #1
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <_kill>:

int _kill(int pid, int sig)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b6e:	f00b f8fd 	bl	800cd6c <__errno>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2216      	movs	r2, #22
 8001b76:	601a      	str	r2, [r3, #0]
  return -1;
 8001b78:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3708      	adds	r7, #8
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}

08001b84 <_exit>:

void _exit (int status)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b8c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f7ff ffe7 	bl	8001b64 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b96:	bf00      	nop
 8001b98:	e7fd      	b.n	8001b96 <_exit+0x12>

08001b9a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b086      	sub	sp, #24
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	60f8      	str	r0, [r7, #12]
 8001ba2:	60b9      	str	r1, [r7, #8]
 8001ba4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	617b      	str	r3, [r7, #20]
 8001baa:	e00a      	b.n	8001bc2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bac:	f3af 8000 	nop.w
 8001bb0:	4601      	mov	r1, r0
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	1c5a      	adds	r2, r3, #1
 8001bb6:	60ba      	str	r2, [r7, #8]
 8001bb8:	b2ca      	uxtb	r2, r1
 8001bba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	617b      	str	r3, [r7, #20]
 8001bc2:	697a      	ldr	r2, [r7, #20]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	dbf0      	blt.n	8001bac <_read+0x12>
  }

  return len;
 8001bca:	687b      	ldr	r3, [r7, #4]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3718      	adds	r7, #24
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b086      	sub	sp, #24
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	60f8      	str	r0, [r7, #12]
 8001bdc:	60b9      	str	r1, [r7, #8]
 8001bde:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be0:	2300      	movs	r3, #0
 8001be2:	617b      	str	r3, [r7, #20]
 8001be4:	e009      	b.n	8001bfa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	1c5a      	adds	r2, r3, #1
 8001bea:	60ba      	str	r2, [r7, #8]
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	617b      	str	r3, [r7, #20]
 8001bfa:	697a      	ldr	r2, [r7, #20]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	dbf1      	blt.n	8001be6 <_write+0x12>
  }
  return len;
 8001c02:	687b      	ldr	r3, [r7, #4]
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3718      	adds	r7, #24
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <_close>:

int _close(int file)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c14:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c34:	605a      	str	r2, [r3, #4]
  return 0;
 8001c36:	2300      	movs	r3, #0
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr

08001c44 <_isatty>:

int _isatty(int file)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c4c:	2301      	movs	r3, #1
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr

08001c5a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	b085      	sub	sp, #20
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	60f8      	str	r0, [r7, #12]
 8001c62:	60b9      	str	r1, [r7, #8]
 8001c64:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c66:	2300      	movs	r3, #0
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3714      	adds	r7, #20
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c7c:	4a14      	ldr	r2, [pc, #80]	@ (8001cd0 <_sbrk+0x5c>)
 8001c7e:	4b15      	ldr	r3, [pc, #84]	@ (8001cd4 <_sbrk+0x60>)
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c88:	4b13      	ldr	r3, [pc, #76]	@ (8001cd8 <_sbrk+0x64>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d102      	bne.n	8001c96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c90:	4b11      	ldr	r3, [pc, #68]	@ (8001cd8 <_sbrk+0x64>)
 8001c92:	4a12      	ldr	r2, [pc, #72]	@ (8001cdc <_sbrk+0x68>)
 8001c94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c96:	4b10      	ldr	r3, [pc, #64]	@ (8001cd8 <_sbrk+0x64>)
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	693a      	ldr	r2, [r7, #16]
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d207      	bcs.n	8001cb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ca4:	f00b f862 	bl	800cd6c <__errno>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	220c      	movs	r2, #12
 8001cac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cb2:	e009      	b.n	8001cc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cb4:	4b08      	ldr	r3, [pc, #32]	@ (8001cd8 <_sbrk+0x64>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cba:	4b07      	ldr	r3, [pc, #28]	@ (8001cd8 <_sbrk+0x64>)
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4413      	add	r3, r2
 8001cc2:	4a05      	ldr	r2, [pc, #20]	@ (8001cd8 <_sbrk+0x64>)
 8001cc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3718      	adds	r7, #24
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	20020000 	.word	0x20020000
 8001cd4:	00000400 	.word	0x00000400
 8001cd8:	200004bc 	.word	0x200004bc
 8001cdc:	200021f8 	.word	0x200021f8

08001ce0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ce4:	4b06      	ldr	r3, [pc, #24]	@ (8001d00 <SystemInit+0x20>)
 8001ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cea:	4a05      	ldr	r2, [pc, #20]	@ (8001d00 <SystemInit+0x20>)
 8001cec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cf0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cf4:	bf00      	nop
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	e000ed00 	.word	0xe000ed00

08001d04 <selectTCAChannel>:
 */
#include "stm32f4xx_hal.h"
#include "main.h"
#include "tca9548.h"

void selectTCAChannel(uint8_t channel) {
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b086      	sub	sp, #24
 8001d08:	af02      	add	r7, sp, #8
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd = (1 << channel);  // Enable only the selected channel
 8001d0e:	79fb      	ldrb	r3, [r7, #7]
 8001d10:	2201      	movs	r2, #1
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(&hi2c1, 0x77 << 1, &cmd, 1, HAL_MAX_DELAY);
 8001d1a:	f107 020f 	add.w	r2, r7, #15
 8001d1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d22:	9300      	str	r3, [sp, #0]
 8001d24:	2301      	movs	r3, #1
 8001d26:	21ee      	movs	r1, #238	@ 0xee
 8001d28:	4803      	ldr	r0, [pc, #12]	@ (8001d38 <selectTCAChannel+0x34>)
 8001d2a:	f002 f8ff 	bl	8003f2c <HAL_I2C_Master_Transmit>
}
 8001d2e:	bf00      	nop
 8001d30:	3710      	adds	r7, #16
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	200002e8 	.word	0x200002e8

08001d3c <my_printf>:
{
 8001d3c:	b40f      	push	{r0, r1, r2, r3}
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b0a2      	sub	sp, #136	@ 0x88
 8001d42:	af00      	add	r7, sp, #0
    va_start(args, format);
 8001d44:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001d48:	603b      	str	r3, [r7, #0]
    int usbTxLength = vsnprintf(tx_buffer, BUFFER_LEN, format, args);
 8001d4a:	1d38      	adds	r0, r7, #4
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001d52:	2180      	movs	r1, #128	@ 0x80
 8001d54:	f00a ff16 	bl	800cb84 <vsniprintf>
 8001d58:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    if (usbTxLength > 0 && usbTxLength < BUFFER_LEN)
 8001d5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	dd0b      	ble.n	8001d7c <my_printf+0x40>
 8001d64:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d68:	2b7f      	cmp	r3, #127	@ 0x7f
 8001d6a:	dc07      	bgt.n	8001d7c <my_printf+0x40>
        CDC_Transmit_FS((uint8_t *)tx_buffer, usbTxLength);
 8001d6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d70:	b29a      	uxth	r2, r3
 8001d72:	1d3b      	adds	r3, r7, #4
 8001d74:	4611      	mov	r1, r2
 8001d76:	4618      	mov	r0, r3
 8001d78:	f009 fcb8 	bl	800b6ec <CDC_Transmit_FS>
}
 8001d7c:	bf00      	nop
 8001d7e:	3788      	adds	r7, #136	@ 0x88
 8001d80:	46bd      	mov	sp, r7
 8001d82:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001d86:	b004      	add	sp, #16
 8001d88:	4770      	bx	lr
	...

08001d8c <tcs34725_write8>:
/**************************************************************************/
/*!
    @brief  Writes a register and an 8 bit value over I2C
*/
/**************************************************************************/
void tcs34725_write8(uint8_t reg, uint8_t value) {
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b086      	sub	sp, #24
 8001d90:	af02      	add	r7, sp, #8
 8001d92:	4603      	mov	r3, r0
 8001d94:	460a      	mov	r2, r1
 8001d96:	71fb      	strb	r3, [r7, #7]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	71bb      	strb	r3, [r7, #6]
    Wire.send(TCS34725_COMMAND_BIT | reg);
    Wire.send(value & 0xFF);
    #endif
    Wire.endTransmission();
    */
    uint8_t buffer[2] = {TCS34725_COMMAND_BIT | reg, value};
 8001d9c:	79fb      	ldrb	r3, [r7, #7]
 8001d9e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	733b      	strb	r3, [r7, #12]
 8001da6:	79bb      	ldrb	r3, [r7, #6]
 8001da8:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c1, TCS34725_ADDRESS, buffer, 2, HAL_MAX_DELAY);
 8001daa:	f107 020c 	add.w	r2, r7, #12
 8001dae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	2302      	movs	r3, #2
 8001db6:	2152      	movs	r1, #82	@ 0x52
 8001db8:	4803      	ldr	r0, [pc, #12]	@ (8001dc8 <tcs34725_write8+0x3c>)
 8001dba:	f002 f8b7 	bl	8003f2c <HAL_I2C_Master_Transmit>
}
 8001dbe:	bf00      	nop
 8001dc0:	3710      	adds	r7, #16
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	200002e8 	.word	0x200002e8

08001dcc <read8>:
/**************************************************************************/
/*!
    @brief  Reads an 8 bit value over I2C
*/
/**************************************************************************/
uint8_t read8(uint8_t reg) {
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af02      	add	r7, sp, #8
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	71fb      	strb	r3, [r7, #7]
    return Wire.read();
    #else
    return Wire.receive();
    #endif
    */
    uint8_t cmd = TCS34725_COMMAND_BIT | reg;
 8001dd6:	79fb      	ldrb	r3, [r7, #7]
 8001dd8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	73fb      	strb	r3, [r7, #15]
    uint8_t value = 0;
 8001de0:	2300      	movs	r3, #0
 8001de2:	73bb      	strb	r3, [r7, #14]
    HAL_I2C_Master_Transmit(&hi2c1, TCS34725_ADDRESS, &cmd, 1, HAL_MAX_DELAY);
 8001de4:	f107 020f 	add.w	r2, r7, #15
 8001de8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	2301      	movs	r3, #1
 8001df0:	2152      	movs	r1, #82	@ 0x52
 8001df2:	4809      	ldr	r0, [pc, #36]	@ (8001e18 <read8+0x4c>)
 8001df4:	f002 f89a 	bl	8003f2c <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1, TCS34725_ADDRESS, &value, 1, HAL_MAX_DELAY);
 8001df8:	f107 020e 	add.w	r2, r7, #14
 8001dfc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e00:	9300      	str	r3, [sp, #0]
 8001e02:	2301      	movs	r3, #1
 8001e04:	2152      	movs	r1, #82	@ 0x52
 8001e06:	4804      	ldr	r0, [pc, #16]	@ (8001e18 <read8+0x4c>)
 8001e08:	f002 f98e 	bl	8004128 <HAL_I2C_Master_Receive>
    return value;
 8001e0c:	7bbb      	ldrb	r3, [r7, #14]
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3710      	adds	r7, #16
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	200002e8 	.word	0x200002e8

08001e1c <read16>:
/**************************************************************************/
/*!
    @brief  Reads a 16 bit values over I2C
*/
/**************************************************************************/
uint16_t read16(uint8_t reg) {
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b086      	sub	sp, #24
 8001e20:	af02      	add	r7, sp, #8
 8001e22:	4603      	mov	r3, r0
 8001e24:	71fb      	strb	r3, [r7, #7]
    #endif
    x <<= 8;
    x |= t;
    return x;
    */
	uint8_t cmd = TCS34725_COMMAND_BIT | reg;
 8001e26:	79fb      	ldrb	r3, [r7, #7]
 8001e28:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	73fb      	strb	r3, [r7, #15]
	uint8_t buffer[2];
	HAL_I2C_Master_Transmit(&hi2c1, TCS34725_ADDRESS, &cmd, 1, HAL_MAX_DELAY);
 8001e30:	f107 020f 	add.w	r2, r7, #15
 8001e34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e38:	9300      	str	r3, [sp, #0]
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	2152      	movs	r1, #82	@ 0x52
 8001e3e:	480b      	ldr	r0, [pc, #44]	@ (8001e6c <read16+0x50>)
 8001e40:	f002 f874 	bl	8003f2c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, TCS34725_ADDRESS, buffer, 2, HAL_MAX_DELAY);
 8001e44:	f107 020c 	add.w	r2, r7, #12
 8001e48:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e4c:	9300      	str	r3, [sp, #0]
 8001e4e:	2302      	movs	r3, #2
 8001e50:	2152      	movs	r1, #82	@ 0x52
 8001e52:	4806      	ldr	r0, [pc, #24]	@ (8001e6c <read16+0x50>)
 8001e54:	f002 f968 	bl	8004128 <HAL_I2C_Master_Receive>
	return (uint16_t)(buffer[1] << 8) | buffer[0];
 8001e58:	7b7b      	ldrb	r3, [r7, #13]
 8001e5a:	021b      	lsls	r3, r3, #8
 8001e5c:	b29b      	uxth	r3, r3
 8001e5e:	7b3a      	ldrb	r2, [r7, #12]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	b29b      	uxth	r3, r3
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3710      	adds	r7, #16
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	200002e8 	.word	0x200002e8

08001e70 <enable>:
/**************************************************************************/
/*!
    Enables the device
*/
/**************************************************************************/
void enable(void) {
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
    tcs34725_write8(TCS34725_ENABLE, TCS34725_ENABLE_PON);
 8001e74:	2101      	movs	r1, #1
 8001e76:	2000      	movs	r0, #0
 8001e78:	f7ff ff88 	bl	8001d8c <tcs34725_write8>
    HAL_Delay(3);
 8001e7c:	2003      	movs	r0, #3
 8001e7e:	f001 fc23 	bl	80036c8 <HAL_Delay>
    tcs34725_write8(TCS34725_ENABLE, TCS34725_ENABLE_PON | TCS34725_ENABLE_AEN);
 8001e82:	2103      	movs	r1, #3
 8001e84:	2000      	movs	r0, #0
 8001e86:	f7ff ff81 	bl	8001d8c <tcs34725_write8>
}
 8001e8a:	bf00      	nop
 8001e8c:	bd80      	pop	{r7, pc}
	...

08001e90 <tcs32725_begin>:
    doing anything else)
*/
/**************************************************************************/


bool tcs32725_begin(TCS34725_t *sensor, tcs34725IntegrationTime_t it, tcs34725Gain_t gain) {
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	70fb      	strb	r3, [r7, #3]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	70bb      	strb	r3, [r7, #2]
    //Wire.begin();

    /* Make sure we're actually connected */
    uint8_t x = read8(TCS34725_ID);
 8001ea0:	2012      	movs	r0, #18
 8001ea2:	f7ff ff93 	bl	8001dcc <read8>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	73fb      	strb	r3, [r7, #15]
    my_printf("device id: %d", x);
 8001eaa:	7bfb      	ldrb	r3, [r7, #15]
 8001eac:	4619      	mov	r1, r3
 8001eae:	480d      	ldr	r0, [pc, #52]	@ (8001ee4 <tcs32725_begin+0x54>)
 8001eb0:	f7ff ff44 	bl	8001d3c <my_printf>
    if (x != 0x4D) {
 8001eb4:	7bfb      	ldrb	r3, [r7, #15]
 8001eb6:	2b4d      	cmp	r3, #77	@ 0x4d
 8001eb8:	d001      	beq.n	8001ebe <tcs32725_begin+0x2e>
        return false;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	e00d      	b.n	8001eda <tcs32725_begin+0x4a>
    }
    _tcs34725Initialised = true;
 8001ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee8 <tcs32725_begin+0x58>)
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	701a      	strb	r2, [r3, #0]

    /* Set default integration time and gain */
    setIntegrationTime(it);
 8001ec4:	78fb      	ldrb	r3, [r7, #3]
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f000 f810 	bl	8001eec <setIntegrationTime>
    setGain(gain);
 8001ecc:	78bb      	ldrb	r3, [r7, #2]
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f000 f82e 	bl	8001f30 <setGain>

    /* Note: by default, the device is in power down mode on bootup */
    enable();
 8001ed4:	f7ff ffcc 	bl	8001e70 <enable>

    return true;
 8001ed8:	2301      	movs	r3, #1
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	0800edcc 	.word	0x0800edcc
 8001ee8:	200004c0 	.word	0x200004c0

08001eec <setIntegrationTime>:
/**************************************************************************/
/*!
    Sets the integration time for the TC34725
*/
/**************************************************************************/
void setIntegrationTime(tcs34725IntegrationTime_t it) {
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	71fb      	strb	r3, [r7, #7]
    if (!_tcs34725Initialised) {
 8001ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8001f24 <setIntegrationTime+0x38>)
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	f083 0301 	eor.w	r3, r3, #1
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d002      	beq.n	8001f0a <setIntegrationTime+0x1e>
        //begin();
    	my_printf("set integration time go wrong\r\n");
 8001f04:	4808      	ldr	r0, [pc, #32]	@ (8001f28 <setIntegrationTime+0x3c>)
 8001f06:	f7ff ff19 	bl	8001d3c <my_printf>
    }

    /* Update the timing register */
    tcs34725_write8(TCS34725_ATIME, it);
 8001f0a:	79fb      	ldrb	r3, [r7, #7]
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	2001      	movs	r0, #1
 8001f10:	f7ff ff3c 	bl	8001d8c <tcs34725_write8>

    /* Update value placeholder */
    _tcs34725IntegrationTime = it;
 8001f14:	4a05      	ldr	r2, [pc, #20]	@ (8001f2c <setIntegrationTime+0x40>)
 8001f16:	79fb      	ldrb	r3, [r7, #7]
 8001f18:	7013      	strb	r3, [r2, #0]
}
 8001f1a:	bf00      	nop
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	200004c0 	.word	0x200004c0
 8001f28:	0800eddc 	.word	0x0800eddc
 8001f2c:	200004c2 	.word	0x200004c2

08001f30 <setGain>:
/**************************************************************************/
/*!
    Adjusts the gain on the TCS34725 (adjusts the sensitivity to light)
*/
/**************************************************************************/
void setGain(tcs34725Gain_t gain) {
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	4603      	mov	r3, r0
 8001f38:	71fb      	strb	r3, [r7, #7]
        begin();
    }
    */

    /* Update the timing register */
    tcs34725_write8(TCS34725_CONTROL, gain);
 8001f3a:	79fb      	ldrb	r3, [r7, #7]
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	200f      	movs	r0, #15
 8001f40:	f7ff ff24 	bl	8001d8c <tcs34725_write8>

    /* Update value placeholders */
    _tcs34725Gain = gain;
 8001f44:	4a03      	ldr	r2, [pc, #12]	@ (8001f54 <setGain+0x24>)
 8001f46:	79fb      	ldrb	r3, [r7, #7]
 8001f48:	7013      	strb	r3, [r2, #0]
}
 8001f4a:	bf00      	nop
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	200004c1 	.word	0x200004c1

08001f58 <getRawData>:
/**************************************************************************/
/*!
    @brief  Reads the raw red, green, blue and clear channel values
*/
/**************************************************************************/
void getRawData(uint16_t* r, uint16_t* g, uint16_t* b, uint16_t* c) {
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	607a      	str	r2, [r7, #4]
 8001f64:	603b      	str	r3, [r7, #0]
	/*
    if (!_tcs34725Initialised) {
        begin();
    }
	*/
    *c = read16(TCS34725_CDATAL);
 8001f66:	2014      	movs	r0, #20
 8001f68:	f7ff ff58 	bl	8001e1c <read16>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	461a      	mov	r2, r3
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	801a      	strh	r2, [r3, #0]
    *r = read16(TCS34725_RDATAL);
 8001f74:	2016      	movs	r0, #22
 8001f76:	f7ff ff51 	bl	8001e1c <read16>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	801a      	strh	r2, [r3, #0]
    *g = read16(TCS34725_GDATAL);
 8001f82:	2018      	movs	r0, #24
 8001f84:	f7ff ff4a 	bl	8001e1c <read16>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	801a      	strh	r2, [r3, #0]
    *b = read16(TCS34725_BDATAL);
 8001f90:	201a      	movs	r0, #26
 8001f92:	f7ff ff43 	bl	8001e1c <read16>
 8001f96:	4603      	mov	r3, r0
 8001f98:	461a      	mov	r2, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	801a      	strh	r2, [r3, #0]
//        	HAL_Delay(154);
//            break;
//        case TCS34725_INTEGRATIONTIME_700MS:
//        	HAL_Delay(700);
//            break;
}
 8001f9e:	bf00      	nop
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
	...

08001fa8 <getRGB>:

void getRGB(uint8_t *r, uint8_t *g, uint8_t *b) {
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b088      	sub	sp, #32
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
  uint16_t red, green, blue, clear;
  getRawData(&red, &green, &blue, &clear);
 8001fb4:	f107 0314 	add.w	r3, r7, #20
 8001fb8:	f107 0216 	add.w	r2, r7, #22
 8001fbc:	f107 0118 	add.w	r1, r7, #24
 8001fc0:	f107 001a 	add.w	r0, r7, #26
 8001fc4:	f7ff ffc8 	bl	8001f58 <getRawData>
  uint32_t sum = clear;
 8001fc8:	8abb      	ldrh	r3, [r7, #20]
 8001fca:	61fb      	str	r3, [r7, #28]

  // Avoid divide by zero errors ... if clear = 0 return black
  if (clear == 0) {
 8001fcc:	8abb      	ldrh	r3, [r7, #20]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d10b      	bne.n	8001fea <getRGB+0x42>
    *r = *g = *b = 0;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	701a      	strb	r2, [r3, #0]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	781a      	ldrb	r2, [r3, #0]
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	701a      	strb	r2, [r3, #0]
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	781a      	ldrb	r2, [r3, #0]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	701a      	strb	r2, [r3, #0]
 8001fe8:	e05c      	b.n	80020a4 <getRGB+0xfc>
    return;
  }

  // Scale the RGB values based on the clear channel and convert to uint8_t (0-255)
  *r = (uint8_t)((float)red / sum * 255.0);
 8001fea:	8b7b      	ldrh	r3, [r7, #26]
 8001fec:	ee07 3a90 	vmov	s15, r3
 8001ff0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	ee07 3a90 	vmov	s15, r3
 8001ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ffe:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002002:	ee16 0a90 	vmov	r0, s13
 8002006:	f7fe faa7 	bl	8000558 <__aeabi_f2d>
 800200a:	a329      	add	r3, pc, #164	@ (adr r3, 80020b0 <getRGB+0x108>)
 800200c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002010:	f7fe fafa 	bl	8000608 <__aeabi_dmul>
 8002014:	4602      	mov	r2, r0
 8002016:	460b      	mov	r3, r1
 8002018:	4610      	mov	r0, r2
 800201a:	4619      	mov	r1, r3
 800201c:	f7fe fdcc 	bl	8000bb8 <__aeabi_d2uiz>
 8002020:	4603      	mov	r3, r0
 8002022:	b2da      	uxtb	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	701a      	strb	r2, [r3, #0]
  *g = (uint8_t)((float)green / sum * 255.0);
 8002028:	8b3b      	ldrh	r3, [r7, #24]
 800202a:	ee07 3a90 	vmov	s15, r3
 800202e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	ee07 3a90 	vmov	s15, r3
 8002038:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800203c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002040:	ee16 0a90 	vmov	r0, s13
 8002044:	f7fe fa88 	bl	8000558 <__aeabi_f2d>
 8002048:	a319      	add	r3, pc, #100	@ (adr r3, 80020b0 <getRGB+0x108>)
 800204a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800204e:	f7fe fadb 	bl	8000608 <__aeabi_dmul>
 8002052:	4602      	mov	r2, r0
 8002054:	460b      	mov	r3, r1
 8002056:	4610      	mov	r0, r2
 8002058:	4619      	mov	r1, r3
 800205a:	f7fe fdad 	bl	8000bb8 <__aeabi_d2uiz>
 800205e:	4603      	mov	r3, r0
 8002060:	b2da      	uxtb	r2, r3
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	701a      	strb	r2, [r3, #0]
  *b = (uint8_t)((float)blue / sum * 255.0);
 8002066:	8afb      	ldrh	r3, [r7, #22]
 8002068:	ee07 3a90 	vmov	s15, r3
 800206c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	ee07 3a90 	vmov	s15, r3
 8002076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800207a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800207e:	ee16 0a90 	vmov	r0, s13
 8002082:	f7fe fa69 	bl	8000558 <__aeabi_f2d>
 8002086:	a30a      	add	r3, pc, #40	@ (adr r3, 80020b0 <getRGB+0x108>)
 8002088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800208c:	f7fe fabc 	bl	8000608 <__aeabi_dmul>
 8002090:	4602      	mov	r2, r0
 8002092:	460b      	mov	r3, r1
 8002094:	4610      	mov	r0, r2
 8002096:	4619      	mov	r1, r3
 8002098:	f7fe fd8e 	bl	8000bb8 <__aeabi_d2uiz>
 800209c:	4603      	mov	r3, r0
 800209e:	b2da      	uxtb	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	701a      	strb	r2, [r3, #0]
}
 80020a4:	3720      	adds	r7, #32
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	f3af 8000 	nop.w
 80020b0:	00000000 	.word	0x00000000
 80020b4:	406fe000 	.word	0x406fe000

080020b8 <my_printf>:
{
 80020b8:	b40f      	push	{r0, r1, r2, r3}
 80020ba:	b580      	push	{r7, lr}
 80020bc:	b0a2      	sub	sp, #136	@ 0x88
 80020be:	af00      	add	r7, sp, #0
    va_start(args, format);
 80020c0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80020c4:	603b      	str	r3, [r7, #0]
    int usbTxLength = vsnprintf(tx_buffer, BUFFER_LEN, format, args);
 80020c6:	1d38      	adds	r0, r7, #4
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80020ce:	2180      	movs	r1, #128	@ 0x80
 80020d0:	f00a fd58 	bl	800cb84 <vsniprintf>
 80020d4:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    if (usbTxLength > 0 && usbTxLength < BUFFER_LEN)
 80020d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80020dc:	2b00      	cmp	r3, #0
 80020de:	dd0b      	ble.n	80020f8 <my_printf+0x40>
 80020e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80020e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80020e6:	dc07      	bgt.n	80020f8 <my_printf+0x40>
        CDC_Transmit_FS((uint8_t *)tx_buffer, usbTxLength);
 80020e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80020ec:	b29a      	uxth	r2, r3
 80020ee:	1d3b      	adds	r3, r7, #4
 80020f0:	4611      	mov	r1, r2
 80020f2:	4618      	mov	r0, r3
 80020f4:	f009 fafa 	bl	800b6ec <CDC_Transmit_FS>
}
 80020f8:	bf00      	nop
 80020fa:	3788      	adds	r7, #136	@ 0x88
 80020fc:	46bd      	mov	sp, r7
 80020fe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002102:	b004      	add	sp, #16
 8002104:	4770      	bx	lr
	...

08002108 <i2c_read_addr8_data8>:
 * moved from i2c.h, these are all i2c function needed
 **/

extern I2C_HandleTypeDef hi2c1;

bool i2c_read_addr8_data8(uint8_t addr, uint8_t *data) {
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af02      	add	r7, sp, #8
 800210e:	4603      	mov	r3, r0
 8002110:	6039      	str	r1, [r7, #0]
 8002112:	71fb      	strb	r3, [r7, #7]
    if (HAL_I2C_Master_Transmit(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, &addr, 1, HAL_MAX_DELAY) != HAL_OK) {
 8002114:	1dfa      	adds	r2, r7, #7
 8002116:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800211a:	9300      	str	r3, [sp, #0]
 800211c:	2301      	movs	r3, #1
 800211e:	2152      	movs	r1, #82	@ 0x52
 8002120:	4812      	ldr	r0, [pc, #72]	@ (800216c <i2c_read_addr8_data8+0x64>)
 8002122:	f001 ff03 	bl	8003f2c <HAL_I2C_Master_Transmit>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d006      	beq.n	800213a <i2c_read_addr8_data8+0x32>
        my_printf("[I2C] ERROR: Transmit failed i2c_read_addr8_data8 (register 0x%X)\r\n", addr);
 800212c:	79fb      	ldrb	r3, [r7, #7]
 800212e:	4619      	mov	r1, r3
 8002130:	480f      	ldr	r0, [pc, #60]	@ (8002170 <i2c_read_addr8_data8+0x68>)
 8002132:	f7ff ffc1 	bl	80020b8 <my_printf>
        return false;
 8002136:	2300      	movs	r3, #0
 8002138:	e013      	b.n	8002162 <i2c_read_addr8_data8+0x5a>
    }
    if (HAL_I2C_Master_Receive(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, data, 1, HAL_MAX_DELAY) != HAL_OK) {
 800213a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800213e:	9300      	str	r3, [sp, #0]
 8002140:	2301      	movs	r3, #1
 8002142:	683a      	ldr	r2, [r7, #0]
 8002144:	2152      	movs	r1, #82	@ 0x52
 8002146:	4809      	ldr	r0, [pc, #36]	@ (800216c <i2c_read_addr8_data8+0x64>)
 8002148:	f001 ffee 	bl	8004128 <HAL_I2C_Master_Receive>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d006      	beq.n	8002160 <i2c_read_addr8_data8+0x58>
        my_printf("[I2C] ERROR: Receive failed i2c_read_addr8_data8 (register 0x%X)\r\n", addr);
 8002152:	79fb      	ldrb	r3, [r7, #7]
 8002154:	4619      	mov	r1, r3
 8002156:	4807      	ldr	r0, [pc, #28]	@ (8002174 <i2c_read_addr8_data8+0x6c>)
 8002158:	f7ff ffae 	bl	80020b8 <my_printf>
        return false;
 800215c:	2300      	movs	r3, #0
 800215e:	e000      	b.n	8002162 <i2c_read_addr8_data8+0x5a>
    }
    return true;
 8002160:	2301      	movs	r3, #1
}
 8002162:	4618      	mov	r0, r3
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	200002e8 	.word	0x200002e8
 8002170:	0800edfc 	.word	0x0800edfc
 8002174:	0800ee40 	.word	0x0800ee40

08002178 <i2c_write_addr8_data8>:
    }
    *data = (buf[0] << 8) | buf[1];
    return true;
}

bool i2c_write_addr8_data8(uint8_t addr, uint8_t data) {
 8002178:	b580      	push	{r7, lr}
 800217a:	b086      	sub	sp, #24
 800217c:	af02      	add	r7, sp, #8
 800217e:	4603      	mov	r3, r0
 8002180:	460a      	mov	r2, r1
 8002182:	71fb      	strb	r3, [r7, #7]
 8002184:	4613      	mov	r3, r2
 8002186:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2] = {addr, data};
 8002188:	79fb      	ldrb	r3, [r7, #7]
 800218a:	733b      	strb	r3, [r7, #12]
 800218c:	79bb      	ldrb	r3, [r7, #6]
 800218e:	737b      	strb	r3, [r7, #13]
    if (HAL_I2C_Master_Transmit(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, buf, 2, HAL_MAX_DELAY) != HAL_OK) {
 8002190:	f107 020c 	add.w	r2, r7, #12
 8002194:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002198:	9300      	str	r3, [sp, #0]
 800219a:	2302      	movs	r3, #2
 800219c:	2152      	movs	r1, #82	@ 0x52
 800219e:	4809      	ldr	r0, [pc, #36]	@ (80021c4 <i2c_write_addr8_data8+0x4c>)
 80021a0:	f001 fec4 	bl	8003f2c <HAL_I2C_Master_Transmit>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d007      	beq.n	80021ba <i2c_write_addr8_data8+0x42>
        my_printf("[I2C] ERROR: Write failed i2c_write_addr8_data8 (register 0x%X) on device 0x%X\r\n", addr, VL53L0X_DEFAULT_ADDRESS);
 80021aa:	79fb      	ldrb	r3, [r7, #7]
 80021ac:	2229      	movs	r2, #41	@ 0x29
 80021ae:	4619      	mov	r1, r3
 80021b0:	4805      	ldr	r0, [pc, #20]	@ (80021c8 <i2c_write_addr8_data8+0x50>)
 80021b2:	f7ff ff81 	bl	80020b8 <my_printf>
        return false;
 80021b6:	2300      	movs	r3, #0
 80021b8:	e000      	b.n	80021bc <i2c_write_addr8_data8+0x44>
    }
    return true;
 80021ba:	2301      	movs	r3, #1
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3710      	adds	r7, #16
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	200002e8 	.word	0x200002e8
 80021c8:	0800ef10 	.word	0x0800ef10

080021cc <i2c_read_addr8_data32>:

bool i2c_read_addr8_data32(uint8_t addr, uint32_t *data) {
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b086      	sub	sp, #24
 80021d0:	af02      	add	r7, sp, #8
 80021d2:	4603      	mov	r3, r0
 80021d4:	6039      	str	r1, [r7, #0]
 80021d6:	71fb      	strb	r3, [r7, #7]
    if (HAL_I2C_Master_Transmit(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, &addr, 1, HAL_MAX_DELAY) != HAL_OK) {
 80021d8:	1dfa      	adds	r2, r7, #7
 80021da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021de:	9300      	str	r3, [sp, #0]
 80021e0:	2301      	movs	r3, #1
 80021e2:	2152      	movs	r1, #82	@ 0x52
 80021e4:	4819      	ldr	r0, [pc, #100]	@ (800224c <i2c_read_addr8_data32+0x80>)
 80021e6:	f001 fea1 	bl	8003f2c <HAL_I2C_Master_Transmit>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d006      	beq.n	80021fe <i2c_read_addr8_data32+0x32>
        my_printf("[I2C] ERROR: Transmit failed i2c_read_addr8_data32 (register 0x%X)\r\n", addr);
 80021f0:	79fb      	ldrb	r3, [r7, #7]
 80021f2:	4619      	mov	r1, r3
 80021f4:	4816      	ldr	r0, [pc, #88]	@ (8002250 <i2c_read_addr8_data32+0x84>)
 80021f6:	f7ff ff5f 	bl	80020b8 <my_printf>
        return false;
 80021fa:	2300      	movs	r3, #0
 80021fc:	e021      	b.n	8002242 <i2c_read_addr8_data32+0x76>
    }
    uint8_t buf[4];
    if (HAL_I2C_Master_Receive(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, buf, 4, HAL_MAX_DELAY) != HAL_OK) {
 80021fe:	f107 020c 	add.w	r2, r7, #12
 8002202:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002206:	9300      	str	r3, [sp, #0]
 8002208:	2304      	movs	r3, #4
 800220a:	2152      	movs	r1, #82	@ 0x52
 800220c:	480f      	ldr	r0, [pc, #60]	@ (800224c <i2c_read_addr8_data32+0x80>)
 800220e:	f001 ff8b 	bl	8004128 <HAL_I2C_Master_Receive>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d006      	beq.n	8002226 <i2c_read_addr8_data32+0x5a>
        my_printf("[I2C] ERROR: Receive failed i2c_read_addr8_data32 (register 0x%X)\r\n", addr);
 8002218:	79fb      	ldrb	r3, [r7, #7]
 800221a:	4619      	mov	r1, r3
 800221c:	480d      	ldr	r0, [pc, #52]	@ (8002254 <i2c_read_addr8_data32+0x88>)
 800221e:	f7ff ff4b 	bl	80020b8 <my_printf>
        return false;
 8002222:	2300      	movs	r3, #0
 8002224:	e00d      	b.n	8002242 <i2c_read_addr8_data32+0x76>
    }
    *data = (buf[0] << 24) | (buf[1] << 16) | (buf[2] << 8) | buf[3];
 8002226:	7b3b      	ldrb	r3, [r7, #12]
 8002228:	061a      	lsls	r2, r3, #24
 800222a:	7b7b      	ldrb	r3, [r7, #13]
 800222c:	041b      	lsls	r3, r3, #16
 800222e:	431a      	orrs	r2, r3
 8002230:	7bbb      	ldrb	r3, [r7, #14]
 8002232:	021b      	lsls	r3, r3, #8
 8002234:	4313      	orrs	r3, r2
 8002236:	7bfa      	ldrb	r2, [r7, #15]
 8002238:	4313      	orrs	r3, r2
 800223a:	461a      	mov	r2, r3
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	601a      	str	r2, [r3, #0]
    return true;
 8002240:	2301      	movs	r3, #1
}
 8002242:	4618      	mov	r0, r3
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	200002e8 	.word	0x200002e8
 8002250:	0800ef64 	.word	0x0800ef64
 8002254:	0800efac 	.word	0x0800efac

08002258 <i2c_write_addr8_bytes>:

bool i2c_write_addr8_bytes(uint8_t addr, const uint8_t *data, uint8_t length) {
 8002258:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800225c:	b087      	sub	sp, #28
 800225e:	af02      	add	r7, sp, #8
 8002260:	4603      	mov	r3, r0
 8002262:	6039      	str	r1, [r7, #0]
 8002264:	71fb      	strb	r3, [r7, #7]
 8002266:	4613      	mov	r3, r2
 8002268:	71bb      	strb	r3, [r7, #6]
 800226a:	466b      	mov	r3, sp
 800226c:	461e      	mov	r6, r3
    uint8_t buf[1 + length];
 800226e:	79bb      	ldrb	r3, [r7, #6]
 8002270:	1c59      	adds	r1, r3, #1
 8002272:	1e4b      	subs	r3, r1, #1
 8002274:	60fb      	str	r3, [r7, #12]
 8002276:	460a      	mov	r2, r1
 8002278:	2300      	movs	r3, #0
 800227a:	4690      	mov	r8, r2
 800227c:	4699      	mov	r9, r3
 800227e:	f04f 0200 	mov.w	r2, #0
 8002282:	f04f 0300 	mov.w	r3, #0
 8002286:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800228a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800228e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002292:	460a      	mov	r2, r1
 8002294:	2300      	movs	r3, #0
 8002296:	4614      	mov	r4, r2
 8002298:	461d      	mov	r5, r3
 800229a:	f04f 0200 	mov.w	r2, #0
 800229e:	f04f 0300 	mov.w	r3, #0
 80022a2:	00eb      	lsls	r3, r5, #3
 80022a4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022a8:	00e2      	lsls	r2, r4, #3
 80022aa:	460b      	mov	r3, r1
 80022ac:	3307      	adds	r3, #7
 80022ae:	08db      	lsrs	r3, r3, #3
 80022b0:	00db      	lsls	r3, r3, #3
 80022b2:	ebad 0d03 	sub.w	sp, sp, r3
 80022b6:	ab02      	add	r3, sp, #8
 80022b8:	3300      	adds	r3, #0
 80022ba:	60bb      	str	r3, [r7, #8]
    buf[0] = addr;
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	79fa      	ldrb	r2, [r7, #7]
 80022c0:	701a      	strb	r2, [r3, #0]
    memcpy(&buf[1], data, length);
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	3301      	adds	r3, #1
 80022c6:	79ba      	ldrb	r2, [r7, #6]
 80022c8:	6839      	ldr	r1, [r7, #0]
 80022ca:	4618      	mov	r0, r3
 80022cc:	f00a fd7b 	bl	800cdc6 <memcpy>

    if (HAL_I2C_Master_Transmit(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, buf, length + 1, HAL_MAX_DELAY) != HAL_OK) {
 80022d0:	79bb      	ldrb	r3, [r7, #6]
 80022d2:	b29b      	uxth	r3, r3
 80022d4:	3301      	adds	r3, #1
 80022d6:	b29b      	uxth	r3, r3
 80022d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80022dc:	9200      	str	r2, [sp, #0]
 80022de:	68ba      	ldr	r2, [r7, #8]
 80022e0:	2152      	movs	r1, #82	@ 0x52
 80022e2:	480a      	ldr	r0, [pc, #40]	@ (800230c <i2c_write_addr8_bytes+0xb4>)
 80022e4:	f001 fe22 	bl	8003f2c <HAL_I2C_Master_Transmit>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d006      	beq.n	80022fc <i2c_write_addr8_bytes+0xa4>
        my_printf("[I2C] ERROR: Write failed i2c_write_addr8_bytes (register 0x%X)\r\n", addr);
 80022ee:	79fb      	ldrb	r3, [r7, #7]
 80022f0:	4619      	mov	r1, r3
 80022f2:	4807      	ldr	r0, [pc, #28]	@ (8002310 <i2c_write_addr8_bytes+0xb8>)
 80022f4:	f7ff fee0 	bl	80020b8 <my_printf>
        return false;
 80022f8:	2300      	movs	r3, #0
 80022fa:	e000      	b.n	80022fe <i2c_write_addr8_bytes+0xa6>
    }
    return true;
 80022fc:	2301      	movs	r3, #1
 80022fe:	46b5      	mov	sp, r6
}
 8002300:	4618      	mov	r0, r3
 8002302:	3714      	adds	r7, #20
 8002304:	46bd      	mov	sp, r7
 8002306:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800230a:	bf00      	nop
 800230c:	200002e8 	.word	0x200002e8
 8002310:	0800eff0 	.word	0x0800eff0

08002314 <i2c_read_addr8_bytes>:

bool i2c_read_addr8_bytes(uint8_t addr, uint8_t *data, uint8_t length) {
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af02      	add	r7, sp, #8
 800231a:	4603      	mov	r3, r0
 800231c:	6039      	str	r1, [r7, #0]
 800231e:	71fb      	strb	r3, [r7, #7]
 8002320:	4613      	mov	r3, r2
 8002322:	71bb      	strb	r3, [r7, #6]
    if (HAL_I2C_Master_Transmit(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, &addr, 1, HAL_MAX_DELAY) != HAL_OK) {
 8002324:	1dfa      	adds	r2, r7, #7
 8002326:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800232a:	9300      	str	r3, [sp, #0]
 800232c:	2301      	movs	r3, #1
 800232e:	2152      	movs	r1, #82	@ 0x52
 8002330:	4812      	ldr	r0, [pc, #72]	@ (800237c <i2c_read_addr8_bytes+0x68>)
 8002332:	f001 fdfb 	bl	8003f2c <HAL_I2C_Master_Transmit>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d006      	beq.n	800234a <i2c_read_addr8_bytes+0x36>
        my_printf("[I2C] ERROR: Transmit failed i2c_read_addr8_bytes (register 0x%X)\r\n", addr);
 800233c:	79fb      	ldrb	r3, [r7, #7]
 800233e:	4619      	mov	r1, r3
 8002340:	480f      	ldr	r0, [pc, #60]	@ (8002380 <i2c_read_addr8_bytes+0x6c>)
 8002342:	f7ff feb9 	bl	80020b8 <my_printf>
        return false;
 8002346:	2300      	movs	r3, #0
 8002348:	e014      	b.n	8002374 <i2c_read_addr8_bytes+0x60>
    }
    if (HAL_I2C_Master_Receive(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, data, length, HAL_MAX_DELAY) != HAL_OK) {
 800234a:	79bb      	ldrb	r3, [r7, #6]
 800234c:	b29b      	uxth	r3, r3
 800234e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002352:	9200      	str	r2, [sp, #0]
 8002354:	683a      	ldr	r2, [r7, #0]
 8002356:	2152      	movs	r1, #82	@ 0x52
 8002358:	4808      	ldr	r0, [pc, #32]	@ (800237c <i2c_read_addr8_bytes+0x68>)
 800235a:	f001 fee5 	bl	8004128 <HAL_I2C_Master_Receive>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d006      	beq.n	8002372 <i2c_read_addr8_bytes+0x5e>
        my_printf("[I2C] ERROR: Receive failed i2c_read_addr8_bytes (register 0x%X)\r\n", addr);
 8002364:	79fb      	ldrb	r3, [r7, #7]
 8002366:	4619      	mov	r1, r3
 8002368:	4806      	ldr	r0, [pc, #24]	@ (8002384 <i2c_read_addr8_bytes+0x70>)
 800236a:	f7ff fea5 	bl	80020b8 <my_printf>
        return false;
 800236e:	2300      	movs	r3, #0
 8002370:	e000      	b.n	8002374 <i2c_read_addr8_bytes+0x60>
    }
    return true;
 8002372:	2301      	movs	r3, #1
}
 8002374:	4618      	mov	r0, r3
 8002376:	3708      	adds	r7, #8
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	200002e8 	.word	0x200002e8
 8002380:	0800f034 	.word	0x0800f034
 8002384:	0800f078 	.word	0x0800f078

08002388 <device_is_booted>:
/**
 * We can read the model id to confirm that the device is booted.
 * (There is no fresh_out_of_reset as on the vl6180x)
 */
static bool device_is_booted()
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
    printf("check device is booted\r\n");
 800238e:	4813      	ldr	r0, [pc, #76]	@ (80023dc <device_is_booted+0x54>)
 8002390:	f00a fb7e 	bl	800ca90 <puts>
    uint8_t device_id = 0;
 8002394:	2300      	movs	r3, #0
 8002396:	71fb      	strb	r3, [r7, #7]
    if (!i2c_read_addr8_data8(REG_IDENTIFICATION_MODEL_ID, &device_id)) {
 8002398:	1dfb      	adds	r3, r7, #7
 800239a:	4619      	mov	r1, r3
 800239c:	20c0      	movs	r0, #192	@ 0xc0
 800239e:	f7ff feb3 	bl	8002108 <i2c_read_addr8_data8>
 80023a2:	4603      	mov	r3, r0
 80023a4:	f083 0301 	eor.w	r3, r3, #1
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d006      	beq.n	80023bc <device_is_booted+0x34>
        printf("current device id: %d", device_id);
 80023ae:	79fb      	ldrb	r3, [r7, #7]
 80023b0:	4619      	mov	r1, r3
 80023b2:	480b      	ldr	r0, [pc, #44]	@ (80023e0 <device_is_booted+0x58>)
 80023b4:	f00a fb04 	bl	800c9c0 <iprintf>
        return false;
 80023b8:	2300      	movs	r3, #0
 80023ba:	e00a      	b.n	80023d2 <device_is_booted+0x4a>
    } else {
        printf("device id: %d", device_id);
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	4619      	mov	r1, r3
 80023c0:	4808      	ldr	r0, [pc, #32]	@ (80023e4 <device_is_booted+0x5c>)
 80023c2:	f00a fafd 	bl	800c9c0 <iprintf>
    }
    return device_id == VL53L0X_EXPECTED_DEVICE_ID;
 80023c6:	79fb      	ldrb	r3, [r7, #7]
 80023c8:	2bee      	cmp	r3, #238	@ 0xee
 80023ca:	bf0c      	ite	eq
 80023cc:	2301      	moveq	r3, #1
 80023ce:	2300      	movne	r3, #0
 80023d0:	b2db      	uxtb	r3, r3
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3708      	adds	r7, #8
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	0800f0bc 	.word	0x0800f0bc
 80023e0:	0800f0d4 	.word	0x0800f0d4
 80023e4:	0800f0ec 	.word	0x0800f0ec

080023e8 <data_init>:

/**
 * One time device initialization
 */
static bool data_init()
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
    bool success = false;
 80023ee:	2300      	movs	r3, #0
 80023f0:	71fb      	strb	r3, [r7, #7]

    /* Set 2v8 mode */
    uint8_t vhv_config_scl_sda = 0;
 80023f2:	2300      	movs	r3, #0
 80023f4:	71bb      	strb	r3, [r7, #6]
    if (!i2c_read_addr8_data8(REG_VHV_CONFIG_PAD_SCL_SDA_EXTSUP_HV, &vhv_config_scl_sda)) {
 80023f6:	1dbb      	adds	r3, r7, #6
 80023f8:	4619      	mov	r1, r3
 80023fa:	2089      	movs	r0, #137	@ 0x89
 80023fc:	f7ff fe84 	bl	8002108 <i2c_read_addr8_data8>
 8002400:	4603      	mov	r3, r0
 8002402:	f083 0301 	eor.w	r3, r3, #1
 8002406:	b2db      	uxtb	r3, r3
 8002408:	2b00      	cmp	r3, #0
 800240a:	d001      	beq.n	8002410 <data_init+0x28>
        return false;
 800240c:	2300      	movs	r3, #0
 800240e:	e073      	b.n	80024f8 <data_init+0x110>
    }
    vhv_config_scl_sda |= 0x01;
 8002410:	79bb      	ldrb	r3, [r7, #6]
 8002412:	f043 0301 	orr.w	r3, r3, #1
 8002416:	b2db      	uxtb	r3, r3
 8002418:	71bb      	strb	r3, [r7, #6]
    if (!i2c_write_addr8_data8(REG_VHV_CONFIG_PAD_SCL_SDA_EXTSUP_HV, vhv_config_scl_sda)) {
 800241a:	79bb      	ldrb	r3, [r7, #6]
 800241c:	4619      	mov	r1, r3
 800241e:	2089      	movs	r0, #137	@ 0x89
 8002420:	f7ff feaa 	bl	8002178 <i2c_write_addr8_data8>
 8002424:	4603      	mov	r3, r0
 8002426:	f083 0301 	eor.w	r3, r3, #1
 800242a:	b2db      	uxtb	r3, r3
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <data_init+0x4c>
        return false;
 8002430:	2300      	movs	r3, #0
 8002432:	e061      	b.n	80024f8 <data_init+0x110>
    }

    /* Set I2C standard mode */
    success = i2c_write_addr8_data8(0x88, 0x00);
 8002434:	2100      	movs	r1, #0
 8002436:	2088      	movs	r0, #136	@ 0x88
 8002438:	f7ff fe9e 	bl	8002178 <i2c_write_addr8_data8>
 800243c:	4603      	mov	r3, r0
 800243e:	71fb      	strb	r3, [r7, #7]

    success &= i2c_write_addr8_data8(0x80, 0x01);
 8002440:	2101      	movs	r1, #1
 8002442:	2080      	movs	r0, #128	@ 0x80
 8002444:	f7ff fe98 	bl	8002178 <i2c_write_addr8_data8>
 8002448:	4603      	mov	r3, r0
 800244a:	461a      	mov	r2, r3
 800244c:	79fb      	ldrb	r3, [r7, #7]
 800244e:	4013      	ands	r3, r2
 8002450:	2b00      	cmp	r3, #0
 8002452:	bf14      	ite	ne
 8002454:	2301      	movne	r3, #1
 8002456:	2300      	moveq	r3, #0
 8002458:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x01);
 800245a:	2101      	movs	r1, #1
 800245c:	20ff      	movs	r0, #255	@ 0xff
 800245e:	f7ff fe8b 	bl	8002178 <i2c_write_addr8_data8>
 8002462:	4603      	mov	r3, r0
 8002464:	461a      	mov	r2, r3
 8002466:	79fb      	ldrb	r3, [r7, #7]
 8002468:	4013      	ands	r3, r2
 800246a:	2b00      	cmp	r3, #0
 800246c:	bf14      	ite	ne
 800246e:	2301      	movne	r3, #1
 8002470:	2300      	moveq	r3, #0
 8002472:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x00, 0x00);
 8002474:	2100      	movs	r1, #0
 8002476:	2000      	movs	r0, #0
 8002478:	f7ff fe7e 	bl	8002178 <i2c_write_addr8_data8>
 800247c:	4603      	mov	r3, r0
 800247e:	461a      	mov	r2, r3
 8002480:	79fb      	ldrb	r3, [r7, #7]
 8002482:	4013      	ands	r3, r2
 8002484:	2b00      	cmp	r3, #0
 8002486:	bf14      	ite	ne
 8002488:	2301      	movne	r3, #1
 800248a:	2300      	moveq	r3, #0
 800248c:	71fb      	strb	r3, [r7, #7]
    /* It may be unnecessary to retrieve the stop variable for each sensor */
    success &= i2c_read_addr8_data8(0x91, &stop_variable);
 800248e:	491c      	ldr	r1, [pc, #112]	@ (8002500 <data_init+0x118>)
 8002490:	2091      	movs	r0, #145	@ 0x91
 8002492:	f7ff fe39 	bl	8002108 <i2c_read_addr8_data8>
 8002496:	4603      	mov	r3, r0
 8002498:	461a      	mov	r2, r3
 800249a:	79fb      	ldrb	r3, [r7, #7]
 800249c:	4013      	ands	r3, r2
 800249e:	2b00      	cmp	r3, #0
 80024a0:	bf14      	ite	ne
 80024a2:	2301      	movne	r3, #1
 80024a4:	2300      	moveq	r3, #0
 80024a6:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x00, 0x01);
 80024a8:	2101      	movs	r1, #1
 80024aa:	2000      	movs	r0, #0
 80024ac:	f7ff fe64 	bl	8002178 <i2c_write_addr8_data8>
 80024b0:	4603      	mov	r3, r0
 80024b2:	461a      	mov	r2, r3
 80024b4:	79fb      	ldrb	r3, [r7, #7]
 80024b6:	4013      	ands	r3, r2
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	bf14      	ite	ne
 80024bc:	2301      	movne	r3, #1
 80024be:	2300      	moveq	r3, #0
 80024c0:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 80024c2:	2100      	movs	r1, #0
 80024c4:	20ff      	movs	r0, #255	@ 0xff
 80024c6:	f7ff fe57 	bl	8002178 <i2c_write_addr8_data8>
 80024ca:	4603      	mov	r3, r0
 80024cc:	461a      	mov	r2, r3
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	4013      	ands	r3, r2
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	bf14      	ite	ne
 80024d6:	2301      	movne	r3, #1
 80024d8:	2300      	moveq	r3, #0
 80024da:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x80, 0x00);
 80024dc:	2100      	movs	r1, #0
 80024de:	2080      	movs	r0, #128	@ 0x80
 80024e0:	f7ff fe4a 	bl	8002178 <i2c_write_addr8_data8>
 80024e4:	4603      	mov	r3, r0
 80024e6:	461a      	mov	r2, r3
 80024e8:	79fb      	ldrb	r3, [r7, #7]
 80024ea:	4013      	ands	r3, r2
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	bf14      	ite	ne
 80024f0:	2301      	movne	r3, #1
 80024f2:	2300      	moveq	r3, #0
 80024f4:	71fb      	strb	r3, [r7, #7]

    return success;
 80024f6:	79fb      	ldrb	r3, [r7, #7]
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	200004c3 	.word	0x200004c3

08002504 <read_strobe>:
/**
 * Wait for strobe value to be set. This is used when we read values
 * from NVM (non volatile memory).
 */
static bool read_strobe()
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
    bool success = false;
 800250a:	2300      	movs	r3, #0
 800250c:	71fb      	strb	r3, [r7, #7]
    uint8_t strobe = 0;
 800250e:	2300      	movs	r3, #0
 8002510:	71bb      	strb	r3, [r7, #6]
    if (!i2c_write_addr8_data8(0x83, 0x00)) {
 8002512:	2100      	movs	r1, #0
 8002514:	2083      	movs	r0, #131	@ 0x83
 8002516:	f7ff fe2f 	bl	8002178 <i2c_write_addr8_data8>
 800251a:	4603      	mov	r3, r0
 800251c:	f083 0301 	eor.w	r3, r3, #1
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <read_strobe+0x26>
        return false;
 8002526:	2300      	movs	r3, #0
 8002528:	e021      	b.n	800256e <read_strobe+0x6a>
    }
    do {
        success = i2c_read_addr8_data8(0x83, &strobe);
 800252a:	1dbb      	adds	r3, r7, #6
 800252c:	4619      	mov	r1, r3
 800252e:	2083      	movs	r0, #131	@ 0x83
 8002530:	f7ff fdea 	bl	8002108 <i2c_read_addr8_data8>
 8002534:	4603      	mov	r3, r0
 8002536:	71fb      	strb	r3, [r7, #7]
    } while (success && (strobe == 0));
 8002538:	79fb      	ldrb	r3, [r7, #7]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d002      	beq.n	8002544 <read_strobe+0x40>
 800253e:	79bb      	ldrb	r3, [r7, #6]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d0f2      	beq.n	800252a <read_strobe+0x26>
    if (!success) {
 8002544:	79fb      	ldrb	r3, [r7, #7]
 8002546:	f083 0301 	eor.w	r3, r3, #1
 800254a:	b2db      	uxtb	r3, r3
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <read_strobe+0x50>
        return false;
 8002550:	2300      	movs	r3, #0
 8002552:	e00c      	b.n	800256e <read_strobe+0x6a>
    }
    if (!i2c_write_addr8_data8(0x83, 0x01)) {
 8002554:	2101      	movs	r1, #1
 8002556:	2083      	movs	r0, #131	@ 0x83
 8002558:	f7ff fe0e 	bl	8002178 <i2c_write_addr8_data8>
 800255c:	4603      	mov	r3, r0
 800255e:	f083 0301 	eor.w	r3, r3, #1
 8002562:	b2db      	uxtb	r3, r3
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <read_strobe+0x68>
        return false;
 8002568:	2300      	movs	r3, #0
 800256a:	e000      	b.n	800256e <read_strobe+0x6a>
    }
    return true;
 800256c:	2301      	movs	r3, #1
}
 800256e:	4618      	mov	r0, r3
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <get_spad_info_from_nvm>:
 * or only non-aperture SPADs. The number of SPADs to enable and which type
 * are also saved during the calibration step at ST factory and can be retrieved
 * from NVM.
 */
static bool get_spad_info_from_nvm(uint8_t *spad_count, uint8_t *spad_type, uint8_t good_spad_map[6])
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b086      	sub	sp, #24
 800257a:	af00      	add	r7, sp, #0
 800257c:	60f8      	str	r0, [r7, #12]
 800257e:	60b9      	str	r1, [r7, #8]
 8002580:	607a      	str	r2, [r7, #4]
    bool success = false;
 8002582:	2300      	movs	r3, #0
 8002584:	75fb      	strb	r3, [r7, #23]
    uint8_t tmp_data8 = 0;
 8002586:	2300      	movs	r3, #0
 8002588:	75bb      	strb	r3, [r7, #22]
    uint32_t tmp_data32 = 0;
 800258a:	2300      	movs	r3, #0
 800258c:	613b      	str	r3, [r7, #16]

    /* Setup to read from NVM */
    success  = i2c_write_addr8_data8(0x80, 0x01);
 800258e:	2101      	movs	r1, #1
 8002590:	2080      	movs	r0, #128	@ 0x80
 8002592:	f7ff fdf1 	bl	8002178 <i2c_write_addr8_data8>
 8002596:	4603      	mov	r3, r0
 8002598:	75fb      	strb	r3, [r7, #23]
    success &= i2c_write_addr8_data8(0xFF, 0x01);
 800259a:	2101      	movs	r1, #1
 800259c:	20ff      	movs	r0, #255	@ 0xff
 800259e:	f7ff fdeb 	bl	8002178 <i2c_write_addr8_data8>
 80025a2:	4603      	mov	r3, r0
 80025a4:	461a      	mov	r2, r3
 80025a6:	7dfb      	ldrb	r3, [r7, #23]
 80025a8:	4013      	ands	r3, r2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	bf14      	ite	ne
 80025ae:	2301      	movne	r3, #1
 80025b0:	2300      	moveq	r3, #0
 80025b2:	75fb      	strb	r3, [r7, #23]
    success &= i2c_write_addr8_data8(0x00, 0x00);
 80025b4:	2100      	movs	r1, #0
 80025b6:	2000      	movs	r0, #0
 80025b8:	f7ff fdde 	bl	8002178 <i2c_write_addr8_data8>
 80025bc:	4603      	mov	r3, r0
 80025be:	461a      	mov	r2, r3
 80025c0:	7dfb      	ldrb	r3, [r7, #23]
 80025c2:	4013      	ands	r3, r2
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	bf14      	ite	ne
 80025c8:	2301      	movne	r3, #1
 80025ca:	2300      	moveq	r3, #0
 80025cc:	75fb      	strb	r3, [r7, #23]
    success &= i2c_write_addr8_data8(0xFF, 0x06);
 80025ce:	2106      	movs	r1, #6
 80025d0:	20ff      	movs	r0, #255	@ 0xff
 80025d2:	f7ff fdd1 	bl	8002178 <i2c_write_addr8_data8>
 80025d6:	4603      	mov	r3, r0
 80025d8:	461a      	mov	r2, r3
 80025da:	7dfb      	ldrb	r3, [r7, #23]
 80025dc:	4013      	ands	r3, r2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	bf14      	ite	ne
 80025e2:	2301      	movne	r3, #1
 80025e4:	2300      	moveq	r3, #0
 80025e6:	75fb      	strb	r3, [r7, #23]
    success &= i2c_read_addr8_data8(0x83, &tmp_data8);
 80025e8:	f107 0316 	add.w	r3, r7, #22
 80025ec:	4619      	mov	r1, r3
 80025ee:	2083      	movs	r0, #131	@ 0x83
 80025f0:	f7ff fd8a 	bl	8002108 <i2c_read_addr8_data8>
 80025f4:	4603      	mov	r3, r0
 80025f6:	461a      	mov	r2, r3
 80025f8:	7dfb      	ldrb	r3, [r7, #23]
 80025fa:	4013      	ands	r3, r2
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	bf14      	ite	ne
 8002600:	2301      	movne	r3, #1
 8002602:	2300      	moveq	r3, #0
 8002604:	75fb      	strb	r3, [r7, #23]
    success &= i2c_write_addr8_data8(0x83, tmp_data8 | 0x04);
 8002606:	7dbb      	ldrb	r3, [r7, #22]
 8002608:	f043 0304 	orr.w	r3, r3, #4
 800260c:	b2db      	uxtb	r3, r3
 800260e:	4619      	mov	r1, r3
 8002610:	2083      	movs	r0, #131	@ 0x83
 8002612:	f7ff fdb1 	bl	8002178 <i2c_write_addr8_data8>
 8002616:	4603      	mov	r3, r0
 8002618:	461a      	mov	r2, r3
 800261a:	7dfb      	ldrb	r3, [r7, #23]
 800261c:	4013      	ands	r3, r2
 800261e:	2b00      	cmp	r3, #0
 8002620:	bf14      	ite	ne
 8002622:	2301      	movne	r3, #1
 8002624:	2300      	moveq	r3, #0
 8002626:	75fb      	strb	r3, [r7, #23]
    success &= i2c_write_addr8_data8(0xFF, 0x07);
 8002628:	2107      	movs	r1, #7
 800262a:	20ff      	movs	r0, #255	@ 0xff
 800262c:	f7ff fda4 	bl	8002178 <i2c_write_addr8_data8>
 8002630:	4603      	mov	r3, r0
 8002632:	461a      	mov	r2, r3
 8002634:	7dfb      	ldrb	r3, [r7, #23]
 8002636:	4013      	ands	r3, r2
 8002638:	2b00      	cmp	r3, #0
 800263a:	bf14      	ite	ne
 800263c:	2301      	movne	r3, #1
 800263e:	2300      	moveq	r3, #0
 8002640:	75fb      	strb	r3, [r7, #23]
    success &= i2c_write_addr8_data8(0x81, 0x01);
 8002642:	2101      	movs	r1, #1
 8002644:	2081      	movs	r0, #129	@ 0x81
 8002646:	f7ff fd97 	bl	8002178 <i2c_write_addr8_data8>
 800264a:	4603      	mov	r3, r0
 800264c:	461a      	mov	r2, r3
 800264e:	7dfb      	ldrb	r3, [r7, #23]
 8002650:	4013      	ands	r3, r2
 8002652:	2b00      	cmp	r3, #0
 8002654:	bf14      	ite	ne
 8002656:	2301      	movne	r3, #1
 8002658:	2300      	moveq	r3, #0
 800265a:	75fb      	strb	r3, [r7, #23]
    success &= i2c_write_addr8_data8(0x80, 0x01);
 800265c:	2101      	movs	r1, #1
 800265e:	2080      	movs	r0, #128	@ 0x80
 8002660:	f7ff fd8a 	bl	8002178 <i2c_write_addr8_data8>
 8002664:	4603      	mov	r3, r0
 8002666:	461a      	mov	r2, r3
 8002668:	7dfb      	ldrb	r3, [r7, #23]
 800266a:	4013      	ands	r3, r2
 800266c:	2b00      	cmp	r3, #0
 800266e:	bf14      	ite	ne
 8002670:	2301      	movne	r3, #1
 8002672:	2300      	moveq	r3, #0
 8002674:	75fb      	strb	r3, [r7, #23]
    if (!success) {
 8002676:	7dfb      	ldrb	r3, [r7, #23]
 8002678:	f083 0301 	eor.w	r3, r3, #1
 800267c:	b2db      	uxtb	r3, r3
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <get_spad_info_from_nvm+0x110>
      return false;
 8002682:	2300      	movs	r3, #0
 8002684:	e0c1      	b.n	800280a <get_spad_info_from_nvm+0x294>
    }

    /* Get the SPAD count and type */
    success &= i2c_write_addr8_data8(0x94, 0x6b);
 8002686:	216b      	movs	r1, #107	@ 0x6b
 8002688:	2094      	movs	r0, #148	@ 0x94
 800268a:	f7ff fd75 	bl	8002178 <i2c_write_addr8_data8>
 800268e:	4603      	mov	r3, r0
 8002690:	461a      	mov	r2, r3
 8002692:	7dfb      	ldrb	r3, [r7, #23]
 8002694:	4013      	ands	r3, r2
 8002696:	2b00      	cmp	r3, #0
 8002698:	bf14      	ite	ne
 800269a:	2301      	movne	r3, #1
 800269c:	2300      	moveq	r3, #0
 800269e:	75fb      	strb	r3, [r7, #23]
    if (!success) {
 80026a0:	7dfb      	ldrb	r3, [r7, #23]
 80026a2:	f083 0301 	eor.w	r3, r3, #1
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <get_spad_info_from_nvm+0x13a>
        return false;
 80026ac:	2300      	movs	r3, #0
 80026ae:	e0ac      	b.n	800280a <get_spad_info_from_nvm+0x294>
    }
    if (!read_strobe()) {
 80026b0:	f7ff ff28 	bl	8002504 <read_strobe>
 80026b4:	4603      	mov	r3, r0
 80026b6:	f083 0301 	eor.w	r3, r3, #1
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <get_spad_info_from_nvm+0x14e>
        return false;
 80026c0:	2300      	movs	r3, #0
 80026c2:	e0a2      	b.n	800280a <get_spad_info_from_nvm+0x294>
    }
    success &= i2c_read_addr8_data32(0x90, &tmp_data32);
 80026c4:	f107 0310 	add.w	r3, r7, #16
 80026c8:	4619      	mov	r1, r3
 80026ca:	2090      	movs	r0, #144	@ 0x90
 80026cc:	f7ff fd7e 	bl	80021cc <i2c_read_addr8_data32>
 80026d0:	4603      	mov	r3, r0
 80026d2:	461a      	mov	r2, r3
 80026d4:	7dfb      	ldrb	r3, [r7, #23]
 80026d6:	4013      	ands	r3, r2
 80026d8:	2b00      	cmp	r3, #0
 80026da:	bf14      	ite	ne
 80026dc:	2301      	movne	r3, #1
 80026de:	2300      	moveq	r3, #0
 80026e0:	75fb      	strb	r3, [r7, #23]
    if (!success) {
 80026e2:	7dfb      	ldrb	r3, [r7, #23]
 80026e4:	f083 0301 	eor.w	r3, r3, #1
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <get_spad_info_from_nvm+0x17c>
        return false;
 80026ee:	2300      	movs	r3, #0
 80026f0:	e08b      	b.n	800280a <get_spad_info_from_nvm+0x294>
    }
    *spad_count = (tmp_data32 >> 8) & 0x7f;
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	0a1b      	lsrs	r3, r3, #8
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80026fc:	b2da      	uxtb	r2, r3
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	701a      	strb	r2, [r3, #0]
    *spad_type = (tmp_data32 >> 15) & 0x01;
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	0bdb      	lsrs	r3, r3, #15
 8002706:	b2db      	uxtb	r3, r3
 8002708:	f003 0301 	and.w	r3, r3, #1
 800270c:	b2da      	uxtb	r2, r3
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	701a      	strb	r2, [r3, #0]
    good_spad_map[5] = (uint8_t)((tmp_data32 >> 16) & 0xFF);

#endif

    /* Restore after reading from NVM */
    success &=i2c_write_addr8_data8(0x81, 0x00);
 8002712:	2100      	movs	r1, #0
 8002714:	2081      	movs	r0, #129	@ 0x81
 8002716:	f7ff fd2f 	bl	8002178 <i2c_write_addr8_data8>
 800271a:	4603      	mov	r3, r0
 800271c:	461a      	mov	r2, r3
 800271e:	7dfb      	ldrb	r3, [r7, #23]
 8002720:	4013      	ands	r3, r2
 8002722:	2b00      	cmp	r3, #0
 8002724:	bf14      	ite	ne
 8002726:	2301      	movne	r3, #1
 8002728:	2300      	moveq	r3, #0
 800272a:	75fb      	strb	r3, [r7, #23]
    success &=i2c_write_addr8_data8(0xFF, 0x06);
 800272c:	2106      	movs	r1, #6
 800272e:	20ff      	movs	r0, #255	@ 0xff
 8002730:	f7ff fd22 	bl	8002178 <i2c_write_addr8_data8>
 8002734:	4603      	mov	r3, r0
 8002736:	461a      	mov	r2, r3
 8002738:	7dfb      	ldrb	r3, [r7, #23]
 800273a:	4013      	ands	r3, r2
 800273c:	2b00      	cmp	r3, #0
 800273e:	bf14      	ite	ne
 8002740:	2301      	movne	r3, #1
 8002742:	2300      	moveq	r3, #0
 8002744:	75fb      	strb	r3, [r7, #23]
    success &=i2c_read_addr8_data8(0x83, &tmp_data8);
 8002746:	f107 0316 	add.w	r3, r7, #22
 800274a:	4619      	mov	r1, r3
 800274c:	2083      	movs	r0, #131	@ 0x83
 800274e:	f7ff fcdb 	bl	8002108 <i2c_read_addr8_data8>
 8002752:	4603      	mov	r3, r0
 8002754:	461a      	mov	r2, r3
 8002756:	7dfb      	ldrb	r3, [r7, #23]
 8002758:	4013      	ands	r3, r2
 800275a:	2b00      	cmp	r3, #0
 800275c:	bf14      	ite	ne
 800275e:	2301      	movne	r3, #1
 8002760:	2300      	moveq	r3, #0
 8002762:	75fb      	strb	r3, [r7, #23]
    success &=i2c_write_addr8_data8(0x83, tmp_data8 & 0xfb);
 8002764:	7dbb      	ldrb	r3, [r7, #22]
 8002766:	f023 0304 	bic.w	r3, r3, #4
 800276a:	b2db      	uxtb	r3, r3
 800276c:	4619      	mov	r1, r3
 800276e:	2083      	movs	r0, #131	@ 0x83
 8002770:	f7ff fd02 	bl	8002178 <i2c_write_addr8_data8>
 8002774:	4603      	mov	r3, r0
 8002776:	461a      	mov	r2, r3
 8002778:	7dfb      	ldrb	r3, [r7, #23]
 800277a:	4013      	ands	r3, r2
 800277c:	2b00      	cmp	r3, #0
 800277e:	bf14      	ite	ne
 8002780:	2301      	movne	r3, #1
 8002782:	2300      	moveq	r3, #0
 8002784:	75fb      	strb	r3, [r7, #23]
    success &=i2c_write_addr8_data8(0xFF, 0x01);
 8002786:	2101      	movs	r1, #1
 8002788:	20ff      	movs	r0, #255	@ 0xff
 800278a:	f7ff fcf5 	bl	8002178 <i2c_write_addr8_data8>
 800278e:	4603      	mov	r3, r0
 8002790:	461a      	mov	r2, r3
 8002792:	7dfb      	ldrb	r3, [r7, #23]
 8002794:	4013      	ands	r3, r2
 8002796:	2b00      	cmp	r3, #0
 8002798:	bf14      	ite	ne
 800279a:	2301      	movne	r3, #1
 800279c:	2300      	moveq	r3, #0
 800279e:	75fb      	strb	r3, [r7, #23]
    success &=i2c_write_addr8_data8(0x00, 0x01);
 80027a0:	2101      	movs	r1, #1
 80027a2:	2000      	movs	r0, #0
 80027a4:	f7ff fce8 	bl	8002178 <i2c_write_addr8_data8>
 80027a8:	4603      	mov	r3, r0
 80027aa:	461a      	mov	r2, r3
 80027ac:	7dfb      	ldrb	r3, [r7, #23]
 80027ae:	4013      	ands	r3, r2
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	bf14      	ite	ne
 80027b4:	2301      	movne	r3, #1
 80027b6:	2300      	moveq	r3, #0
 80027b8:	75fb      	strb	r3, [r7, #23]
    success &=i2c_write_addr8_data8(0xFF, 0x00);
 80027ba:	2100      	movs	r1, #0
 80027bc:	20ff      	movs	r0, #255	@ 0xff
 80027be:	f7ff fcdb 	bl	8002178 <i2c_write_addr8_data8>
 80027c2:	4603      	mov	r3, r0
 80027c4:	461a      	mov	r2, r3
 80027c6:	7dfb      	ldrb	r3, [r7, #23]
 80027c8:	4013      	ands	r3, r2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	bf14      	ite	ne
 80027ce:	2301      	movne	r3, #1
 80027d0:	2300      	moveq	r3, #0
 80027d2:	75fb      	strb	r3, [r7, #23]
    success &=i2c_write_addr8_data8(0x80, 0x00);
 80027d4:	2100      	movs	r1, #0
 80027d6:	2080      	movs	r0, #128	@ 0x80
 80027d8:	f7ff fcce 	bl	8002178 <i2c_write_addr8_data8>
 80027dc:	4603      	mov	r3, r0
 80027de:	461a      	mov	r2, r3
 80027e0:	7dfb      	ldrb	r3, [r7, #23]
 80027e2:	4013      	ands	r3, r2
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	bf14      	ite	ne
 80027e8:	2301      	movne	r3, #1
 80027ea:	2300      	moveq	r3, #0
 80027ec:	75fb      	strb	r3, [r7, #23]

    /* When we haven't configured the SPAD map yet, the SPAD map register actually
     * contains the good SPAD map, so we can retrieve it straight from this register
     * instead of reading it from the NVM. */
    if (!i2c_read_addr8_bytes(REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0, good_spad_map, 6)) {
 80027ee:	2206      	movs	r2, #6
 80027f0:	6879      	ldr	r1, [r7, #4]
 80027f2:	20b0      	movs	r0, #176	@ 0xb0
 80027f4:	f7ff fd8e 	bl	8002314 <i2c_read_addr8_bytes>
 80027f8:	4603      	mov	r3, r0
 80027fa:	f083 0301 	eor.w	r3, r3, #1
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <get_spad_info_from_nvm+0x292>
        return false;
 8002804:	2300      	movs	r3, #0
 8002806:	e000      	b.n	800280a <get_spad_info_from_nvm+0x294>
    }
    return success;
 8002808:	7dfb      	ldrb	r3, [r7, #23]
}
 800280a:	4618      	mov	r0, r3
 800280c:	3718      	adds	r7, #24
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <set_spads_from_nvm>:
 * Sets the SPADs according to the value saved to NVM by ST during production. Assuming
 * similar conditions (e.g. no cover glass), this should give reasonable readings and we
 * can avoid running ref spad management (tedious code).
 */
static bool set_spads_from_nvm()
{
 8002812:	b580      	push	{r7, lr}
 8002814:	b08c      	sub	sp, #48	@ 0x30
 8002816:	af00      	add	r7, sp, #0
    uint8_t spad_map[SPAD_MAP_ROW_COUNT] = { 0 };
 8002818:	f107 0310 	add.w	r3, r7, #16
 800281c:	2200      	movs	r2, #0
 800281e:	601a      	str	r2, [r3, #0]
 8002820:	809a      	strh	r2, [r3, #4]
    uint8_t good_spad_map[SPAD_MAP_ROW_COUNT] = { 0 };
 8002822:	f107 0308 	add.w	r3, r7, #8
 8002826:	2200      	movs	r2, #0
 8002828:	601a      	str	r2, [r3, #0]
 800282a:	809a      	strh	r2, [r3, #4]
    uint8_t spads_enabled_count = 0;
 800282c:	2300      	movs	r3, #0
 800282e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t spads_to_enable_count = 0;
 8002832:	2300      	movs	r3, #0
 8002834:	71fb      	strb	r3, [r7, #7]
    uint8_t spad_type = 0;
 8002836:	2300      	movs	r3, #0
 8002838:	71bb      	strb	r3, [r7, #6]
    volatile uint32_t total_val = 0;
 800283a:	2300      	movs	r3, #0
 800283c:	603b      	str	r3, [r7, #0]

    if (!get_spad_info_from_nvm(&spads_to_enable_count, &spad_type, good_spad_map)) {
 800283e:	f107 0208 	add.w	r2, r7, #8
 8002842:	1db9      	adds	r1, r7, #6
 8002844:	1dfb      	adds	r3, r7, #7
 8002846:	4618      	mov	r0, r3
 8002848:	f7ff fe95 	bl	8002576 <get_spad_info_from_nvm>
 800284c:	4603      	mov	r3, r0
 800284e:	f083 0301 	eor.w	r3, r3, #1
 8002852:	b2db      	uxtb	r3, r3
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <set_spads_from_nvm+0x4a>
        return false;
 8002858:	2300      	movs	r3, #0
 800285a:	e0c7      	b.n	80029ec <set_spads_from_nvm+0x1da>
    }

    for (int i = 0; i < 6; i++) {
 800285c:	2300      	movs	r3, #0
 800285e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002860:	e00b      	b.n	800287a <set_spads_from_nvm+0x68>
        total_val += good_spad_map[i];
 8002862:	f107 0208 	add.w	r2, r7, #8
 8002866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002868:	4413      	add	r3, r2
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	461a      	mov	r2, r3
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	4413      	add	r3, r2
 8002872:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < 6; i++) {
 8002874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002876:	3301      	adds	r3, #1
 8002878:	62bb      	str	r3, [r7, #40]	@ 0x28
 800287a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800287c:	2b05      	cmp	r3, #5
 800287e:	ddf0      	ble.n	8002862 <set_spads_from_nvm+0x50>
    }

    bool success = i2c_write_addr8_data8(0xFF, 0x01);
 8002880:	2101      	movs	r1, #1
 8002882:	20ff      	movs	r0, #255	@ 0xff
 8002884:	f7ff fc78 	bl	8002178 <i2c_write_addr8_data8>
 8002888:	4603      	mov	r3, r0
 800288a:	77fb      	strb	r3, [r7, #31]
    success &= i2c_write_addr8_data8(REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 800288c:	2100      	movs	r1, #0
 800288e:	204f      	movs	r0, #79	@ 0x4f
 8002890:	f7ff fc72 	bl	8002178 <i2c_write_addr8_data8>
 8002894:	4603      	mov	r3, r0
 8002896:	461a      	mov	r2, r3
 8002898:	7ffb      	ldrb	r3, [r7, #31]
 800289a:	4013      	ands	r3, r2
 800289c:	2b00      	cmp	r3, #0
 800289e:	bf14      	ite	ne
 80028a0:	2301      	movne	r3, #1
 80028a2:	2300      	moveq	r3, #0
 80028a4:	77fb      	strb	r3, [r7, #31]
    success &= i2c_write_addr8_data8(REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 80028a6:	212c      	movs	r1, #44	@ 0x2c
 80028a8:	204e      	movs	r0, #78	@ 0x4e
 80028aa:	f7ff fc65 	bl	8002178 <i2c_write_addr8_data8>
 80028ae:	4603      	mov	r3, r0
 80028b0:	461a      	mov	r2, r3
 80028b2:	7ffb      	ldrb	r3, [r7, #31]
 80028b4:	4013      	ands	r3, r2
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	bf14      	ite	ne
 80028ba:	2301      	movne	r3, #1
 80028bc:	2300      	moveq	r3, #0
 80028be:	77fb      	strb	r3, [r7, #31]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 80028c0:	2100      	movs	r1, #0
 80028c2:	20ff      	movs	r0, #255	@ 0xff
 80028c4:	f7ff fc58 	bl	8002178 <i2c_write_addr8_data8>
 80028c8:	4603      	mov	r3, r0
 80028ca:	461a      	mov	r2, r3
 80028cc:	7ffb      	ldrb	r3, [r7, #31]
 80028ce:	4013      	ands	r3, r2
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	bf14      	ite	ne
 80028d4:	2301      	movne	r3, #1
 80028d6:	2300      	moveq	r3, #0
 80028d8:	77fb      	strb	r3, [r7, #31]
    success &= i2c_write_addr8_data8(REG_GLOBAL_CONFIG_REF_EN_START_SELECT, SPAD_START_SELECT);
 80028da:	21b4      	movs	r1, #180	@ 0xb4
 80028dc:	20b6      	movs	r0, #182	@ 0xb6
 80028de:	f7ff fc4b 	bl	8002178 <i2c_write_addr8_data8>
 80028e2:	4603      	mov	r3, r0
 80028e4:	461a      	mov	r2, r3
 80028e6:	7ffb      	ldrb	r3, [r7, #31]
 80028e8:	4013      	ands	r3, r2
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	bf14      	ite	ne
 80028ee:	2301      	movne	r3, #1
 80028f0:	2300      	moveq	r3, #0
 80028f2:	77fb      	strb	r3, [r7, #31]
    if (!success) {
 80028f4:	7ffb      	ldrb	r3, [r7, #31]
 80028f6:	f083 0301 	eor.w	r3, r3, #1
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <set_spads_from_nvm+0xf2>
        return false;
 8002900:	2300      	movs	r3, #0
 8002902:	e073      	b.n	80029ec <set_spads_from_nvm+0x1da>
    }

    uint8_t offset = (spad_type == SPAD_TYPE_APERTURE) ? SPAD_APERTURE_START_INDEX : 0;
 8002904:	79bb      	ldrb	r3, [r7, #6]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d101      	bne.n	800290e <set_spads_from_nvm+0xfc>
 800290a:	230c      	movs	r3, #12
 800290c:	e000      	b.n	8002910 <set_spads_from_nvm+0xfe>
 800290e:	2300      	movs	r3, #0
 8002910:	77bb      	strb	r3, [r7, #30]

    /* Create a new SPAD array by selecting a subset of the SPADs suggested by the good SPAD map.
     * The subset should only have the number of type enabled as suggested by the reading from
     * the NVM (spads_to_enable_count and spad_type). */
    for (int row = 0; row < SPAD_MAP_ROW_COUNT; row++) {
 8002912:	2300      	movs	r3, #0
 8002914:	627b      	str	r3, [r7, #36]	@ 0x24
 8002916:	e04d      	b.n	80029b4 <set_spads_from_nvm+0x1a2>
        for (int column = 0; column < SPAD_ROW_SIZE; column++) {
 8002918:	2300      	movs	r3, #0
 800291a:	623b      	str	r3, [r7, #32]
 800291c:	e03d      	b.n	800299a <set_spads_from_nvm+0x188>
            int index = (row * SPAD_ROW_SIZE) + column;
 800291e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002920:	00db      	lsls	r3, r3, #3
 8002922:	6a3a      	ldr	r2, [r7, #32]
 8002924:	4413      	add	r3, r2
 8002926:	61bb      	str	r3, [r7, #24]
            if (index >= SPAD_MAX_COUNT) {
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	2b2b      	cmp	r3, #43	@ 0x2b
 800292c:	dd01      	ble.n	8002932 <set_spads_from_nvm+0x120>
                return false;
 800292e:	2300      	movs	r3, #0
 8002930:	e05c      	b.n	80029ec <set_spads_from_nvm+0x1da>
            }
            if (spads_enabled_count == spads_to_enable_count) {
 8002932:	79fb      	ldrb	r3, [r7, #7]
 8002934:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8002938:	429a      	cmp	r2, r3
 800293a:	d032      	beq.n	80029a2 <set_spads_from_nvm+0x190>
                /* We are done */
                break;
            }
            if (index < offset) {
 800293c:	7fbb      	ldrb	r3, [r7, #30]
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	429a      	cmp	r2, r3
 8002942:	db26      	blt.n	8002992 <set_spads_from_nvm+0x180>
                continue;
            }
            if ((good_spad_map[row] >> column) & 0x1) {
 8002944:	f107 0208 	add.w	r2, r7, #8
 8002948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800294a:	4413      	add	r3, r2
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	461a      	mov	r2, r3
 8002950:	6a3b      	ldr	r3, [r7, #32]
 8002952:	fa42 f303 	asr.w	r3, r2, r3
 8002956:	f003 0301 	and.w	r3, r3, #1
 800295a:	2b00      	cmp	r3, #0
 800295c:	d01a      	beq.n	8002994 <set_spads_from_nvm+0x182>
                spad_map[row] |= (1 << column);
 800295e:	f107 0210 	add.w	r2, r7, #16
 8002962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002964:	4413      	add	r3, r2
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	b25a      	sxtb	r2, r3
 800296a:	2101      	movs	r1, #1
 800296c:	6a3b      	ldr	r3, [r7, #32]
 800296e:	fa01 f303 	lsl.w	r3, r1, r3
 8002972:	b25b      	sxtb	r3, r3
 8002974:	4313      	orrs	r3, r2
 8002976:	b25b      	sxtb	r3, r3
 8002978:	b2d9      	uxtb	r1, r3
 800297a:	f107 0210 	add.w	r2, r7, #16
 800297e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002980:	4413      	add	r3, r2
 8002982:	460a      	mov	r2, r1
 8002984:	701a      	strb	r2, [r3, #0]
                spads_enabled_count++;
 8002986:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800298a:	3301      	adds	r3, #1
 800298c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002990:	e000      	b.n	8002994 <set_spads_from_nvm+0x182>
                continue;
 8002992:	bf00      	nop
        for (int column = 0; column < SPAD_ROW_SIZE; column++) {
 8002994:	6a3b      	ldr	r3, [r7, #32]
 8002996:	3301      	adds	r3, #1
 8002998:	623b      	str	r3, [r7, #32]
 800299a:	6a3b      	ldr	r3, [r7, #32]
 800299c:	2b07      	cmp	r3, #7
 800299e:	ddbe      	ble.n	800291e <set_spads_from_nvm+0x10c>
 80029a0:	e000      	b.n	80029a4 <set_spads_from_nvm+0x192>
                break;
 80029a2:	bf00      	nop
            }
        }
        if (spads_enabled_count == spads_to_enable_count) {
 80029a4:	79fb      	ldrb	r3, [r7, #7]
 80029a6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d006      	beq.n	80029bc <set_spads_from_nvm+0x1aa>
    for (int row = 0; row < SPAD_MAP_ROW_COUNT; row++) {
 80029ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b0:	3301      	adds	r3, #1
 80029b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80029b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b6:	2b05      	cmp	r3, #5
 80029b8:	ddae      	ble.n	8002918 <set_spads_from_nvm+0x106>
 80029ba:	e000      	b.n	80029be <set_spads_from_nvm+0x1ac>
            /* To avoid looping unnecessarily when we are already done. */
            break;
 80029bc:	bf00      	nop
        }
    }

    if (spads_enabled_count != spads_to_enable_count) {
 80029be:	79fb      	ldrb	r3, [r7, #7]
 80029c0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d001      	beq.n	80029cc <set_spads_from_nvm+0x1ba>
        return false;
 80029c8:	2300      	movs	r3, #0
 80029ca:	e00f      	b.n	80029ec <set_spads_from_nvm+0x1da>
    }

    /* Write the new SPAD configuration */
    if (!i2c_write_addr8_bytes(REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0, spad_map, SPAD_MAP_ROW_COUNT)) {
 80029cc:	f107 0310 	add.w	r3, r7, #16
 80029d0:	2206      	movs	r2, #6
 80029d2:	4619      	mov	r1, r3
 80029d4:	20b0      	movs	r0, #176	@ 0xb0
 80029d6:	f7ff fc3f 	bl	8002258 <i2c_write_addr8_bytes>
 80029da:	4603      	mov	r3, r0
 80029dc:	f083 0301 	eor.w	r3, r3, #1
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <set_spads_from_nvm+0x1d8>
        return false;
 80029e6:	2300      	movs	r3, #0
 80029e8:	e000      	b.n	80029ec <set_spads_from_nvm+0x1da>
    }

    return true;
 80029ea:	2301      	movs	r3, #1
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3730      	adds	r7, #48	@ 0x30
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <load_default_tuning_settings>:

/**
 * Load tuning settings (same as default tuning settings provided by ST api code)
 */
static bool load_default_tuning_settings()
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
    bool success = i2c_write_addr8_data8(0xFF, 0x01);
 80029fa:	2101      	movs	r1, #1
 80029fc:	20ff      	movs	r0, #255	@ 0xff
 80029fe:	f7ff fbbb 	bl	8002178 <i2c_write_addr8_data8>
 8002a02:	4603      	mov	r3, r0
 8002a04:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x00, 0x00);
 8002a06:	2100      	movs	r1, #0
 8002a08:	2000      	movs	r0, #0
 8002a0a:	f7ff fbb5 	bl	8002178 <i2c_write_addr8_data8>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	461a      	mov	r2, r3
 8002a12:	79fb      	ldrb	r3, [r7, #7]
 8002a14:	4013      	ands	r3, r2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	bf14      	ite	ne
 8002a1a:	2301      	movne	r3, #1
 8002a1c:	2300      	moveq	r3, #0
 8002a1e:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 8002a20:	2100      	movs	r1, #0
 8002a22:	20ff      	movs	r0, #255	@ 0xff
 8002a24:	f7ff fba8 	bl	8002178 <i2c_write_addr8_data8>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	79fb      	ldrb	r3, [r7, #7]
 8002a2e:	4013      	ands	r3, r2
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	bf14      	ite	ne
 8002a34:	2301      	movne	r3, #1
 8002a36:	2300      	moveq	r3, #0
 8002a38:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x09, 0x00);
 8002a3a:	2100      	movs	r1, #0
 8002a3c:	2009      	movs	r0, #9
 8002a3e:	f7ff fb9b 	bl	8002178 <i2c_write_addr8_data8>
 8002a42:	4603      	mov	r3, r0
 8002a44:	461a      	mov	r2, r3
 8002a46:	79fb      	ldrb	r3, [r7, #7]
 8002a48:	4013      	ands	r3, r2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	bf14      	ite	ne
 8002a4e:	2301      	movne	r3, #1
 8002a50:	2300      	moveq	r3, #0
 8002a52:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x10, 0x00);
 8002a54:	2100      	movs	r1, #0
 8002a56:	2010      	movs	r0, #16
 8002a58:	f7ff fb8e 	bl	8002178 <i2c_write_addr8_data8>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	461a      	mov	r2, r3
 8002a60:	79fb      	ldrb	r3, [r7, #7]
 8002a62:	4013      	ands	r3, r2
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	bf14      	ite	ne
 8002a68:	2301      	movne	r3, #1
 8002a6a:	2300      	moveq	r3, #0
 8002a6c:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x11, 0x00);
 8002a6e:	2100      	movs	r1, #0
 8002a70:	2011      	movs	r0, #17
 8002a72:	f7ff fb81 	bl	8002178 <i2c_write_addr8_data8>
 8002a76:	4603      	mov	r3, r0
 8002a78:	461a      	mov	r2, r3
 8002a7a:	79fb      	ldrb	r3, [r7, #7]
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	bf14      	ite	ne
 8002a82:	2301      	movne	r3, #1
 8002a84:	2300      	moveq	r3, #0
 8002a86:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x24, 0x01);
 8002a88:	2101      	movs	r1, #1
 8002a8a:	2024      	movs	r0, #36	@ 0x24
 8002a8c:	f7ff fb74 	bl	8002178 <i2c_write_addr8_data8>
 8002a90:	4603      	mov	r3, r0
 8002a92:	461a      	mov	r2, r3
 8002a94:	79fb      	ldrb	r3, [r7, #7]
 8002a96:	4013      	ands	r3, r2
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	bf14      	ite	ne
 8002a9c:	2301      	movne	r3, #1
 8002a9e:	2300      	moveq	r3, #0
 8002aa0:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x25, 0xFF);
 8002aa2:	21ff      	movs	r1, #255	@ 0xff
 8002aa4:	2025      	movs	r0, #37	@ 0x25
 8002aa6:	f7ff fb67 	bl	8002178 <i2c_write_addr8_data8>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	461a      	mov	r2, r3
 8002aae:	79fb      	ldrb	r3, [r7, #7]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	bf14      	ite	ne
 8002ab6:	2301      	movne	r3, #1
 8002ab8:	2300      	moveq	r3, #0
 8002aba:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x75, 0x00);
 8002abc:	2100      	movs	r1, #0
 8002abe:	2075      	movs	r0, #117	@ 0x75
 8002ac0:	f7ff fb5a 	bl	8002178 <i2c_write_addr8_data8>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	79fb      	ldrb	r3, [r7, #7]
 8002aca:	4013      	ands	r3, r2
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	bf14      	ite	ne
 8002ad0:	2301      	movne	r3, #1
 8002ad2:	2300      	moveq	r3, #0
 8002ad4:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x01);
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	20ff      	movs	r0, #255	@ 0xff
 8002ada:	f7ff fb4d 	bl	8002178 <i2c_write_addr8_data8>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	79fb      	ldrb	r3, [r7, #7]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	bf14      	ite	ne
 8002aea:	2301      	movne	r3, #1
 8002aec:	2300      	moveq	r3, #0
 8002aee:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x4E, 0x2C);
 8002af0:	212c      	movs	r1, #44	@ 0x2c
 8002af2:	204e      	movs	r0, #78	@ 0x4e
 8002af4:	f7ff fb40 	bl	8002178 <i2c_write_addr8_data8>
 8002af8:	4603      	mov	r3, r0
 8002afa:	461a      	mov	r2, r3
 8002afc:	79fb      	ldrb	r3, [r7, #7]
 8002afe:	4013      	ands	r3, r2
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	bf14      	ite	ne
 8002b04:	2301      	movne	r3, #1
 8002b06:	2300      	moveq	r3, #0
 8002b08:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x48, 0x00);
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	2048      	movs	r0, #72	@ 0x48
 8002b0e:	f7ff fb33 	bl	8002178 <i2c_write_addr8_data8>
 8002b12:	4603      	mov	r3, r0
 8002b14:	461a      	mov	r2, r3
 8002b16:	79fb      	ldrb	r3, [r7, #7]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	bf14      	ite	ne
 8002b1e:	2301      	movne	r3, #1
 8002b20:	2300      	moveq	r3, #0
 8002b22:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x30, 0x20);
 8002b24:	2120      	movs	r1, #32
 8002b26:	2030      	movs	r0, #48	@ 0x30
 8002b28:	f7ff fb26 	bl	8002178 <i2c_write_addr8_data8>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	461a      	mov	r2, r3
 8002b30:	79fb      	ldrb	r3, [r7, #7]
 8002b32:	4013      	ands	r3, r2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	bf14      	ite	ne
 8002b38:	2301      	movne	r3, #1
 8002b3a:	2300      	moveq	r3, #0
 8002b3c:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 8002b3e:	2100      	movs	r1, #0
 8002b40:	20ff      	movs	r0, #255	@ 0xff
 8002b42:	f7ff fb19 	bl	8002178 <i2c_write_addr8_data8>
 8002b46:	4603      	mov	r3, r0
 8002b48:	461a      	mov	r2, r3
 8002b4a:	79fb      	ldrb	r3, [r7, #7]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	bf14      	ite	ne
 8002b52:	2301      	movne	r3, #1
 8002b54:	2300      	moveq	r3, #0
 8002b56:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x30, 0x09);
 8002b58:	2109      	movs	r1, #9
 8002b5a:	2030      	movs	r0, #48	@ 0x30
 8002b5c:	f7ff fb0c 	bl	8002178 <i2c_write_addr8_data8>
 8002b60:	4603      	mov	r3, r0
 8002b62:	461a      	mov	r2, r3
 8002b64:	79fb      	ldrb	r3, [r7, #7]
 8002b66:	4013      	ands	r3, r2
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	bf14      	ite	ne
 8002b6c:	2301      	movne	r3, #1
 8002b6e:	2300      	moveq	r3, #0
 8002b70:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x54, 0x00);
 8002b72:	2100      	movs	r1, #0
 8002b74:	2054      	movs	r0, #84	@ 0x54
 8002b76:	f7ff faff 	bl	8002178 <i2c_write_addr8_data8>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	79fb      	ldrb	r3, [r7, #7]
 8002b80:	4013      	ands	r3, r2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	bf14      	ite	ne
 8002b86:	2301      	movne	r3, #1
 8002b88:	2300      	moveq	r3, #0
 8002b8a:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x31, 0x04);
 8002b8c:	2104      	movs	r1, #4
 8002b8e:	2031      	movs	r0, #49	@ 0x31
 8002b90:	f7ff faf2 	bl	8002178 <i2c_write_addr8_data8>
 8002b94:	4603      	mov	r3, r0
 8002b96:	461a      	mov	r2, r3
 8002b98:	79fb      	ldrb	r3, [r7, #7]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	bf14      	ite	ne
 8002ba0:	2301      	movne	r3, #1
 8002ba2:	2300      	moveq	r3, #0
 8002ba4:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x32, 0x03);
 8002ba6:	2103      	movs	r1, #3
 8002ba8:	2032      	movs	r0, #50	@ 0x32
 8002baa:	f7ff fae5 	bl	8002178 <i2c_write_addr8_data8>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	79fb      	ldrb	r3, [r7, #7]
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	bf14      	ite	ne
 8002bba:	2301      	movne	r3, #1
 8002bbc:	2300      	moveq	r3, #0
 8002bbe:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x40, 0x83);
 8002bc0:	2183      	movs	r1, #131	@ 0x83
 8002bc2:	2040      	movs	r0, #64	@ 0x40
 8002bc4:	f7ff fad8 	bl	8002178 <i2c_write_addr8_data8>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	461a      	mov	r2, r3
 8002bcc:	79fb      	ldrb	r3, [r7, #7]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	bf14      	ite	ne
 8002bd4:	2301      	movne	r3, #1
 8002bd6:	2300      	moveq	r3, #0
 8002bd8:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x46, 0x25);
 8002bda:	2125      	movs	r1, #37	@ 0x25
 8002bdc:	2046      	movs	r0, #70	@ 0x46
 8002bde:	f7ff facb 	bl	8002178 <i2c_write_addr8_data8>
 8002be2:	4603      	mov	r3, r0
 8002be4:	461a      	mov	r2, r3
 8002be6:	79fb      	ldrb	r3, [r7, #7]
 8002be8:	4013      	ands	r3, r2
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	bf14      	ite	ne
 8002bee:	2301      	movne	r3, #1
 8002bf0:	2300      	moveq	r3, #0
 8002bf2:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x60, 0x00);
 8002bf4:	2100      	movs	r1, #0
 8002bf6:	2060      	movs	r0, #96	@ 0x60
 8002bf8:	f7ff fabe 	bl	8002178 <i2c_write_addr8_data8>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	461a      	mov	r2, r3
 8002c00:	79fb      	ldrb	r3, [r7, #7]
 8002c02:	4013      	ands	r3, r2
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	bf14      	ite	ne
 8002c08:	2301      	movne	r3, #1
 8002c0a:	2300      	moveq	r3, #0
 8002c0c:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x27, 0x00);
 8002c0e:	2100      	movs	r1, #0
 8002c10:	2027      	movs	r0, #39	@ 0x27
 8002c12:	f7ff fab1 	bl	8002178 <i2c_write_addr8_data8>
 8002c16:	4603      	mov	r3, r0
 8002c18:	461a      	mov	r2, r3
 8002c1a:	79fb      	ldrb	r3, [r7, #7]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	bf14      	ite	ne
 8002c22:	2301      	movne	r3, #1
 8002c24:	2300      	moveq	r3, #0
 8002c26:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x50, 0x06);
 8002c28:	2106      	movs	r1, #6
 8002c2a:	2050      	movs	r0, #80	@ 0x50
 8002c2c:	f7ff faa4 	bl	8002178 <i2c_write_addr8_data8>
 8002c30:	4603      	mov	r3, r0
 8002c32:	461a      	mov	r2, r3
 8002c34:	79fb      	ldrb	r3, [r7, #7]
 8002c36:	4013      	ands	r3, r2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	bf14      	ite	ne
 8002c3c:	2301      	movne	r3, #1
 8002c3e:	2300      	moveq	r3, #0
 8002c40:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x51, 0x00);
 8002c42:	2100      	movs	r1, #0
 8002c44:	2051      	movs	r0, #81	@ 0x51
 8002c46:	f7ff fa97 	bl	8002178 <i2c_write_addr8_data8>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	79fb      	ldrb	r3, [r7, #7]
 8002c50:	4013      	ands	r3, r2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	bf14      	ite	ne
 8002c56:	2301      	movne	r3, #1
 8002c58:	2300      	moveq	r3, #0
 8002c5a:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x52, 0x96);
 8002c5c:	2196      	movs	r1, #150	@ 0x96
 8002c5e:	2052      	movs	r0, #82	@ 0x52
 8002c60:	f7ff fa8a 	bl	8002178 <i2c_write_addr8_data8>
 8002c64:	4603      	mov	r3, r0
 8002c66:	461a      	mov	r2, r3
 8002c68:	79fb      	ldrb	r3, [r7, #7]
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	bf14      	ite	ne
 8002c70:	2301      	movne	r3, #1
 8002c72:	2300      	moveq	r3, #0
 8002c74:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x56, 0x08);
 8002c76:	2108      	movs	r1, #8
 8002c78:	2056      	movs	r0, #86	@ 0x56
 8002c7a:	f7ff fa7d 	bl	8002178 <i2c_write_addr8_data8>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	461a      	mov	r2, r3
 8002c82:	79fb      	ldrb	r3, [r7, #7]
 8002c84:	4013      	ands	r3, r2
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	bf14      	ite	ne
 8002c8a:	2301      	movne	r3, #1
 8002c8c:	2300      	moveq	r3, #0
 8002c8e:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x57, 0x30);
 8002c90:	2130      	movs	r1, #48	@ 0x30
 8002c92:	2057      	movs	r0, #87	@ 0x57
 8002c94:	f7ff fa70 	bl	8002178 <i2c_write_addr8_data8>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	79fb      	ldrb	r3, [r7, #7]
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	bf14      	ite	ne
 8002ca4:	2301      	movne	r3, #1
 8002ca6:	2300      	moveq	r3, #0
 8002ca8:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x61, 0x00);
 8002caa:	2100      	movs	r1, #0
 8002cac:	2061      	movs	r0, #97	@ 0x61
 8002cae:	f7ff fa63 	bl	8002178 <i2c_write_addr8_data8>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	79fb      	ldrb	r3, [r7, #7]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	bf14      	ite	ne
 8002cbe:	2301      	movne	r3, #1
 8002cc0:	2300      	moveq	r3, #0
 8002cc2:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x62, 0x00);
 8002cc4:	2100      	movs	r1, #0
 8002cc6:	2062      	movs	r0, #98	@ 0x62
 8002cc8:	f7ff fa56 	bl	8002178 <i2c_write_addr8_data8>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	461a      	mov	r2, r3
 8002cd0:	79fb      	ldrb	r3, [r7, #7]
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	bf14      	ite	ne
 8002cd8:	2301      	movne	r3, #1
 8002cda:	2300      	moveq	r3, #0
 8002cdc:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x64, 0x00);
 8002cde:	2100      	movs	r1, #0
 8002ce0:	2064      	movs	r0, #100	@ 0x64
 8002ce2:	f7ff fa49 	bl	8002178 <i2c_write_addr8_data8>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	461a      	mov	r2, r3
 8002cea:	79fb      	ldrb	r3, [r7, #7]
 8002cec:	4013      	ands	r3, r2
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	bf14      	ite	ne
 8002cf2:	2301      	movne	r3, #1
 8002cf4:	2300      	moveq	r3, #0
 8002cf6:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x65, 0x00);
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	2065      	movs	r0, #101	@ 0x65
 8002cfc:	f7ff fa3c 	bl	8002178 <i2c_write_addr8_data8>
 8002d00:	4603      	mov	r3, r0
 8002d02:	461a      	mov	r2, r3
 8002d04:	79fb      	ldrb	r3, [r7, #7]
 8002d06:	4013      	ands	r3, r2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	bf14      	ite	ne
 8002d0c:	2301      	movne	r3, #1
 8002d0e:	2300      	moveq	r3, #0
 8002d10:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x66, 0xA0);
 8002d12:	21a0      	movs	r1, #160	@ 0xa0
 8002d14:	2066      	movs	r0, #102	@ 0x66
 8002d16:	f7ff fa2f 	bl	8002178 <i2c_write_addr8_data8>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	79fb      	ldrb	r3, [r7, #7]
 8002d20:	4013      	ands	r3, r2
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	bf14      	ite	ne
 8002d26:	2301      	movne	r3, #1
 8002d28:	2300      	moveq	r3, #0
 8002d2a:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x01);
 8002d2c:	2101      	movs	r1, #1
 8002d2e:	20ff      	movs	r0, #255	@ 0xff
 8002d30:	f7ff fa22 	bl	8002178 <i2c_write_addr8_data8>
 8002d34:	4603      	mov	r3, r0
 8002d36:	461a      	mov	r2, r3
 8002d38:	79fb      	ldrb	r3, [r7, #7]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	bf14      	ite	ne
 8002d40:	2301      	movne	r3, #1
 8002d42:	2300      	moveq	r3, #0
 8002d44:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x22, 0x32);
 8002d46:	2132      	movs	r1, #50	@ 0x32
 8002d48:	2022      	movs	r0, #34	@ 0x22
 8002d4a:	f7ff fa15 	bl	8002178 <i2c_write_addr8_data8>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	461a      	mov	r2, r3
 8002d52:	79fb      	ldrb	r3, [r7, #7]
 8002d54:	4013      	ands	r3, r2
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	bf14      	ite	ne
 8002d5a:	2301      	movne	r3, #1
 8002d5c:	2300      	moveq	r3, #0
 8002d5e:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x47, 0x14);
 8002d60:	2114      	movs	r1, #20
 8002d62:	2047      	movs	r0, #71	@ 0x47
 8002d64:	f7ff fa08 	bl	8002178 <i2c_write_addr8_data8>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	79fb      	ldrb	r3, [r7, #7]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	bf14      	ite	ne
 8002d74:	2301      	movne	r3, #1
 8002d76:	2300      	moveq	r3, #0
 8002d78:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x49, 0xFF);
 8002d7a:	21ff      	movs	r1, #255	@ 0xff
 8002d7c:	2049      	movs	r0, #73	@ 0x49
 8002d7e:	f7ff f9fb 	bl	8002178 <i2c_write_addr8_data8>
 8002d82:	4603      	mov	r3, r0
 8002d84:	461a      	mov	r2, r3
 8002d86:	79fb      	ldrb	r3, [r7, #7]
 8002d88:	4013      	ands	r3, r2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	bf14      	ite	ne
 8002d8e:	2301      	movne	r3, #1
 8002d90:	2300      	moveq	r3, #0
 8002d92:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x4A, 0x00);
 8002d94:	2100      	movs	r1, #0
 8002d96:	204a      	movs	r0, #74	@ 0x4a
 8002d98:	f7ff f9ee 	bl	8002178 <i2c_write_addr8_data8>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	461a      	mov	r2, r3
 8002da0:	79fb      	ldrb	r3, [r7, #7]
 8002da2:	4013      	ands	r3, r2
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	bf14      	ite	ne
 8002da8:	2301      	movne	r3, #1
 8002daa:	2300      	moveq	r3, #0
 8002dac:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 8002dae:	2100      	movs	r1, #0
 8002db0:	20ff      	movs	r0, #255	@ 0xff
 8002db2:	f7ff f9e1 	bl	8002178 <i2c_write_addr8_data8>
 8002db6:	4603      	mov	r3, r0
 8002db8:	461a      	mov	r2, r3
 8002dba:	79fb      	ldrb	r3, [r7, #7]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	bf14      	ite	ne
 8002dc2:	2301      	movne	r3, #1
 8002dc4:	2300      	moveq	r3, #0
 8002dc6:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x7A, 0x0A);
 8002dc8:	210a      	movs	r1, #10
 8002dca:	207a      	movs	r0, #122	@ 0x7a
 8002dcc:	f7ff f9d4 	bl	8002178 <i2c_write_addr8_data8>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	79fb      	ldrb	r3, [r7, #7]
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	bf14      	ite	ne
 8002ddc:	2301      	movne	r3, #1
 8002dde:	2300      	moveq	r3, #0
 8002de0:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x7B, 0x00);
 8002de2:	2100      	movs	r1, #0
 8002de4:	207b      	movs	r0, #123	@ 0x7b
 8002de6:	f7ff f9c7 	bl	8002178 <i2c_write_addr8_data8>
 8002dea:	4603      	mov	r3, r0
 8002dec:	461a      	mov	r2, r3
 8002dee:	79fb      	ldrb	r3, [r7, #7]
 8002df0:	4013      	ands	r3, r2
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	bf14      	ite	ne
 8002df6:	2301      	movne	r3, #1
 8002df8:	2300      	moveq	r3, #0
 8002dfa:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x78, 0x21);
 8002dfc:	2121      	movs	r1, #33	@ 0x21
 8002dfe:	2078      	movs	r0, #120	@ 0x78
 8002e00:	f7ff f9ba 	bl	8002178 <i2c_write_addr8_data8>
 8002e04:	4603      	mov	r3, r0
 8002e06:	461a      	mov	r2, r3
 8002e08:	79fb      	ldrb	r3, [r7, #7]
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	bf14      	ite	ne
 8002e10:	2301      	movne	r3, #1
 8002e12:	2300      	moveq	r3, #0
 8002e14:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x01);
 8002e16:	2101      	movs	r1, #1
 8002e18:	20ff      	movs	r0, #255	@ 0xff
 8002e1a:	f7ff f9ad 	bl	8002178 <i2c_write_addr8_data8>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	461a      	mov	r2, r3
 8002e22:	79fb      	ldrb	r3, [r7, #7]
 8002e24:	4013      	ands	r3, r2
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	bf14      	ite	ne
 8002e2a:	2301      	movne	r3, #1
 8002e2c:	2300      	moveq	r3, #0
 8002e2e:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x23, 0x34);
 8002e30:	2134      	movs	r1, #52	@ 0x34
 8002e32:	2023      	movs	r0, #35	@ 0x23
 8002e34:	f7ff f9a0 	bl	8002178 <i2c_write_addr8_data8>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	79fb      	ldrb	r3, [r7, #7]
 8002e3e:	4013      	ands	r3, r2
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	bf14      	ite	ne
 8002e44:	2301      	movne	r3, #1
 8002e46:	2300      	moveq	r3, #0
 8002e48:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x42, 0x00);
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	2042      	movs	r0, #66	@ 0x42
 8002e4e:	f7ff f993 	bl	8002178 <i2c_write_addr8_data8>
 8002e52:	4603      	mov	r3, r0
 8002e54:	461a      	mov	r2, r3
 8002e56:	79fb      	ldrb	r3, [r7, #7]
 8002e58:	4013      	ands	r3, r2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	bf14      	ite	ne
 8002e5e:	2301      	movne	r3, #1
 8002e60:	2300      	moveq	r3, #0
 8002e62:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x44, 0xFF);
 8002e64:	21ff      	movs	r1, #255	@ 0xff
 8002e66:	2044      	movs	r0, #68	@ 0x44
 8002e68:	f7ff f986 	bl	8002178 <i2c_write_addr8_data8>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	461a      	mov	r2, r3
 8002e70:	79fb      	ldrb	r3, [r7, #7]
 8002e72:	4013      	ands	r3, r2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	bf14      	ite	ne
 8002e78:	2301      	movne	r3, #1
 8002e7a:	2300      	moveq	r3, #0
 8002e7c:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x45, 0x26);
 8002e7e:	2126      	movs	r1, #38	@ 0x26
 8002e80:	2045      	movs	r0, #69	@ 0x45
 8002e82:	f7ff f979 	bl	8002178 <i2c_write_addr8_data8>
 8002e86:	4603      	mov	r3, r0
 8002e88:	461a      	mov	r2, r3
 8002e8a:	79fb      	ldrb	r3, [r7, #7]
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	bf14      	ite	ne
 8002e92:	2301      	movne	r3, #1
 8002e94:	2300      	moveq	r3, #0
 8002e96:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x46, 0x05);
 8002e98:	2105      	movs	r1, #5
 8002e9a:	2046      	movs	r0, #70	@ 0x46
 8002e9c:	f7ff f96c 	bl	8002178 <i2c_write_addr8_data8>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	79fb      	ldrb	r3, [r7, #7]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	bf14      	ite	ne
 8002eac:	2301      	movne	r3, #1
 8002eae:	2300      	moveq	r3, #0
 8002eb0:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x40, 0x40);
 8002eb2:	2140      	movs	r1, #64	@ 0x40
 8002eb4:	2040      	movs	r0, #64	@ 0x40
 8002eb6:	f7ff f95f 	bl	8002178 <i2c_write_addr8_data8>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	79fb      	ldrb	r3, [r7, #7]
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	bf14      	ite	ne
 8002ec6:	2301      	movne	r3, #1
 8002ec8:	2300      	moveq	r3, #0
 8002eca:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x0E, 0x06);
 8002ecc:	2106      	movs	r1, #6
 8002ece:	200e      	movs	r0, #14
 8002ed0:	f7ff f952 	bl	8002178 <i2c_write_addr8_data8>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	79fb      	ldrb	r3, [r7, #7]
 8002eda:	4013      	ands	r3, r2
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	bf14      	ite	ne
 8002ee0:	2301      	movne	r3, #1
 8002ee2:	2300      	moveq	r3, #0
 8002ee4:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x20, 0x1A);
 8002ee6:	211a      	movs	r1, #26
 8002ee8:	2020      	movs	r0, #32
 8002eea:	f7ff f945 	bl	8002178 <i2c_write_addr8_data8>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	79fb      	ldrb	r3, [r7, #7]
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	bf14      	ite	ne
 8002efa:	2301      	movne	r3, #1
 8002efc:	2300      	moveq	r3, #0
 8002efe:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x43, 0x40);
 8002f00:	2140      	movs	r1, #64	@ 0x40
 8002f02:	2043      	movs	r0, #67	@ 0x43
 8002f04:	f7ff f938 	bl	8002178 <i2c_write_addr8_data8>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	79fb      	ldrb	r3, [r7, #7]
 8002f0e:	4013      	ands	r3, r2
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	bf14      	ite	ne
 8002f14:	2301      	movne	r3, #1
 8002f16:	2300      	moveq	r3, #0
 8002f18:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 8002f1a:	2100      	movs	r1, #0
 8002f1c:	20ff      	movs	r0, #255	@ 0xff
 8002f1e:	f7ff f92b 	bl	8002178 <i2c_write_addr8_data8>
 8002f22:	4603      	mov	r3, r0
 8002f24:	461a      	mov	r2, r3
 8002f26:	79fb      	ldrb	r3, [r7, #7]
 8002f28:	4013      	ands	r3, r2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	bf14      	ite	ne
 8002f2e:	2301      	movne	r3, #1
 8002f30:	2300      	moveq	r3, #0
 8002f32:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x34, 0x03);
 8002f34:	2103      	movs	r1, #3
 8002f36:	2034      	movs	r0, #52	@ 0x34
 8002f38:	f7ff f91e 	bl	8002178 <i2c_write_addr8_data8>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	461a      	mov	r2, r3
 8002f40:	79fb      	ldrb	r3, [r7, #7]
 8002f42:	4013      	ands	r3, r2
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	bf14      	ite	ne
 8002f48:	2301      	movne	r3, #1
 8002f4a:	2300      	moveq	r3, #0
 8002f4c:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x35, 0x44);
 8002f4e:	2144      	movs	r1, #68	@ 0x44
 8002f50:	2035      	movs	r0, #53	@ 0x35
 8002f52:	f7ff f911 	bl	8002178 <i2c_write_addr8_data8>
 8002f56:	4603      	mov	r3, r0
 8002f58:	461a      	mov	r2, r3
 8002f5a:	79fb      	ldrb	r3, [r7, #7]
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	bf14      	ite	ne
 8002f62:	2301      	movne	r3, #1
 8002f64:	2300      	moveq	r3, #0
 8002f66:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x01);
 8002f68:	2101      	movs	r1, #1
 8002f6a:	20ff      	movs	r0, #255	@ 0xff
 8002f6c:	f7ff f904 	bl	8002178 <i2c_write_addr8_data8>
 8002f70:	4603      	mov	r3, r0
 8002f72:	461a      	mov	r2, r3
 8002f74:	79fb      	ldrb	r3, [r7, #7]
 8002f76:	4013      	ands	r3, r2
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	bf14      	ite	ne
 8002f7c:	2301      	movne	r3, #1
 8002f7e:	2300      	moveq	r3, #0
 8002f80:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x31, 0x04);
 8002f82:	2104      	movs	r1, #4
 8002f84:	2031      	movs	r0, #49	@ 0x31
 8002f86:	f7ff f8f7 	bl	8002178 <i2c_write_addr8_data8>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	79fb      	ldrb	r3, [r7, #7]
 8002f90:	4013      	ands	r3, r2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	bf14      	ite	ne
 8002f96:	2301      	movne	r3, #1
 8002f98:	2300      	moveq	r3, #0
 8002f9a:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x4B, 0x09);
 8002f9c:	2109      	movs	r1, #9
 8002f9e:	204b      	movs	r0, #75	@ 0x4b
 8002fa0:	f7ff f8ea 	bl	8002178 <i2c_write_addr8_data8>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	79fb      	ldrb	r3, [r7, #7]
 8002faa:	4013      	ands	r3, r2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	bf14      	ite	ne
 8002fb0:	2301      	movne	r3, #1
 8002fb2:	2300      	moveq	r3, #0
 8002fb4:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x4C, 0x05);
 8002fb6:	2105      	movs	r1, #5
 8002fb8:	204c      	movs	r0, #76	@ 0x4c
 8002fba:	f7ff f8dd 	bl	8002178 <i2c_write_addr8_data8>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	461a      	mov	r2, r3
 8002fc2:	79fb      	ldrb	r3, [r7, #7]
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	bf14      	ite	ne
 8002fca:	2301      	movne	r3, #1
 8002fcc:	2300      	moveq	r3, #0
 8002fce:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x4D, 0x04);
 8002fd0:	2104      	movs	r1, #4
 8002fd2:	204d      	movs	r0, #77	@ 0x4d
 8002fd4:	f7ff f8d0 	bl	8002178 <i2c_write_addr8_data8>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	461a      	mov	r2, r3
 8002fdc:	79fb      	ldrb	r3, [r7, #7]
 8002fde:	4013      	ands	r3, r2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	bf14      	ite	ne
 8002fe4:	2301      	movne	r3, #1
 8002fe6:	2300      	moveq	r3, #0
 8002fe8:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 8002fea:	2100      	movs	r1, #0
 8002fec:	20ff      	movs	r0, #255	@ 0xff
 8002fee:	f7ff f8c3 	bl	8002178 <i2c_write_addr8_data8>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	79fb      	ldrb	r3, [r7, #7]
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	bf14      	ite	ne
 8002ffe:	2301      	movne	r3, #1
 8003000:	2300      	moveq	r3, #0
 8003002:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x44, 0x00);
 8003004:	2100      	movs	r1, #0
 8003006:	2044      	movs	r0, #68	@ 0x44
 8003008:	f7ff f8b6 	bl	8002178 <i2c_write_addr8_data8>
 800300c:	4603      	mov	r3, r0
 800300e:	461a      	mov	r2, r3
 8003010:	79fb      	ldrb	r3, [r7, #7]
 8003012:	4013      	ands	r3, r2
 8003014:	2b00      	cmp	r3, #0
 8003016:	bf14      	ite	ne
 8003018:	2301      	movne	r3, #1
 800301a:	2300      	moveq	r3, #0
 800301c:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x45, 0x20);
 800301e:	2120      	movs	r1, #32
 8003020:	2045      	movs	r0, #69	@ 0x45
 8003022:	f7ff f8a9 	bl	8002178 <i2c_write_addr8_data8>
 8003026:	4603      	mov	r3, r0
 8003028:	461a      	mov	r2, r3
 800302a:	79fb      	ldrb	r3, [r7, #7]
 800302c:	4013      	ands	r3, r2
 800302e:	2b00      	cmp	r3, #0
 8003030:	bf14      	ite	ne
 8003032:	2301      	movne	r3, #1
 8003034:	2300      	moveq	r3, #0
 8003036:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x47, 0x08);
 8003038:	2108      	movs	r1, #8
 800303a:	2047      	movs	r0, #71	@ 0x47
 800303c:	f7ff f89c 	bl	8002178 <i2c_write_addr8_data8>
 8003040:	4603      	mov	r3, r0
 8003042:	461a      	mov	r2, r3
 8003044:	79fb      	ldrb	r3, [r7, #7]
 8003046:	4013      	ands	r3, r2
 8003048:	2b00      	cmp	r3, #0
 800304a:	bf14      	ite	ne
 800304c:	2301      	movne	r3, #1
 800304e:	2300      	moveq	r3, #0
 8003050:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x48, 0x28);
 8003052:	2128      	movs	r1, #40	@ 0x28
 8003054:	2048      	movs	r0, #72	@ 0x48
 8003056:	f7ff f88f 	bl	8002178 <i2c_write_addr8_data8>
 800305a:	4603      	mov	r3, r0
 800305c:	461a      	mov	r2, r3
 800305e:	79fb      	ldrb	r3, [r7, #7]
 8003060:	4013      	ands	r3, r2
 8003062:	2b00      	cmp	r3, #0
 8003064:	bf14      	ite	ne
 8003066:	2301      	movne	r3, #1
 8003068:	2300      	moveq	r3, #0
 800306a:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x67, 0x00);
 800306c:	2100      	movs	r1, #0
 800306e:	2067      	movs	r0, #103	@ 0x67
 8003070:	f7ff f882 	bl	8002178 <i2c_write_addr8_data8>
 8003074:	4603      	mov	r3, r0
 8003076:	461a      	mov	r2, r3
 8003078:	79fb      	ldrb	r3, [r7, #7]
 800307a:	4013      	ands	r3, r2
 800307c:	2b00      	cmp	r3, #0
 800307e:	bf14      	ite	ne
 8003080:	2301      	movne	r3, #1
 8003082:	2300      	moveq	r3, #0
 8003084:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x70, 0x04);
 8003086:	2104      	movs	r1, #4
 8003088:	2070      	movs	r0, #112	@ 0x70
 800308a:	f7ff f875 	bl	8002178 <i2c_write_addr8_data8>
 800308e:	4603      	mov	r3, r0
 8003090:	461a      	mov	r2, r3
 8003092:	79fb      	ldrb	r3, [r7, #7]
 8003094:	4013      	ands	r3, r2
 8003096:	2b00      	cmp	r3, #0
 8003098:	bf14      	ite	ne
 800309a:	2301      	movne	r3, #1
 800309c:	2300      	moveq	r3, #0
 800309e:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x71, 0x01);
 80030a0:	2101      	movs	r1, #1
 80030a2:	2071      	movs	r0, #113	@ 0x71
 80030a4:	f7ff f868 	bl	8002178 <i2c_write_addr8_data8>
 80030a8:	4603      	mov	r3, r0
 80030aa:	461a      	mov	r2, r3
 80030ac:	79fb      	ldrb	r3, [r7, #7]
 80030ae:	4013      	ands	r3, r2
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	bf14      	ite	ne
 80030b4:	2301      	movne	r3, #1
 80030b6:	2300      	moveq	r3, #0
 80030b8:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x72, 0xFE);
 80030ba:	21fe      	movs	r1, #254	@ 0xfe
 80030bc:	2072      	movs	r0, #114	@ 0x72
 80030be:	f7ff f85b 	bl	8002178 <i2c_write_addr8_data8>
 80030c2:	4603      	mov	r3, r0
 80030c4:	461a      	mov	r2, r3
 80030c6:	79fb      	ldrb	r3, [r7, #7]
 80030c8:	4013      	ands	r3, r2
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	bf14      	ite	ne
 80030ce:	2301      	movne	r3, #1
 80030d0:	2300      	moveq	r3, #0
 80030d2:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x76, 0x00);
 80030d4:	2100      	movs	r1, #0
 80030d6:	2076      	movs	r0, #118	@ 0x76
 80030d8:	f7ff f84e 	bl	8002178 <i2c_write_addr8_data8>
 80030dc:	4603      	mov	r3, r0
 80030de:	461a      	mov	r2, r3
 80030e0:	79fb      	ldrb	r3, [r7, #7]
 80030e2:	4013      	ands	r3, r2
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	bf14      	ite	ne
 80030e8:	2301      	movne	r3, #1
 80030ea:	2300      	moveq	r3, #0
 80030ec:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x77, 0x00);
 80030ee:	2100      	movs	r1, #0
 80030f0:	2077      	movs	r0, #119	@ 0x77
 80030f2:	f7ff f841 	bl	8002178 <i2c_write_addr8_data8>
 80030f6:	4603      	mov	r3, r0
 80030f8:	461a      	mov	r2, r3
 80030fa:	79fb      	ldrb	r3, [r7, #7]
 80030fc:	4013      	ands	r3, r2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	bf14      	ite	ne
 8003102:	2301      	movne	r3, #1
 8003104:	2300      	moveq	r3, #0
 8003106:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x01);
 8003108:	2101      	movs	r1, #1
 800310a:	20ff      	movs	r0, #255	@ 0xff
 800310c:	f7ff f834 	bl	8002178 <i2c_write_addr8_data8>
 8003110:	4603      	mov	r3, r0
 8003112:	461a      	mov	r2, r3
 8003114:	79fb      	ldrb	r3, [r7, #7]
 8003116:	4013      	ands	r3, r2
 8003118:	2b00      	cmp	r3, #0
 800311a:	bf14      	ite	ne
 800311c:	2301      	movne	r3, #1
 800311e:	2300      	moveq	r3, #0
 8003120:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x0D, 0x01);
 8003122:	2101      	movs	r1, #1
 8003124:	200d      	movs	r0, #13
 8003126:	f7ff f827 	bl	8002178 <i2c_write_addr8_data8>
 800312a:	4603      	mov	r3, r0
 800312c:	461a      	mov	r2, r3
 800312e:	79fb      	ldrb	r3, [r7, #7]
 8003130:	4013      	ands	r3, r2
 8003132:	2b00      	cmp	r3, #0
 8003134:	bf14      	ite	ne
 8003136:	2301      	movne	r3, #1
 8003138:	2300      	moveq	r3, #0
 800313a:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 800313c:	2100      	movs	r1, #0
 800313e:	20ff      	movs	r0, #255	@ 0xff
 8003140:	f7ff f81a 	bl	8002178 <i2c_write_addr8_data8>
 8003144:	4603      	mov	r3, r0
 8003146:	461a      	mov	r2, r3
 8003148:	79fb      	ldrb	r3, [r7, #7]
 800314a:	4013      	ands	r3, r2
 800314c:	2b00      	cmp	r3, #0
 800314e:	bf14      	ite	ne
 8003150:	2301      	movne	r3, #1
 8003152:	2300      	moveq	r3, #0
 8003154:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x80, 0x01);
 8003156:	2101      	movs	r1, #1
 8003158:	2080      	movs	r0, #128	@ 0x80
 800315a:	f7ff f80d 	bl	8002178 <i2c_write_addr8_data8>
 800315e:	4603      	mov	r3, r0
 8003160:	461a      	mov	r2, r3
 8003162:	79fb      	ldrb	r3, [r7, #7]
 8003164:	4013      	ands	r3, r2
 8003166:	2b00      	cmp	r3, #0
 8003168:	bf14      	ite	ne
 800316a:	2301      	movne	r3, #1
 800316c:	2300      	moveq	r3, #0
 800316e:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x01, 0xF8);
 8003170:	21f8      	movs	r1, #248	@ 0xf8
 8003172:	2001      	movs	r0, #1
 8003174:	f7ff f800 	bl	8002178 <i2c_write_addr8_data8>
 8003178:	4603      	mov	r3, r0
 800317a:	461a      	mov	r2, r3
 800317c:	79fb      	ldrb	r3, [r7, #7]
 800317e:	4013      	ands	r3, r2
 8003180:	2b00      	cmp	r3, #0
 8003182:	bf14      	ite	ne
 8003184:	2301      	movne	r3, #1
 8003186:	2300      	moveq	r3, #0
 8003188:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x01);
 800318a:	2101      	movs	r1, #1
 800318c:	20ff      	movs	r0, #255	@ 0xff
 800318e:	f7fe fff3 	bl	8002178 <i2c_write_addr8_data8>
 8003192:	4603      	mov	r3, r0
 8003194:	461a      	mov	r2, r3
 8003196:	79fb      	ldrb	r3, [r7, #7]
 8003198:	4013      	ands	r3, r2
 800319a:	2b00      	cmp	r3, #0
 800319c:	bf14      	ite	ne
 800319e:	2301      	movne	r3, #1
 80031a0:	2300      	moveq	r3, #0
 80031a2:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x8E, 0x01);
 80031a4:	2101      	movs	r1, #1
 80031a6:	208e      	movs	r0, #142	@ 0x8e
 80031a8:	f7fe ffe6 	bl	8002178 <i2c_write_addr8_data8>
 80031ac:	4603      	mov	r3, r0
 80031ae:	461a      	mov	r2, r3
 80031b0:	79fb      	ldrb	r3, [r7, #7]
 80031b2:	4013      	ands	r3, r2
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	bf14      	ite	ne
 80031b8:	2301      	movne	r3, #1
 80031ba:	2300      	moveq	r3, #0
 80031bc:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x00, 0x01);
 80031be:	2101      	movs	r1, #1
 80031c0:	2000      	movs	r0, #0
 80031c2:	f7fe ffd9 	bl	8002178 <i2c_write_addr8_data8>
 80031c6:	4603      	mov	r3, r0
 80031c8:	461a      	mov	r2, r3
 80031ca:	79fb      	ldrb	r3, [r7, #7]
 80031cc:	4013      	ands	r3, r2
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	bf14      	ite	ne
 80031d2:	2301      	movne	r3, #1
 80031d4:	2300      	moveq	r3, #0
 80031d6:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 80031d8:	2100      	movs	r1, #0
 80031da:	20ff      	movs	r0, #255	@ 0xff
 80031dc:	f7fe ffcc 	bl	8002178 <i2c_write_addr8_data8>
 80031e0:	4603      	mov	r3, r0
 80031e2:	461a      	mov	r2, r3
 80031e4:	79fb      	ldrb	r3, [r7, #7]
 80031e6:	4013      	ands	r3, r2
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	bf14      	ite	ne
 80031ec:	2301      	movne	r3, #1
 80031ee:	2300      	moveq	r3, #0
 80031f0:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x80, 0x00);
 80031f2:	2100      	movs	r1, #0
 80031f4:	2080      	movs	r0, #128	@ 0x80
 80031f6:	f7fe ffbf 	bl	8002178 <i2c_write_addr8_data8>
 80031fa:	4603      	mov	r3, r0
 80031fc:	461a      	mov	r2, r3
 80031fe:	79fb      	ldrb	r3, [r7, #7]
 8003200:	4013      	ands	r3, r2
 8003202:	2b00      	cmp	r3, #0
 8003204:	bf14      	ite	ne
 8003206:	2301      	movne	r3, #1
 8003208:	2300      	moveq	r3, #0
 800320a:	71fb      	strb	r3, [r7, #7]
    return success;
 800320c:	79fb      	ldrb	r3, [r7, #7]
}
 800320e:	4618      	mov	r0, r3
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <configure_interrupt>:

static bool configure_interrupt()
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b082      	sub	sp, #8
 800321a:	af00      	add	r7, sp, #0
    /* Interrupt on new sample ready */
    if (!i2c_write_addr8_data8(REG_SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04)) {
 800321c:	2104      	movs	r1, #4
 800321e:	200a      	movs	r0, #10
 8003220:	f7fe ffaa 	bl	8002178 <i2c_write_addr8_data8>
 8003224:	4603      	mov	r3, r0
 8003226:	f083 0301 	eor.w	r3, r3, #1
 800322a:	b2db      	uxtb	r3, r3
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <configure_interrupt+0x1e>
        return false;
 8003230:	2300      	movs	r3, #0
 8003232:	e02d      	b.n	8003290 <configure_interrupt+0x7a>
    }

    /* Configure active low since the pin is pulled-up on most breakout boards */
    uint8_t gpio_hv_mux_active_high = 0;
 8003234:	2300      	movs	r3, #0
 8003236:	71fb      	strb	r3, [r7, #7]
    if (!i2c_read_addr8_data8(REG_GPIO_HV_MUX_ACTIVE_HIGH, &gpio_hv_mux_active_high)) {
 8003238:	1dfb      	adds	r3, r7, #7
 800323a:	4619      	mov	r1, r3
 800323c:	2084      	movs	r0, #132	@ 0x84
 800323e:	f7fe ff63 	bl	8002108 <i2c_read_addr8_data8>
 8003242:	4603      	mov	r3, r0
 8003244:	f083 0301 	eor.w	r3, r3, #1
 8003248:	b2db      	uxtb	r3, r3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d001      	beq.n	8003252 <configure_interrupt+0x3c>
        return false;
 800324e:	2300      	movs	r3, #0
 8003250:	e01e      	b.n	8003290 <configure_interrupt+0x7a>
    }
    gpio_hv_mux_active_high &= ~0x10;
 8003252:	79fb      	ldrb	r3, [r7, #7]
 8003254:	f023 0310 	bic.w	r3, r3, #16
 8003258:	b2db      	uxtb	r3, r3
 800325a:	71fb      	strb	r3, [r7, #7]
    if (!i2c_write_addr8_data8(REG_GPIO_HV_MUX_ACTIVE_HIGH, gpio_hv_mux_active_high)) {
 800325c:	79fb      	ldrb	r3, [r7, #7]
 800325e:	4619      	mov	r1, r3
 8003260:	2084      	movs	r0, #132	@ 0x84
 8003262:	f7fe ff89 	bl	8002178 <i2c_write_addr8_data8>
 8003266:	4603      	mov	r3, r0
 8003268:	f083 0301 	eor.w	r3, r3, #1
 800326c:	b2db      	uxtb	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d001      	beq.n	8003276 <configure_interrupt+0x60>
        return false;
 8003272:	2300      	movs	r3, #0
 8003274:	e00c      	b.n	8003290 <configure_interrupt+0x7a>
    }

    if (!i2c_write_addr8_data8(REG_SYSTEM_INTERRUPT_CLEAR, 0x01)) {
 8003276:	2101      	movs	r1, #1
 8003278:	200b      	movs	r0, #11
 800327a:	f7fe ff7d 	bl	8002178 <i2c_write_addr8_data8>
 800327e:	4603      	mov	r3, r0
 8003280:	f083 0301 	eor.w	r3, r3, #1
 8003284:	b2db      	uxtb	r3, r3
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <configure_interrupt+0x78>
        return false;
 800328a:	2300      	movs	r3, #0
 800328c:	e000      	b.n	8003290 <configure_interrupt+0x7a>
    }
    return true;
 800328e:	2301      	movs	r3, #1
}
 8003290:	4618      	mov	r0, r3
 8003292:	3708      	adds	r7, #8
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}

08003298 <set_sequence_steps_enabled>:

/**
 * Enable (or disable) specific steps in the sequence
 */
static bool set_sequence_steps_enabled(uint8_t sequence_step)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	4603      	mov	r3, r0
 80032a0:	71fb      	strb	r3, [r7, #7]
    return i2c_write_addr8_data8(REG_SYSTEM_SEQUENCE_CONFIG, sequence_step);
 80032a2:	79fb      	ldrb	r3, [r7, #7]
 80032a4:	4619      	mov	r1, r3
 80032a6:	2001      	movs	r0, #1
 80032a8:	f7fe ff66 	bl	8002178 <i2c_write_addr8_data8>
 80032ac:	4603      	mov	r3, r0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <static_init>:

/**
 * Basic device initialization
 */
static bool static_init()
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	af00      	add	r7, sp, #0
    if (!set_spads_from_nvm()) {
 80032ba:	f7ff faaa 	bl	8002812 <set_spads_from_nvm>
 80032be:	4603      	mov	r3, r0
 80032c0:	f083 0301 	eor.w	r3, r3, #1
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <static_init+0x18>
        return false;
 80032ca:	2300      	movs	r3, #0
 80032cc:	e01f      	b.n	800330e <static_init+0x58>
    }

    if (!load_default_tuning_settings()) {
 80032ce:	f7ff fb91 	bl	80029f4 <load_default_tuning_settings>
 80032d2:	4603      	mov	r3, r0
 80032d4:	f083 0301 	eor.w	r3, r3, #1
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <static_init+0x2c>
        return false;
 80032de:	2300      	movs	r3, #0
 80032e0:	e015      	b.n	800330e <static_init+0x58>
    }

    if (!configure_interrupt()) {
 80032e2:	f7ff ff98 	bl	8003216 <configure_interrupt>
 80032e6:	4603      	mov	r3, r0
 80032e8:	f083 0301 	eor.w	r3, r3, #1
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d001      	beq.n	80032f6 <static_init+0x40>
        return false;
 80032f2:	2300      	movs	r3, #0
 80032f4:	e00b      	b.n	800330e <static_init+0x58>
    }

    if (!set_sequence_steps_enabled(RANGE_SEQUENCE_STEP_DSS +
 80032f6:	20e8      	movs	r0, #232	@ 0xe8
 80032f8:	f7ff ffce 	bl	8003298 <set_sequence_steps_enabled>
 80032fc:	4603      	mov	r3, r0
 80032fe:	f083 0301 	eor.w	r3, r3, #1
 8003302:	b2db      	uxtb	r3, r3
 8003304:	2b00      	cmp	r3, #0
 8003306:	d001      	beq.n	800330c <static_init+0x56>
                                    RANGE_SEQUENCE_STEP_PRE_RANGE +
                                    RANGE_SEQUENCE_STEP_FINAL_RANGE)) {
        return false;
 8003308:	2300      	movs	r3, #0
 800330a:	e000      	b.n	800330e <static_init+0x58>
    }

    return true;
 800330c:	2301      	movs	r3, #1
}
 800330e:	4618      	mov	r0, r3
 8003310:	bd80      	pop	{r7, pc}

08003312 <perform_single_ref_calibration>:

static bool perform_single_ref_calibration(calibration_type_t calib_type)
{
 8003312:	b580      	push	{r7, lr}
 8003314:	b084      	sub	sp, #16
 8003316:	af00      	add	r7, sp, #0
 8003318:	4603      	mov	r3, r0
 800331a:	71fb      	strb	r3, [r7, #7]
    uint8_t sysrange_start = 0;
 800331c:	2300      	movs	r3, #0
 800331e:	73fb      	strb	r3, [r7, #15]
    uint8_t sequence_config = 0;
 8003320:	2300      	movs	r3, #0
 8003322:	73bb      	strb	r3, [r7, #14]
    switch (calib_type)
 8003324:	79fb      	ldrb	r3, [r7, #7]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d002      	beq.n	8003330 <perform_single_ref_calibration+0x1e>
 800332a:	2b01      	cmp	r3, #1
 800332c:	d005      	beq.n	800333a <perform_single_ref_calibration+0x28>
 800332e:	e009      	b.n	8003344 <perform_single_ref_calibration+0x32>
    {
    case CALIBRATION_TYPE_VHV:
        sequence_config = 0x01;
 8003330:	2301      	movs	r3, #1
 8003332:	73bb      	strb	r3, [r7, #14]
        sysrange_start = 0x01 | 0x40;
 8003334:	2341      	movs	r3, #65	@ 0x41
 8003336:	73fb      	strb	r3, [r7, #15]
        break;
 8003338:	e004      	b.n	8003344 <perform_single_ref_calibration+0x32>
    case CALIBRATION_TYPE_PHASE:
        sequence_config = 0x02;
 800333a:	2302      	movs	r3, #2
 800333c:	73bb      	strb	r3, [r7, #14]
        sysrange_start = 0x01 | 0x00;
 800333e:	2301      	movs	r3, #1
 8003340:	73fb      	strb	r3, [r7, #15]
        break;
 8003342:	bf00      	nop
    }
    if (!i2c_write_addr8_data8(REG_SYSTEM_SEQUENCE_CONFIG, sequence_config)) {
 8003344:	7bbb      	ldrb	r3, [r7, #14]
 8003346:	4619      	mov	r1, r3
 8003348:	2001      	movs	r0, #1
 800334a:	f7fe ff15 	bl	8002178 <i2c_write_addr8_data8>
 800334e:	4603      	mov	r3, r0
 8003350:	f083 0301 	eor.w	r3, r3, #1
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d001      	beq.n	800335e <perform_single_ref_calibration+0x4c>
        return false;
 800335a:	2300      	movs	r3, #0
 800335c:	e041      	b.n	80033e2 <perform_single_ref_calibration+0xd0>
    }
    if (!i2c_write_addr8_data8(REG_SYSRANGE_START, sysrange_start)) {
 800335e:	7bfb      	ldrb	r3, [r7, #15]
 8003360:	4619      	mov	r1, r3
 8003362:	2000      	movs	r0, #0
 8003364:	f7fe ff08 	bl	8002178 <i2c_write_addr8_data8>
 8003368:	4603      	mov	r3, r0
 800336a:	f083 0301 	eor.w	r3, r3, #1
 800336e:	b2db      	uxtb	r3, r3
 8003370:	2b00      	cmp	r3, #0
 8003372:	d001      	beq.n	8003378 <perform_single_ref_calibration+0x66>
        return false;
 8003374:	2300      	movs	r3, #0
 8003376:	e034      	b.n	80033e2 <perform_single_ref_calibration+0xd0>
    }
    /* Wait for interrupt */
    uint8_t interrupt_status = 0;
 8003378:	2300      	movs	r3, #0
 800337a:	733b      	strb	r3, [r7, #12]
    bool success = false;
 800337c:	2300      	movs	r3, #0
 800337e:	737b      	strb	r3, [r7, #13]
    do {
        success = i2c_read_addr8_data8(REG_RESULT_INTERRUPT_STATUS, &interrupt_status);
 8003380:	f107 030c 	add.w	r3, r7, #12
 8003384:	4619      	mov	r1, r3
 8003386:	2013      	movs	r0, #19
 8003388:	f7fe febe 	bl	8002108 <i2c_read_addr8_data8>
 800338c:	4603      	mov	r3, r0
 800338e:	737b      	strb	r3, [r7, #13]
    } while (success && ((interrupt_status & 0x07) == 0));
 8003390:	7b7b      	ldrb	r3, [r7, #13]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d004      	beq.n	80033a0 <perform_single_ref_calibration+0x8e>
 8003396:	7b3b      	ldrb	r3, [r7, #12]
 8003398:	f003 0307 	and.w	r3, r3, #7
 800339c:	2b00      	cmp	r3, #0
 800339e:	d0ef      	beq.n	8003380 <perform_single_ref_calibration+0x6e>
    if (!success) {
 80033a0:	7b7b      	ldrb	r3, [r7, #13]
 80033a2:	f083 0301 	eor.w	r3, r3, #1
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d001      	beq.n	80033b0 <perform_single_ref_calibration+0x9e>
        return false;
 80033ac:	2300      	movs	r3, #0
 80033ae:	e018      	b.n	80033e2 <perform_single_ref_calibration+0xd0>
    }
    if (!i2c_write_addr8_data8(REG_SYSTEM_INTERRUPT_CLEAR, 0x01)) {
 80033b0:	2101      	movs	r1, #1
 80033b2:	200b      	movs	r0, #11
 80033b4:	f7fe fee0 	bl	8002178 <i2c_write_addr8_data8>
 80033b8:	4603      	mov	r3, r0
 80033ba:	f083 0301 	eor.w	r3, r3, #1
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d001      	beq.n	80033c8 <perform_single_ref_calibration+0xb6>
        return false;
 80033c4:	2300      	movs	r3, #0
 80033c6:	e00c      	b.n	80033e2 <perform_single_ref_calibration+0xd0>
    }

    if (!i2c_write_addr8_data8(REG_SYSRANGE_START, 0x00)) {
 80033c8:	2100      	movs	r1, #0
 80033ca:	2000      	movs	r0, #0
 80033cc:	f7fe fed4 	bl	8002178 <i2c_write_addr8_data8>
 80033d0:	4603      	mov	r3, r0
 80033d2:	f083 0301 	eor.w	r3, r3, #1
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d001      	beq.n	80033e0 <perform_single_ref_calibration+0xce>
        return false;
 80033dc:	2300      	movs	r3, #0
 80033de:	e000      	b.n	80033e2 <perform_single_ref_calibration+0xd0>
    }
    return true;
 80033e0:	2301      	movs	r3, #1
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <perform_ref_calibration>:
/**
 * Temperature calibration needs to be run again if the temperature changes by
 * more than 8 degrees according to the datasheet.
 */
static bool perform_ref_calibration()
{
 80033ea:	b580      	push	{r7, lr}
 80033ec:	af00      	add	r7, sp, #0
    if (!perform_single_ref_calibration(CALIBRATION_TYPE_VHV)) {
 80033ee:	2000      	movs	r0, #0
 80033f0:	f7ff ff8f 	bl	8003312 <perform_single_ref_calibration>
 80033f4:	4603      	mov	r3, r0
 80033f6:	f083 0301 	eor.w	r3, r3, #1
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d001      	beq.n	8003404 <perform_ref_calibration+0x1a>
        return false;
 8003400:	2300      	movs	r3, #0
 8003402:	e016      	b.n	8003432 <perform_ref_calibration+0x48>
    }
    if (!perform_single_ref_calibration(CALIBRATION_TYPE_PHASE)) {
 8003404:	2001      	movs	r0, #1
 8003406:	f7ff ff84 	bl	8003312 <perform_single_ref_calibration>
 800340a:	4603      	mov	r3, r0
 800340c:	f083 0301 	eor.w	r3, r3, #1
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d001      	beq.n	800341a <perform_ref_calibration+0x30>
        return false;
 8003416:	2300      	movs	r3, #0
 8003418:	e00b      	b.n	8003432 <perform_ref_calibration+0x48>
    }
    /* Restore sequence steps enabled */
    if (!set_sequence_steps_enabled(RANGE_SEQUENCE_STEP_DSS +
 800341a:	20e8      	movs	r0, #232	@ 0xe8
 800341c:	f7ff ff3c 	bl	8003298 <set_sequence_steps_enabled>
 8003420:	4603      	mov	r3, r0
 8003422:	f083 0301 	eor.w	r3, r3, #1
 8003426:	b2db      	uxtb	r3, r3
 8003428:	2b00      	cmp	r3, #0
 800342a:	d001      	beq.n	8003430 <perform_ref_calibration+0x46>
                                    RANGE_SEQUENCE_STEP_PRE_RANGE +
                                    RANGE_SEQUENCE_STEP_FINAL_RANGE)) {
        return false;
 800342c:	2300      	movs	r3, #0
 800342e:	e000      	b.n	8003432 <perform_ref_calibration+0x48>
    }
    return true;
 8003430:	2301      	movs	r3, #1
}
 8003432:	4618      	mov	r0, r3
 8003434:	bd80      	pop	{r7, pc}

08003436 <configure_gpio>:
 * hardware standby after this function is called.
 *
 * NOTE: The pins are hard-coded to P1.0, P1.1, and P1.2.
 **/
static void configure_gpio()
{
 8003436:	b480      	push	{r7}
 8003438:	af00      	add	r7, sp, #0

}
 800343a:	bf00      	nop
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr

08003444 <init_address>:

/* Sets the address of a single VL53L0X sensor.
 * This functions assumes that all non-configured VL53L0X are still
 * in hardware standby. */
static bool init_address(vl53l0x_idx_t idx)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	4603      	mov	r3, r0
 800344c:	71fb      	strb	r3, [r7, #7]
    //set_hardware_standby(idx, false);
    selectTCAChannel(vl53l0x_infos[idx].mux_channel);
 800344e:	79fb      	ldrb	r3, [r7, #7]
 8003450:	4a0c      	ldr	r2, [pc, #48]	@ (8003484 <init_address+0x40>)
 8003452:	5cd3      	ldrb	r3, [r2, r3]
 8003454:	4618      	mov	r0, r3
 8003456:	f7fe fc55 	bl	8001d04 <selectTCAChannel>
    /* The datasheet doesn't say how long we must wait to leave hw standby,
     * but using the same delay as vl6180x seems to work fine. */
    HAL_Delay(1);
 800345a:	2001      	movs	r0, #1
 800345c:	f000 f934 	bl	80036c8 <HAL_Delay>

    if (!device_is_booted()) {
 8003460:	f7fe ff92 	bl	8002388 <device_is_booted>
 8003464:	4603      	mov	r3, r0
 8003466:	f083 0301 	eor.w	r3, r3, #1
 800346a:	b2db      	uxtb	r3, r3
 800346c:	2b00      	cmp	r3, #0
 800346e:	d004      	beq.n	800347a <init_address+0x36>
        my_printf("device is not booted\n");
 8003470:	4805      	ldr	r0, [pc, #20]	@ (8003488 <init_address+0x44>)
 8003472:	f7fe fe21 	bl	80020b8 <my_printf>
        return false;
 8003476:	2300      	movs	r3, #0
 8003478:	e000      	b.n	800347c <init_address+0x38>
    }

    return true;
 800347a:	2301      	movs	r3, #1
}
 800347c:	4618      	mov	r0, r3
 800347e:	3708      	adds	r7, #8
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}
 8003484:	0800f1c0 	.word	0x0800f1c0
 8003488:	0800f0fc 	.word	0x0800f0fc

0800348c <init_addresses>:
/**
 * Initializes the sensors by putting them in hw standby and then
 * waking them up one-by-one as described in AN4846.
 */
static bool init_addresses()
{
 800348c:	b580      	push	{r7, lr}
 800348e:	af00      	add	r7, sp, #0
    /* Puts all sensors in hardware standby */
    configure_gpio();
 8003490:	f7ff ffd1 	bl	8003436 <configure_gpio>

    /* Wake each sensor up one by one and set a unique address for each one */
    if (!init_address(VL53L0X_IDX_FIRST)) {
 8003494:	2000      	movs	r0, #0
 8003496:	f7ff ffd5 	bl	8003444 <init_address>
 800349a:	4603      	mov	r3, r0
 800349c:	f083 0301 	eor.w	r3, r3, #1
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d004      	beq.n	80034b0 <init_addresses+0x24>
        my_printf("fail init address first sensor\r\n");
 80034a6:	4809      	ldr	r0, [pc, #36]	@ (80034cc <init_addresses+0x40>)
 80034a8:	f7fe fe06 	bl	80020b8 <my_printf>
        return false;
 80034ac:	2300      	movs	r3, #0
 80034ae:	e00b      	b.n	80034c8 <init_addresses+0x3c>
    }
    if (!init_address(VL53L0X_IDX_SECOND)) {
 80034b0:	2001      	movs	r0, #1
 80034b2:	f7ff ffc7 	bl	8003444 <init_address>
 80034b6:	4603      	mov	r3, r0
 80034b8:	f083 0301 	eor.w	r3, r3, #1
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <init_addresses+0x3a>
        return false;
 80034c2:	2300      	movs	r3, #0
 80034c4:	e000      	b.n	80034c8 <init_addresses+0x3c>
    }
    return true;
 80034c6:	2301      	movs	r3, #1
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	0800f114 	.word	0x0800f114

080034d0 <init_config>:

static bool init_config(vl53l0x_idx_t idx)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	4603      	mov	r3, r0
 80034d8:	71fb      	strb	r3, [r7, #7]
    //i2c_set_slave_address(vl53l0x_infos[idx].addr);
	selectTCAChannel(vl53l0x_infos[idx].mux_channel);
 80034da:	79fb      	ldrb	r3, [r7, #7]
 80034dc:	4a13      	ldr	r2, [pc, #76]	@ (800352c <init_config+0x5c>)
 80034de:	5cd3      	ldrb	r3, [r2, r3]
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7fe fc0f 	bl	8001d04 <selectTCAChannel>

    if (!data_init()) {
 80034e6:	f7fe ff7f 	bl	80023e8 <data_init>
 80034ea:	4603      	mov	r3, r0
 80034ec:	f083 0301 	eor.w	r3, r3, #1
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <init_config+0x2a>
        return false;
 80034f6:	2300      	movs	r3, #0
 80034f8:	e014      	b.n	8003524 <init_config+0x54>
    }
    if (!static_init()) {
 80034fa:	f7ff fedc 	bl	80032b6 <static_init>
 80034fe:	4603      	mov	r3, r0
 8003500:	f083 0301 	eor.w	r3, r3, #1
 8003504:	b2db      	uxtb	r3, r3
 8003506:	2b00      	cmp	r3, #0
 8003508:	d001      	beq.n	800350e <init_config+0x3e>
        return false;
 800350a:	2300      	movs	r3, #0
 800350c:	e00a      	b.n	8003524 <init_config+0x54>
    }
    if (!perform_ref_calibration()) {
 800350e:	f7ff ff6c 	bl	80033ea <perform_ref_calibration>
 8003512:	4603      	mov	r3, r0
 8003514:	f083 0301 	eor.w	r3, r3, #1
 8003518:	b2db      	uxtb	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <init_config+0x52>
        return false;
 800351e:	2300      	movs	r3, #0
 8003520:	e000      	b.n	8003524 <init_config+0x54>
    }
    return true;
 8003522:	2301      	movs	r3, #1
}
 8003524:	4618      	mov	r0, r3
 8003526:	3708      	adds	r7, #8
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}
 800352c:	0800f1c0 	.word	0x0800f1c0

08003530 <vl53l0x_init>:

bool vl53l0x_init()
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
    if (!init_addresses()) {
 8003534:	f7ff ffaa 	bl	800348c <init_addresses>
 8003538:	4603      	mov	r3, r0
 800353a:	f083 0301 	eor.w	r3, r3, #1
 800353e:	b2db      	uxtb	r3, r3
 8003540:	2b00      	cmp	r3, #0
 8003542:	d004      	beq.n	800354e <vl53l0x_init+0x1e>
        my_printf("fail init address\r\n");
 8003544:	4810      	ldr	r0, [pc, #64]	@ (8003588 <vl53l0x_init+0x58>)
 8003546:	f7fe fdb7 	bl	80020b8 <my_printf>
        return false;
 800354a:	2300      	movs	r3, #0
 800354c:	e019      	b.n	8003582 <vl53l0x_init+0x52>
    }
    if (!init_config(VL53L0X_IDX_FIRST)) {
 800354e:	2000      	movs	r0, #0
 8003550:	f7ff ffbe 	bl	80034d0 <init_config>
 8003554:	4603      	mov	r3, r0
 8003556:	f083 0301 	eor.w	r3, r3, #1
 800355a:	b2db      	uxtb	r3, r3
 800355c:	2b00      	cmp	r3, #0
 800355e:	d004      	beq.n	800356a <vl53l0x_init+0x3a>
        my_printf("fail init first\r\n");
 8003560:	480a      	ldr	r0, [pc, #40]	@ (800358c <vl53l0x_init+0x5c>)
 8003562:	f7fe fda9 	bl	80020b8 <my_printf>
        return false;
 8003566:	2300      	movs	r3, #0
 8003568:	e00b      	b.n	8003582 <vl53l0x_init+0x52>
    }
    if (!init_config(VL53L0X_IDX_SECOND)) {
 800356a:	2001      	movs	r0, #1
 800356c:	f7ff ffb0 	bl	80034d0 <init_config>
 8003570:	4603      	mov	r3, r0
 8003572:	f083 0301 	eor.w	r3, r3, #1
 8003576:	b2db      	uxtb	r3, r3
 8003578:	2b00      	cmp	r3, #0
 800357a:	d001      	beq.n	8003580 <vl53l0x_init+0x50>
        return false;
 800357c:	2300      	movs	r3, #0
 800357e:	e000      	b.n	8003582 <vl53l0x_init+0x52>
    }
    return true;
 8003580:	2301      	movs	r3, #1
}
 8003582:	4618      	mov	r0, r3
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	0800f138 	.word	0x0800f138
 800358c:	0800f14c 	.word	0x0800f14c

08003590 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003590:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80035c8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003594:	f7fe fba4 	bl	8001ce0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003598:	480c      	ldr	r0, [pc, #48]	@ (80035cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800359a:	490d      	ldr	r1, [pc, #52]	@ (80035d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800359c:	4a0d      	ldr	r2, [pc, #52]	@ (80035d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800359e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035a0:	e002      	b.n	80035a8 <LoopCopyDataInit>

080035a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035a6:	3304      	adds	r3, #4

080035a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035ac:	d3f9      	bcc.n	80035a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035ae:	4a0a      	ldr	r2, [pc, #40]	@ (80035d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80035b0:	4c0a      	ldr	r4, [pc, #40]	@ (80035dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80035b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035b4:	e001      	b.n	80035ba <LoopFillZerobss>

080035b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035b8:	3204      	adds	r2, #4

080035ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035bc:	d3fb      	bcc.n	80035b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80035be:	f009 fbdb 	bl	800cd78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035c2:	f7fd fd13 	bl	8000fec <main>
  bx  lr    
 80035c6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80035c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80035cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035d0:	200002cc 	.word	0x200002cc
  ldr r2, =_sidata
 80035d4:	0800f544 	.word	0x0800f544
  ldr r2, =_sbss
 80035d8:	200002cc 	.word	0x200002cc
  ldr r4, =_ebss
 80035dc:	200021f8 	.word	0x200021f8

080035e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035e0:	e7fe      	b.n	80035e0 <ADC_IRQHandler>
	...

080035e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80035e8:	4b0e      	ldr	r3, [pc, #56]	@ (8003624 <HAL_Init+0x40>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a0d      	ldr	r2, [pc, #52]	@ (8003624 <HAL_Init+0x40>)
 80035ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80035f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003624 <HAL_Init+0x40>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a0a      	ldr	r2, [pc, #40]	@ (8003624 <HAL_Init+0x40>)
 80035fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003600:	4b08      	ldr	r3, [pc, #32]	@ (8003624 <HAL_Init+0x40>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a07      	ldr	r2, [pc, #28]	@ (8003624 <HAL_Init+0x40>)
 8003606:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800360a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800360c:	2003      	movs	r0, #3
 800360e:	f000 f94f 	bl	80038b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003612:	200f      	movs	r0, #15
 8003614:	f000 f808 	bl	8003628 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003618:	f7fe f8a0 	bl	800175c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800361c:	2300      	movs	r3, #0
}
 800361e:	4618      	mov	r0, r3
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	40023c00 	.word	0x40023c00

08003628 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003630:	4b12      	ldr	r3, [pc, #72]	@ (800367c <HAL_InitTick+0x54>)
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	4b12      	ldr	r3, [pc, #72]	@ (8003680 <HAL_InitTick+0x58>)
 8003636:	781b      	ldrb	r3, [r3, #0]
 8003638:	4619      	mov	r1, r3
 800363a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800363e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003642:	fbb2 f3f3 	udiv	r3, r2, r3
 8003646:	4618      	mov	r0, r3
 8003648:	f000 f967 	bl	800391a <HAL_SYSTICK_Config>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e00e      	b.n	8003674 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2b0f      	cmp	r3, #15
 800365a:	d80a      	bhi.n	8003672 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800365c:	2200      	movs	r2, #0
 800365e:	6879      	ldr	r1, [r7, #4]
 8003660:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003664:	f000 f92f 	bl	80038c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003668:	4a06      	ldr	r2, [pc, #24]	@ (8003684 <HAL_InitTick+0x5c>)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800366e:	2300      	movs	r3, #0
 8003670:	e000      	b.n	8003674 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
}
 8003674:	4618      	mov	r0, r3
 8003676:	3708      	adds	r7, #8
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	20000000 	.word	0x20000000
 8003680:	20000008 	.word	0x20000008
 8003684:	20000004 	.word	0x20000004

08003688 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003688:	b480      	push	{r7}
 800368a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800368c:	4b06      	ldr	r3, [pc, #24]	@ (80036a8 <HAL_IncTick+0x20>)
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	461a      	mov	r2, r3
 8003692:	4b06      	ldr	r3, [pc, #24]	@ (80036ac <HAL_IncTick+0x24>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4413      	add	r3, r2
 8003698:	4a04      	ldr	r2, [pc, #16]	@ (80036ac <HAL_IncTick+0x24>)
 800369a:	6013      	str	r3, [r2, #0]
}
 800369c:	bf00      	nop
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	20000008 	.word	0x20000008
 80036ac:	200004c4 	.word	0x200004c4

080036b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036b0:	b480      	push	{r7}
 80036b2:	af00      	add	r7, sp, #0
  return uwTick;
 80036b4:	4b03      	ldr	r3, [pc, #12]	@ (80036c4 <HAL_GetTick+0x14>)
 80036b6:	681b      	ldr	r3, [r3, #0]
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop
 80036c4:	200004c4 	.word	0x200004c4

080036c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80036d0:	f7ff ffee 	bl	80036b0 <HAL_GetTick>
 80036d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036e0:	d005      	beq.n	80036ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80036e2:	4b0a      	ldr	r3, [pc, #40]	@ (800370c <HAL_Delay+0x44>)
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	461a      	mov	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	4413      	add	r3, r2
 80036ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80036ee:	bf00      	nop
 80036f0:	f7ff ffde 	bl	80036b0 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d8f7      	bhi.n	80036f0 <HAL_Delay+0x28>
  {
  }
}
 8003700:	bf00      	nop
 8003702:	bf00      	nop
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	20000008 	.word	0x20000008

08003710 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003720:	4b0c      	ldr	r3, [pc, #48]	@ (8003754 <__NVIC_SetPriorityGrouping+0x44>)
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003726:	68ba      	ldr	r2, [r7, #8]
 8003728:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800372c:	4013      	ands	r3, r2
 800372e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003738:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800373c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003740:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003742:	4a04      	ldr	r2, [pc, #16]	@ (8003754 <__NVIC_SetPriorityGrouping+0x44>)
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	60d3      	str	r3, [r2, #12]
}
 8003748:	bf00      	nop
 800374a:	3714      	adds	r7, #20
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr
 8003754:	e000ed00 	.word	0xe000ed00

08003758 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800375c:	4b04      	ldr	r3, [pc, #16]	@ (8003770 <__NVIC_GetPriorityGrouping+0x18>)
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	0a1b      	lsrs	r3, r3, #8
 8003762:	f003 0307 	and.w	r3, r3, #7
}
 8003766:	4618      	mov	r0, r3
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr
 8003770:	e000ed00 	.word	0xe000ed00

08003774 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	4603      	mov	r3, r0
 800377c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800377e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003782:	2b00      	cmp	r3, #0
 8003784:	db0b      	blt.n	800379e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003786:	79fb      	ldrb	r3, [r7, #7]
 8003788:	f003 021f 	and.w	r2, r3, #31
 800378c:	4907      	ldr	r1, [pc, #28]	@ (80037ac <__NVIC_EnableIRQ+0x38>)
 800378e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003792:	095b      	lsrs	r3, r3, #5
 8003794:	2001      	movs	r0, #1
 8003796:	fa00 f202 	lsl.w	r2, r0, r2
 800379a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800379e:	bf00      	nop
 80037a0:	370c      	adds	r7, #12
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	e000e100 	.word	0xe000e100

080037b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	4603      	mov	r3, r0
 80037b8:	6039      	str	r1, [r7, #0]
 80037ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	db0a      	blt.n	80037da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	b2da      	uxtb	r2, r3
 80037c8:	490c      	ldr	r1, [pc, #48]	@ (80037fc <__NVIC_SetPriority+0x4c>)
 80037ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ce:	0112      	lsls	r2, r2, #4
 80037d0:	b2d2      	uxtb	r2, r2
 80037d2:	440b      	add	r3, r1
 80037d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037d8:	e00a      	b.n	80037f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	b2da      	uxtb	r2, r3
 80037de:	4908      	ldr	r1, [pc, #32]	@ (8003800 <__NVIC_SetPriority+0x50>)
 80037e0:	79fb      	ldrb	r3, [r7, #7]
 80037e2:	f003 030f 	and.w	r3, r3, #15
 80037e6:	3b04      	subs	r3, #4
 80037e8:	0112      	lsls	r2, r2, #4
 80037ea:	b2d2      	uxtb	r2, r2
 80037ec:	440b      	add	r3, r1
 80037ee:	761a      	strb	r2, [r3, #24]
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr
 80037fc:	e000e100 	.word	0xe000e100
 8003800:	e000ed00 	.word	0xe000ed00

08003804 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003804:	b480      	push	{r7}
 8003806:	b089      	sub	sp, #36	@ 0x24
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f003 0307 	and.w	r3, r3, #7
 8003816:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	f1c3 0307 	rsb	r3, r3, #7
 800381e:	2b04      	cmp	r3, #4
 8003820:	bf28      	it	cs
 8003822:	2304      	movcs	r3, #4
 8003824:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	3304      	adds	r3, #4
 800382a:	2b06      	cmp	r3, #6
 800382c:	d902      	bls.n	8003834 <NVIC_EncodePriority+0x30>
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	3b03      	subs	r3, #3
 8003832:	e000      	b.n	8003836 <NVIC_EncodePriority+0x32>
 8003834:	2300      	movs	r3, #0
 8003836:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003838:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	fa02 f303 	lsl.w	r3, r2, r3
 8003842:	43da      	mvns	r2, r3
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	401a      	ands	r2, r3
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800384c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	fa01 f303 	lsl.w	r3, r1, r3
 8003856:	43d9      	mvns	r1, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800385c:	4313      	orrs	r3, r2
         );
}
 800385e:	4618      	mov	r0, r3
 8003860:	3724      	adds	r7, #36	@ 0x24
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
	...

0800386c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	3b01      	subs	r3, #1
 8003878:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800387c:	d301      	bcc.n	8003882 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800387e:	2301      	movs	r3, #1
 8003880:	e00f      	b.n	80038a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003882:	4a0a      	ldr	r2, [pc, #40]	@ (80038ac <SysTick_Config+0x40>)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	3b01      	subs	r3, #1
 8003888:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800388a:	210f      	movs	r1, #15
 800388c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003890:	f7ff ff8e 	bl	80037b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003894:	4b05      	ldr	r3, [pc, #20]	@ (80038ac <SysTick_Config+0x40>)
 8003896:	2200      	movs	r2, #0
 8003898:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800389a:	4b04      	ldr	r3, [pc, #16]	@ (80038ac <SysTick_Config+0x40>)
 800389c:	2207      	movs	r2, #7
 800389e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038a0:	2300      	movs	r3, #0
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3708      	adds	r7, #8
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	e000e010 	.word	0xe000e010

080038b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f7ff ff29 	bl	8003710 <__NVIC_SetPriorityGrouping>
}
 80038be:	bf00      	nop
 80038c0:	3708      	adds	r7, #8
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b086      	sub	sp, #24
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	4603      	mov	r3, r0
 80038ce:	60b9      	str	r1, [r7, #8]
 80038d0:	607a      	str	r2, [r7, #4]
 80038d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038d4:	2300      	movs	r3, #0
 80038d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038d8:	f7ff ff3e 	bl	8003758 <__NVIC_GetPriorityGrouping>
 80038dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	68b9      	ldr	r1, [r7, #8]
 80038e2:	6978      	ldr	r0, [r7, #20]
 80038e4:	f7ff ff8e 	bl	8003804 <NVIC_EncodePriority>
 80038e8:	4602      	mov	r2, r0
 80038ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038ee:	4611      	mov	r1, r2
 80038f0:	4618      	mov	r0, r3
 80038f2:	f7ff ff5d 	bl	80037b0 <__NVIC_SetPriority>
}
 80038f6:	bf00      	nop
 80038f8:	3718      	adds	r7, #24
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b082      	sub	sp, #8
 8003902:	af00      	add	r7, sp, #0
 8003904:	4603      	mov	r3, r0
 8003906:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800390c:	4618      	mov	r0, r3
 800390e:	f7ff ff31 	bl	8003774 <__NVIC_EnableIRQ>
}
 8003912:	bf00      	nop
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b082      	sub	sp, #8
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f7ff ffa2 	bl	800386c <SysTick_Config>
 8003928:	4603      	mov	r3, r0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3708      	adds	r7, #8
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
	...

08003934 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003934:	b480      	push	{r7}
 8003936:	b089      	sub	sp, #36	@ 0x24
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800393e:	2300      	movs	r3, #0
 8003940:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003942:	2300      	movs	r3, #0
 8003944:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003946:	2300      	movs	r3, #0
 8003948:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800394a:	2300      	movs	r3, #0
 800394c:	61fb      	str	r3, [r7, #28]
 800394e:	e159      	b.n	8003c04 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003950:	2201      	movs	r2, #1
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	fa02 f303 	lsl.w	r3, r2, r3
 8003958:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	697a      	ldr	r2, [r7, #20]
 8003960:	4013      	ands	r3, r2
 8003962:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003964:	693a      	ldr	r2, [r7, #16]
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	429a      	cmp	r2, r3
 800396a:	f040 8148 	bne.w	8003bfe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f003 0303 	and.w	r3, r3, #3
 8003976:	2b01      	cmp	r3, #1
 8003978:	d005      	beq.n	8003986 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003982:	2b02      	cmp	r3, #2
 8003984:	d130      	bne.n	80039e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	005b      	lsls	r3, r3, #1
 8003990:	2203      	movs	r2, #3
 8003992:	fa02 f303 	lsl.w	r3, r2, r3
 8003996:	43db      	mvns	r3, r3
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	4013      	ands	r3, r2
 800399c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	68da      	ldr	r2, [r3, #12]
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	005b      	lsls	r3, r3, #1
 80039a6:	fa02 f303 	lsl.w	r3, r2, r3
 80039aa:	69ba      	ldr	r2, [r7, #24]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039bc:	2201      	movs	r2, #1
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	fa02 f303 	lsl.w	r3, r2, r3
 80039c4:	43db      	mvns	r3, r3
 80039c6:	69ba      	ldr	r2, [r7, #24]
 80039c8:	4013      	ands	r3, r2
 80039ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	091b      	lsrs	r3, r3, #4
 80039d2:	f003 0201 	and.w	r2, r3, #1
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	fa02 f303 	lsl.w	r3, r2, r3
 80039dc:	69ba      	ldr	r2, [r7, #24]
 80039de:	4313      	orrs	r3, r2
 80039e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	69ba      	ldr	r2, [r7, #24]
 80039e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	f003 0303 	and.w	r3, r3, #3
 80039f0:	2b03      	cmp	r3, #3
 80039f2:	d017      	beq.n	8003a24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	005b      	lsls	r3, r3, #1
 80039fe:	2203      	movs	r2, #3
 8003a00:	fa02 f303 	lsl.w	r3, r2, r3
 8003a04:	43db      	mvns	r3, r3
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	4013      	ands	r3, r2
 8003a0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	689a      	ldr	r2, [r3, #8]
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	005b      	lsls	r3, r3, #1
 8003a14:	fa02 f303 	lsl.w	r3, r2, r3
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f003 0303 	and.w	r3, r3, #3
 8003a2c:	2b02      	cmp	r3, #2
 8003a2e:	d123      	bne.n	8003a78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a30:	69fb      	ldr	r3, [r7, #28]
 8003a32:	08da      	lsrs	r2, r3, #3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	3208      	adds	r2, #8
 8003a38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	f003 0307 	and.w	r3, r3, #7
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	220f      	movs	r2, #15
 8003a48:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4c:	43db      	mvns	r3, r3
 8003a4e:	69ba      	ldr	r2, [r7, #24]
 8003a50:	4013      	ands	r3, r2
 8003a52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	691a      	ldr	r2, [r3, #16]
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	f003 0307 	and.w	r3, r3, #7
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	fa02 f303 	lsl.w	r3, r2, r3
 8003a64:	69ba      	ldr	r2, [r7, #24]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	08da      	lsrs	r2, r3, #3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	3208      	adds	r2, #8
 8003a72:	69b9      	ldr	r1, [r7, #24]
 8003a74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	005b      	lsls	r3, r3, #1
 8003a82:	2203      	movs	r2, #3
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	43db      	mvns	r3, r3
 8003a8a:	69ba      	ldr	r2, [r7, #24]
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f003 0203 	and.w	r2, r3, #3
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	005b      	lsls	r3, r3, #1
 8003a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa0:	69ba      	ldr	r2, [r7, #24]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	69ba      	ldr	r2, [r7, #24]
 8003aaa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f000 80a2 	beq.w	8003bfe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aba:	2300      	movs	r3, #0
 8003abc:	60fb      	str	r3, [r7, #12]
 8003abe:	4b57      	ldr	r3, [pc, #348]	@ (8003c1c <HAL_GPIO_Init+0x2e8>)
 8003ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ac2:	4a56      	ldr	r2, [pc, #344]	@ (8003c1c <HAL_GPIO_Init+0x2e8>)
 8003ac4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ac8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003aca:	4b54      	ldr	r3, [pc, #336]	@ (8003c1c <HAL_GPIO_Init+0x2e8>)
 8003acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ace:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ad2:	60fb      	str	r3, [r7, #12]
 8003ad4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ad6:	4a52      	ldr	r2, [pc, #328]	@ (8003c20 <HAL_GPIO_Init+0x2ec>)
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	089b      	lsrs	r3, r3, #2
 8003adc:	3302      	adds	r3, #2
 8003ade:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	f003 0303 	and.w	r3, r3, #3
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	220f      	movs	r2, #15
 8003aee:	fa02 f303 	lsl.w	r3, r2, r3
 8003af2:	43db      	mvns	r3, r3
 8003af4:	69ba      	ldr	r2, [r7, #24]
 8003af6:	4013      	ands	r3, r2
 8003af8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a49      	ldr	r2, [pc, #292]	@ (8003c24 <HAL_GPIO_Init+0x2f0>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d019      	beq.n	8003b36 <HAL_GPIO_Init+0x202>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a48      	ldr	r2, [pc, #288]	@ (8003c28 <HAL_GPIO_Init+0x2f4>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d013      	beq.n	8003b32 <HAL_GPIO_Init+0x1fe>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a47      	ldr	r2, [pc, #284]	@ (8003c2c <HAL_GPIO_Init+0x2f8>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d00d      	beq.n	8003b2e <HAL_GPIO_Init+0x1fa>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a46      	ldr	r2, [pc, #280]	@ (8003c30 <HAL_GPIO_Init+0x2fc>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d007      	beq.n	8003b2a <HAL_GPIO_Init+0x1f6>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4a45      	ldr	r2, [pc, #276]	@ (8003c34 <HAL_GPIO_Init+0x300>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d101      	bne.n	8003b26 <HAL_GPIO_Init+0x1f2>
 8003b22:	2304      	movs	r3, #4
 8003b24:	e008      	b.n	8003b38 <HAL_GPIO_Init+0x204>
 8003b26:	2307      	movs	r3, #7
 8003b28:	e006      	b.n	8003b38 <HAL_GPIO_Init+0x204>
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	e004      	b.n	8003b38 <HAL_GPIO_Init+0x204>
 8003b2e:	2302      	movs	r3, #2
 8003b30:	e002      	b.n	8003b38 <HAL_GPIO_Init+0x204>
 8003b32:	2301      	movs	r3, #1
 8003b34:	e000      	b.n	8003b38 <HAL_GPIO_Init+0x204>
 8003b36:	2300      	movs	r3, #0
 8003b38:	69fa      	ldr	r2, [r7, #28]
 8003b3a:	f002 0203 	and.w	r2, r2, #3
 8003b3e:	0092      	lsls	r2, r2, #2
 8003b40:	4093      	lsls	r3, r2
 8003b42:	69ba      	ldr	r2, [r7, #24]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b48:	4935      	ldr	r1, [pc, #212]	@ (8003c20 <HAL_GPIO_Init+0x2ec>)
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	089b      	lsrs	r3, r3, #2
 8003b4e:	3302      	adds	r3, #2
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b56:	4b38      	ldr	r3, [pc, #224]	@ (8003c38 <HAL_GPIO_Init+0x304>)
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	43db      	mvns	r3, r3
 8003b60:	69ba      	ldr	r2, [r7, #24]
 8003b62:	4013      	ands	r3, r2
 8003b64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d003      	beq.n	8003b7a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003b72:	69ba      	ldr	r2, [r7, #24]
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b7a:	4a2f      	ldr	r2, [pc, #188]	@ (8003c38 <HAL_GPIO_Init+0x304>)
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b80:	4b2d      	ldr	r3, [pc, #180]	@ (8003c38 <HAL_GPIO_Init+0x304>)
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	43db      	mvns	r3, r3
 8003b8a:	69ba      	ldr	r2, [r7, #24]
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d003      	beq.n	8003ba4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003b9c:	69ba      	ldr	r2, [r7, #24]
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ba4:	4a24      	ldr	r2, [pc, #144]	@ (8003c38 <HAL_GPIO_Init+0x304>)
 8003ba6:	69bb      	ldr	r3, [r7, #24]
 8003ba8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003baa:	4b23      	ldr	r3, [pc, #140]	@ (8003c38 <HAL_GPIO_Init+0x304>)
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	43db      	mvns	r3, r3
 8003bb4:	69ba      	ldr	r2, [r7, #24]
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d003      	beq.n	8003bce <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003bc6:	69ba      	ldr	r2, [r7, #24]
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003bce:	4a1a      	ldr	r2, [pc, #104]	@ (8003c38 <HAL_GPIO_Init+0x304>)
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bd4:	4b18      	ldr	r3, [pc, #96]	@ (8003c38 <HAL_GPIO_Init+0x304>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	43db      	mvns	r3, r3
 8003bde:	69ba      	ldr	r2, [r7, #24]
 8003be0:	4013      	ands	r3, r2
 8003be2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d003      	beq.n	8003bf8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003bf0:	69ba      	ldr	r2, [r7, #24]
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003bf8:	4a0f      	ldr	r2, [pc, #60]	@ (8003c38 <HAL_GPIO_Init+0x304>)
 8003bfa:	69bb      	ldr	r3, [r7, #24]
 8003bfc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	3301      	adds	r3, #1
 8003c02:	61fb      	str	r3, [r7, #28]
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	2b0f      	cmp	r3, #15
 8003c08:	f67f aea2 	bls.w	8003950 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c0c:	bf00      	nop
 8003c0e:	bf00      	nop
 8003c10:	3724      	adds	r7, #36	@ 0x24
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop
 8003c1c:	40023800 	.word	0x40023800
 8003c20:	40013800 	.word	0x40013800
 8003c24:	40020000 	.word	0x40020000
 8003c28:	40020400 	.word	0x40020400
 8003c2c:	40020800 	.word	0x40020800
 8003c30:	40020c00 	.word	0x40020c00
 8003c34:	40021000 	.word	0x40021000
 8003c38:	40013c00 	.word	0x40013c00

08003c3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	460b      	mov	r3, r1
 8003c46:	807b      	strh	r3, [r7, #2]
 8003c48:	4613      	mov	r3, r2
 8003c4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c4c:	787b      	ldrb	r3, [r7, #1]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d003      	beq.n	8003c5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c52:	887a      	ldrh	r2, [r7, #2]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c58:	e003      	b.n	8003c62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c5a:	887b      	ldrh	r3, [r7, #2]
 8003c5c:	041a      	lsls	r2, r3, #16
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	619a      	str	r2, [r3, #24]
}
 8003c62:	bf00      	nop
 8003c64:	370c      	adds	r7, #12
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr

08003c6e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c6e:	b480      	push	{r7}
 8003c70:	b085      	sub	sp, #20
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
 8003c76:	460b      	mov	r3, r1
 8003c78:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	695b      	ldr	r3, [r3, #20]
 8003c7e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c80:	887a      	ldrh	r2, [r7, #2]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	4013      	ands	r3, r2
 8003c86:	041a      	lsls	r2, r3, #16
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	43d9      	mvns	r1, r3
 8003c8c:	887b      	ldrh	r3, [r7, #2]
 8003c8e:	400b      	ands	r3, r1
 8003c90:	431a      	orrs	r2, r3
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	619a      	str	r2, [r3, #24]
}
 8003c96:	bf00      	nop
 8003c98:	3714      	adds	r7, #20
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr
	...

08003ca4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d101      	bne.n	8003cb6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e12b      	b.n	8003f0e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d106      	bne.n	8003cd0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f7fd fd6e 	bl	80017ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2224      	movs	r2, #36	@ 0x24
 8003cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f022 0201 	bic.w	r2, r2, #1
 8003ce6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003cf6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003d06:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003d08:	f002 ff76 	bl	8006bf8 <HAL_RCC_GetPCLK1Freq>
 8003d0c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	4a81      	ldr	r2, [pc, #516]	@ (8003f18 <HAL_I2C_Init+0x274>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d807      	bhi.n	8003d28 <HAL_I2C_Init+0x84>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	4a80      	ldr	r2, [pc, #512]	@ (8003f1c <HAL_I2C_Init+0x278>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	bf94      	ite	ls
 8003d20:	2301      	movls	r3, #1
 8003d22:	2300      	movhi	r3, #0
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	e006      	b.n	8003d36 <HAL_I2C_Init+0x92>
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	4a7d      	ldr	r2, [pc, #500]	@ (8003f20 <HAL_I2C_Init+0x27c>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	bf94      	ite	ls
 8003d30:	2301      	movls	r3, #1
 8003d32:	2300      	movhi	r3, #0
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d001      	beq.n	8003d3e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e0e7      	b.n	8003f0e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	4a78      	ldr	r2, [pc, #480]	@ (8003f24 <HAL_I2C_Init+0x280>)
 8003d42:	fba2 2303 	umull	r2, r3, r2, r3
 8003d46:	0c9b      	lsrs	r3, r3, #18
 8003d48:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	68ba      	ldr	r2, [r7, #8]
 8003d5a:	430a      	orrs	r2, r1
 8003d5c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	6a1b      	ldr	r3, [r3, #32]
 8003d64:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	4a6a      	ldr	r2, [pc, #424]	@ (8003f18 <HAL_I2C_Init+0x274>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d802      	bhi.n	8003d78 <HAL_I2C_Init+0xd4>
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	3301      	adds	r3, #1
 8003d76:	e009      	b.n	8003d8c <HAL_I2C_Init+0xe8>
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003d7e:	fb02 f303 	mul.w	r3, r2, r3
 8003d82:	4a69      	ldr	r2, [pc, #420]	@ (8003f28 <HAL_I2C_Init+0x284>)
 8003d84:	fba2 2303 	umull	r2, r3, r2, r3
 8003d88:	099b      	lsrs	r3, r3, #6
 8003d8a:	3301      	adds	r3, #1
 8003d8c:	687a      	ldr	r2, [r7, #4]
 8003d8e:	6812      	ldr	r2, [r2, #0]
 8003d90:	430b      	orrs	r3, r1
 8003d92:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003d9e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	495c      	ldr	r1, [pc, #368]	@ (8003f18 <HAL_I2C_Init+0x274>)
 8003da8:	428b      	cmp	r3, r1
 8003daa:	d819      	bhi.n	8003de0 <HAL_I2C_Init+0x13c>
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	1e59      	subs	r1, r3, #1
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	005b      	lsls	r3, r3, #1
 8003db6:	fbb1 f3f3 	udiv	r3, r1, r3
 8003dba:	1c59      	adds	r1, r3, #1
 8003dbc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003dc0:	400b      	ands	r3, r1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d00a      	beq.n	8003ddc <HAL_I2C_Init+0x138>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	1e59      	subs	r1, r3, #1
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	005b      	lsls	r3, r3, #1
 8003dd0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003dd4:	3301      	adds	r3, #1
 8003dd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dda:	e051      	b.n	8003e80 <HAL_I2C_Init+0x1dc>
 8003ddc:	2304      	movs	r3, #4
 8003dde:	e04f      	b.n	8003e80 <HAL_I2C_Init+0x1dc>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d111      	bne.n	8003e0c <HAL_I2C_Init+0x168>
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	1e58      	subs	r0, r3, #1
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6859      	ldr	r1, [r3, #4]
 8003df0:	460b      	mov	r3, r1
 8003df2:	005b      	lsls	r3, r3, #1
 8003df4:	440b      	add	r3, r1
 8003df6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dfa:	3301      	adds	r3, #1
 8003dfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	bf0c      	ite	eq
 8003e04:	2301      	moveq	r3, #1
 8003e06:	2300      	movne	r3, #0
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	e012      	b.n	8003e32 <HAL_I2C_Init+0x18e>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	1e58      	subs	r0, r3, #1
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6859      	ldr	r1, [r3, #4]
 8003e14:	460b      	mov	r3, r1
 8003e16:	009b      	lsls	r3, r3, #2
 8003e18:	440b      	add	r3, r1
 8003e1a:	0099      	lsls	r1, r3, #2
 8003e1c:	440b      	add	r3, r1
 8003e1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e22:	3301      	adds	r3, #1
 8003e24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	bf0c      	ite	eq
 8003e2c:	2301      	moveq	r3, #1
 8003e2e:	2300      	movne	r3, #0
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d001      	beq.n	8003e3a <HAL_I2C_Init+0x196>
 8003e36:	2301      	movs	r3, #1
 8003e38:	e022      	b.n	8003e80 <HAL_I2C_Init+0x1dc>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d10e      	bne.n	8003e60 <HAL_I2C_Init+0x1bc>
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	1e58      	subs	r0, r3, #1
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6859      	ldr	r1, [r3, #4]
 8003e4a:	460b      	mov	r3, r1
 8003e4c:	005b      	lsls	r3, r3, #1
 8003e4e:	440b      	add	r3, r1
 8003e50:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e54:	3301      	adds	r3, #1
 8003e56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e5e:	e00f      	b.n	8003e80 <HAL_I2C_Init+0x1dc>
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	1e58      	subs	r0, r3, #1
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6859      	ldr	r1, [r3, #4]
 8003e68:	460b      	mov	r3, r1
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	440b      	add	r3, r1
 8003e6e:	0099      	lsls	r1, r3, #2
 8003e70:	440b      	add	r3, r1
 8003e72:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e76:	3301      	adds	r3, #1
 8003e78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e7c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003e80:	6879      	ldr	r1, [r7, #4]
 8003e82:	6809      	ldr	r1, [r1, #0]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	69da      	ldr	r2, [r3, #28]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	431a      	orrs	r2, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	430a      	orrs	r2, r1
 8003ea2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003eae:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	6911      	ldr	r1, [r2, #16]
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	68d2      	ldr	r2, [r2, #12]
 8003eba:	4311      	orrs	r1, r2
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	6812      	ldr	r2, [r2, #0]
 8003ec0:	430b      	orrs	r3, r1
 8003ec2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	695a      	ldr	r2, [r3, #20]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	431a      	orrs	r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	430a      	orrs	r2, r1
 8003ede:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f042 0201 	orr.w	r2, r2, #1
 8003eee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2220      	movs	r2, #32
 8003efa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3710      	adds	r7, #16
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	000186a0 	.word	0x000186a0
 8003f1c:	001e847f 	.word	0x001e847f
 8003f20:	003d08ff 	.word	0x003d08ff
 8003f24:	431bde83 	.word	0x431bde83
 8003f28:	10624dd3 	.word	0x10624dd3

08003f2c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b088      	sub	sp, #32
 8003f30:	af02      	add	r7, sp, #8
 8003f32:	60f8      	str	r0, [r7, #12]
 8003f34:	607a      	str	r2, [r7, #4]
 8003f36:	461a      	mov	r2, r3
 8003f38:	460b      	mov	r3, r1
 8003f3a:	817b      	strh	r3, [r7, #10]
 8003f3c:	4613      	mov	r3, r2
 8003f3e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f40:	f7ff fbb6 	bl	80036b0 <HAL_GetTick>
 8003f44:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	2b20      	cmp	r3, #32
 8003f50:	f040 80e0 	bne.w	8004114 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	9300      	str	r3, [sp, #0]
 8003f58:	2319      	movs	r3, #25
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	4970      	ldr	r1, [pc, #448]	@ (8004120 <HAL_I2C_Master_Transmit+0x1f4>)
 8003f5e:	68f8      	ldr	r0, [r7, #12]
 8003f60:	f000 fd92 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d001      	beq.n	8003f6e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003f6a:	2302      	movs	r3, #2
 8003f6c:	e0d3      	b.n	8004116 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d101      	bne.n	8003f7c <HAL_I2C_Master_Transmit+0x50>
 8003f78:	2302      	movs	r3, #2
 8003f7a:	e0cc      	b.n	8004116 <HAL_I2C_Master_Transmit+0x1ea>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d007      	beq.n	8003fa2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f042 0201 	orr.w	r2, r2, #1
 8003fa0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003fb0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2221      	movs	r2, #33	@ 0x21
 8003fb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2210      	movs	r2, #16
 8003fbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	893a      	ldrh	r2, [r7, #8]
 8003fd2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fd8:	b29a      	uxth	r2, r3
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	4a50      	ldr	r2, [pc, #320]	@ (8004124 <HAL_I2C_Master_Transmit+0x1f8>)
 8003fe2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003fe4:	8979      	ldrh	r1, [r7, #10]
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	6a3a      	ldr	r2, [r7, #32]
 8003fea:	68f8      	ldr	r0, [r7, #12]
 8003fec:	f000 fbfc 	bl	80047e8 <I2C_MasterRequestWrite>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d001      	beq.n	8003ffa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e08d      	b.n	8004116 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	613b      	str	r3, [r7, #16]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	695b      	ldr	r3, [r3, #20]
 8004004:	613b      	str	r3, [r7, #16]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	613b      	str	r3, [r7, #16]
 800400e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004010:	e066      	b.n	80040e0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004012:	697a      	ldr	r2, [r7, #20]
 8004014:	6a39      	ldr	r1, [r7, #32]
 8004016:	68f8      	ldr	r0, [r7, #12]
 8004018:	f000 fe50 	bl	8004cbc <I2C_WaitOnTXEFlagUntilTimeout>
 800401c:	4603      	mov	r3, r0
 800401e:	2b00      	cmp	r3, #0
 8004020:	d00d      	beq.n	800403e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004026:	2b04      	cmp	r3, #4
 8004028:	d107      	bne.n	800403a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004038:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e06b      	b.n	8004116 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004042:	781a      	ldrb	r2, [r3, #0]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800404e:	1c5a      	adds	r2, r3, #1
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004058:	b29b      	uxth	r3, r3
 800405a:	3b01      	subs	r3, #1
 800405c:	b29a      	uxth	r2, r3
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004066:	3b01      	subs	r3, #1
 8004068:	b29a      	uxth	r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	695b      	ldr	r3, [r3, #20]
 8004074:	f003 0304 	and.w	r3, r3, #4
 8004078:	2b04      	cmp	r3, #4
 800407a:	d11b      	bne.n	80040b4 <HAL_I2C_Master_Transmit+0x188>
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004080:	2b00      	cmp	r3, #0
 8004082:	d017      	beq.n	80040b4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004088:	781a      	ldrb	r2, [r3, #0]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004094:	1c5a      	adds	r2, r3, #1
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800409e:	b29b      	uxth	r3, r3
 80040a0:	3b01      	subs	r3, #1
 80040a2:	b29a      	uxth	r2, r3
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ac:	3b01      	subs	r3, #1
 80040ae:	b29a      	uxth	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040b4:	697a      	ldr	r2, [r7, #20]
 80040b6:	6a39      	ldr	r1, [r7, #32]
 80040b8:	68f8      	ldr	r0, [r7, #12]
 80040ba:	f000 fe47 	bl	8004d4c <I2C_WaitOnBTFFlagUntilTimeout>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d00d      	beq.n	80040e0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c8:	2b04      	cmp	r3, #4
 80040ca:	d107      	bne.n	80040dc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040da:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e01a      	b.n	8004116 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d194      	bne.n	8004012 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2220      	movs	r2, #32
 80040fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2200      	movs	r2, #0
 8004104:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004110:	2300      	movs	r3, #0
 8004112:	e000      	b.n	8004116 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004114:	2302      	movs	r3, #2
  }
}
 8004116:	4618      	mov	r0, r3
 8004118:	3718      	adds	r7, #24
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	00100002 	.word	0x00100002
 8004124:	ffff0000 	.word	0xffff0000

08004128 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b08c      	sub	sp, #48	@ 0x30
 800412c:	af02      	add	r7, sp, #8
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	607a      	str	r2, [r7, #4]
 8004132:	461a      	mov	r2, r3
 8004134:	460b      	mov	r3, r1
 8004136:	817b      	strh	r3, [r7, #10]
 8004138:	4613      	mov	r3, r2
 800413a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800413c:	f7ff fab8 	bl	80036b0 <HAL_GetTick>
 8004140:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004148:	b2db      	uxtb	r3, r3
 800414a:	2b20      	cmp	r3, #32
 800414c:	f040 8217 	bne.w	800457e <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004152:	9300      	str	r3, [sp, #0]
 8004154:	2319      	movs	r3, #25
 8004156:	2201      	movs	r2, #1
 8004158:	497c      	ldr	r1, [pc, #496]	@ (800434c <HAL_I2C_Master_Receive+0x224>)
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	f000 fc94 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 8004160:	4603      	mov	r3, r0
 8004162:	2b00      	cmp	r3, #0
 8004164:	d001      	beq.n	800416a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004166:	2302      	movs	r3, #2
 8004168:	e20a      	b.n	8004580 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004170:	2b01      	cmp	r3, #1
 8004172:	d101      	bne.n	8004178 <HAL_I2C_Master_Receive+0x50>
 8004174:	2302      	movs	r3, #2
 8004176:	e203      	b.n	8004580 <HAL_I2C_Master_Receive+0x458>
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	2b01      	cmp	r3, #1
 800418c:	d007      	beq.n	800419e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f042 0201 	orr.w	r2, r2, #1
 800419c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041ac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2222      	movs	r2, #34	@ 0x22
 80041b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2210      	movs	r2, #16
 80041ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2200      	movs	r2, #0
 80041c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	893a      	ldrh	r2, [r7, #8]
 80041ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d4:	b29a      	uxth	r2, r3
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	4a5c      	ldr	r2, [pc, #368]	@ (8004350 <HAL_I2C_Master_Receive+0x228>)
 80041de:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80041e0:	8979      	ldrh	r1, [r7, #10]
 80041e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041e6:	68f8      	ldr	r0, [r7, #12]
 80041e8:	f000 fb80 	bl	80048ec <I2C_MasterRequestRead>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d001      	beq.n	80041f6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e1c4      	b.n	8004580 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d113      	bne.n	8004226 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041fe:	2300      	movs	r3, #0
 8004200:	623b      	str	r3, [r7, #32]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	695b      	ldr	r3, [r3, #20]
 8004208:	623b      	str	r3, [r7, #32]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	699b      	ldr	r3, [r3, #24]
 8004210:	623b      	str	r3, [r7, #32]
 8004212:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004222:	601a      	str	r2, [r3, #0]
 8004224:	e198      	b.n	8004558 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800422a:	2b01      	cmp	r3, #1
 800422c:	d11b      	bne.n	8004266 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800423c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800423e:	2300      	movs	r3, #0
 8004240:	61fb      	str	r3, [r7, #28]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	695b      	ldr	r3, [r3, #20]
 8004248:	61fb      	str	r3, [r7, #28]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	699b      	ldr	r3, [r3, #24]
 8004250:	61fb      	str	r3, [r7, #28]
 8004252:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004262:	601a      	str	r2, [r3, #0]
 8004264:	e178      	b.n	8004558 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800426a:	2b02      	cmp	r3, #2
 800426c:	d11b      	bne.n	80042a6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800427c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800428c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800428e:	2300      	movs	r3, #0
 8004290:	61bb      	str	r3, [r7, #24]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	695b      	ldr	r3, [r3, #20]
 8004298:	61bb      	str	r3, [r7, #24]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	699b      	ldr	r3, [r3, #24]
 80042a0:	61bb      	str	r3, [r7, #24]
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	e158      	b.n	8004558 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80042b4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042b6:	2300      	movs	r3, #0
 80042b8:	617b      	str	r3, [r7, #20]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	617b      	str	r3, [r7, #20]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	699b      	ldr	r3, [r3, #24]
 80042c8:	617b      	str	r3, [r7, #20]
 80042ca:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80042cc:	e144      	b.n	8004558 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042d2:	2b03      	cmp	r3, #3
 80042d4:	f200 80f1 	bhi.w	80044ba <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d123      	bne.n	8004328 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042e2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80042e4:	68f8      	ldr	r0, [r7, #12]
 80042e6:	f000 fd79 	bl	8004ddc <I2C_WaitOnRXNEFlagUntilTimeout>
 80042ea:	4603      	mov	r3, r0
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d001      	beq.n	80042f4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e145      	b.n	8004580 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	691a      	ldr	r2, [r3, #16]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042fe:	b2d2      	uxtb	r2, r2
 8004300:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004306:	1c5a      	adds	r2, r3, #1
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004310:	3b01      	subs	r3, #1
 8004312:	b29a      	uxth	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800431c:	b29b      	uxth	r3, r3
 800431e:	3b01      	subs	r3, #1
 8004320:	b29a      	uxth	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004326:	e117      	b.n	8004558 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800432c:	2b02      	cmp	r3, #2
 800432e:	d14e      	bne.n	80043ce <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004332:	9300      	str	r3, [sp, #0]
 8004334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004336:	2200      	movs	r2, #0
 8004338:	4906      	ldr	r1, [pc, #24]	@ (8004354 <HAL_I2C_Master_Receive+0x22c>)
 800433a:	68f8      	ldr	r0, [r7, #12]
 800433c:	f000 fba4 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d008      	beq.n	8004358 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e11a      	b.n	8004580 <HAL_I2C_Master_Receive+0x458>
 800434a:	bf00      	nop
 800434c:	00100002 	.word	0x00100002
 8004350:	ffff0000 	.word	0xffff0000
 8004354:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004366:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	691a      	ldr	r2, [r3, #16]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004372:	b2d2      	uxtb	r2, r2
 8004374:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437a:	1c5a      	adds	r2, r3, #1
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004384:	3b01      	subs	r3, #1
 8004386:	b29a      	uxth	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004390:	b29b      	uxth	r3, r3
 8004392:	3b01      	subs	r3, #1
 8004394:	b29a      	uxth	r2, r3
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	691a      	ldr	r2, [r3, #16]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a4:	b2d2      	uxtb	r2, r2
 80043a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ac:	1c5a      	adds	r2, r3, #1
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043b6:	3b01      	subs	r3, #1
 80043b8:	b29a      	uxth	r2, r3
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	3b01      	subs	r3, #1
 80043c6:	b29a      	uxth	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80043cc:	e0c4      	b.n	8004558 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d0:	9300      	str	r3, [sp, #0]
 80043d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043d4:	2200      	movs	r2, #0
 80043d6:	496c      	ldr	r1, [pc, #432]	@ (8004588 <HAL_I2C_Master_Receive+0x460>)
 80043d8:	68f8      	ldr	r0, [r7, #12]
 80043da:	f000 fb55 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 80043de:	4603      	mov	r3, r0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d001      	beq.n	80043e8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e0cb      	b.n	8004580 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	691a      	ldr	r2, [r3, #16]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004402:	b2d2      	uxtb	r2, r2
 8004404:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800440a:	1c5a      	adds	r2, r3, #1
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004414:	3b01      	subs	r3, #1
 8004416:	b29a      	uxth	r2, r3
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004420:	b29b      	uxth	r3, r3
 8004422:	3b01      	subs	r3, #1
 8004424:	b29a      	uxth	r2, r3
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800442a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442c:	9300      	str	r3, [sp, #0]
 800442e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004430:	2200      	movs	r2, #0
 8004432:	4955      	ldr	r1, [pc, #340]	@ (8004588 <HAL_I2C_Master_Receive+0x460>)
 8004434:	68f8      	ldr	r0, [r7, #12]
 8004436:	f000 fb27 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d001      	beq.n	8004444 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e09d      	b.n	8004580 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004452:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	691a      	ldr	r2, [r3, #16]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800445e:	b2d2      	uxtb	r2, r2
 8004460:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004466:	1c5a      	adds	r2, r3, #1
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004470:	3b01      	subs	r3, #1
 8004472:	b29a      	uxth	r2, r3
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800447c:	b29b      	uxth	r3, r3
 800447e:	3b01      	subs	r3, #1
 8004480:	b29a      	uxth	r2, r3
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	691a      	ldr	r2, [r3, #16]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004490:	b2d2      	uxtb	r2, r2
 8004492:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004498:	1c5a      	adds	r2, r3, #1
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044a2:	3b01      	subs	r3, #1
 80044a4:	b29a      	uxth	r2, r3
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	3b01      	subs	r3, #1
 80044b2:	b29a      	uxth	r2, r3
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80044b8:	e04e      	b.n	8004558 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044bc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80044be:	68f8      	ldr	r0, [r7, #12]
 80044c0:	f000 fc8c 	bl	8004ddc <I2C_WaitOnRXNEFlagUntilTimeout>
 80044c4:	4603      	mov	r3, r0
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d001      	beq.n	80044ce <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e058      	b.n	8004580 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	691a      	ldr	r2, [r3, #16]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d8:	b2d2      	uxtb	r2, r2
 80044da:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e0:	1c5a      	adds	r2, r3, #1
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ea:	3b01      	subs	r3, #1
 80044ec:	b29a      	uxth	r2, r3
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	3b01      	subs	r3, #1
 80044fa:	b29a      	uxth	r2, r3
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	695b      	ldr	r3, [r3, #20]
 8004506:	f003 0304 	and.w	r3, r3, #4
 800450a:	2b04      	cmp	r3, #4
 800450c:	d124      	bne.n	8004558 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004512:	2b03      	cmp	r3, #3
 8004514:	d107      	bne.n	8004526 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004524:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	691a      	ldr	r2, [r3, #16]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004530:	b2d2      	uxtb	r2, r2
 8004532:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004538:	1c5a      	adds	r2, r3, #1
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004542:	3b01      	subs	r3, #1
 8004544:	b29a      	uxth	r2, r3
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800454e:	b29b      	uxth	r3, r3
 8004550:	3b01      	subs	r3, #1
 8004552:	b29a      	uxth	r2, r3
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800455c:	2b00      	cmp	r3, #0
 800455e:	f47f aeb6 	bne.w	80042ce <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2220      	movs	r2, #32
 8004566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800457a:	2300      	movs	r3, #0
 800457c:	e000      	b.n	8004580 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800457e:	2302      	movs	r3, #2
  }
}
 8004580:	4618      	mov	r0, r3
 8004582:	3728      	adds	r7, #40	@ 0x28
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}
 8004588:	00010004 	.word	0x00010004

0800458c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b08a      	sub	sp, #40	@ 0x28
 8004590:	af02      	add	r7, sp, #8
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	607a      	str	r2, [r7, #4]
 8004596:	603b      	str	r3, [r7, #0]
 8004598:	460b      	mov	r3, r1
 800459a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800459c:	f7ff f888 	bl	80036b0 <HAL_GetTick>
 80045a0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80045a2:	2300      	movs	r3, #0
 80045a4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b20      	cmp	r3, #32
 80045b0:	f040 8111 	bne.w	80047d6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	9300      	str	r3, [sp, #0]
 80045b8:	2319      	movs	r3, #25
 80045ba:	2201      	movs	r2, #1
 80045bc:	4988      	ldr	r1, [pc, #544]	@ (80047e0 <HAL_I2C_IsDeviceReady+0x254>)
 80045be:	68f8      	ldr	r0, [r7, #12]
 80045c0:	f000 fa62 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d001      	beq.n	80045ce <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80045ca:	2302      	movs	r3, #2
 80045cc:	e104      	b.n	80047d8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d101      	bne.n	80045dc <HAL_I2C_IsDeviceReady+0x50>
 80045d8:	2302      	movs	r3, #2
 80045da:	e0fd      	b.n	80047d8 <HAL_I2C_IsDeviceReady+0x24c>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 0301 	and.w	r3, r3, #1
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d007      	beq.n	8004602 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f042 0201 	orr.w	r2, r2, #1
 8004600:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004610:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2224      	movs	r2, #36	@ 0x24
 8004616:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2200      	movs	r2, #0
 800461e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	4a70      	ldr	r2, [pc, #448]	@ (80047e4 <HAL_I2C_IsDeviceReady+0x258>)
 8004624:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004634:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	9300      	str	r3, [sp, #0]
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2200      	movs	r2, #0
 800463e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004642:	68f8      	ldr	r0, [r7, #12]
 8004644:	f000 fa20 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00d      	beq.n	800466a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004658:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800465c:	d103      	bne.n	8004666 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004664:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e0b6      	b.n	80047d8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800466a:	897b      	ldrh	r3, [r7, #10]
 800466c:	b2db      	uxtb	r3, r3
 800466e:	461a      	mov	r2, r3
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004678:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800467a:	f7ff f819 	bl	80036b0 <HAL_GetTick>
 800467e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	695b      	ldr	r3, [r3, #20]
 8004686:	f003 0302 	and.w	r3, r3, #2
 800468a:	2b02      	cmp	r3, #2
 800468c:	bf0c      	ite	eq
 800468e:	2301      	moveq	r3, #1
 8004690:	2300      	movne	r3, #0
 8004692:	b2db      	uxtb	r3, r3
 8004694:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	695b      	ldr	r3, [r3, #20]
 800469c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046a4:	bf0c      	ite	eq
 80046a6:	2301      	moveq	r3, #1
 80046a8:	2300      	movne	r3, #0
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80046ae:	e025      	b.n	80046fc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80046b0:	f7fe fffe 	bl	80036b0 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	683a      	ldr	r2, [r7, #0]
 80046bc:	429a      	cmp	r2, r3
 80046be:	d302      	bcc.n	80046c6 <HAL_I2C_IsDeviceReady+0x13a>
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d103      	bne.n	80046ce <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	22a0      	movs	r2, #160	@ 0xa0
 80046ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	695b      	ldr	r3, [r3, #20]
 80046d4:	f003 0302 	and.w	r3, r3, #2
 80046d8:	2b02      	cmp	r3, #2
 80046da:	bf0c      	ite	eq
 80046dc:	2301      	moveq	r3, #1
 80046de:	2300      	movne	r3, #0
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	695b      	ldr	r3, [r3, #20]
 80046ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046f2:	bf0c      	ite	eq
 80046f4:	2301      	moveq	r3, #1
 80046f6:	2300      	movne	r3, #0
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004702:	b2db      	uxtb	r3, r3
 8004704:	2ba0      	cmp	r3, #160	@ 0xa0
 8004706:	d005      	beq.n	8004714 <HAL_I2C_IsDeviceReady+0x188>
 8004708:	7dfb      	ldrb	r3, [r7, #23]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d102      	bne.n	8004714 <HAL_I2C_IsDeviceReady+0x188>
 800470e:	7dbb      	ldrb	r3, [r7, #22]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d0cd      	beq.n	80046b0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2220      	movs	r2, #32
 8004718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	695b      	ldr	r3, [r3, #20]
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b02      	cmp	r3, #2
 8004728:	d129      	bne.n	800477e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004738:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800473a:	2300      	movs	r3, #0
 800473c:	613b      	str	r3, [r7, #16]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	695b      	ldr	r3, [r3, #20]
 8004744:	613b      	str	r3, [r7, #16]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	699b      	ldr	r3, [r3, #24]
 800474c:	613b      	str	r3, [r7, #16]
 800474e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004750:	69fb      	ldr	r3, [r7, #28]
 8004752:	9300      	str	r3, [sp, #0]
 8004754:	2319      	movs	r3, #25
 8004756:	2201      	movs	r2, #1
 8004758:	4921      	ldr	r1, [pc, #132]	@ (80047e0 <HAL_I2C_IsDeviceReady+0x254>)
 800475a:	68f8      	ldr	r0, [r7, #12]
 800475c:	f000 f994 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d001      	beq.n	800476a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e036      	b.n	80047d8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2220      	movs	r2, #32
 800476e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800477a:	2300      	movs	r3, #0
 800477c:	e02c      	b.n	80047d8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800478c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004796:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	9300      	str	r3, [sp, #0]
 800479c:	2319      	movs	r3, #25
 800479e:	2201      	movs	r2, #1
 80047a0:	490f      	ldr	r1, [pc, #60]	@ (80047e0 <HAL_I2C_IsDeviceReady+0x254>)
 80047a2:	68f8      	ldr	r0, [r7, #12]
 80047a4:	f000 f970 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 80047a8:	4603      	mov	r3, r0
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d001      	beq.n	80047b2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e012      	b.n	80047d8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80047b2:	69bb      	ldr	r3, [r7, #24]
 80047b4:	3301      	adds	r3, #1
 80047b6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80047b8:	69ba      	ldr	r2, [r7, #24]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	429a      	cmp	r2, r3
 80047be:	f4ff af32 	bcc.w	8004626 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2220      	movs	r2, #32
 80047c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e000      	b.n	80047d8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80047d6:	2302      	movs	r3, #2
  }
}
 80047d8:	4618      	mov	r0, r3
 80047da:	3720      	adds	r7, #32
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}
 80047e0:	00100002 	.word	0x00100002
 80047e4:	ffff0000 	.word	0xffff0000

080047e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b088      	sub	sp, #32
 80047ec:	af02      	add	r7, sp, #8
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	607a      	str	r2, [r7, #4]
 80047f2:	603b      	str	r3, [r7, #0]
 80047f4:	460b      	mov	r3, r1
 80047f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	2b08      	cmp	r3, #8
 8004802:	d006      	beq.n	8004812 <I2C_MasterRequestWrite+0x2a>
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	2b01      	cmp	r3, #1
 8004808:	d003      	beq.n	8004812 <I2C_MasterRequestWrite+0x2a>
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004810:	d108      	bne.n	8004824 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004820:	601a      	str	r2, [r3, #0]
 8004822:	e00b      	b.n	800483c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004828:	2b12      	cmp	r3, #18
 800482a:	d107      	bne.n	800483c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800483a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	9300      	str	r3, [sp, #0]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2200      	movs	r2, #0
 8004844:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004848:	68f8      	ldr	r0, [r7, #12]
 800484a:	f000 f91d 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 800484e:	4603      	mov	r3, r0
 8004850:	2b00      	cmp	r3, #0
 8004852:	d00d      	beq.n	8004870 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800485e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004862:	d103      	bne.n	800486c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800486a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800486c:	2303      	movs	r3, #3
 800486e:	e035      	b.n	80048dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	691b      	ldr	r3, [r3, #16]
 8004874:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004878:	d108      	bne.n	800488c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800487a:	897b      	ldrh	r3, [r7, #10]
 800487c:	b2db      	uxtb	r3, r3
 800487e:	461a      	mov	r2, r3
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004888:	611a      	str	r2, [r3, #16]
 800488a:	e01b      	b.n	80048c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800488c:	897b      	ldrh	r3, [r7, #10]
 800488e:	11db      	asrs	r3, r3, #7
 8004890:	b2db      	uxtb	r3, r3
 8004892:	f003 0306 	and.w	r3, r3, #6
 8004896:	b2db      	uxtb	r3, r3
 8004898:	f063 030f 	orn	r3, r3, #15
 800489c:	b2da      	uxtb	r2, r3
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	490e      	ldr	r1, [pc, #56]	@ (80048e4 <I2C_MasterRequestWrite+0xfc>)
 80048aa:	68f8      	ldr	r0, [r7, #12]
 80048ac:	f000 f966 	bl	8004b7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d001      	beq.n	80048ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e010      	b.n	80048dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80048ba:	897b      	ldrh	r3, [r7, #10]
 80048bc:	b2da      	uxtb	r2, r3
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	4907      	ldr	r1, [pc, #28]	@ (80048e8 <I2C_MasterRequestWrite+0x100>)
 80048ca:	68f8      	ldr	r0, [r7, #12]
 80048cc:	f000 f956 	bl	8004b7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d001      	beq.n	80048da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e000      	b.n	80048dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80048da:	2300      	movs	r3, #0
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3718      	adds	r7, #24
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	00010008 	.word	0x00010008
 80048e8:	00010002 	.word	0x00010002

080048ec <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b088      	sub	sp, #32
 80048f0:	af02      	add	r7, sp, #8
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	607a      	str	r2, [r7, #4]
 80048f6:	603b      	str	r3, [r7, #0]
 80048f8:	460b      	mov	r3, r1
 80048fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004900:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004910:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	2b08      	cmp	r3, #8
 8004916:	d006      	beq.n	8004926 <I2C_MasterRequestRead+0x3a>
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	2b01      	cmp	r3, #1
 800491c:	d003      	beq.n	8004926 <I2C_MasterRequestRead+0x3a>
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004924:	d108      	bne.n	8004938 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004934:	601a      	str	r2, [r3, #0]
 8004936:	e00b      	b.n	8004950 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800493c:	2b11      	cmp	r3, #17
 800493e:	d107      	bne.n	8004950 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800494e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	9300      	str	r3, [sp, #0]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f000 f893 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 8004962:	4603      	mov	r3, r0
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00d      	beq.n	8004984 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004972:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004976:	d103      	bne.n	8004980 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800497e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e079      	b.n	8004a78 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800498c:	d108      	bne.n	80049a0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800498e:	897b      	ldrh	r3, [r7, #10]
 8004990:	b2db      	uxtb	r3, r3
 8004992:	f043 0301 	orr.w	r3, r3, #1
 8004996:	b2da      	uxtb	r2, r3
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	611a      	str	r2, [r3, #16]
 800499e:	e05f      	b.n	8004a60 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80049a0:	897b      	ldrh	r3, [r7, #10]
 80049a2:	11db      	asrs	r3, r3, #7
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	f003 0306 	and.w	r3, r3, #6
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	f063 030f 	orn	r3, r3, #15
 80049b0:	b2da      	uxtb	r2, r3
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	4930      	ldr	r1, [pc, #192]	@ (8004a80 <I2C_MasterRequestRead+0x194>)
 80049be:	68f8      	ldr	r0, [r7, #12]
 80049c0:	f000 f8dc 	bl	8004b7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d001      	beq.n	80049ce <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e054      	b.n	8004a78 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80049ce:	897b      	ldrh	r3, [r7, #10]
 80049d0:	b2da      	uxtb	r2, r3
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	4929      	ldr	r1, [pc, #164]	@ (8004a84 <I2C_MasterRequestRead+0x198>)
 80049de:	68f8      	ldr	r0, [r7, #12]
 80049e0:	f000 f8cc 	bl	8004b7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d001      	beq.n	80049ee <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e044      	b.n	8004a78 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049ee:	2300      	movs	r3, #0
 80049f0:	613b      	str	r3, [r7, #16]
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	695b      	ldr	r3, [r3, #20]
 80049f8:	613b      	str	r3, [r7, #16]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	699b      	ldr	r3, [r3, #24]
 8004a00:	613b      	str	r3, [r7, #16]
 8004a02:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a12:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	9300      	str	r3, [sp, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004a20:	68f8      	ldr	r0, [r7, #12]
 8004a22:	f000 f831 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 8004a26:	4603      	mov	r3, r0
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d00d      	beq.n	8004a48 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a3a:	d103      	bne.n	8004a44 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a42:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	e017      	b.n	8004a78 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004a48:	897b      	ldrh	r3, [r7, #10]
 8004a4a:	11db      	asrs	r3, r3, #7
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	f003 0306 	and.w	r3, r3, #6
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	f063 030e 	orn	r3, r3, #14
 8004a58:	b2da      	uxtb	r2, r3
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	4907      	ldr	r1, [pc, #28]	@ (8004a84 <I2C_MasterRequestRead+0x198>)
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	f000 f888 	bl	8004b7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d001      	beq.n	8004a76 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e000      	b.n	8004a78 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004a76:	2300      	movs	r3, #0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3718      	adds	r7, #24
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	00010008 	.word	0x00010008
 8004a84:	00010002 	.word	0x00010002

08004a88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	603b      	str	r3, [r7, #0]
 8004a94:	4613      	mov	r3, r2
 8004a96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a98:	e048      	b.n	8004b2c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004aa0:	d044      	beq.n	8004b2c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aa2:	f7fe fe05 	bl	80036b0 <HAL_GetTick>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	1ad3      	subs	r3, r2, r3
 8004aac:	683a      	ldr	r2, [r7, #0]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d302      	bcc.n	8004ab8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d139      	bne.n	8004b2c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	0c1b      	lsrs	r3, r3, #16
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d10d      	bne.n	8004ade <I2C_WaitOnFlagUntilTimeout+0x56>
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	695b      	ldr	r3, [r3, #20]
 8004ac8:	43da      	mvns	r2, r3
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	4013      	ands	r3, r2
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	bf0c      	ite	eq
 8004ad4:	2301      	moveq	r3, #1
 8004ad6:	2300      	movne	r3, #0
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	461a      	mov	r2, r3
 8004adc:	e00c      	b.n	8004af8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	699b      	ldr	r3, [r3, #24]
 8004ae4:	43da      	mvns	r2, r3
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	4013      	ands	r3, r2
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	bf0c      	ite	eq
 8004af0:	2301      	moveq	r3, #1
 8004af2:	2300      	movne	r3, #0
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	461a      	mov	r2, r3
 8004af8:	79fb      	ldrb	r3, [r7, #7]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d116      	bne.n	8004b2c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2200      	movs	r2, #0
 8004b02:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2220      	movs	r2, #32
 8004b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b18:	f043 0220 	orr.w	r2, r3, #32
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e023      	b.n	8004b74 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	0c1b      	lsrs	r3, r3, #16
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d10d      	bne.n	8004b52 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	695b      	ldr	r3, [r3, #20]
 8004b3c:	43da      	mvns	r2, r3
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	4013      	ands	r3, r2
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	bf0c      	ite	eq
 8004b48:	2301      	moveq	r3, #1
 8004b4a:	2300      	movne	r3, #0
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	461a      	mov	r2, r3
 8004b50:	e00c      	b.n	8004b6c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	699b      	ldr	r3, [r3, #24]
 8004b58:	43da      	mvns	r2, r3
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	bf0c      	ite	eq
 8004b64:	2301      	moveq	r3, #1
 8004b66:	2300      	movne	r3, #0
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	79fb      	ldrb	r3, [r7, #7]
 8004b6e:	429a      	cmp	r2, r3
 8004b70:	d093      	beq.n	8004a9a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b72:	2300      	movs	r3, #0
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3710      	adds	r7, #16
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b084      	sub	sp, #16
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	60f8      	str	r0, [r7, #12]
 8004b84:	60b9      	str	r1, [r7, #8]
 8004b86:	607a      	str	r2, [r7, #4]
 8004b88:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b8a:	e071      	b.n	8004c70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	695b      	ldr	r3, [r3, #20]
 8004b92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b9a:	d123      	bne.n	8004be4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004baa:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004bb4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2220      	movs	r2, #32
 8004bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd0:	f043 0204 	orr.w	r2, r3, #4
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e067      	b.n	8004cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004bea:	d041      	beq.n	8004c70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bec:	f7fe fd60 	bl	80036b0 <HAL_GetTick>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	1ad3      	subs	r3, r2, r3
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d302      	bcc.n	8004c02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d136      	bne.n	8004c70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	0c1b      	lsrs	r3, r3, #16
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d10c      	bne.n	8004c26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	43da      	mvns	r2, r3
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	4013      	ands	r3, r2
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	bf14      	ite	ne
 8004c1e:	2301      	movne	r3, #1
 8004c20:	2300      	moveq	r3, #0
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	e00b      	b.n	8004c3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	43da      	mvns	r2, r3
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	4013      	ands	r3, r2
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	bf14      	ite	ne
 8004c38:	2301      	movne	r3, #1
 8004c3a:	2300      	moveq	r3, #0
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d016      	beq.n	8004c70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2200      	movs	r2, #0
 8004c46:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2220      	movs	r2, #32
 8004c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c5c:	f043 0220 	orr.w	r2, r3, #32
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2200      	movs	r2, #0
 8004c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e021      	b.n	8004cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	0c1b      	lsrs	r3, r3, #16
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d10c      	bne.n	8004c94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	43da      	mvns	r2, r3
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	4013      	ands	r3, r2
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	bf14      	ite	ne
 8004c8c:	2301      	movne	r3, #1
 8004c8e:	2300      	moveq	r3, #0
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	e00b      	b.n	8004cac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	699b      	ldr	r3, [r3, #24]
 8004c9a:	43da      	mvns	r2, r3
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	b29b      	uxth	r3, r3
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	bf14      	ite	ne
 8004ca6:	2301      	movne	r3, #1
 8004ca8:	2300      	moveq	r3, #0
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	f47f af6d 	bne.w	8004b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3710      	adds	r7, #16
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cc8:	e034      	b.n	8004d34 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004cca:	68f8      	ldr	r0, [r7, #12]
 8004ccc:	f000 f8e3 	bl	8004e96 <I2C_IsAcknowledgeFailed>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d001      	beq.n	8004cda <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e034      	b.n	8004d44 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ce0:	d028      	beq.n	8004d34 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ce2:	f7fe fce5 	bl	80036b0 <HAL_GetTick>
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	1ad3      	subs	r3, r2, r3
 8004cec:	68ba      	ldr	r2, [r7, #8]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d302      	bcc.n	8004cf8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d11d      	bne.n	8004d34 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d02:	2b80      	cmp	r3, #128	@ 0x80
 8004d04:	d016      	beq.n	8004d34 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2220      	movs	r2, #32
 8004d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2200      	movs	r2, #0
 8004d18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d20:	f043 0220 	orr.w	r2, r3, #32
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e007      	b.n	8004d44 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	695b      	ldr	r3, [r3, #20]
 8004d3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d3e:	2b80      	cmp	r3, #128	@ 0x80
 8004d40:	d1c3      	bne.n	8004cca <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d42:	2300      	movs	r3, #0
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3710      	adds	r7, #16
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}

08004d4c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	60f8      	str	r0, [r7, #12]
 8004d54:	60b9      	str	r1, [r7, #8]
 8004d56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d58:	e034      	b.n	8004dc4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d5a:	68f8      	ldr	r0, [r7, #12]
 8004d5c:	f000 f89b 	bl	8004e96 <I2C_IsAcknowledgeFailed>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d001      	beq.n	8004d6a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e034      	b.n	8004dd4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d70:	d028      	beq.n	8004dc4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d72:	f7fe fc9d 	bl	80036b0 <HAL_GetTick>
 8004d76:	4602      	mov	r2, r0
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	1ad3      	subs	r3, r2, r3
 8004d7c:	68ba      	ldr	r2, [r7, #8]
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d302      	bcc.n	8004d88 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d11d      	bne.n	8004dc4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	695b      	ldr	r3, [r3, #20]
 8004d8e:	f003 0304 	and.w	r3, r3, #4
 8004d92:	2b04      	cmp	r3, #4
 8004d94:	d016      	beq.n	8004dc4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2220      	movs	r2, #32
 8004da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004db0:	f043 0220 	orr.w	r2, r3, #32
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e007      	b.n	8004dd4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	695b      	ldr	r3, [r3, #20]
 8004dca:	f003 0304 	and.w	r3, r3, #4
 8004dce:	2b04      	cmp	r3, #4
 8004dd0:	d1c3      	bne.n	8004d5a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004dd2:	2300      	movs	r3, #0
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3710      	adds	r7, #16
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004de8:	e049      	b.n	8004e7e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	695b      	ldr	r3, [r3, #20]
 8004df0:	f003 0310 	and.w	r3, r3, #16
 8004df4:	2b10      	cmp	r3, #16
 8004df6:	d119      	bne.n	8004e2c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f06f 0210 	mvn.w	r2, #16
 8004e00:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2200      	movs	r2, #0
 8004e06:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2220      	movs	r2, #32
 8004e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2200      	movs	r2, #0
 8004e24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e030      	b.n	8004e8e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e2c:	f7fe fc40 	bl	80036b0 <HAL_GetTick>
 8004e30:	4602      	mov	r2, r0
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	68ba      	ldr	r2, [r7, #8]
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d302      	bcc.n	8004e42 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d11d      	bne.n	8004e7e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	695b      	ldr	r3, [r3, #20]
 8004e48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e4c:	2b40      	cmp	r3, #64	@ 0x40
 8004e4e:	d016      	beq.n	8004e7e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2200      	movs	r2, #0
 8004e54:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2220      	movs	r2, #32
 8004e5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2200      	movs	r2, #0
 8004e62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e6a:	f043 0220 	orr.w	r2, r3, #32
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e007      	b.n	8004e8e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	695b      	ldr	r3, [r3, #20]
 8004e84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e88:	2b40      	cmp	r3, #64	@ 0x40
 8004e8a:	d1ae      	bne.n	8004dea <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e8c:	2300      	movs	r3, #0
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3710      	adds	r7, #16
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}

08004e96 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004e96:	b480      	push	{r7}
 8004e98:	b083      	sub	sp, #12
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	695b      	ldr	r3, [r3, #20]
 8004ea4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ea8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004eac:	d11b      	bne.n	8004ee6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004eb6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2220      	movs	r2, #32
 8004ec2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ed2:	f043 0204 	orr.w	r2, r3, #4
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e000      	b.n	8004ee8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004ee6:	2300      	movs	r3, #0
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr

08004ef4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b086      	sub	sp, #24
 8004ef8:	af02      	add	r7, sp, #8
 8004efa:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e101      	b.n	800510a <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d106      	bne.n	8004f26 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f006 fd2b 	bl	800b97c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2203      	movs	r2, #3
 8004f2a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f34:	d102      	bne.n	8004f3c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4618      	mov	r0, r3
 8004f42:	f003 f8c2 	bl	80080ca <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6818      	ldr	r0, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	7c1a      	ldrb	r2, [r3, #16]
 8004f4e:	f88d 2000 	strb.w	r2, [sp]
 8004f52:	3304      	adds	r3, #4
 8004f54:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f56:	f002 ffa1 	bl	8007e9c <USB_CoreInit>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d005      	beq.n	8004f6c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2202      	movs	r2, #2
 8004f64:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e0ce      	b.n	800510a <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	2100      	movs	r1, #0
 8004f72:	4618      	mov	r0, r3
 8004f74:	f003 f8ba 	bl	80080ec <USB_SetCurrentMode>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d005      	beq.n	8004f8a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2202      	movs	r2, #2
 8004f82:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e0bf      	b.n	800510a <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	73fb      	strb	r3, [r7, #15]
 8004f8e:	e04a      	b.n	8005026 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004f90:	7bfa      	ldrb	r2, [r7, #15]
 8004f92:	6879      	ldr	r1, [r7, #4]
 8004f94:	4613      	mov	r3, r2
 8004f96:	00db      	lsls	r3, r3, #3
 8004f98:	4413      	add	r3, r2
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	440b      	add	r3, r1
 8004f9e:	3315      	adds	r3, #21
 8004fa0:	2201      	movs	r2, #1
 8004fa2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004fa4:	7bfa      	ldrb	r2, [r7, #15]
 8004fa6:	6879      	ldr	r1, [r7, #4]
 8004fa8:	4613      	mov	r3, r2
 8004faa:	00db      	lsls	r3, r3, #3
 8004fac:	4413      	add	r3, r2
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	440b      	add	r3, r1
 8004fb2:	3314      	adds	r3, #20
 8004fb4:	7bfa      	ldrb	r2, [r7, #15]
 8004fb6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004fb8:	7bfa      	ldrb	r2, [r7, #15]
 8004fba:	7bfb      	ldrb	r3, [r7, #15]
 8004fbc:	b298      	uxth	r0, r3
 8004fbe:	6879      	ldr	r1, [r7, #4]
 8004fc0:	4613      	mov	r3, r2
 8004fc2:	00db      	lsls	r3, r3, #3
 8004fc4:	4413      	add	r3, r2
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	440b      	add	r3, r1
 8004fca:	332e      	adds	r3, #46	@ 0x2e
 8004fcc:	4602      	mov	r2, r0
 8004fce:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004fd0:	7bfa      	ldrb	r2, [r7, #15]
 8004fd2:	6879      	ldr	r1, [r7, #4]
 8004fd4:	4613      	mov	r3, r2
 8004fd6:	00db      	lsls	r3, r3, #3
 8004fd8:	4413      	add	r3, r2
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	440b      	add	r3, r1
 8004fde:	3318      	adds	r3, #24
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004fe4:	7bfa      	ldrb	r2, [r7, #15]
 8004fe6:	6879      	ldr	r1, [r7, #4]
 8004fe8:	4613      	mov	r3, r2
 8004fea:	00db      	lsls	r3, r3, #3
 8004fec:	4413      	add	r3, r2
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	440b      	add	r3, r1
 8004ff2:	331c      	adds	r3, #28
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004ff8:	7bfa      	ldrb	r2, [r7, #15]
 8004ffa:	6879      	ldr	r1, [r7, #4]
 8004ffc:	4613      	mov	r3, r2
 8004ffe:	00db      	lsls	r3, r3, #3
 8005000:	4413      	add	r3, r2
 8005002:	009b      	lsls	r3, r3, #2
 8005004:	440b      	add	r3, r1
 8005006:	3320      	adds	r3, #32
 8005008:	2200      	movs	r2, #0
 800500a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800500c:	7bfa      	ldrb	r2, [r7, #15]
 800500e:	6879      	ldr	r1, [r7, #4]
 8005010:	4613      	mov	r3, r2
 8005012:	00db      	lsls	r3, r3, #3
 8005014:	4413      	add	r3, r2
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	440b      	add	r3, r1
 800501a:	3324      	adds	r3, #36	@ 0x24
 800501c:	2200      	movs	r2, #0
 800501e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005020:	7bfb      	ldrb	r3, [r7, #15]
 8005022:	3301      	adds	r3, #1
 8005024:	73fb      	strb	r3, [r7, #15]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	791b      	ldrb	r3, [r3, #4]
 800502a:	7bfa      	ldrb	r2, [r7, #15]
 800502c:	429a      	cmp	r2, r3
 800502e:	d3af      	bcc.n	8004f90 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005030:	2300      	movs	r3, #0
 8005032:	73fb      	strb	r3, [r7, #15]
 8005034:	e044      	b.n	80050c0 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005036:	7bfa      	ldrb	r2, [r7, #15]
 8005038:	6879      	ldr	r1, [r7, #4]
 800503a:	4613      	mov	r3, r2
 800503c:	00db      	lsls	r3, r3, #3
 800503e:	4413      	add	r3, r2
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	440b      	add	r3, r1
 8005044:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005048:	2200      	movs	r2, #0
 800504a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800504c:	7bfa      	ldrb	r2, [r7, #15]
 800504e:	6879      	ldr	r1, [r7, #4]
 8005050:	4613      	mov	r3, r2
 8005052:	00db      	lsls	r3, r3, #3
 8005054:	4413      	add	r3, r2
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	440b      	add	r3, r1
 800505a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800505e:	7bfa      	ldrb	r2, [r7, #15]
 8005060:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005062:	7bfa      	ldrb	r2, [r7, #15]
 8005064:	6879      	ldr	r1, [r7, #4]
 8005066:	4613      	mov	r3, r2
 8005068:	00db      	lsls	r3, r3, #3
 800506a:	4413      	add	r3, r2
 800506c:	009b      	lsls	r3, r3, #2
 800506e:	440b      	add	r3, r1
 8005070:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005074:	2200      	movs	r2, #0
 8005076:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005078:	7bfa      	ldrb	r2, [r7, #15]
 800507a:	6879      	ldr	r1, [r7, #4]
 800507c:	4613      	mov	r3, r2
 800507e:	00db      	lsls	r3, r3, #3
 8005080:	4413      	add	r3, r2
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	440b      	add	r3, r1
 8005086:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800508a:	2200      	movs	r2, #0
 800508c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800508e:	7bfa      	ldrb	r2, [r7, #15]
 8005090:	6879      	ldr	r1, [r7, #4]
 8005092:	4613      	mov	r3, r2
 8005094:	00db      	lsls	r3, r3, #3
 8005096:	4413      	add	r3, r2
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	440b      	add	r3, r1
 800509c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80050a0:	2200      	movs	r2, #0
 80050a2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80050a4:	7bfa      	ldrb	r2, [r7, #15]
 80050a6:	6879      	ldr	r1, [r7, #4]
 80050a8:	4613      	mov	r3, r2
 80050aa:	00db      	lsls	r3, r3, #3
 80050ac:	4413      	add	r3, r2
 80050ae:	009b      	lsls	r3, r3, #2
 80050b0:	440b      	add	r3, r1
 80050b2:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80050b6:	2200      	movs	r2, #0
 80050b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050ba:	7bfb      	ldrb	r3, [r7, #15]
 80050bc:	3301      	adds	r3, #1
 80050be:	73fb      	strb	r3, [r7, #15]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	791b      	ldrb	r3, [r3, #4]
 80050c4:	7bfa      	ldrb	r2, [r7, #15]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d3b5      	bcc.n	8005036 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6818      	ldr	r0, [r3, #0]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	7c1a      	ldrb	r2, [r3, #16]
 80050d2:	f88d 2000 	strb.w	r2, [sp]
 80050d6:	3304      	adds	r3, #4
 80050d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80050da:	f003 f853 	bl	8008184 <USB_DevInit>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d005      	beq.n	80050f0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2202      	movs	r2, #2
 80050e8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	e00c      	b.n	800510a <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2201      	movs	r2, #1
 80050fa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4618      	mov	r0, r3
 8005104:	f004 f89d 	bl	8009242 <USB_DevDisconnect>

  return HAL_OK;
 8005108:	2300      	movs	r3, #0
}
 800510a:	4618      	mov	r0, r3
 800510c:	3710      	adds	r7, #16
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005112:	b580      	push	{r7, lr}
 8005114:	b084      	sub	sp, #16
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005126:	2b01      	cmp	r3, #1
 8005128:	d101      	bne.n	800512e <HAL_PCD_Start+0x1c>
 800512a:	2302      	movs	r3, #2
 800512c:	e022      	b.n	8005174 <HAL_PCD_Start+0x62>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2201      	movs	r2, #1
 8005132:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800513e:	2b00      	cmp	r3, #0
 8005140:	d009      	beq.n	8005156 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005146:	2b01      	cmp	r3, #1
 8005148:	d105      	bne.n	8005156 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800514e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4618      	mov	r0, r3
 800515c:	f002 ffa4 	bl	80080a8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4618      	mov	r0, r3
 8005166:	f004 f84b 	bl	8009200 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005172:	2300      	movs	r3, #0
}
 8005174:	4618      	mov	r0, r3
 8005176:	3710      	adds	r7, #16
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}

0800517c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800517c:	b590      	push	{r4, r7, lr}
 800517e:	b08d      	sub	sp, #52	@ 0x34
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800518a:	6a3b      	ldr	r3, [r7, #32]
 800518c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4618      	mov	r0, r3
 8005194:	f004 f909 	bl	80093aa <USB_GetMode>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	f040 848c 	bne.w	8005ab8 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4618      	mov	r0, r3
 80051a6:	f004 f86d 	bl	8009284 <USB_ReadInterrupts>
 80051aa:	4603      	mov	r3, r0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	f000 8482 	beq.w	8005ab6 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	0a1b      	lsrs	r3, r3, #8
 80051bc:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4618      	mov	r0, r3
 80051cc:	f004 f85a 	bl	8009284 <USB_ReadInterrupts>
 80051d0:	4603      	mov	r3, r0
 80051d2:	f003 0302 	and.w	r3, r3, #2
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d107      	bne.n	80051ea <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	695a      	ldr	r2, [r3, #20]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f002 0202 	and.w	r2, r2, #2
 80051e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4618      	mov	r0, r3
 80051f0:	f004 f848 	bl	8009284 <USB_ReadInterrupts>
 80051f4:	4603      	mov	r3, r0
 80051f6:	f003 0310 	and.w	r3, r3, #16
 80051fa:	2b10      	cmp	r3, #16
 80051fc:	d161      	bne.n	80052c2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	699a      	ldr	r2, [r3, #24]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f022 0210 	bic.w	r2, r2, #16
 800520c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800520e:	6a3b      	ldr	r3, [r7, #32]
 8005210:	6a1b      	ldr	r3, [r3, #32]
 8005212:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	f003 020f 	and.w	r2, r3, #15
 800521a:	4613      	mov	r3, r2
 800521c:	00db      	lsls	r3, r3, #3
 800521e:	4413      	add	r3, r2
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	4413      	add	r3, r2
 800522a:	3304      	adds	r3, #4
 800522c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800522e:	69bb      	ldr	r3, [r7, #24]
 8005230:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005234:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005238:	d124      	bne.n	8005284 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800523a:	69ba      	ldr	r2, [r7, #24]
 800523c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005240:	4013      	ands	r3, r2
 8005242:	2b00      	cmp	r3, #0
 8005244:	d035      	beq.n	80052b2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800524a:	69bb      	ldr	r3, [r7, #24]
 800524c:	091b      	lsrs	r3, r3, #4
 800524e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005250:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005254:	b29b      	uxth	r3, r3
 8005256:	461a      	mov	r2, r3
 8005258:	6a38      	ldr	r0, [r7, #32]
 800525a:	f003 fe7f 	bl	8008f5c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	68da      	ldr	r2, [r3, #12]
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	091b      	lsrs	r3, r3, #4
 8005266:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800526a:	441a      	add	r2, r3
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	695a      	ldr	r2, [r3, #20]
 8005274:	69bb      	ldr	r3, [r7, #24]
 8005276:	091b      	lsrs	r3, r3, #4
 8005278:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800527c:	441a      	add	r2, r3
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	615a      	str	r2, [r3, #20]
 8005282:	e016      	b.n	80052b2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800528a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800528e:	d110      	bne.n	80052b2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005296:	2208      	movs	r2, #8
 8005298:	4619      	mov	r1, r3
 800529a:	6a38      	ldr	r0, [r7, #32]
 800529c:	f003 fe5e 	bl	8008f5c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	695a      	ldr	r2, [r3, #20]
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	091b      	lsrs	r3, r3, #4
 80052a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80052ac:	441a      	add	r2, r3
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	699a      	ldr	r2, [r3, #24]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f042 0210 	orr.w	r2, r2, #16
 80052c0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4618      	mov	r0, r3
 80052c8:	f003 ffdc 	bl	8009284 <USB_ReadInterrupts>
 80052cc:	4603      	mov	r3, r0
 80052ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80052d2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80052d6:	f040 80a7 	bne.w	8005428 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80052da:	2300      	movs	r3, #0
 80052dc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4618      	mov	r0, r3
 80052e4:	f003 ffe1 	bl	80092aa <USB_ReadDevAllOutEpInterrupt>
 80052e8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80052ea:	e099      	b.n	8005420 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80052ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ee:	f003 0301 	and.w	r3, r3, #1
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	f000 808e 	beq.w	8005414 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052fe:	b2d2      	uxtb	r2, r2
 8005300:	4611      	mov	r1, r2
 8005302:	4618      	mov	r0, r3
 8005304:	f004 f805 	bl	8009312 <USB_ReadDevOutEPInterrupt>
 8005308:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	f003 0301 	and.w	r3, r3, #1
 8005310:	2b00      	cmp	r3, #0
 8005312:	d00c      	beq.n	800532e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005316:	015a      	lsls	r2, r3, #5
 8005318:	69fb      	ldr	r3, [r7, #28]
 800531a:	4413      	add	r3, r2
 800531c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005320:	461a      	mov	r2, r3
 8005322:	2301      	movs	r3, #1
 8005324:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005326:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f000 fea3 	bl	8006074 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	f003 0308 	and.w	r3, r3, #8
 8005334:	2b00      	cmp	r3, #0
 8005336:	d00c      	beq.n	8005352 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800533a:	015a      	lsls	r2, r3, #5
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	4413      	add	r3, r2
 8005340:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005344:	461a      	mov	r2, r3
 8005346:	2308      	movs	r3, #8
 8005348:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800534a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800534c:	6878      	ldr	r0, [r7, #4]
 800534e:	f000 ff79 	bl	8006244 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	f003 0310 	and.w	r3, r3, #16
 8005358:	2b00      	cmp	r3, #0
 800535a:	d008      	beq.n	800536e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800535c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800535e:	015a      	lsls	r2, r3, #5
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	4413      	add	r3, r2
 8005364:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005368:	461a      	mov	r2, r3
 800536a:	2310      	movs	r3, #16
 800536c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	f003 0302 	and.w	r3, r3, #2
 8005374:	2b00      	cmp	r3, #0
 8005376:	d030      	beq.n	80053da <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005378:	6a3b      	ldr	r3, [r7, #32]
 800537a:	695b      	ldr	r3, [r3, #20]
 800537c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005380:	2b80      	cmp	r3, #128	@ 0x80
 8005382:	d109      	bne.n	8005398 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	69fa      	ldr	r2, [r7, #28]
 800538e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005392:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005396:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005398:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800539a:	4613      	mov	r3, r2
 800539c:	00db      	lsls	r3, r3, #3
 800539e:	4413      	add	r3, r2
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	4413      	add	r3, r2
 80053aa:	3304      	adds	r3, #4
 80053ac:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	78db      	ldrb	r3, [r3, #3]
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d108      	bne.n	80053c8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	2200      	movs	r2, #0
 80053ba:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80053bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053be:	b2db      	uxtb	r3, r3
 80053c0:	4619      	mov	r1, r3
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f006 fbd6 	bl	800bb74 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80053c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ca:	015a      	lsls	r2, r3, #5
 80053cc:	69fb      	ldr	r3, [r7, #28]
 80053ce:	4413      	add	r3, r2
 80053d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053d4:	461a      	mov	r2, r3
 80053d6:	2302      	movs	r3, #2
 80053d8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	f003 0320 	and.w	r3, r3, #32
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d008      	beq.n	80053f6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80053e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053e6:	015a      	lsls	r2, r3, #5
 80053e8:	69fb      	ldr	r3, [r7, #28]
 80053ea:	4413      	add	r3, r2
 80053ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053f0:	461a      	mov	r2, r3
 80053f2:	2320      	movs	r3, #32
 80053f4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d009      	beq.n	8005414 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005402:	015a      	lsls	r2, r3, #5
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	4413      	add	r3, r2
 8005408:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800540c:	461a      	mov	r2, r3
 800540e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005412:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005416:	3301      	adds	r3, #1
 8005418:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800541a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800541c:	085b      	lsrs	r3, r3, #1
 800541e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005422:	2b00      	cmp	r3, #0
 8005424:	f47f af62 	bne.w	80052ec <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4618      	mov	r0, r3
 800542e:	f003 ff29 	bl	8009284 <USB_ReadInterrupts>
 8005432:	4603      	mov	r3, r0
 8005434:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005438:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800543c:	f040 80db 	bne.w	80055f6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4618      	mov	r0, r3
 8005446:	f003 ff4a 	bl	80092de <USB_ReadDevAllInEpInterrupt>
 800544a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800544c:	2300      	movs	r3, #0
 800544e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005450:	e0cd      	b.n	80055ee <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005454:	f003 0301 	and.w	r3, r3, #1
 8005458:	2b00      	cmp	r3, #0
 800545a:	f000 80c2 	beq.w	80055e2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005464:	b2d2      	uxtb	r2, r2
 8005466:	4611      	mov	r1, r2
 8005468:	4618      	mov	r0, r3
 800546a:	f003 ff70 	bl	800934e <USB_ReadDevInEPInterrupt>
 800546e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	f003 0301 	and.w	r3, r3, #1
 8005476:	2b00      	cmp	r3, #0
 8005478:	d057      	beq.n	800552a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800547a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800547c:	f003 030f 	and.w	r3, r3, #15
 8005480:	2201      	movs	r2, #1
 8005482:	fa02 f303 	lsl.w	r3, r2, r3
 8005486:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005488:	69fb      	ldr	r3, [r7, #28]
 800548a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800548e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	43db      	mvns	r3, r3
 8005494:	69f9      	ldr	r1, [r7, #28]
 8005496:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800549a:	4013      	ands	r3, r2
 800549c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800549e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a0:	015a      	lsls	r2, r3, #5
 80054a2:	69fb      	ldr	r3, [r7, #28]
 80054a4:	4413      	add	r3, r2
 80054a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054aa:	461a      	mov	r2, r3
 80054ac:	2301      	movs	r3, #1
 80054ae:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	799b      	ldrb	r3, [r3, #6]
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d132      	bne.n	800551e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80054b8:	6879      	ldr	r1, [r7, #4]
 80054ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054bc:	4613      	mov	r3, r2
 80054be:	00db      	lsls	r3, r3, #3
 80054c0:	4413      	add	r3, r2
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	440b      	add	r3, r1
 80054c6:	3320      	adds	r3, #32
 80054c8:	6819      	ldr	r1, [r3, #0]
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054ce:	4613      	mov	r3, r2
 80054d0:	00db      	lsls	r3, r3, #3
 80054d2:	4413      	add	r3, r2
 80054d4:	009b      	lsls	r3, r3, #2
 80054d6:	4403      	add	r3, r0
 80054d8:	331c      	adds	r3, #28
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4419      	add	r1, r3
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054e2:	4613      	mov	r3, r2
 80054e4:	00db      	lsls	r3, r3, #3
 80054e6:	4413      	add	r3, r2
 80054e8:	009b      	lsls	r3, r3, #2
 80054ea:	4403      	add	r3, r0
 80054ec:	3320      	adds	r3, #32
 80054ee:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80054f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d113      	bne.n	800551e <HAL_PCD_IRQHandler+0x3a2>
 80054f6:	6879      	ldr	r1, [r7, #4]
 80054f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054fa:	4613      	mov	r3, r2
 80054fc:	00db      	lsls	r3, r3, #3
 80054fe:	4413      	add	r3, r2
 8005500:	009b      	lsls	r3, r3, #2
 8005502:	440b      	add	r3, r1
 8005504:	3324      	adds	r3, #36	@ 0x24
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d108      	bne.n	800551e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6818      	ldr	r0, [r3, #0]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005516:	461a      	mov	r2, r3
 8005518:	2101      	movs	r1, #1
 800551a:	f003 ff77 	bl	800940c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800551e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005520:	b2db      	uxtb	r3, r3
 8005522:	4619      	mov	r1, r3
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f006 faaa 	bl	800ba7e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	f003 0308 	and.w	r3, r3, #8
 8005530:	2b00      	cmp	r3, #0
 8005532:	d008      	beq.n	8005546 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005536:	015a      	lsls	r2, r3, #5
 8005538:	69fb      	ldr	r3, [r7, #28]
 800553a:	4413      	add	r3, r2
 800553c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005540:	461a      	mov	r2, r3
 8005542:	2308      	movs	r3, #8
 8005544:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	f003 0310 	and.w	r3, r3, #16
 800554c:	2b00      	cmp	r3, #0
 800554e:	d008      	beq.n	8005562 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005552:	015a      	lsls	r2, r3, #5
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	4413      	add	r3, r2
 8005558:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800555c:	461a      	mov	r2, r3
 800555e:	2310      	movs	r3, #16
 8005560:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005568:	2b00      	cmp	r3, #0
 800556a:	d008      	beq.n	800557e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800556c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556e:	015a      	lsls	r2, r3, #5
 8005570:	69fb      	ldr	r3, [r7, #28]
 8005572:	4413      	add	r3, r2
 8005574:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005578:	461a      	mov	r2, r3
 800557a:	2340      	movs	r3, #64	@ 0x40
 800557c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	f003 0302 	and.w	r3, r3, #2
 8005584:	2b00      	cmp	r3, #0
 8005586:	d023      	beq.n	80055d0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005588:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800558a:	6a38      	ldr	r0, [r7, #32]
 800558c:	f002 ff5e 	bl	800844c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005590:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005592:	4613      	mov	r3, r2
 8005594:	00db      	lsls	r3, r3, #3
 8005596:	4413      	add	r3, r2
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	3310      	adds	r3, #16
 800559c:	687a      	ldr	r2, [r7, #4]
 800559e:	4413      	add	r3, r2
 80055a0:	3304      	adds	r3, #4
 80055a2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	78db      	ldrb	r3, [r3, #3]
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d108      	bne.n	80055be <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	2200      	movs	r2, #0
 80055b0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80055b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	4619      	mov	r1, r3
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	f006 faed 	bl	800bb98 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80055be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c0:	015a      	lsls	r2, r3, #5
 80055c2:	69fb      	ldr	r3, [r7, #28]
 80055c4:	4413      	add	r3, r2
 80055c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055ca:	461a      	mov	r2, r3
 80055cc:	2302      	movs	r3, #2
 80055ce:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d003      	beq.n	80055e2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80055da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f000 fcbd 	bl	8005f5c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80055e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e4:	3301      	adds	r3, #1
 80055e6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80055e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ea:	085b      	lsrs	r3, r3, #1
 80055ec:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80055ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	f47f af2e 	bne.w	8005452 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4618      	mov	r0, r3
 80055fc:	f003 fe42 	bl	8009284 <USB_ReadInterrupts>
 8005600:	4603      	mov	r3, r0
 8005602:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005606:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800560a:	d122      	bne.n	8005652 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	69fa      	ldr	r2, [r7, #28]
 8005616:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800561a:	f023 0301 	bic.w	r3, r3, #1
 800561e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005626:	2b01      	cmp	r3, #1
 8005628:	d108      	bne.n	800563c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005632:	2100      	movs	r1, #0
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f000 fea3 	bl	8006380 <HAL_PCDEx_LPM_Callback>
 800563a:	e002      	b.n	8005642 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f006 fa8b 	bl	800bb58 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	695a      	ldr	r2, [r3, #20]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005650:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4618      	mov	r0, r3
 8005658:	f003 fe14 	bl	8009284 <USB_ReadInterrupts>
 800565c:	4603      	mov	r3, r0
 800565e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005662:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005666:	d112      	bne.n	800568e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	f003 0301 	and.w	r3, r3, #1
 8005674:	2b01      	cmp	r3, #1
 8005676:	d102      	bne.n	800567e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f006 fa47 	bl	800bb0c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	695a      	ldr	r2, [r3, #20]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800568c:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4618      	mov	r0, r3
 8005694:	f003 fdf6 	bl	8009284 <USB_ReadInterrupts>
 8005698:	4603      	mov	r3, r0
 800569a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800569e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056a2:	f040 80b7 	bne.w	8005814 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	69fa      	ldr	r2, [r7, #28]
 80056b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80056b4:	f023 0301 	bic.w	r3, r3, #1
 80056b8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	2110      	movs	r1, #16
 80056c0:	4618      	mov	r0, r3
 80056c2:	f002 fec3 	bl	800844c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80056c6:	2300      	movs	r3, #0
 80056c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056ca:	e046      	b.n	800575a <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80056cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056ce:	015a      	lsls	r2, r3, #5
 80056d0:	69fb      	ldr	r3, [r7, #28]
 80056d2:	4413      	add	r3, r2
 80056d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056d8:	461a      	mov	r2, r3
 80056da:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80056de:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80056e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056e2:	015a      	lsls	r2, r3, #5
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	4413      	add	r3, r2
 80056e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056f0:	0151      	lsls	r1, r2, #5
 80056f2:	69fa      	ldr	r2, [r7, #28]
 80056f4:	440a      	add	r2, r1
 80056f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80056fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80056fe:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005702:	015a      	lsls	r2, r3, #5
 8005704:	69fb      	ldr	r3, [r7, #28]
 8005706:	4413      	add	r3, r2
 8005708:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800570c:	461a      	mov	r2, r3
 800570e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005712:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005716:	015a      	lsls	r2, r3, #5
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	4413      	add	r3, r2
 800571c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005724:	0151      	lsls	r1, r2, #5
 8005726:	69fa      	ldr	r2, [r7, #28]
 8005728:	440a      	add	r2, r1
 800572a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800572e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005732:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005736:	015a      	lsls	r2, r3, #5
 8005738:	69fb      	ldr	r3, [r7, #28]
 800573a:	4413      	add	r3, r2
 800573c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005744:	0151      	lsls	r1, r2, #5
 8005746:	69fa      	ldr	r2, [r7, #28]
 8005748:	440a      	add	r2, r1
 800574a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800574e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005752:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005756:	3301      	adds	r3, #1
 8005758:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	791b      	ldrb	r3, [r3, #4]
 800575e:	461a      	mov	r2, r3
 8005760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005762:	4293      	cmp	r3, r2
 8005764:	d3b2      	bcc.n	80056cc <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800576c:	69db      	ldr	r3, [r3, #28]
 800576e:	69fa      	ldr	r2, [r7, #28]
 8005770:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005774:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005778:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	7bdb      	ldrb	r3, [r3, #15]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d016      	beq.n	80057b0 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005788:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800578c:	69fa      	ldr	r2, [r7, #28]
 800578e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005792:	f043 030b 	orr.w	r3, r3, #11
 8005796:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057a2:	69fa      	ldr	r2, [r7, #28]
 80057a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057a8:	f043 030b 	orr.w	r3, r3, #11
 80057ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80057ae:	e015      	b.n	80057dc <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057b6:	695b      	ldr	r3, [r3, #20]
 80057b8:	69fa      	ldr	r2, [r7, #28]
 80057ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057be:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80057c2:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80057c6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80057c8:	69fb      	ldr	r3, [r7, #28]
 80057ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057ce:	691b      	ldr	r3, [r3, #16]
 80057d0:	69fa      	ldr	r2, [r7, #28]
 80057d2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057d6:	f043 030b 	orr.w	r3, r3, #11
 80057da:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	69fa      	ldr	r2, [r7, #28]
 80057e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057ea:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80057ee:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6818      	ldr	r0, [r3, #0]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80057fe:	461a      	mov	r2, r3
 8005800:	f003 fe04 	bl	800940c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	695a      	ldr	r2, [r3, #20]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005812:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4618      	mov	r0, r3
 800581a:	f003 fd33 	bl	8009284 <USB_ReadInterrupts>
 800581e:	4603      	mov	r3, r0
 8005820:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005824:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005828:	d123      	bne.n	8005872 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4618      	mov	r0, r3
 8005830:	f003 fdc9 	bl	80093c6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4618      	mov	r0, r3
 800583a:	f002 fe80 	bl	800853e <USB_GetDevSpeed>
 800583e:	4603      	mov	r3, r0
 8005840:	461a      	mov	r2, r3
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681c      	ldr	r4, [r3, #0]
 800584a:	f001 f9c9 	bl	8006be0 <HAL_RCC_GetHCLKFreq>
 800584e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005854:	461a      	mov	r2, r3
 8005856:	4620      	mov	r0, r4
 8005858:	f002 fb84 	bl	8007f64 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f006 f936 	bl	800bace <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	695a      	ldr	r2, [r3, #20]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005870:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4618      	mov	r0, r3
 8005878:	f003 fd04 	bl	8009284 <USB_ReadInterrupts>
 800587c:	4603      	mov	r3, r0
 800587e:	f003 0308 	and.w	r3, r3, #8
 8005882:	2b08      	cmp	r3, #8
 8005884:	d10a      	bne.n	800589c <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f006 f913 	bl	800bab2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	695a      	ldr	r2, [r3, #20]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f002 0208 	and.w	r2, r2, #8
 800589a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4618      	mov	r0, r3
 80058a2:	f003 fcef 	bl	8009284 <USB_ReadInterrupts>
 80058a6:	4603      	mov	r3, r0
 80058a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058ac:	2b80      	cmp	r3, #128	@ 0x80
 80058ae:	d123      	bne.n	80058f8 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80058b0:	6a3b      	ldr	r3, [r7, #32]
 80058b2:	699b      	ldr	r3, [r3, #24]
 80058b4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80058b8:	6a3b      	ldr	r3, [r7, #32]
 80058ba:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80058bc:	2301      	movs	r3, #1
 80058be:	627b      	str	r3, [r7, #36]	@ 0x24
 80058c0:	e014      	b.n	80058ec <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80058c2:	6879      	ldr	r1, [r7, #4]
 80058c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058c6:	4613      	mov	r3, r2
 80058c8:	00db      	lsls	r3, r3, #3
 80058ca:	4413      	add	r3, r2
 80058cc:	009b      	lsls	r3, r3, #2
 80058ce:	440b      	add	r3, r1
 80058d0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80058d4:	781b      	ldrb	r3, [r3, #0]
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d105      	bne.n	80058e6 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80058da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	4619      	mov	r1, r3
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 fb0a 	bl	8005efa <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80058e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e8:	3301      	adds	r3, #1
 80058ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	791b      	ldrb	r3, [r3, #4]
 80058f0:	461a      	mov	r2, r3
 80058f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d3e4      	bcc.n	80058c2 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4618      	mov	r0, r3
 80058fe:	f003 fcc1 	bl	8009284 <USB_ReadInterrupts>
 8005902:	4603      	mov	r3, r0
 8005904:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005908:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800590c:	d13c      	bne.n	8005988 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800590e:	2301      	movs	r3, #1
 8005910:	627b      	str	r3, [r7, #36]	@ 0x24
 8005912:	e02b      	b.n	800596c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005916:	015a      	lsls	r2, r3, #5
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	4413      	add	r3, r2
 800591c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005924:	6879      	ldr	r1, [r7, #4]
 8005926:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005928:	4613      	mov	r3, r2
 800592a:	00db      	lsls	r3, r3, #3
 800592c:	4413      	add	r3, r2
 800592e:	009b      	lsls	r3, r3, #2
 8005930:	440b      	add	r3, r1
 8005932:	3318      	adds	r3, #24
 8005934:	781b      	ldrb	r3, [r3, #0]
 8005936:	2b01      	cmp	r3, #1
 8005938:	d115      	bne.n	8005966 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800593a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800593c:	2b00      	cmp	r3, #0
 800593e:	da12      	bge.n	8005966 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005940:	6879      	ldr	r1, [r7, #4]
 8005942:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005944:	4613      	mov	r3, r2
 8005946:	00db      	lsls	r3, r3, #3
 8005948:	4413      	add	r3, r2
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	440b      	add	r3, r1
 800594e:	3317      	adds	r3, #23
 8005950:	2201      	movs	r2, #1
 8005952:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005956:	b2db      	uxtb	r3, r3
 8005958:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800595c:	b2db      	uxtb	r3, r3
 800595e:	4619      	mov	r1, r3
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f000 faca 	bl	8005efa <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005968:	3301      	adds	r3, #1
 800596a:	627b      	str	r3, [r7, #36]	@ 0x24
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	791b      	ldrb	r3, [r3, #4]
 8005970:	461a      	mov	r2, r3
 8005972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005974:	4293      	cmp	r3, r2
 8005976:	d3cd      	bcc.n	8005914 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	695a      	ldr	r2, [r3, #20]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005986:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4618      	mov	r0, r3
 800598e:	f003 fc79 	bl	8009284 <USB_ReadInterrupts>
 8005992:	4603      	mov	r3, r0
 8005994:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005998:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800599c:	d156      	bne.n	8005a4c <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800599e:	2301      	movs	r3, #1
 80059a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80059a2:	e045      	b.n	8005a30 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80059a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a6:	015a      	lsls	r2, r3, #5
 80059a8:	69fb      	ldr	r3, [r7, #28]
 80059aa:	4413      	add	r3, r2
 80059ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80059b4:	6879      	ldr	r1, [r7, #4]
 80059b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059b8:	4613      	mov	r3, r2
 80059ba:	00db      	lsls	r3, r3, #3
 80059bc:	4413      	add	r3, r2
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	440b      	add	r3, r1
 80059c2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80059c6:	781b      	ldrb	r3, [r3, #0]
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d12e      	bne.n	8005a2a <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80059cc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	da2b      	bge.n	8005a2a <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80059de:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d121      	bne.n	8005a2a <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80059e6:	6879      	ldr	r1, [r7, #4]
 80059e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059ea:	4613      	mov	r3, r2
 80059ec:	00db      	lsls	r3, r3, #3
 80059ee:	4413      	add	r3, r2
 80059f0:	009b      	lsls	r3, r3, #2
 80059f2:	440b      	add	r3, r1
 80059f4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80059f8:	2201      	movs	r2, #1
 80059fa:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80059fc:	6a3b      	ldr	r3, [r7, #32]
 80059fe:	699b      	ldr	r3, [r3, #24]
 8005a00:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a04:	6a3b      	ldr	r3, [r7, #32]
 8005a06:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005a08:	6a3b      	ldr	r3, [r7, #32]
 8005a0a:	695b      	ldr	r3, [r3, #20]
 8005a0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d10a      	bne.n	8005a2a <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	69fa      	ldr	r2, [r7, #28]
 8005a1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005a26:	6053      	str	r3, [r2, #4]
            break;
 8005a28:	e008      	b.n	8005a3c <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a2c:	3301      	adds	r3, #1
 8005a2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	791b      	ldrb	r3, [r3, #4]
 8005a34:	461a      	mov	r2, r3
 8005a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d3b3      	bcc.n	80059a4 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	695a      	ldr	r2, [r3, #20]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005a4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4618      	mov	r0, r3
 8005a52:	f003 fc17 	bl	8009284 <USB_ReadInterrupts>
 8005a56:	4603      	mov	r3, r0
 8005a58:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a60:	d10a      	bne.n	8005a78 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f006 f8aa 	bl	800bbbc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	695a      	ldr	r2, [r3, #20]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005a76:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f003 fc01 	bl	8009284 <USB_ReadInterrupts>
 8005a82:	4603      	mov	r3, r0
 8005a84:	f003 0304 	and.w	r3, r3, #4
 8005a88:	2b04      	cmp	r3, #4
 8005a8a:	d115      	bne.n	8005ab8 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005a94:	69bb      	ldr	r3, [r7, #24]
 8005a96:	f003 0304 	and.w	r3, r3, #4
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d002      	beq.n	8005aa4 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f006 f89a 	bl	800bbd8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	6859      	ldr	r1, [r3, #4]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	69ba      	ldr	r2, [r7, #24]
 8005ab0:	430a      	orrs	r2, r1
 8005ab2:	605a      	str	r2, [r3, #4]
 8005ab4:	e000      	b.n	8005ab8 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005ab6:	bf00      	nop
    }
  }
}
 8005ab8:	3734      	adds	r7, #52	@ 0x34
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd90      	pop	{r4, r7, pc}

08005abe <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005abe:	b580      	push	{r7, lr}
 8005ac0:	b082      	sub	sp, #8
 8005ac2:	af00      	add	r7, sp, #0
 8005ac4:	6078      	str	r0, [r7, #4]
 8005ac6:	460b      	mov	r3, r1
 8005ac8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d101      	bne.n	8005ad8 <HAL_PCD_SetAddress+0x1a>
 8005ad4:	2302      	movs	r3, #2
 8005ad6:	e012      	b.n	8005afe <HAL_PCD_SetAddress+0x40>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	78fa      	ldrb	r2, [r7, #3]
 8005ae4:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	78fa      	ldrb	r2, [r7, #3]
 8005aec:	4611      	mov	r1, r2
 8005aee:	4618      	mov	r0, r3
 8005af0:	f003 fb60 	bl	80091b4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2200      	movs	r2, #0
 8005af8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3708      	adds	r7, #8
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005b06:	b580      	push	{r7, lr}
 8005b08:	b084      	sub	sp, #16
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
 8005b0e:	4608      	mov	r0, r1
 8005b10:	4611      	mov	r1, r2
 8005b12:	461a      	mov	r2, r3
 8005b14:	4603      	mov	r3, r0
 8005b16:	70fb      	strb	r3, [r7, #3]
 8005b18:	460b      	mov	r3, r1
 8005b1a:	803b      	strh	r3, [r7, #0]
 8005b1c:	4613      	mov	r3, r2
 8005b1e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005b20:	2300      	movs	r3, #0
 8005b22:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005b24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	da0f      	bge.n	8005b4c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b2c:	78fb      	ldrb	r3, [r7, #3]
 8005b2e:	f003 020f 	and.w	r2, r3, #15
 8005b32:	4613      	mov	r3, r2
 8005b34:	00db      	lsls	r3, r3, #3
 8005b36:	4413      	add	r3, r2
 8005b38:	009b      	lsls	r3, r3, #2
 8005b3a:	3310      	adds	r3, #16
 8005b3c:	687a      	ldr	r2, [r7, #4]
 8005b3e:	4413      	add	r3, r2
 8005b40:	3304      	adds	r3, #4
 8005b42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2201      	movs	r2, #1
 8005b48:	705a      	strb	r2, [r3, #1]
 8005b4a:	e00f      	b.n	8005b6c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b4c:	78fb      	ldrb	r3, [r7, #3]
 8005b4e:	f003 020f 	and.w	r2, r3, #15
 8005b52:	4613      	mov	r3, r2
 8005b54:	00db      	lsls	r3, r3, #3
 8005b56:	4413      	add	r3, r2
 8005b58:	009b      	lsls	r3, r3, #2
 8005b5a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b5e:	687a      	ldr	r2, [r7, #4]
 8005b60:	4413      	add	r3, r2
 8005b62:	3304      	adds	r3, #4
 8005b64:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005b6c:	78fb      	ldrb	r3, [r7, #3]
 8005b6e:	f003 030f 	and.w	r3, r3, #15
 8005b72:	b2da      	uxtb	r2, r3
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005b78:	883b      	ldrh	r3, [r7, #0]
 8005b7a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	78ba      	ldrb	r2, [r7, #2]
 8005b86:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	785b      	ldrb	r3, [r3, #1]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d004      	beq.n	8005b9a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	781b      	ldrb	r3, [r3, #0]
 8005b94:	461a      	mov	r2, r3
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005b9a:	78bb      	ldrb	r3, [r7, #2]
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d102      	bne.n	8005ba6 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d101      	bne.n	8005bb4 <HAL_PCD_EP_Open+0xae>
 8005bb0:	2302      	movs	r3, #2
 8005bb2:	e00e      	b.n	8005bd2 <HAL_PCD_EP_Open+0xcc>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	68f9      	ldr	r1, [r7, #12]
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f002 fce0 	bl	8008588 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005bd0:	7afb      	ldrb	r3, [r7, #11]
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3710      	adds	r7, #16
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}

08005bda <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005bda:	b580      	push	{r7, lr}
 8005bdc:	b084      	sub	sp, #16
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
 8005be2:	460b      	mov	r3, r1
 8005be4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005be6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	da0f      	bge.n	8005c0e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005bee:	78fb      	ldrb	r3, [r7, #3]
 8005bf0:	f003 020f 	and.w	r2, r3, #15
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	00db      	lsls	r3, r3, #3
 8005bf8:	4413      	add	r3, r2
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	3310      	adds	r3, #16
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	4413      	add	r3, r2
 8005c02:	3304      	adds	r3, #4
 8005c04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2201      	movs	r2, #1
 8005c0a:	705a      	strb	r2, [r3, #1]
 8005c0c:	e00f      	b.n	8005c2e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c0e:	78fb      	ldrb	r3, [r7, #3]
 8005c10:	f003 020f 	and.w	r2, r3, #15
 8005c14:	4613      	mov	r3, r2
 8005c16:	00db      	lsls	r3, r3, #3
 8005c18:	4413      	add	r3, r2
 8005c1a:	009b      	lsls	r3, r3, #2
 8005c1c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c20:	687a      	ldr	r2, [r7, #4]
 8005c22:	4413      	add	r3, r2
 8005c24:	3304      	adds	r3, #4
 8005c26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c2e:	78fb      	ldrb	r3, [r7, #3]
 8005c30:	f003 030f 	and.w	r3, r3, #15
 8005c34:	b2da      	uxtb	r2, r3
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d101      	bne.n	8005c48 <HAL_PCD_EP_Close+0x6e>
 8005c44:	2302      	movs	r3, #2
 8005c46:	e00e      	b.n	8005c66 <HAL_PCD_EP_Close+0x8c>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	68f9      	ldr	r1, [r7, #12]
 8005c56:	4618      	mov	r0, r3
 8005c58:	f002 fd1e 	bl	8008698 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3710      	adds	r7, #16
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}

08005c6e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005c6e:	b580      	push	{r7, lr}
 8005c70:	b086      	sub	sp, #24
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	60f8      	str	r0, [r7, #12]
 8005c76:	607a      	str	r2, [r7, #4]
 8005c78:	603b      	str	r3, [r7, #0]
 8005c7a:	460b      	mov	r3, r1
 8005c7c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c7e:	7afb      	ldrb	r3, [r7, #11]
 8005c80:	f003 020f 	and.w	r2, r3, #15
 8005c84:	4613      	mov	r3, r2
 8005c86:	00db      	lsls	r3, r3, #3
 8005c88:	4413      	add	r3, r2
 8005c8a:	009b      	lsls	r3, r3, #2
 8005c8c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c90:	68fa      	ldr	r2, [r7, #12]
 8005c92:	4413      	add	r3, r2
 8005c94:	3304      	adds	r3, #4
 8005c96:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	687a      	ldr	r2, [r7, #4]
 8005c9c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	683a      	ldr	r2, [r7, #0]
 8005ca2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	2200      	movs	r2, #0
 8005cae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005cb0:	7afb      	ldrb	r3, [r7, #11]
 8005cb2:	f003 030f 	and.w	r3, r3, #15
 8005cb6:	b2da      	uxtb	r2, r3
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	799b      	ldrb	r3, [r3, #6]
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d102      	bne.n	8005cca <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005cc4:	687a      	ldr	r2, [r7, #4]
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6818      	ldr	r0, [r3, #0]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	799b      	ldrb	r3, [r3, #6]
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	6979      	ldr	r1, [r7, #20]
 8005cd6:	f002 fdbb 	bl	8008850 <USB_EPStartXfer>

  return HAL_OK;
 8005cda:	2300      	movs	r3, #0
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3718      	adds	r7, #24
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}

08005ce4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	460b      	mov	r3, r1
 8005cee:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005cf0:	78fb      	ldrb	r3, [r7, #3]
 8005cf2:	f003 020f 	and.w	r2, r3, #15
 8005cf6:	6879      	ldr	r1, [r7, #4]
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	00db      	lsls	r3, r3, #3
 8005cfc:	4413      	add	r3, r2
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	440b      	add	r3, r1
 8005d02:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005d06:	681b      	ldr	r3, [r3, #0]
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr

08005d14 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b086      	sub	sp, #24
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	607a      	str	r2, [r7, #4]
 8005d1e:	603b      	str	r3, [r7, #0]
 8005d20:	460b      	mov	r3, r1
 8005d22:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d24:	7afb      	ldrb	r3, [r7, #11]
 8005d26:	f003 020f 	and.w	r2, r3, #15
 8005d2a:	4613      	mov	r3, r2
 8005d2c:	00db      	lsls	r3, r3, #3
 8005d2e:	4413      	add	r3, r2
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	3310      	adds	r3, #16
 8005d34:	68fa      	ldr	r2, [r7, #12]
 8005d36:	4413      	add	r3, r2
 8005d38:	3304      	adds	r3, #4
 8005d3a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	683a      	ldr	r2, [r7, #0]
 8005d46:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	2201      	movs	r2, #1
 8005d52:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d54:	7afb      	ldrb	r3, [r7, #11]
 8005d56:	f003 030f 	and.w	r3, r3, #15
 8005d5a:	b2da      	uxtb	r2, r3
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	799b      	ldrb	r3, [r3, #6]
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d102      	bne.n	8005d6e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005d68:	687a      	ldr	r2, [r7, #4]
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	6818      	ldr	r0, [r3, #0]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	799b      	ldrb	r3, [r3, #6]
 8005d76:	461a      	mov	r2, r3
 8005d78:	6979      	ldr	r1, [r7, #20]
 8005d7a:	f002 fd69 	bl	8008850 <USB_EPStartXfer>

  return HAL_OK;
 8005d7e:	2300      	movs	r3, #0
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3718      	adds	r7, #24
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}

08005d88 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b084      	sub	sp, #16
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
 8005d90:	460b      	mov	r3, r1
 8005d92:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005d94:	78fb      	ldrb	r3, [r7, #3]
 8005d96:	f003 030f 	and.w	r3, r3, #15
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	7912      	ldrb	r2, [r2, #4]
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d901      	bls.n	8005da6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e04f      	b.n	8005e46 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005da6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	da0f      	bge.n	8005dce <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005dae:	78fb      	ldrb	r3, [r7, #3]
 8005db0:	f003 020f 	and.w	r2, r3, #15
 8005db4:	4613      	mov	r3, r2
 8005db6:	00db      	lsls	r3, r3, #3
 8005db8:	4413      	add	r3, r2
 8005dba:	009b      	lsls	r3, r3, #2
 8005dbc:	3310      	adds	r3, #16
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	4413      	add	r3, r2
 8005dc2:	3304      	adds	r3, #4
 8005dc4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	705a      	strb	r2, [r3, #1]
 8005dcc:	e00d      	b.n	8005dea <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005dce:	78fa      	ldrb	r2, [r7, #3]
 8005dd0:	4613      	mov	r3, r2
 8005dd2:	00db      	lsls	r3, r3, #3
 8005dd4:	4413      	add	r3, r2
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ddc:	687a      	ldr	r2, [r7, #4]
 8005dde:	4413      	add	r3, r2
 8005de0:	3304      	adds	r3, #4
 8005de2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2200      	movs	r2, #0
 8005de8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2201      	movs	r2, #1
 8005dee:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005df0:	78fb      	ldrb	r3, [r7, #3]
 8005df2:	f003 030f 	and.w	r3, r3, #15
 8005df6:	b2da      	uxtb	r2, r3
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d101      	bne.n	8005e0a <HAL_PCD_EP_SetStall+0x82>
 8005e06:	2302      	movs	r3, #2
 8005e08:	e01d      	b.n	8005e46 <HAL_PCD_EP_SetStall+0xbe>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	68f9      	ldr	r1, [r7, #12]
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f003 f8f7 	bl	800900c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005e1e:	78fb      	ldrb	r3, [r7, #3]
 8005e20:	f003 030f 	and.w	r3, r3, #15
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d109      	bne.n	8005e3c <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6818      	ldr	r0, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	7999      	ldrb	r1, [r3, #6]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e36:	461a      	mov	r2, r3
 8005e38:	f003 fae8 	bl	800940c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005e44:	2300      	movs	r3, #0
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3710      	adds	r7, #16
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}

08005e4e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e4e:	b580      	push	{r7, lr}
 8005e50:	b084      	sub	sp, #16
 8005e52:	af00      	add	r7, sp, #0
 8005e54:	6078      	str	r0, [r7, #4]
 8005e56:	460b      	mov	r3, r1
 8005e58:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005e5a:	78fb      	ldrb	r3, [r7, #3]
 8005e5c:	f003 030f 	and.w	r3, r3, #15
 8005e60:	687a      	ldr	r2, [r7, #4]
 8005e62:	7912      	ldrb	r2, [r2, #4]
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d901      	bls.n	8005e6c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e042      	b.n	8005ef2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005e6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	da0f      	bge.n	8005e94 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e74:	78fb      	ldrb	r3, [r7, #3]
 8005e76:	f003 020f 	and.w	r2, r3, #15
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	00db      	lsls	r3, r3, #3
 8005e7e:	4413      	add	r3, r2
 8005e80:	009b      	lsls	r3, r3, #2
 8005e82:	3310      	adds	r3, #16
 8005e84:	687a      	ldr	r2, [r7, #4]
 8005e86:	4413      	add	r3, r2
 8005e88:	3304      	adds	r3, #4
 8005e8a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	705a      	strb	r2, [r3, #1]
 8005e92:	e00f      	b.n	8005eb4 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e94:	78fb      	ldrb	r3, [r7, #3]
 8005e96:	f003 020f 	and.w	r2, r3, #15
 8005e9a:	4613      	mov	r3, r2
 8005e9c:	00db      	lsls	r3, r3, #3
 8005e9e:	4413      	add	r3, r2
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ea6:	687a      	ldr	r2, [r7, #4]
 8005ea8:	4413      	add	r3, r2
 8005eaa:	3304      	adds	r3, #4
 8005eac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005eba:	78fb      	ldrb	r3, [r7, #3]
 8005ebc:	f003 030f 	and.w	r3, r3, #15
 8005ec0:	b2da      	uxtb	r2, r3
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d101      	bne.n	8005ed4 <HAL_PCD_EP_ClrStall+0x86>
 8005ed0:	2302      	movs	r3, #2
 8005ed2:	e00e      	b.n	8005ef2 <HAL_PCD_EP_ClrStall+0xa4>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68f9      	ldr	r1, [r7, #12]
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f003 f900 	bl	80090e8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2200      	movs	r2, #0
 8005eec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3710      	adds	r7, #16
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	b084      	sub	sp, #16
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
 8005f02:	460b      	mov	r3, r1
 8005f04:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005f06:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	da0c      	bge.n	8005f28 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f0e:	78fb      	ldrb	r3, [r7, #3]
 8005f10:	f003 020f 	and.w	r2, r3, #15
 8005f14:	4613      	mov	r3, r2
 8005f16:	00db      	lsls	r3, r3, #3
 8005f18:	4413      	add	r3, r2
 8005f1a:	009b      	lsls	r3, r3, #2
 8005f1c:	3310      	adds	r3, #16
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	4413      	add	r3, r2
 8005f22:	3304      	adds	r3, #4
 8005f24:	60fb      	str	r3, [r7, #12]
 8005f26:	e00c      	b.n	8005f42 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f28:	78fb      	ldrb	r3, [r7, #3]
 8005f2a:	f003 020f 	and.w	r2, r3, #15
 8005f2e:	4613      	mov	r3, r2
 8005f30:	00db      	lsls	r3, r3, #3
 8005f32:	4413      	add	r3, r2
 8005f34:	009b      	lsls	r3, r3, #2
 8005f36:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	4413      	add	r3, r2
 8005f3e:	3304      	adds	r3, #4
 8005f40:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	68f9      	ldr	r1, [r7, #12]
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f002 ff1f 	bl	8008d8c <USB_EPStopXfer>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005f52:	7afb      	ldrb	r3, [r7, #11]
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	3710      	adds	r7, #16
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bd80      	pop	{r7, pc}

08005f5c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b08a      	sub	sp, #40	@ 0x28
 8005f60:	af02      	add	r7, sp, #8
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005f70:	683a      	ldr	r2, [r7, #0]
 8005f72:	4613      	mov	r3, r2
 8005f74:	00db      	lsls	r3, r3, #3
 8005f76:	4413      	add	r3, r2
 8005f78:	009b      	lsls	r3, r3, #2
 8005f7a:	3310      	adds	r3, #16
 8005f7c:	687a      	ldr	r2, [r7, #4]
 8005f7e:	4413      	add	r3, r2
 8005f80:	3304      	adds	r3, #4
 8005f82:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	695a      	ldr	r2, [r3, #20]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	691b      	ldr	r3, [r3, #16]
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	d901      	bls.n	8005f94 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	e06b      	b.n	800606c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	691a      	ldr	r2, [r3, #16]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	695b      	ldr	r3, [r3, #20]
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	69fa      	ldr	r2, [r7, #28]
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	d902      	bls.n	8005fb0 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005fb0:	69fb      	ldr	r3, [r7, #28]
 8005fb2:	3303      	adds	r3, #3
 8005fb4:	089b      	lsrs	r3, r3, #2
 8005fb6:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005fb8:	e02a      	b.n	8006010 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	691a      	ldr	r2, [r3, #16]
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	695b      	ldr	r3, [r3, #20]
 8005fc2:	1ad3      	subs	r3, r2, r3
 8005fc4:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	69fa      	ldr	r2, [r7, #28]
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d902      	bls.n	8005fd6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	3303      	adds	r3, #3
 8005fda:	089b      	lsrs	r3, r3, #2
 8005fdc:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	68d9      	ldr	r1, [r3, #12]
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	b2da      	uxtb	r2, r3
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005fee:	9300      	str	r3, [sp, #0]
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	6978      	ldr	r0, [r7, #20]
 8005ff4:	f002 ff74 	bl	8008ee0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	68da      	ldr	r2, [r3, #12]
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	441a      	add	r2, r3
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	695a      	ldr	r2, [r3, #20]
 8006008:	69fb      	ldr	r3, [r7, #28]
 800600a:	441a      	add	r2, r3
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	015a      	lsls	r2, r3, #5
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	4413      	add	r3, r2
 8006018:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006020:	69ba      	ldr	r2, [r7, #24]
 8006022:	429a      	cmp	r2, r3
 8006024:	d809      	bhi.n	800603a <PCD_WriteEmptyTxFifo+0xde>
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	695a      	ldr	r2, [r3, #20]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800602e:	429a      	cmp	r2, r3
 8006030:	d203      	bcs.n	800603a <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	691b      	ldr	r3, [r3, #16]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d1bf      	bne.n	8005fba <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	691a      	ldr	r2, [r3, #16]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	695b      	ldr	r3, [r3, #20]
 8006042:	429a      	cmp	r2, r3
 8006044:	d811      	bhi.n	800606a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	f003 030f 	and.w	r3, r3, #15
 800604c:	2201      	movs	r2, #1
 800604e:	fa02 f303 	lsl.w	r3, r2, r3
 8006052:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800605a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	43db      	mvns	r3, r3
 8006060:	6939      	ldr	r1, [r7, #16]
 8006062:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006066:	4013      	ands	r3, r2
 8006068:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800606a:	2300      	movs	r3, #0
}
 800606c:	4618      	mov	r0, r3
 800606e:	3720      	adds	r7, #32
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}

08006074 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b088      	sub	sp, #32
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006084:	69fb      	ldr	r3, [r7, #28]
 8006086:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006088:	69fb      	ldr	r3, [r7, #28]
 800608a:	333c      	adds	r3, #60	@ 0x3c
 800608c:	3304      	adds	r3, #4
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	015a      	lsls	r2, r3, #5
 8006096:	69bb      	ldr	r3, [r7, #24]
 8006098:	4413      	add	r3, r2
 800609a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	799b      	ldrb	r3, [r3, #6]
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d17b      	bne.n	80061a2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	f003 0308 	and.w	r3, r3, #8
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d015      	beq.n	80060e0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	4a61      	ldr	r2, [pc, #388]	@ (800623c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	f240 80b9 	bls.w	8006230 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	f000 80b3 	beq.w	8006230 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	015a      	lsls	r2, r3, #5
 80060ce:	69bb      	ldr	r3, [r7, #24]
 80060d0:	4413      	add	r3, r2
 80060d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060d6:	461a      	mov	r2, r3
 80060d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060dc:	6093      	str	r3, [r2, #8]
 80060de:	e0a7      	b.n	8006230 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80060e0:	693b      	ldr	r3, [r7, #16]
 80060e2:	f003 0320 	and.w	r3, r3, #32
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d009      	beq.n	80060fe <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	015a      	lsls	r2, r3, #5
 80060ee:	69bb      	ldr	r3, [r7, #24]
 80060f0:	4413      	add	r3, r2
 80060f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060f6:	461a      	mov	r2, r3
 80060f8:	2320      	movs	r3, #32
 80060fa:	6093      	str	r3, [r2, #8]
 80060fc:	e098      	b.n	8006230 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006104:	2b00      	cmp	r3, #0
 8006106:	f040 8093 	bne.w	8006230 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	4a4b      	ldr	r2, [pc, #300]	@ (800623c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d90f      	bls.n	8006132 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006118:	2b00      	cmp	r3, #0
 800611a:	d00a      	beq.n	8006132 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	015a      	lsls	r2, r3, #5
 8006120:	69bb      	ldr	r3, [r7, #24]
 8006122:	4413      	add	r3, r2
 8006124:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006128:	461a      	mov	r2, r3
 800612a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800612e:	6093      	str	r3, [r2, #8]
 8006130:	e07e      	b.n	8006230 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006132:	683a      	ldr	r2, [r7, #0]
 8006134:	4613      	mov	r3, r2
 8006136:	00db      	lsls	r3, r3, #3
 8006138:	4413      	add	r3, r2
 800613a:	009b      	lsls	r3, r3, #2
 800613c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006140:	687a      	ldr	r2, [r7, #4]
 8006142:	4413      	add	r3, r2
 8006144:	3304      	adds	r3, #4
 8006146:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6a1a      	ldr	r2, [r3, #32]
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	0159      	lsls	r1, r3, #5
 8006150:	69bb      	ldr	r3, [r7, #24]
 8006152:	440b      	add	r3, r1
 8006154:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006158:	691b      	ldr	r3, [r3, #16]
 800615a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800615e:	1ad2      	subs	r2, r2, r3
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d114      	bne.n	8006194 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d109      	bne.n	8006186 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6818      	ldr	r0, [r3, #0]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800617c:	461a      	mov	r2, r3
 800617e:	2101      	movs	r1, #1
 8006180:	f003 f944 	bl	800940c <USB_EP0_OutStart>
 8006184:	e006      	b.n	8006194 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	68da      	ldr	r2, [r3, #12]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	695b      	ldr	r3, [r3, #20]
 800618e:	441a      	add	r2, r3
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	b2db      	uxtb	r3, r3
 8006198:	4619      	mov	r1, r3
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f005 fc54 	bl	800ba48 <HAL_PCD_DataOutStageCallback>
 80061a0:	e046      	b.n	8006230 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	4a26      	ldr	r2, [pc, #152]	@ (8006240 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d124      	bne.n	80061f4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d00a      	beq.n	80061ca <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	015a      	lsls	r2, r3, #5
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	4413      	add	r3, r2
 80061bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061c0:	461a      	mov	r2, r3
 80061c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061c6:	6093      	str	r3, [r2, #8]
 80061c8:	e032      	b.n	8006230 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	f003 0320 	and.w	r3, r3, #32
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d008      	beq.n	80061e6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	015a      	lsls	r2, r3, #5
 80061d8:	69bb      	ldr	r3, [r7, #24]
 80061da:	4413      	add	r3, r2
 80061dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061e0:	461a      	mov	r2, r3
 80061e2:	2320      	movs	r3, #32
 80061e4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	4619      	mov	r1, r3
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f005 fc2b 	bl	800ba48 <HAL_PCD_DataOutStageCallback>
 80061f2:	e01d      	b.n	8006230 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d114      	bne.n	8006224 <PCD_EP_OutXfrComplete_int+0x1b0>
 80061fa:	6879      	ldr	r1, [r7, #4]
 80061fc:	683a      	ldr	r2, [r7, #0]
 80061fe:	4613      	mov	r3, r2
 8006200:	00db      	lsls	r3, r3, #3
 8006202:	4413      	add	r3, r2
 8006204:	009b      	lsls	r3, r3, #2
 8006206:	440b      	add	r3, r1
 8006208:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d108      	bne.n	8006224 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6818      	ldr	r0, [r3, #0]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800621c:	461a      	mov	r2, r3
 800621e:	2100      	movs	r1, #0
 8006220:	f003 f8f4 	bl	800940c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	b2db      	uxtb	r3, r3
 8006228:	4619      	mov	r1, r3
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f005 fc0c 	bl	800ba48 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006230:	2300      	movs	r3, #0
}
 8006232:	4618      	mov	r0, r3
 8006234:	3720      	adds	r7, #32
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}
 800623a:	bf00      	nop
 800623c:	4f54300a 	.word	0x4f54300a
 8006240:	4f54310a 	.word	0x4f54310a

08006244 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b086      	sub	sp, #24
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	333c      	adds	r3, #60	@ 0x3c
 800625c:	3304      	adds	r3, #4
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	015a      	lsls	r2, r3, #5
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	4413      	add	r3, r2
 800626a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	4a15      	ldr	r2, [pc, #84]	@ (80062cc <PCD_EP_OutSetupPacket_int+0x88>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d90e      	bls.n	8006298 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006280:	2b00      	cmp	r3, #0
 8006282:	d009      	beq.n	8006298 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	015a      	lsls	r2, r3, #5
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	4413      	add	r3, r2
 800628c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006290:	461a      	mov	r2, r3
 8006292:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006296:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f005 fbc3 	bl	800ba24 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	4a0a      	ldr	r2, [pc, #40]	@ (80062cc <PCD_EP_OutSetupPacket_int+0x88>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d90c      	bls.n	80062c0 <PCD_EP_OutSetupPacket_int+0x7c>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	799b      	ldrb	r3, [r3, #6]
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d108      	bne.n	80062c0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6818      	ldr	r0, [r3, #0]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80062b8:	461a      	mov	r2, r3
 80062ba:	2101      	movs	r1, #1
 80062bc:	f003 f8a6 	bl	800940c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80062c0:	2300      	movs	r3, #0
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3718      	adds	r7, #24
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop
 80062cc:	4f54300a 	.word	0x4f54300a

080062d0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b085      	sub	sp, #20
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
 80062d8:	460b      	mov	r3, r1
 80062da:	70fb      	strb	r3, [r7, #3]
 80062dc:	4613      	mov	r3, r2
 80062de:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80062e8:	78fb      	ldrb	r3, [r7, #3]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d107      	bne.n	80062fe <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80062ee:	883b      	ldrh	r3, [r7, #0]
 80062f0:	0419      	lsls	r1, r3, #16
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	68ba      	ldr	r2, [r7, #8]
 80062f8:	430a      	orrs	r2, r1
 80062fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80062fc:	e028      	b.n	8006350 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006304:	0c1b      	lsrs	r3, r3, #16
 8006306:	68ba      	ldr	r2, [r7, #8]
 8006308:	4413      	add	r3, r2
 800630a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800630c:	2300      	movs	r3, #0
 800630e:	73fb      	strb	r3, [r7, #15]
 8006310:	e00d      	b.n	800632e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	7bfb      	ldrb	r3, [r7, #15]
 8006318:	3340      	adds	r3, #64	@ 0x40
 800631a:	009b      	lsls	r3, r3, #2
 800631c:	4413      	add	r3, r2
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	0c1b      	lsrs	r3, r3, #16
 8006322:	68ba      	ldr	r2, [r7, #8]
 8006324:	4413      	add	r3, r2
 8006326:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006328:	7bfb      	ldrb	r3, [r7, #15]
 800632a:	3301      	adds	r3, #1
 800632c:	73fb      	strb	r3, [r7, #15]
 800632e:	7bfa      	ldrb	r2, [r7, #15]
 8006330:	78fb      	ldrb	r3, [r7, #3]
 8006332:	3b01      	subs	r3, #1
 8006334:	429a      	cmp	r2, r3
 8006336:	d3ec      	bcc.n	8006312 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006338:	883b      	ldrh	r3, [r7, #0]
 800633a:	0418      	lsls	r0, r3, #16
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6819      	ldr	r1, [r3, #0]
 8006340:	78fb      	ldrb	r3, [r7, #3]
 8006342:	3b01      	subs	r3, #1
 8006344:	68ba      	ldr	r2, [r7, #8]
 8006346:	4302      	orrs	r2, r0
 8006348:	3340      	adds	r3, #64	@ 0x40
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	440b      	add	r3, r1
 800634e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	3714      	adds	r7, #20
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr

0800635e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800635e:	b480      	push	{r7}
 8006360:	b083      	sub	sp, #12
 8006362:	af00      	add	r7, sp, #0
 8006364:	6078      	str	r0, [r7, #4]
 8006366:	460b      	mov	r3, r1
 8006368:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	887a      	ldrh	r2, [r7, #2]
 8006370:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006372:	2300      	movs	r3, #0
}
 8006374:	4618      	mov	r0, r3
 8006376:	370c      	adds	r7, #12
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr

08006380 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006380:	b480      	push	{r7}
 8006382:	b083      	sub	sp, #12
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
 8006388:	460b      	mov	r3, r1
 800638a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800638c:	bf00      	nop
 800638e:	370c      	adds	r7, #12
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr

08006398 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b086      	sub	sp, #24
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d101      	bne.n	80063aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e267      	b.n	800687a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f003 0301 	and.w	r3, r3, #1
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d075      	beq.n	80064a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80063b6:	4b88      	ldr	r3, [pc, #544]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	f003 030c 	and.w	r3, r3, #12
 80063be:	2b04      	cmp	r3, #4
 80063c0:	d00c      	beq.n	80063dc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063c2:	4b85      	ldr	r3, [pc, #532]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80063ca:	2b08      	cmp	r3, #8
 80063cc:	d112      	bne.n	80063f4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063ce:	4b82      	ldr	r3, [pc, #520]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80063d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80063da:	d10b      	bne.n	80063f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063dc:	4b7e      	ldr	r3, [pc, #504]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d05b      	beq.n	80064a0 <HAL_RCC_OscConfig+0x108>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d157      	bne.n	80064a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	e242      	b.n	800687a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063fc:	d106      	bne.n	800640c <HAL_RCC_OscConfig+0x74>
 80063fe:	4b76      	ldr	r3, [pc, #472]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a75      	ldr	r2, [pc, #468]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 8006404:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006408:	6013      	str	r3, [r2, #0]
 800640a:	e01d      	b.n	8006448 <HAL_RCC_OscConfig+0xb0>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	685b      	ldr	r3, [r3, #4]
 8006410:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006414:	d10c      	bne.n	8006430 <HAL_RCC_OscConfig+0x98>
 8006416:	4b70      	ldr	r3, [pc, #448]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a6f      	ldr	r2, [pc, #444]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 800641c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006420:	6013      	str	r3, [r2, #0]
 8006422:	4b6d      	ldr	r3, [pc, #436]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a6c      	ldr	r2, [pc, #432]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 8006428:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800642c:	6013      	str	r3, [r2, #0]
 800642e:	e00b      	b.n	8006448 <HAL_RCC_OscConfig+0xb0>
 8006430:	4b69      	ldr	r3, [pc, #420]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a68      	ldr	r2, [pc, #416]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 8006436:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800643a:	6013      	str	r3, [r2, #0]
 800643c:	4b66      	ldr	r3, [pc, #408]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a65      	ldr	r2, [pc, #404]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 8006442:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006446:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d013      	beq.n	8006478 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006450:	f7fd f92e 	bl	80036b0 <HAL_GetTick>
 8006454:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006456:	e008      	b.n	800646a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006458:	f7fd f92a 	bl	80036b0 <HAL_GetTick>
 800645c:	4602      	mov	r2, r0
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	1ad3      	subs	r3, r2, r3
 8006462:	2b64      	cmp	r3, #100	@ 0x64
 8006464:	d901      	bls.n	800646a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006466:	2303      	movs	r3, #3
 8006468:	e207      	b.n	800687a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800646a:	4b5b      	ldr	r3, [pc, #364]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006472:	2b00      	cmp	r3, #0
 8006474:	d0f0      	beq.n	8006458 <HAL_RCC_OscConfig+0xc0>
 8006476:	e014      	b.n	80064a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006478:	f7fd f91a 	bl	80036b0 <HAL_GetTick>
 800647c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800647e:	e008      	b.n	8006492 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006480:	f7fd f916 	bl	80036b0 <HAL_GetTick>
 8006484:	4602      	mov	r2, r0
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	2b64      	cmp	r3, #100	@ 0x64
 800648c:	d901      	bls.n	8006492 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e1f3      	b.n	800687a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006492:	4b51      	ldr	r3, [pc, #324]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800649a:	2b00      	cmp	r3, #0
 800649c:	d1f0      	bne.n	8006480 <HAL_RCC_OscConfig+0xe8>
 800649e:	e000      	b.n	80064a2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 0302 	and.w	r3, r3, #2
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d063      	beq.n	8006576 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80064ae:	4b4a      	ldr	r3, [pc, #296]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	f003 030c 	and.w	r3, r3, #12
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d00b      	beq.n	80064d2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064ba:	4b47      	ldr	r3, [pc, #284]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 80064bc:	689b      	ldr	r3, [r3, #8]
 80064be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80064c2:	2b08      	cmp	r3, #8
 80064c4:	d11c      	bne.n	8006500 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064c6:	4b44      	ldr	r3, [pc, #272]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d116      	bne.n	8006500 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064d2:	4b41      	ldr	r3, [pc, #260]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 0302 	and.w	r3, r3, #2
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d005      	beq.n	80064ea <HAL_RCC_OscConfig+0x152>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	68db      	ldr	r3, [r3, #12]
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d001      	beq.n	80064ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e1c7      	b.n	800687a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064ea:	4b3b      	ldr	r3, [pc, #236]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	691b      	ldr	r3, [r3, #16]
 80064f6:	00db      	lsls	r3, r3, #3
 80064f8:	4937      	ldr	r1, [pc, #220]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 80064fa:	4313      	orrs	r3, r2
 80064fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064fe:	e03a      	b.n	8006576 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d020      	beq.n	800654a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006508:	4b34      	ldr	r3, [pc, #208]	@ (80065dc <HAL_RCC_OscConfig+0x244>)
 800650a:	2201      	movs	r2, #1
 800650c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800650e:	f7fd f8cf 	bl	80036b0 <HAL_GetTick>
 8006512:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006514:	e008      	b.n	8006528 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006516:	f7fd f8cb 	bl	80036b0 <HAL_GetTick>
 800651a:	4602      	mov	r2, r0
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	1ad3      	subs	r3, r2, r3
 8006520:	2b02      	cmp	r3, #2
 8006522:	d901      	bls.n	8006528 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006524:	2303      	movs	r3, #3
 8006526:	e1a8      	b.n	800687a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006528:	4b2b      	ldr	r3, [pc, #172]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f003 0302 	and.w	r3, r3, #2
 8006530:	2b00      	cmp	r3, #0
 8006532:	d0f0      	beq.n	8006516 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006534:	4b28      	ldr	r3, [pc, #160]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	691b      	ldr	r3, [r3, #16]
 8006540:	00db      	lsls	r3, r3, #3
 8006542:	4925      	ldr	r1, [pc, #148]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 8006544:	4313      	orrs	r3, r2
 8006546:	600b      	str	r3, [r1, #0]
 8006548:	e015      	b.n	8006576 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800654a:	4b24      	ldr	r3, [pc, #144]	@ (80065dc <HAL_RCC_OscConfig+0x244>)
 800654c:	2200      	movs	r2, #0
 800654e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006550:	f7fd f8ae 	bl	80036b0 <HAL_GetTick>
 8006554:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006556:	e008      	b.n	800656a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006558:	f7fd f8aa 	bl	80036b0 <HAL_GetTick>
 800655c:	4602      	mov	r2, r0
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	1ad3      	subs	r3, r2, r3
 8006562:	2b02      	cmp	r3, #2
 8006564:	d901      	bls.n	800656a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006566:	2303      	movs	r3, #3
 8006568:	e187      	b.n	800687a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800656a:	4b1b      	ldr	r3, [pc, #108]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 0302 	and.w	r3, r3, #2
 8006572:	2b00      	cmp	r3, #0
 8006574:	d1f0      	bne.n	8006558 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f003 0308 	and.w	r3, r3, #8
 800657e:	2b00      	cmp	r3, #0
 8006580:	d036      	beq.n	80065f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	695b      	ldr	r3, [r3, #20]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d016      	beq.n	80065b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800658a:	4b15      	ldr	r3, [pc, #84]	@ (80065e0 <HAL_RCC_OscConfig+0x248>)
 800658c:	2201      	movs	r2, #1
 800658e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006590:	f7fd f88e 	bl	80036b0 <HAL_GetTick>
 8006594:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006596:	e008      	b.n	80065aa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006598:	f7fd f88a 	bl	80036b0 <HAL_GetTick>
 800659c:	4602      	mov	r2, r0
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	1ad3      	subs	r3, r2, r3
 80065a2:	2b02      	cmp	r3, #2
 80065a4:	d901      	bls.n	80065aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80065a6:	2303      	movs	r3, #3
 80065a8:	e167      	b.n	800687a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065aa:	4b0b      	ldr	r3, [pc, #44]	@ (80065d8 <HAL_RCC_OscConfig+0x240>)
 80065ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065ae:	f003 0302 	and.w	r3, r3, #2
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d0f0      	beq.n	8006598 <HAL_RCC_OscConfig+0x200>
 80065b6:	e01b      	b.n	80065f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065b8:	4b09      	ldr	r3, [pc, #36]	@ (80065e0 <HAL_RCC_OscConfig+0x248>)
 80065ba:	2200      	movs	r2, #0
 80065bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065be:	f7fd f877 	bl	80036b0 <HAL_GetTick>
 80065c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065c4:	e00e      	b.n	80065e4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065c6:	f7fd f873 	bl	80036b0 <HAL_GetTick>
 80065ca:	4602      	mov	r2, r0
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	1ad3      	subs	r3, r2, r3
 80065d0:	2b02      	cmp	r3, #2
 80065d2:	d907      	bls.n	80065e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80065d4:	2303      	movs	r3, #3
 80065d6:	e150      	b.n	800687a <HAL_RCC_OscConfig+0x4e2>
 80065d8:	40023800 	.word	0x40023800
 80065dc:	42470000 	.word	0x42470000
 80065e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065e4:	4b88      	ldr	r3, [pc, #544]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 80065e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065e8:	f003 0302 	and.w	r3, r3, #2
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d1ea      	bne.n	80065c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f003 0304 	and.w	r3, r3, #4
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	f000 8097 	beq.w	800672c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80065fe:	2300      	movs	r3, #0
 8006600:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006602:	4b81      	ldr	r3, [pc, #516]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 8006604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006606:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800660a:	2b00      	cmp	r3, #0
 800660c:	d10f      	bne.n	800662e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800660e:	2300      	movs	r3, #0
 8006610:	60bb      	str	r3, [r7, #8]
 8006612:	4b7d      	ldr	r3, [pc, #500]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 8006614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006616:	4a7c      	ldr	r2, [pc, #496]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 8006618:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800661c:	6413      	str	r3, [r2, #64]	@ 0x40
 800661e:	4b7a      	ldr	r3, [pc, #488]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 8006620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006622:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006626:	60bb      	str	r3, [r7, #8]
 8006628:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800662a:	2301      	movs	r3, #1
 800662c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800662e:	4b77      	ldr	r3, [pc, #476]	@ (800680c <HAL_RCC_OscConfig+0x474>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006636:	2b00      	cmp	r3, #0
 8006638:	d118      	bne.n	800666c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800663a:	4b74      	ldr	r3, [pc, #464]	@ (800680c <HAL_RCC_OscConfig+0x474>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a73      	ldr	r2, [pc, #460]	@ (800680c <HAL_RCC_OscConfig+0x474>)
 8006640:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006644:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006646:	f7fd f833 	bl	80036b0 <HAL_GetTick>
 800664a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800664c:	e008      	b.n	8006660 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800664e:	f7fd f82f 	bl	80036b0 <HAL_GetTick>
 8006652:	4602      	mov	r2, r0
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	1ad3      	subs	r3, r2, r3
 8006658:	2b02      	cmp	r3, #2
 800665a:	d901      	bls.n	8006660 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800665c:	2303      	movs	r3, #3
 800665e:	e10c      	b.n	800687a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006660:	4b6a      	ldr	r3, [pc, #424]	@ (800680c <HAL_RCC_OscConfig+0x474>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006668:	2b00      	cmp	r3, #0
 800666a:	d0f0      	beq.n	800664e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	689b      	ldr	r3, [r3, #8]
 8006670:	2b01      	cmp	r3, #1
 8006672:	d106      	bne.n	8006682 <HAL_RCC_OscConfig+0x2ea>
 8006674:	4b64      	ldr	r3, [pc, #400]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 8006676:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006678:	4a63      	ldr	r2, [pc, #396]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 800667a:	f043 0301 	orr.w	r3, r3, #1
 800667e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006680:	e01c      	b.n	80066bc <HAL_RCC_OscConfig+0x324>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	2b05      	cmp	r3, #5
 8006688:	d10c      	bne.n	80066a4 <HAL_RCC_OscConfig+0x30c>
 800668a:	4b5f      	ldr	r3, [pc, #380]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 800668c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800668e:	4a5e      	ldr	r2, [pc, #376]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 8006690:	f043 0304 	orr.w	r3, r3, #4
 8006694:	6713      	str	r3, [r2, #112]	@ 0x70
 8006696:	4b5c      	ldr	r3, [pc, #368]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 8006698:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800669a:	4a5b      	ldr	r2, [pc, #364]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 800669c:	f043 0301 	orr.w	r3, r3, #1
 80066a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80066a2:	e00b      	b.n	80066bc <HAL_RCC_OscConfig+0x324>
 80066a4:	4b58      	ldr	r3, [pc, #352]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 80066a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066a8:	4a57      	ldr	r2, [pc, #348]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 80066aa:	f023 0301 	bic.w	r3, r3, #1
 80066ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80066b0:	4b55      	ldr	r3, [pc, #340]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 80066b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066b4:	4a54      	ldr	r2, [pc, #336]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 80066b6:	f023 0304 	bic.w	r3, r3, #4
 80066ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	689b      	ldr	r3, [r3, #8]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d015      	beq.n	80066f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066c4:	f7fc fff4 	bl	80036b0 <HAL_GetTick>
 80066c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066ca:	e00a      	b.n	80066e2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066cc:	f7fc fff0 	bl	80036b0 <HAL_GetTick>
 80066d0:	4602      	mov	r2, r0
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	1ad3      	subs	r3, r2, r3
 80066d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066da:	4293      	cmp	r3, r2
 80066dc:	d901      	bls.n	80066e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e0cb      	b.n	800687a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066e2:	4b49      	ldr	r3, [pc, #292]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 80066e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066e6:	f003 0302 	and.w	r3, r3, #2
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d0ee      	beq.n	80066cc <HAL_RCC_OscConfig+0x334>
 80066ee:	e014      	b.n	800671a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066f0:	f7fc ffde 	bl	80036b0 <HAL_GetTick>
 80066f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066f6:	e00a      	b.n	800670e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066f8:	f7fc ffda 	bl	80036b0 <HAL_GetTick>
 80066fc:	4602      	mov	r2, r0
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006706:	4293      	cmp	r3, r2
 8006708:	d901      	bls.n	800670e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800670a:	2303      	movs	r3, #3
 800670c:	e0b5      	b.n	800687a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800670e:	4b3e      	ldr	r3, [pc, #248]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 8006710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006712:	f003 0302 	and.w	r3, r3, #2
 8006716:	2b00      	cmp	r3, #0
 8006718:	d1ee      	bne.n	80066f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800671a:	7dfb      	ldrb	r3, [r7, #23]
 800671c:	2b01      	cmp	r3, #1
 800671e:	d105      	bne.n	800672c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006720:	4b39      	ldr	r3, [pc, #228]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 8006722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006724:	4a38      	ldr	r2, [pc, #224]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 8006726:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800672a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	699b      	ldr	r3, [r3, #24]
 8006730:	2b00      	cmp	r3, #0
 8006732:	f000 80a1 	beq.w	8006878 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006736:	4b34      	ldr	r3, [pc, #208]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	f003 030c 	and.w	r3, r3, #12
 800673e:	2b08      	cmp	r3, #8
 8006740:	d05c      	beq.n	80067fc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	699b      	ldr	r3, [r3, #24]
 8006746:	2b02      	cmp	r3, #2
 8006748:	d141      	bne.n	80067ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800674a:	4b31      	ldr	r3, [pc, #196]	@ (8006810 <HAL_RCC_OscConfig+0x478>)
 800674c:	2200      	movs	r2, #0
 800674e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006750:	f7fc ffae 	bl	80036b0 <HAL_GetTick>
 8006754:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006756:	e008      	b.n	800676a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006758:	f7fc ffaa 	bl	80036b0 <HAL_GetTick>
 800675c:	4602      	mov	r2, r0
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	1ad3      	subs	r3, r2, r3
 8006762:	2b02      	cmp	r3, #2
 8006764:	d901      	bls.n	800676a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006766:	2303      	movs	r3, #3
 8006768:	e087      	b.n	800687a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800676a:	4b27      	ldr	r3, [pc, #156]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006772:	2b00      	cmp	r3, #0
 8006774:	d1f0      	bne.n	8006758 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	69da      	ldr	r2, [r3, #28]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6a1b      	ldr	r3, [r3, #32]
 800677e:	431a      	orrs	r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006784:	019b      	lsls	r3, r3, #6
 8006786:	431a      	orrs	r2, r3
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800678c:	085b      	lsrs	r3, r3, #1
 800678e:	3b01      	subs	r3, #1
 8006790:	041b      	lsls	r3, r3, #16
 8006792:	431a      	orrs	r2, r3
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006798:	061b      	lsls	r3, r3, #24
 800679a:	491b      	ldr	r1, [pc, #108]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 800679c:	4313      	orrs	r3, r2
 800679e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80067a0:	4b1b      	ldr	r3, [pc, #108]	@ (8006810 <HAL_RCC_OscConfig+0x478>)
 80067a2:	2201      	movs	r2, #1
 80067a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067a6:	f7fc ff83 	bl	80036b0 <HAL_GetTick>
 80067aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067ac:	e008      	b.n	80067c0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067ae:	f7fc ff7f 	bl	80036b0 <HAL_GetTick>
 80067b2:	4602      	mov	r2, r0
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	1ad3      	subs	r3, r2, r3
 80067b8:	2b02      	cmp	r3, #2
 80067ba:	d901      	bls.n	80067c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80067bc:	2303      	movs	r3, #3
 80067be:	e05c      	b.n	800687a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067c0:	4b11      	ldr	r3, [pc, #68]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d0f0      	beq.n	80067ae <HAL_RCC_OscConfig+0x416>
 80067cc:	e054      	b.n	8006878 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067ce:	4b10      	ldr	r3, [pc, #64]	@ (8006810 <HAL_RCC_OscConfig+0x478>)
 80067d0:	2200      	movs	r2, #0
 80067d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067d4:	f7fc ff6c 	bl	80036b0 <HAL_GetTick>
 80067d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067da:	e008      	b.n	80067ee <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067dc:	f7fc ff68 	bl	80036b0 <HAL_GetTick>
 80067e0:	4602      	mov	r2, r0
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	1ad3      	subs	r3, r2, r3
 80067e6:	2b02      	cmp	r3, #2
 80067e8:	d901      	bls.n	80067ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80067ea:	2303      	movs	r3, #3
 80067ec:	e045      	b.n	800687a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067ee:	4b06      	ldr	r3, [pc, #24]	@ (8006808 <HAL_RCC_OscConfig+0x470>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d1f0      	bne.n	80067dc <HAL_RCC_OscConfig+0x444>
 80067fa:	e03d      	b.n	8006878 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	699b      	ldr	r3, [r3, #24]
 8006800:	2b01      	cmp	r3, #1
 8006802:	d107      	bne.n	8006814 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006804:	2301      	movs	r3, #1
 8006806:	e038      	b.n	800687a <HAL_RCC_OscConfig+0x4e2>
 8006808:	40023800 	.word	0x40023800
 800680c:	40007000 	.word	0x40007000
 8006810:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006814:	4b1b      	ldr	r3, [pc, #108]	@ (8006884 <HAL_RCC_OscConfig+0x4ec>)
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	699b      	ldr	r3, [r3, #24]
 800681e:	2b01      	cmp	r3, #1
 8006820:	d028      	beq.n	8006874 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800682c:	429a      	cmp	r2, r3
 800682e:	d121      	bne.n	8006874 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800683a:	429a      	cmp	r2, r3
 800683c:	d11a      	bne.n	8006874 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800683e:	68fa      	ldr	r2, [r7, #12]
 8006840:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006844:	4013      	ands	r3, r2
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800684a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800684c:	4293      	cmp	r3, r2
 800684e:	d111      	bne.n	8006874 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800685a:	085b      	lsrs	r3, r3, #1
 800685c:	3b01      	subs	r3, #1
 800685e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006860:	429a      	cmp	r2, r3
 8006862:	d107      	bne.n	8006874 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800686e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006870:	429a      	cmp	r2, r3
 8006872:	d001      	beq.n	8006878 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e000      	b.n	800687a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006878:	2300      	movs	r3, #0
}
 800687a:	4618      	mov	r0, r3
 800687c:	3718      	adds	r7, #24
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
 8006882:	bf00      	nop
 8006884:	40023800 	.word	0x40023800

08006888 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b084      	sub	sp, #16
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
 8006890:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d101      	bne.n	800689c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006898:	2301      	movs	r3, #1
 800689a:	e0cc      	b.n	8006a36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800689c:	4b68      	ldr	r3, [pc, #416]	@ (8006a40 <HAL_RCC_ClockConfig+0x1b8>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f003 0307 	and.w	r3, r3, #7
 80068a4:	683a      	ldr	r2, [r7, #0]
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d90c      	bls.n	80068c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068aa:	4b65      	ldr	r3, [pc, #404]	@ (8006a40 <HAL_RCC_ClockConfig+0x1b8>)
 80068ac:	683a      	ldr	r2, [r7, #0]
 80068ae:	b2d2      	uxtb	r2, r2
 80068b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80068b2:	4b63      	ldr	r3, [pc, #396]	@ (8006a40 <HAL_RCC_ClockConfig+0x1b8>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f003 0307 	and.w	r3, r3, #7
 80068ba:	683a      	ldr	r2, [r7, #0]
 80068bc:	429a      	cmp	r2, r3
 80068be:	d001      	beq.n	80068c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80068c0:	2301      	movs	r3, #1
 80068c2:	e0b8      	b.n	8006a36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f003 0302 	and.w	r3, r3, #2
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d020      	beq.n	8006912 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 0304 	and.w	r3, r3, #4
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d005      	beq.n	80068e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80068dc:	4b59      	ldr	r3, [pc, #356]	@ (8006a44 <HAL_RCC_ClockConfig+0x1bc>)
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	4a58      	ldr	r2, [pc, #352]	@ (8006a44 <HAL_RCC_ClockConfig+0x1bc>)
 80068e2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80068e6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 0308 	and.w	r3, r3, #8
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d005      	beq.n	8006900 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068f4:	4b53      	ldr	r3, [pc, #332]	@ (8006a44 <HAL_RCC_ClockConfig+0x1bc>)
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	4a52      	ldr	r2, [pc, #328]	@ (8006a44 <HAL_RCC_ClockConfig+0x1bc>)
 80068fa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80068fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006900:	4b50      	ldr	r3, [pc, #320]	@ (8006a44 <HAL_RCC_ClockConfig+0x1bc>)
 8006902:	689b      	ldr	r3, [r3, #8]
 8006904:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	494d      	ldr	r1, [pc, #308]	@ (8006a44 <HAL_RCC_ClockConfig+0x1bc>)
 800690e:	4313      	orrs	r3, r2
 8006910:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 0301 	and.w	r3, r3, #1
 800691a:	2b00      	cmp	r3, #0
 800691c:	d044      	beq.n	80069a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	2b01      	cmp	r3, #1
 8006924:	d107      	bne.n	8006936 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006926:	4b47      	ldr	r3, [pc, #284]	@ (8006a44 <HAL_RCC_ClockConfig+0x1bc>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800692e:	2b00      	cmp	r3, #0
 8006930:	d119      	bne.n	8006966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006932:	2301      	movs	r3, #1
 8006934:	e07f      	b.n	8006a36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	2b02      	cmp	r3, #2
 800693c:	d003      	beq.n	8006946 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006942:	2b03      	cmp	r3, #3
 8006944:	d107      	bne.n	8006956 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006946:	4b3f      	ldr	r3, [pc, #252]	@ (8006a44 <HAL_RCC_ClockConfig+0x1bc>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800694e:	2b00      	cmp	r3, #0
 8006950:	d109      	bne.n	8006966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	e06f      	b.n	8006a36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006956:	4b3b      	ldr	r3, [pc, #236]	@ (8006a44 <HAL_RCC_ClockConfig+0x1bc>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f003 0302 	and.w	r3, r3, #2
 800695e:	2b00      	cmp	r3, #0
 8006960:	d101      	bne.n	8006966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006962:	2301      	movs	r3, #1
 8006964:	e067      	b.n	8006a36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006966:	4b37      	ldr	r3, [pc, #220]	@ (8006a44 <HAL_RCC_ClockConfig+0x1bc>)
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	f023 0203 	bic.w	r2, r3, #3
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	4934      	ldr	r1, [pc, #208]	@ (8006a44 <HAL_RCC_ClockConfig+0x1bc>)
 8006974:	4313      	orrs	r3, r2
 8006976:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006978:	f7fc fe9a 	bl	80036b0 <HAL_GetTick>
 800697c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800697e:	e00a      	b.n	8006996 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006980:	f7fc fe96 	bl	80036b0 <HAL_GetTick>
 8006984:	4602      	mov	r2, r0
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	1ad3      	subs	r3, r2, r3
 800698a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800698e:	4293      	cmp	r3, r2
 8006990:	d901      	bls.n	8006996 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006992:	2303      	movs	r3, #3
 8006994:	e04f      	b.n	8006a36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006996:	4b2b      	ldr	r3, [pc, #172]	@ (8006a44 <HAL_RCC_ClockConfig+0x1bc>)
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	f003 020c 	and.w	r2, r3, #12
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	009b      	lsls	r3, r3, #2
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d1eb      	bne.n	8006980 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80069a8:	4b25      	ldr	r3, [pc, #148]	@ (8006a40 <HAL_RCC_ClockConfig+0x1b8>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f003 0307 	and.w	r3, r3, #7
 80069b0:	683a      	ldr	r2, [r7, #0]
 80069b2:	429a      	cmp	r2, r3
 80069b4:	d20c      	bcs.n	80069d0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069b6:	4b22      	ldr	r3, [pc, #136]	@ (8006a40 <HAL_RCC_ClockConfig+0x1b8>)
 80069b8:	683a      	ldr	r2, [r7, #0]
 80069ba:	b2d2      	uxtb	r2, r2
 80069bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069be:	4b20      	ldr	r3, [pc, #128]	@ (8006a40 <HAL_RCC_ClockConfig+0x1b8>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f003 0307 	and.w	r3, r3, #7
 80069c6:	683a      	ldr	r2, [r7, #0]
 80069c8:	429a      	cmp	r2, r3
 80069ca:	d001      	beq.n	80069d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80069cc:	2301      	movs	r3, #1
 80069ce:	e032      	b.n	8006a36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 0304 	and.w	r3, r3, #4
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d008      	beq.n	80069ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80069dc:	4b19      	ldr	r3, [pc, #100]	@ (8006a44 <HAL_RCC_ClockConfig+0x1bc>)
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	4916      	ldr	r1, [pc, #88]	@ (8006a44 <HAL_RCC_ClockConfig+0x1bc>)
 80069ea:	4313      	orrs	r3, r2
 80069ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f003 0308 	and.w	r3, r3, #8
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d009      	beq.n	8006a0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80069fa:	4b12      	ldr	r3, [pc, #72]	@ (8006a44 <HAL_RCC_ClockConfig+0x1bc>)
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	691b      	ldr	r3, [r3, #16]
 8006a06:	00db      	lsls	r3, r3, #3
 8006a08:	490e      	ldr	r1, [pc, #56]	@ (8006a44 <HAL_RCC_ClockConfig+0x1bc>)
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006a0e:	f000 f821 	bl	8006a54 <HAL_RCC_GetSysClockFreq>
 8006a12:	4602      	mov	r2, r0
 8006a14:	4b0b      	ldr	r3, [pc, #44]	@ (8006a44 <HAL_RCC_ClockConfig+0x1bc>)
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	091b      	lsrs	r3, r3, #4
 8006a1a:	f003 030f 	and.w	r3, r3, #15
 8006a1e:	490a      	ldr	r1, [pc, #40]	@ (8006a48 <HAL_RCC_ClockConfig+0x1c0>)
 8006a20:	5ccb      	ldrb	r3, [r1, r3]
 8006a22:	fa22 f303 	lsr.w	r3, r2, r3
 8006a26:	4a09      	ldr	r2, [pc, #36]	@ (8006a4c <HAL_RCC_ClockConfig+0x1c4>)
 8006a28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006a2a:	4b09      	ldr	r3, [pc, #36]	@ (8006a50 <HAL_RCC_ClockConfig+0x1c8>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f7fc fdfa 	bl	8003628 <HAL_InitTick>

  return HAL_OK;
 8006a34:	2300      	movs	r3, #0
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3710      	adds	r7, #16
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}
 8006a3e:	bf00      	nop
 8006a40:	40023c00 	.word	0x40023c00
 8006a44:	40023800 	.word	0x40023800
 8006a48:	0800f1a8 	.word	0x0800f1a8
 8006a4c:	20000000 	.word	0x20000000
 8006a50:	20000004 	.word	0x20000004

08006a54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a58:	b090      	sub	sp, #64	@ 0x40
 8006a5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006a60:	2300      	movs	r3, #0
 8006a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006a64:	2300      	movs	r3, #0
 8006a66:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a6c:	4b59      	ldr	r3, [pc, #356]	@ (8006bd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	f003 030c 	and.w	r3, r3, #12
 8006a74:	2b08      	cmp	r3, #8
 8006a76:	d00d      	beq.n	8006a94 <HAL_RCC_GetSysClockFreq+0x40>
 8006a78:	2b08      	cmp	r3, #8
 8006a7a:	f200 80a1 	bhi.w	8006bc0 <HAL_RCC_GetSysClockFreq+0x16c>
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d002      	beq.n	8006a88 <HAL_RCC_GetSysClockFreq+0x34>
 8006a82:	2b04      	cmp	r3, #4
 8006a84:	d003      	beq.n	8006a8e <HAL_RCC_GetSysClockFreq+0x3a>
 8006a86:	e09b      	b.n	8006bc0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a88:	4b53      	ldr	r3, [pc, #332]	@ (8006bd8 <HAL_RCC_GetSysClockFreq+0x184>)
 8006a8a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006a8c:	e09b      	b.n	8006bc6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a8e:	4b53      	ldr	r3, [pc, #332]	@ (8006bdc <HAL_RCC_GetSysClockFreq+0x188>)
 8006a90:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006a92:	e098      	b.n	8006bc6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a94:	4b4f      	ldr	r3, [pc, #316]	@ (8006bd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a9c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006a9e:	4b4d      	ldr	r3, [pc, #308]	@ (8006bd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d028      	beq.n	8006afc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006aaa:	4b4a      	ldr	r3, [pc, #296]	@ (8006bd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	099b      	lsrs	r3, r3, #6
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	623b      	str	r3, [r7, #32]
 8006ab4:	627a      	str	r2, [r7, #36]	@ 0x24
 8006ab6:	6a3b      	ldr	r3, [r7, #32]
 8006ab8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006abc:	2100      	movs	r1, #0
 8006abe:	4b47      	ldr	r3, [pc, #284]	@ (8006bdc <HAL_RCC_GetSysClockFreq+0x188>)
 8006ac0:	fb03 f201 	mul.w	r2, r3, r1
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	fb00 f303 	mul.w	r3, r0, r3
 8006aca:	4413      	add	r3, r2
 8006acc:	4a43      	ldr	r2, [pc, #268]	@ (8006bdc <HAL_RCC_GetSysClockFreq+0x188>)
 8006ace:	fba0 1202 	umull	r1, r2, r0, r2
 8006ad2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ad4:	460a      	mov	r2, r1
 8006ad6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006ad8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ada:	4413      	add	r3, r2
 8006adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ade:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	61bb      	str	r3, [r7, #24]
 8006ae4:	61fa      	str	r2, [r7, #28]
 8006ae6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006aea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006aee:	f7fa f883 	bl	8000bf8 <__aeabi_uldivmod>
 8006af2:	4602      	mov	r2, r0
 8006af4:	460b      	mov	r3, r1
 8006af6:	4613      	mov	r3, r2
 8006af8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006afa:	e053      	b.n	8006ba4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006afc:	4b35      	ldr	r3, [pc, #212]	@ (8006bd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	099b      	lsrs	r3, r3, #6
 8006b02:	2200      	movs	r2, #0
 8006b04:	613b      	str	r3, [r7, #16]
 8006b06:	617a      	str	r2, [r7, #20]
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006b0e:	f04f 0b00 	mov.w	fp, #0
 8006b12:	4652      	mov	r2, sl
 8006b14:	465b      	mov	r3, fp
 8006b16:	f04f 0000 	mov.w	r0, #0
 8006b1a:	f04f 0100 	mov.w	r1, #0
 8006b1e:	0159      	lsls	r1, r3, #5
 8006b20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b24:	0150      	lsls	r0, r2, #5
 8006b26:	4602      	mov	r2, r0
 8006b28:	460b      	mov	r3, r1
 8006b2a:	ebb2 080a 	subs.w	r8, r2, sl
 8006b2e:	eb63 090b 	sbc.w	r9, r3, fp
 8006b32:	f04f 0200 	mov.w	r2, #0
 8006b36:	f04f 0300 	mov.w	r3, #0
 8006b3a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006b3e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006b42:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006b46:	ebb2 0408 	subs.w	r4, r2, r8
 8006b4a:	eb63 0509 	sbc.w	r5, r3, r9
 8006b4e:	f04f 0200 	mov.w	r2, #0
 8006b52:	f04f 0300 	mov.w	r3, #0
 8006b56:	00eb      	lsls	r3, r5, #3
 8006b58:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006b5c:	00e2      	lsls	r2, r4, #3
 8006b5e:	4614      	mov	r4, r2
 8006b60:	461d      	mov	r5, r3
 8006b62:	eb14 030a 	adds.w	r3, r4, sl
 8006b66:	603b      	str	r3, [r7, #0]
 8006b68:	eb45 030b 	adc.w	r3, r5, fp
 8006b6c:	607b      	str	r3, [r7, #4]
 8006b6e:	f04f 0200 	mov.w	r2, #0
 8006b72:	f04f 0300 	mov.w	r3, #0
 8006b76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006b7a:	4629      	mov	r1, r5
 8006b7c:	028b      	lsls	r3, r1, #10
 8006b7e:	4621      	mov	r1, r4
 8006b80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006b84:	4621      	mov	r1, r4
 8006b86:	028a      	lsls	r2, r1, #10
 8006b88:	4610      	mov	r0, r2
 8006b8a:	4619      	mov	r1, r3
 8006b8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b8e:	2200      	movs	r2, #0
 8006b90:	60bb      	str	r3, [r7, #8]
 8006b92:	60fa      	str	r2, [r7, #12]
 8006b94:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b98:	f7fa f82e 	bl	8000bf8 <__aeabi_uldivmod>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	460b      	mov	r3, r1
 8006ba0:	4613      	mov	r3, r2
 8006ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8006bd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	0c1b      	lsrs	r3, r3, #16
 8006baa:	f003 0303 	and.w	r3, r3, #3
 8006bae:	3301      	adds	r3, #1
 8006bb0:	005b      	lsls	r3, r3, #1
 8006bb2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006bb4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bbc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006bbe:	e002      	b.n	8006bc6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006bc0:	4b05      	ldr	r3, [pc, #20]	@ (8006bd8 <HAL_RCC_GetSysClockFreq+0x184>)
 8006bc2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006bc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3740      	adds	r7, #64	@ 0x40
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bd2:	bf00      	nop
 8006bd4:	40023800 	.word	0x40023800
 8006bd8:	00f42400 	.word	0x00f42400
 8006bdc:	017d7840 	.word	0x017d7840

08006be0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006be0:	b480      	push	{r7}
 8006be2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006be4:	4b03      	ldr	r3, [pc, #12]	@ (8006bf4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006be6:	681b      	ldr	r3, [r3, #0]
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr
 8006bf2:	bf00      	nop
 8006bf4:	20000000 	.word	0x20000000

08006bf8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006bfc:	f7ff fff0 	bl	8006be0 <HAL_RCC_GetHCLKFreq>
 8006c00:	4602      	mov	r2, r0
 8006c02:	4b05      	ldr	r3, [pc, #20]	@ (8006c18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006c04:	689b      	ldr	r3, [r3, #8]
 8006c06:	0a9b      	lsrs	r3, r3, #10
 8006c08:	f003 0307 	and.w	r3, r3, #7
 8006c0c:	4903      	ldr	r1, [pc, #12]	@ (8006c1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c0e:	5ccb      	ldrb	r3, [r1, r3]
 8006c10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c14:	4618      	mov	r0, r3
 8006c16:	bd80      	pop	{r7, pc}
 8006c18:	40023800 	.word	0x40023800
 8006c1c:	0800f1b8 	.word	0x0800f1b8

08006c20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b082      	sub	sp, #8
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d101      	bne.n	8006c32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	e041      	b.n	8006cb6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c38:	b2db      	uxtb	r3, r3
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d106      	bne.n	8006c4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2200      	movs	r2, #0
 8006c42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	f7fa fe3e 	bl	80018c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2202      	movs	r2, #2
 8006c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	3304      	adds	r3, #4
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	4610      	mov	r0, r2
 8006c60:	f000 fd70 	bl	8007744 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2201      	movs	r2, #1
 8006c68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2201      	movs	r2, #1
 8006c70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2201      	movs	r2, #1
 8006c78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2201      	movs	r2, #1
 8006c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2201      	movs	r2, #1
 8006c98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006cb4:	2300      	movs	r3, #0
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3708      	adds	r7, #8
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
	...

08006cc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b085      	sub	sp, #20
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006cce:	b2db      	uxtb	r3, r3
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d001      	beq.n	8006cd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	e044      	b.n	8006d62 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2202      	movs	r2, #2
 8006cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	68da      	ldr	r2, [r3, #12]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f042 0201 	orr.w	r2, r2, #1
 8006cee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a1e      	ldr	r2, [pc, #120]	@ (8006d70 <HAL_TIM_Base_Start_IT+0xb0>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d018      	beq.n	8006d2c <HAL_TIM_Base_Start_IT+0x6c>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d02:	d013      	beq.n	8006d2c <HAL_TIM_Base_Start_IT+0x6c>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a1a      	ldr	r2, [pc, #104]	@ (8006d74 <HAL_TIM_Base_Start_IT+0xb4>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d00e      	beq.n	8006d2c <HAL_TIM_Base_Start_IT+0x6c>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4a19      	ldr	r2, [pc, #100]	@ (8006d78 <HAL_TIM_Base_Start_IT+0xb8>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d009      	beq.n	8006d2c <HAL_TIM_Base_Start_IT+0x6c>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4a17      	ldr	r2, [pc, #92]	@ (8006d7c <HAL_TIM_Base_Start_IT+0xbc>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d004      	beq.n	8006d2c <HAL_TIM_Base_Start_IT+0x6c>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a16      	ldr	r2, [pc, #88]	@ (8006d80 <HAL_TIM_Base_Start_IT+0xc0>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d111      	bne.n	8006d50 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	f003 0307 	and.w	r3, r3, #7
 8006d36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	2b06      	cmp	r3, #6
 8006d3c:	d010      	beq.n	8006d60 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f042 0201 	orr.w	r2, r2, #1
 8006d4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d4e:	e007      	b.n	8006d60 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f042 0201 	orr.w	r2, r2, #1
 8006d5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d60:	2300      	movs	r3, #0
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	3714      	adds	r7, #20
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr
 8006d6e:	bf00      	nop
 8006d70:	40010000 	.word	0x40010000
 8006d74:	40000400 	.word	0x40000400
 8006d78:	40000800 	.word	0x40000800
 8006d7c:	40000c00 	.word	0x40000c00
 8006d80:	40014000 	.word	0x40014000

08006d84 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b082      	sub	sp, #8
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d101      	bne.n	8006d96 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	e041      	b.n	8006e1a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d9c:	b2db      	uxtb	r3, r3
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d106      	bne.n	8006db0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2200      	movs	r2, #0
 8006da6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 f839 	bl	8006e22 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2202      	movs	r2, #2
 8006db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681a      	ldr	r2, [r3, #0]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	3304      	adds	r3, #4
 8006dc0:	4619      	mov	r1, r3
 8006dc2:	4610      	mov	r0, r2
 8006dc4:	f000 fcbe 	bl	8007744 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2201      	movs	r2, #1
 8006de4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2201      	movs	r2, #1
 8006dec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2201      	movs	r2, #1
 8006df4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2201      	movs	r2, #1
 8006e04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2201      	movs	r2, #1
 8006e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006e18:	2300      	movs	r3, #0
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3708      	adds	r7, #8
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}

08006e22 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006e22:	b480      	push	{r7}
 8006e24:	b083      	sub	sp, #12
 8006e26:	af00      	add	r7, sp, #0
 8006e28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006e2a:	bf00      	nop
 8006e2c:	370c      	adds	r7, #12
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e34:	4770      	bx	lr
	...

08006e38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
 8006e40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d109      	bne.n	8006e5c <HAL_TIM_PWM_Start+0x24>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006e4e:	b2db      	uxtb	r3, r3
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	bf14      	ite	ne
 8006e54:	2301      	movne	r3, #1
 8006e56:	2300      	moveq	r3, #0
 8006e58:	b2db      	uxtb	r3, r3
 8006e5a:	e022      	b.n	8006ea2 <HAL_TIM_PWM_Start+0x6a>
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	2b04      	cmp	r3, #4
 8006e60:	d109      	bne.n	8006e76 <HAL_TIM_PWM_Start+0x3e>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	bf14      	ite	ne
 8006e6e:	2301      	movne	r3, #1
 8006e70:	2300      	moveq	r3, #0
 8006e72:	b2db      	uxtb	r3, r3
 8006e74:	e015      	b.n	8006ea2 <HAL_TIM_PWM_Start+0x6a>
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	2b08      	cmp	r3, #8
 8006e7a:	d109      	bne.n	8006e90 <HAL_TIM_PWM_Start+0x58>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006e82:	b2db      	uxtb	r3, r3
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	bf14      	ite	ne
 8006e88:	2301      	movne	r3, #1
 8006e8a:	2300      	moveq	r3, #0
 8006e8c:	b2db      	uxtb	r3, r3
 8006e8e:	e008      	b.n	8006ea2 <HAL_TIM_PWM_Start+0x6a>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e96:	b2db      	uxtb	r3, r3
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	bf14      	ite	ne
 8006e9c:	2301      	movne	r3, #1
 8006e9e:	2300      	moveq	r3, #0
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d001      	beq.n	8006eaa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	e068      	b.n	8006f7c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d104      	bne.n	8006eba <HAL_TIM_PWM_Start+0x82>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2202      	movs	r2, #2
 8006eb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006eb8:	e013      	b.n	8006ee2 <HAL_TIM_PWM_Start+0xaa>
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	2b04      	cmp	r3, #4
 8006ebe:	d104      	bne.n	8006eca <HAL_TIM_PWM_Start+0x92>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2202      	movs	r2, #2
 8006ec4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ec8:	e00b      	b.n	8006ee2 <HAL_TIM_PWM_Start+0xaa>
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	2b08      	cmp	r3, #8
 8006ece:	d104      	bne.n	8006eda <HAL_TIM_PWM_Start+0xa2>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2202      	movs	r2, #2
 8006ed4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ed8:	e003      	b.n	8006ee2 <HAL_TIM_PWM_Start+0xaa>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2202      	movs	r2, #2
 8006ede:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	6839      	ldr	r1, [r7, #0]
 8006eea:	4618      	mov	r0, r3
 8006eec:	f000 fedc 	bl	8007ca8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a23      	ldr	r2, [pc, #140]	@ (8006f84 <HAL_TIM_PWM_Start+0x14c>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d107      	bne.n	8006f0a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006f08:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a1d      	ldr	r2, [pc, #116]	@ (8006f84 <HAL_TIM_PWM_Start+0x14c>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d018      	beq.n	8006f46 <HAL_TIM_PWM_Start+0x10e>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f1c:	d013      	beq.n	8006f46 <HAL_TIM_PWM_Start+0x10e>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a19      	ldr	r2, [pc, #100]	@ (8006f88 <HAL_TIM_PWM_Start+0x150>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d00e      	beq.n	8006f46 <HAL_TIM_PWM_Start+0x10e>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a17      	ldr	r2, [pc, #92]	@ (8006f8c <HAL_TIM_PWM_Start+0x154>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d009      	beq.n	8006f46 <HAL_TIM_PWM_Start+0x10e>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4a16      	ldr	r2, [pc, #88]	@ (8006f90 <HAL_TIM_PWM_Start+0x158>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d004      	beq.n	8006f46 <HAL_TIM_PWM_Start+0x10e>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a14      	ldr	r2, [pc, #80]	@ (8006f94 <HAL_TIM_PWM_Start+0x15c>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d111      	bne.n	8006f6a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	689b      	ldr	r3, [r3, #8]
 8006f4c:	f003 0307 	and.w	r3, r3, #7
 8006f50:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2b06      	cmp	r3, #6
 8006f56:	d010      	beq.n	8006f7a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	681a      	ldr	r2, [r3, #0]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f042 0201 	orr.w	r2, r2, #1
 8006f66:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f68:	e007      	b.n	8006f7a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f042 0201 	orr.w	r2, r2, #1
 8006f78:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f7a:	2300      	movs	r3, #0
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3710      	adds	r7, #16
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}
 8006f84:	40010000 	.word	0x40010000
 8006f88:	40000400 	.word	0x40000400
 8006f8c:	40000800 	.word	0x40000800
 8006f90:	40000c00 	.word	0x40000c00
 8006f94:	40014000 	.word	0x40014000

08006f98 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b086      	sub	sp, #24
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
 8006fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d101      	bne.n	8006fac <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e097      	b.n	80070dc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d106      	bne.n	8006fc6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f7fa fcc7 	bl	8001954 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2202      	movs	r2, #2
 8006fca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	687a      	ldr	r2, [r7, #4]
 8006fd6:	6812      	ldr	r2, [r2, #0]
 8006fd8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006fdc:	f023 0307 	bic.w	r3, r3, #7
 8006fe0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	3304      	adds	r3, #4
 8006fea:	4619      	mov	r1, r3
 8006fec:	4610      	mov	r0, r2
 8006fee:	f000 fba9 	bl	8007744 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	699b      	ldr	r3, [r3, #24]
 8007000:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	6a1b      	ldr	r3, [r3, #32]
 8007008:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	697a      	ldr	r2, [r7, #20]
 8007010:	4313      	orrs	r3, r2
 8007012:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800701a:	f023 0303 	bic.w	r3, r3, #3
 800701e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	689a      	ldr	r2, [r3, #8]
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	699b      	ldr	r3, [r3, #24]
 8007028:	021b      	lsls	r3, r3, #8
 800702a:	4313      	orrs	r3, r2
 800702c:	693a      	ldr	r2, [r7, #16]
 800702e:	4313      	orrs	r3, r2
 8007030:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007038:	f023 030c 	bic.w	r3, r3, #12
 800703c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007044:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007048:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	68da      	ldr	r2, [r3, #12]
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	69db      	ldr	r3, [r3, #28]
 8007052:	021b      	lsls	r3, r3, #8
 8007054:	4313      	orrs	r3, r2
 8007056:	693a      	ldr	r2, [r7, #16]
 8007058:	4313      	orrs	r3, r2
 800705a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	691b      	ldr	r3, [r3, #16]
 8007060:	011a      	lsls	r2, r3, #4
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	6a1b      	ldr	r3, [r3, #32]
 8007066:	031b      	lsls	r3, r3, #12
 8007068:	4313      	orrs	r3, r2
 800706a:	693a      	ldr	r2, [r7, #16]
 800706c:	4313      	orrs	r3, r2
 800706e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007076:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800707e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	685a      	ldr	r2, [r3, #4]
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	695b      	ldr	r3, [r3, #20]
 8007088:	011b      	lsls	r3, r3, #4
 800708a:	4313      	orrs	r3, r2
 800708c:	68fa      	ldr	r2, [r7, #12]
 800708e:	4313      	orrs	r3, r2
 8007090:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	697a      	ldr	r2, [r7, #20]
 8007098:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	693a      	ldr	r2, [r7, #16]
 80070a0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	68fa      	ldr	r2, [r7, #12]
 80070a8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2201      	movs	r2, #1
 80070ae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2201      	movs	r2, #1
 80070b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2201      	movs	r2, #1
 80070be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2201      	movs	r2, #1
 80070c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2201      	movs	r2, #1
 80070ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2201      	movs	r2, #1
 80070d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80070da:	2300      	movs	r3, #0
}
 80070dc:	4618      	mov	r0, r3
 80070de:	3718      	adds	r7, #24
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}

080070e4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
 80070ec:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80070f4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80070fc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007104:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800710c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d110      	bne.n	8007136 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007114:	7bfb      	ldrb	r3, [r7, #15]
 8007116:	2b01      	cmp	r3, #1
 8007118:	d102      	bne.n	8007120 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800711a:	7b7b      	ldrb	r3, [r7, #13]
 800711c:	2b01      	cmp	r3, #1
 800711e:	d001      	beq.n	8007124 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	e069      	b.n	80071f8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2202      	movs	r2, #2
 8007128:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2202      	movs	r2, #2
 8007130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007134:	e031      	b.n	800719a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	2b04      	cmp	r3, #4
 800713a:	d110      	bne.n	800715e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800713c:	7bbb      	ldrb	r3, [r7, #14]
 800713e:	2b01      	cmp	r3, #1
 8007140:	d102      	bne.n	8007148 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007142:	7b3b      	ldrb	r3, [r7, #12]
 8007144:	2b01      	cmp	r3, #1
 8007146:	d001      	beq.n	800714c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007148:	2301      	movs	r3, #1
 800714a:	e055      	b.n	80071f8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2202      	movs	r2, #2
 8007150:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2202      	movs	r2, #2
 8007158:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800715c:	e01d      	b.n	800719a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800715e:	7bfb      	ldrb	r3, [r7, #15]
 8007160:	2b01      	cmp	r3, #1
 8007162:	d108      	bne.n	8007176 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007164:	7bbb      	ldrb	r3, [r7, #14]
 8007166:	2b01      	cmp	r3, #1
 8007168:	d105      	bne.n	8007176 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800716a:	7b7b      	ldrb	r3, [r7, #13]
 800716c:	2b01      	cmp	r3, #1
 800716e:	d102      	bne.n	8007176 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007170:	7b3b      	ldrb	r3, [r7, #12]
 8007172:	2b01      	cmp	r3, #1
 8007174:	d001      	beq.n	800717a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007176:	2301      	movs	r3, #1
 8007178:	e03e      	b.n	80071f8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2202      	movs	r2, #2
 800717e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2202      	movs	r2, #2
 8007186:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2202      	movs	r2, #2
 800718e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2202      	movs	r2, #2
 8007196:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d003      	beq.n	80071a8 <HAL_TIM_Encoder_Start+0xc4>
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	2b04      	cmp	r3, #4
 80071a4:	d008      	beq.n	80071b8 <HAL_TIM_Encoder_Start+0xd4>
 80071a6:	e00f      	b.n	80071c8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	2201      	movs	r2, #1
 80071ae:	2100      	movs	r1, #0
 80071b0:	4618      	mov	r0, r3
 80071b2:	f000 fd79 	bl	8007ca8 <TIM_CCxChannelCmd>
      break;
 80071b6:	e016      	b.n	80071e6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	2201      	movs	r2, #1
 80071be:	2104      	movs	r1, #4
 80071c0:	4618      	mov	r0, r3
 80071c2:	f000 fd71 	bl	8007ca8 <TIM_CCxChannelCmd>
      break;
 80071c6:	e00e      	b.n	80071e6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	2201      	movs	r2, #1
 80071ce:	2100      	movs	r1, #0
 80071d0:	4618      	mov	r0, r3
 80071d2:	f000 fd69 	bl	8007ca8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	2201      	movs	r2, #1
 80071dc:	2104      	movs	r1, #4
 80071de:	4618      	mov	r0, r3
 80071e0:	f000 fd62 	bl	8007ca8 <TIM_CCxChannelCmd>
      break;
 80071e4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	681a      	ldr	r2, [r3, #0]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f042 0201 	orr.w	r2, r2, #1
 80071f4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80071f6:	2300      	movs	r3, #0
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	3710      	adds	r7, #16
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd80      	pop	{r7, pc}

08007200 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b084      	sub	sp, #16
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	68db      	ldr	r3, [r3, #12]
 800720e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	691b      	ldr	r3, [r3, #16]
 8007216:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	f003 0302 	and.w	r3, r3, #2
 800721e:	2b00      	cmp	r3, #0
 8007220:	d020      	beq.n	8007264 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f003 0302 	and.w	r3, r3, #2
 8007228:	2b00      	cmp	r3, #0
 800722a:	d01b      	beq.n	8007264 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f06f 0202 	mvn.w	r2, #2
 8007234:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2201      	movs	r2, #1
 800723a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	699b      	ldr	r3, [r3, #24]
 8007242:	f003 0303 	and.w	r3, r3, #3
 8007246:	2b00      	cmp	r3, #0
 8007248:	d003      	beq.n	8007252 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f000 fa5b 	bl	8007706 <HAL_TIM_IC_CaptureCallback>
 8007250:	e005      	b.n	800725e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f000 fa4d 	bl	80076f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f000 fa5e 	bl	800771a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2200      	movs	r2, #0
 8007262:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	f003 0304 	and.w	r3, r3, #4
 800726a:	2b00      	cmp	r3, #0
 800726c:	d020      	beq.n	80072b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	f003 0304 	and.w	r3, r3, #4
 8007274:	2b00      	cmp	r3, #0
 8007276:	d01b      	beq.n	80072b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f06f 0204 	mvn.w	r2, #4
 8007280:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2202      	movs	r2, #2
 8007286:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	699b      	ldr	r3, [r3, #24]
 800728e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007292:	2b00      	cmp	r3, #0
 8007294:	d003      	beq.n	800729e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f000 fa35 	bl	8007706 <HAL_TIM_IC_CaptureCallback>
 800729c:	e005      	b.n	80072aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f000 fa27 	bl	80076f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f000 fa38 	bl	800771a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2200      	movs	r2, #0
 80072ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	f003 0308 	and.w	r3, r3, #8
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d020      	beq.n	80072fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f003 0308 	and.w	r3, r3, #8
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d01b      	beq.n	80072fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f06f 0208 	mvn.w	r2, #8
 80072cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2204      	movs	r2, #4
 80072d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	69db      	ldr	r3, [r3, #28]
 80072da:	f003 0303 	and.w	r3, r3, #3
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d003      	beq.n	80072ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f000 fa0f 	bl	8007706 <HAL_TIM_IC_CaptureCallback>
 80072e8:	e005      	b.n	80072f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f000 fa01 	bl	80076f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f000 fa12 	bl	800771a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	f003 0310 	and.w	r3, r3, #16
 8007302:	2b00      	cmp	r3, #0
 8007304:	d020      	beq.n	8007348 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	f003 0310 	and.w	r3, r3, #16
 800730c:	2b00      	cmp	r3, #0
 800730e:	d01b      	beq.n	8007348 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f06f 0210 	mvn.w	r2, #16
 8007318:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2208      	movs	r2, #8
 800731e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	69db      	ldr	r3, [r3, #28]
 8007326:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800732a:	2b00      	cmp	r3, #0
 800732c:	d003      	beq.n	8007336 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f000 f9e9 	bl	8007706 <HAL_TIM_IC_CaptureCallback>
 8007334:	e005      	b.n	8007342 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 f9db 	bl	80076f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f000 f9ec 	bl	800771a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2200      	movs	r2, #0
 8007346:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	f003 0301 	and.w	r3, r3, #1
 800734e:	2b00      	cmp	r3, #0
 8007350:	d00c      	beq.n	800736c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	f003 0301 	and.w	r3, r3, #1
 8007358:	2b00      	cmp	r3, #0
 800735a:	d007      	beq.n	800736c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f06f 0201 	mvn.w	r2, #1
 8007364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f7fa f9b8 	bl	80016dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007372:	2b00      	cmp	r3, #0
 8007374:	d00c      	beq.n	8007390 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800737c:	2b00      	cmp	r3, #0
 800737e:	d007      	beq.n	8007390 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 fd7c 	bl	8007e88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007396:	2b00      	cmp	r3, #0
 8007398:	d00c      	beq.n	80073b4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d007      	beq.n	80073b4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80073ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 f9bd 	bl	800772e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	f003 0320 	and.w	r3, r3, #32
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d00c      	beq.n	80073d8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	f003 0320 	and.w	r3, r3, #32
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d007      	beq.n	80073d8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f06f 0220 	mvn.w	r2, #32
 80073d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f000 fd4e 	bl	8007e74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80073d8:	bf00      	nop
 80073da:	3710      	adds	r7, #16
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}

080073e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b086      	sub	sp, #24
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	60f8      	str	r0, [r7, #12]
 80073e8:	60b9      	str	r1, [r7, #8]
 80073ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073ec:	2300      	movs	r3, #0
 80073ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	d101      	bne.n	80073fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80073fa:	2302      	movs	r3, #2
 80073fc:	e0ae      	b.n	800755c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2201      	movs	r2, #1
 8007402:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2b0c      	cmp	r3, #12
 800740a:	f200 809f 	bhi.w	800754c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800740e:	a201      	add	r2, pc, #4	@ (adr r2, 8007414 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007414:	08007449 	.word	0x08007449
 8007418:	0800754d 	.word	0x0800754d
 800741c:	0800754d 	.word	0x0800754d
 8007420:	0800754d 	.word	0x0800754d
 8007424:	08007489 	.word	0x08007489
 8007428:	0800754d 	.word	0x0800754d
 800742c:	0800754d 	.word	0x0800754d
 8007430:	0800754d 	.word	0x0800754d
 8007434:	080074cb 	.word	0x080074cb
 8007438:	0800754d 	.word	0x0800754d
 800743c:	0800754d 	.word	0x0800754d
 8007440:	0800754d 	.word	0x0800754d
 8007444:	0800750b 	.word	0x0800750b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	68b9      	ldr	r1, [r7, #8]
 800744e:	4618      	mov	r0, r3
 8007450:	f000 fa04 	bl	800785c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	699a      	ldr	r2, [r3, #24]
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f042 0208 	orr.w	r2, r2, #8
 8007462:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	699a      	ldr	r2, [r3, #24]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f022 0204 	bic.w	r2, r2, #4
 8007472:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	6999      	ldr	r1, [r3, #24]
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	691a      	ldr	r2, [r3, #16]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	430a      	orrs	r2, r1
 8007484:	619a      	str	r2, [r3, #24]
      break;
 8007486:	e064      	b.n	8007552 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	68b9      	ldr	r1, [r7, #8]
 800748e:	4618      	mov	r0, r3
 8007490:	f000 fa4a 	bl	8007928 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	699a      	ldr	r2, [r3, #24]
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80074a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	699a      	ldr	r2, [r3, #24]
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80074b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	6999      	ldr	r1, [r3, #24]
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	691b      	ldr	r3, [r3, #16]
 80074be:	021a      	lsls	r2, r3, #8
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	430a      	orrs	r2, r1
 80074c6:	619a      	str	r2, [r3, #24]
      break;
 80074c8:	e043      	b.n	8007552 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	68b9      	ldr	r1, [r7, #8]
 80074d0:	4618      	mov	r0, r3
 80074d2:	f000 fa95 	bl	8007a00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	69da      	ldr	r2, [r3, #28]
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f042 0208 	orr.w	r2, r2, #8
 80074e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	69da      	ldr	r2, [r3, #28]
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f022 0204 	bic.w	r2, r2, #4
 80074f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	69d9      	ldr	r1, [r3, #28]
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	691a      	ldr	r2, [r3, #16]
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	430a      	orrs	r2, r1
 8007506:	61da      	str	r2, [r3, #28]
      break;
 8007508:	e023      	b.n	8007552 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	68b9      	ldr	r1, [r7, #8]
 8007510:	4618      	mov	r0, r3
 8007512:	f000 fadf 	bl	8007ad4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	69da      	ldr	r2, [r3, #28]
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007524:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	69da      	ldr	r2, [r3, #28]
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007534:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	69d9      	ldr	r1, [r3, #28]
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	691b      	ldr	r3, [r3, #16]
 8007540:	021a      	lsls	r2, r3, #8
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	430a      	orrs	r2, r1
 8007548:	61da      	str	r2, [r3, #28]
      break;
 800754a:	e002      	b.n	8007552 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800754c:	2301      	movs	r3, #1
 800754e:	75fb      	strb	r3, [r7, #23]
      break;
 8007550:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2200      	movs	r2, #0
 8007556:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800755a:	7dfb      	ldrb	r3, [r7, #23]
}
 800755c:	4618      	mov	r0, r3
 800755e:	3718      	adds	r7, #24
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}

08007564 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b084      	sub	sp, #16
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
 800756c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800756e:	2300      	movs	r3, #0
 8007570:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007578:	2b01      	cmp	r3, #1
 800757a:	d101      	bne.n	8007580 <HAL_TIM_ConfigClockSource+0x1c>
 800757c:	2302      	movs	r3, #2
 800757e:	e0b4      	b.n	80076ea <HAL_TIM_ConfigClockSource+0x186>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2201      	movs	r2, #1
 8007584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2202      	movs	r2, #2
 800758c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	689b      	ldr	r3, [r3, #8]
 8007596:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800759e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80075a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	68ba      	ldr	r2, [r7, #8]
 80075ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075b8:	d03e      	beq.n	8007638 <HAL_TIM_ConfigClockSource+0xd4>
 80075ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075be:	f200 8087 	bhi.w	80076d0 <HAL_TIM_ConfigClockSource+0x16c>
 80075c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075c6:	f000 8086 	beq.w	80076d6 <HAL_TIM_ConfigClockSource+0x172>
 80075ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075ce:	d87f      	bhi.n	80076d0 <HAL_TIM_ConfigClockSource+0x16c>
 80075d0:	2b70      	cmp	r3, #112	@ 0x70
 80075d2:	d01a      	beq.n	800760a <HAL_TIM_ConfigClockSource+0xa6>
 80075d4:	2b70      	cmp	r3, #112	@ 0x70
 80075d6:	d87b      	bhi.n	80076d0 <HAL_TIM_ConfigClockSource+0x16c>
 80075d8:	2b60      	cmp	r3, #96	@ 0x60
 80075da:	d050      	beq.n	800767e <HAL_TIM_ConfigClockSource+0x11a>
 80075dc:	2b60      	cmp	r3, #96	@ 0x60
 80075de:	d877      	bhi.n	80076d0 <HAL_TIM_ConfigClockSource+0x16c>
 80075e0:	2b50      	cmp	r3, #80	@ 0x50
 80075e2:	d03c      	beq.n	800765e <HAL_TIM_ConfigClockSource+0xfa>
 80075e4:	2b50      	cmp	r3, #80	@ 0x50
 80075e6:	d873      	bhi.n	80076d0 <HAL_TIM_ConfigClockSource+0x16c>
 80075e8:	2b40      	cmp	r3, #64	@ 0x40
 80075ea:	d058      	beq.n	800769e <HAL_TIM_ConfigClockSource+0x13a>
 80075ec:	2b40      	cmp	r3, #64	@ 0x40
 80075ee:	d86f      	bhi.n	80076d0 <HAL_TIM_ConfigClockSource+0x16c>
 80075f0:	2b30      	cmp	r3, #48	@ 0x30
 80075f2:	d064      	beq.n	80076be <HAL_TIM_ConfigClockSource+0x15a>
 80075f4:	2b30      	cmp	r3, #48	@ 0x30
 80075f6:	d86b      	bhi.n	80076d0 <HAL_TIM_ConfigClockSource+0x16c>
 80075f8:	2b20      	cmp	r3, #32
 80075fa:	d060      	beq.n	80076be <HAL_TIM_ConfigClockSource+0x15a>
 80075fc:	2b20      	cmp	r3, #32
 80075fe:	d867      	bhi.n	80076d0 <HAL_TIM_ConfigClockSource+0x16c>
 8007600:	2b00      	cmp	r3, #0
 8007602:	d05c      	beq.n	80076be <HAL_TIM_ConfigClockSource+0x15a>
 8007604:	2b10      	cmp	r3, #16
 8007606:	d05a      	beq.n	80076be <HAL_TIM_ConfigClockSource+0x15a>
 8007608:	e062      	b.n	80076d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800761a:	f000 fb25 	bl	8007c68 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	689b      	ldr	r3, [r3, #8]
 8007624:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800762c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	68ba      	ldr	r2, [r7, #8]
 8007634:	609a      	str	r2, [r3, #8]
      break;
 8007636:	e04f      	b.n	80076d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007648:	f000 fb0e 	bl	8007c68 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	689a      	ldr	r2, [r3, #8]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800765a:	609a      	str	r2, [r3, #8]
      break;
 800765c:	e03c      	b.n	80076d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800766a:	461a      	mov	r2, r3
 800766c:	f000 fa82 	bl	8007b74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	2150      	movs	r1, #80	@ 0x50
 8007676:	4618      	mov	r0, r3
 8007678:	f000 fadb 	bl	8007c32 <TIM_ITRx_SetConfig>
      break;
 800767c:	e02c      	b.n	80076d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800768a:	461a      	mov	r2, r3
 800768c:	f000 faa1 	bl	8007bd2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	2160      	movs	r1, #96	@ 0x60
 8007696:	4618      	mov	r0, r3
 8007698:	f000 facb 	bl	8007c32 <TIM_ITRx_SetConfig>
      break;
 800769c:	e01c      	b.n	80076d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80076aa:	461a      	mov	r2, r3
 80076ac:	f000 fa62 	bl	8007b74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	2140      	movs	r1, #64	@ 0x40
 80076b6:	4618      	mov	r0, r3
 80076b8:	f000 fabb 	bl	8007c32 <TIM_ITRx_SetConfig>
      break;
 80076bc:	e00c      	b.n	80076d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681a      	ldr	r2, [r3, #0]
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4619      	mov	r1, r3
 80076c8:	4610      	mov	r0, r2
 80076ca:	f000 fab2 	bl	8007c32 <TIM_ITRx_SetConfig>
      break;
 80076ce:	e003      	b.n	80076d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	73fb      	strb	r3, [r7, #15]
      break;
 80076d4:	e000      	b.n	80076d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80076d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2201      	movs	r2, #1
 80076dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80076e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3710      	adds	r7, #16
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}

080076f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076f2:	b480      	push	{r7}
 80076f4:	b083      	sub	sp, #12
 80076f6:	af00      	add	r7, sp, #0
 80076f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076fa:	bf00      	nop
 80076fc:	370c      	adds	r7, #12
 80076fe:	46bd      	mov	sp, r7
 8007700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007704:	4770      	bx	lr

08007706 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007706:	b480      	push	{r7}
 8007708:	b083      	sub	sp, #12
 800770a:	af00      	add	r7, sp, #0
 800770c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800770e:	bf00      	nop
 8007710:	370c      	adds	r7, #12
 8007712:	46bd      	mov	sp, r7
 8007714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007718:	4770      	bx	lr

0800771a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800771a:	b480      	push	{r7}
 800771c:	b083      	sub	sp, #12
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007722:	bf00      	nop
 8007724:	370c      	adds	r7, #12
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr

0800772e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800772e:	b480      	push	{r7}
 8007730:	b083      	sub	sp, #12
 8007732:	af00      	add	r7, sp, #0
 8007734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007736:	bf00      	nop
 8007738:	370c      	adds	r7, #12
 800773a:	46bd      	mov	sp, r7
 800773c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007740:	4770      	bx	lr
	...

08007744 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007744:	b480      	push	{r7}
 8007746:	b085      	sub	sp, #20
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	4a3a      	ldr	r2, [pc, #232]	@ (8007840 <TIM_Base_SetConfig+0xfc>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d00f      	beq.n	800777c <TIM_Base_SetConfig+0x38>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007762:	d00b      	beq.n	800777c <TIM_Base_SetConfig+0x38>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	4a37      	ldr	r2, [pc, #220]	@ (8007844 <TIM_Base_SetConfig+0x100>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d007      	beq.n	800777c <TIM_Base_SetConfig+0x38>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	4a36      	ldr	r2, [pc, #216]	@ (8007848 <TIM_Base_SetConfig+0x104>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d003      	beq.n	800777c <TIM_Base_SetConfig+0x38>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	4a35      	ldr	r2, [pc, #212]	@ (800784c <TIM_Base_SetConfig+0x108>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d108      	bne.n	800778e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007782:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	68fa      	ldr	r2, [r7, #12]
 800778a:	4313      	orrs	r3, r2
 800778c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	4a2b      	ldr	r2, [pc, #172]	@ (8007840 <TIM_Base_SetConfig+0xfc>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d01b      	beq.n	80077ce <TIM_Base_SetConfig+0x8a>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800779c:	d017      	beq.n	80077ce <TIM_Base_SetConfig+0x8a>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	4a28      	ldr	r2, [pc, #160]	@ (8007844 <TIM_Base_SetConfig+0x100>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d013      	beq.n	80077ce <TIM_Base_SetConfig+0x8a>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	4a27      	ldr	r2, [pc, #156]	@ (8007848 <TIM_Base_SetConfig+0x104>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d00f      	beq.n	80077ce <TIM_Base_SetConfig+0x8a>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	4a26      	ldr	r2, [pc, #152]	@ (800784c <TIM_Base_SetConfig+0x108>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d00b      	beq.n	80077ce <TIM_Base_SetConfig+0x8a>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	4a25      	ldr	r2, [pc, #148]	@ (8007850 <TIM_Base_SetConfig+0x10c>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d007      	beq.n	80077ce <TIM_Base_SetConfig+0x8a>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	4a24      	ldr	r2, [pc, #144]	@ (8007854 <TIM_Base_SetConfig+0x110>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d003      	beq.n	80077ce <TIM_Base_SetConfig+0x8a>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	4a23      	ldr	r2, [pc, #140]	@ (8007858 <TIM_Base_SetConfig+0x114>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d108      	bne.n	80077e0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	68db      	ldr	r3, [r3, #12]
 80077da:	68fa      	ldr	r2, [r7, #12]
 80077dc:	4313      	orrs	r3, r2
 80077de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	695b      	ldr	r3, [r3, #20]
 80077ea:	4313      	orrs	r3, r2
 80077ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	68fa      	ldr	r2, [r7, #12]
 80077f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	689a      	ldr	r2, [r3, #8]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	681a      	ldr	r2, [r3, #0]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	4a0e      	ldr	r2, [pc, #56]	@ (8007840 <TIM_Base_SetConfig+0xfc>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d103      	bne.n	8007814 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	691a      	ldr	r2, [r3, #16]
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2201      	movs	r2, #1
 8007818:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	691b      	ldr	r3, [r3, #16]
 800781e:	f003 0301 	and.w	r3, r3, #1
 8007822:	2b01      	cmp	r3, #1
 8007824:	d105      	bne.n	8007832 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	691b      	ldr	r3, [r3, #16]
 800782a:	f023 0201 	bic.w	r2, r3, #1
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	611a      	str	r2, [r3, #16]
  }
}
 8007832:	bf00      	nop
 8007834:	3714      	adds	r7, #20
 8007836:	46bd      	mov	sp, r7
 8007838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783c:	4770      	bx	lr
 800783e:	bf00      	nop
 8007840:	40010000 	.word	0x40010000
 8007844:	40000400 	.word	0x40000400
 8007848:	40000800 	.word	0x40000800
 800784c:	40000c00 	.word	0x40000c00
 8007850:	40014000 	.word	0x40014000
 8007854:	40014400 	.word	0x40014400
 8007858:	40014800 	.word	0x40014800

0800785c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800785c:	b480      	push	{r7}
 800785e:	b087      	sub	sp, #28
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6a1b      	ldr	r3, [r3, #32]
 800786a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6a1b      	ldr	r3, [r3, #32]
 8007870:	f023 0201 	bic.w	r2, r3, #1
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	685b      	ldr	r3, [r3, #4]
 800787c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	699b      	ldr	r3, [r3, #24]
 8007882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800788a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f023 0303 	bic.w	r3, r3, #3
 8007892:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	68fa      	ldr	r2, [r7, #12]
 800789a:	4313      	orrs	r3, r2
 800789c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	f023 0302 	bic.w	r3, r3, #2
 80078a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	697a      	ldr	r2, [r7, #20]
 80078ac:	4313      	orrs	r3, r2
 80078ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	4a1c      	ldr	r2, [pc, #112]	@ (8007924 <TIM_OC1_SetConfig+0xc8>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d10c      	bne.n	80078d2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	f023 0308 	bic.w	r3, r3, #8
 80078be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	68db      	ldr	r3, [r3, #12]
 80078c4:	697a      	ldr	r2, [r7, #20]
 80078c6:	4313      	orrs	r3, r2
 80078c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	f023 0304 	bic.w	r3, r3, #4
 80078d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	4a13      	ldr	r2, [pc, #76]	@ (8007924 <TIM_OC1_SetConfig+0xc8>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d111      	bne.n	80078fe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80078e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80078e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	695b      	ldr	r3, [r3, #20]
 80078ee:	693a      	ldr	r2, [r7, #16]
 80078f0:	4313      	orrs	r3, r2
 80078f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	699b      	ldr	r3, [r3, #24]
 80078f8:	693a      	ldr	r2, [r7, #16]
 80078fa:	4313      	orrs	r3, r2
 80078fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	68fa      	ldr	r2, [r7, #12]
 8007908:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	685a      	ldr	r2, [r3, #4]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	697a      	ldr	r2, [r7, #20]
 8007916:	621a      	str	r2, [r3, #32]
}
 8007918:	bf00      	nop
 800791a:	371c      	adds	r7, #28
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr
 8007924:	40010000 	.word	0x40010000

08007928 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007928:	b480      	push	{r7}
 800792a:	b087      	sub	sp, #28
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
 8007930:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6a1b      	ldr	r3, [r3, #32]
 8007936:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6a1b      	ldr	r3, [r3, #32]
 800793c:	f023 0210 	bic.w	r2, r3, #16
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	699b      	ldr	r3, [r3, #24]
 800794e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800795e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	021b      	lsls	r3, r3, #8
 8007966:	68fa      	ldr	r2, [r7, #12]
 8007968:	4313      	orrs	r3, r2
 800796a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	f023 0320 	bic.w	r3, r3, #32
 8007972:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	011b      	lsls	r3, r3, #4
 800797a:	697a      	ldr	r2, [r7, #20]
 800797c:	4313      	orrs	r3, r2
 800797e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	4a1e      	ldr	r2, [pc, #120]	@ (80079fc <TIM_OC2_SetConfig+0xd4>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d10d      	bne.n	80079a4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800798e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	011b      	lsls	r3, r3, #4
 8007996:	697a      	ldr	r2, [r7, #20]
 8007998:	4313      	orrs	r3, r2
 800799a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80079a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	4a15      	ldr	r2, [pc, #84]	@ (80079fc <TIM_OC2_SetConfig+0xd4>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d113      	bne.n	80079d4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80079b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80079ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	695b      	ldr	r3, [r3, #20]
 80079c0:	009b      	lsls	r3, r3, #2
 80079c2:	693a      	ldr	r2, [r7, #16]
 80079c4:	4313      	orrs	r3, r2
 80079c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	699b      	ldr	r3, [r3, #24]
 80079cc:	009b      	lsls	r3, r3, #2
 80079ce:	693a      	ldr	r2, [r7, #16]
 80079d0:	4313      	orrs	r3, r2
 80079d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	693a      	ldr	r2, [r7, #16]
 80079d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	68fa      	ldr	r2, [r7, #12]
 80079de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	685a      	ldr	r2, [r3, #4]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	697a      	ldr	r2, [r7, #20]
 80079ec:	621a      	str	r2, [r3, #32]
}
 80079ee:	bf00      	nop
 80079f0:	371c      	adds	r7, #28
 80079f2:	46bd      	mov	sp, r7
 80079f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f8:	4770      	bx	lr
 80079fa:	bf00      	nop
 80079fc:	40010000 	.word	0x40010000

08007a00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a00:	b480      	push	{r7}
 8007a02:	b087      	sub	sp, #28
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
 8007a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6a1b      	ldr	r3, [r3, #32]
 8007a0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6a1b      	ldr	r3, [r3, #32]
 8007a14:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	69db      	ldr	r3, [r3, #28]
 8007a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	f023 0303 	bic.w	r3, r3, #3
 8007a36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	68fa      	ldr	r2, [r7, #12]
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007a48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	689b      	ldr	r3, [r3, #8]
 8007a4e:	021b      	lsls	r3, r3, #8
 8007a50:	697a      	ldr	r2, [r7, #20]
 8007a52:	4313      	orrs	r3, r2
 8007a54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	4a1d      	ldr	r2, [pc, #116]	@ (8007ad0 <TIM_OC3_SetConfig+0xd0>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d10d      	bne.n	8007a7a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007a64:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	68db      	ldr	r3, [r3, #12]
 8007a6a:	021b      	lsls	r3, r3, #8
 8007a6c:	697a      	ldr	r2, [r7, #20]
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007a78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	4a14      	ldr	r2, [pc, #80]	@ (8007ad0 <TIM_OC3_SetConfig+0xd0>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d113      	bne.n	8007aaa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007a82:	693b      	ldr	r3, [r7, #16]
 8007a84:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007a8a:	693b      	ldr	r3, [r7, #16]
 8007a8c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007a90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	695b      	ldr	r3, [r3, #20]
 8007a96:	011b      	lsls	r3, r3, #4
 8007a98:	693a      	ldr	r2, [r7, #16]
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	699b      	ldr	r3, [r3, #24]
 8007aa2:	011b      	lsls	r3, r3, #4
 8007aa4:	693a      	ldr	r2, [r7, #16]
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	693a      	ldr	r2, [r7, #16]
 8007aae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	68fa      	ldr	r2, [r7, #12]
 8007ab4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	685a      	ldr	r2, [r3, #4]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	697a      	ldr	r2, [r7, #20]
 8007ac2:	621a      	str	r2, [r3, #32]
}
 8007ac4:	bf00      	nop
 8007ac6:	371c      	adds	r7, #28
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ace:	4770      	bx	lr
 8007ad0:	40010000 	.word	0x40010000

08007ad4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b087      	sub	sp, #28
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
 8007adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a1b      	ldr	r3, [r3, #32]
 8007ae2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6a1b      	ldr	r3, [r3, #32]
 8007ae8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	69db      	ldr	r3, [r3, #28]
 8007afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	021b      	lsls	r3, r3, #8
 8007b12:	68fa      	ldr	r2, [r7, #12]
 8007b14:	4313      	orrs	r3, r2
 8007b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007b1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	031b      	lsls	r3, r3, #12
 8007b26:	693a      	ldr	r2, [r7, #16]
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	4a10      	ldr	r2, [pc, #64]	@ (8007b70 <TIM_OC4_SetConfig+0x9c>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d109      	bne.n	8007b48 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007b3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	695b      	ldr	r3, [r3, #20]
 8007b40:	019b      	lsls	r3, r3, #6
 8007b42:	697a      	ldr	r2, [r7, #20]
 8007b44:	4313      	orrs	r3, r2
 8007b46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	697a      	ldr	r2, [r7, #20]
 8007b4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	68fa      	ldr	r2, [r7, #12]
 8007b52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	685a      	ldr	r2, [r3, #4]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	693a      	ldr	r2, [r7, #16]
 8007b60:	621a      	str	r2, [r3, #32]
}
 8007b62:	bf00      	nop
 8007b64:	371c      	adds	r7, #28
 8007b66:	46bd      	mov	sp, r7
 8007b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6c:	4770      	bx	lr
 8007b6e:	bf00      	nop
 8007b70:	40010000 	.word	0x40010000

08007b74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b087      	sub	sp, #28
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	60f8      	str	r0, [r7, #12]
 8007b7c:	60b9      	str	r1, [r7, #8]
 8007b7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	6a1b      	ldr	r3, [r3, #32]
 8007b84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	6a1b      	ldr	r3, [r3, #32]
 8007b8a:	f023 0201 	bic.w	r2, r3, #1
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	699b      	ldr	r3, [r3, #24]
 8007b96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	011b      	lsls	r3, r3, #4
 8007ba4:	693a      	ldr	r2, [r7, #16]
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	f023 030a 	bic.w	r3, r3, #10
 8007bb0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007bb2:	697a      	ldr	r2, [r7, #20]
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	693a      	ldr	r2, [r7, #16]
 8007bbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	697a      	ldr	r2, [r7, #20]
 8007bc4:	621a      	str	r2, [r3, #32]
}
 8007bc6:	bf00      	nop
 8007bc8:	371c      	adds	r7, #28
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd0:	4770      	bx	lr

08007bd2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bd2:	b480      	push	{r7}
 8007bd4:	b087      	sub	sp, #28
 8007bd6:	af00      	add	r7, sp, #0
 8007bd8:	60f8      	str	r0, [r7, #12]
 8007bda:	60b9      	str	r1, [r7, #8]
 8007bdc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	6a1b      	ldr	r3, [r3, #32]
 8007be2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	6a1b      	ldr	r3, [r3, #32]
 8007be8:	f023 0210 	bic.w	r2, r3, #16
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	699b      	ldr	r3, [r3, #24]
 8007bf4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bf6:	693b      	ldr	r3, [r7, #16]
 8007bf8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007bfc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	031b      	lsls	r3, r3, #12
 8007c02:	693a      	ldr	r2, [r7, #16]
 8007c04:	4313      	orrs	r3, r2
 8007c06:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007c0e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	011b      	lsls	r3, r3, #4
 8007c14:	697a      	ldr	r2, [r7, #20]
 8007c16:	4313      	orrs	r3, r2
 8007c18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	693a      	ldr	r2, [r7, #16]
 8007c1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	697a      	ldr	r2, [r7, #20]
 8007c24:	621a      	str	r2, [r3, #32]
}
 8007c26:	bf00      	nop
 8007c28:	371c      	adds	r7, #28
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c30:	4770      	bx	lr

08007c32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c32:	b480      	push	{r7}
 8007c34:	b085      	sub	sp, #20
 8007c36:	af00      	add	r7, sp, #0
 8007c38:	6078      	str	r0, [r7, #4]
 8007c3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	689b      	ldr	r3, [r3, #8]
 8007c40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c4a:	683a      	ldr	r2, [r7, #0]
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	f043 0307 	orr.w	r3, r3, #7
 8007c54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	68fa      	ldr	r2, [r7, #12]
 8007c5a:	609a      	str	r2, [r3, #8]
}
 8007c5c:	bf00      	nop
 8007c5e:	3714      	adds	r7, #20
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr

08007c68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b087      	sub	sp, #28
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	60f8      	str	r0, [r7, #12]
 8007c70:	60b9      	str	r1, [r7, #8]
 8007c72:	607a      	str	r2, [r7, #4]
 8007c74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	689b      	ldr	r3, [r3, #8]
 8007c7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c7c:	697b      	ldr	r3, [r7, #20]
 8007c7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	021a      	lsls	r2, r3, #8
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	431a      	orrs	r2, r3
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	697a      	ldr	r2, [r7, #20]
 8007c92:	4313      	orrs	r3, r2
 8007c94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	697a      	ldr	r2, [r7, #20]
 8007c9a:	609a      	str	r2, [r3, #8]
}
 8007c9c:	bf00      	nop
 8007c9e:	371c      	adds	r7, #28
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca6:	4770      	bx	lr

08007ca8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b087      	sub	sp, #28
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	60b9      	str	r1, [r7, #8]
 8007cb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	f003 031f 	and.w	r3, r3, #31
 8007cba:	2201      	movs	r2, #1
 8007cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8007cc0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	6a1a      	ldr	r2, [r3, #32]
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	43db      	mvns	r3, r3
 8007cca:	401a      	ands	r2, r3
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	6a1a      	ldr	r2, [r3, #32]
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	f003 031f 	and.w	r3, r3, #31
 8007cda:	6879      	ldr	r1, [r7, #4]
 8007cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8007ce0:	431a      	orrs	r2, r3
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	621a      	str	r2, [r3, #32]
}
 8007ce6:	bf00      	nop
 8007ce8:	371c      	adds	r7, #28
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr
	...

08007cf4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b085      	sub	sp, #20
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d101      	bne.n	8007d0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d08:	2302      	movs	r3, #2
 8007d0a:	e050      	b.n	8007dae <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2201      	movs	r2, #1
 8007d10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2202      	movs	r2, #2
 8007d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	689b      	ldr	r3, [r3, #8]
 8007d2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	68fa      	ldr	r2, [r7, #12]
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	68fa      	ldr	r2, [r7, #12]
 8007d44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a1c      	ldr	r2, [pc, #112]	@ (8007dbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d018      	beq.n	8007d82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d58:	d013      	beq.n	8007d82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a18      	ldr	r2, [pc, #96]	@ (8007dc0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d00e      	beq.n	8007d82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a16      	ldr	r2, [pc, #88]	@ (8007dc4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d009      	beq.n	8007d82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a15      	ldr	r2, [pc, #84]	@ (8007dc8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d004      	beq.n	8007d82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a13      	ldr	r2, [pc, #76]	@ (8007dcc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d10c      	bne.n	8007d9c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	68ba      	ldr	r2, [r7, #8]
 8007d90:	4313      	orrs	r3, r2
 8007d92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	68ba      	ldr	r2, [r7, #8]
 8007d9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2201      	movs	r2, #1
 8007da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2200      	movs	r2, #0
 8007da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007dac:	2300      	movs	r3, #0
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3714      	adds	r7, #20
 8007db2:	46bd      	mov	sp, r7
 8007db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db8:	4770      	bx	lr
 8007dba:	bf00      	nop
 8007dbc:	40010000 	.word	0x40010000
 8007dc0:	40000400 	.word	0x40000400
 8007dc4:	40000800 	.word	0x40000800
 8007dc8:	40000c00 	.word	0x40000c00
 8007dcc:	40014000 	.word	0x40014000

08007dd0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b085      	sub	sp, #20
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
 8007dd8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d101      	bne.n	8007dec <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007de8:	2302      	movs	r3, #2
 8007dea:	e03d      	b.n	8007e68 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2201      	movs	r2, #1
 8007df0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	68db      	ldr	r3, [r3, #12]
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	689b      	ldr	r3, [r3, #8]
 8007e0c:	4313      	orrs	r3, r2
 8007e0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4313      	orrs	r3, r2
 8007e2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	691b      	ldr	r3, [r3, #16]
 8007e36:	4313      	orrs	r3, r2
 8007e38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	695b      	ldr	r3, [r3, #20]
 8007e44:	4313      	orrs	r3, r2
 8007e46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	69db      	ldr	r3, [r3, #28]
 8007e52:	4313      	orrs	r3, r2
 8007e54:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	68fa      	ldr	r2, [r7, #12]
 8007e5c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2200      	movs	r2, #0
 8007e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007e66:	2300      	movs	r3, #0
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3714      	adds	r7, #20
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e72:	4770      	bx	lr

08007e74 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b083      	sub	sp, #12
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e7c:	bf00      	nop
 8007e7e:	370c      	adds	r7, #12
 8007e80:	46bd      	mov	sp, r7
 8007e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e86:	4770      	bx	lr

08007e88 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b083      	sub	sp, #12
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e90:	bf00      	nop
 8007e92:	370c      	adds	r7, #12
 8007e94:	46bd      	mov	sp, r7
 8007e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9a:	4770      	bx	lr

08007e9c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007e9c:	b084      	sub	sp, #16
 8007e9e:	b580      	push	{r7, lr}
 8007ea0:	b084      	sub	sp, #16
 8007ea2:	af00      	add	r7, sp, #0
 8007ea4:	6078      	str	r0, [r7, #4]
 8007ea6:	f107 001c 	add.w	r0, r7, #28
 8007eaa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007eae:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007eb2:	2b01      	cmp	r3, #1
 8007eb4:	d123      	bne.n	8007efe <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eba:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	68db      	ldr	r3, [r3, #12]
 8007ec6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007eca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ece:	687a      	ldr	r2, [r7, #4]
 8007ed0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	68db      	ldr	r3, [r3, #12]
 8007ed6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007ede:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ee2:	2b01      	cmp	r3, #1
 8007ee4:	d105      	bne.n	8007ef2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	68db      	ldr	r3, [r3, #12]
 8007eea:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f001 fae8 	bl	80094c8 <USB_CoreReset>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	73fb      	strb	r3, [r7, #15]
 8007efc:	e01b      	b.n	8007f36 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	68db      	ldr	r3, [r3, #12]
 8007f02:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f001 fadc 	bl	80094c8 <USB_CoreReset>
 8007f10:	4603      	mov	r3, r0
 8007f12:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007f14:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d106      	bne.n	8007f2a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f20:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	639a      	str	r2, [r3, #56]	@ 0x38
 8007f28:	e005      	b.n	8007f36 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f2e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007f36:	7fbb      	ldrb	r3, [r7, #30]
 8007f38:	2b01      	cmp	r3, #1
 8007f3a:	d10b      	bne.n	8007f54 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	f043 0206 	orr.w	r2, r3, #6
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	689b      	ldr	r3, [r3, #8]
 8007f4c:	f043 0220 	orr.w	r2, r3, #32
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3710      	adds	r7, #16
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007f60:	b004      	add	sp, #16
 8007f62:	4770      	bx	lr

08007f64 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b087      	sub	sp, #28
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	4613      	mov	r3, r2
 8007f70:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007f72:	79fb      	ldrb	r3, [r7, #7]
 8007f74:	2b02      	cmp	r3, #2
 8007f76:	d165      	bne.n	8008044 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	4a41      	ldr	r2, [pc, #260]	@ (8008080 <USB_SetTurnaroundTime+0x11c>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d906      	bls.n	8007f8e <USB_SetTurnaroundTime+0x2a>
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	4a40      	ldr	r2, [pc, #256]	@ (8008084 <USB_SetTurnaroundTime+0x120>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d202      	bcs.n	8007f8e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007f88:	230f      	movs	r3, #15
 8007f8a:	617b      	str	r3, [r7, #20]
 8007f8c:	e062      	b.n	8008054 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	4a3c      	ldr	r2, [pc, #240]	@ (8008084 <USB_SetTurnaroundTime+0x120>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d306      	bcc.n	8007fa4 <USB_SetTurnaroundTime+0x40>
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	4a3b      	ldr	r2, [pc, #236]	@ (8008088 <USB_SetTurnaroundTime+0x124>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d202      	bcs.n	8007fa4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007f9e:	230e      	movs	r3, #14
 8007fa0:	617b      	str	r3, [r7, #20]
 8007fa2:	e057      	b.n	8008054 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	4a38      	ldr	r2, [pc, #224]	@ (8008088 <USB_SetTurnaroundTime+0x124>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d306      	bcc.n	8007fba <USB_SetTurnaroundTime+0x56>
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	4a37      	ldr	r2, [pc, #220]	@ (800808c <USB_SetTurnaroundTime+0x128>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d202      	bcs.n	8007fba <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007fb4:	230d      	movs	r3, #13
 8007fb6:	617b      	str	r3, [r7, #20]
 8007fb8:	e04c      	b.n	8008054 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	4a33      	ldr	r2, [pc, #204]	@ (800808c <USB_SetTurnaroundTime+0x128>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d306      	bcc.n	8007fd0 <USB_SetTurnaroundTime+0x6c>
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	4a32      	ldr	r2, [pc, #200]	@ (8008090 <USB_SetTurnaroundTime+0x12c>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d802      	bhi.n	8007fd0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007fca:	230c      	movs	r3, #12
 8007fcc:	617b      	str	r3, [r7, #20]
 8007fce:	e041      	b.n	8008054 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	4a2f      	ldr	r2, [pc, #188]	@ (8008090 <USB_SetTurnaroundTime+0x12c>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d906      	bls.n	8007fe6 <USB_SetTurnaroundTime+0x82>
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	4a2e      	ldr	r2, [pc, #184]	@ (8008094 <USB_SetTurnaroundTime+0x130>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d802      	bhi.n	8007fe6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007fe0:	230b      	movs	r3, #11
 8007fe2:	617b      	str	r3, [r7, #20]
 8007fe4:	e036      	b.n	8008054 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	4a2a      	ldr	r2, [pc, #168]	@ (8008094 <USB_SetTurnaroundTime+0x130>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d906      	bls.n	8007ffc <USB_SetTurnaroundTime+0x98>
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	4a29      	ldr	r2, [pc, #164]	@ (8008098 <USB_SetTurnaroundTime+0x134>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d802      	bhi.n	8007ffc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007ff6:	230a      	movs	r3, #10
 8007ff8:	617b      	str	r3, [r7, #20]
 8007ffa:	e02b      	b.n	8008054 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	4a26      	ldr	r2, [pc, #152]	@ (8008098 <USB_SetTurnaroundTime+0x134>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d906      	bls.n	8008012 <USB_SetTurnaroundTime+0xae>
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	4a25      	ldr	r2, [pc, #148]	@ (800809c <USB_SetTurnaroundTime+0x138>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d202      	bcs.n	8008012 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800800c:	2309      	movs	r3, #9
 800800e:	617b      	str	r3, [r7, #20]
 8008010:	e020      	b.n	8008054 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	4a21      	ldr	r2, [pc, #132]	@ (800809c <USB_SetTurnaroundTime+0x138>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d306      	bcc.n	8008028 <USB_SetTurnaroundTime+0xc4>
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	4a20      	ldr	r2, [pc, #128]	@ (80080a0 <USB_SetTurnaroundTime+0x13c>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d802      	bhi.n	8008028 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008022:	2308      	movs	r3, #8
 8008024:	617b      	str	r3, [r7, #20]
 8008026:	e015      	b.n	8008054 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	4a1d      	ldr	r2, [pc, #116]	@ (80080a0 <USB_SetTurnaroundTime+0x13c>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d906      	bls.n	800803e <USB_SetTurnaroundTime+0xda>
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	4a1c      	ldr	r2, [pc, #112]	@ (80080a4 <USB_SetTurnaroundTime+0x140>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d202      	bcs.n	800803e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008038:	2307      	movs	r3, #7
 800803a:	617b      	str	r3, [r7, #20]
 800803c:	e00a      	b.n	8008054 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800803e:	2306      	movs	r3, #6
 8008040:	617b      	str	r3, [r7, #20]
 8008042:	e007      	b.n	8008054 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008044:	79fb      	ldrb	r3, [r7, #7]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d102      	bne.n	8008050 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800804a:	2309      	movs	r3, #9
 800804c:	617b      	str	r3, [r7, #20]
 800804e:	e001      	b.n	8008054 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008050:	2309      	movs	r3, #9
 8008052:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	68db      	ldr	r3, [r3, #12]
 8008058:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	68da      	ldr	r2, [r3, #12]
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	029b      	lsls	r3, r3, #10
 8008068:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800806c:	431a      	orrs	r2, r3
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008072:	2300      	movs	r3, #0
}
 8008074:	4618      	mov	r0, r3
 8008076:	371c      	adds	r7, #28
 8008078:	46bd      	mov	sp, r7
 800807a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807e:	4770      	bx	lr
 8008080:	00d8acbf 	.word	0x00d8acbf
 8008084:	00e4e1c0 	.word	0x00e4e1c0
 8008088:	00f42400 	.word	0x00f42400
 800808c:	01067380 	.word	0x01067380
 8008090:	011a499f 	.word	0x011a499f
 8008094:	01312cff 	.word	0x01312cff
 8008098:	014ca43f 	.word	0x014ca43f
 800809c:	016e3600 	.word	0x016e3600
 80080a0:	01a6ab1f 	.word	0x01a6ab1f
 80080a4:	01e84800 	.word	0x01e84800

080080a8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b083      	sub	sp, #12
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	689b      	ldr	r3, [r3, #8]
 80080b4:	f043 0201 	orr.w	r2, r3, #1
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80080bc:	2300      	movs	r3, #0
}
 80080be:	4618      	mov	r0, r3
 80080c0:	370c      	adds	r7, #12
 80080c2:	46bd      	mov	sp, r7
 80080c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c8:	4770      	bx	lr

080080ca <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80080ca:	b480      	push	{r7}
 80080cc:	b083      	sub	sp, #12
 80080ce:	af00      	add	r7, sp, #0
 80080d0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	689b      	ldr	r3, [r3, #8]
 80080d6:	f023 0201 	bic.w	r2, r3, #1
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80080de:	2300      	movs	r3, #0
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	370c      	adds	r7, #12
 80080e4:	46bd      	mov	sp, r7
 80080e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ea:	4770      	bx	lr

080080ec <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b084      	sub	sp, #16
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
 80080f4:	460b      	mov	r3, r1
 80080f6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80080f8:	2300      	movs	r3, #0
 80080fa:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	68db      	ldr	r3, [r3, #12]
 8008100:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008108:	78fb      	ldrb	r3, [r7, #3]
 800810a:	2b01      	cmp	r3, #1
 800810c:	d115      	bne.n	800813a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	68db      	ldr	r3, [r3, #12]
 8008112:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800811a:	200a      	movs	r0, #10
 800811c:	f7fb fad4 	bl	80036c8 <HAL_Delay>
      ms += 10U;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	330a      	adds	r3, #10
 8008124:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f001 f93f 	bl	80093aa <USB_GetMode>
 800812c:	4603      	mov	r3, r0
 800812e:	2b01      	cmp	r3, #1
 8008130:	d01e      	beq.n	8008170 <USB_SetCurrentMode+0x84>
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2bc7      	cmp	r3, #199	@ 0xc7
 8008136:	d9f0      	bls.n	800811a <USB_SetCurrentMode+0x2e>
 8008138:	e01a      	b.n	8008170 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800813a:	78fb      	ldrb	r3, [r7, #3]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d115      	bne.n	800816c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	68db      	ldr	r3, [r3, #12]
 8008144:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800814c:	200a      	movs	r0, #10
 800814e:	f7fb fabb 	bl	80036c8 <HAL_Delay>
      ms += 10U;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	330a      	adds	r3, #10
 8008156:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	f001 f926 	bl	80093aa <USB_GetMode>
 800815e:	4603      	mov	r3, r0
 8008160:	2b00      	cmp	r3, #0
 8008162:	d005      	beq.n	8008170 <USB_SetCurrentMode+0x84>
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2bc7      	cmp	r3, #199	@ 0xc7
 8008168:	d9f0      	bls.n	800814c <USB_SetCurrentMode+0x60>
 800816a:	e001      	b.n	8008170 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800816c:	2301      	movs	r3, #1
 800816e:	e005      	b.n	800817c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2bc8      	cmp	r3, #200	@ 0xc8
 8008174:	d101      	bne.n	800817a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008176:	2301      	movs	r3, #1
 8008178:	e000      	b.n	800817c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800817a:	2300      	movs	r3, #0
}
 800817c:	4618      	mov	r0, r3
 800817e:	3710      	adds	r7, #16
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}

08008184 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008184:	b084      	sub	sp, #16
 8008186:	b580      	push	{r7, lr}
 8008188:	b086      	sub	sp, #24
 800818a:	af00      	add	r7, sp, #0
 800818c:	6078      	str	r0, [r7, #4]
 800818e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008192:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008196:	2300      	movs	r3, #0
 8008198:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800819e:	2300      	movs	r3, #0
 80081a0:	613b      	str	r3, [r7, #16]
 80081a2:	e009      	b.n	80081b8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80081a4:	687a      	ldr	r2, [r7, #4]
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	3340      	adds	r3, #64	@ 0x40
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	4413      	add	r3, r2
 80081ae:	2200      	movs	r2, #0
 80081b0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	3301      	adds	r3, #1
 80081b6:	613b      	str	r3, [r7, #16]
 80081b8:	693b      	ldr	r3, [r7, #16]
 80081ba:	2b0e      	cmp	r3, #14
 80081bc:	d9f2      	bls.n	80081a4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80081be:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d11c      	bne.n	8008200 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	68fa      	ldr	r2, [r7, #12]
 80081d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80081d4:	f043 0302 	orr.w	r3, r3, #2
 80081d8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081de:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081ea:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081f6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	639a      	str	r2, [r3, #56]	@ 0x38
 80081fe:	e00b      	b.n	8008218 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008204:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008210:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800821e:	461a      	mov	r2, r3
 8008220:	2300      	movs	r3, #0
 8008222:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008224:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008228:	2b01      	cmp	r3, #1
 800822a:	d10d      	bne.n	8008248 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800822c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008230:	2b00      	cmp	r3, #0
 8008232:	d104      	bne.n	800823e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008234:	2100      	movs	r1, #0
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 f968 	bl	800850c <USB_SetDevSpeed>
 800823c:	e008      	b.n	8008250 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800823e:	2101      	movs	r1, #1
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	f000 f963 	bl	800850c <USB_SetDevSpeed>
 8008246:	e003      	b.n	8008250 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008248:	2103      	movs	r1, #3
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f000 f95e 	bl	800850c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008250:	2110      	movs	r1, #16
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f000 f8fa 	bl	800844c <USB_FlushTxFifo>
 8008258:	4603      	mov	r3, r0
 800825a:	2b00      	cmp	r3, #0
 800825c:	d001      	beq.n	8008262 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800825e:	2301      	movs	r3, #1
 8008260:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008262:	6878      	ldr	r0, [r7, #4]
 8008264:	f000 f924 	bl	80084b0 <USB_FlushRxFifo>
 8008268:	4603      	mov	r3, r0
 800826a:	2b00      	cmp	r3, #0
 800826c:	d001      	beq.n	8008272 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800826e:	2301      	movs	r3, #1
 8008270:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008278:	461a      	mov	r2, r3
 800827a:	2300      	movs	r3, #0
 800827c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008284:	461a      	mov	r2, r3
 8008286:	2300      	movs	r3, #0
 8008288:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008290:	461a      	mov	r2, r3
 8008292:	2300      	movs	r3, #0
 8008294:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008296:	2300      	movs	r3, #0
 8008298:	613b      	str	r3, [r7, #16]
 800829a:	e043      	b.n	8008324 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800829c:	693b      	ldr	r3, [r7, #16]
 800829e:	015a      	lsls	r2, r3, #5
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	4413      	add	r3, r2
 80082a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80082ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80082b2:	d118      	bne.n	80082e6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d10a      	bne.n	80082d0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80082ba:	693b      	ldr	r3, [r7, #16]
 80082bc:	015a      	lsls	r2, r3, #5
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	4413      	add	r3, r2
 80082c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082c6:	461a      	mov	r2, r3
 80082c8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80082cc:	6013      	str	r3, [r2, #0]
 80082ce:	e013      	b.n	80082f8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80082d0:	693b      	ldr	r3, [r7, #16]
 80082d2:	015a      	lsls	r2, r3, #5
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	4413      	add	r3, r2
 80082d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082dc:	461a      	mov	r2, r3
 80082de:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80082e2:	6013      	str	r3, [r2, #0]
 80082e4:	e008      	b.n	80082f8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	015a      	lsls	r2, r3, #5
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	4413      	add	r3, r2
 80082ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082f2:	461a      	mov	r2, r3
 80082f4:	2300      	movs	r3, #0
 80082f6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	015a      	lsls	r2, r3, #5
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	4413      	add	r3, r2
 8008300:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008304:	461a      	mov	r2, r3
 8008306:	2300      	movs	r3, #0
 8008308:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	015a      	lsls	r2, r3, #5
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	4413      	add	r3, r2
 8008312:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008316:	461a      	mov	r2, r3
 8008318:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800831c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	3301      	adds	r3, #1
 8008322:	613b      	str	r3, [r7, #16]
 8008324:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008328:	461a      	mov	r2, r3
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	4293      	cmp	r3, r2
 800832e:	d3b5      	bcc.n	800829c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008330:	2300      	movs	r3, #0
 8008332:	613b      	str	r3, [r7, #16]
 8008334:	e043      	b.n	80083be <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	015a      	lsls	r2, r3, #5
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	4413      	add	r3, r2
 800833e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008348:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800834c:	d118      	bne.n	8008380 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800834e:	693b      	ldr	r3, [r7, #16]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d10a      	bne.n	800836a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	015a      	lsls	r2, r3, #5
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	4413      	add	r3, r2
 800835c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008360:	461a      	mov	r2, r3
 8008362:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008366:	6013      	str	r3, [r2, #0]
 8008368:	e013      	b.n	8008392 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800836a:	693b      	ldr	r3, [r7, #16]
 800836c:	015a      	lsls	r2, r3, #5
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	4413      	add	r3, r2
 8008372:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008376:	461a      	mov	r2, r3
 8008378:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800837c:	6013      	str	r3, [r2, #0]
 800837e:	e008      	b.n	8008392 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008380:	693b      	ldr	r3, [r7, #16]
 8008382:	015a      	lsls	r2, r3, #5
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	4413      	add	r3, r2
 8008388:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800838c:	461a      	mov	r2, r3
 800838e:	2300      	movs	r3, #0
 8008390:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	015a      	lsls	r2, r3, #5
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	4413      	add	r3, r2
 800839a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800839e:	461a      	mov	r2, r3
 80083a0:	2300      	movs	r3, #0
 80083a2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	015a      	lsls	r2, r3, #5
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	4413      	add	r3, r2
 80083ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083b0:	461a      	mov	r2, r3
 80083b2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80083b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	3301      	adds	r3, #1
 80083bc:	613b      	str	r3, [r7, #16]
 80083be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80083c2:	461a      	mov	r2, r3
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d3b5      	bcc.n	8008336 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083d0:	691b      	ldr	r3, [r3, #16]
 80083d2:	68fa      	ldr	r2, [r7, #12]
 80083d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80083d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80083dc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2200      	movs	r2, #0
 80083e2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80083ea:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80083ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d105      	bne.n	8008400 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	699b      	ldr	r3, [r3, #24]
 80083f8:	f043 0210 	orr.w	r2, r3, #16
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	699a      	ldr	r2, [r3, #24]
 8008404:	4b10      	ldr	r3, [pc, #64]	@ (8008448 <USB_DevInit+0x2c4>)
 8008406:	4313      	orrs	r3, r2
 8008408:	687a      	ldr	r2, [r7, #4]
 800840a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800840c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008410:	2b00      	cmp	r3, #0
 8008412:	d005      	beq.n	8008420 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	699b      	ldr	r3, [r3, #24]
 8008418:	f043 0208 	orr.w	r2, r3, #8
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008420:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008424:	2b01      	cmp	r3, #1
 8008426:	d107      	bne.n	8008438 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	699b      	ldr	r3, [r3, #24]
 800842c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008430:	f043 0304 	orr.w	r3, r3, #4
 8008434:	687a      	ldr	r2, [r7, #4]
 8008436:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008438:	7dfb      	ldrb	r3, [r7, #23]
}
 800843a:	4618      	mov	r0, r3
 800843c:	3718      	adds	r7, #24
 800843e:	46bd      	mov	sp, r7
 8008440:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008444:	b004      	add	sp, #16
 8008446:	4770      	bx	lr
 8008448:	803c3800 	.word	0x803c3800

0800844c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800844c:	b480      	push	{r7}
 800844e:	b085      	sub	sp, #20
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
 8008454:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008456:	2300      	movs	r3, #0
 8008458:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	3301      	adds	r3, #1
 800845e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008466:	d901      	bls.n	800846c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008468:	2303      	movs	r3, #3
 800846a:	e01b      	b.n	80084a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	691b      	ldr	r3, [r3, #16]
 8008470:	2b00      	cmp	r3, #0
 8008472:	daf2      	bge.n	800845a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008474:	2300      	movs	r3, #0
 8008476:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	019b      	lsls	r3, r3, #6
 800847c:	f043 0220 	orr.w	r2, r3, #32
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	3301      	adds	r3, #1
 8008488:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008490:	d901      	bls.n	8008496 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008492:	2303      	movs	r3, #3
 8008494:	e006      	b.n	80084a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	691b      	ldr	r3, [r3, #16]
 800849a:	f003 0320 	and.w	r3, r3, #32
 800849e:	2b20      	cmp	r3, #32
 80084a0:	d0f0      	beq.n	8008484 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80084a2:	2300      	movs	r3, #0
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3714      	adds	r7, #20
 80084a8:	46bd      	mov	sp, r7
 80084aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ae:	4770      	bx	lr

080084b0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b085      	sub	sp, #20
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80084b8:	2300      	movs	r3, #0
 80084ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	3301      	adds	r3, #1
 80084c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084c8:	d901      	bls.n	80084ce <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80084ca:	2303      	movs	r3, #3
 80084cc:	e018      	b.n	8008500 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	691b      	ldr	r3, [r3, #16]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	daf2      	bge.n	80084bc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80084d6:	2300      	movs	r3, #0
 80084d8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2210      	movs	r2, #16
 80084de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	3301      	adds	r3, #1
 80084e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084ec:	d901      	bls.n	80084f2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80084ee:	2303      	movs	r3, #3
 80084f0:	e006      	b.n	8008500 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	691b      	ldr	r3, [r3, #16]
 80084f6:	f003 0310 	and.w	r3, r3, #16
 80084fa:	2b10      	cmp	r3, #16
 80084fc:	d0f0      	beq.n	80084e0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80084fe:	2300      	movs	r3, #0
}
 8008500:	4618      	mov	r0, r3
 8008502:	3714      	adds	r7, #20
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr

0800850c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800850c:	b480      	push	{r7}
 800850e:	b085      	sub	sp, #20
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
 8008514:	460b      	mov	r3, r1
 8008516:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008522:	681a      	ldr	r2, [r3, #0]
 8008524:	78fb      	ldrb	r3, [r7, #3]
 8008526:	68f9      	ldr	r1, [r7, #12]
 8008528:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800852c:	4313      	orrs	r3, r2
 800852e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008530:	2300      	movs	r3, #0
}
 8008532:	4618      	mov	r0, r3
 8008534:	3714      	adds	r7, #20
 8008536:	46bd      	mov	sp, r7
 8008538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853c:	4770      	bx	lr

0800853e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800853e:	b480      	push	{r7}
 8008540:	b087      	sub	sp, #28
 8008542:	af00      	add	r7, sp, #0
 8008544:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008550:	689b      	ldr	r3, [r3, #8]
 8008552:	f003 0306 	and.w	r3, r3, #6
 8008556:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d102      	bne.n	8008564 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800855e:	2300      	movs	r3, #0
 8008560:	75fb      	strb	r3, [r7, #23]
 8008562:	e00a      	b.n	800857a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2b02      	cmp	r3, #2
 8008568:	d002      	beq.n	8008570 <USB_GetDevSpeed+0x32>
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2b06      	cmp	r3, #6
 800856e:	d102      	bne.n	8008576 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008570:	2302      	movs	r3, #2
 8008572:	75fb      	strb	r3, [r7, #23]
 8008574:	e001      	b.n	800857a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008576:	230f      	movs	r3, #15
 8008578:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800857a:	7dfb      	ldrb	r3, [r7, #23]
}
 800857c:	4618      	mov	r0, r3
 800857e:	371c      	adds	r7, #28
 8008580:	46bd      	mov	sp, r7
 8008582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008586:	4770      	bx	lr

08008588 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008588:	b480      	push	{r7}
 800858a:	b085      	sub	sp, #20
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
 8008590:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	781b      	ldrb	r3, [r3, #0]
 800859a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	785b      	ldrb	r3, [r3, #1]
 80085a0:	2b01      	cmp	r3, #1
 80085a2:	d13a      	bne.n	800861a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085aa:	69da      	ldr	r2, [r3, #28]
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	f003 030f 	and.w	r3, r3, #15
 80085b4:	2101      	movs	r1, #1
 80085b6:	fa01 f303 	lsl.w	r3, r1, r3
 80085ba:	b29b      	uxth	r3, r3
 80085bc:	68f9      	ldr	r1, [r7, #12]
 80085be:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80085c2:	4313      	orrs	r3, r2
 80085c4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	015a      	lsls	r2, r3, #5
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	4413      	add	r3, r2
 80085ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d155      	bne.n	8008688 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	015a      	lsls	r2, r3, #5
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	4413      	add	r3, r2
 80085e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085e8:	681a      	ldr	r2, [r3, #0]
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	689b      	ldr	r3, [r3, #8]
 80085ee:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	791b      	ldrb	r3, [r3, #4]
 80085f6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80085f8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	059b      	lsls	r3, r3, #22
 80085fe:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008600:	4313      	orrs	r3, r2
 8008602:	68ba      	ldr	r2, [r7, #8]
 8008604:	0151      	lsls	r1, r2, #5
 8008606:	68fa      	ldr	r2, [r7, #12]
 8008608:	440a      	add	r2, r1
 800860a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800860e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008612:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008616:	6013      	str	r3, [r2, #0]
 8008618:	e036      	b.n	8008688 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008620:	69da      	ldr	r2, [r3, #28]
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	781b      	ldrb	r3, [r3, #0]
 8008626:	f003 030f 	and.w	r3, r3, #15
 800862a:	2101      	movs	r1, #1
 800862c:	fa01 f303 	lsl.w	r3, r1, r3
 8008630:	041b      	lsls	r3, r3, #16
 8008632:	68f9      	ldr	r1, [r7, #12]
 8008634:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008638:	4313      	orrs	r3, r2
 800863a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	015a      	lsls	r2, r3, #5
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	4413      	add	r3, r2
 8008644:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800864e:	2b00      	cmp	r3, #0
 8008650:	d11a      	bne.n	8008688 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	015a      	lsls	r2, r3, #5
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	4413      	add	r3, r2
 800865a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800865e:	681a      	ldr	r2, [r3, #0]
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	689b      	ldr	r3, [r3, #8]
 8008664:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	791b      	ldrb	r3, [r3, #4]
 800866c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800866e:	430b      	orrs	r3, r1
 8008670:	4313      	orrs	r3, r2
 8008672:	68ba      	ldr	r2, [r7, #8]
 8008674:	0151      	lsls	r1, r2, #5
 8008676:	68fa      	ldr	r2, [r7, #12]
 8008678:	440a      	add	r2, r1
 800867a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800867e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008682:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008686:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008688:	2300      	movs	r3, #0
}
 800868a:	4618      	mov	r0, r3
 800868c:	3714      	adds	r7, #20
 800868e:	46bd      	mov	sp, r7
 8008690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008694:	4770      	bx	lr
	...

08008698 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008698:	b480      	push	{r7}
 800869a:	b085      	sub	sp, #20
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
 80086a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	781b      	ldrb	r3, [r3, #0]
 80086aa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	785b      	ldrb	r3, [r3, #1]
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d161      	bne.n	8008778 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	015a      	lsls	r2, r3, #5
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	4413      	add	r3, r2
 80086bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80086c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80086ca:	d11f      	bne.n	800870c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	015a      	lsls	r2, r3, #5
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	4413      	add	r3, r2
 80086d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	68ba      	ldr	r2, [r7, #8]
 80086dc:	0151      	lsls	r1, r2, #5
 80086de:	68fa      	ldr	r2, [r7, #12]
 80086e0:	440a      	add	r2, r1
 80086e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086e6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80086ea:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	015a      	lsls	r2, r3, #5
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	4413      	add	r3, r2
 80086f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	68ba      	ldr	r2, [r7, #8]
 80086fc:	0151      	lsls	r1, r2, #5
 80086fe:	68fa      	ldr	r2, [r7, #12]
 8008700:	440a      	add	r2, r1
 8008702:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008706:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800870a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008712:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	781b      	ldrb	r3, [r3, #0]
 8008718:	f003 030f 	and.w	r3, r3, #15
 800871c:	2101      	movs	r1, #1
 800871e:	fa01 f303 	lsl.w	r3, r1, r3
 8008722:	b29b      	uxth	r3, r3
 8008724:	43db      	mvns	r3, r3
 8008726:	68f9      	ldr	r1, [r7, #12]
 8008728:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800872c:	4013      	ands	r3, r2
 800872e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008736:	69da      	ldr	r2, [r3, #28]
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	781b      	ldrb	r3, [r3, #0]
 800873c:	f003 030f 	and.w	r3, r3, #15
 8008740:	2101      	movs	r1, #1
 8008742:	fa01 f303 	lsl.w	r3, r1, r3
 8008746:	b29b      	uxth	r3, r3
 8008748:	43db      	mvns	r3, r3
 800874a:	68f9      	ldr	r1, [r7, #12]
 800874c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008750:	4013      	ands	r3, r2
 8008752:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	015a      	lsls	r2, r3, #5
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	4413      	add	r3, r2
 800875c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008760:	681a      	ldr	r2, [r3, #0]
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	0159      	lsls	r1, r3, #5
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	440b      	add	r3, r1
 800876a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800876e:	4619      	mov	r1, r3
 8008770:	4b35      	ldr	r3, [pc, #212]	@ (8008848 <USB_DeactivateEndpoint+0x1b0>)
 8008772:	4013      	ands	r3, r2
 8008774:	600b      	str	r3, [r1, #0]
 8008776:	e060      	b.n	800883a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	015a      	lsls	r2, r3, #5
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	4413      	add	r3, r2
 8008780:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800878a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800878e:	d11f      	bne.n	80087d0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	015a      	lsls	r2, r3, #5
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	4413      	add	r3, r2
 8008798:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	68ba      	ldr	r2, [r7, #8]
 80087a0:	0151      	lsls	r1, r2, #5
 80087a2:	68fa      	ldr	r2, [r7, #12]
 80087a4:	440a      	add	r2, r1
 80087a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087aa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80087ae:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	015a      	lsls	r2, r3, #5
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	4413      	add	r3, r2
 80087b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	68ba      	ldr	r2, [r7, #8]
 80087c0:	0151      	lsls	r1, r2, #5
 80087c2:	68fa      	ldr	r2, [r7, #12]
 80087c4:	440a      	add	r2, r1
 80087c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087ca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80087ce:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	781b      	ldrb	r3, [r3, #0]
 80087dc:	f003 030f 	and.w	r3, r3, #15
 80087e0:	2101      	movs	r1, #1
 80087e2:	fa01 f303 	lsl.w	r3, r1, r3
 80087e6:	041b      	lsls	r3, r3, #16
 80087e8:	43db      	mvns	r3, r3
 80087ea:	68f9      	ldr	r1, [r7, #12]
 80087ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80087f0:	4013      	ands	r3, r2
 80087f2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087fa:	69da      	ldr	r2, [r3, #28]
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	781b      	ldrb	r3, [r3, #0]
 8008800:	f003 030f 	and.w	r3, r3, #15
 8008804:	2101      	movs	r1, #1
 8008806:	fa01 f303 	lsl.w	r3, r1, r3
 800880a:	041b      	lsls	r3, r3, #16
 800880c:	43db      	mvns	r3, r3
 800880e:	68f9      	ldr	r1, [r7, #12]
 8008810:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008814:	4013      	ands	r3, r2
 8008816:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	015a      	lsls	r2, r3, #5
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	4413      	add	r3, r2
 8008820:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008824:	681a      	ldr	r2, [r3, #0]
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	0159      	lsls	r1, r3, #5
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	440b      	add	r3, r1
 800882e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008832:	4619      	mov	r1, r3
 8008834:	4b05      	ldr	r3, [pc, #20]	@ (800884c <USB_DeactivateEndpoint+0x1b4>)
 8008836:	4013      	ands	r3, r2
 8008838:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800883a:	2300      	movs	r3, #0
}
 800883c:	4618      	mov	r0, r3
 800883e:	3714      	adds	r7, #20
 8008840:	46bd      	mov	sp, r7
 8008842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008846:	4770      	bx	lr
 8008848:	ec337800 	.word	0xec337800
 800884c:	eff37800 	.word	0xeff37800

08008850 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b08a      	sub	sp, #40	@ 0x28
 8008854:	af02      	add	r7, sp, #8
 8008856:	60f8      	str	r0, [r7, #12]
 8008858:	60b9      	str	r1, [r7, #8]
 800885a:	4613      	mov	r3, r2
 800885c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	781b      	ldrb	r3, [r3, #0]
 8008866:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	785b      	ldrb	r3, [r3, #1]
 800886c:	2b01      	cmp	r3, #1
 800886e:	f040 817f 	bne.w	8008b70 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	691b      	ldr	r3, [r3, #16]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d132      	bne.n	80088e0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800887a:	69bb      	ldr	r3, [r7, #24]
 800887c:	015a      	lsls	r2, r3, #5
 800887e:	69fb      	ldr	r3, [r7, #28]
 8008880:	4413      	add	r3, r2
 8008882:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008886:	691b      	ldr	r3, [r3, #16]
 8008888:	69ba      	ldr	r2, [r7, #24]
 800888a:	0151      	lsls	r1, r2, #5
 800888c:	69fa      	ldr	r2, [r7, #28]
 800888e:	440a      	add	r2, r1
 8008890:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008894:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008898:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800889c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800889e:	69bb      	ldr	r3, [r7, #24]
 80088a0:	015a      	lsls	r2, r3, #5
 80088a2:	69fb      	ldr	r3, [r7, #28]
 80088a4:	4413      	add	r3, r2
 80088a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088aa:	691b      	ldr	r3, [r3, #16]
 80088ac:	69ba      	ldr	r2, [r7, #24]
 80088ae:	0151      	lsls	r1, r2, #5
 80088b0:	69fa      	ldr	r2, [r7, #28]
 80088b2:	440a      	add	r2, r1
 80088b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088b8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80088bc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80088be:	69bb      	ldr	r3, [r7, #24]
 80088c0:	015a      	lsls	r2, r3, #5
 80088c2:	69fb      	ldr	r3, [r7, #28]
 80088c4:	4413      	add	r3, r2
 80088c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088ca:	691b      	ldr	r3, [r3, #16]
 80088cc:	69ba      	ldr	r2, [r7, #24]
 80088ce:	0151      	lsls	r1, r2, #5
 80088d0:	69fa      	ldr	r2, [r7, #28]
 80088d2:	440a      	add	r2, r1
 80088d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088d8:	0cdb      	lsrs	r3, r3, #19
 80088da:	04db      	lsls	r3, r3, #19
 80088dc:	6113      	str	r3, [r2, #16]
 80088de:	e097      	b.n	8008a10 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80088e0:	69bb      	ldr	r3, [r7, #24]
 80088e2:	015a      	lsls	r2, r3, #5
 80088e4:	69fb      	ldr	r3, [r7, #28]
 80088e6:	4413      	add	r3, r2
 80088e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088ec:	691b      	ldr	r3, [r3, #16]
 80088ee:	69ba      	ldr	r2, [r7, #24]
 80088f0:	0151      	lsls	r1, r2, #5
 80088f2:	69fa      	ldr	r2, [r7, #28]
 80088f4:	440a      	add	r2, r1
 80088f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088fa:	0cdb      	lsrs	r3, r3, #19
 80088fc:	04db      	lsls	r3, r3, #19
 80088fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008900:	69bb      	ldr	r3, [r7, #24]
 8008902:	015a      	lsls	r2, r3, #5
 8008904:	69fb      	ldr	r3, [r7, #28]
 8008906:	4413      	add	r3, r2
 8008908:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800890c:	691b      	ldr	r3, [r3, #16]
 800890e:	69ba      	ldr	r2, [r7, #24]
 8008910:	0151      	lsls	r1, r2, #5
 8008912:	69fa      	ldr	r2, [r7, #28]
 8008914:	440a      	add	r2, r1
 8008916:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800891a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800891e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008922:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008924:	69bb      	ldr	r3, [r7, #24]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d11a      	bne.n	8008960 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	691a      	ldr	r2, [r3, #16]
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	689b      	ldr	r3, [r3, #8]
 8008932:	429a      	cmp	r2, r3
 8008934:	d903      	bls.n	800893e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	689a      	ldr	r2, [r3, #8]
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800893e:	69bb      	ldr	r3, [r7, #24]
 8008940:	015a      	lsls	r2, r3, #5
 8008942:	69fb      	ldr	r3, [r7, #28]
 8008944:	4413      	add	r3, r2
 8008946:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800894a:	691b      	ldr	r3, [r3, #16]
 800894c:	69ba      	ldr	r2, [r7, #24]
 800894e:	0151      	lsls	r1, r2, #5
 8008950:	69fa      	ldr	r2, [r7, #28]
 8008952:	440a      	add	r2, r1
 8008954:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008958:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800895c:	6113      	str	r3, [r2, #16]
 800895e:	e044      	b.n	80089ea <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	691a      	ldr	r2, [r3, #16]
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	689b      	ldr	r3, [r3, #8]
 8008968:	4413      	add	r3, r2
 800896a:	1e5a      	subs	r2, r3, #1
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	689b      	ldr	r3, [r3, #8]
 8008970:	fbb2 f3f3 	udiv	r3, r2, r3
 8008974:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8008976:	69bb      	ldr	r3, [r7, #24]
 8008978:	015a      	lsls	r2, r3, #5
 800897a:	69fb      	ldr	r3, [r7, #28]
 800897c:	4413      	add	r3, r2
 800897e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008982:	691a      	ldr	r2, [r3, #16]
 8008984:	8afb      	ldrh	r3, [r7, #22]
 8008986:	04d9      	lsls	r1, r3, #19
 8008988:	4ba4      	ldr	r3, [pc, #656]	@ (8008c1c <USB_EPStartXfer+0x3cc>)
 800898a:	400b      	ands	r3, r1
 800898c:	69b9      	ldr	r1, [r7, #24]
 800898e:	0148      	lsls	r0, r1, #5
 8008990:	69f9      	ldr	r1, [r7, #28]
 8008992:	4401      	add	r1, r0
 8008994:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008998:	4313      	orrs	r3, r2
 800899a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	791b      	ldrb	r3, [r3, #4]
 80089a0:	2b01      	cmp	r3, #1
 80089a2:	d122      	bne.n	80089ea <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80089a4:	69bb      	ldr	r3, [r7, #24]
 80089a6:	015a      	lsls	r2, r3, #5
 80089a8:	69fb      	ldr	r3, [r7, #28]
 80089aa:	4413      	add	r3, r2
 80089ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089b0:	691b      	ldr	r3, [r3, #16]
 80089b2:	69ba      	ldr	r2, [r7, #24]
 80089b4:	0151      	lsls	r1, r2, #5
 80089b6:	69fa      	ldr	r2, [r7, #28]
 80089b8:	440a      	add	r2, r1
 80089ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089be:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80089c2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 80089c4:	69bb      	ldr	r3, [r7, #24]
 80089c6:	015a      	lsls	r2, r3, #5
 80089c8:	69fb      	ldr	r3, [r7, #28]
 80089ca:	4413      	add	r3, r2
 80089cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089d0:	691a      	ldr	r2, [r3, #16]
 80089d2:	8afb      	ldrh	r3, [r7, #22]
 80089d4:	075b      	lsls	r3, r3, #29
 80089d6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80089da:	69b9      	ldr	r1, [r7, #24]
 80089dc:	0148      	lsls	r0, r1, #5
 80089de:	69f9      	ldr	r1, [r7, #28]
 80089e0:	4401      	add	r1, r0
 80089e2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80089e6:	4313      	orrs	r3, r2
 80089e8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	015a      	lsls	r2, r3, #5
 80089ee:	69fb      	ldr	r3, [r7, #28]
 80089f0:	4413      	add	r3, r2
 80089f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089f6:	691a      	ldr	r2, [r3, #16]
 80089f8:	68bb      	ldr	r3, [r7, #8]
 80089fa:	691b      	ldr	r3, [r3, #16]
 80089fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a00:	69b9      	ldr	r1, [r7, #24]
 8008a02:	0148      	lsls	r0, r1, #5
 8008a04:	69f9      	ldr	r1, [r7, #28]
 8008a06:	4401      	add	r1, r0
 8008a08:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008a0c:	4313      	orrs	r3, r2
 8008a0e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008a10:	79fb      	ldrb	r3, [r7, #7]
 8008a12:	2b01      	cmp	r3, #1
 8008a14:	d14b      	bne.n	8008aae <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	69db      	ldr	r3, [r3, #28]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d009      	beq.n	8008a32 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008a1e:	69bb      	ldr	r3, [r7, #24]
 8008a20:	015a      	lsls	r2, r3, #5
 8008a22:	69fb      	ldr	r3, [r7, #28]
 8008a24:	4413      	add	r3, r2
 8008a26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a2a:	461a      	mov	r2, r3
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	69db      	ldr	r3, [r3, #28]
 8008a30:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	791b      	ldrb	r3, [r3, #4]
 8008a36:	2b01      	cmp	r3, #1
 8008a38:	d128      	bne.n	8008a8c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008a3a:	69fb      	ldr	r3, [r7, #28]
 8008a3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a40:	689b      	ldr	r3, [r3, #8]
 8008a42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d110      	bne.n	8008a6c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008a4a:	69bb      	ldr	r3, [r7, #24]
 8008a4c:	015a      	lsls	r2, r3, #5
 8008a4e:	69fb      	ldr	r3, [r7, #28]
 8008a50:	4413      	add	r3, r2
 8008a52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	69ba      	ldr	r2, [r7, #24]
 8008a5a:	0151      	lsls	r1, r2, #5
 8008a5c:	69fa      	ldr	r2, [r7, #28]
 8008a5e:	440a      	add	r2, r1
 8008a60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a64:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008a68:	6013      	str	r3, [r2, #0]
 8008a6a:	e00f      	b.n	8008a8c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008a6c:	69bb      	ldr	r3, [r7, #24]
 8008a6e:	015a      	lsls	r2, r3, #5
 8008a70:	69fb      	ldr	r3, [r7, #28]
 8008a72:	4413      	add	r3, r2
 8008a74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	69ba      	ldr	r2, [r7, #24]
 8008a7c:	0151      	lsls	r1, r2, #5
 8008a7e:	69fa      	ldr	r2, [r7, #28]
 8008a80:	440a      	add	r2, r1
 8008a82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a8a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008a8c:	69bb      	ldr	r3, [r7, #24]
 8008a8e:	015a      	lsls	r2, r3, #5
 8008a90:	69fb      	ldr	r3, [r7, #28]
 8008a92:	4413      	add	r3, r2
 8008a94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	69ba      	ldr	r2, [r7, #24]
 8008a9c:	0151      	lsls	r1, r2, #5
 8008a9e:	69fa      	ldr	r2, [r7, #28]
 8008aa0:	440a      	add	r2, r1
 8008aa2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008aa6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008aaa:	6013      	str	r3, [r2, #0]
 8008aac:	e166      	b.n	8008d7c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008aae:	69bb      	ldr	r3, [r7, #24]
 8008ab0:	015a      	lsls	r2, r3, #5
 8008ab2:	69fb      	ldr	r3, [r7, #28]
 8008ab4:	4413      	add	r3, r2
 8008ab6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	69ba      	ldr	r2, [r7, #24]
 8008abe:	0151      	lsls	r1, r2, #5
 8008ac0:	69fa      	ldr	r2, [r7, #28]
 8008ac2:	440a      	add	r2, r1
 8008ac4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ac8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008acc:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	791b      	ldrb	r3, [r3, #4]
 8008ad2:	2b01      	cmp	r3, #1
 8008ad4:	d015      	beq.n	8008b02 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	691b      	ldr	r3, [r3, #16]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	f000 814e 	beq.w	8008d7c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008ae0:	69fb      	ldr	r3, [r7, #28]
 8008ae2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ae6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	781b      	ldrb	r3, [r3, #0]
 8008aec:	f003 030f 	and.w	r3, r3, #15
 8008af0:	2101      	movs	r1, #1
 8008af2:	fa01 f303 	lsl.w	r3, r1, r3
 8008af6:	69f9      	ldr	r1, [r7, #28]
 8008af8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008afc:	4313      	orrs	r3, r2
 8008afe:	634b      	str	r3, [r1, #52]	@ 0x34
 8008b00:	e13c      	b.n	8008d7c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008b02:	69fb      	ldr	r3, [r7, #28]
 8008b04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b08:	689b      	ldr	r3, [r3, #8]
 8008b0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d110      	bne.n	8008b34 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008b12:	69bb      	ldr	r3, [r7, #24]
 8008b14:	015a      	lsls	r2, r3, #5
 8008b16:	69fb      	ldr	r3, [r7, #28]
 8008b18:	4413      	add	r3, r2
 8008b1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	69ba      	ldr	r2, [r7, #24]
 8008b22:	0151      	lsls	r1, r2, #5
 8008b24:	69fa      	ldr	r2, [r7, #28]
 8008b26:	440a      	add	r2, r1
 8008b28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b2c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008b30:	6013      	str	r3, [r2, #0]
 8008b32:	e00f      	b.n	8008b54 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008b34:	69bb      	ldr	r3, [r7, #24]
 8008b36:	015a      	lsls	r2, r3, #5
 8008b38:	69fb      	ldr	r3, [r7, #28]
 8008b3a:	4413      	add	r3, r2
 8008b3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	69ba      	ldr	r2, [r7, #24]
 8008b44:	0151      	lsls	r1, r2, #5
 8008b46:	69fa      	ldr	r2, [r7, #28]
 8008b48:	440a      	add	r2, r1
 8008b4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b52:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	68d9      	ldr	r1, [r3, #12]
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	781a      	ldrb	r2, [r3, #0]
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	691b      	ldr	r3, [r3, #16]
 8008b60:	b298      	uxth	r0, r3
 8008b62:	79fb      	ldrb	r3, [r7, #7]
 8008b64:	9300      	str	r3, [sp, #0]
 8008b66:	4603      	mov	r3, r0
 8008b68:	68f8      	ldr	r0, [r7, #12]
 8008b6a:	f000 f9b9 	bl	8008ee0 <USB_WritePacket>
 8008b6e:	e105      	b.n	8008d7c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008b70:	69bb      	ldr	r3, [r7, #24]
 8008b72:	015a      	lsls	r2, r3, #5
 8008b74:	69fb      	ldr	r3, [r7, #28]
 8008b76:	4413      	add	r3, r2
 8008b78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b7c:	691b      	ldr	r3, [r3, #16]
 8008b7e:	69ba      	ldr	r2, [r7, #24]
 8008b80:	0151      	lsls	r1, r2, #5
 8008b82:	69fa      	ldr	r2, [r7, #28]
 8008b84:	440a      	add	r2, r1
 8008b86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b8a:	0cdb      	lsrs	r3, r3, #19
 8008b8c:	04db      	lsls	r3, r3, #19
 8008b8e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008b90:	69bb      	ldr	r3, [r7, #24]
 8008b92:	015a      	lsls	r2, r3, #5
 8008b94:	69fb      	ldr	r3, [r7, #28]
 8008b96:	4413      	add	r3, r2
 8008b98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b9c:	691b      	ldr	r3, [r3, #16]
 8008b9e:	69ba      	ldr	r2, [r7, #24]
 8008ba0:	0151      	lsls	r1, r2, #5
 8008ba2:	69fa      	ldr	r2, [r7, #28]
 8008ba4:	440a      	add	r2, r1
 8008ba6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008baa:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008bae:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008bb2:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008bb4:	69bb      	ldr	r3, [r7, #24]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d132      	bne.n	8008c20 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	691b      	ldr	r3, [r3, #16]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d003      	beq.n	8008bca <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	689a      	ldr	r2, [r3, #8]
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	689a      	ldr	r2, [r3, #8]
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008bd2:	69bb      	ldr	r3, [r7, #24]
 8008bd4:	015a      	lsls	r2, r3, #5
 8008bd6:	69fb      	ldr	r3, [r7, #28]
 8008bd8:	4413      	add	r3, r2
 8008bda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bde:	691a      	ldr	r2, [r3, #16]
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	6a1b      	ldr	r3, [r3, #32]
 8008be4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008be8:	69b9      	ldr	r1, [r7, #24]
 8008bea:	0148      	lsls	r0, r1, #5
 8008bec:	69f9      	ldr	r1, [r7, #28]
 8008bee:	4401      	add	r1, r0
 8008bf0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008bf4:	4313      	orrs	r3, r2
 8008bf6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008bf8:	69bb      	ldr	r3, [r7, #24]
 8008bfa:	015a      	lsls	r2, r3, #5
 8008bfc:	69fb      	ldr	r3, [r7, #28]
 8008bfe:	4413      	add	r3, r2
 8008c00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c04:	691b      	ldr	r3, [r3, #16]
 8008c06:	69ba      	ldr	r2, [r7, #24]
 8008c08:	0151      	lsls	r1, r2, #5
 8008c0a:	69fa      	ldr	r2, [r7, #28]
 8008c0c:	440a      	add	r2, r1
 8008c0e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c12:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008c16:	6113      	str	r3, [r2, #16]
 8008c18:	e062      	b.n	8008ce0 <USB_EPStartXfer+0x490>
 8008c1a:	bf00      	nop
 8008c1c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	691b      	ldr	r3, [r3, #16]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d123      	bne.n	8008c70 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008c28:	69bb      	ldr	r3, [r7, #24]
 8008c2a:	015a      	lsls	r2, r3, #5
 8008c2c:	69fb      	ldr	r3, [r7, #28]
 8008c2e:	4413      	add	r3, r2
 8008c30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c34:	691a      	ldr	r2, [r3, #16]
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	689b      	ldr	r3, [r3, #8]
 8008c3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c3e:	69b9      	ldr	r1, [r7, #24]
 8008c40:	0148      	lsls	r0, r1, #5
 8008c42:	69f9      	ldr	r1, [r7, #28]
 8008c44:	4401      	add	r1, r0
 8008c46:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008c4e:	69bb      	ldr	r3, [r7, #24]
 8008c50:	015a      	lsls	r2, r3, #5
 8008c52:	69fb      	ldr	r3, [r7, #28]
 8008c54:	4413      	add	r3, r2
 8008c56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c5a:	691b      	ldr	r3, [r3, #16]
 8008c5c:	69ba      	ldr	r2, [r7, #24]
 8008c5e:	0151      	lsls	r1, r2, #5
 8008c60:	69fa      	ldr	r2, [r7, #28]
 8008c62:	440a      	add	r2, r1
 8008c64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c68:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008c6c:	6113      	str	r3, [r2, #16]
 8008c6e:	e037      	b.n	8008ce0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	691a      	ldr	r2, [r3, #16]
 8008c74:	68bb      	ldr	r3, [r7, #8]
 8008c76:	689b      	ldr	r3, [r3, #8]
 8008c78:	4413      	add	r3, r2
 8008c7a:	1e5a      	subs	r2, r3, #1
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	689b      	ldr	r3, [r3, #8]
 8008c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c84:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	689b      	ldr	r3, [r3, #8]
 8008c8a:	8afa      	ldrh	r2, [r7, #22]
 8008c8c:	fb03 f202 	mul.w	r2, r3, r2
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008c94:	69bb      	ldr	r3, [r7, #24]
 8008c96:	015a      	lsls	r2, r3, #5
 8008c98:	69fb      	ldr	r3, [r7, #28]
 8008c9a:	4413      	add	r3, r2
 8008c9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ca0:	691a      	ldr	r2, [r3, #16]
 8008ca2:	8afb      	ldrh	r3, [r7, #22]
 8008ca4:	04d9      	lsls	r1, r3, #19
 8008ca6:	4b38      	ldr	r3, [pc, #224]	@ (8008d88 <USB_EPStartXfer+0x538>)
 8008ca8:	400b      	ands	r3, r1
 8008caa:	69b9      	ldr	r1, [r7, #24]
 8008cac:	0148      	lsls	r0, r1, #5
 8008cae:	69f9      	ldr	r1, [r7, #28]
 8008cb0:	4401      	add	r1, r0
 8008cb2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008cb6:	4313      	orrs	r3, r2
 8008cb8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008cba:	69bb      	ldr	r3, [r7, #24]
 8008cbc:	015a      	lsls	r2, r3, #5
 8008cbe:	69fb      	ldr	r3, [r7, #28]
 8008cc0:	4413      	add	r3, r2
 8008cc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cc6:	691a      	ldr	r2, [r3, #16]
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	6a1b      	ldr	r3, [r3, #32]
 8008ccc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008cd0:	69b9      	ldr	r1, [r7, #24]
 8008cd2:	0148      	lsls	r0, r1, #5
 8008cd4:	69f9      	ldr	r1, [r7, #28]
 8008cd6:	4401      	add	r1, r0
 8008cd8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008ce0:	79fb      	ldrb	r3, [r7, #7]
 8008ce2:	2b01      	cmp	r3, #1
 8008ce4:	d10d      	bne.n	8008d02 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	68db      	ldr	r3, [r3, #12]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d009      	beq.n	8008d02 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	68d9      	ldr	r1, [r3, #12]
 8008cf2:	69bb      	ldr	r3, [r7, #24]
 8008cf4:	015a      	lsls	r2, r3, #5
 8008cf6:	69fb      	ldr	r3, [r7, #28]
 8008cf8:	4413      	add	r3, r2
 8008cfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cfe:	460a      	mov	r2, r1
 8008d00:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	791b      	ldrb	r3, [r3, #4]
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	d128      	bne.n	8008d5c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008d0a:	69fb      	ldr	r3, [r7, #28]
 8008d0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d10:	689b      	ldr	r3, [r3, #8]
 8008d12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d110      	bne.n	8008d3c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008d1a:	69bb      	ldr	r3, [r7, #24]
 8008d1c:	015a      	lsls	r2, r3, #5
 8008d1e:	69fb      	ldr	r3, [r7, #28]
 8008d20:	4413      	add	r3, r2
 8008d22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	69ba      	ldr	r2, [r7, #24]
 8008d2a:	0151      	lsls	r1, r2, #5
 8008d2c:	69fa      	ldr	r2, [r7, #28]
 8008d2e:	440a      	add	r2, r1
 8008d30:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d34:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008d38:	6013      	str	r3, [r2, #0]
 8008d3a:	e00f      	b.n	8008d5c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008d3c:	69bb      	ldr	r3, [r7, #24]
 8008d3e:	015a      	lsls	r2, r3, #5
 8008d40:	69fb      	ldr	r3, [r7, #28]
 8008d42:	4413      	add	r3, r2
 8008d44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	69ba      	ldr	r2, [r7, #24]
 8008d4c:	0151      	lsls	r1, r2, #5
 8008d4e:	69fa      	ldr	r2, [r7, #28]
 8008d50:	440a      	add	r2, r1
 8008d52:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d5a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008d5c:	69bb      	ldr	r3, [r7, #24]
 8008d5e:	015a      	lsls	r2, r3, #5
 8008d60:	69fb      	ldr	r3, [r7, #28]
 8008d62:	4413      	add	r3, r2
 8008d64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	69ba      	ldr	r2, [r7, #24]
 8008d6c:	0151      	lsls	r1, r2, #5
 8008d6e:	69fa      	ldr	r2, [r7, #28]
 8008d70:	440a      	add	r2, r1
 8008d72:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d76:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008d7a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008d7c:	2300      	movs	r3, #0
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	3720      	adds	r7, #32
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bd80      	pop	{r7, pc}
 8008d86:	bf00      	nop
 8008d88:	1ff80000 	.word	0x1ff80000

08008d8c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b087      	sub	sp, #28
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
 8008d94:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008d96:	2300      	movs	r3, #0
 8008d98:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	785b      	ldrb	r3, [r3, #1]
 8008da6:	2b01      	cmp	r3, #1
 8008da8:	d14a      	bne.n	8008e40 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	781b      	ldrb	r3, [r3, #0]
 8008dae:	015a      	lsls	r2, r3, #5
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	4413      	add	r3, r2
 8008db4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008dbe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008dc2:	f040 8086 	bne.w	8008ed2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	781b      	ldrb	r3, [r3, #0]
 8008dca:	015a      	lsls	r2, r3, #5
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	4413      	add	r3, r2
 8008dd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	683a      	ldr	r2, [r7, #0]
 8008dd8:	7812      	ldrb	r2, [r2, #0]
 8008dda:	0151      	lsls	r1, r2, #5
 8008ddc:	693a      	ldr	r2, [r7, #16]
 8008dde:	440a      	add	r2, r1
 8008de0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008de4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008de8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	781b      	ldrb	r3, [r3, #0]
 8008dee:	015a      	lsls	r2, r3, #5
 8008df0:	693b      	ldr	r3, [r7, #16]
 8008df2:	4413      	add	r3, r2
 8008df4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	683a      	ldr	r2, [r7, #0]
 8008dfc:	7812      	ldrb	r2, [r2, #0]
 8008dfe:	0151      	lsls	r1, r2, #5
 8008e00:	693a      	ldr	r2, [r7, #16]
 8008e02:	440a      	add	r2, r1
 8008e04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e08:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008e0c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	3301      	adds	r3, #1
 8008e12:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d902      	bls.n	8008e24 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	75fb      	strb	r3, [r7, #23]
          break;
 8008e22:	e056      	b.n	8008ed2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	781b      	ldrb	r3, [r3, #0]
 8008e28:	015a      	lsls	r2, r3, #5
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	4413      	add	r3, r2
 8008e2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008e38:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e3c:	d0e7      	beq.n	8008e0e <USB_EPStopXfer+0x82>
 8008e3e:	e048      	b.n	8008ed2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	781b      	ldrb	r3, [r3, #0]
 8008e44:	015a      	lsls	r2, r3, #5
 8008e46:	693b      	ldr	r3, [r7, #16]
 8008e48:	4413      	add	r3, r2
 8008e4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008e54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e58:	d13b      	bne.n	8008ed2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	781b      	ldrb	r3, [r3, #0]
 8008e5e:	015a      	lsls	r2, r3, #5
 8008e60:	693b      	ldr	r3, [r7, #16]
 8008e62:	4413      	add	r3, r2
 8008e64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	683a      	ldr	r2, [r7, #0]
 8008e6c:	7812      	ldrb	r2, [r2, #0]
 8008e6e:	0151      	lsls	r1, r2, #5
 8008e70:	693a      	ldr	r2, [r7, #16]
 8008e72:	440a      	add	r2, r1
 8008e74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e78:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008e7c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	781b      	ldrb	r3, [r3, #0]
 8008e82:	015a      	lsls	r2, r3, #5
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	4413      	add	r3, r2
 8008e88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	683a      	ldr	r2, [r7, #0]
 8008e90:	7812      	ldrb	r2, [r2, #0]
 8008e92:	0151      	lsls	r1, r2, #5
 8008e94:	693a      	ldr	r2, [r7, #16]
 8008e96:	440a      	add	r2, r1
 8008e98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e9c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008ea0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	3301      	adds	r3, #1
 8008ea6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d902      	bls.n	8008eb8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	75fb      	strb	r3, [r7, #23]
          break;
 8008eb6:	e00c      	b.n	8008ed2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	781b      	ldrb	r3, [r3, #0]
 8008ebc:	015a      	lsls	r2, r3, #5
 8008ebe:	693b      	ldr	r3, [r7, #16]
 8008ec0:	4413      	add	r3, r2
 8008ec2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ecc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ed0:	d0e7      	beq.n	8008ea2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008ed2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	371c      	adds	r7, #28
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ede:	4770      	bx	lr

08008ee0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b089      	sub	sp, #36	@ 0x24
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	60f8      	str	r0, [r7, #12]
 8008ee8:	60b9      	str	r1, [r7, #8]
 8008eea:	4611      	mov	r1, r2
 8008eec:	461a      	mov	r2, r3
 8008eee:	460b      	mov	r3, r1
 8008ef0:	71fb      	strb	r3, [r7, #7]
 8008ef2:	4613      	mov	r3, r2
 8008ef4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008efe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d123      	bne.n	8008f4e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008f06:	88bb      	ldrh	r3, [r7, #4]
 8008f08:	3303      	adds	r3, #3
 8008f0a:	089b      	lsrs	r3, r3, #2
 8008f0c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008f0e:	2300      	movs	r3, #0
 8008f10:	61bb      	str	r3, [r7, #24]
 8008f12:	e018      	b.n	8008f46 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008f14:	79fb      	ldrb	r3, [r7, #7]
 8008f16:	031a      	lsls	r2, r3, #12
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	4413      	add	r3, r2
 8008f1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008f20:	461a      	mov	r2, r3
 8008f22:	69fb      	ldr	r3, [r7, #28]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008f28:	69fb      	ldr	r3, [r7, #28]
 8008f2a:	3301      	adds	r3, #1
 8008f2c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008f2e:	69fb      	ldr	r3, [r7, #28]
 8008f30:	3301      	adds	r3, #1
 8008f32:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008f34:	69fb      	ldr	r3, [r7, #28]
 8008f36:	3301      	adds	r3, #1
 8008f38:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008f3a:	69fb      	ldr	r3, [r7, #28]
 8008f3c:	3301      	adds	r3, #1
 8008f3e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008f40:	69bb      	ldr	r3, [r7, #24]
 8008f42:	3301      	adds	r3, #1
 8008f44:	61bb      	str	r3, [r7, #24]
 8008f46:	69ba      	ldr	r2, [r7, #24]
 8008f48:	693b      	ldr	r3, [r7, #16]
 8008f4a:	429a      	cmp	r2, r3
 8008f4c:	d3e2      	bcc.n	8008f14 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008f4e:	2300      	movs	r3, #0
}
 8008f50:	4618      	mov	r0, r3
 8008f52:	3724      	adds	r7, #36	@ 0x24
 8008f54:	46bd      	mov	sp, r7
 8008f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5a:	4770      	bx	lr

08008f5c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b08b      	sub	sp, #44	@ 0x2c
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	60f8      	str	r0, [r7, #12]
 8008f64:	60b9      	str	r1, [r7, #8]
 8008f66:	4613      	mov	r3, r2
 8008f68:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008f72:	88fb      	ldrh	r3, [r7, #6]
 8008f74:	089b      	lsrs	r3, r3, #2
 8008f76:	b29b      	uxth	r3, r3
 8008f78:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008f7a:	88fb      	ldrh	r3, [r7, #6]
 8008f7c:	f003 0303 	and.w	r3, r3, #3
 8008f80:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008f82:	2300      	movs	r3, #0
 8008f84:	623b      	str	r3, [r7, #32]
 8008f86:	e014      	b.n	8008fb2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008f88:	69bb      	ldr	r3, [r7, #24]
 8008f8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008f8e:	681a      	ldr	r2, [r3, #0]
 8008f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f92:	601a      	str	r2, [r3, #0]
    pDest++;
 8008f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f96:	3301      	adds	r3, #1
 8008f98:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f9c:	3301      	adds	r3, #1
 8008f9e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fa2:	3301      	adds	r3, #1
 8008fa4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fa8:	3301      	adds	r3, #1
 8008faa:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008fac:	6a3b      	ldr	r3, [r7, #32]
 8008fae:	3301      	adds	r3, #1
 8008fb0:	623b      	str	r3, [r7, #32]
 8008fb2:	6a3a      	ldr	r2, [r7, #32]
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	d3e6      	bcc.n	8008f88 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008fba:	8bfb      	ldrh	r3, [r7, #30]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d01e      	beq.n	8008ffe <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008fc4:	69bb      	ldr	r3, [r7, #24]
 8008fc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008fca:	461a      	mov	r2, r3
 8008fcc:	f107 0310 	add.w	r3, r7, #16
 8008fd0:	6812      	ldr	r2, [r2, #0]
 8008fd2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008fd4:	693a      	ldr	r2, [r7, #16]
 8008fd6:	6a3b      	ldr	r3, [r7, #32]
 8008fd8:	b2db      	uxtb	r3, r3
 8008fda:	00db      	lsls	r3, r3, #3
 8008fdc:	fa22 f303 	lsr.w	r3, r2, r3
 8008fe0:	b2da      	uxtb	r2, r3
 8008fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fe4:	701a      	strb	r2, [r3, #0]
      i++;
 8008fe6:	6a3b      	ldr	r3, [r7, #32]
 8008fe8:	3301      	adds	r3, #1
 8008fea:	623b      	str	r3, [r7, #32]
      pDest++;
 8008fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fee:	3301      	adds	r3, #1
 8008ff0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008ff2:	8bfb      	ldrh	r3, [r7, #30]
 8008ff4:	3b01      	subs	r3, #1
 8008ff6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008ff8:	8bfb      	ldrh	r3, [r7, #30]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d1ea      	bne.n	8008fd4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009000:	4618      	mov	r0, r3
 8009002:	372c      	adds	r7, #44	@ 0x2c
 8009004:	46bd      	mov	sp, r7
 8009006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900a:	4770      	bx	lr

0800900c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800900c:	b480      	push	{r7}
 800900e:	b085      	sub	sp, #20
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
 8009014:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	781b      	ldrb	r3, [r3, #0]
 800901e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	785b      	ldrb	r3, [r3, #1]
 8009024:	2b01      	cmp	r3, #1
 8009026:	d12c      	bne.n	8009082 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009028:	68bb      	ldr	r3, [r7, #8]
 800902a:	015a      	lsls	r2, r3, #5
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	4413      	add	r3, r2
 8009030:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	2b00      	cmp	r3, #0
 8009038:	db12      	blt.n	8009060 <USB_EPSetStall+0x54>
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d00f      	beq.n	8009060 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009040:	68bb      	ldr	r3, [r7, #8]
 8009042:	015a      	lsls	r2, r3, #5
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	4413      	add	r3, r2
 8009048:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	68ba      	ldr	r2, [r7, #8]
 8009050:	0151      	lsls	r1, r2, #5
 8009052:	68fa      	ldr	r2, [r7, #12]
 8009054:	440a      	add	r2, r1
 8009056:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800905a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800905e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009060:	68bb      	ldr	r3, [r7, #8]
 8009062:	015a      	lsls	r2, r3, #5
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	4413      	add	r3, r2
 8009068:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	68ba      	ldr	r2, [r7, #8]
 8009070:	0151      	lsls	r1, r2, #5
 8009072:	68fa      	ldr	r2, [r7, #12]
 8009074:	440a      	add	r2, r1
 8009076:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800907a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800907e:	6013      	str	r3, [r2, #0]
 8009080:	e02b      	b.n	80090da <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	015a      	lsls	r2, r3, #5
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	4413      	add	r3, r2
 800908a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	2b00      	cmp	r3, #0
 8009092:	db12      	blt.n	80090ba <USB_EPSetStall+0xae>
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d00f      	beq.n	80090ba <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800909a:	68bb      	ldr	r3, [r7, #8]
 800909c:	015a      	lsls	r2, r3, #5
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	4413      	add	r3, r2
 80090a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	68ba      	ldr	r2, [r7, #8]
 80090aa:	0151      	lsls	r1, r2, #5
 80090ac:	68fa      	ldr	r2, [r7, #12]
 80090ae:	440a      	add	r2, r1
 80090b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090b4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80090b8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80090ba:	68bb      	ldr	r3, [r7, #8]
 80090bc:	015a      	lsls	r2, r3, #5
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	4413      	add	r3, r2
 80090c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	68ba      	ldr	r2, [r7, #8]
 80090ca:	0151      	lsls	r1, r2, #5
 80090cc:	68fa      	ldr	r2, [r7, #12]
 80090ce:	440a      	add	r2, r1
 80090d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80090d8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80090da:	2300      	movs	r3, #0
}
 80090dc:	4618      	mov	r0, r3
 80090de:	3714      	adds	r7, #20
 80090e0:	46bd      	mov	sp, r7
 80090e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e6:	4770      	bx	lr

080090e8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b085      	sub	sp, #20
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
 80090f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	781b      	ldrb	r3, [r3, #0]
 80090fa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	785b      	ldrb	r3, [r3, #1]
 8009100:	2b01      	cmp	r3, #1
 8009102:	d128      	bne.n	8009156 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009104:	68bb      	ldr	r3, [r7, #8]
 8009106:	015a      	lsls	r2, r3, #5
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	4413      	add	r3, r2
 800910c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	68ba      	ldr	r2, [r7, #8]
 8009114:	0151      	lsls	r1, r2, #5
 8009116:	68fa      	ldr	r2, [r7, #12]
 8009118:	440a      	add	r2, r1
 800911a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800911e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009122:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	791b      	ldrb	r3, [r3, #4]
 8009128:	2b03      	cmp	r3, #3
 800912a:	d003      	beq.n	8009134 <USB_EPClearStall+0x4c>
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	791b      	ldrb	r3, [r3, #4]
 8009130:	2b02      	cmp	r3, #2
 8009132:	d138      	bne.n	80091a6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	015a      	lsls	r2, r3, #5
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	4413      	add	r3, r2
 800913c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	68ba      	ldr	r2, [r7, #8]
 8009144:	0151      	lsls	r1, r2, #5
 8009146:	68fa      	ldr	r2, [r7, #12]
 8009148:	440a      	add	r2, r1
 800914a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800914e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009152:	6013      	str	r3, [r2, #0]
 8009154:	e027      	b.n	80091a6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	015a      	lsls	r2, r3, #5
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	4413      	add	r3, r2
 800915e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	68ba      	ldr	r2, [r7, #8]
 8009166:	0151      	lsls	r1, r2, #5
 8009168:	68fa      	ldr	r2, [r7, #12]
 800916a:	440a      	add	r2, r1
 800916c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009170:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009174:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	791b      	ldrb	r3, [r3, #4]
 800917a:	2b03      	cmp	r3, #3
 800917c:	d003      	beq.n	8009186 <USB_EPClearStall+0x9e>
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	791b      	ldrb	r3, [r3, #4]
 8009182:	2b02      	cmp	r3, #2
 8009184:	d10f      	bne.n	80091a6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	015a      	lsls	r2, r3, #5
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	4413      	add	r3, r2
 800918e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	68ba      	ldr	r2, [r7, #8]
 8009196:	0151      	lsls	r1, r2, #5
 8009198:	68fa      	ldr	r2, [r7, #12]
 800919a:	440a      	add	r2, r1
 800919c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80091a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80091a4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80091a6:	2300      	movs	r3, #0
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	3714      	adds	r7, #20
 80091ac:	46bd      	mov	sp, r7
 80091ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b2:	4770      	bx	lr

080091b4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b085      	sub	sp, #20
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
 80091bc:	460b      	mov	r3, r1
 80091be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	68fa      	ldr	r2, [r7, #12]
 80091ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80091d2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80091d6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091de:	681a      	ldr	r2, [r3, #0]
 80091e0:	78fb      	ldrb	r3, [r7, #3]
 80091e2:	011b      	lsls	r3, r3, #4
 80091e4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80091e8:	68f9      	ldr	r1, [r7, #12]
 80091ea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80091ee:	4313      	orrs	r3, r2
 80091f0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80091f2:	2300      	movs	r3, #0
}
 80091f4:	4618      	mov	r0, r3
 80091f6:	3714      	adds	r7, #20
 80091f8:	46bd      	mov	sp, r7
 80091fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fe:	4770      	bx	lr

08009200 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009200:	b480      	push	{r7}
 8009202:	b085      	sub	sp, #20
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	68fa      	ldr	r2, [r7, #12]
 8009216:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800921a:	f023 0303 	bic.w	r3, r3, #3
 800921e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	68fa      	ldr	r2, [r7, #12]
 800922a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800922e:	f023 0302 	bic.w	r3, r3, #2
 8009232:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009234:	2300      	movs	r3, #0
}
 8009236:	4618      	mov	r0, r3
 8009238:	3714      	adds	r7, #20
 800923a:	46bd      	mov	sp, r7
 800923c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009240:	4770      	bx	lr

08009242 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009242:	b480      	push	{r7}
 8009244:	b085      	sub	sp, #20
 8009246:	af00      	add	r7, sp, #0
 8009248:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	68fa      	ldr	r2, [r7, #12]
 8009258:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800925c:	f023 0303 	bic.w	r3, r3, #3
 8009260:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	68fa      	ldr	r2, [r7, #12]
 800926c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009270:	f043 0302 	orr.w	r3, r3, #2
 8009274:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009276:	2300      	movs	r3, #0
}
 8009278:	4618      	mov	r0, r3
 800927a:	3714      	adds	r7, #20
 800927c:	46bd      	mov	sp, r7
 800927e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009282:	4770      	bx	lr

08009284 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009284:	b480      	push	{r7}
 8009286:	b085      	sub	sp, #20
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	695b      	ldr	r3, [r3, #20]
 8009290:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	699b      	ldr	r3, [r3, #24]
 8009296:	68fa      	ldr	r2, [r7, #12]
 8009298:	4013      	ands	r3, r2
 800929a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800929c:	68fb      	ldr	r3, [r7, #12]
}
 800929e:	4618      	mov	r0, r3
 80092a0:	3714      	adds	r7, #20
 80092a2:	46bd      	mov	sp, r7
 80092a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a8:	4770      	bx	lr

080092aa <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80092aa:	b480      	push	{r7}
 80092ac:	b085      	sub	sp, #20
 80092ae:	af00      	add	r7, sp, #0
 80092b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092bc:	699b      	ldr	r3, [r3, #24]
 80092be:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092c6:	69db      	ldr	r3, [r3, #28]
 80092c8:	68ba      	ldr	r2, [r7, #8]
 80092ca:	4013      	ands	r3, r2
 80092cc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	0c1b      	lsrs	r3, r3, #16
}
 80092d2:	4618      	mov	r0, r3
 80092d4:	3714      	adds	r7, #20
 80092d6:	46bd      	mov	sp, r7
 80092d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092dc:	4770      	bx	lr

080092de <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80092de:	b480      	push	{r7}
 80092e0:	b085      	sub	sp, #20
 80092e2:	af00      	add	r7, sp, #0
 80092e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092f0:	699b      	ldr	r3, [r3, #24]
 80092f2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092fa:	69db      	ldr	r3, [r3, #28]
 80092fc:	68ba      	ldr	r2, [r7, #8]
 80092fe:	4013      	ands	r3, r2
 8009300:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	b29b      	uxth	r3, r3
}
 8009306:	4618      	mov	r0, r3
 8009308:	3714      	adds	r7, #20
 800930a:	46bd      	mov	sp, r7
 800930c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009310:	4770      	bx	lr

08009312 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009312:	b480      	push	{r7}
 8009314:	b085      	sub	sp, #20
 8009316:	af00      	add	r7, sp, #0
 8009318:	6078      	str	r0, [r7, #4]
 800931a:	460b      	mov	r3, r1
 800931c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009322:	78fb      	ldrb	r3, [r7, #3]
 8009324:	015a      	lsls	r2, r3, #5
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	4413      	add	r3, r2
 800932a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800932e:	689b      	ldr	r3, [r3, #8]
 8009330:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009338:	695b      	ldr	r3, [r3, #20]
 800933a:	68ba      	ldr	r2, [r7, #8]
 800933c:	4013      	ands	r3, r2
 800933e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009340:	68bb      	ldr	r3, [r7, #8]
}
 8009342:	4618      	mov	r0, r3
 8009344:	3714      	adds	r7, #20
 8009346:	46bd      	mov	sp, r7
 8009348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934c:	4770      	bx	lr

0800934e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800934e:	b480      	push	{r7}
 8009350:	b087      	sub	sp, #28
 8009352:	af00      	add	r7, sp, #0
 8009354:	6078      	str	r0, [r7, #4]
 8009356:	460b      	mov	r3, r1
 8009358:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800935e:	697b      	ldr	r3, [r7, #20]
 8009360:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009364:	691b      	ldr	r3, [r3, #16]
 8009366:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800936e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009370:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009372:	78fb      	ldrb	r3, [r7, #3]
 8009374:	f003 030f 	and.w	r3, r3, #15
 8009378:	68fa      	ldr	r2, [r7, #12]
 800937a:	fa22 f303 	lsr.w	r3, r2, r3
 800937e:	01db      	lsls	r3, r3, #7
 8009380:	b2db      	uxtb	r3, r3
 8009382:	693a      	ldr	r2, [r7, #16]
 8009384:	4313      	orrs	r3, r2
 8009386:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009388:	78fb      	ldrb	r3, [r7, #3]
 800938a:	015a      	lsls	r2, r3, #5
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	4413      	add	r3, r2
 8009390:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009394:	689b      	ldr	r3, [r3, #8]
 8009396:	693a      	ldr	r2, [r7, #16]
 8009398:	4013      	ands	r3, r2
 800939a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800939c:	68bb      	ldr	r3, [r7, #8]
}
 800939e:	4618      	mov	r0, r3
 80093a0:	371c      	adds	r7, #28
 80093a2:	46bd      	mov	sp, r7
 80093a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a8:	4770      	bx	lr

080093aa <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80093aa:	b480      	push	{r7}
 80093ac:	b083      	sub	sp, #12
 80093ae:	af00      	add	r7, sp, #0
 80093b0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	695b      	ldr	r3, [r3, #20]
 80093b6:	f003 0301 	and.w	r3, r3, #1
}
 80093ba:	4618      	mov	r0, r3
 80093bc:	370c      	adds	r7, #12
 80093be:	46bd      	mov	sp, r7
 80093c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c4:	4770      	bx	lr

080093c6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80093c6:	b480      	push	{r7}
 80093c8:	b085      	sub	sp, #20
 80093ca:	af00      	add	r7, sp, #0
 80093cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	68fa      	ldr	r2, [r7, #12]
 80093dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093e0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80093e4:	f023 0307 	bic.w	r3, r3, #7
 80093e8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093f0:	685b      	ldr	r3, [r3, #4]
 80093f2:	68fa      	ldr	r2, [r7, #12]
 80093f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80093f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80093fc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80093fe:	2300      	movs	r3, #0
}
 8009400:	4618      	mov	r0, r3
 8009402:	3714      	adds	r7, #20
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr

0800940c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800940c:	b480      	push	{r7}
 800940e:	b087      	sub	sp, #28
 8009410:	af00      	add	r7, sp, #0
 8009412:	60f8      	str	r0, [r7, #12]
 8009414:	460b      	mov	r3, r1
 8009416:	607a      	str	r2, [r7, #4]
 8009418:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	333c      	adds	r3, #60	@ 0x3c
 8009422:	3304      	adds	r3, #4
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009428:	693b      	ldr	r3, [r7, #16]
 800942a:	4a26      	ldr	r2, [pc, #152]	@ (80094c4 <USB_EP0_OutStart+0xb8>)
 800942c:	4293      	cmp	r3, r2
 800942e:	d90a      	bls.n	8009446 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009430:	697b      	ldr	r3, [r7, #20]
 8009432:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800943c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009440:	d101      	bne.n	8009446 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009442:	2300      	movs	r3, #0
 8009444:	e037      	b.n	80094b6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009446:	697b      	ldr	r3, [r7, #20]
 8009448:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800944c:	461a      	mov	r2, r3
 800944e:	2300      	movs	r3, #0
 8009450:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009458:	691b      	ldr	r3, [r3, #16]
 800945a:	697a      	ldr	r2, [r7, #20]
 800945c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009460:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009464:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009466:	697b      	ldr	r3, [r7, #20]
 8009468:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800946c:	691b      	ldr	r3, [r3, #16]
 800946e:	697a      	ldr	r2, [r7, #20]
 8009470:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009474:	f043 0318 	orr.w	r3, r3, #24
 8009478:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009480:	691b      	ldr	r3, [r3, #16]
 8009482:	697a      	ldr	r2, [r7, #20]
 8009484:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009488:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800948c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800948e:	7afb      	ldrb	r3, [r7, #11]
 8009490:	2b01      	cmp	r3, #1
 8009492:	d10f      	bne.n	80094b4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009494:	697b      	ldr	r3, [r7, #20]
 8009496:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800949a:	461a      	mov	r2, r3
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80094a0:	697b      	ldr	r3, [r7, #20]
 80094a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	697a      	ldr	r2, [r7, #20]
 80094aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094ae:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80094b2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80094b4:	2300      	movs	r3, #0
}
 80094b6:	4618      	mov	r0, r3
 80094b8:	371c      	adds	r7, #28
 80094ba:	46bd      	mov	sp, r7
 80094bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c0:	4770      	bx	lr
 80094c2:	bf00      	nop
 80094c4:	4f54300a 	.word	0x4f54300a

080094c8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80094c8:	b480      	push	{r7}
 80094ca:	b085      	sub	sp, #20
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80094d0:	2300      	movs	r3, #0
 80094d2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	3301      	adds	r3, #1
 80094d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80094e0:	d901      	bls.n	80094e6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80094e2:	2303      	movs	r3, #3
 80094e4:	e01b      	b.n	800951e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	691b      	ldr	r3, [r3, #16]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	daf2      	bge.n	80094d4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80094ee:	2300      	movs	r3, #0
 80094f0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	691b      	ldr	r3, [r3, #16]
 80094f6:	f043 0201 	orr.w	r2, r3, #1
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	3301      	adds	r3, #1
 8009502:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800950a:	d901      	bls.n	8009510 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800950c:	2303      	movs	r3, #3
 800950e:	e006      	b.n	800951e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	691b      	ldr	r3, [r3, #16]
 8009514:	f003 0301 	and.w	r3, r3, #1
 8009518:	2b01      	cmp	r3, #1
 800951a:	d0f0      	beq.n	80094fe <USB_CoreReset+0x36>

  return HAL_OK;
 800951c:	2300      	movs	r3, #0
}
 800951e:	4618      	mov	r0, r3
 8009520:	3714      	adds	r7, #20
 8009522:	46bd      	mov	sp, r7
 8009524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009528:	4770      	bx	lr
	...

0800952c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b084      	sub	sp, #16
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
 8009534:	460b      	mov	r3, r1
 8009536:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009538:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800953c:	f002 fce4 	bl	800bf08 <USBD_static_malloc>
 8009540:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d109      	bne.n	800955c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	32b0      	adds	r2, #176	@ 0xb0
 8009552:	2100      	movs	r1, #0
 8009554:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009558:	2302      	movs	r3, #2
 800955a:	e0d4      	b.n	8009706 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800955c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8009560:	2100      	movs	r1, #0
 8009562:	68f8      	ldr	r0, [r7, #12]
 8009564:	f003 fbb0 	bl	800ccc8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	32b0      	adds	r2, #176	@ 0xb0
 8009572:	68f9      	ldr	r1, [r7, #12]
 8009574:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	32b0      	adds	r2, #176	@ 0xb0
 8009582:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	7c1b      	ldrb	r3, [r3, #16]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d138      	bne.n	8009606 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009594:	4b5e      	ldr	r3, [pc, #376]	@ (8009710 <USBD_CDC_Init+0x1e4>)
 8009596:	7819      	ldrb	r1, [r3, #0]
 8009598:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800959c:	2202      	movs	r2, #2
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f002 fb8f 	bl	800bcc2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80095a4:	4b5a      	ldr	r3, [pc, #360]	@ (8009710 <USBD_CDC_Init+0x1e4>)
 80095a6:	781b      	ldrb	r3, [r3, #0]
 80095a8:	f003 020f 	and.w	r2, r3, #15
 80095ac:	6879      	ldr	r1, [r7, #4]
 80095ae:	4613      	mov	r3, r2
 80095b0:	009b      	lsls	r3, r3, #2
 80095b2:	4413      	add	r3, r2
 80095b4:	009b      	lsls	r3, r3, #2
 80095b6:	440b      	add	r3, r1
 80095b8:	3324      	adds	r3, #36	@ 0x24
 80095ba:	2201      	movs	r2, #1
 80095bc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80095be:	4b55      	ldr	r3, [pc, #340]	@ (8009714 <USBD_CDC_Init+0x1e8>)
 80095c0:	7819      	ldrb	r1, [r3, #0]
 80095c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80095c6:	2202      	movs	r2, #2
 80095c8:	6878      	ldr	r0, [r7, #4]
 80095ca:	f002 fb7a 	bl	800bcc2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80095ce:	4b51      	ldr	r3, [pc, #324]	@ (8009714 <USBD_CDC_Init+0x1e8>)
 80095d0:	781b      	ldrb	r3, [r3, #0]
 80095d2:	f003 020f 	and.w	r2, r3, #15
 80095d6:	6879      	ldr	r1, [r7, #4]
 80095d8:	4613      	mov	r3, r2
 80095da:	009b      	lsls	r3, r3, #2
 80095dc:	4413      	add	r3, r2
 80095de:	009b      	lsls	r3, r3, #2
 80095e0:	440b      	add	r3, r1
 80095e2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80095e6:	2201      	movs	r2, #1
 80095e8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80095ea:	4b4b      	ldr	r3, [pc, #300]	@ (8009718 <USBD_CDC_Init+0x1ec>)
 80095ec:	781b      	ldrb	r3, [r3, #0]
 80095ee:	f003 020f 	and.w	r2, r3, #15
 80095f2:	6879      	ldr	r1, [r7, #4]
 80095f4:	4613      	mov	r3, r2
 80095f6:	009b      	lsls	r3, r3, #2
 80095f8:	4413      	add	r3, r2
 80095fa:	009b      	lsls	r3, r3, #2
 80095fc:	440b      	add	r3, r1
 80095fe:	3326      	adds	r3, #38	@ 0x26
 8009600:	2210      	movs	r2, #16
 8009602:	801a      	strh	r2, [r3, #0]
 8009604:	e035      	b.n	8009672 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009606:	4b42      	ldr	r3, [pc, #264]	@ (8009710 <USBD_CDC_Init+0x1e4>)
 8009608:	7819      	ldrb	r1, [r3, #0]
 800960a:	2340      	movs	r3, #64	@ 0x40
 800960c:	2202      	movs	r2, #2
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f002 fb57 	bl	800bcc2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009614:	4b3e      	ldr	r3, [pc, #248]	@ (8009710 <USBD_CDC_Init+0x1e4>)
 8009616:	781b      	ldrb	r3, [r3, #0]
 8009618:	f003 020f 	and.w	r2, r3, #15
 800961c:	6879      	ldr	r1, [r7, #4]
 800961e:	4613      	mov	r3, r2
 8009620:	009b      	lsls	r3, r3, #2
 8009622:	4413      	add	r3, r2
 8009624:	009b      	lsls	r3, r3, #2
 8009626:	440b      	add	r3, r1
 8009628:	3324      	adds	r3, #36	@ 0x24
 800962a:	2201      	movs	r2, #1
 800962c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800962e:	4b39      	ldr	r3, [pc, #228]	@ (8009714 <USBD_CDC_Init+0x1e8>)
 8009630:	7819      	ldrb	r1, [r3, #0]
 8009632:	2340      	movs	r3, #64	@ 0x40
 8009634:	2202      	movs	r2, #2
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f002 fb43 	bl	800bcc2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800963c:	4b35      	ldr	r3, [pc, #212]	@ (8009714 <USBD_CDC_Init+0x1e8>)
 800963e:	781b      	ldrb	r3, [r3, #0]
 8009640:	f003 020f 	and.w	r2, r3, #15
 8009644:	6879      	ldr	r1, [r7, #4]
 8009646:	4613      	mov	r3, r2
 8009648:	009b      	lsls	r3, r3, #2
 800964a:	4413      	add	r3, r2
 800964c:	009b      	lsls	r3, r3, #2
 800964e:	440b      	add	r3, r1
 8009650:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009654:	2201      	movs	r2, #1
 8009656:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009658:	4b2f      	ldr	r3, [pc, #188]	@ (8009718 <USBD_CDC_Init+0x1ec>)
 800965a:	781b      	ldrb	r3, [r3, #0]
 800965c:	f003 020f 	and.w	r2, r3, #15
 8009660:	6879      	ldr	r1, [r7, #4]
 8009662:	4613      	mov	r3, r2
 8009664:	009b      	lsls	r3, r3, #2
 8009666:	4413      	add	r3, r2
 8009668:	009b      	lsls	r3, r3, #2
 800966a:	440b      	add	r3, r1
 800966c:	3326      	adds	r3, #38	@ 0x26
 800966e:	2210      	movs	r2, #16
 8009670:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009672:	4b29      	ldr	r3, [pc, #164]	@ (8009718 <USBD_CDC_Init+0x1ec>)
 8009674:	7819      	ldrb	r1, [r3, #0]
 8009676:	2308      	movs	r3, #8
 8009678:	2203      	movs	r2, #3
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f002 fb21 	bl	800bcc2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009680:	4b25      	ldr	r3, [pc, #148]	@ (8009718 <USBD_CDC_Init+0x1ec>)
 8009682:	781b      	ldrb	r3, [r3, #0]
 8009684:	f003 020f 	and.w	r2, r3, #15
 8009688:	6879      	ldr	r1, [r7, #4]
 800968a:	4613      	mov	r3, r2
 800968c:	009b      	lsls	r3, r3, #2
 800968e:	4413      	add	r3, r2
 8009690:	009b      	lsls	r3, r3, #2
 8009692:	440b      	add	r3, r1
 8009694:	3324      	adds	r3, #36	@ 0x24
 8009696:	2201      	movs	r2, #1
 8009698:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	2200      	movs	r2, #0
 800969e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80096a8:	687a      	ldr	r2, [r7, #4]
 80096aa:	33b0      	adds	r3, #176	@ 0xb0
 80096ac:	009b      	lsls	r3, r3, #2
 80096ae:	4413      	add	r3, r2
 80096b0:	685b      	ldr	r3, [r3, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	2200      	movs	r2, #0
 80096ba:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	2200      	movs	r2, #0
 80096c2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d101      	bne.n	80096d4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80096d0:	2302      	movs	r3, #2
 80096d2:	e018      	b.n	8009706 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	7c1b      	ldrb	r3, [r3, #16]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d10a      	bne.n	80096f2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80096dc:	4b0d      	ldr	r3, [pc, #52]	@ (8009714 <USBD_CDC_Init+0x1e8>)
 80096de:	7819      	ldrb	r1, [r3, #0]
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80096e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f002 fbd8 	bl	800bea0 <USBD_LL_PrepareReceive>
 80096f0:	e008      	b.n	8009704 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80096f2:	4b08      	ldr	r3, [pc, #32]	@ (8009714 <USBD_CDC_Init+0x1e8>)
 80096f4:	7819      	ldrb	r1, [r3, #0]
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80096fc:	2340      	movs	r3, #64	@ 0x40
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f002 fbce 	bl	800bea0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009704:	2300      	movs	r3, #0
}
 8009706:	4618      	mov	r0, r3
 8009708:	3710      	adds	r7, #16
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}
 800970e:	bf00      	nop
 8009710:	20000093 	.word	0x20000093
 8009714:	20000094 	.word	0x20000094
 8009718:	20000095 	.word	0x20000095

0800971c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b082      	sub	sp, #8
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	460b      	mov	r3, r1
 8009726:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009728:	4b3a      	ldr	r3, [pc, #232]	@ (8009814 <USBD_CDC_DeInit+0xf8>)
 800972a:	781b      	ldrb	r3, [r3, #0]
 800972c:	4619      	mov	r1, r3
 800972e:	6878      	ldr	r0, [r7, #4]
 8009730:	f002 faed 	bl	800bd0e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009734:	4b37      	ldr	r3, [pc, #220]	@ (8009814 <USBD_CDC_DeInit+0xf8>)
 8009736:	781b      	ldrb	r3, [r3, #0]
 8009738:	f003 020f 	and.w	r2, r3, #15
 800973c:	6879      	ldr	r1, [r7, #4]
 800973e:	4613      	mov	r3, r2
 8009740:	009b      	lsls	r3, r3, #2
 8009742:	4413      	add	r3, r2
 8009744:	009b      	lsls	r3, r3, #2
 8009746:	440b      	add	r3, r1
 8009748:	3324      	adds	r3, #36	@ 0x24
 800974a:	2200      	movs	r2, #0
 800974c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800974e:	4b32      	ldr	r3, [pc, #200]	@ (8009818 <USBD_CDC_DeInit+0xfc>)
 8009750:	781b      	ldrb	r3, [r3, #0]
 8009752:	4619      	mov	r1, r3
 8009754:	6878      	ldr	r0, [r7, #4]
 8009756:	f002 fada 	bl	800bd0e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800975a:	4b2f      	ldr	r3, [pc, #188]	@ (8009818 <USBD_CDC_DeInit+0xfc>)
 800975c:	781b      	ldrb	r3, [r3, #0]
 800975e:	f003 020f 	and.w	r2, r3, #15
 8009762:	6879      	ldr	r1, [r7, #4]
 8009764:	4613      	mov	r3, r2
 8009766:	009b      	lsls	r3, r3, #2
 8009768:	4413      	add	r3, r2
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	440b      	add	r3, r1
 800976e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009772:	2200      	movs	r2, #0
 8009774:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009776:	4b29      	ldr	r3, [pc, #164]	@ (800981c <USBD_CDC_DeInit+0x100>)
 8009778:	781b      	ldrb	r3, [r3, #0]
 800977a:	4619      	mov	r1, r3
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f002 fac6 	bl	800bd0e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009782:	4b26      	ldr	r3, [pc, #152]	@ (800981c <USBD_CDC_DeInit+0x100>)
 8009784:	781b      	ldrb	r3, [r3, #0]
 8009786:	f003 020f 	and.w	r2, r3, #15
 800978a:	6879      	ldr	r1, [r7, #4]
 800978c:	4613      	mov	r3, r2
 800978e:	009b      	lsls	r3, r3, #2
 8009790:	4413      	add	r3, r2
 8009792:	009b      	lsls	r3, r3, #2
 8009794:	440b      	add	r3, r1
 8009796:	3324      	adds	r3, #36	@ 0x24
 8009798:	2200      	movs	r2, #0
 800979a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800979c:	4b1f      	ldr	r3, [pc, #124]	@ (800981c <USBD_CDC_DeInit+0x100>)
 800979e:	781b      	ldrb	r3, [r3, #0]
 80097a0:	f003 020f 	and.w	r2, r3, #15
 80097a4:	6879      	ldr	r1, [r7, #4]
 80097a6:	4613      	mov	r3, r2
 80097a8:	009b      	lsls	r3, r3, #2
 80097aa:	4413      	add	r3, r2
 80097ac:	009b      	lsls	r3, r3, #2
 80097ae:	440b      	add	r3, r1
 80097b0:	3326      	adds	r3, #38	@ 0x26
 80097b2:	2200      	movs	r2, #0
 80097b4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	32b0      	adds	r2, #176	@ 0xb0
 80097c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d01f      	beq.n	8009808 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80097ce:	687a      	ldr	r2, [r7, #4]
 80097d0:	33b0      	adds	r3, #176	@ 0xb0
 80097d2:	009b      	lsls	r3, r3, #2
 80097d4:	4413      	add	r3, r2
 80097d6:	685b      	ldr	r3, [r3, #4]
 80097d8:	685b      	ldr	r3, [r3, #4]
 80097da:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	32b0      	adds	r2, #176	@ 0xb0
 80097e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097ea:	4618      	mov	r0, r3
 80097ec:	f002 fb9a 	bl	800bf24 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	32b0      	adds	r2, #176	@ 0xb0
 80097fa:	2100      	movs	r1, #0
 80097fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2200      	movs	r2, #0
 8009804:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009808:	2300      	movs	r3, #0
}
 800980a:	4618      	mov	r0, r3
 800980c:	3708      	adds	r7, #8
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}
 8009812:	bf00      	nop
 8009814:	20000093 	.word	0x20000093
 8009818:	20000094 	.word	0x20000094
 800981c:	20000095 	.word	0x20000095

08009820 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b086      	sub	sp, #24
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
 8009828:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	32b0      	adds	r2, #176	@ 0xb0
 8009834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009838:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800983a:	2300      	movs	r3, #0
 800983c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800983e:	2300      	movs	r3, #0
 8009840:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009842:	2300      	movs	r3, #0
 8009844:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009846:	693b      	ldr	r3, [r7, #16]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d101      	bne.n	8009850 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800984c:	2303      	movs	r3, #3
 800984e:	e0bf      	b.n	80099d0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	781b      	ldrb	r3, [r3, #0]
 8009854:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009858:	2b00      	cmp	r3, #0
 800985a:	d050      	beq.n	80098fe <USBD_CDC_Setup+0xde>
 800985c:	2b20      	cmp	r3, #32
 800985e:	f040 80af 	bne.w	80099c0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	88db      	ldrh	r3, [r3, #6]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d03a      	beq.n	80098e0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	781b      	ldrb	r3, [r3, #0]
 800986e:	b25b      	sxtb	r3, r3
 8009870:	2b00      	cmp	r3, #0
 8009872:	da1b      	bge.n	80098ac <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800987a:	687a      	ldr	r2, [r7, #4]
 800987c:	33b0      	adds	r3, #176	@ 0xb0
 800987e:	009b      	lsls	r3, r3, #2
 8009880:	4413      	add	r3, r2
 8009882:	685b      	ldr	r3, [r3, #4]
 8009884:	689b      	ldr	r3, [r3, #8]
 8009886:	683a      	ldr	r2, [r7, #0]
 8009888:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800988a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800988c:	683a      	ldr	r2, [r7, #0]
 800988e:	88d2      	ldrh	r2, [r2, #6]
 8009890:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	88db      	ldrh	r3, [r3, #6]
 8009896:	2b07      	cmp	r3, #7
 8009898:	bf28      	it	cs
 800989a:	2307      	movcs	r3, #7
 800989c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800989e:	693b      	ldr	r3, [r7, #16]
 80098a0:	89fa      	ldrh	r2, [r7, #14]
 80098a2:	4619      	mov	r1, r3
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f001 fd93 	bl	800b3d0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80098aa:	e090      	b.n	80099ce <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	785a      	ldrb	r2, [r3, #1]
 80098b0:	693b      	ldr	r3, [r7, #16]
 80098b2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80098b6:	683b      	ldr	r3, [r7, #0]
 80098b8:	88db      	ldrh	r3, [r3, #6]
 80098ba:	2b3f      	cmp	r3, #63	@ 0x3f
 80098bc:	d803      	bhi.n	80098c6 <USBD_CDC_Setup+0xa6>
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	88db      	ldrh	r3, [r3, #6]
 80098c2:	b2da      	uxtb	r2, r3
 80098c4:	e000      	b.n	80098c8 <USBD_CDC_Setup+0xa8>
 80098c6:	2240      	movs	r2, #64	@ 0x40
 80098c8:	693b      	ldr	r3, [r7, #16]
 80098ca:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80098ce:	6939      	ldr	r1, [r7, #16]
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80098d6:	461a      	mov	r2, r3
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	f001 fda5 	bl	800b428 <USBD_CtlPrepareRx>
      break;
 80098de:	e076      	b.n	80099ce <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80098e6:	687a      	ldr	r2, [r7, #4]
 80098e8:	33b0      	adds	r3, #176	@ 0xb0
 80098ea:	009b      	lsls	r3, r3, #2
 80098ec:	4413      	add	r3, r2
 80098ee:	685b      	ldr	r3, [r3, #4]
 80098f0:	689b      	ldr	r3, [r3, #8]
 80098f2:	683a      	ldr	r2, [r7, #0]
 80098f4:	7850      	ldrb	r0, [r2, #1]
 80098f6:	2200      	movs	r2, #0
 80098f8:	6839      	ldr	r1, [r7, #0]
 80098fa:	4798      	blx	r3
      break;
 80098fc:	e067      	b.n	80099ce <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	785b      	ldrb	r3, [r3, #1]
 8009902:	2b0b      	cmp	r3, #11
 8009904:	d851      	bhi.n	80099aa <USBD_CDC_Setup+0x18a>
 8009906:	a201      	add	r2, pc, #4	@ (adr r2, 800990c <USBD_CDC_Setup+0xec>)
 8009908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800990c:	0800993d 	.word	0x0800993d
 8009910:	080099b9 	.word	0x080099b9
 8009914:	080099ab 	.word	0x080099ab
 8009918:	080099ab 	.word	0x080099ab
 800991c:	080099ab 	.word	0x080099ab
 8009920:	080099ab 	.word	0x080099ab
 8009924:	080099ab 	.word	0x080099ab
 8009928:	080099ab 	.word	0x080099ab
 800992c:	080099ab 	.word	0x080099ab
 8009930:	080099ab 	.word	0x080099ab
 8009934:	08009967 	.word	0x08009967
 8009938:	08009991 	.word	0x08009991
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009942:	b2db      	uxtb	r3, r3
 8009944:	2b03      	cmp	r3, #3
 8009946:	d107      	bne.n	8009958 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009948:	f107 030a 	add.w	r3, r7, #10
 800994c:	2202      	movs	r2, #2
 800994e:	4619      	mov	r1, r3
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f001 fd3d 	bl	800b3d0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009956:	e032      	b.n	80099be <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009958:	6839      	ldr	r1, [r7, #0]
 800995a:	6878      	ldr	r0, [r7, #4]
 800995c:	f001 fcbb 	bl	800b2d6 <USBD_CtlError>
            ret = USBD_FAIL;
 8009960:	2303      	movs	r3, #3
 8009962:	75fb      	strb	r3, [r7, #23]
          break;
 8009964:	e02b      	b.n	80099be <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800996c:	b2db      	uxtb	r3, r3
 800996e:	2b03      	cmp	r3, #3
 8009970:	d107      	bne.n	8009982 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009972:	f107 030d 	add.w	r3, r7, #13
 8009976:	2201      	movs	r2, #1
 8009978:	4619      	mov	r1, r3
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	f001 fd28 	bl	800b3d0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009980:	e01d      	b.n	80099be <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009982:	6839      	ldr	r1, [r7, #0]
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f001 fca6 	bl	800b2d6 <USBD_CtlError>
            ret = USBD_FAIL;
 800998a:	2303      	movs	r3, #3
 800998c:	75fb      	strb	r3, [r7, #23]
          break;
 800998e:	e016      	b.n	80099be <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009996:	b2db      	uxtb	r3, r3
 8009998:	2b03      	cmp	r3, #3
 800999a:	d00f      	beq.n	80099bc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800999c:	6839      	ldr	r1, [r7, #0]
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f001 fc99 	bl	800b2d6 <USBD_CtlError>
            ret = USBD_FAIL;
 80099a4:	2303      	movs	r3, #3
 80099a6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80099a8:	e008      	b.n	80099bc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80099aa:	6839      	ldr	r1, [r7, #0]
 80099ac:	6878      	ldr	r0, [r7, #4]
 80099ae:	f001 fc92 	bl	800b2d6 <USBD_CtlError>
          ret = USBD_FAIL;
 80099b2:	2303      	movs	r3, #3
 80099b4:	75fb      	strb	r3, [r7, #23]
          break;
 80099b6:	e002      	b.n	80099be <USBD_CDC_Setup+0x19e>
          break;
 80099b8:	bf00      	nop
 80099ba:	e008      	b.n	80099ce <USBD_CDC_Setup+0x1ae>
          break;
 80099bc:	bf00      	nop
      }
      break;
 80099be:	e006      	b.n	80099ce <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80099c0:	6839      	ldr	r1, [r7, #0]
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f001 fc87 	bl	800b2d6 <USBD_CtlError>
      ret = USBD_FAIL;
 80099c8:	2303      	movs	r3, #3
 80099ca:	75fb      	strb	r3, [r7, #23]
      break;
 80099cc:	bf00      	nop
  }

  return (uint8_t)ret;
 80099ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	3718      	adds	r7, #24
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bd80      	pop	{r7, pc}

080099d8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b084      	sub	sp, #16
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
 80099e0:	460b      	mov	r3, r1
 80099e2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80099ea:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	32b0      	adds	r2, #176	@ 0xb0
 80099f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d101      	bne.n	8009a02 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80099fe:	2303      	movs	r3, #3
 8009a00:	e065      	b.n	8009ace <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	32b0      	adds	r2, #176	@ 0xb0
 8009a0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a10:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009a12:	78fb      	ldrb	r3, [r7, #3]
 8009a14:	f003 020f 	and.w	r2, r3, #15
 8009a18:	6879      	ldr	r1, [r7, #4]
 8009a1a:	4613      	mov	r3, r2
 8009a1c:	009b      	lsls	r3, r3, #2
 8009a1e:	4413      	add	r3, r2
 8009a20:	009b      	lsls	r3, r3, #2
 8009a22:	440b      	add	r3, r1
 8009a24:	3318      	adds	r3, #24
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d02f      	beq.n	8009a8c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009a2c:	78fb      	ldrb	r3, [r7, #3]
 8009a2e:	f003 020f 	and.w	r2, r3, #15
 8009a32:	6879      	ldr	r1, [r7, #4]
 8009a34:	4613      	mov	r3, r2
 8009a36:	009b      	lsls	r3, r3, #2
 8009a38:	4413      	add	r3, r2
 8009a3a:	009b      	lsls	r3, r3, #2
 8009a3c:	440b      	add	r3, r1
 8009a3e:	3318      	adds	r3, #24
 8009a40:	681a      	ldr	r2, [r3, #0]
 8009a42:	78fb      	ldrb	r3, [r7, #3]
 8009a44:	f003 010f 	and.w	r1, r3, #15
 8009a48:	68f8      	ldr	r0, [r7, #12]
 8009a4a:	460b      	mov	r3, r1
 8009a4c:	00db      	lsls	r3, r3, #3
 8009a4e:	440b      	add	r3, r1
 8009a50:	009b      	lsls	r3, r3, #2
 8009a52:	4403      	add	r3, r0
 8009a54:	331c      	adds	r3, #28
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	fbb2 f1f3 	udiv	r1, r2, r3
 8009a5c:	fb01 f303 	mul.w	r3, r1, r3
 8009a60:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d112      	bne.n	8009a8c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009a66:	78fb      	ldrb	r3, [r7, #3]
 8009a68:	f003 020f 	and.w	r2, r3, #15
 8009a6c:	6879      	ldr	r1, [r7, #4]
 8009a6e:	4613      	mov	r3, r2
 8009a70:	009b      	lsls	r3, r3, #2
 8009a72:	4413      	add	r3, r2
 8009a74:	009b      	lsls	r3, r3, #2
 8009a76:	440b      	add	r3, r1
 8009a78:	3318      	adds	r3, #24
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009a7e:	78f9      	ldrb	r1, [r7, #3]
 8009a80:	2300      	movs	r3, #0
 8009a82:	2200      	movs	r2, #0
 8009a84:	6878      	ldr	r0, [r7, #4]
 8009a86:	f002 f9ea 	bl	800be5e <USBD_LL_Transmit>
 8009a8a:	e01f      	b.n	8009acc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009a9a:	687a      	ldr	r2, [r7, #4]
 8009a9c:	33b0      	adds	r3, #176	@ 0xb0
 8009a9e:	009b      	lsls	r3, r3, #2
 8009aa0:	4413      	add	r3, r2
 8009aa2:	685b      	ldr	r3, [r3, #4]
 8009aa4:	691b      	ldr	r3, [r3, #16]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d010      	beq.n	8009acc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009ab0:	687a      	ldr	r2, [r7, #4]
 8009ab2:	33b0      	adds	r3, #176	@ 0xb0
 8009ab4:	009b      	lsls	r3, r3, #2
 8009ab6:	4413      	add	r3, r2
 8009ab8:	685b      	ldr	r3, [r3, #4]
 8009aba:	691b      	ldr	r3, [r3, #16]
 8009abc:	68ba      	ldr	r2, [r7, #8]
 8009abe:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8009ac2:	68ba      	ldr	r2, [r7, #8]
 8009ac4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009ac8:	78fa      	ldrb	r2, [r7, #3]
 8009aca:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009acc:	2300      	movs	r3, #0
}
 8009ace:	4618      	mov	r0, r3
 8009ad0:	3710      	adds	r7, #16
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	bd80      	pop	{r7, pc}

08009ad6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009ad6:	b580      	push	{r7, lr}
 8009ad8:	b084      	sub	sp, #16
 8009ada:	af00      	add	r7, sp, #0
 8009adc:	6078      	str	r0, [r7, #4]
 8009ade:	460b      	mov	r3, r1
 8009ae0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	32b0      	adds	r2, #176	@ 0xb0
 8009aec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009af0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	32b0      	adds	r2, #176	@ 0xb0
 8009afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d101      	bne.n	8009b08 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009b04:	2303      	movs	r3, #3
 8009b06:	e01a      	b.n	8009b3e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009b08:	78fb      	ldrb	r3, [r7, #3]
 8009b0a:	4619      	mov	r1, r3
 8009b0c:	6878      	ldr	r0, [r7, #4]
 8009b0e:	f002 f9e8 	bl	800bee2 <USBD_LL_GetRxDataSize>
 8009b12:	4602      	mov	r2, r0
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009b20:	687a      	ldr	r2, [r7, #4]
 8009b22:	33b0      	adds	r3, #176	@ 0xb0
 8009b24:	009b      	lsls	r3, r3, #2
 8009b26:	4413      	add	r3, r2
 8009b28:	685b      	ldr	r3, [r3, #4]
 8009b2a:	68db      	ldr	r3, [r3, #12]
 8009b2c:	68fa      	ldr	r2, [r7, #12]
 8009b2e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8009b32:	68fa      	ldr	r2, [r7, #12]
 8009b34:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009b38:	4611      	mov	r1, r2
 8009b3a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009b3c:	2300      	movs	r3, #0
}
 8009b3e:	4618      	mov	r0, r3
 8009b40:	3710      	adds	r7, #16
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bd80      	pop	{r7, pc}

08009b46 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009b46:	b580      	push	{r7, lr}
 8009b48:	b084      	sub	sp, #16
 8009b4a:	af00      	add	r7, sp, #0
 8009b4c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	32b0      	adds	r2, #176	@ 0xb0
 8009b58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b5c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d101      	bne.n	8009b68 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009b64:	2303      	movs	r3, #3
 8009b66:	e024      	b.n	8009bb2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009b6e:	687a      	ldr	r2, [r7, #4]
 8009b70:	33b0      	adds	r3, #176	@ 0xb0
 8009b72:	009b      	lsls	r3, r3, #2
 8009b74:	4413      	add	r3, r2
 8009b76:	685b      	ldr	r3, [r3, #4]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d019      	beq.n	8009bb0 <USBD_CDC_EP0_RxReady+0x6a>
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009b82:	2bff      	cmp	r3, #255	@ 0xff
 8009b84:	d014      	beq.n	8009bb0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009b8c:	687a      	ldr	r2, [r7, #4]
 8009b8e:	33b0      	adds	r3, #176	@ 0xb0
 8009b90:	009b      	lsls	r3, r3, #2
 8009b92:	4413      	add	r3, r2
 8009b94:	685b      	ldr	r3, [r3, #4]
 8009b96:	689b      	ldr	r3, [r3, #8]
 8009b98:	68fa      	ldr	r2, [r7, #12]
 8009b9a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8009b9e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009ba0:	68fa      	ldr	r2, [r7, #12]
 8009ba2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009ba6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	22ff      	movs	r2, #255	@ 0xff
 8009bac:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009bb0:	2300      	movs	r3, #0
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3710      	adds	r7, #16
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}
	...

08009bbc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b086      	sub	sp, #24
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009bc4:	2182      	movs	r1, #130	@ 0x82
 8009bc6:	4818      	ldr	r0, [pc, #96]	@ (8009c28 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009bc8:	f000 fd4f 	bl	800a66a <USBD_GetEpDesc>
 8009bcc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009bce:	2101      	movs	r1, #1
 8009bd0:	4815      	ldr	r0, [pc, #84]	@ (8009c28 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009bd2:	f000 fd4a 	bl	800a66a <USBD_GetEpDesc>
 8009bd6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009bd8:	2181      	movs	r1, #129	@ 0x81
 8009bda:	4813      	ldr	r0, [pc, #76]	@ (8009c28 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009bdc:	f000 fd45 	bl	800a66a <USBD_GetEpDesc>
 8009be0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009be2:	697b      	ldr	r3, [r7, #20]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d002      	beq.n	8009bee <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009be8:	697b      	ldr	r3, [r7, #20]
 8009bea:	2210      	movs	r2, #16
 8009bec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009bee:	693b      	ldr	r3, [r7, #16]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d006      	beq.n	8009c02 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009bf4:	693b      	ldr	r3, [r7, #16]
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009bfc:	711a      	strb	r2, [r3, #4]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d006      	beq.n	8009c16 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009c10:	711a      	strb	r2, [r3, #4]
 8009c12:	2200      	movs	r2, #0
 8009c14:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2243      	movs	r2, #67	@ 0x43
 8009c1a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009c1c:	4b02      	ldr	r3, [pc, #8]	@ (8009c28 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3718      	adds	r7, #24
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}
 8009c26:	bf00      	nop
 8009c28:	20000050 	.word	0x20000050

08009c2c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b086      	sub	sp, #24
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009c34:	2182      	movs	r1, #130	@ 0x82
 8009c36:	4818      	ldr	r0, [pc, #96]	@ (8009c98 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009c38:	f000 fd17 	bl	800a66a <USBD_GetEpDesc>
 8009c3c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009c3e:	2101      	movs	r1, #1
 8009c40:	4815      	ldr	r0, [pc, #84]	@ (8009c98 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009c42:	f000 fd12 	bl	800a66a <USBD_GetEpDesc>
 8009c46:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009c48:	2181      	movs	r1, #129	@ 0x81
 8009c4a:	4813      	ldr	r0, [pc, #76]	@ (8009c98 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009c4c:	f000 fd0d 	bl	800a66a <USBD_GetEpDesc>
 8009c50:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009c52:	697b      	ldr	r3, [r7, #20]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d002      	beq.n	8009c5e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009c58:	697b      	ldr	r3, [r7, #20]
 8009c5a:	2210      	movs	r2, #16
 8009c5c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009c5e:	693b      	ldr	r3, [r7, #16]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d006      	beq.n	8009c72 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009c64:	693b      	ldr	r3, [r7, #16]
 8009c66:	2200      	movs	r2, #0
 8009c68:	711a      	strb	r2, [r3, #4]
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	f042 0202 	orr.w	r2, r2, #2
 8009c70:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d006      	beq.n	8009c86 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	711a      	strb	r2, [r3, #4]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	f042 0202 	orr.w	r2, r2, #2
 8009c84:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2243      	movs	r2, #67	@ 0x43
 8009c8a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009c8c:	4b02      	ldr	r3, [pc, #8]	@ (8009c98 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	3718      	adds	r7, #24
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}
 8009c96:	bf00      	nop
 8009c98:	20000050 	.word	0x20000050

08009c9c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b086      	sub	sp, #24
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009ca4:	2182      	movs	r1, #130	@ 0x82
 8009ca6:	4818      	ldr	r0, [pc, #96]	@ (8009d08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009ca8:	f000 fcdf 	bl	800a66a <USBD_GetEpDesc>
 8009cac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009cae:	2101      	movs	r1, #1
 8009cb0:	4815      	ldr	r0, [pc, #84]	@ (8009d08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009cb2:	f000 fcda 	bl	800a66a <USBD_GetEpDesc>
 8009cb6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009cb8:	2181      	movs	r1, #129	@ 0x81
 8009cba:	4813      	ldr	r0, [pc, #76]	@ (8009d08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009cbc:	f000 fcd5 	bl	800a66a <USBD_GetEpDesc>
 8009cc0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009cc2:	697b      	ldr	r3, [r7, #20]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d002      	beq.n	8009cce <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009cc8:	697b      	ldr	r3, [r7, #20]
 8009cca:	2210      	movs	r2, #16
 8009ccc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009cce:	693b      	ldr	r3, [r7, #16]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d006      	beq.n	8009ce2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009cd4:	693b      	ldr	r3, [r7, #16]
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009cdc:	711a      	strb	r2, [r3, #4]
 8009cde:	2200      	movs	r2, #0
 8009ce0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d006      	beq.n	8009cf6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2200      	movs	r2, #0
 8009cec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009cf0:	711a      	strb	r2, [r3, #4]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	2243      	movs	r2, #67	@ 0x43
 8009cfa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009cfc:	4b02      	ldr	r3, [pc, #8]	@ (8009d08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009cfe:	4618      	mov	r0, r3
 8009d00:	3718      	adds	r7, #24
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}
 8009d06:	bf00      	nop
 8009d08:	20000050 	.word	0x20000050

08009d0c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009d0c:	b480      	push	{r7}
 8009d0e:	b083      	sub	sp, #12
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	220a      	movs	r2, #10
 8009d18:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009d1a:	4b03      	ldr	r3, [pc, #12]	@ (8009d28 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	370c      	adds	r7, #12
 8009d20:	46bd      	mov	sp, r7
 8009d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d26:	4770      	bx	lr
 8009d28:	2000000c 	.word	0x2000000c

08009d2c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009d2c:	b480      	push	{r7}
 8009d2e:	b083      	sub	sp, #12
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
 8009d34:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d101      	bne.n	8009d40 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009d3c:	2303      	movs	r3, #3
 8009d3e:	e009      	b.n	8009d54 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009d46:	687a      	ldr	r2, [r7, #4]
 8009d48:	33b0      	adds	r3, #176	@ 0xb0
 8009d4a:	009b      	lsls	r3, r3, #2
 8009d4c:	4413      	add	r3, r2
 8009d4e:	683a      	ldr	r2, [r7, #0]
 8009d50:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009d52:	2300      	movs	r3, #0
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	370c      	adds	r7, #12
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5e:	4770      	bx	lr

08009d60 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009d60:	b480      	push	{r7}
 8009d62:	b087      	sub	sp, #28
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	60f8      	str	r0, [r7, #12]
 8009d68:	60b9      	str	r1, [r7, #8]
 8009d6a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	32b0      	adds	r2, #176	@ 0xb0
 8009d76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d7a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009d7c:	697b      	ldr	r3, [r7, #20]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d101      	bne.n	8009d86 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009d82:	2303      	movs	r3, #3
 8009d84:	e008      	b.n	8009d98 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	68ba      	ldr	r2, [r7, #8]
 8009d8a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009d8e:	697b      	ldr	r3, [r7, #20]
 8009d90:	687a      	ldr	r2, [r7, #4]
 8009d92:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8009d96:	2300      	movs	r3, #0
}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	371c      	adds	r7, #28
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da2:	4770      	bx	lr

08009da4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009da4:	b480      	push	{r7}
 8009da6:	b085      	sub	sp, #20
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
 8009dac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	32b0      	adds	r2, #176	@ 0xb0
 8009db8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009dbc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d101      	bne.n	8009dc8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009dc4:	2303      	movs	r3, #3
 8009dc6:	e004      	b.n	8009dd2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	683a      	ldr	r2, [r7, #0]
 8009dcc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8009dd0:	2300      	movs	r3, #0
}
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	3714      	adds	r7, #20
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ddc:	4770      	bx	lr
	...

08009de0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b084      	sub	sp, #16
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	32b0      	adds	r2, #176	@ 0xb0
 8009df2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009df6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8009df8:	2301      	movs	r3, #1
 8009dfa:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d101      	bne.n	8009e06 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009e02:	2303      	movs	r3, #3
 8009e04:	e025      	b.n	8009e52 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d11f      	bne.n	8009e50 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8009e10:	68bb      	ldr	r3, [r7, #8]
 8009e12:	2201      	movs	r2, #1
 8009e14:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8009e18:	4b10      	ldr	r3, [pc, #64]	@ (8009e5c <USBD_CDC_TransmitPacket+0x7c>)
 8009e1a:	781b      	ldrb	r3, [r3, #0]
 8009e1c:	f003 020f 	and.w	r2, r3, #15
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	4613      	mov	r3, r2
 8009e2a:	009b      	lsls	r3, r3, #2
 8009e2c:	4413      	add	r3, r2
 8009e2e:	009b      	lsls	r3, r3, #2
 8009e30:	4403      	add	r3, r0
 8009e32:	3318      	adds	r3, #24
 8009e34:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8009e36:	4b09      	ldr	r3, [pc, #36]	@ (8009e5c <USBD_CDC_TransmitPacket+0x7c>)
 8009e38:	7819      	ldrb	r1, [r3, #0]
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f002 f809 	bl	800be5e <USBD_LL_Transmit>

    ret = USBD_OK;
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8009e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e52:	4618      	mov	r0, r3
 8009e54:	3710      	adds	r7, #16
 8009e56:	46bd      	mov	sp, r7
 8009e58:	bd80      	pop	{r7, pc}
 8009e5a:	bf00      	nop
 8009e5c:	20000093 	.word	0x20000093

08009e60 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b084      	sub	sp, #16
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	32b0      	adds	r2, #176	@ 0xb0
 8009e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e76:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	32b0      	adds	r2, #176	@ 0xb0
 8009e82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d101      	bne.n	8009e8e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009e8a:	2303      	movs	r3, #3
 8009e8c:	e018      	b.n	8009ec0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	7c1b      	ldrb	r3, [r3, #16]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d10a      	bne.n	8009eac <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009e96:	4b0c      	ldr	r3, [pc, #48]	@ (8009ec8 <USBD_CDC_ReceivePacket+0x68>)
 8009e98:	7819      	ldrb	r1, [r3, #0]
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009ea0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	f001 fffb 	bl	800bea0 <USBD_LL_PrepareReceive>
 8009eaa:	e008      	b.n	8009ebe <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009eac:	4b06      	ldr	r3, [pc, #24]	@ (8009ec8 <USBD_CDC_ReceivePacket+0x68>)
 8009eae:	7819      	ldrb	r1, [r3, #0]
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009eb6:	2340      	movs	r3, #64	@ 0x40
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f001 fff1 	bl	800bea0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009ebe:	2300      	movs	r3, #0
}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	3710      	adds	r7, #16
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}
 8009ec8:	20000094 	.word	0x20000094

08009ecc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b086      	sub	sp, #24
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	60f8      	str	r0, [r7, #12]
 8009ed4:	60b9      	str	r1, [r7, #8]
 8009ed6:	4613      	mov	r3, r2
 8009ed8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d101      	bne.n	8009ee4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009ee0:	2303      	movs	r3, #3
 8009ee2:	e01f      	b.n	8009f24 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	2200      	movs	r2, #0
 8009ef0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009efc:	68bb      	ldr	r3, [r7, #8]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d003      	beq.n	8009f0a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	68ba      	ldr	r2, [r7, #8]
 8009f06:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	2201      	movs	r2, #1
 8009f0e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	79fa      	ldrb	r2, [r7, #7]
 8009f16:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009f18:	68f8      	ldr	r0, [r7, #12]
 8009f1a:	f001 fe6b 	bl	800bbf4 <USBD_LL_Init>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009f22:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f24:	4618      	mov	r0, r3
 8009f26:	3718      	adds	r7, #24
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	bd80      	pop	{r7, pc}

08009f2c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009f2c:	b580      	push	{r7, lr}
 8009f2e:	b084      	sub	sp, #16
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	6078      	str	r0, [r7, #4]
 8009f34:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009f36:	2300      	movs	r3, #0
 8009f38:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d101      	bne.n	8009f44 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009f40:	2303      	movs	r3, #3
 8009f42:	e025      	b.n	8009f90 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	683a      	ldr	r2, [r7, #0]
 8009f48:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	32ae      	adds	r2, #174	@ 0xae
 8009f56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d00f      	beq.n	8009f80 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	32ae      	adds	r2, #174	@ 0xae
 8009f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f70:	f107 020e 	add.w	r2, r7, #14
 8009f74:	4610      	mov	r0, r2
 8009f76:	4798      	blx	r3
 8009f78:	4602      	mov	r2, r0
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009f86:	1c5a      	adds	r2, r3, #1
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009f8e:	2300      	movs	r3, #0
}
 8009f90:	4618      	mov	r0, r3
 8009f92:	3710      	adds	r7, #16
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bd80      	pop	{r7, pc}

08009f98 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b082      	sub	sp, #8
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009fa0:	6878      	ldr	r0, [r7, #4]
 8009fa2:	f001 fe73 	bl	800bc8c <USBD_LL_Start>
 8009fa6:	4603      	mov	r3, r0
}
 8009fa8:	4618      	mov	r0, r3
 8009faa:	3708      	adds	r7, #8
 8009fac:	46bd      	mov	sp, r7
 8009fae:	bd80      	pop	{r7, pc}

08009fb0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b083      	sub	sp, #12
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009fb8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009fba:	4618      	mov	r0, r3
 8009fbc:	370c      	adds	r7, #12
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc4:	4770      	bx	lr

08009fc6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009fc6:	b580      	push	{r7, lr}
 8009fc8:	b084      	sub	sp, #16
 8009fca:	af00      	add	r7, sp, #0
 8009fcc:	6078      	str	r0, [r7, #4]
 8009fce:	460b      	mov	r3, r1
 8009fd0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d009      	beq.n	8009ff4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	78fa      	ldrb	r2, [r7, #3]
 8009fea:	4611      	mov	r1, r2
 8009fec:	6878      	ldr	r0, [r7, #4]
 8009fee:	4798      	blx	r3
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	3710      	adds	r7, #16
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	bd80      	pop	{r7, pc}

08009ffe <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009ffe:	b580      	push	{r7, lr}
 800a000:	b084      	sub	sp, #16
 800a002:	af00      	add	r7, sp, #0
 800a004:	6078      	str	r0, [r7, #4]
 800a006:	460b      	mov	r3, r1
 800a008:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a00a:	2300      	movs	r3, #0
 800a00c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a014:	685b      	ldr	r3, [r3, #4]
 800a016:	78fa      	ldrb	r2, [r7, #3]
 800a018:	4611      	mov	r1, r2
 800a01a:	6878      	ldr	r0, [r7, #4]
 800a01c:	4798      	blx	r3
 800a01e:	4603      	mov	r3, r0
 800a020:	2b00      	cmp	r3, #0
 800a022:	d001      	beq.n	800a028 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a024:	2303      	movs	r3, #3
 800a026:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a028:	7bfb      	ldrb	r3, [r7, #15]
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3710      	adds	r7, #16
 800a02e:	46bd      	mov	sp, r7
 800a030:	bd80      	pop	{r7, pc}

0800a032 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a032:	b580      	push	{r7, lr}
 800a034:	b084      	sub	sp, #16
 800a036:	af00      	add	r7, sp, #0
 800a038:	6078      	str	r0, [r7, #4]
 800a03a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a042:	6839      	ldr	r1, [r7, #0]
 800a044:	4618      	mov	r0, r3
 800a046:	f001 f90c 	bl	800b262 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2201      	movs	r2, #1
 800a04e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a058:	461a      	mov	r2, r3
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a066:	f003 031f 	and.w	r3, r3, #31
 800a06a:	2b02      	cmp	r3, #2
 800a06c:	d01a      	beq.n	800a0a4 <USBD_LL_SetupStage+0x72>
 800a06e:	2b02      	cmp	r3, #2
 800a070:	d822      	bhi.n	800a0b8 <USBD_LL_SetupStage+0x86>
 800a072:	2b00      	cmp	r3, #0
 800a074:	d002      	beq.n	800a07c <USBD_LL_SetupStage+0x4a>
 800a076:	2b01      	cmp	r3, #1
 800a078:	d00a      	beq.n	800a090 <USBD_LL_SetupStage+0x5e>
 800a07a:	e01d      	b.n	800a0b8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a082:	4619      	mov	r1, r3
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	f000 fb63 	bl	800a750 <USBD_StdDevReq>
 800a08a:	4603      	mov	r3, r0
 800a08c:	73fb      	strb	r3, [r7, #15]
      break;
 800a08e:	e020      	b.n	800a0d2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a096:	4619      	mov	r1, r3
 800a098:	6878      	ldr	r0, [r7, #4]
 800a09a:	f000 fbcb 	bl	800a834 <USBD_StdItfReq>
 800a09e:	4603      	mov	r3, r0
 800a0a0:	73fb      	strb	r3, [r7, #15]
      break;
 800a0a2:	e016      	b.n	800a0d2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a0aa:	4619      	mov	r1, r3
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f000 fc2d 	bl	800a90c <USBD_StdEPReq>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	73fb      	strb	r3, [r7, #15]
      break;
 800a0b6:	e00c      	b.n	800a0d2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a0be:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a0c2:	b2db      	uxtb	r3, r3
 800a0c4:	4619      	mov	r1, r3
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	f001 fe40 	bl	800bd4c <USBD_LL_StallEP>
 800a0cc:	4603      	mov	r3, r0
 800a0ce:	73fb      	strb	r3, [r7, #15]
      break;
 800a0d0:	bf00      	nop
  }

  return ret;
 800a0d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	3710      	adds	r7, #16
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	bd80      	pop	{r7, pc}

0800a0dc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b086      	sub	sp, #24
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	60f8      	str	r0, [r7, #12]
 800a0e4:	460b      	mov	r3, r1
 800a0e6:	607a      	str	r2, [r7, #4]
 800a0e8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800a0ee:	7afb      	ldrb	r3, [r7, #11]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d16e      	bne.n	800a1d2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a0fa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a102:	2b03      	cmp	r3, #3
 800a104:	f040 8098 	bne.w	800a238 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800a108:	693b      	ldr	r3, [r7, #16]
 800a10a:	689a      	ldr	r2, [r3, #8]
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	68db      	ldr	r3, [r3, #12]
 800a110:	429a      	cmp	r2, r3
 800a112:	d913      	bls.n	800a13c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800a114:	693b      	ldr	r3, [r7, #16]
 800a116:	689a      	ldr	r2, [r3, #8]
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	68db      	ldr	r3, [r3, #12]
 800a11c:	1ad2      	subs	r2, r2, r3
 800a11e:	693b      	ldr	r3, [r7, #16]
 800a120:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a122:	693b      	ldr	r3, [r7, #16]
 800a124:	68da      	ldr	r2, [r3, #12]
 800a126:	693b      	ldr	r3, [r7, #16]
 800a128:	689b      	ldr	r3, [r3, #8]
 800a12a:	4293      	cmp	r3, r2
 800a12c:	bf28      	it	cs
 800a12e:	4613      	movcs	r3, r2
 800a130:	461a      	mov	r2, r3
 800a132:	6879      	ldr	r1, [r7, #4]
 800a134:	68f8      	ldr	r0, [r7, #12]
 800a136:	f001 f994 	bl	800b462 <USBD_CtlContinueRx>
 800a13a:	e07d      	b.n	800a238 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a142:	f003 031f 	and.w	r3, r3, #31
 800a146:	2b02      	cmp	r3, #2
 800a148:	d014      	beq.n	800a174 <USBD_LL_DataOutStage+0x98>
 800a14a:	2b02      	cmp	r3, #2
 800a14c:	d81d      	bhi.n	800a18a <USBD_LL_DataOutStage+0xae>
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d002      	beq.n	800a158 <USBD_LL_DataOutStage+0x7c>
 800a152:	2b01      	cmp	r3, #1
 800a154:	d003      	beq.n	800a15e <USBD_LL_DataOutStage+0x82>
 800a156:	e018      	b.n	800a18a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a158:	2300      	movs	r3, #0
 800a15a:	75bb      	strb	r3, [r7, #22]
            break;
 800a15c:	e018      	b.n	800a190 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a164:	b2db      	uxtb	r3, r3
 800a166:	4619      	mov	r1, r3
 800a168:	68f8      	ldr	r0, [r7, #12]
 800a16a:	f000 fa64 	bl	800a636 <USBD_CoreFindIF>
 800a16e:	4603      	mov	r3, r0
 800a170:	75bb      	strb	r3, [r7, #22]
            break;
 800a172:	e00d      	b.n	800a190 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a17a:	b2db      	uxtb	r3, r3
 800a17c:	4619      	mov	r1, r3
 800a17e:	68f8      	ldr	r0, [r7, #12]
 800a180:	f000 fa66 	bl	800a650 <USBD_CoreFindEP>
 800a184:	4603      	mov	r3, r0
 800a186:	75bb      	strb	r3, [r7, #22]
            break;
 800a188:	e002      	b.n	800a190 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a18a:	2300      	movs	r3, #0
 800a18c:	75bb      	strb	r3, [r7, #22]
            break;
 800a18e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a190:	7dbb      	ldrb	r3, [r7, #22]
 800a192:	2b00      	cmp	r3, #0
 800a194:	d119      	bne.n	800a1ca <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a19c:	b2db      	uxtb	r3, r3
 800a19e:	2b03      	cmp	r3, #3
 800a1a0:	d113      	bne.n	800a1ca <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a1a2:	7dba      	ldrb	r2, [r7, #22]
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	32ae      	adds	r2, #174	@ 0xae
 800a1a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1ac:	691b      	ldr	r3, [r3, #16]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d00b      	beq.n	800a1ca <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800a1b2:	7dba      	ldrb	r2, [r7, #22]
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a1ba:	7dba      	ldrb	r2, [r7, #22]
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	32ae      	adds	r2, #174	@ 0xae
 800a1c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1c4:	691b      	ldr	r3, [r3, #16]
 800a1c6:	68f8      	ldr	r0, [r7, #12]
 800a1c8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a1ca:	68f8      	ldr	r0, [r7, #12]
 800a1cc:	f001 f95a 	bl	800b484 <USBD_CtlSendStatus>
 800a1d0:	e032      	b.n	800a238 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a1d2:	7afb      	ldrb	r3, [r7, #11]
 800a1d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1d8:	b2db      	uxtb	r3, r3
 800a1da:	4619      	mov	r1, r3
 800a1dc:	68f8      	ldr	r0, [r7, #12]
 800a1de:	f000 fa37 	bl	800a650 <USBD_CoreFindEP>
 800a1e2:	4603      	mov	r3, r0
 800a1e4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a1e6:	7dbb      	ldrb	r3, [r7, #22]
 800a1e8:	2bff      	cmp	r3, #255	@ 0xff
 800a1ea:	d025      	beq.n	800a238 <USBD_LL_DataOutStage+0x15c>
 800a1ec:	7dbb      	ldrb	r3, [r7, #22]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d122      	bne.n	800a238 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1f8:	b2db      	uxtb	r3, r3
 800a1fa:	2b03      	cmp	r3, #3
 800a1fc:	d117      	bne.n	800a22e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a1fe:	7dba      	ldrb	r2, [r7, #22]
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	32ae      	adds	r2, #174	@ 0xae
 800a204:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a208:	699b      	ldr	r3, [r3, #24]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d00f      	beq.n	800a22e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800a20e:	7dba      	ldrb	r2, [r7, #22]
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a216:	7dba      	ldrb	r2, [r7, #22]
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	32ae      	adds	r2, #174	@ 0xae
 800a21c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a220:	699b      	ldr	r3, [r3, #24]
 800a222:	7afa      	ldrb	r2, [r7, #11]
 800a224:	4611      	mov	r1, r2
 800a226:	68f8      	ldr	r0, [r7, #12]
 800a228:	4798      	blx	r3
 800a22a:	4603      	mov	r3, r0
 800a22c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a22e:	7dfb      	ldrb	r3, [r7, #23]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d001      	beq.n	800a238 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800a234:	7dfb      	ldrb	r3, [r7, #23]
 800a236:	e000      	b.n	800a23a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800a238:	2300      	movs	r3, #0
}
 800a23a:	4618      	mov	r0, r3
 800a23c:	3718      	adds	r7, #24
 800a23e:	46bd      	mov	sp, r7
 800a240:	bd80      	pop	{r7, pc}

0800a242 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a242:	b580      	push	{r7, lr}
 800a244:	b086      	sub	sp, #24
 800a246:	af00      	add	r7, sp, #0
 800a248:	60f8      	str	r0, [r7, #12]
 800a24a:	460b      	mov	r3, r1
 800a24c:	607a      	str	r2, [r7, #4]
 800a24e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a250:	7afb      	ldrb	r3, [r7, #11]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d16f      	bne.n	800a336 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	3314      	adds	r3, #20
 800a25a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a262:	2b02      	cmp	r3, #2
 800a264:	d15a      	bne.n	800a31c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800a266:	693b      	ldr	r3, [r7, #16]
 800a268:	689a      	ldr	r2, [r3, #8]
 800a26a:	693b      	ldr	r3, [r7, #16]
 800a26c:	68db      	ldr	r3, [r3, #12]
 800a26e:	429a      	cmp	r2, r3
 800a270:	d914      	bls.n	800a29c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a272:	693b      	ldr	r3, [r7, #16]
 800a274:	689a      	ldr	r2, [r3, #8]
 800a276:	693b      	ldr	r3, [r7, #16]
 800a278:	68db      	ldr	r3, [r3, #12]
 800a27a:	1ad2      	subs	r2, r2, r3
 800a27c:	693b      	ldr	r3, [r7, #16]
 800a27e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a280:	693b      	ldr	r3, [r7, #16]
 800a282:	689b      	ldr	r3, [r3, #8]
 800a284:	461a      	mov	r2, r3
 800a286:	6879      	ldr	r1, [r7, #4]
 800a288:	68f8      	ldr	r0, [r7, #12]
 800a28a:	f001 f8bc 	bl	800b406 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a28e:	2300      	movs	r3, #0
 800a290:	2200      	movs	r2, #0
 800a292:	2100      	movs	r1, #0
 800a294:	68f8      	ldr	r0, [r7, #12]
 800a296:	f001 fe03 	bl	800bea0 <USBD_LL_PrepareReceive>
 800a29a:	e03f      	b.n	800a31c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a29c:	693b      	ldr	r3, [r7, #16]
 800a29e:	68da      	ldr	r2, [r3, #12]
 800a2a0:	693b      	ldr	r3, [r7, #16]
 800a2a2:	689b      	ldr	r3, [r3, #8]
 800a2a4:	429a      	cmp	r2, r3
 800a2a6:	d11c      	bne.n	800a2e2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a2a8:	693b      	ldr	r3, [r7, #16]
 800a2aa:	685a      	ldr	r2, [r3, #4]
 800a2ac:	693b      	ldr	r3, [r7, #16]
 800a2ae:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	d316      	bcc.n	800a2e2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a2b4:	693b      	ldr	r3, [r7, #16]
 800a2b6:	685a      	ldr	r2, [r3, #4]
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a2be:	429a      	cmp	r2, r3
 800a2c0:	d20f      	bcs.n	800a2e2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	2100      	movs	r1, #0
 800a2c6:	68f8      	ldr	r0, [r7, #12]
 800a2c8:	f001 f89d 	bl	800b406 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	2100      	movs	r1, #0
 800a2da:	68f8      	ldr	r0, [r7, #12]
 800a2dc:	f001 fde0 	bl	800bea0 <USBD_LL_PrepareReceive>
 800a2e0:	e01c      	b.n	800a31c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2e8:	b2db      	uxtb	r3, r3
 800a2ea:	2b03      	cmp	r3, #3
 800a2ec:	d10f      	bne.n	800a30e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2f4:	68db      	ldr	r3, [r3, #12]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d009      	beq.n	800a30e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a308:	68db      	ldr	r3, [r3, #12]
 800a30a:	68f8      	ldr	r0, [r7, #12]
 800a30c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a30e:	2180      	movs	r1, #128	@ 0x80
 800a310:	68f8      	ldr	r0, [r7, #12]
 800a312:	f001 fd1b 	bl	800bd4c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a316:	68f8      	ldr	r0, [r7, #12]
 800a318:	f001 f8c7 	bl	800b4aa <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a322:	2b00      	cmp	r3, #0
 800a324:	d03a      	beq.n	800a39c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800a326:	68f8      	ldr	r0, [r7, #12]
 800a328:	f7ff fe42 	bl	8009fb0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	2200      	movs	r2, #0
 800a330:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a334:	e032      	b.n	800a39c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a336:	7afb      	ldrb	r3, [r7, #11]
 800a338:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a33c:	b2db      	uxtb	r3, r3
 800a33e:	4619      	mov	r1, r3
 800a340:	68f8      	ldr	r0, [r7, #12]
 800a342:	f000 f985 	bl	800a650 <USBD_CoreFindEP>
 800a346:	4603      	mov	r3, r0
 800a348:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a34a:	7dfb      	ldrb	r3, [r7, #23]
 800a34c:	2bff      	cmp	r3, #255	@ 0xff
 800a34e:	d025      	beq.n	800a39c <USBD_LL_DataInStage+0x15a>
 800a350:	7dfb      	ldrb	r3, [r7, #23]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d122      	bne.n	800a39c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a35c:	b2db      	uxtb	r3, r3
 800a35e:	2b03      	cmp	r3, #3
 800a360:	d11c      	bne.n	800a39c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a362:	7dfa      	ldrb	r2, [r7, #23]
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	32ae      	adds	r2, #174	@ 0xae
 800a368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a36c:	695b      	ldr	r3, [r3, #20]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d014      	beq.n	800a39c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800a372:	7dfa      	ldrb	r2, [r7, #23]
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a37a:	7dfa      	ldrb	r2, [r7, #23]
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	32ae      	adds	r2, #174	@ 0xae
 800a380:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a384:	695b      	ldr	r3, [r3, #20]
 800a386:	7afa      	ldrb	r2, [r7, #11]
 800a388:	4611      	mov	r1, r2
 800a38a:	68f8      	ldr	r0, [r7, #12]
 800a38c:	4798      	blx	r3
 800a38e:	4603      	mov	r3, r0
 800a390:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a392:	7dbb      	ldrb	r3, [r7, #22]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d001      	beq.n	800a39c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800a398:	7dbb      	ldrb	r3, [r7, #22]
 800a39a:	e000      	b.n	800a39e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800a39c:	2300      	movs	r3, #0
}
 800a39e:	4618      	mov	r0, r3
 800a3a0:	3718      	adds	r7, #24
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	bd80      	pop	{r7, pc}

0800a3a6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a3a6:	b580      	push	{r7, lr}
 800a3a8:	b084      	sub	sp, #16
 800a3aa:	af00      	add	r7, sp, #0
 800a3ac:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2201      	movs	r2, #1
 800a3b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2200      	movs	r2, #0
 800a3be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d014      	beq.n	800a40c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3e8:	685b      	ldr	r3, [r3, #4]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d00e      	beq.n	800a40c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3f4:	685b      	ldr	r3, [r3, #4]
 800a3f6:	687a      	ldr	r2, [r7, #4]
 800a3f8:	6852      	ldr	r2, [r2, #4]
 800a3fa:	b2d2      	uxtb	r2, r2
 800a3fc:	4611      	mov	r1, r2
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	4798      	blx	r3
 800a402:	4603      	mov	r3, r0
 800a404:	2b00      	cmp	r3, #0
 800a406:	d001      	beq.n	800a40c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a408:	2303      	movs	r3, #3
 800a40a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a40c:	2340      	movs	r3, #64	@ 0x40
 800a40e:	2200      	movs	r2, #0
 800a410:	2100      	movs	r1, #0
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f001 fc55 	bl	800bcc2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2201      	movs	r2, #1
 800a41c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2240      	movs	r2, #64	@ 0x40
 800a424:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a428:	2340      	movs	r3, #64	@ 0x40
 800a42a:	2200      	movs	r2, #0
 800a42c:	2180      	movs	r1, #128	@ 0x80
 800a42e:	6878      	ldr	r0, [r7, #4]
 800a430:	f001 fc47 	bl	800bcc2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2201      	movs	r2, #1
 800a438:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	2240      	movs	r2, #64	@ 0x40
 800a43e:	621a      	str	r2, [r3, #32]

  return ret;
 800a440:	7bfb      	ldrb	r3, [r7, #15]
}
 800a442:	4618      	mov	r0, r3
 800a444:	3710      	adds	r7, #16
 800a446:	46bd      	mov	sp, r7
 800a448:	bd80      	pop	{r7, pc}

0800a44a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a44a:	b480      	push	{r7}
 800a44c:	b083      	sub	sp, #12
 800a44e:	af00      	add	r7, sp, #0
 800a450:	6078      	str	r0, [r7, #4]
 800a452:	460b      	mov	r3, r1
 800a454:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	78fa      	ldrb	r2, [r7, #3]
 800a45a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a45c:	2300      	movs	r3, #0
}
 800a45e:	4618      	mov	r0, r3
 800a460:	370c      	adds	r7, #12
 800a462:	46bd      	mov	sp, r7
 800a464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a468:	4770      	bx	lr

0800a46a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a46a:	b480      	push	{r7}
 800a46c:	b083      	sub	sp, #12
 800a46e:	af00      	add	r7, sp, #0
 800a470:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a478:	b2db      	uxtb	r3, r3
 800a47a:	2b04      	cmp	r3, #4
 800a47c:	d006      	beq.n	800a48c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a484:	b2da      	uxtb	r2, r3
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	2204      	movs	r2, #4
 800a490:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a494:	2300      	movs	r3, #0
}
 800a496:	4618      	mov	r0, r3
 800a498:	370c      	adds	r7, #12
 800a49a:	46bd      	mov	sp, r7
 800a49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a0:	4770      	bx	lr

0800a4a2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a4a2:	b480      	push	{r7}
 800a4a4:	b083      	sub	sp, #12
 800a4a6:	af00      	add	r7, sp, #0
 800a4a8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4b0:	b2db      	uxtb	r3, r3
 800a4b2:	2b04      	cmp	r3, #4
 800a4b4:	d106      	bne.n	800a4c4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a4bc:	b2da      	uxtb	r2, r3
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a4c4:	2300      	movs	r3, #0
}
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	370c      	adds	r7, #12
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d0:	4770      	bx	lr

0800a4d2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a4d2:	b580      	push	{r7, lr}
 800a4d4:	b082      	sub	sp, #8
 800a4d6:	af00      	add	r7, sp, #0
 800a4d8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4e0:	b2db      	uxtb	r3, r3
 800a4e2:	2b03      	cmp	r3, #3
 800a4e4:	d110      	bne.n	800a508 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d00b      	beq.n	800a508 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4f6:	69db      	ldr	r3, [r3, #28]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d005      	beq.n	800a508 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a502:	69db      	ldr	r3, [r3, #28]
 800a504:	6878      	ldr	r0, [r7, #4]
 800a506:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a508:	2300      	movs	r3, #0
}
 800a50a:	4618      	mov	r0, r3
 800a50c:	3708      	adds	r7, #8
 800a50e:	46bd      	mov	sp, r7
 800a510:	bd80      	pop	{r7, pc}

0800a512 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a512:	b580      	push	{r7, lr}
 800a514:	b082      	sub	sp, #8
 800a516:	af00      	add	r7, sp, #0
 800a518:	6078      	str	r0, [r7, #4]
 800a51a:	460b      	mov	r3, r1
 800a51c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	32ae      	adds	r2, #174	@ 0xae
 800a528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d101      	bne.n	800a534 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a530:	2303      	movs	r3, #3
 800a532:	e01c      	b.n	800a56e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a53a:	b2db      	uxtb	r3, r3
 800a53c:	2b03      	cmp	r3, #3
 800a53e:	d115      	bne.n	800a56c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	32ae      	adds	r2, #174	@ 0xae
 800a54a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a54e:	6a1b      	ldr	r3, [r3, #32]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d00b      	beq.n	800a56c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	32ae      	adds	r2, #174	@ 0xae
 800a55e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a562:	6a1b      	ldr	r3, [r3, #32]
 800a564:	78fa      	ldrb	r2, [r7, #3]
 800a566:	4611      	mov	r1, r2
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a56c:	2300      	movs	r3, #0
}
 800a56e:	4618      	mov	r0, r3
 800a570:	3708      	adds	r7, #8
 800a572:	46bd      	mov	sp, r7
 800a574:	bd80      	pop	{r7, pc}

0800a576 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a576:	b580      	push	{r7, lr}
 800a578:	b082      	sub	sp, #8
 800a57a:	af00      	add	r7, sp, #0
 800a57c:	6078      	str	r0, [r7, #4]
 800a57e:	460b      	mov	r3, r1
 800a580:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	32ae      	adds	r2, #174	@ 0xae
 800a58c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d101      	bne.n	800a598 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a594:	2303      	movs	r3, #3
 800a596:	e01c      	b.n	800a5d2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a59e:	b2db      	uxtb	r3, r3
 800a5a0:	2b03      	cmp	r3, #3
 800a5a2:	d115      	bne.n	800a5d0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	32ae      	adds	r2, #174	@ 0xae
 800a5ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d00b      	beq.n	800a5d0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	32ae      	adds	r2, #174	@ 0xae
 800a5c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5c8:	78fa      	ldrb	r2, [r7, #3]
 800a5ca:	4611      	mov	r1, r2
 800a5cc:	6878      	ldr	r0, [r7, #4]
 800a5ce:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a5d0:	2300      	movs	r3, #0
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	3708      	adds	r7, #8
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd80      	pop	{r7, pc}

0800a5da <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a5da:	b480      	push	{r7}
 800a5dc:	b083      	sub	sp, #12
 800a5de:	af00      	add	r7, sp, #0
 800a5e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a5e2:	2300      	movs	r3, #0
}
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	370c      	adds	r7, #12
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ee:	4770      	bx	lr

0800a5f0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b084      	sub	sp, #16
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a5f8:	2300      	movs	r3, #0
 800a5fa:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	2201      	movs	r2, #1
 800a600:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d00e      	beq.n	800a62c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a614:	685b      	ldr	r3, [r3, #4]
 800a616:	687a      	ldr	r2, [r7, #4]
 800a618:	6852      	ldr	r2, [r2, #4]
 800a61a:	b2d2      	uxtb	r2, r2
 800a61c:	4611      	mov	r1, r2
 800a61e:	6878      	ldr	r0, [r7, #4]
 800a620:	4798      	blx	r3
 800a622:	4603      	mov	r3, r0
 800a624:	2b00      	cmp	r3, #0
 800a626:	d001      	beq.n	800a62c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a628:	2303      	movs	r3, #3
 800a62a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a62c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a62e:	4618      	mov	r0, r3
 800a630:	3710      	adds	r7, #16
 800a632:	46bd      	mov	sp, r7
 800a634:	bd80      	pop	{r7, pc}

0800a636 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a636:	b480      	push	{r7}
 800a638:	b083      	sub	sp, #12
 800a63a:	af00      	add	r7, sp, #0
 800a63c:	6078      	str	r0, [r7, #4]
 800a63e:	460b      	mov	r3, r1
 800a640:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a642:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a644:	4618      	mov	r0, r3
 800a646:	370c      	adds	r7, #12
 800a648:	46bd      	mov	sp, r7
 800a64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64e:	4770      	bx	lr

0800a650 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a650:	b480      	push	{r7}
 800a652:	b083      	sub	sp, #12
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
 800a658:	460b      	mov	r3, r1
 800a65a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a65c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a65e:	4618      	mov	r0, r3
 800a660:	370c      	adds	r7, #12
 800a662:	46bd      	mov	sp, r7
 800a664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a668:	4770      	bx	lr

0800a66a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a66a:	b580      	push	{r7, lr}
 800a66c:	b086      	sub	sp, #24
 800a66e:	af00      	add	r7, sp, #0
 800a670:	6078      	str	r0, [r7, #4]
 800a672:	460b      	mov	r3, r1
 800a674:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a67e:	2300      	movs	r3, #0
 800a680:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	885b      	ldrh	r3, [r3, #2]
 800a686:	b29b      	uxth	r3, r3
 800a688:	68fa      	ldr	r2, [r7, #12]
 800a68a:	7812      	ldrb	r2, [r2, #0]
 800a68c:	4293      	cmp	r3, r2
 800a68e:	d91f      	bls.n	800a6d0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	781b      	ldrb	r3, [r3, #0]
 800a694:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a696:	e013      	b.n	800a6c0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a698:	f107 030a 	add.w	r3, r7, #10
 800a69c:	4619      	mov	r1, r3
 800a69e:	6978      	ldr	r0, [r7, #20]
 800a6a0:	f000 f81b 	bl	800a6da <USBD_GetNextDesc>
 800a6a4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a6a6:	697b      	ldr	r3, [r7, #20]
 800a6a8:	785b      	ldrb	r3, [r3, #1]
 800a6aa:	2b05      	cmp	r3, #5
 800a6ac:	d108      	bne.n	800a6c0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a6ae:	697b      	ldr	r3, [r7, #20]
 800a6b0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a6b2:	693b      	ldr	r3, [r7, #16]
 800a6b4:	789b      	ldrb	r3, [r3, #2]
 800a6b6:	78fa      	ldrb	r2, [r7, #3]
 800a6b8:	429a      	cmp	r2, r3
 800a6ba:	d008      	beq.n	800a6ce <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a6bc:	2300      	movs	r3, #0
 800a6be:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	885b      	ldrh	r3, [r3, #2]
 800a6c4:	b29a      	uxth	r2, r3
 800a6c6:	897b      	ldrh	r3, [r7, #10]
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	d8e5      	bhi.n	800a698 <USBD_GetEpDesc+0x2e>
 800a6cc:	e000      	b.n	800a6d0 <USBD_GetEpDesc+0x66>
          break;
 800a6ce:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a6d0:	693b      	ldr	r3, [r7, #16]
}
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	3718      	adds	r7, #24
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}

0800a6da <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a6da:	b480      	push	{r7}
 800a6dc:	b085      	sub	sp, #20
 800a6de:	af00      	add	r7, sp, #0
 800a6e0:	6078      	str	r0, [r7, #4]
 800a6e2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	881b      	ldrh	r3, [r3, #0]
 800a6ec:	68fa      	ldr	r2, [r7, #12]
 800a6ee:	7812      	ldrb	r2, [r2, #0]
 800a6f0:	4413      	add	r3, r2
 800a6f2:	b29a      	uxth	r2, r3
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	781b      	ldrb	r3, [r3, #0]
 800a6fc:	461a      	mov	r2, r3
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	4413      	add	r3, r2
 800a702:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a704:	68fb      	ldr	r3, [r7, #12]
}
 800a706:	4618      	mov	r0, r3
 800a708:	3714      	adds	r7, #20
 800a70a:	46bd      	mov	sp, r7
 800a70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a710:	4770      	bx	lr

0800a712 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a712:	b480      	push	{r7}
 800a714:	b087      	sub	sp, #28
 800a716:	af00      	add	r7, sp, #0
 800a718:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a71e:	697b      	ldr	r3, [r7, #20]
 800a720:	781b      	ldrb	r3, [r3, #0]
 800a722:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a724:	697b      	ldr	r3, [r7, #20]
 800a726:	3301      	adds	r3, #1
 800a728:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a72a:	697b      	ldr	r3, [r7, #20]
 800a72c:	781b      	ldrb	r3, [r3, #0]
 800a72e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a730:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a734:	021b      	lsls	r3, r3, #8
 800a736:	b21a      	sxth	r2, r3
 800a738:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a73c:	4313      	orrs	r3, r2
 800a73e:	b21b      	sxth	r3, r3
 800a740:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a742:	89fb      	ldrh	r3, [r7, #14]
}
 800a744:	4618      	mov	r0, r3
 800a746:	371c      	adds	r7, #28
 800a748:	46bd      	mov	sp, r7
 800a74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74e:	4770      	bx	lr

0800a750 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b084      	sub	sp, #16
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
 800a758:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a75a:	2300      	movs	r3, #0
 800a75c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	781b      	ldrb	r3, [r3, #0]
 800a762:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a766:	2b40      	cmp	r3, #64	@ 0x40
 800a768:	d005      	beq.n	800a776 <USBD_StdDevReq+0x26>
 800a76a:	2b40      	cmp	r3, #64	@ 0x40
 800a76c:	d857      	bhi.n	800a81e <USBD_StdDevReq+0xce>
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d00f      	beq.n	800a792 <USBD_StdDevReq+0x42>
 800a772:	2b20      	cmp	r3, #32
 800a774:	d153      	bne.n	800a81e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	32ae      	adds	r2, #174	@ 0xae
 800a780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a784:	689b      	ldr	r3, [r3, #8]
 800a786:	6839      	ldr	r1, [r7, #0]
 800a788:	6878      	ldr	r0, [r7, #4]
 800a78a:	4798      	blx	r3
 800a78c:	4603      	mov	r3, r0
 800a78e:	73fb      	strb	r3, [r7, #15]
      break;
 800a790:	e04a      	b.n	800a828 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	785b      	ldrb	r3, [r3, #1]
 800a796:	2b09      	cmp	r3, #9
 800a798:	d83b      	bhi.n	800a812 <USBD_StdDevReq+0xc2>
 800a79a:	a201      	add	r2, pc, #4	@ (adr r2, 800a7a0 <USBD_StdDevReq+0x50>)
 800a79c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7a0:	0800a7f5 	.word	0x0800a7f5
 800a7a4:	0800a809 	.word	0x0800a809
 800a7a8:	0800a813 	.word	0x0800a813
 800a7ac:	0800a7ff 	.word	0x0800a7ff
 800a7b0:	0800a813 	.word	0x0800a813
 800a7b4:	0800a7d3 	.word	0x0800a7d3
 800a7b8:	0800a7c9 	.word	0x0800a7c9
 800a7bc:	0800a813 	.word	0x0800a813
 800a7c0:	0800a7eb 	.word	0x0800a7eb
 800a7c4:	0800a7dd 	.word	0x0800a7dd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a7c8:	6839      	ldr	r1, [r7, #0]
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	f000 fa3c 	bl	800ac48 <USBD_GetDescriptor>
          break;
 800a7d0:	e024      	b.n	800a81c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a7d2:	6839      	ldr	r1, [r7, #0]
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	f000 fba1 	bl	800af1c <USBD_SetAddress>
          break;
 800a7da:	e01f      	b.n	800a81c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a7dc:	6839      	ldr	r1, [r7, #0]
 800a7de:	6878      	ldr	r0, [r7, #4]
 800a7e0:	f000 fbe0 	bl	800afa4 <USBD_SetConfig>
 800a7e4:	4603      	mov	r3, r0
 800a7e6:	73fb      	strb	r3, [r7, #15]
          break;
 800a7e8:	e018      	b.n	800a81c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a7ea:	6839      	ldr	r1, [r7, #0]
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f000 fc83 	bl	800b0f8 <USBD_GetConfig>
          break;
 800a7f2:	e013      	b.n	800a81c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a7f4:	6839      	ldr	r1, [r7, #0]
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	f000 fcb4 	bl	800b164 <USBD_GetStatus>
          break;
 800a7fc:	e00e      	b.n	800a81c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a7fe:	6839      	ldr	r1, [r7, #0]
 800a800:	6878      	ldr	r0, [r7, #4]
 800a802:	f000 fce3 	bl	800b1cc <USBD_SetFeature>
          break;
 800a806:	e009      	b.n	800a81c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a808:	6839      	ldr	r1, [r7, #0]
 800a80a:	6878      	ldr	r0, [r7, #4]
 800a80c:	f000 fd07 	bl	800b21e <USBD_ClrFeature>
          break;
 800a810:	e004      	b.n	800a81c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a812:	6839      	ldr	r1, [r7, #0]
 800a814:	6878      	ldr	r0, [r7, #4]
 800a816:	f000 fd5e 	bl	800b2d6 <USBD_CtlError>
          break;
 800a81a:	bf00      	nop
      }
      break;
 800a81c:	e004      	b.n	800a828 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a81e:	6839      	ldr	r1, [r7, #0]
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	f000 fd58 	bl	800b2d6 <USBD_CtlError>
      break;
 800a826:	bf00      	nop
  }

  return ret;
 800a828:	7bfb      	ldrb	r3, [r7, #15]
}
 800a82a:	4618      	mov	r0, r3
 800a82c:	3710      	adds	r7, #16
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}
 800a832:	bf00      	nop

0800a834 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b084      	sub	sp, #16
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
 800a83c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a83e:	2300      	movs	r3, #0
 800a840:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	781b      	ldrb	r3, [r3, #0]
 800a846:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a84a:	2b40      	cmp	r3, #64	@ 0x40
 800a84c:	d005      	beq.n	800a85a <USBD_StdItfReq+0x26>
 800a84e:	2b40      	cmp	r3, #64	@ 0x40
 800a850:	d852      	bhi.n	800a8f8 <USBD_StdItfReq+0xc4>
 800a852:	2b00      	cmp	r3, #0
 800a854:	d001      	beq.n	800a85a <USBD_StdItfReq+0x26>
 800a856:	2b20      	cmp	r3, #32
 800a858:	d14e      	bne.n	800a8f8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a860:	b2db      	uxtb	r3, r3
 800a862:	3b01      	subs	r3, #1
 800a864:	2b02      	cmp	r3, #2
 800a866:	d840      	bhi.n	800a8ea <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a868:	683b      	ldr	r3, [r7, #0]
 800a86a:	889b      	ldrh	r3, [r3, #4]
 800a86c:	b2db      	uxtb	r3, r3
 800a86e:	2b01      	cmp	r3, #1
 800a870:	d836      	bhi.n	800a8e0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	889b      	ldrh	r3, [r3, #4]
 800a876:	b2db      	uxtb	r3, r3
 800a878:	4619      	mov	r1, r3
 800a87a:	6878      	ldr	r0, [r7, #4]
 800a87c:	f7ff fedb 	bl	800a636 <USBD_CoreFindIF>
 800a880:	4603      	mov	r3, r0
 800a882:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a884:	7bbb      	ldrb	r3, [r7, #14]
 800a886:	2bff      	cmp	r3, #255	@ 0xff
 800a888:	d01d      	beq.n	800a8c6 <USBD_StdItfReq+0x92>
 800a88a:	7bbb      	ldrb	r3, [r7, #14]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d11a      	bne.n	800a8c6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a890:	7bba      	ldrb	r2, [r7, #14]
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	32ae      	adds	r2, #174	@ 0xae
 800a896:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a89a:	689b      	ldr	r3, [r3, #8]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d00f      	beq.n	800a8c0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a8a0:	7bba      	ldrb	r2, [r7, #14]
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a8a8:	7bba      	ldrb	r2, [r7, #14]
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	32ae      	adds	r2, #174	@ 0xae
 800a8ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8b2:	689b      	ldr	r3, [r3, #8]
 800a8b4:	6839      	ldr	r1, [r7, #0]
 800a8b6:	6878      	ldr	r0, [r7, #4]
 800a8b8:	4798      	blx	r3
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a8be:	e004      	b.n	800a8ca <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a8c0:	2303      	movs	r3, #3
 800a8c2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a8c4:	e001      	b.n	800a8ca <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a8c6:	2303      	movs	r3, #3
 800a8c8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	88db      	ldrh	r3, [r3, #6]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d110      	bne.n	800a8f4 <USBD_StdItfReq+0xc0>
 800a8d2:	7bfb      	ldrb	r3, [r7, #15]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d10d      	bne.n	800a8f4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a8d8:	6878      	ldr	r0, [r7, #4]
 800a8da:	f000 fdd3 	bl	800b484 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a8de:	e009      	b.n	800a8f4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a8e0:	6839      	ldr	r1, [r7, #0]
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	f000 fcf7 	bl	800b2d6 <USBD_CtlError>
          break;
 800a8e8:	e004      	b.n	800a8f4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a8ea:	6839      	ldr	r1, [r7, #0]
 800a8ec:	6878      	ldr	r0, [r7, #4]
 800a8ee:	f000 fcf2 	bl	800b2d6 <USBD_CtlError>
          break;
 800a8f2:	e000      	b.n	800a8f6 <USBD_StdItfReq+0xc2>
          break;
 800a8f4:	bf00      	nop
      }
      break;
 800a8f6:	e004      	b.n	800a902 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a8f8:	6839      	ldr	r1, [r7, #0]
 800a8fa:	6878      	ldr	r0, [r7, #4]
 800a8fc:	f000 fceb 	bl	800b2d6 <USBD_CtlError>
      break;
 800a900:	bf00      	nop
  }

  return ret;
 800a902:	7bfb      	ldrb	r3, [r7, #15]
}
 800a904:	4618      	mov	r0, r3
 800a906:	3710      	adds	r7, #16
 800a908:	46bd      	mov	sp, r7
 800a90a:	bd80      	pop	{r7, pc}

0800a90c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b084      	sub	sp, #16
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
 800a914:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a916:	2300      	movs	r3, #0
 800a918:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	889b      	ldrh	r3, [r3, #4]
 800a91e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	781b      	ldrb	r3, [r3, #0]
 800a924:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a928:	2b40      	cmp	r3, #64	@ 0x40
 800a92a:	d007      	beq.n	800a93c <USBD_StdEPReq+0x30>
 800a92c:	2b40      	cmp	r3, #64	@ 0x40
 800a92e:	f200 817f 	bhi.w	800ac30 <USBD_StdEPReq+0x324>
 800a932:	2b00      	cmp	r3, #0
 800a934:	d02a      	beq.n	800a98c <USBD_StdEPReq+0x80>
 800a936:	2b20      	cmp	r3, #32
 800a938:	f040 817a 	bne.w	800ac30 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a93c:	7bbb      	ldrb	r3, [r7, #14]
 800a93e:	4619      	mov	r1, r3
 800a940:	6878      	ldr	r0, [r7, #4]
 800a942:	f7ff fe85 	bl	800a650 <USBD_CoreFindEP>
 800a946:	4603      	mov	r3, r0
 800a948:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a94a:	7b7b      	ldrb	r3, [r7, #13]
 800a94c:	2bff      	cmp	r3, #255	@ 0xff
 800a94e:	f000 8174 	beq.w	800ac3a <USBD_StdEPReq+0x32e>
 800a952:	7b7b      	ldrb	r3, [r7, #13]
 800a954:	2b00      	cmp	r3, #0
 800a956:	f040 8170 	bne.w	800ac3a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a95a:	7b7a      	ldrb	r2, [r7, #13]
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a962:	7b7a      	ldrb	r2, [r7, #13]
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	32ae      	adds	r2, #174	@ 0xae
 800a968:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a96c:	689b      	ldr	r3, [r3, #8]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	f000 8163 	beq.w	800ac3a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a974:	7b7a      	ldrb	r2, [r7, #13]
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	32ae      	adds	r2, #174	@ 0xae
 800a97a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a97e:	689b      	ldr	r3, [r3, #8]
 800a980:	6839      	ldr	r1, [r7, #0]
 800a982:	6878      	ldr	r0, [r7, #4]
 800a984:	4798      	blx	r3
 800a986:	4603      	mov	r3, r0
 800a988:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a98a:	e156      	b.n	800ac3a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a98c:	683b      	ldr	r3, [r7, #0]
 800a98e:	785b      	ldrb	r3, [r3, #1]
 800a990:	2b03      	cmp	r3, #3
 800a992:	d008      	beq.n	800a9a6 <USBD_StdEPReq+0x9a>
 800a994:	2b03      	cmp	r3, #3
 800a996:	f300 8145 	bgt.w	800ac24 <USBD_StdEPReq+0x318>
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	f000 809b 	beq.w	800aad6 <USBD_StdEPReq+0x1ca>
 800a9a0:	2b01      	cmp	r3, #1
 800a9a2:	d03c      	beq.n	800aa1e <USBD_StdEPReq+0x112>
 800a9a4:	e13e      	b.n	800ac24 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9ac:	b2db      	uxtb	r3, r3
 800a9ae:	2b02      	cmp	r3, #2
 800a9b0:	d002      	beq.n	800a9b8 <USBD_StdEPReq+0xac>
 800a9b2:	2b03      	cmp	r3, #3
 800a9b4:	d016      	beq.n	800a9e4 <USBD_StdEPReq+0xd8>
 800a9b6:	e02c      	b.n	800aa12 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a9b8:	7bbb      	ldrb	r3, [r7, #14]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d00d      	beq.n	800a9da <USBD_StdEPReq+0xce>
 800a9be:	7bbb      	ldrb	r3, [r7, #14]
 800a9c0:	2b80      	cmp	r3, #128	@ 0x80
 800a9c2:	d00a      	beq.n	800a9da <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a9c4:	7bbb      	ldrb	r3, [r7, #14]
 800a9c6:	4619      	mov	r1, r3
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f001 f9bf 	bl	800bd4c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a9ce:	2180      	movs	r1, #128	@ 0x80
 800a9d0:	6878      	ldr	r0, [r7, #4]
 800a9d2:	f001 f9bb 	bl	800bd4c <USBD_LL_StallEP>
 800a9d6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a9d8:	e020      	b.n	800aa1c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a9da:	6839      	ldr	r1, [r7, #0]
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	f000 fc7a 	bl	800b2d6 <USBD_CtlError>
              break;
 800a9e2:	e01b      	b.n	800aa1c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	885b      	ldrh	r3, [r3, #2]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d10e      	bne.n	800aa0a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a9ec:	7bbb      	ldrb	r3, [r7, #14]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d00b      	beq.n	800aa0a <USBD_StdEPReq+0xfe>
 800a9f2:	7bbb      	ldrb	r3, [r7, #14]
 800a9f4:	2b80      	cmp	r3, #128	@ 0x80
 800a9f6:	d008      	beq.n	800aa0a <USBD_StdEPReq+0xfe>
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	88db      	ldrh	r3, [r3, #6]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d104      	bne.n	800aa0a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800aa00:	7bbb      	ldrb	r3, [r7, #14]
 800aa02:	4619      	mov	r1, r3
 800aa04:	6878      	ldr	r0, [r7, #4]
 800aa06:	f001 f9a1 	bl	800bd4c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800aa0a:	6878      	ldr	r0, [r7, #4]
 800aa0c:	f000 fd3a 	bl	800b484 <USBD_CtlSendStatus>

              break;
 800aa10:	e004      	b.n	800aa1c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800aa12:	6839      	ldr	r1, [r7, #0]
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	f000 fc5e 	bl	800b2d6 <USBD_CtlError>
              break;
 800aa1a:	bf00      	nop
          }
          break;
 800aa1c:	e107      	b.n	800ac2e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa24:	b2db      	uxtb	r3, r3
 800aa26:	2b02      	cmp	r3, #2
 800aa28:	d002      	beq.n	800aa30 <USBD_StdEPReq+0x124>
 800aa2a:	2b03      	cmp	r3, #3
 800aa2c:	d016      	beq.n	800aa5c <USBD_StdEPReq+0x150>
 800aa2e:	e04b      	b.n	800aac8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aa30:	7bbb      	ldrb	r3, [r7, #14]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d00d      	beq.n	800aa52 <USBD_StdEPReq+0x146>
 800aa36:	7bbb      	ldrb	r3, [r7, #14]
 800aa38:	2b80      	cmp	r3, #128	@ 0x80
 800aa3a:	d00a      	beq.n	800aa52 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800aa3c:	7bbb      	ldrb	r3, [r7, #14]
 800aa3e:	4619      	mov	r1, r3
 800aa40:	6878      	ldr	r0, [r7, #4]
 800aa42:	f001 f983 	bl	800bd4c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800aa46:	2180      	movs	r1, #128	@ 0x80
 800aa48:	6878      	ldr	r0, [r7, #4]
 800aa4a:	f001 f97f 	bl	800bd4c <USBD_LL_StallEP>
 800aa4e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800aa50:	e040      	b.n	800aad4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800aa52:	6839      	ldr	r1, [r7, #0]
 800aa54:	6878      	ldr	r0, [r7, #4]
 800aa56:	f000 fc3e 	bl	800b2d6 <USBD_CtlError>
              break;
 800aa5a:	e03b      	b.n	800aad4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	885b      	ldrh	r3, [r3, #2]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d136      	bne.n	800aad2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800aa64:	7bbb      	ldrb	r3, [r7, #14]
 800aa66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d004      	beq.n	800aa78 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800aa6e:	7bbb      	ldrb	r3, [r7, #14]
 800aa70:	4619      	mov	r1, r3
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f001 f989 	bl	800bd8a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f000 fd03 	bl	800b484 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800aa7e:	7bbb      	ldrb	r3, [r7, #14]
 800aa80:	4619      	mov	r1, r3
 800aa82:	6878      	ldr	r0, [r7, #4]
 800aa84:	f7ff fde4 	bl	800a650 <USBD_CoreFindEP>
 800aa88:	4603      	mov	r3, r0
 800aa8a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aa8c:	7b7b      	ldrb	r3, [r7, #13]
 800aa8e:	2bff      	cmp	r3, #255	@ 0xff
 800aa90:	d01f      	beq.n	800aad2 <USBD_StdEPReq+0x1c6>
 800aa92:	7b7b      	ldrb	r3, [r7, #13]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d11c      	bne.n	800aad2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800aa98:	7b7a      	ldrb	r2, [r7, #13]
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800aaa0:	7b7a      	ldrb	r2, [r7, #13]
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	32ae      	adds	r2, #174	@ 0xae
 800aaa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aaaa:	689b      	ldr	r3, [r3, #8]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d010      	beq.n	800aad2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800aab0:	7b7a      	ldrb	r2, [r7, #13]
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	32ae      	adds	r2, #174	@ 0xae
 800aab6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aaba:	689b      	ldr	r3, [r3, #8]
 800aabc:	6839      	ldr	r1, [r7, #0]
 800aabe:	6878      	ldr	r0, [r7, #4]
 800aac0:	4798      	blx	r3
 800aac2:	4603      	mov	r3, r0
 800aac4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800aac6:	e004      	b.n	800aad2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800aac8:	6839      	ldr	r1, [r7, #0]
 800aaca:	6878      	ldr	r0, [r7, #4]
 800aacc:	f000 fc03 	bl	800b2d6 <USBD_CtlError>
              break;
 800aad0:	e000      	b.n	800aad4 <USBD_StdEPReq+0x1c8>
              break;
 800aad2:	bf00      	nop
          }
          break;
 800aad4:	e0ab      	b.n	800ac2e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aadc:	b2db      	uxtb	r3, r3
 800aade:	2b02      	cmp	r3, #2
 800aae0:	d002      	beq.n	800aae8 <USBD_StdEPReq+0x1dc>
 800aae2:	2b03      	cmp	r3, #3
 800aae4:	d032      	beq.n	800ab4c <USBD_StdEPReq+0x240>
 800aae6:	e097      	b.n	800ac18 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aae8:	7bbb      	ldrb	r3, [r7, #14]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d007      	beq.n	800aafe <USBD_StdEPReq+0x1f2>
 800aaee:	7bbb      	ldrb	r3, [r7, #14]
 800aaf0:	2b80      	cmp	r3, #128	@ 0x80
 800aaf2:	d004      	beq.n	800aafe <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800aaf4:	6839      	ldr	r1, [r7, #0]
 800aaf6:	6878      	ldr	r0, [r7, #4]
 800aaf8:	f000 fbed 	bl	800b2d6 <USBD_CtlError>
                break;
 800aafc:	e091      	b.n	800ac22 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aafe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	da0b      	bge.n	800ab1e <USBD_StdEPReq+0x212>
 800ab06:	7bbb      	ldrb	r3, [r7, #14]
 800ab08:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab0c:	4613      	mov	r3, r2
 800ab0e:	009b      	lsls	r3, r3, #2
 800ab10:	4413      	add	r3, r2
 800ab12:	009b      	lsls	r3, r3, #2
 800ab14:	3310      	adds	r3, #16
 800ab16:	687a      	ldr	r2, [r7, #4]
 800ab18:	4413      	add	r3, r2
 800ab1a:	3304      	adds	r3, #4
 800ab1c:	e00b      	b.n	800ab36 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ab1e:	7bbb      	ldrb	r3, [r7, #14]
 800ab20:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ab24:	4613      	mov	r3, r2
 800ab26:	009b      	lsls	r3, r3, #2
 800ab28:	4413      	add	r3, r2
 800ab2a:	009b      	lsls	r3, r3, #2
 800ab2c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ab30:	687a      	ldr	r2, [r7, #4]
 800ab32:	4413      	add	r3, r2
 800ab34:	3304      	adds	r3, #4
 800ab36:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ab38:	68bb      	ldr	r3, [r7, #8]
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ab3e:	68bb      	ldr	r3, [r7, #8]
 800ab40:	2202      	movs	r2, #2
 800ab42:	4619      	mov	r1, r3
 800ab44:	6878      	ldr	r0, [r7, #4]
 800ab46:	f000 fc43 	bl	800b3d0 <USBD_CtlSendData>
              break;
 800ab4a:	e06a      	b.n	800ac22 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ab4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	da11      	bge.n	800ab78 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ab54:	7bbb      	ldrb	r3, [r7, #14]
 800ab56:	f003 020f 	and.w	r2, r3, #15
 800ab5a:	6879      	ldr	r1, [r7, #4]
 800ab5c:	4613      	mov	r3, r2
 800ab5e:	009b      	lsls	r3, r3, #2
 800ab60:	4413      	add	r3, r2
 800ab62:	009b      	lsls	r3, r3, #2
 800ab64:	440b      	add	r3, r1
 800ab66:	3324      	adds	r3, #36	@ 0x24
 800ab68:	881b      	ldrh	r3, [r3, #0]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d117      	bne.n	800ab9e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800ab6e:	6839      	ldr	r1, [r7, #0]
 800ab70:	6878      	ldr	r0, [r7, #4]
 800ab72:	f000 fbb0 	bl	800b2d6 <USBD_CtlError>
                  break;
 800ab76:	e054      	b.n	800ac22 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ab78:	7bbb      	ldrb	r3, [r7, #14]
 800ab7a:	f003 020f 	and.w	r2, r3, #15
 800ab7e:	6879      	ldr	r1, [r7, #4]
 800ab80:	4613      	mov	r3, r2
 800ab82:	009b      	lsls	r3, r3, #2
 800ab84:	4413      	add	r3, r2
 800ab86:	009b      	lsls	r3, r3, #2
 800ab88:	440b      	add	r3, r1
 800ab8a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ab8e:	881b      	ldrh	r3, [r3, #0]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d104      	bne.n	800ab9e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800ab94:	6839      	ldr	r1, [r7, #0]
 800ab96:	6878      	ldr	r0, [r7, #4]
 800ab98:	f000 fb9d 	bl	800b2d6 <USBD_CtlError>
                  break;
 800ab9c:	e041      	b.n	800ac22 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ab9e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	da0b      	bge.n	800abbe <USBD_StdEPReq+0x2b2>
 800aba6:	7bbb      	ldrb	r3, [r7, #14]
 800aba8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800abac:	4613      	mov	r3, r2
 800abae:	009b      	lsls	r3, r3, #2
 800abb0:	4413      	add	r3, r2
 800abb2:	009b      	lsls	r3, r3, #2
 800abb4:	3310      	adds	r3, #16
 800abb6:	687a      	ldr	r2, [r7, #4]
 800abb8:	4413      	add	r3, r2
 800abba:	3304      	adds	r3, #4
 800abbc:	e00b      	b.n	800abd6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800abbe:	7bbb      	ldrb	r3, [r7, #14]
 800abc0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800abc4:	4613      	mov	r3, r2
 800abc6:	009b      	lsls	r3, r3, #2
 800abc8:	4413      	add	r3, r2
 800abca:	009b      	lsls	r3, r3, #2
 800abcc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800abd0:	687a      	ldr	r2, [r7, #4]
 800abd2:	4413      	add	r3, r2
 800abd4:	3304      	adds	r3, #4
 800abd6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800abd8:	7bbb      	ldrb	r3, [r7, #14]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d002      	beq.n	800abe4 <USBD_StdEPReq+0x2d8>
 800abde:	7bbb      	ldrb	r3, [r7, #14]
 800abe0:	2b80      	cmp	r3, #128	@ 0x80
 800abe2:	d103      	bne.n	800abec <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	2200      	movs	r2, #0
 800abe8:	601a      	str	r2, [r3, #0]
 800abea:	e00e      	b.n	800ac0a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800abec:	7bbb      	ldrb	r3, [r7, #14]
 800abee:	4619      	mov	r1, r3
 800abf0:	6878      	ldr	r0, [r7, #4]
 800abf2:	f001 f8e9 	bl	800bdc8 <USBD_LL_IsStallEP>
 800abf6:	4603      	mov	r3, r0
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d003      	beq.n	800ac04 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800abfc:	68bb      	ldr	r3, [r7, #8]
 800abfe:	2201      	movs	r2, #1
 800ac00:	601a      	str	r2, [r3, #0]
 800ac02:	e002      	b.n	800ac0a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	2200      	movs	r2, #0
 800ac08:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ac0a:	68bb      	ldr	r3, [r7, #8]
 800ac0c:	2202      	movs	r2, #2
 800ac0e:	4619      	mov	r1, r3
 800ac10:	6878      	ldr	r0, [r7, #4]
 800ac12:	f000 fbdd 	bl	800b3d0 <USBD_CtlSendData>
              break;
 800ac16:	e004      	b.n	800ac22 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800ac18:	6839      	ldr	r1, [r7, #0]
 800ac1a:	6878      	ldr	r0, [r7, #4]
 800ac1c:	f000 fb5b 	bl	800b2d6 <USBD_CtlError>
              break;
 800ac20:	bf00      	nop
          }
          break;
 800ac22:	e004      	b.n	800ac2e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800ac24:	6839      	ldr	r1, [r7, #0]
 800ac26:	6878      	ldr	r0, [r7, #4]
 800ac28:	f000 fb55 	bl	800b2d6 <USBD_CtlError>
          break;
 800ac2c:	bf00      	nop
      }
      break;
 800ac2e:	e005      	b.n	800ac3c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800ac30:	6839      	ldr	r1, [r7, #0]
 800ac32:	6878      	ldr	r0, [r7, #4]
 800ac34:	f000 fb4f 	bl	800b2d6 <USBD_CtlError>
      break;
 800ac38:	e000      	b.n	800ac3c <USBD_StdEPReq+0x330>
      break;
 800ac3a:	bf00      	nop
  }

  return ret;
 800ac3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac3e:	4618      	mov	r0, r3
 800ac40:	3710      	adds	r7, #16
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bd80      	pop	{r7, pc}
	...

0800ac48 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b084      	sub	sp, #16
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
 800ac50:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ac52:	2300      	movs	r3, #0
 800ac54:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ac56:	2300      	movs	r3, #0
 800ac58:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	885b      	ldrh	r3, [r3, #2]
 800ac62:	0a1b      	lsrs	r3, r3, #8
 800ac64:	b29b      	uxth	r3, r3
 800ac66:	3b01      	subs	r3, #1
 800ac68:	2b06      	cmp	r3, #6
 800ac6a:	f200 8128 	bhi.w	800aebe <USBD_GetDescriptor+0x276>
 800ac6e:	a201      	add	r2, pc, #4	@ (adr r2, 800ac74 <USBD_GetDescriptor+0x2c>)
 800ac70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac74:	0800ac91 	.word	0x0800ac91
 800ac78:	0800aca9 	.word	0x0800aca9
 800ac7c:	0800ace9 	.word	0x0800ace9
 800ac80:	0800aebf 	.word	0x0800aebf
 800ac84:	0800aebf 	.word	0x0800aebf
 800ac88:	0800ae5f 	.word	0x0800ae5f
 800ac8c:	0800ae8b 	.word	0x0800ae8b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	687a      	ldr	r2, [r7, #4]
 800ac9a:	7c12      	ldrb	r2, [r2, #16]
 800ac9c:	f107 0108 	add.w	r1, r7, #8
 800aca0:	4610      	mov	r0, r2
 800aca2:	4798      	blx	r3
 800aca4:	60f8      	str	r0, [r7, #12]
      break;
 800aca6:	e112      	b.n	800aece <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	7c1b      	ldrb	r3, [r3, #16]
 800acac:	2b00      	cmp	r3, #0
 800acae:	d10d      	bne.n	800accc <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acb8:	f107 0208 	add.w	r2, r7, #8
 800acbc:	4610      	mov	r0, r2
 800acbe:	4798      	blx	r3
 800acc0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	3301      	adds	r3, #1
 800acc6:	2202      	movs	r2, #2
 800acc8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800acca:	e100      	b.n	800aece <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acd4:	f107 0208 	add.w	r2, r7, #8
 800acd8:	4610      	mov	r0, r2
 800acda:	4798      	blx	r3
 800acdc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	3301      	adds	r3, #1
 800ace2:	2202      	movs	r2, #2
 800ace4:	701a      	strb	r2, [r3, #0]
      break;
 800ace6:	e0f2      	b.n	800aece <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ace8:	683b      	ldr	r3, [r7, #0]
 800acea:	885b      	ldrh	r3, [r3, #2]
 800acec:	b2db      	uxtb	r3, r3
 800acee:	2b05      	cmp	r3, #5
 800acf0:	f200 80ac 	bhi.w	800ae4c <USBD_GetDescriptor+0x204>
 800acf4:	a201      	add	r2, pc, #4	@ (adr r2, 800acfc <USBD_GetDescriptor+0xb4>)
 800acf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acfa:	bf00      	nop
 800acfc:	0800ad15 	.word	0x0800ad15
 800ad00:	0800ad49 	.word	0x0800ad49
 800ad04:	0800ad7d 	.word	0x0800ad7d
 800ad08:	0800adb1 	.word	0x0800adb1
 800ad0c:	0800ade5 	.word	0x0800ade5
 800ad10:	0800ae19 	.word	0x0800ae19
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad1a:	685b      	ldr	r3, [r3, #4]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d00b      	beq.n	800ad38 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad26:	685b      	ldr	r3, [r3, #4]
 800ad28:	687a      	ldr	r2, [r7, #4]
 800ad2a:	7c12      	ldrb	r2, [r2, #16]
 800ad2c:	f107 0108 	add.w	r1, r7, #8
 800ad30:	4610      	mov	r0, r2
 800ad32:	4798      	blx	r3
 800ad34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad36:	e091      	b.n	800ae5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ad38:	6839      	ldr	r1, [r7, #0]
 800ad3a:	6878      	ldr	r0, [r7, #4]
 800ad3c:	f000 facb 	bl	800b2d6 <USBD_CtlError>
            err++;
 800ad40:	7afb      	ldrb	r3, [r7, #11]
 800ad42:	3301      	adds	r3, #1
 800ad44:	72fb      	strb	r3, [r7, #11]
          break;
 800ad46:	e089      	b.n	800ae5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad4e:	689b      	ldr	r3, [r3, #8]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d00b      	beq.n	800ad6c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad5a:	689b      	ldr	r3, [r3, #8]
 800ad5c:	687a      	ldr	r2, [r7, #4]
 800ad5e:	7c12      	ldrb	r2, [r2, #16]
 800ad60:	f107 0108 	add.w	r1, r7, #8
 800ad64:	4610      	mov	r0, r2
 800ad66:	4798      	blx	r3
 800ad68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad6a:	e077      	b.n	800ae5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ad6c:	6839      	ldr	r1, [r7, #0]
 800ad6e:	6878      	ldr	r0, [r7, #4]
 800ad70:	f000 fab1 	bl	800b2d6 <USBD_CtlError>
            err++;
 800ad74:	7afb      	ldrb	r3, [r7, #11]
 800ad76:	3301      	adds	r3, #1
 800ad78:	72fb      	strb	r3, [r7, #11]
          break;
 800ad7a:	e06f      	b.n	800ae5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad82:	68db      	ldr	r3, [r3, #12]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d00b      	beq.n	800ada0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad8e:	68db      	ldr	r3, [r3, #12]
 800ad90:	687a      	ldr	r2, [r7, #4]
 800ad92:	7c12      	ldrb	r2, [r2, #16]
 800ad94:	f107 0108 	add.w	r1, r7, #8
 800ad98:	4610      	mov	r0, r2
 800ad9a:	4798      	blx	r3
 800ad9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad9e:	e05d      	b.n	800ae5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ada0:	6839      	ldr	r1, [r7, #0]
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f000 fa97 	bl	800b2d6 <USBD_CtlError>
            err++;
 800ada8:	7afb      	ldrb	r3, [r7, #11]
 800adaa:	3301      	adds	r3, #1
 800adac:	72fb      	strb	r3, [r7, #11]
          break;
 800adae:	e055      	b.n	800ae5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800adb6:	691b      	ldr	r3, [r3, #16]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d00b      	beq.n	800add4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800adc2:	691b      	ldr	r3, [r3, #16]
 800adc4:	687a      	ldr	r2, [r7, #4]
 800adc6:	7c12      	ldrb	r2, [r2, #16]
 800adc8:	f107 0108 	add.w	r1, r7, #8
 800adcc:	4610      	mov	r0, r2
 800adce:	4798      	blx	r3
 800add0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800add2:	e043      	b.n	800ae5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800add4:	6839      	ldr	r1, [r7, #0]
 800add6:	6878      	ldr	r0, [r7, #4]
 800add8:	f000 fa7d 	bl	800b2d6 <USBD_CtlError>
            err++;
 800addc:	7afb      	ldrb	r3, [r7, #11]
 800adde:	3301      	adds	r3, #1
 800ade0:	72fb      	strb	r3, [r7, #11]
          break;
 800ade2:	e03b      	b.n	800ae5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800adea:	695b      	ldr	r3, [r3, #20]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d00b      	beq.n	800ae08 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800adf6:	695b      	ldr	r3, [r3, #20]
 800adf8:	687a      	ldr	r2, [r7, #4]
 800adfa:	7c12      	ldrb	r2, [r2, #16]
 800adfc:	f107 0108 	add.w	r1, r7, #8
 800ae00:	4610      	mov	r0, r2
 800ae02:	4798      	blx	r3
 800ae04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae06:	e029      	b.n	800ae5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae08:	6839      	ldr	r1, [r7, #0]
 800ae0a:	6878      	ldr	r0, [r7, #4]
 800ae0c:	f000 fa63 	bl	800b2d6 <USBD_CtlError>
            err++;
 800ae10:	7afb      	ldrb	r3, [r7, #11]
 800ae12:	3301      	adds	r3, #1
 800ae14:	72fb      	strb	r3, [r7, #11]
          break;
 800ae16:	e021      	b.n	800ae5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae1e:	699b      	ldr	r3, [r3, #24]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d00b      	beq.n	800ae3c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae2a:	699b      	ldr	r3, [r3, #24]
 800ae2c:	687a      	ldr	r2, [r7, #4]
 800ae2e:	7c12      	ldrb	r2, [r2, #16]
 800ae30:	f107 0108 	add.w	r1, r7, #8
 800ae34:	4610      	mov	r0, r2
 800ae36:	4798      	blx	r3
 800ae38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae3a:	e00f      	b.n	800ae5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae3c:	6839      	ldr	r1, [r7, #0]
 800ae3e:	6878      	ldr	r0, [r7, #4]
 800ae40:	f000 fa49 	bl	800b2d6 <USBD_CtlError>
            err++;
 800ae44:	7afb      	ldrb	r3, [r7, #11]
 800ae46:	3301      	adds	r3, #1
 800ae48:	72fb      	strb	r3, [r7, #11]
          break;
 800ae4a:	e007      	b.n	800ae5c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ae4c:	6839      	ldr	r1, [r7, #0]
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f000 fa41 	bl	800b2d6 <USBD_CtlError>
          err++;
 800ae54:	7afb      	ldrb	r3, [r7, #11]
 800ae56:	3301      	adds	r3, #1
 800ae58:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800ae5a:	bf00      	nop
      }
      break;
 800ae5c:	e037      	b.n	800aece <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	7c1b      	ldrb	r3, [r3, #16]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d109      	bne.n	800ae7a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae6e:	f107 0208 	add.w	r2, r7, #8
 800ae72:	4610      	mov	r0, r2
 800ae74:	4798      	blx	r3
 800ae76:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ae78:	e029      	b.n	800aece <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ae7a:	6839      	ldr	r1, [r7, #0]
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	f000 fa2a 	bl	800b2d6 <USBD_CtlError>
        err++;
 800ae82:	7afb      	ldrb	r3, [r7, #11]
 800ae84:	3301      	adds	r3, #1
 800ae86:	72fb      	strb	r3, [r7, #11]
      break;
 800ae88:	e021      	b.n	800aece <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	7c1b      	ldrb	r3, [r3, #16]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d10d      	bne.n	800aeae <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae9a:	f107 0208 	add.w	r2, r7, #8
 800ae9e:	4610      	mov	r0, r2
 800aea0:	4798      	blx	r3
 800aea2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	3301      	adds	r3, #1
 800aea8:	2207      	movs	r2, #7
 800aeaa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aeac:	e00f      	b.n	800aece <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800aeae:	6839      	ldr	r1, [r7, #0]
 800aeb0:	6878      	ldr	r0, [r7, #4]
 800aeb2:	f000 fa10 	bl	800b2d6 <USBD_CtlError>
        err++;
 800aeb6:	7afb      	ldrb	r3, [r7, #11]
 800aeb8:	3301      	adds	r3, #1
 800aeba:	72fb      	strb	r3, [r7, #11]
      break;
 800aebc:	e007      	b.n	800aece <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800aebe:	6839      	ldr	r1, [r7, #0]
 800aec0:	6878      	ldr	r0, [r7, #4]
 800aec2:	f000 fa08 	bl	800b2d6 <USBD_CtlError>
      err++;
 800aec6:	7afb      	ldrb	r3, [r7, #11]
 800aec8:	3301      	adds	r3, #1
 800aeca:	72fb      	strb	r3, [r7, #11]
      break;
 800aecc:	bf00      	nop
  }

  if (err != 0U)
 800aece:	7afb      	ldrb	r3, [r7, #11]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d11e      	bne.n	800af12 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800aed4:	683b      	ldr	r3, [r7, #0]
 800aed6:	88db      	ldrh	r3, [r3, #6]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d016      	beq.n	800af0a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800aedc:	893b      	ldrh	r3, [r7, #8]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d00e      	beq.n	800af00 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800aee2:	683b      	ldr	r3, [r7, #0]
 800aee4:	88da      	ldrh	r2, [r3, #6]
 800aee6:	893b      	ldrh	r3, [r7, #8]
 800aee8:	4293      	cmp	r3, r2
 800aeea:	bf28      	it	cs
 800aeec:	4613      	movcs	r3, r2
 800aeee:	b29b      	uxth	r3, r3
 800aef0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800aef2:	893b      	ldrh	r3, [r7, #8]
 800aef4:	461a      	mov	r2, r3
 800aef6:	68f9      	ldr	r1, [r7, #12]
 800aef8:	6878      	ldr	r0, [r7, #4]
 800aefa:	f000 fa69 	bl	800b3d0 <USBD_CtlSendData>
 800aefe:	e009      	b.n	800af14 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800af00:	6839      	ldr	r1, [r7, #0]
 800af02:	6878      	ldr	r0, [r7, #4]
 800af04:	f000 f9e7 	bl	800b2d6 <USBD_CtlError>
 800af08:	e004      	b.n	800af14 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800af0a:	6878      	ldr	r0, [r7, #4]
 800af0c:	f000 faba 	bl	800b484 <USBD_CtlSendStatus>
 800af10:	e000      	b.n	800af14 <USBD_GetDescriptor+0x2cc>
    return;
 800af12:	bf00      	nop
  }
}
 800af14:	3710      	adds	r7, #16
 800af16:	46bd      	mov	sp, r7
 800af18:	bd80      	pop	{r7, pc}
 800af1a:	bf00      	nop

0800af1c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b084      	sub	sp, #16
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
 800af24:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	889b      	ldrh	r3, [r3, #4]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d131      	bne.n	800af92 <USBD_SetAddress+0x76>
 800af2e:	683b      	ldr	r3, [r7, #0]
 800af30:	88db      	ldrh	r3, [r3, #6]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d12d      	bne.n	800af92 <USBD_SetAddress+0x76>
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	885b      	ldrh	r3, [r3, #2]
 800af3a:	2b7f      	cmp	r3, #127	@ 0x7f
 800af3c:	d829      	bhi.n	800af92 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	885b      	ldrh	r3, [r3, #2]
 800af42:	b2db      	uxtb	r3, r3
 800af44:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af48:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af50:	b2db      	uxtb	r3, r3
 800af52:	2b03      	cmp	r3, #3
 800af54:	d104      	bne.n	800af60 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800af56:	6839      	ldr	r1, [r7, #0]
 800af58:	6878      	ldr	r0, [r7, #4]
 800af5a:	f000 f9bc 	bl	800b2d6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af5e:	e01d      	b.n	800af9c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	7bfa      	ldrb	r2, [r7, #15]
 800af64:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800af68:	7bfb      	ldrb	r3, [r7, #15]
 800af6a:	4619      	mov	r1, r3
 800af6c:	6878      	ldr	r0, [r7, #4]
 800af6e:	f000 ff57 	bl	800be20 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800af72:	6878      	ldr	r0, [r7, #4]
 800af74:	f000 fa86 	bl	800b484 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800af78:	7bfb      	ldrb	r3, [r7, #15]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d004      	beq.n	800af88 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	2202      	movs	r2, #2
 800af82:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af86:	e009      	b.n	800af9c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	2201      	movs	r2, #1
 800af8c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af90:	e004      	b.n	800af9c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800af92:	6839      	ldr	r1, [r7, #0]
 800af94:	6878      	ldr	r0, [r7, #4]
 800af96:	f000 f99e 	bl	800b2d6 <USBD_CtlError>
  }
}
 800af9a:	bf00      	nop
 800af9c:	bf00      	nop
 800af9e:	3710      	adds	r7, #16
 800afa0:	46bd      	mov	sp, r7
 800afa2:	bd80      	pop	{r7, pc}

0800afa4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b084      	sub	sp, #16
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
 800afac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800afae:	2300      	movs	r3, #0
 800afb0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	885b      	ldrh	r3, [r3, #2]
 800afb6:	b2da      	uxtb	r2, r3
 800afb8:	4b4e      	ldr	r3, [pc, #312]	@ (800b0f4 <USBD_SetConfig+0x150>)
 800afba:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800afbc:	4b4d      	ldr	r3, [pc, #308]	@ (800b0f4 <USBD_SetConfig+0x150>)
 800afbe:	781b      	ldrb	r3, [r3, #0]
 800afc0:	2b01      	cmp	r3, #1
 800afc2:	d905      	bls.n	800afd0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800afc4:	6839      	ldr	r1, [r7, #0]
 800afc6:	6878      	ldr	r0, [r7, #4]
 800afc8:	f000 f985 	bl	800b2d6 <USBD_CtlError>
    return USBD_FAIL;
 800afcc:	2303      	movs	r3, #3
 800afce:	e08c      	b.n	800b0ea <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800afd6:	b2db      	uxtb	r3, r3
 800afd8:	2b02      	cmp	r3, #2
 800afda:	d002      	beq.n	800afe2 <USBD_SetConfig+0x3e>
 800afdc:	2b03      	cmp	r3, #3
 800afde:	d029      	beq.n	800b034 <USBD_SetConfig+0x90>
 800afe0:	e075      	b.n	800b0ce <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800afe2:	4b44      	ldr	r3, [pc, #272]	@ (800b0f4 <USBD_SetConfig+0x150>)
 800afe4:	781b      	ldrb	r3, [r3, #0]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d020      	beq.n	800b02c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800afea:	4b42      	ldr	r3, [pc, #264]	@ (800b0f4 <USBD_SetConfig+0x150>)
 800afec:	781b      	ldrb	r3, [r3, #0]
 800afee:	461a      	mov	r2, r3
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800aff4:	4b3f      	ldr	r3, [pc, #252]	@ (800b0f4 <USBD_SetConfig+0x150>)
 800aff6:	781b      	ldrb	r3, [r3, #0]
 800aff8:	4619      	mov	r1, r3
 800affa:	6878      	ldr	r0, [r7, #4]
 800affc:	f7fe ffe3 	bl	8009fc6 <USBD_SetClassConfig>
 800b000:	4603      	mov	r3, r0
 800b002:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b004:	7bfb      	ldrb	r3, [r7, #15]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d008      	beq.n	800b01c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b00a:	6839      	ldr	r1, [r7, #0]
 800b00c:	6878      	ldr	r0, [r7, #4]
 800b00e:	f000 f962 	bl	800b2d6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	2202      	movs	r2, #2
 800b016:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b01a:	e065      	b.n	800b0e8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	f000 fa31 	bl	800b484 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	2203      	movs	r2, #3
 800b026:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b02a:	e05d      	b.n	800b0e8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f000 fa29 	bl	800b484 <USBD_CtlSendStatus>
      break;
 800b032:	e059      	b.n	800b0e8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b034:	4b2f      	ldr	r3, [pc, #188]	@ (800b0f4 <USBD_SetConfig+0x150>)
 800b036:	781b      	ldrb	r3, [r3, #0]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d112      	bne.n	800b062 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	2202      	movs	r2, #2
 800b040:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b044:	4b2b      	ldr	r3, [pc, #172]	@ (800b0f4 <USBD_SetConfig+0x150>)
 800b046:	781b      	ldrb	r3, [r3, #0]
 800b048:	461a      	mov	r2, r3
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b04e:	4b29      	ldr	r3, [pc, #164]	@ (800b0f4 <USBD_SetConfig+0x150>)
 800b050:	781b      	ldrb	r3, [r3, #0]
 800b052:	4619      	mov	r1, r3
 800b054:	6878      	ldr	r0, [r7, #4]
 800b056:	f7fe ffd2 	bl	8009ffe <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b05a:	6878      	ldr	r0, [r7, #4]
 800b05c:	f000 fa12 	bl	800b484 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b060:	e042      	b.n	800b0e8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b062:	4b24      	ldr	r3, [pc, #144]	@ (800b0f4 <USBD_SetConfig+0x150>)
 800b064:	781b      	ldrb	r3, [r3, #0]
 800b066:	461a      	mov	r2, r3
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	685b      	ldr	r3, [r3, #4]
 800b06c:	429a      	cmp	r2, r3
 800b06e:	d02a      	beq.n	800b0c6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	685b      	ldr	r3, [r3, #4]
 800b074:	b2db      	uxtb	r3, r3
 800b076:	4619      	mov	r1, r3
 800b078:	6878      	ldr	r0, [r7, #4]
 800b07a:	f7fe ffc0 	bl	8009ffe <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b07e:	4b1d      	ldr	r3, [pc, #116]	@ (800b0f4 <USBD_SetConfig+0x150>)
 800b080:	781b      	ldrb	r3, [r3, #0]
 800b082:	461a      	mov	r2, r3
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b088:	4b1a      	ldr	r3, [pc, #104]	@ (800b0f4 <USBD_SetConfig+0x150>)
 800b08a:	781b      	ldrb	r3, [r3, #0]
 800b08c:	4619      	mov	r1, r3
 800b08e:	6878      	ldr	r0, [r7, #4]
 800b090:	f7fe ff99 	bl	8009fc6 <USBD_SetClassConfig>
 800b094:	4603      	mov	r3, r0
 800b096:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b098:	7bfb      	ldrb	r3, [r7, #15]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d00f      	beq.n	800b0be <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b09e:	6839      	ldr	r1, [r7, #0]
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f000 f918 	bl	800b2d6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	685b      	ldr	r3, [r3, #4]
 800b0aa:	b2db      	uxtb	r3, r3
 800b0ac:	4619      	mov	r1, r3
 800b0ae:	6878      	ldr	r0, [r7, #4]
 800b0b0:	f7fe ffa5 	bl	8009ffe <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2202      	movs	r2, #2
 800b0b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b0bc:	e014      	b.n	800b0e8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b0be:	6878      	ldr	r0, [r7, #4]
 800b0c0:	f000 f9e0 	bl	800b484 <USBD_CtlSendStatus>
      break;
 800b0c4:	e010      	b.n	800b0e8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b0c6:	6878      	ldr	r0, [r7, #4]
 800b0c8:	f000 f9dc 	bl	800b484 <USBD_CtlSendStatus>
      break;
 800b0cc:	e00c      	b.n	800b0e8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b0ce:	6839      	ldr	r1, [r7, #0]
 800b0d0:	6878      	ldr	r0, [r7, #4]
 800b0d2:	f000 f900 	bl	800b2d6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b0d6:	4b07      	ldr	r3, [pc, #28]	@ (800b0f4 <USBD_SetConfig+0x150>)
 800b0d8:	781b      	ldrb	r3, [r3, #0]
 800b0da:	4619      	mov	r1, r3
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f7fe ff8e 	bl	8009ffe <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b0e2:	2303      	movs	r3, #3
 800b0e4:	73fb      	strb	r3, [r7, #15]
      break;
 800b0e6:	bf00      	nop
  }

  return ret;
 800b0e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0ea:	4618      	mov	r0, r3
 800b0ec:	3710      	adds	r7, #16
 800b0ee:	46bd      	mov	sp, r7
 800b0f0:	bd80      	pop	{r7, pc}
 800b0f2:	bf00      	nop
 800b0f4:	200004c8 	.word	0x200004c8

0800b0f8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b082      	sub	sp, #8
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
 800b100:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	88db      	ldrh	r3, [r3, #6]
 800b106:	2b01      	cmp	r3, #1
 800b108:	d004      	beq.n	800b114 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b10a:	6839      	ldr	r1, [r7, #0]
 800b10c:	6878      	ldr	r0, [r7, #4]
 800b10e:	f000 f8e2 	bl	800b2d6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b112:	e023      	b.n	800b15c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b11a:	b2db      	uxtb	r3, r3
 800b11c:	2b02      	cmp	r3, #2
 800b11e:	dc02      	bgt.n	800b126 <USBD_GetConfig+0x2e>
 800b120:	2b00      	cmp	r3, #0
 800b122:	dc03      	bgt.n	800b12c <USBD_GetConfig+0x34>
 800b124:	e015      	b.n	800b152 <USBD_GetConfig+0x5a>
 800b126:	2b03      	cmp	r3, #3
 800b128:	d00b      	beq.n	800b142 <USBD_GetConfig+0x4a>
 800b12a:	e012      	b.n	800b152 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	2200      	movs	r2, #0
 800b130:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	3308      	adds	r3, #8
 800b136:	2201      	movs	r2, #1
 800b138:	4619      	mov	r1, r3
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f000 f948 	bl	800b3d0 <USBD_CtlSendData>
        break;
 800b140:	e00c      	b.n	800b15c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	3304      	adds	r3, #4
 800b146:	2201      	movs	r2, #1
 800b148:	4619      	mov	r1, r3
 800b14a:	6878      	ldr	r0, [r7, #4]
 800b14c:	f000 f940 	bl	800b3d0 <USBD_CtlSendData>
        break;
 800b150:	e004      	b.n	800b15c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b152:	6839      	ldr	r1, [r7, #0]
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f000 f8be 	bl	800b2d6 <USBD_CtlError>
        break;
 800b15a:	bf00      	nop
}
 800b15c:	bf00      	nop
 800b15e:	3708      	adds	r7, #8
 800b160:	46bd      	mov	sp, r7
 800b162:	bd80      	pop	{r7, pc}

0800b164 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b164:	b580      	push	{r7, lr}
 800b166:	b082      	sub	sp, #8
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
 800b16c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b174:	b2db      	uxtb	r3, r3
 800b176:	3b01      	subs	r3, #1
 800b178:	2b02      	cmp	r3, #2
 800b17a:	d81e      	bhi.n	800b1ba <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	88db      	ldrh	r3, [r3, #6]
 800b180:	2b02      	cmp	r3, #2
 800b182:	d004      	beq.n	800b18e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b184:	6839      	ldr	r1, [r7, #0]
 800b186:	6878      	ldr	r0, [r7, #4]
 800b188:	f000 f8a5 	bl	800b2d6 <USBD_CtlError>
        break;
 800b18c:	e01a      	b.n	800b1c4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	2201      	movs	r2, #1
 800b192:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d005      	beq.n	800b1aa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	68db      	ldr	r3, [r3, #12]
 800b1a2:	f043 0202 	orr.w	r2, r3, #2
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	330c      	adds	r3, #12
 800b1ae:	2202      	movs	r2, #2
 800b1b0:	4619      	mov	r1, r3
 800b1b2:	6878      	ldr	r0, [r7, #4]
 800b1b4:	f000 f90c 	bl	800b3d0 <USBD_CtlSendData>
      break;
 800b1b8:	e004      	b.n	800b1c4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b1ba:	6839      	ldr	r1, [r7, #0]
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f000 f88a 	bl	800b2d6 <USBD_CtlError>
      break;
 800b1c2:	bf00      	nop
  }
}
 800b1c4:	bf00      	nop
 800b1c6:	3708      	adds	r7, #8
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	bd80      	pop	{r7, pc}

0800b1cc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b082      	sub	sp, #8
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
 800b1d4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b1d6:	683b      	ldr	r3, [r7, #0]
 800b1d8:	885b      	ldrh	r3, [r3, #2]
 800b1da:	2b01      	cmp	r3, #1
 800b1dc:	d107      	bne.n	800b1ee <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	2201      	movs	r2, #1
 800b1e2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b1e6:	6878      	ldr	r0, [r7, #4]
 800b1e8:	f000 f94c 	bl	800b484 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b1ec:	e013      	b.n	800b216 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	885b      	ldrh	r3, [r3, #2]
 800b1f2:	2b02      	cmp	r3, #2
 800b1f4:	d10b      	bne.n	800b20e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b1f6:	683b      	ldr	r3, [r7, #0]
 800b1f8:	889b      	ldrh	r3, [r3, #4]
 800b1fa:	0a1b      	lsrs	r3, r3, #8
 800b1fc:	b29b      	uxth	r3, r3
 800b1fe:	b2da      	uxtb	r2, r3
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b206:	6878      	ldr	r0, [r7, #4]
 800b208:	f000 f93c 	bl	800b484 <USBD_CtlSendStatus>
}
 800b20c:	e003      	b.n	800b216 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b20e:	6839      	ldr	r1, [r7, #0]
 800b210:	6878      	ldr	r0, [r7, #4]
 800b212:	f000 f860 	bl	800b2d6 <USBD_CtlError>
}
 800b216:	bf00      	nop
 800b218:	3708      	adds	r7, #8
 800b21a:	46bd      	mov	sp, r7
 800b21c:	bd80      	pop	{r7, pc}

0800b21e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b21e:	b580      	push	{r7, lr}
 800b220:	b082      	sub	sp, #8
 800b222:	af00      	add	r7, sp, #0
 800b224:	6078      	str	r0, [r7, #4]
 800b226:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b22e:	b2db      	uxtb	r3, r3
 800b230:	3b01      	subs	r3, #1
 800b232:	2b02      	cmp	r3, #2
 800b234:	d80b      	bhi.n	800b24e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	885b      	ldrh	r3, [r3, #2]
 800b23a:	2b01      	cmp	r3, #1
 800b23c:	d10c      	bne.n	800b258 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	2200      	movs	r2, #0
 800b242:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b246:	6878      	ldr	r0, [r7, #4]
 800b248:	f000 f91c 	bl	800b484 <USBD_CtlSendStatus>
      }
      break;
 800b24c:	e004      	b.n	800b258 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b24e:	6839      	ldr	r1, [r7, #0]
 800b250:	6878      	ldr	r0, [r7, #4]
 800b252:	f000 f840 	bl	800b2d6 <USBD_CtlError>
      break;
 800b256:	e000      	b.n	800b25a <USBD_ClrFeature+0x3c>
      break;
 800b258:	bf00      	nop
  }
}
 800b25a:	bf00      	nop
 800b25c:	3708      	adds	r7, #8
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd80      	pop	{r7, pc}

0800b262 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b262:	b580      	push	{r7, lr}
 800b264:	b084      	sub	sp, #16
 800b266:	af00      	add	r7, sp, #0
 800b268:	6078      	str	r0, [r7, #4]
 800b26a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	781a      	ldrb	r2, [r3, #0]
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	3301      	adds	r3, #1
 800b27c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	781a      	ldrb	r2, [r3, #0]
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	3301      	adds	r3, #1
 800b28a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b28c:	68f8      	ldr	r0, [r7, #12]
 800b28e:	f7ff fa40 	bl	800a712 <SWAPBYTE>
 800b292:	4603      	mov	r3, r0
 800b294:	461a      	mov	r2, r3
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	3301      	adds	r3, #1
 800b29e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	3301      	adds	r3, #1
 800b2a4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b2a6:	68f8      	ldr	r0, [r7, #12]
 800b2a8:	f7ff fa33 	bl	800a712 <SWAPBYTE>
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	461a      	mov	r2, r3
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	3301      	adds	r3, #1
 800b2b8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	3301      	adds	r3, #1
 800b2be:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b2c0:	68f8      	ldr	r0, [r7, #12]
 800b2c2:	f7ff fa26 	bl	800a712 <SWAPBYTE>
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	461a      	mov	r2, r3
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	80da      	strh	r2, [r3, #6]
}
 800b2ce:	bf00      	nop
 800b2d0:	3710      	adds	r7, #16
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}

0800b2d6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2d6:	b580      	push	{r7, lr}
 800b2d8:	b082      	sub	sp, #8
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	6078      	str	r0, [r7, #4]
 800b2de:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b2e0:	2180      	movs	r1, #128	@ 0x80
 800b2e2:	6878      	ldr	r0, [r7, #4]
 800b2e4:	f000 fd32 	bl	800bd4c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b2e8:	2100      	movs	r1, #0
 800b2ea:	6878      	ldr	r0, [r7, #4]
 800b2ec:	f000 fd2e 	bl	800bd4c <USBD_LL_StallEP>
}
 800b2f0:	bf00      	nop
 800b2f2:	3708      	adds	r7, #8
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	bd80      	pop	{r7, pc}

0800b2f8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b086      	sub	sp, #24
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	60f8      	str	r0, [r7, #12]
 800b300:	60b9      	str	r1, [r7, #8]
 800b302:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b304:	2300      	movs	r3, #0
 800b306:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d042      	beq.n	800b394 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b312:	6938      	ldr	r0, [r7, #16]
 800b314:	f000 f842 	bl	800b39c <USBD_GetLen>
 800b318:	4603      	mov	r3, r0
 800b31a:	3301      	adds	r3, #1
 800b31c:	005b      	lsls	r3, r3, #1
 800b31e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b322:	d808      	bhi.n	800b336 <USBD_GetString+0x3e>
 800b324:	6938      	ldr	r0, [r7, #16]
 800b326:	f000 f839 	bl	800b39c <USBD_GetLen>
 800b32a:	4603      	mov	r3, r0
 800b32c:	3301      	adds	r3, #1
 800b32e:	b29b      	uxth	r3, r3
 800b330:	005b      	lsls	r3, r3, #1
 800b332:	b29a      	uxth	r2, r3
 800b334:	e001      	b.n	800b33a <USBD_GetString+0x42>
 800b336:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b33e:	7dfb      	ldrb	r3, [r7, #23]
 800b340:	68ba      	ldr	r2, [r7, #8]
 800b342:	4413      	add	r3, r2
 800b344:	687a      	ldr	r2, [r7, #4]
 800b346:	7812      	ldrb	r2, [r2, #0]
 800b348:	701a      	strb	r2, [r3, #0]
  idx++;
 800b34a:	7dfb      	ldrb	r3, [r7, #23]
 800b34c:	3301      	adds	r3, #1
 800b34e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b350:	7dfb      	ldrb	r3, [r7, #23]
 800b352:	68ba      	ldr	r2, [r7, #8]
 800b354:	4413      	add	r3, r2
 800b356:	2203      	movs	r2, #3
 800b358:	701a      	strb	r2, [r3, #0]
  idx++;
 800b35a:	7dfb      	ldrb	r3, [r7, #23]
 800b35c:	3301      	adds	r3, #1
 800b35e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b360:	e013      	b.n	800b38a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800b362:	7dfb      	ldrb	r3, [r7, #23]
 800b364:	68ba      	ldr	r2, [r7, #8]
 800b366:	4413      	add	r3, r2
 800b368:	693a      	ldr	r2, [r7, #16]
 800b36a:	7812      	ldrb	r2, [r2, #0]
 800b36c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b36e:	693b      	ldr	r3, [r7, #16]
 800b370:	3301      	adds	r3, #1
 800b372:	613b      	str	r3, [r7, #16]
    idx++;
 800b374:	7dfb      	ldrb	r3, [r7, #23]
 800b376:	3301      	adds	r3, #1
 800b378:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b37a:	7dfb      	ldrb	r3, [r7, #23]
 800b37c:	68ba      	ldr	r2, [r7, #8]
 800b37e:	4413      	add	r3, r2
 800b380:	2200      	movs	r2, #0
 800b382:	701a      	strb	r2, [r3, #0]
    idx++;
 800b384:	7dfb      	ldrb	r3, [r7, #23]
 800b386:	3301      	adds	r3, #1
 800b388:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b38a:	693b      	ldr	r3, [r7, #16]
 800b38c:	781b      	ldrb	r3, [r3, #0]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d1e7      	bne.n	800b362 <USBD_GetString+0x6a>
 800b392:	e000      	b.n	800b396 <USBD_GetString+0x9e>
    return;
 800b394:	bf00      	nop
  }
}
 800b396:	3718      	adds	r7, #24
 800b398:	46bd      	mov	sp, r7
 800b39a:	bd80      	pop	{r7, pc}

0800b39c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b39c:	b480      	push	{r7}
 800b39e:	b085      	sub	sp, #20
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b3ac:	e005      	b.n	800b3ba <USBD_GetLen+0x1e>
  {
    len++;
 800b3ae:	7bfb      	ldrb	r3, [r7, #15]
 800b3b0:	3301      	adds	r3, #1
 800b3b2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b3b4:	68bb      	ldr	r3, [r7, #8]
 800b3b6:	3301      	adds	r3, #1
 800b3b8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b3ba:	68bb      	ldr	r3, [r7, #8]
 800b3bc:	781b      	ldrb	r3, [r3, #0]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d1f5      	bne.n	800b3ae <USBD_GetLen+0x12>
  }

  return len;
 800b3c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	3714      	adds	r7, #20
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ce:	4770      	bx	lr

0800b3d0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b3d0:	b580      	push	{r7, lr}
 800b3d2:	b084      	sub	sp, #16
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	60f8      	str	r0, [r7, #12]
 800b3d8:	60b9      	str	r1, [r7, #8]
 800b3da:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	2202      	movs	r2, #2
 800b3e0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	687a      	ldr	r2, [r7, #4]
 800b3e8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	687a      	ldr	r2, [r7, #4]
 800b3ee:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	68ba      	ldr	r2, [r7, #8]
 800b3f4:	2100      	movs	r1, #0
 800b3f6:	68f8      	ldr	r0, [r7, #12]
 800b3f8:	f000 fd31 	bl	800be5e <USBD_LL_Transmit>

  return USBD_OK;
 800b3fc:	2300      	movs	r3, #0
}
 800b3fe:	4618      	mov	r0, r3
 800b400:	3710      	adds	r7, #16
 800b402:	46bd      	mov	sp, r7
 800b404:	bd80      	pop	{r7, pc}

0800b406 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b406:	b580      	push	{r7, lr}
 800b408:	b084      	sub	sp, #16
 800b40a:	af00      	add	r7, sp, #0
 800b40c:	60f8      	str	r0, [r7, #12]
 800b40e:	60b9      	str	r1, [r7, #8]
 800b410:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	68ba      	ldr	r2, [r7, #8]
 800b416:	2100      	movs	r1, #0
 800b418:	68f8      	ldr	r0, [r7, #12]
 800b41a:	f000 fd20 	bl	800be5e <USBD_LL_Transmit>

  return USBD_OK;
 800b41e:	2300      	movs	r3, #0
}
 800b420:	4618      	mov	r0, r3
 800b422:	3710      	adds	r7, #16
 800b424:	46bd      	mov	sp, r7
 800b426:	bd80      	pop	{r7, pc}

0800b428 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b084      	sub	sp, #16
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	60f8      	str	r0, [r7, #12]
 800b430:	60b9      	str	r1, [r7, #8]
 800b432:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	2203      	movs	r2, #3
 800b438:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	687a      	ldr	r2, [r7, #4]
 800b440:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	687a      	ldr	r2, [r7, #4]
 800b448:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	68ba      	ldr	r2, [r7, #8]
 800b450:	2100      	movs	r1, #0
 800b452:	68f8      	ldr	r0, [r7, #12]
 800b454:	f000 fd24 	bl	800bea0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b458:	2300      	movs	r3, #0
}
 800b45a:	4618      	mov	r0, r3
 800b45c:	3710      	adds	r7, #16
 800b45e:	46bd      	mov	sp, r7
 800b460:	bd80      	pop	{r7, pc}

0800b462 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b462:	b580      	push	{r7, lr}
 800b464:	b084      	sub	sp, #16
 800b466:	af00      	add	r7, sp, #0
 800b468:	60f8      	str	r0, [r7, #12]
 800b46a:	60b9      	str	r1, [r7, #8]
 800b46c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	68ba      	ldr	r2, [r7, #8]
 800b472:	2100      	movs	r1, #0
 800b474:	68f8      	ldr	r0, [r7, #12]
 800b476:	f000 fd13 	bl	800bea0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b47a:	2300      	movs	r3, #0
}
 800b47c:	4618      	mov	r0, r3
 800b47e:	3710      	adds	r7, #16
 800b480:	46bd      	mov	sp, r7
 800b482:	bd80      	pop	{r7, pc}

0800b484 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b082      	sub	sp, #8
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2204      	movs	r2, #4
 800b490:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b494:	2300      	movs	r3, #0
 800b496:	2200      	movs	r2, #0
 800b498:	2100      	movs	r1, #0
 800b49a:	6878      	ldr	r0, [r7, #4]
 800b49c:	f000 fcdf 	bl	800be5e <USBD_LL_Transmit>

  return USBD_OK;
 800b4a0:	2300      	movs	r3, #0
}
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	3708      	adds	r7, #8
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	bd80      	pop	{r7, pc}

0800b4aa <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b4aa:	b580      	push	{r7, lr}
 800b4ac:	b082      	sub	sp, #8
 800b4ae:	af00      	add	r7, sp, #0
 800b4b0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	2205      	movs	r2, #5
 800b4b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	2200      	movs	r2, #0
 800b4be:	2100      	movs	r1, #0
 800b4c0:	6878      	ldr	r0, [r7, #4]
 800b4c2:	f000 fced 	bl	800bea0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b4c6:	2300      	movs	r3, #0
}
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	3708      	adds	r7, #8
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	bd80      	pop	{r7, pc}

0800b4d0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	4912      	ldr	r1, [pc, #72]	@ (800b520 <MX_USB_DEVICE_Init+0x50>)
 800b4d8:	4812      	ldr	r0, [pc, #72]	@ (800b524 <MX_USB_DEVICE_Init+0x54>)
 800b4da:	f7fe fcf7 	bl	8009ecc <USBD_Init>
 800b4de:	4603      	mov	r3, r0
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d001      	beq.n	800b4e8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b4e4:	f7f6 f8ca 	bl	800167c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b4e8:	490f      	ldr	r1, [pc, #60]	@ (800b528 <MX_USB_DEVICE_Init+0x58>)
 800b4ea:	480e      	ldr	r0, [pc, #56]	@ (800b524 <MX_USB_DEVICE_Init+0x54>)
 800b4ec:	f7fe fd1e 	bl	8009f2c <USBD_RegisterClass>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d001      	beq.n	800b4fa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b4f6:	f7f6 f8c1 	bl	800167c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b4fa:	490c      	ldr	r1, [pc, #48]	@ (800b52c <MX_USB_DEVICE_Init+0x5c>)
 800b4fc:	4809      	ldr	r0, [pc, #36]	@ (800b524 <MX_USB_DEVICE_Init+0x54>)
 800b4fe:	f7fe fc15 	bl	8009d2c <USBD_CDC_RegisterInterface>
 800b502:	4603      	mov	r3, r0
 800b504:	2b00      	cmp	r3, #0
 800b506:	d001      	beq.n	800b50c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b508:	f7f6 f8b8 	bl	800167c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b50c:	4805      	ldr	r0, [pc, #20]	@ (800b524 <MX_USB_DEVICE_Init+0x54>)
 800b50e:	f7fe fd43 	bl	8009f98 <USBD_Start>
 800b512:	4603      	mov	r3, r0
 800b514:	2b00      	cmp	r3, #0
 800b516:	d001      	beq.n	800b51c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b518:	f7f6 f8b0 	bl	800167c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b51c:	bf00      	nop
 800b51e:	bd80      	pop	{r7, pc}
 800b520:	200000b4 	.word	0x200000b4
 800b524:	200004cc 	.word	0x200004cc
 800b528:	20000018 	.word	0x20000018
 800b52c:	200000a0 	.word	0x200000a0

0800b530 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b530:	b580      	push	{r7, lr}
 800b532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b534:	2200      	movs	r2, #0
 800b536:	4905      	ldr	r1, [pc, #20]	@ (800b54c <CDC_Init_FS+0x1c>)
 800b538:	4805      	ldr	r0, [pc, #20]	@ (800b550 <CDC_Init_FS+0x20>)
 800b53a:	f7fe fc11 	bl	8009d60 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b53e:	4905      	ldr	r1, [pc, #20]	@ (800b554 <CDC_Init_FS+0x24>)
 800b540:	4803      	ldr	r0, [pc, #12]	@ (800b550 <CDC_Init_FS+0x20>)
 800b542:	f7fe fc2f 	bl	8009da4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b546:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b548:	4618      	mov	r0, r3
 800b54a:	bd80      	pop	{r7, pc}
 800b54c:	20000fa8 	.word	0x20000fa8
 800b550:	200004cc 	.word	0x200004cc
 800b554:	200007a8 	.word	0x200007a8

0800b558 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b558:	b480      	push	{r7}
 800b55a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b55c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b55e:	4618      	mov	r0, r3
 800b560:	46bd      	mov	sp, r7
 800b562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b566:	4770      	bx	lr

0800b568 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b568:	b480      	push	{r7}
 800b56a:	b083      	sub	sp, #12
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	4603      	mov	r3, r0
 800b570:	6039      	str	r1, [r7, #0]
 800b572:	71fb      	strb	r3, [r7, #7]
 800b574:	4613      	mov	r3, r2
 800b576:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b578:	79fb      	ldrb	r3, [r7, #7]
 800b57a:	2b23      	cmp	r3, #35	@ 0x23
 800b57c:	f200 8098 	bhi.w	800b6b0 <CDC_Control_FS+0x148>
 800b580:	a201      	add	r2, pc, #4	@ (adr r2, 800b588 <CDC_Control_FS+0x20>)
 800b582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b586:	bf00      	nop
 800b588:	0800b6b1 	.word	0x0800b6b1
 800b58c:	0800b6b1 	.word	0x0800b6b1
 800b590:	0800b6b1 	.word	0x0800b6b1
 800b594:	0800b6b1 	.word	0x0800b6b1
 800b598:	0800b6b1 	.word	0x0800b6b1
 800b59c:	0800b6b1 	.word	0x0800b6b1
 800b5a0:	0800b6b1 	.word	0x0800b6b1
 800b5a4:	0800b6b1 	.word	0x0800b6b1
 800b5a8:	0800b6b1 	.word	0x0800b6b1
 800b5ac:	0800b6b1 	.word	0x0800b6b1
 800b5b0:	0800b6b1 	.word	0x0800b6b1
 800b5b4:	0800b6b1 	.word	0x0800b6b1
 800b5b8:	0800b6b1 	.word	0x0800b6b1
 800b5bc:	0800b6b1 	.word	0x0800b6b1
 800b5c0:	0800b6b1 	.word	0x0800b6b1
 800b5c4:	0800b6b1 	.word	0x0800b6b1
 800b5c8:	0800b6b1 	.word	0x0800b6b1
 800b5cc:	0800b6b1 	.word	0x0800b6b1
 800b5d0:	0800b6b1 	.word	0x0800b6b1
 800b5d4:	0800b6b1 	.word	0x0800b6b1
 800b5d8:	0800b6b1 	.word	0x0800b6b1
 800b5dc:	0800b6b1 	.word	0x0800b6b1
 800b5e0:	0800b6b1 	.word	0x0800b6b1
 800b5e4:	0800b6b1 	.word	0x0800b6b1
 800b5e8:	0800b6b1 	.word	0x0800b6b1
 800b5ec:	0800b6b1 	.word	0x0800b6b1
 800b5f0:	0800b6b1 	.word	0x0800b6b1
 800b5f4:	0800b6b1 	.word	0x0800b6b1
 800b5f8:	0800b6b1 	.word	0x0800b6b1
 800b5fc:	0800b6b1 	.word	0x0800b6b1
 800b600:	0800b6b1 	.word	0x0800b6b1
 800b604:	0800b6b1 	.word	0x0800b6b1
 800b608:	0800b619 	.word	0x0800b619
 800b60c:	0800b65d 	.word	0x0800b65d
 800b610:	0800b6b1 	.word	0x0800b6b1
 800b614:	0800b6b1 	.word	0x0800b6b1
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
      LineCoding.bitrate = (uint32_t) (pbuf[0] | (pbuf[1] << 8) | (pbuf[2] << 16) | (pbuf[3] << 24));
 800b618:	683b      	ldr	r3, [r7, #0]
 800b61a:	781b      	ldrb	r3, [r3, #0]
 800b61c:	461a      	mov	r2, r3
 800b61e:	683b      	ldr	r3, [r7, #0]
 800b620:	3301      	adds	r3, #1
 800b622:	781b      	ldrb	r3, [r3, #0]
 800b624:	021b      	lsls	r3, r3, #8
 800b626:	431a      	orrs	r2, r3
 800b628:	683b      	ldr	r3, [r7, #0]
 800b62a:	3302      	adds	r3, #2
 800b62c:	781b      	ldrb	r3, [r3, #0]
 800b62e:	041b      	lsls	r3, r3, #16
 800b630:	431a      	orrs	r2, r3
 800b632:	683b      	ldr	r3, [r7, #0]
 800b634:	3303      	adds	r3, #3
 800b636:	781b      	ldrb	r3, [r3, #0]
 800b638:	061b      	lsls	r3, r3, #24
 800b63a:	4313      	orrs	r3, r2
 800b63c:	461a      	mov	r2, r3
 800b63e:	4b20      	ldr	r3, [pc, #128]	@ (800b6c0 <CDC_Control_FS+0x158>)
 800b640:	601a      	str	r2, [r3, #0]
      LineCoding.format = pbuf[4];
 800b642:	683b      	ldr	r3, [r7, #0]
 800b644:	791a      	ldrb	r2, [r3, #4]
 800b646:	4b1e      	ldr	r3, [pc, #120]	@ (800b6c0 <CDC_Control_FS+0x158>)
 800b648:	711a      	strb	r2, [r3, #4]
      LineCoding.paritytype = pbuf[5];
 800b64a:	683b      	ldr	r3, [r7, #0]
 800b64c:	795a      	ldrb	r2, [r3, #5]
 800b64e:	4b1c      	ldr	r3, [pc, #112]	@ (800b6c0 <CDC_Control_FS+0x158>)
 800b650:	715a      	strb	r2, [r3, #5]
      LineCoding.datatype = pbuf[6];
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	799a      	ldrb	r2, [r3, #6]
 800b656:	4b1a      	ldr	r3, [pc, #104]	@ (800b6c0 <CDC_Control_FS+0x158>)
 800b658:	719a      	strb	r2, [r3, #6]
      break;
 800b65a:	e02a      	b.n	800b6b2 <CDC_Control_FS+0x14a>

    case CDC_GET_LINE_CODING:
      pbuf[0] = (uint8_t) (LineCoding.bitrate);
 800b65c:	4b18      	ldr	r3, [pc, #96]	@ (800b6c0 <CDC_Control_FS+0x158>)
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	b2da      	uxtb	r2, r3
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	701a      	strb	r2, [r3, #0]
      pbuf[1] = (uint8_t) (LineCoding.bitrate >> 8);
 800b666:	4b16      	ldr	r3, [pc, #88]	@ (800b6c0 <CDC_Control_FS+0x158>)
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	0a1a      	lsrs	r2, r3, #8
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	3301      	adds	r3, #1
 800b670:	b2d2      	uxtb	r2, r2
 800b672:	701a      	strb	r2, [r3, #0]
      pbuf[2] = (uint8_t) (LineCoding.bitrate >> 16);
 800b674:	4b12      	ldr	r3, [pc, #72]	@ (800b6c0 <CDC_Control_FS+0x158>)
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	0c1a      	lsrs	r2, r3, #16
 800b67a:	683b      	ldr	r3, [r7, #0]
 800b67c:	3302      	adds	r3, #2
 800b67e:	b2d2      	uxtb	r2, r2
 800b680:	701a      	strb	r2, [r3, #0]
      pbuf[3] = (uint8_t) (LineCoding.bitrate >> 24);
 800b682:	4b0f      	ldr	r3, [pc, #60]	@ (800b6c0 <CDC_Control_FS+0x158>)
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	0e1a      	lsrs	r2, r3, #24
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	3303      	adds	r3, #3
 800b68c:	b2d2      	uxtb	r2, r2
 800b68e:	701a      	strb	r2, [r3, #0]
      pbuf[4] = LineCoding.format;
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	3304      	adds	r3, #4
 800b694:	4a0a      	ldr	r2, [pc, #40]	@ (800b6c0 <CDC_Control_FS+0x158>)
 800b696:	7912      	ldrb	r2, [r2, #4]
 800b698:	701a      	strb	r2, [r3, #0]
      pbuf[5] = LineCoding.paritytype;
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	3305      	adds	r3, #5
 800b69e:	4a08      	ldr	r2, [pc, #32]	@ (800b6c0 <CDC_Control_FS+0x158>)
 800b6a0:	7952      	ldrb	r2, [r2, #5]
 800b6a2:	701a      	strb	r2, [r3, #0]
      pbuf[6] = LineCoding.datatype;
 800b6a4:	683b      	ldr	r3, [r7, #0]
 800b6a6:	3306      	adds	r3, #6
 800b6a8:	4a05      	ldr	r2, [pc, #20]	@ (800b6c0 <CDC_Control_FS+0x158>)
 800b6aa:	7992      	ldrb	r2, [r2, #6]
 800b6ac:	701a      	strb	r2, [r3, #0]
      break;
 800b6ae:	e000      	b.n	800b6b2 <CDC_Control_FS+0x14a>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b6b0:	bf00      	nop
  }

  return (USBD_OK);
 800b6b2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	370c      	adds	r7, #12
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6be:	4770      	bx	lr
 800b6c0:	20000098 	.word	0x20000098

0800b6c4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b082      	sub	sp, #8
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
 800b6cc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b6ce:	6879      	ldr	r1, [r7, #4]
 800b6d0:	4805      	ldr	r0, [pc, #20]	@ (800b6e8 <CDC_Receive_FS+0x24>)
 800b6d2:	f7fe fb67 	bl	8009da4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b6d6:	4804      	ldr	r0, [pc, #16]	@ (800b6e8 <CDC_Receive_FS+0x24>)
 800b6d8:	f7fe fbc2 	bl	8009e60 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b6dc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b6de:	4618      	mov	r0, r3
 800b6e0:	3708      	adds	r7, #8
 800b6e2:	46bd      	mov	sp, r7
 800b6e4:	bd80      	pop	{r7, pc}
 800b6e6:	bf00      	nop
 800b6e8:	200004cc 	.word	0x200004cc

0800b6ec <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b084      	sub	sp, #16
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	6078      	str	r0, [r7, #4]
 800b6f4:	460b      	mov	r3, r1
 800b6f6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b6fc:	4b0d      	ldr	r3, [pc, #52]	@ (800b734 <CDC_Transmit_FS+0x48>)
 800b6fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b702:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b704:	68bb      	ldr	r3, [r7, #8]
 800b706:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d001      	beq.n	800b712 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b70e:	2301      	movs	r3, #1
 800b710:	e00b      	b.n	800b72a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b712:	887b      	ldrh	r3, [r7, #2]
 800b714:	461a      	mov	r2, r3
 800b716:	6879      	ldr	r1, [r7, #4]
 800b718:	4806      	ldr	r0, [pc, #24]	@ (800b734 <CDC_Transmit_FS+0x48>)
 800b71a:	f7fe fb21 	bl	8009d60 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b71e:	4805      	ldr	r0, [pc, #20]	@ (800b734 <CDC_Transmit_FS+0x48>)
 800b720:	f7fe fb5e 	bl	8009de0 <USBD_CDC_TransmitPacket>
 800b724:	4603      	mov	r3, r0
 800b726:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b728:	7bfb      	ldrb	r3, [r7, #15]
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3710      	adds	r7, #16
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}
 800b732:	bf00      	nop
 800b734:	200004cc 	.word	0x200004cc

0800b738 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b738:	b480      	push	{r7}
 800b73a:	b087      	sub	sp, #28
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	60f8      	str	r0, [r7, #12]
 800b740:	60b9      	str	r1, [r7, #8]
 800b742:	4613      	mov	r3, r2
 800b744:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b746:	2300      	movs	r3, #0
 800b748:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b74a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b74e:	4618      	mov	r0, r3
 800b750:	371c      	adds	r7, #28
 800b752:	46bd      	mov	sp, r7
 800b754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b758:	4770      	bx	lr
	...

0800b75c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b75c:	b480      	push	{r7}
 800b75e:	b083      	sub	sp, #12
 800b760:	af00      	add	r7, sp, #0
 800b762:	4603      	mov	r3, r0
 800b764:	6039      	str	r1, [r7, #0]
 800b766:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	2212      	movs	r2, #18
 800b76c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b76e:	4b03      	ldr	r3, [pc, #12]	@ (800b77c <USBD_FS_DeviceDescriptor+0x20>)
}
 800b770:	4618      	mov	r0, r3
 800b772:	370c      	adds	r7, #12
 800b774:	46bd      	mov	sp, r7
 800b776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77a:	4770      	bx	lr
 800b77c:	200000d0 	.word	0x200000d0

0800b780 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b780:	b480      	push	{r7}
 800b782:	b083      	sub	sp, #12
 800b784:	af00      	add	r7, sp, #0
 800b786:	4603      	mov	r3, r0
 800b788:	6039      	str	r1, [r7, #0]
 800b78a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b78c:	683b      	ldr	r3, [r7, #0]
 800b78e:	2204      	movs	r2, #4
 800b790:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b792:	4b03      	ldr	r3, [pc, #12]	@ (800b7a0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b794:	4618      	mov	r0, r3
 800b796:	370c      	adds	r7, #12
 800b798:	46bd      	mov	sp, r7
 800b79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79e:	4770      	bx	lr
 800b7a0:	200000e4 	.word	0x200000e4

0800b7a4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b082      	sub	sp, #8
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	6039      	str	r1, [r7, #0]
 800b7ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b7b0:	79fb      	ldrb	r3, [r7, #7]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d105      	bne.n	800b7c2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b7b6:	683a      	ldr	r2, [r7, #0]
 800b7b8:	4907      	ldr	r1, [pc, #28]	@ (800b7d8 <USBD_FS_ProductStrDescriptor+0x34>)
 800b7ba:	4808      	ldr	r0, [pc, #32]	@ (800b7dc <USBD_FS_ProductStrDescriptor+0x38>)
 800b7bc:	f7ff fd9c 	bl	800b2f8 <USBD_GetString>
 800b7c0:	e004      	b.n	800b7cc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b7c2:	683a      	ldr	r2, [r7, #0]
 800b7c4:	4904      	ldr	r1, [pc, #16]	@ (800b7d8 <USBD_FS_ProductStrDescriptor+0x34>)
 800b7c6:	4805      	ldr	r0, [pc, #20]	@ (800b7dc <USBD_FS_ProductStrDescriptor+0x38>)
 800b7c8:	f7ff fd96 	bl	800b2f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b7cc:	4b02      	ldr	r3, [pc, #8]	@ (800b7d8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	3708      	adds	r7, #8
 800b7d2:	46bd      	mov	sp, r7
 800b7d4:	bd80      	pop	{r7, pc}
 800b7d6:	bf00      	nop
 800b7d8:	200017a8 	.word	0x200017a8
 800b7dc:	0800f160 	.word	0x0800f160

0800b7e0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b082      	sub	sp, #8
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	6039      	str	r1, [r7, #0]
 800b7ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b7ec:	683a      	ldr	r2, [r7, #0]
 800b7ee:	4904      	ldr	r1, [pc, #16]	@ (800b800 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b7f0:	4804      	ldr	r0, [pc, #16]	@ (800b804 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b7f2:	f7ff fd81 	bl	800b2f8 <USBD_GetString>
  return USBD_StrDesc;
 800b7f6:	4b02      	ldr	r3, [pc, #8]	@ (800b800 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	3708      	adds	r7, #8
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	bd80      	pop	{r7, pc}
 800b800:	200017a8 	.word	0x200017a8
 800b804:	0800f178 	.word	0x0800f178

0800b808 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b808:	b580      	push	{r7, lr}
 800b80a:	b082      	sub	sp, #8
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	4603      	mov	r3, r0
 800b810:	6039      	str	r1, [r7, #0]
 800b812:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b814:	683b      	ldr	r3, [r7, #0]
 800b816:	221a      	movs	r2, #26
 800b818:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b81a:	f000 f843 	bl	800b8a4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b81e:	4b02      	ldr	r3, [pc, #8]	@ (800b828 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b820:	4618      	mov	r0, r3
 800b822:	3708      	adds	r7, #8
 800b824:	46bd      	mov	sp, r7
 800b826:	bd80      	pop	{r7, pc}
 800b828:	200000e8 	.word	0x200000e8

0800b82c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b082      	sub	sp, #8
 800b830:	af00      	add	r7, sp, #0
 800b832:	4603      	mov	r3, r0
 800b834:	6039      	str	r1, [r7, #0]
 800b836:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b838:	79fb      	ldrb	r3, [r7, #7]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d105      	bne.n	800b84a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b83e:	683a      	ldr	r2, [r7, #0]
 800b840:	4907      	ldr	r1, [pc, #28]	@ (800b860 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b842:	4808      	ldr	r0, [pc, #32]	@ (800b864 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b844:	f7ff fd58 	bl	800b2f8 <USBD_GetString>
 800b848:	e004      	b.n	800b854 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b84a:	683a      	ldr	r2, [r7, #0]
 800b84c:	4904      	ldr	r1, [pc, #16]	@ (800b860 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b84e:	4805      	ldr	r0, [pc, #20]	@ (800b864 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b850:	f7ff fd52 	bl	800b2f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b854:	4b02      	ldr	r3, [pc, #8]	@ (800b860 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b856:	4618      	mov	r0, r3
 800b858:	3708      	adds	r7, #8
 800b85a:	46bd      	mov	sp, r7
 800b85c:	bd80      	pop	{r7, pc}
 800b85e:	bf00      	nop
 800b860:	200017a8 	.word	0x200017a8
 800b864:	0800f18c 	.word	0x0800f18c

0800b868 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b868:	b580      	push	{r7, lr}
 800b86a:	b082      	sub	sp, #8
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	4603      	mov	r3, r0
 800b870:	6039      	str	r1, [r7, #0]
 800b872:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b874:	79fb      	ldrb	r3, [r7, #7]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d105      	bne.n	800b886 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b87a:	683a      	ldr	r2, [r7, #0]
 800b87c:	4907      	ldr	r1, [pc, #28]	@ (800b89c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b87e:	4808      	ldr	r0, [pc, #32]	@ (800b8a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b880:	f7ff fd3a 	bl	800b2f8 <USBD_GetString>
 800b884:	e004      	b.n	800b890 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b886:	683a      	ldr	r2, [r7, #0]
 800b888:	4904      	ldr	r1, [pc, #16]	@ (800b89c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b88a:	4805      	ldr	r0, [pc, #20]	@ (800b8a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b88c:	f7ff fd34 	bl	800b2f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b890:	4b02      	ldr	r3, [pc, #8]	@ (800b89c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b892:	4618      	mov	r0, r3
 800b894:	3708      	adds	r7, #8
 800b896:	46bd      	mov	sp, r7
 800b898:	bd80      	pop	{r7, pc}
 800b89a:	bf00      	nop
 800b89c:	200017a8 	.word	0x200017a8
 800b8a0:	0800f198 	.word	0x0800f198

0800b8a4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b084      	sub	sp, #16
 800b8a8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b8aa:	4b0f      	ldr	r3, [pc, #60]	@ (800b8e8 <Get_SerialNum+0x44>)
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b8b0:	4b0e      	ldr	r3, [pc, #56]	@ (800b8ec <Get_SerialNum+0x48>)
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b8b6:	4b0e      	ldr	r3, [pc, #56]	@ (800b8f0 <Get_SerialNum+0x4c>)
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b8bc:	68fa      	ldr	r2, [r7, #12]
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	4413      	add	r3, r2
 800b8c2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d009      	beq.n	800b8de <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b8ca:	2208      	movs	r2, #8
 800b8cc:	4909      	ldr	r1, [pc, #36]	@ (800b8f4 <Get_SerialNum+0x50>)
 800b8ce:	68f8      	ldr	r0, [r7, #12]
 800b8d0:	f000 f814 	bl	800b8fc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b8d4:	2204      	movs	r2, #4
 800b8d6:	4908      	ldr	r1, [pc, #32]	@ (800b8f8 <Get_SerialNum+0x54>)
 800b8d8:	68b8      	ldr	r0, [r7, #8]
 800b8da:	f000 f80f 	bl	800b8fc <IntToUnicode>
  }
}
 800b8de:	bf00      	nop
 800b8e0:	3710      	adds	r7, #16
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	bd80      	pop	{r7, pc}
 800b8e6:	bf00      	nop
 800b8e8:	1fff7a10 	.word	0x1fff7a10
 800b8ec:	1fff7a14 	.word	0x1fff7a14
 800b8f0:	1fff7a18 	.word	0x1fff7a18
 800b8f4:	200000ea 	.word	0x200000ea
 800b8f8:	200000fa 	.word	0x200000fa

0800b8fc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b8fc:	b480      	push	{r7}
 800b8fe:	b087      	sub	sp, #28
 800b900:	af00      	add	r7, sp, #0
 800b902:	60f8      	str	r0, [r7, #12]
 800b904:	60b9      	str	r1, [r7, #8]
 800b906:	4613      	mov	r3, r2
 800b908:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b90a:	2300      	movs	r3, #0
 800b90c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b90e:	2300      	movs	r3, #0
 800b910:	75fb      	strb	r3, [r7, #23]
 800b912:	e027      	b.n	800b964 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	0f1b      	lsrs	r3, r3, #28
 800b918:	2b09      	cmp	r3, #9
 800b91a:	d80b      	bhi.n	800b934 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	0f1b      	lsrs	r3, r3, #28
 800b920:	b2da      	uxtb	r2, r3
 800b922:	7dfb      	ldrb	r3, [r7, #23]
 800b924:	005b      	lsls	r3, r3, #1
 800b926:	4619      	mov	r1, r3
 800b928:	68bb      	ldr	r3, [r7, #8]
 800b92a:	440b      	add	r3, r1
 800b92c:	3230      	adds	r2, #48	@ 0x30
 800b92e:	b2d2      	uxtb	r2, r2
 800b930:	701a      	strb	r2, [r3, #0]
 800b932:	e00a      	b.n	800b94a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	0f1b      	lsrs	r3, r3, #28
 800b938:	b2da      	uxtb	r2, r3
 800b93a:	7dfb      	ldrb	r3, [r7, #23]
 800b93c:	005b      	lsls	r3, r3, #1
 800b93e:	4619      	mov	r1, r3
 800b940:	68bb      	ldr	r3, [r7, #8]
 800b942:	440b      	add	r3, r1
 800b944:	3237      	adds	r2, #55	@ 0x37
 800b946:	b2d2      	uxtb	r2, r2
 800b948:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	011b      	lsls	r3, r3, #4
 800b94e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b950:	7dfb      	ldrb	r3, [r7, #23]
 800b952:	005b      	lsls	r3, r3, #1
 800b954:	3301      	adds	r3, #1
 800b956:	68ba      	ldr	r2, [r7, #8]
 800b958:	4413      	add	r3, r2
 800b95a:	2200      	movs	r2, #0
 800b95c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b95e:	7dfb      	ldrb	r3, [r7, #23]
 800b960:	3301      	adds	r3, #1
 800b962:	75fb      	strb	r3, [r7, #23]
 800b964:	7dfa      	ldrb	r2, [r7, #23]
 800b966:	79fb      	ldrb	r3, [r7, #7]
 800b968:	429a      	cmp	r2, r3
 800b96a:	d3d3      	bcc.n	800b914 <IntToUnicode+0x18>
  }
}
 800b96c:	bf00      	nop
 800b96e:	bf00      	nop
 800b970:	371c      	adds	r7, #28
 800b972:	46bd      	mov	sp, r7
 800b974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b978:	4770      	bx	lr
	...

0800b97c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b97c:	b580      	push	{r7, lr}
 800b97e:	b08a      	sub	sp, #40	@ 0x28
 800b980:	af00      	add	r7, sp, #0
 800b982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b984:	f107 0314 	add.w	r3, r7, #20
 800b988:	2200      	movs	r2, #0
 800b98a:	601a      	str	r2, [r3, #0]
 800b98c:	605a      	str	r2, [r3, #4]
 800b98e:	609a      	str	r2, [r3, #8]
 800b990:	60da      	str	r2, [r3, #12]
 800b992:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b99c:	d13a      	bne.n	800ba14 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b99e:	2300      	movs	r3, #0
 800b9a0:	613b      	str	r3, [r7, #16]
 800b9a2:	4b1e      	ldr	r3, [pc, #120]	@ (800ba1c <HAL_PCD_MspInit+0xa0>)
 800b9a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9a6:	4a1d      	ldr	r2, [pc, #116]	@ (800ba1c <HAL_PCD_MspInit+0xa0>)
 800b9a8:	f043 0301 	orr.w	r3, r3, #1
 800b9ac:	6313      	str	r3, [r2, #48]	@ 0x30
 800b9ae:	4b1b      	ldr	r3, [pc, #108]	@ (800ba1c <HAL_PCD_MspInit+0xa0>)
 800b9b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9b2:	f003 0301 	and.w	r3, r3, #1
 800b9b6:	613b      	str	r3, [r7, #16]
 800b9b8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b9ba:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800b9be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b9c0:	2302      	movs	r3, #2
 800b9c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b9c8:	2303      	movs	r3, #3
 800b9ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b9cc:	230a      	movs	r3, #10
 800b9ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b9d0:	f107 0314 	add.w	r3, r7, #20
 800b9d4:	4619      	mov	r1, r3
 800b9d6:	4812      	ldr	r0, [pc, #72]	@ (800ba20 <HAL_PCD_MspInit+0xa4>)
 800b9d8:	f7f7 ffac 	bl	8003934 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b9dc:	4b0f      	ldr	r3, [pc, #60]	@ (800ba1c <HAL_PCD_MspInit+0xa0>)
 800b9de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b9e0:	4a0e      	ldr	r2, [pc, #56]	@ (800ba1c <HAL_PCD_MspInit+0xa0>)
 800b9e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9e6:	6353      	str	r3, [r2, #52]	@ 0x34
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	60fb      	str	r3, [r7, #12]
 800b9ec:	4b0b      	ldr	r3, [pc, #44]	@ (800ba1c <HAL_PCD_MspInit+0xa0>)
 800b9ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b9f0:	4a0a      	ldr	r2, [pc, #40]	@ (800ba1c <HAL_PCD_MspInit+0xa0>)
 800b9f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b9f6:	6453      	str	r3, [r2, #68]	@ 0x44
 800b9f8:	4b08      	ldr	r3, [pc, #32]	@ (800ba1c <HAL_PCD_MspInit+0xa0>)
 800b9fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b9fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ba00:	60fb      	str	r3, [r7, #12]
 800ba02:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ba04:	2200      	movs	r2, #0
 800ba06:	2100      	movs	r1, #0
 800ba08:	2043      	movs	r0, #67	@ 0x43
 800ba0a:	f7f7 ff5c 	bl	80038c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ba0e:	2043      	movs	r0, #67	@ 0x43
 800ba10:	f7f7 ff75 	bl	80038fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ba14:	bf00      	nop
 800ba16:	3728      	adds	r7, #40	@ 0x28
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	bd80      	pop	{r7, pc}
 800ba1c:	40023800 	.word	0x40023800
 800ba20:	40020000 	.word	0x40020000

0800ba24 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b082      	sub	sp, #8
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ba38:	4619      	mov	r1, r3
 800ba3a:	4610      	mov	r0, r2
 800ba3c:	f7fe faf9 	bl	800a032 <USBD_LL_SetupStage>
}
 800ba40:	bf00      	nop
 800ba42:	3708      	adds	r7, #8
 800ba44:	46bd      	mov	sp, r7
 800ba46:	bd80      	pop	{r7, pc}

0800ba48 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b082      	sub	sp, #8
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
 800ba50:	460b      	mov	r3, r1
 800ba52:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ba5a:	78fa      	ldrb	r2, [r7, #3]
 800ba5c:	6879      	ldr	r1, [r7, #4]
 800ba5e:	4613      	mov	r3, r2
 800ba60:	00db      	lsls	r3, r3, #3
 800ba62:	4413      	add	r3, r2
 800ba64:	009b      	lsls	r3, r3, #2
 800ba66:	440b      	add	r3, r1
 800ba68:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ba6c:	681a      	ldr	r2, [r3, #0]
 800ba6e:	78fb      	ldrb	r3, [r7, #3]
 800ba70:	4619      	mov	r1, r3
 800ba72:	f7fe fb33 	bl	800a0dc <USBD_LL_DataOutStage>
}
 800ba76:	bf00      	nop
 800ba78:	3708      	adds	r7, #8
 800ba7a:	46bd      	mov	sp, r7
 800ba7c:	bd80      	pop	{r7, pc}

0800ba7e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba7e:	b580      	push	{r7, lr}
 800ba80:	b082      	sub	sp, #8
 800ba82:	af00      	add	r7, sp, #0
 800ba84:	6078      	str	r0, [r7, #4]
 800ba86:	460b      	mov	r3, r1
 800ba88:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ba90:	78fa      	ldrb	r2, [r7, #3]
 800ba92:	6879      	ldr	r1, [r7, #4]
 800ba94:	4613      	mov	r3, r2
 800ba96:	00db      	lsls	r3, r3, #3
 800ba98:	4413      	add	r3, r2
 800ba9a:	009b      	lsls	r3, r3, #2
 800ba9c:	440b      	add	r3, r1
 800ba9e:	3320      	adds	r3, #32
 800baa0:	681a      	ldr	r2, [r3, #0]
 800baa2:	78fb      	ldrb	r3, [r7, #3]
 800baa4:	4619      	mov	r1, r3
 800baa6:	f7fe fbcc 	bl	800a242 <USBD_LL_DataInStage>
}
 800baaa:	bf00      	nop
 800baac:	3708      	adds	r7, #8
 800baae:	46bd      	mov	sp, r7
 800bab0:	bd80      	pop	{r7, pc}

0800bab2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bab2:	b580      	push	{r7, lr}
 800bab4:	b082      	sub	sp, #8
 800bab6:	af00      	add	r7, sp, #0
 800bab8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bac0:	4618      	mov	r0, r3
 800bac2:	f7fe fd06 	bl	800a4d2 <USBD_LL_SOF>
}
 800bac6:	bf00      	nop
 800bac8:	3708      	adds	r7, #8
 800baca:	46bd      	mov	sp, r7
 800bacc:	bd80      	pop	{r7, pc}

0800bace <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bace:	b580      	push	{r7, lr}
 800bad0:	b084      	sub	sp, #16
 800bad2:	af00      	add	r7, sp, #0
 800bad4:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bad6:	2301      	movs	r3, #1
 800bad8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	79db      	ldrb	r3, [r3, #7]
 800bade:	2b02      	cmp	r3, #2
 800bae0:	d001      	beq.n	800bae6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800bae2:	f7f5 fdcb 	bl	800167c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800baec:	7bfa      	ldrb	r2, [r7, #15]
 800baee:	4611      	mov	r1, r2
 800baf0:	4618      	mov	r0, r3
 800baf2:	f7fe fcaa 	bl	800a44a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bafc:	4618      	mov	r0, r3
 800bafe:	f7fe fc52 	bl	800a3a6 <USBD_LL_Reset>
}
 800bb02:	bf00      	nop
 800bb04:	3710      	adds	r7, #16
 800bb06:	46bd      	mov	sp, r7
 800bb08:	bd80      	pop	{r7, pc}
	...

0800bb0c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b082      	sub	sp, #8
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	f7fe fca5 	bl	800a46a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	687a      	ldr	r2, [r7, #4]
 800bb2c:	6812      	ldr	r2, [r2, #0]
 800bb2e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bb32:	f043 0301 	orr.w	r3, r3, #1
 800bb36:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	7adb      	ldrb	r3, [r3, #11]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d005      	beq.n	800bb4c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bb40:	4b04      	ldr	r3, [pc, #16]	@ (800bb54 <HAL_PCD_SuspendCallback+0x48>)
 800bb42:	691b      	ldr	r3, [r3, #16]
 800bb44:	4a03      	ldr	r2, [pc, #12]	@ (800bb54 <HAL_PCD_SuspendCallback+0x48>)
 800bb46:	f043 0306 	orr.w	r3, r3, #6
 800bb4a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bb4c:	bf00      	nop
 800bb4e:	3708      	adds	r7, #8
 800bb50:	46bd      	mov	sp, r7
 800bb52:	bd80      	pop	{r7, pc}
 800bb54:	e000ed00 	.word	0xe000ed00

0800bb58 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b082      	sub	sp, #8
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bb66:	4618      	mov	r0, r3
 800bb68:	f7fe fc9b 	bl	800a4a2 <USBD_LL_Resume>
}
 800bb6c:	bf00      	nop
 800bb6e:	3708      	adds	r7, #8
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}

0800bb74 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb74:	b580      	push	{r7, lr}
 800bb76:	b082      	sub	sp, #8
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
 800bb7c:	460b      	mov	r3, r1
 800bb7e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bb86:	78fa      	ldrb	r2, [r7, #3]
 800bb88:	4611      	mov	r1, r2
 800bb8a:	4618      	mov	r0, r3
 800bb8c:	f7fe fcf3 	bl	800a576 <USBD_LL_IsoOUTIncomplete>
}
 800bb90:	bf00      	nop
 800bb92:	3708      	adds	r7, #8
 800bb94:	46bd      	mov	sp, r7
 800bb96:	bd80      	pop	{r7, pc}

0800bb98 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb98:	b580      	push	{r7, lr}
 800bb9a:	b082      	sub	sp, #8
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	6078      	str	r0, [r7, #4]
 800bba0:	460b      	mov	r3, r1
 800bba2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bbaa:	78fa      	ldrb	r2, [r7, #3]
 800bbac:	4611      	mov	r1, r2
 800bbae:	4618      	mov	r0, r3
 800bbb0:	f7fe fcaf 	bl	800a512 <USBD_LL_IsoINIncomplete>
}
 800bbb4:	bf00      	nop
 800bbb6:	3708      	adds	r7, #8
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	bd80      	pop	{r7, pc}

0800bbbc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbbc:	b580      	push	{r7, lr}
 800bbbe:	b082      	sub	sp, #8
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bbca:	4618      	mov	r0, r3
 800bbcc:	f7fe fd05 	bl	800a5da <USBD_LL_DevConnected>
}
 800bbd0:	bf00      	nop
 800bbd2:	3708      	adds	r7, #8
 800bbd4:	46bd      	mov	sp, r7
 800bbd6:	bd80      	pop	{r7, pc}

0800bbd8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b082      	sub	sp, #8
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bbe6:	4618      	mov	r0, r3
 800bbe8:	f7fe fd02 	bl	800a5f0 <USBD_LL_DevDisconnected>
}
 800bbec:	bf00      	nop
 800bbee:	3708      	adds	r7, #8
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	bd80      	pop	{r7, pc}

0800bbf4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	b082      	sub	sp, #8
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	781b      	ldrb	r3, [r3, #0]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d13c      	bne.n	800bc7e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800bc04:	4a20      	ldr	r2, [pc, #128]	@ (800bc88 <USBD_LL_Init+0x94>)
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	4a1e      	ldr	r2, [pc, #120]	@ (800bc88 <USBD_LL_Init+0x94>)
 800bc10:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bc14:	4b1c      	ldr	r3, [pc, #112]	@ (800bc88 <USBD_LL_Init+0x94>)
 800bc16:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800bc1a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800bc1c:	4b1a      	ldr	r3, [pc, #104]	@ (800bc88 <USBD_LL_Init+0x94>)
 800bc1e:	2204      	movs	r2, #4
 800bc20:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800bc22:	4b19      	ldr	r3, [pc, #100]	@ (800bc88 <USBD_LL_Init+0x94>)
 800bc24:	2202      	movs	r2, #2
 800bc26:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bc28:	4b17      	ldr	r3, [pc, #92]	@ (800bc88 <USBD_LL_Init+0x94>)
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bc2e:	4b16      	ldr	r3, [pc, #88]	@ (800bc88 <USBD_LL_Init+0x94>)
 800bc30:	2202      	movs	r2, #2
 800bc32:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bc34:	4b14      	ldr	r3, [pc, #80]	@ (800bc88 <USBD_LL_Init+0x94>)
 800bc36:	2200      	movs	r2, #0
 800bc38:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800bc3a:	4b13      	ldr	r3, [pc, #76]	@ (800bc88 <USBD_LL_Init+0x94>)
 800bc3c:	2200      	movs	r2, #0
 800bc3e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800bc40:	4b11      	ldr	r3, [pc, #68]	@ (800bc88 <USBD_LL_Init+0x94>)
 800bc42:	2200      	movs	r2, #0
 800bc44:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800bc46:	4b10      	ldr	r3, [pc, #64]	@ (800bc88 <USBD_LL_Init+0x94>)
 800bc48:	2200      	movs	r2, #0
 800bc4a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bc4c:	4b0e      	ldr	r3, [pc, #56]	@ (800bc88 <USBD_LL_Init+0x94>)
 800bc4e:	2200      	movs	r2, #0
 800bc50:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bc52:	480d      	ldr	r0, [pc, #52]	@ (800bc88 <USBD_LL_Init+0x94>)
 800bc54:	f7f9 f94e 	bl	8004ef4 <HAL_PCD_Init>
 800bc58:	4603      	mov	r3, r0
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d001      	beq.n	800bc62 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800bc5e:	f7f5 fd0d 	bl	800167c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bc62:	2180      	movs	r1, #128	@ 0x80
 800bc64:	4808      	ldr	r0, [pc, #32]	@ (800bc88 <USBD_LL_Init+0x94>)
 800bc66:	f7fa fb7a 	bl	800635e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800bc6a:	2240      	movs	r2, #64	@ 0x40
 800bc6c:	2100      	movs	r1, #0
 800bc6e:	4806      	ldr	r0, [pc, #24]	@ (800bc88 <USBD_LL_Init+0x94>)
 800bc70:	f7fa fb2e 	bl	80062d0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bc74:	2280      	movs	r2, #128	@ 0x80
 800bc76:	2101      	movs	r1, #1
 800bc78:	4803      	ldr	r0, [pc, #12]	@ (800bc88 <USBD_LL_Init+0x94>)
 800bc7a:	f7fa fb29 	bl	80062d0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800bc7e:	2300      	movs	r3, #0
}
 800bc80:	4618      	mov	r0, r3
 800bc82:	3708      	adds	r7, #8
 800bc84:	46bd      	mov	sp, r7
 800bc86:	bd80      	pop	{r7, pc}
 800bc88:	200019a8 	.word	0x200019a8

0800bc8c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bc8c:	b580      	push	{r7, lr}
 800bc8e:	b084      	sub	sp, #16
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc94:	2300      	movs	r3, #0
 800bc96:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc98:	2300      	movs	r3, #0
 800bc9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bca2:	4618      	mov	r0, r3
 800bca4:	f7f9 fa35 	bl	8005112 <HAL_PCD_Start>
 800bca8:	4603      	mov	r3, r0
 800bcaa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bcac:	7bfb      	ldrb	r3, [r7, #15]
 800bcae:	4618      	mov	r0, r3
 800bcb0:	f000 f942 	bl	800bf38 <USBD_Get_USB_Status>
 800bcb4:	4603      	mov	r3, r0
 800bcb6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bcb8:	7bbb      	ldrb	r3, [r7, #14]
}
 800bcba:	4618      	mov	r0, r3
 800bcbc:	3710      	adds	r7, #16
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	bd80      	pop	{r7, pc}

0800bcc2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bcc2:	b580      	push	{r7, lr}
 800bcc4:	b084      	sub	sp, #16
 800bcc6:	af00      	add	r7, sp, #0
 800bcc8:	6078      	str	r0, [r7, #4]
 800bcca:	4608      	mov	r0, r1
 800bccc:	4611      	mov	r1, r2
 800bcce:	461a      	mov	r2, r3
 800bcd0:	4603      	mov	r3, r0
 800bcd2:	70fb      	strb	r3, [r7, #3]
 800bcd4:	460b      	mov	r3, r1
 800bcd6:	70bb      	strb	r3, [r7, #2]
 800bcd8:	4613      	mov	r3, r2
 800bcda:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bcdc:	2300      	movs	r3, #0
 800bcde:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bce0:	2300      	movs	r3, #0
 800bce2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bcea:	78bb      	ldrb	r3, [r7, #2]
 800bcec:	883a      	ldrh	r2, [r7, #0]
 800bcee:	78f9      	ldrb	r1, [r7, #3]
 800bcf0:	f7f9 ff09 	bl	8005b06 <HAL_PCD_EP_Open>
 800bcf4:	4603      	mov	r3, r0
 800bcf6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bcf8:	7bfb      	ldrb	r3, [r7, #15]
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f000 f91c 	bl	800bf38 <USBD_Get_USB_Status>
 800bd00:	4603      	mov	r3, r0
 800bd02:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd04:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd06:	4618      	mov	r0, r3
 800bd08:	3710      	adds	r7, #16
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	bd80      	pop	{r7, pc}

0800bd0e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bd0e:	b580      	push	{r7, lr}
 800bd10:	b084      	sub	sp, #16
 800bd12:	af00      	add	r7, sp, #0
 800bd14:	6078      	str	r0, [r7, #4]
 800bd16:	460b      	mov	r3, r1
 800bd18:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd1e:	2300      	movs	r3, #0
 800bd20:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bd28:	78fa      	ldrb	r2, [r7, #3]
 800bd2a:	4611      	mov	r1, r2
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	f7f9 ff54 	bl	8005bda <HAL_PCD_EP_Close>
 800bd32:	4603      	mov	r3, r0
 800bd34:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd36:	7bfb      	ldrb	r3, [r7, #15]
 800bd38:	4618      	mov	r0, r3
 800bd3a:	f000 f8fd 	bl	800bf38 <USBD_Get_USB_Status>
 800bd3e:	4603      	mov	r3, r0
 800bd40:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd42:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd44:	4618      	mov	r0, r3
 800bd46:	3710      	adds	r7, #16
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	bd80      	pop	{r7, pc}

0800bd4c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bd4c:	b580      	push	{r7, lr}
 800bd4e:	b084      	sub	sp, #16
 800bd50:	af00      	add	r7, sp, #0
 800bd52:	6078      	str	r0, [r7, #4]
 800bd54:	460b      	mov	r3, r1
 800bd56:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd58:	2300      	movs	r3, #0
 800bd5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bd66:	78fa      	ldrb	r2, [r7, #3]
 800bd68:	4611      	mov	r1, r2
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	f7fa f80c 	bl	8005d88 <HAL_PCD_EP_SetStall>
 800bd70:	4603      	mov	r3, r0
 800bd72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd74:	7bfb      	ldrb	r3, [r7, #15]
 800bd76:	4618      	mov	r0, r3
 800bd78:	f000 f8de 	bl	800bf38 <USBD_Get_USB_Status>
 800bd7c:	4603      	mov	r3, r0
 800bd7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd80:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd82:	4618      	mov	r0, r3
 800bd84:	3710      	adds	r7, #16
 800bd86:	46bd      	mov	sp, r7
 800bd88:	bd80      	pop	{r7, pc}

0800bd8a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bd8a:	b580      	push	{r7, lr}
 800bd8c:	b084      	sub	sp, #16
 800bd8e:	af00      	add	r7, sp, #0
 800bd90:	6078      	str	r0, [r7, #4]
 800bd92:	460b      	mov	r3, r1
 800bd94:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd96:	2300      	movs	r3, #0
 800bd98:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bda4:	78fa      	ldrb	r2, [r7, #3]
 800bda6:	4611      	mov	r1, r2
 800bda8:	4618      	mov	r0, r3
 800bdaa:	f7fa f850 	bl	8005e4e <HAL_PCD_EP_ClrStall>
 800bdae:	4603      	mov	r3, r0
 800bdb0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdb2:	7bfb      	ldrb	r3, [r7, #15]
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	f000 f8bf 	bl	800bf38 <USBD_Get_USB_Status>
 800bdba:	4603      	mov	r3, r0
 800bdbc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bdbe:	7bbb      	ldrb	r3, [r7, #14]
}
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	3710      	adds	r7, #16
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	bd80      	pop	{r7, pc}

0800bdc8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bdc8:	b480      	push	{r7}
 800bdca:	b085      	sub	sp, #20
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
 800bdd0:	460b      	mov	r3, r1
 800bdd2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bdda:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bddc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	da0b      	bge.n	800bdfc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bde4:	78fb      	ldrb	r3, [r7, #3]
 800bde6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bdea:	68f9      	ldr	r1, [r7, #12]
 800bdec:	4613      	mov	r3, r2
 800bdee:	00db      	lsls	r3, r3, #3
 800bdf0:	4413      	add	r3, r2
 800bdf2:	009b      	lsls	r3, r3, #2
 800bdf4:	440b      	add	r3, r1
 800bdf6:	3316      	adds	r3, #22
 800bdf8:	781b      	ldrb	r3, [r3, #0]
 800bdfa:	e00b      	b.n	800be14 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bdfc:	78fb      	ldrb	r3, [r7, #3]
 800bdfe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800be02:	68f9      	ldr	r1, [r7, #12]
 800be04:	4613      	mov	r3, r2
 800be06:	00db      	lsls	r3, r3, #3
 800be08:	4413      	add	r3, r2
 800be0a:	009b      	lsls	r3, r3, #2
 800be0c:	440b      	add	r3, r1
 800be0e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800be12:	781b      	ldrb	r3, [r3, #0]
  }
}
 800be14:	4618      	mov	r0, r3
 800be16:	3714      	adds	r7, #20
 800be18:	46bd      	mov	sp, r7
 800be1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1e:	4770      	bx	lr

0800be20 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800be20:	b580      	push	{r7, lr}
 800be22:	b084      	sub	sp, #16
 800be24:	af00      	add	r7, sp, #0
 800be26:	6078      	str	r0, [r7, #4]
 800be28:	460b      	mov	r3, r1
 800be2a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be2c:	2300      	movs	r3, #0
 800be2e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be30:	2300      	movs	r3, #0
 800be32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800be3a:	78fa      	ldrb	r2, [r7, #3]
 800be3c:	4611      	mov	r1, r2
 800be3e:	4618      	mov	r0, r3
 800be40:	f7f9 fe3d 	bl	8005abe <HAL_PCD_SetAddress>
 800be44:	4603      	mov	r3, r0
 800be46:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be48:	7bfb      	ldrb	r3, [r7, #15]
 800be4a:	4618      	mov	r0, r3
 800be4c:	f000 f874 	bl	800bf38 <USBD_Get_USB_Status>
 800be50:	4603      	mov	r3, r0
 800be52:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be54:	7bbb      	ldrb	r3, [r7, #14]
}
 800be56:	4618      	mov	r0, r3
 800be58:	3710      	adds	r7, #16
 800be5a:	46bd      	mov	sp, r7
 800be5c:	bd80      	pop	{r7, pc}

0800be5e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800be5e:	b580      	push	{r7, lr}
 800be60:	b086      	sub	sp, #24
 800be62:	af00      	add	r7, sp, #0
 800be64:	60f8      	str	r0, [r7, #12]
 800be66:	607a      	str	r2, [r7, #4]
 800be68:	603b      	str	r3, [r7, #0]
 800be6a:	460b      	mov	r3, r1
 800be6c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be6e:	2300      	movs	r3, #0
 800be70:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be72:	2300      	movs	r3, #0
 800be74:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800be7c:	7af9      	ldrb	r1, [r7, #11]
 800be7e:	683b      	ldr	r3, [r7, #0]
 800be80:	687a      	ldr	r2, [r7, #4]
 800be82:	f7f9 ff47 	bl	8005d14 <HAL_PCD_EP_Transmit>
 800be86:	4603      	mov	r3, r0
 800be88:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be8a:	7dfb      	ldrb	r3, [r7, #23]
 800be8c:	4618      	mov	r0, r3
 800be8e:	f000 f853 	bl	800bf38 <USBD_Get_USB_Status>
 800be92:	4603      	mov	r3, r0
 800be94:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800be96:	7dbb      	ldrb	r3, [r7, #22]
}
 800be98:	4618      	mov	r0, r3
 800be9a:	3718      	adds	r7, #24
 800be9c:	46bd      	mov	sp, r7
 800be9e:	bd80      	pop	{r7, pc}

0800bea0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b086      	sub	sp, #24
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	60f8      	str	r0, [r7, #12]
 800bea8:	607a      	str	r2, [r7, #4]
 800beaa:	603b      	str	r3, [r7, #0]
 800beac:	460b      	mov	r3, r1
 800beae:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800beb0:	2300      	movs	r3, #0
 800beb2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800beb4:	2300      	movs	r3, #0
 800beb6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bebe:	7af9      	ldrb	r1, [r7, #11]
 800bec0:	683b      	ldr	r3, [r7, #0]
 800bec2:	687a      	ldr	r2, [r7, #4]
 800bec4:	f7f9 fed3 	bl	8005c6e <HAL_PCD_EP_Receive>
 800bec8:	4603      	mov	r3, r0
 800beca:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800becc:	7dfb      	ldrb	r3, [r7, #23]
 800bece:	4618      	mov	r0, r3
 800bed0:	f000 f832 	bl	800bf38 <USBD_Get_USB_Status>
 800bed4:	4603      	mov	r3, r0
 800bed6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bed8:	7dbb      	ldrb	r3, [r7, #22]
}
 800beda:	4618      	mov	r0, r3
 800bedc:	3718      	adds	r7, #24
 800bede:	46bd      	mov	sp, r7
 800bee0:	bd80      	pop	{r7, pc}

0800bee2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bee2:	b580      	push	{r7, lr}
 800bee4:	b082      	sub	sp, #8
 800bee6:	af00      	add	r7, sp, #0
 800bee8:	6078      	str	r0, [r7, #4]
 800beea:	460b      	mov	r3, r1
 800beec:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bef4:	78fa      	ldrb	r2, [r7, #3]
 800bef6:	4611      	mov	r1, r2
 800bef8:	4618      	mov	r0, r3
 800befa:	f7f9 fef3 	bl	8005ce4 <HAL_PCD_EP_GetRxCount>
 800befe:	4603      	mov	r3, r0
}
 800bf00:	4618      	mov	r0, r3
 800bf02:	3708      	adds	r7, #8
 800bf04:	46bd      	mov	sp, r7
 800bf06:	bd80      	pop	{r7, pc}

0800bf08 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bf08:	b480      	push	{r7}
 800bf0a:	b083      	sub	sp, #12
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bf10:	4b03      	ldr	r3, [pc, #12]	@ (800bf20 <USBD_static_malloc+0x18>)
}
 800bf12:	4618      	mov	r0, r3
 800bf14:	370c      	adds	r7, #12
 800bf16:	46bd      	mov	sp, r7
 800bf18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1c:	4770      	bx	lr
 800bf1e:	bf00      	nop
 800bf20:	20001e8c 	.word	0x20001e8c

0800bf24 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bf24:	b480      	push	{r7}
 800bf26:	b083      	sub	sp, #12
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]

}
 800bf2c:	bf00      	nop
 800bf2e:	370c      	adds	r7, #12
 800bf30:	46bd      	mov	sp, r7
 800bf32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf36:	4770      	bx	lr

0800bf38 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bf38:	b480      	push	{r7}
 800bf3a:	b085      	sub	sp, #20
 800bf3c:	af00      	add	r7, sp, #0
 800bf3e:	4603      	mov	r3, r0
 800bf40:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf42:	2300      	movs	r3, #0
 800bf44:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bf46:	79fb      	ldrb	r3, [r7, #7]
 800bf48:	2b03      	cmp	r3, #3
 800bf4a:	d817      	bhi.n	800bf7c <USBD_Get_USB_Status+0x44>
 800bf4c:	a201      	add	r2, pc, #4	@ (adr r2, 800bf54 <USBD_Get_USB_Status+0x1c>)
 800bf4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf52:	bf00      	nop
 800bf54:	0800bf65 	.word	0x0800bf65
 800bf58:	0800bf6b 	.word	0x0800bf6b
 800bf5c:	0800bf71 	.word	0x0800bf71
 800bf60:	0800bf77 	.word	0x0800bf77
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bf64:	2300      	movs	r3, #0
 800bf66:	73fb      	strb	r3, [r7, #15]
    break;
 800bf68:	e00b      	b.n	800bf82 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bf6a:	2303      	movs	r3, #3
 800bf6c:	73fb      	strb	r3, [r7, #15]
    break;
 800bf6e:	e008      	b.n	800bf82 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bf70:	2301      	movs	r3, #1
 800bf72:	73fb      	strb	r3, [r7, #15]
    break;
 800bf74:	e005      	b.n	800bf82 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bf76:	2303      	movs	r3, #3
 800bf78:	73fb      	strb	r3, [r7, #15]
    break;
 800bf7a:	e002      	b.n	800bf82 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bf7c:	2303      	movs	r3, #3
 800bf7e:	73fb      	strb	r3, [r7, #15]
    break;
 800bf80:	bf00      	nop
  }
  return usb_status;
 800bf82:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf84:	4618      	mov	r0, r3
 800bf86:	3714      	adds	r7, #20
 800bf88:	46bd      	mov	sp, r7
 800bf8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf8e:	4770      	bx	lr

0800bf90 <__cvt>:
 800bf90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf94:	ec57 6b10 	vmov	r6, r7, d0
 800bf98:	2f00      	cmp	r7, #0
 800bf9a:	460c      	mov	r4, r1
 800bf9c:	4619      	mov	r1, r3
 800bf9e:	463b      	mov	r3, r7
 800bfa0:	bfbb      	ittet	lt
 800bfa2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800bfa6:	461f      	movlt	r7, r3
 800bfa8:	2300      	movge	r3, #0
 800bfaa:	232d      	movlt	r3, #45	@ 0x2d
 800bfac:	700b      	strb	r3, [r1, #0]
 800bfae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bfb0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800bfb4:	4691      	mov	r9, r2
 800bfb6:	f023 0820 	bic.w	r8, r3, #32
 800bfba:	bfbc      	itt	lt
 800bfbc:	4632      	movlt	r2, r6
 800bfbe:	4616      	movlt	r6, r2
 800bfc0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bfc4:	d005      	beq.n	800bfd2 <__cvt+0x42>
 800bfc6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800bfca:	d100      	bne.n	800bfce <__cvt+0x3e>
 800bfcc:	3401      	adds	r4, #1
 800bfce:	2102      	movs	r1, #2
 800bfd0:	e000      	b.n	800bfd4 <__cvt+0x44>
 800bfd2:	2103      	movs	r1, #3
 800bfd4:	ab03      	add	r3, sp, #12
 800bfd6:	9301      	str	r3, [sp, #4]
 800bfd8:	ab02      	add	r3, sp, #8
 800bfda:	9300      	str	r3, [sp, #0]
 800bfdc:	ec47 6b10 	vmov	d0, r6, r7
 800bfe0:	4653      	mov	r3, sl
 800bfe2:	4622      	mov	r2, r4
 800bfe4:	f000 ff88 	bl	800cef8 <_dtoa_r>
 800bfe8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800bfec:	4605      	mov	r5, r0
 800bfee:	d119      	bne.n	800c024 <__cvt+0x94>
 800bff0:	f019 0f01 	tst.w	r9, #1
 800bff4:	d00e      	beq.n	800c014 <__cvt+0x84>
 800bff6:	eb00 0904 	add.w	r9, r0, r4
 800bffa:	2200      	movs	r2, #0
 800bffc:	2300      	movs	r3, #0
 800bffe:	4630      	mov	r0, r6
 800c000:	4639      	mov	r1, r7
 800c002:	f7f4 fd69 	bl	8000ad8 <__aeabi_dcmpeq>
 800c006:	b108      	cbz	r0, 800c00c <__cvt+0x7c>
 800c008:	f8cd 900c 	str.w	r9, [sp, #12]
 800c00c:	2230      	movs	r2, #48	@ 0x30
 800c00e:	9b03      	ldr	r3, [sp, #12]
 800c010:	454b      	cmp	r3, r9
 800c012:	d31e      	bcc.n	800c052 <__cvt+0xc2>
 800c014:	9b03      	ldr	r3, [sp, #12]
 800c016:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c018:	1b5b      	subs	r3, r3, r5
 800c01a:	4628      	mov	r0, r5
 800c01c:	6013      	str	r3, [r2, #0]
 800c01e:	b004      	add	sp, #16
 800c020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c024:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c028:	eb00 0904 	add.w	r9, r0, r4
 800c02c:	d1e5      	bne.n	800bffa <__cvt+0x6a>
 800c02e:	7803      	ldrb	r3, [r0, #0]
 800c030:	2b30      	cmp	r3, #48	@ 0x30
 800c032:	d10a      	bne.n	800c04a <__cvt+0xba>
 800c034:	2200      	movs	r2, #0
 800c036:	2300      	movs	r3, #0
 800c038:	4630      	mov	r0, r6
 800c03a:	4639      	mov	r1, r7
 800c03c:	f7f4 fd4c 	bl	8000ad8 <__aeabi_dcmpeq>
 800c040:	b918      	cbnz	r0, 800c04a <__cvt+0xba>
 800c042:	f1c4 0401 	rsb	r4, r4, #1
 800c046:	f8ca 4000 	str.w	r4, [sl]
 800c04a:	f8da 3000 	ldr.w	r3, [sl]
 800c04e:	4499      	add	r9, r3
 800c050:	e7d3      	b.n	800bffa <__cvt+0x6a>
 800c052:	1c59      	adds	r1, r3, #1
 800c054:	9103      	str	r1, [sp, #12]
 800c056:	701a      	strb	r2, [r3, #0]
 800c058:	e7d9      	b.n	800c00e <__cvt+0x7e>

0800c05a <__exponent>:
 800c05a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c05c:	2900      	cmp	r1, #0
 800c05e:	bfba      	itte	lt
 800c060:	4249      	neglt	r1, r1
 800c062:	232d      	movlt	r3, #45	@ 0x2d
 800c064:	232b      	movge	r3, #43	@ 0x2b
 800c066:	2909      	cmp	r1, #9
 800c068:	7002      	strb	r2, [r0, #0]
 800c06a:	7043      	strb	r3, [r0, #1]
 800c06c:	dd29      	ble.n	800c0c2 <__exponent+0x68>
 800c06e:	f10d 0307 	add.w	r3, sp, #7
 800c072:	461d      	mov	r5, r3
 800c074:	270a      	movs	r7, #10
 800c076:	461a      	mov	r2, r3
 800c078:	fbb1 f6f7 	udiv	r6, r1, r7
 800c07c:	fb07 1416 	mls	r4, r7, r6, r1
 800c080:	3430      	adds	r4, #48	@ 0x30
 800c082:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c086:	460c      	mov	r4, r1
 800c088:	2c63      	cmp	r4, #99	@ 0x63
 800c08a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800c08e:	4631      	mov	r1, r6
 800c090:	dcf1      	bgt.n	800c076 <__exponent+0x1c>
 800c092:	3130      	adds	r1, #48	@ 0x30
 800c094:	1e94      	subs	r4, r2, #2
 800c096:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c09a:	1c41      	adds	r1, r0, #1
 800c09c:	4623      	mov	r3, r4
 800c09e:	42ab      	cmp	r3, r5
 800c0a0:	d30a      	bcc.n	800c0b8 <__exponent+0x5e>
 800c0a2:	f10d 0309 	add.w	r3, sp, #9
 800c0a6:	1a9b      	subs	r3, r3, r2
 800c0a8:	42ac      	cmp	r4, r5
 800c0aa:	bf88      	it	hi
 800c0ac:	2300      	movhi	r3, #0
 800c0ae:	3302      	adds	r3, #2
 800c0b0:	4403      	add	r3, r0
 800c0b2:	1a18      	subs	r0, r3, r0
 800c0b4:	b003      	add	sp, #12
 800c0b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c0b8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c0bc:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c0c0:	e7ed      	b.n	800c09e <__exponent+0x44>
 800c0c2:	2330      	movs	r3, #48	@ 0x30
 800c0c4:	3130      	adds	r1, #48	@ 0x30
 800c0c6:	7083      	strb	r3, [r0, #2]
 800c0c8:	70c1      	strb	r1, [r0, #3]
 800c0ca:	1d03      	adds	r3, r0, #4
 800c0cc:	e7f1      	b.n	800c0b2 <__exponent+0x58>
	...

0800c0d0 <_printf_float>:
 800c0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0d4:	b08d      	sub	sp, #52	@ 0x34
 800c0d6:	460c      	mov	r4, r1
 800c0d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c0dc:	4616      	mov	r6, r2
 800c0de:	461f      	mov	r7, r3
 800c0e0:	4605      	mov	r5, r0
 800c0e2:	f000 fdf9 	bl	800ccd8 <_localeconv_r>
 800c0e6:	6803      	ldr	r3, [r0, #0]
 800c0e8:	9304      	str	r3, [sp, #16]
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	f7f4 f8c8 	bl	8000280 <strlen>
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800c0f4:	f8d8 3000 	ldr.w	r3, [r8]
 800c0f8:	9005      	str	r0, [sp, #20]
 800c0fa:	3307      	adds	r3, #7
 800c0fc:	f023 0307 	bic.w	r3, r3, #7
 800c100:	f103 0208 	add.w	r2, r3, #8
 800c104:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c108:	f8d4 b000 	ldr.w	fp, [r4]
 800c10c:	f8c8 2000 	str.w	r2, [r8]
 800c110:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c114:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c118:	9307      	str	r3, [sp, #28]
 800c11a:	f8cd 8018 	str.w	r8, [sp, #24]
 800c11e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c122:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c126:	4b9c      	ldr	r3, [pc, #624]	@ (800c398 <_printf_float+0x2c8>)
 800c128:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c12c:	f7f4 fd06 	bl	8000b3c <__aeabi_dcmpun>
 800c130:	bb70      	cbnz	r0, 800c190 <_printf_float+0xc0>
 800c132:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c136:	4b98      	ldr	r3, [pc, #608]	@ (800c398 <_printf_float+0x2c8>)
 800c138:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c13c:	f7f4 fce0 	bl	8000b00 <__aeabi_dcmple>
 800c140:	bb30      	cbnz	r0, 800c190 <_printf_float+0xc0>
 800c142:	2200      	movs	r2, #0
 800c144:	2300      	movs	r3, #0
 800c146:	4640      	mov	r0, r8
 800c148:	4649      	mov	r1, r9
 800c14a:	f7f4 fccf 	bl	8000aec <__aeabi_dcmplt>
 800c14e:	b110      	cbz	r0, 800c156 <_printf_float+0x86>
 800c150:	232d      	movs	r3, #45	@ 0x2d
 800c152:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c156:	4a91      	ldr	r2, [pc, #580]	@ (800c39c <_printf_float+0x2cc>)
 800c158:	4b91      	ldr	r3, [pc, #580]	@ (800c3a0 <_printf_float+0x2d0>)
 800c15a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c15e:	bf8c      	ite	hi
 800c160:	4690      	movhi	r8, r2
 800c162:	4698      	movls	r8, r3
 800c164:	2303      	movs	r3, #3
 800c166:	6123      	str	r3, [r4, #16]
 800c168:	f02b 0304 	bic.w	r3, fp, #4
 800c16c:	6023      	str	r3, [r4, #0]
 800c16e:	f04f 0900 	mov.w	r9, #0
 800c172:	9700      	str	r7, [sp, #0]
 800c174:	4633      	mov	r3, r6
 800c176:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c178:	4621      	mov	r1, r4
 800c17a:	4628      	mov	r0, r5
 800c17c:	f000 f9d2 	bl	800c524 <_printf_common>
 800c180:	3001      	adds	r0, #1
 800c182:	f040 808d 	bne.w	800c2a0 <_printf_float+0x1d0>
 800c186:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c18a:	b00d      	add	sp, #52	@ 0x34
 800c18c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c190:	4642      	mov	r2, r8
 800c192:	464b      	mov	r3, r9
 800c194:	4640      	mov	r0, r8
 800c196:	4649      	mov	r1, r9
 800c198:	f7f4 fcd0 	bl	8000b3c <__aeabi_dcmpun>
 800c19c:	b140      	cbz	r0, 800c1b0 <_printf_float+0xe0>
 800c19e:	464b      	mov	r3, r9
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	bfbc      	itt	lt
 800c1a4:	232d      	movlt	r3, #45	@ 0x2d
 800c1a6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c1aa:	4a7e      	ldr	r2, [pc, #504]	@ (800c3a4 <_printf_float+0x2d4>)
 800c1ac:	4b7e      	ldr	r3, [pc, #504]	@ (800c3a8 <_printf_float+0x2d8>)
 800c1ae:	e7d4      	b.n	800c15a <_printf_float+0x8a>
 800c1b0:	6863      	ldr	r3, [r4, #4]
 800c1b2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c1b6:	9206      	str	r2, [sp, #24]
 800c1b8:	1c5a      	adds	r2, r3, #1
 800c1ba:	d13b      	bne.n	800c234 <_printf_float+0x164>
 800c1bc:	2306      	movs	r3, #6
 800c1be:	6063      	str	r3, [r4, #4]
 800c1c0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	6022      	str	r2, [r4, #0]
 800c1c8:	9303      	str	r3, [sp, #12]
 800c1ca:	ab0a      	add	r3, sp, #40	@ 0x28
 800c1cc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c1d0:	ab09      	add	r3, sp, #36	@ 0x24
 800c1d2:	9300      	str	r3, [sp, #0]
 800c1d4:	6861      	ldr	r1, [r4, #4]
 800c1d6:	ec49 8b10 	vmov	d0, r8, r9
 800c1da:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c1de:	4628      	mov	r0, r5
 800c1e0:	f7ff fed6 	bl	800bf90 <__cvt>
 800c1e4:	9b06      	ldr	r3, [sp, #24]
 800c1e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c1e8:	2b47      	cmp	r3, #71	@ 0x47
 800c1ea:	4680      	mov	r8, r0
 800c1ec:	d129      	bne.n	800c242 <_printf_float+0x172>
 800c1ee:	1cc8      	adds	r0, r1, #3
 800c1f0:	db02      	blt.n	800c1f8 <_printf_float+0x128>
 800c1f2:	6863      	ldr	r3, [r4, #4]
 800c1f4:	4299      	cmp	r1, r3
 800c1f6:	dd41      	ble.n	800c27c <_printf_float+0x1ac>
 800c1f8:	f1aa 0a02 	sub.w	sl, sl, #2
 800c1fc:	fa5f fa8a 	uxtb.w	sl, sl
 800c200:	3901      	subs	r1, #1
 800c202:	4652      	mov	r2, sl
 800c204:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c208:	9109      	str	r1, [sp, #36]	@ 0x24
 800c20a:	f7ff ff26 	bl	800c05a <__exponent>
 800c20e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c210:	1813      	adds	r3, r2, r0
 800c212:	2a01      	cmp	r2, #1
 800c214:	4681      	mov	r9, r0
 800c216:	6123      	str	r3, [r4, #16]
 800c218:	dc02      	bgt.n	800c220 <_printf_float+0x150>
 800c21a:	6822      	ldr	r2, [r4, #0]
 800c21c:	07d2      	lsls	r2, r2, #31
 800c21e:	d501      	bpl.n	800c224 <_printf_float+0x154>
 800c220:	3301      	adds	r3, #1
 800c222:	6123      	str	r3, [r4, #16]
 800c224:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d0a2      	beq.n	800c172 <_printf_float+0xa2>
 800c22c:	232d      	movs	r3, #45	@ 0x2d
 800c22e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c232:	e79e      	b.n	800c172 <_printf_float+0xa2>
 800c234:	9a06      	ldr	r2, [sp, #24]
 800c236:	2a47      	cmp	r2, #71	@ 0x47
 800c238:	d1c2      	bne.n	800c1c0 <_printf_float+0xf0>
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d1c0      	bne.n	800c1c0 <_printf_float+0xf0>
 800c23e:	2301      	movs	r3, #1
 800c240:	e7bd      	b.n	800c1be <_printf_float+0xee>
 800c242:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c246:	d9db      	bls.n	800c200 <_printf_float+0x130>
 800c248:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c24c:	d118      	bne.n	800c280 <_printf_float+0x1b0>
 800c24e:	2900      	cmp	r1, #0
 800c250:	6863      	ldr	r3, [r4, #4]
 800c252:	dd0b      	ble.n	800c26c <_printf_float+0x19c>
 800c254:	6121      	str	r1, [r4, #16]
 800c256:	b913      	cbnz	r3, 800c25e <_printf_float+0x18e>
 800c258:	6822      	ldr	r2, [r4, #0]
 800c25a:	07d0      	lsls	r0, r2, #31
 800c25c:	d502      	bpl.n	800c264 <_printf_float+0x194>
 800c25e:	3301      	adds	r3, #1
 800c260:	440b      	add	r3, r1
 800c262:	6123      	str	r3, [r4, #16]
 800c264:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c266:	f04f 0900 	mov.w	r9, #0
 800c26a:	e7db      	b.n	800c224 <_printf_float+0x154>
 800c26c:	b913      	cbnz	r3, 800c274 <_printf_float+0x1a4>
 800c26e:	6822      	ldr	r2, [r4, #0]
 800c270:	07d2      	lsls	r2, r2, #31
 800c272:	d501      	bpl.n	800c278 <_printf_float+0x1a8>
 800c274:	3302      	adds	r3, #2
 800c276:	e7f4      	b.n	800c262 <_printf_float+0x192>
 800c278:	2301      	movs	r3, #1
 800c27a:	e7f2      	b.n	800c262 <_printf_float+0x192>
 800c27c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c280:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c282:	4299      	cmp	r1, r3
 800c284:	db05      	blt.n	800c292 <_printf_float+0x1c2>
 800c286:	6823      	ldr	r3, [r4, #0]
 800c288:	6121      	str	r1, [r4, #16]
 800c28a:	07d8      	lsls	r0, r3, #31
 800c28c:	d5ea      	bpl.n	800c264 <_printf_float+0x194>
 800c28e:	1c4b      	adds	r3, r1, #1
 800c290:	e7e7      	b.n	800c262 <_printf_float+0x192>
 800c292:	2900      	cmp	r1, #0
 800c294:	bfd4      	ite	le
 800c296:	f1c1 0202 	rsble	r2, r1, #2
 800c29a:	2201      	movgt	r2, #1
 800c29c:	4413      	add	r3, r2
 800c29e:	e7e0      	b.n	800c262 <_printf_float+0x192>
 800c2a0:	6823      	ldr	r3, [r4, #0]
 800c2a2:	055a      	lsls	r2, r3, #21
 800c2a4:	d407      	bmi.n	800c2b6 <_printf_float+0x1e6>
 800c2a6:	6923      	ldr	r3, [r4, #16]
 800c2a8:	4642      	mov	r2, r8
 800c2aa:	4631      	mov	r1, r6
 800c2ac:	4628      	mov	r0, r5
 800c2ae:	47b8      	blx	r7
 800c2b0:	3001      	adds	r0, #1
 800c2b2:	d12b      	bne.n	800c30c <_printf_float+0x23c>
 800c2b4:	e767      	b.n	800c186 <_printf_float+0xb6>
 800c2b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c2ba:	f240 80dd 	bls.w	800c478 <_printf_float+0x3a8>
 800c2be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	f7f4 fc07 	bl	8000ad8 <__aeabi_dcmpeq>
 800c2ca:	2800      	cmp	r0, #0
 800c2cc:	d033      	beq.n	800c336 <_printf_float+0x266>
 800c2ce:	4a37      	ldr	r2, [pc, #220]	@ (800c3ac <_printf_float+0x2dc>)
 800c2d0:	2301      	movs	r3, #1
 800c2d2:	4631      	mov	r1, r6
 800c2d4:	4628      	mov	r0, r5
 800c2d6:	47b8      	blx	r7
 800c2d8:	3001      	adds	r0, #1
 800c2da:	f43f af54 	beq.w	800c186 <_printf_float+0xb6>
 800c2de:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c2e2:	4543      	cmp	r3, r8
 800c2e4:	db02      	blt.n	800c2ec <_printf_float+0x21c>
 800c2e6:	6823      	ldr	r3, [r4, #0]
 800c2e8:	07d8      	lsls	r0, r3, #31
 800c2ea:	d50f      	bpl.n	800c30c <_printf_float+0x23c>
 800c2ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c2f0:	4631      	mov	r1, r6
 800c2f2:	4628      	mov	r0, r5
 800c2f4:	47b8      	blx	r7
 800c2f6:	3001      	adds	r0, #1
 800c2f8:	f43f af45 	beq.w	800c186 <_printf_float+0xb6>
 800c2fc:	f04f 0900 	mov.w	r9, #0
 800c300:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c304:	f104 0a1a 	add.w	sl, r4, #26
 800c308:	45c8      	cmp	r8, r9
 800c30a:	dc09      	bgt.n	800c320 <_printf_float+0x250>
 800c30c:	6823      	ldr	r3, [r4, #0]
 800c30e:	079b      	lsls	r3, r3, #30
 800c310:	f100 8103 	bmi.w	800c51a <_printf_float+0x44a>
 800c314:	68e0      	ldr	r0, [r4, #12]
 800c316:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c318:	4298      	cmp	r0, r3
 800c31a:	bfb8      	it	lt
 800c31c:	4618      	movlt	r0, r3
 800c31e:	e734      	b.n	800c18a <_printf_float+0xba>
 800c320:	2301      	movs	r3, #1
 800c322:	4652      	mov	r2, sl
 800c324:	4631      	mov	r1, r6
 800c326:	4628      	mov	r0, r5
 800c328:	47b8      	blx	r7
 800c32a:	3001      	adds	r0, #1
 800c32c:	f43f af2b 	beq.w	800c186 <_printf_float+0xb6>
 800c330:	f109 0901 	add.w	r9, r9, #1
 800c334:	e7e8      	b.n	800c308 <_printf_float+0x238>
 800c336:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c338:	2b00      	cmp	r3, #0
 800c33a:	dc39      	bgt.n	800c3b0 <_printf_float+0x2e0>
 800c33c:	4a1b      	ldr	r2, [pc, #108]	@ (800c3ac <_printf_float+0x2dc>)
 800c33e:	2301      	movs	r3, #1
 800c340:	4631      	mov	r1, r6
 800c342:	4628      	mov	r0, r5
 800c344:	47b8      	blx	r7
 800c346:	3001      	adds	r0, #1
 800c348:	f43f af1d 	beq.w	800c186 <_printf_float+0xb6>
 800c34c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c350:	ea59 0303 	orrs.w	r3, r9, r3
 800c354:	d102      	bne.n	800c35c <_printf_float+0x28c>
 800c356:	6823      	ldr	r3, [r4, #0]
 800c358:	07d9      	lsls	r1, r3, #31
 800c35a:	d5d7      	bpl.n	800c30c <_printf_float+0x23c>
 800c35c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c360:	4631      	mov	r1, r6
 800c362:	4628      	mov	r0, r5
 800c364:	47b8      	blx	r7
 800c366:	3001      	adds	r0, #1
 800c368:	f43f af0d 	beq.w	800c186 <_printf_float+0xb6>
 800c36c:	f04f 0a00 	mov.w	sl, #0
 800c370:	f104 0b1a 	add.w	fp, r4, #26
 800c374:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c376:	425b      	negs	r3, r3
 800c378:	4553      	cmp	r3, sl
 800c37a:	dc01      	bgt.n	800c380 <_printf_float+0x2b0>
 800c37c:	464b      	mov	r3, r9
 800c37e:	e793      	b.n	800c2a8 <_printf_float+0x1d8>
 800c380:	2301      	movs	r3, #1
 800c382:	465a      	mov	r2, fp
 800c384:	4631      	mov	r1, r6
 800c386:	4628      	mov	r0, r5
 800c388:	47b8      	blx	r7
 800c38a:	3001      	adds	r0, #1
 800c38c:	f43f aefb 	beq.w	800c186 <_printf_float+0xb6>
 800c390:	f10a 0a01 	add.w	sl, sl, #1
 800c394:	e7ee      	b.n	800c374 <_printf_float+0x2a4>
 800c396:	bf00      	nop
 800c398:	7fefffff 	.word	0x7fefffff
 800c39c:	0800f1c6 	.word	0x0800f1c6
 800c3a0:	0800f1c2 	.word	0x0800f1c2
 800c3a4:	0800f1ce 	.word	0x0800f1ce
 800c3a8:	0800f1ca 	.word	0x0800f1ca
 800c3ac:	0800f1d2 	.word	0x0800f1d2
 800c3b0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c3b2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c3b6:	4553      	cmp	r3, sl
 800c3b8:	bfa8      	it	ge
 800c3ba:	4653      	movge	r3, sl
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	4699      	mov	r9, r3
 800c3c0:	dc36      	bgt.n	800c430 <_printf_float+0x360>
 800c3c2:	f04f 0b00 	mov.w	fp, #0
 800c3c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c3ca:	f104 021a 	add.w	r2, r4, #26
 800c3ce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c3d0:	9306      	str	r3, [sp, #24]
 800c3d2:	eba3 0309 	sub.w	r3, r3, r9
 800c3d6:	455b      	cmp	r3, fp
 800c3d8:	dc31      	bgt.n	800c43e <_printf_float+0x36e>
 800c3da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3dc:	459a      	cmp	sl, r3
 800c3de:	dc3a      	bgt.n	800c456 <_printf_float+0x386>
 800c3e0:	6823      	ldr	r3, [r4, #0]
 800c3e2:	07da      	lsls	r2, r3, #31
 800c3e4:	d437      	bmi.n	800c456 <_printf_float+0x386>
 800c3e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3e8:	ebaa 0903 	sub.w	r9, sl, r3
 800c3ec:	9b06      	ldr	r3, [sp, #24]
 800c3ee:	ebaa 0303 	sub.w	r3, sl, r3
 800c3f2:	4599      	cmp	r9, r3
 800c3f4:	bfa8      	it	ge
 800c3f6:	4699      	movge	r9, r3
 800c3f8:	f1b9 0f00 	cmp.w	r9, #0
 800c3fc:	dc33      	bgt.n	800c466 <_printf_float+0x396>
 800c3fe:	f04f 0800 	mov.w	r8, #0
 800c402:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c406:	f104 0b1a 	add.w	fp, r4, #26
 800c40a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c40c:	ebaa 0303 	sub.w	r3, sl, r3
 800c410:	eba3 0309 	sub.w	r3, r3, r9
 800c414:	4543      	cmp	r3, r8
 800c416:	f77f af79 	ble.w	800c30c <_printf_float+0x23c>
 800c41a:	2301      	movs	r3, #1
 800c41c:	465a      	mov	r2, fp
 800c41e:	4631      	mov	r1, r6
 800c420:	4628      	mov	r0, r5
 800c422:	47b8      	blx	r7
 800c424:	3001      	adds	r0, #1
 800c426:	f43f aeae 	beq.w	800c186 <_printf_float+0xb6>
 800c42a:	f108 0801 	add.w	r8, r8, #1
 800c42e:	e7ec      	b.n	800c40a <_printf_float+0x33a>
 800c430:	4642      	mov	r2, r8
 800c432:	4631      	mov	r1, r6
 800c434:	4628      	mov	r0, r5
 800c436:	47b8      	blx	r7
 800c438:	3001      	adds	r0, #1
 800c43a:	d1c2      	bne.n	800c3c2 <_printf_float+0x2f2>
 800c43c:	e6a3      	b.n	800c186 <_printf_float+0xb6>
 800c43e:	2301      	movs	r3, #1
 800c440:	4631      	mov	r1, r6
 800c442:	4628      	mov	r0, r5
 800c444:	9206      	str	r2, [sp, #24]
 800c446:	47b8      	blx	r7
 800c448:	3001      	adds	r0, #1
 800c44a:	f43f ae9c 	beq.w	800c186 <_printf_float+0xb6>
 800c44e:	9a06      	ldr	r2, [sp, #24]
 800c450:	f10b 0b01 	add.w	fp, fp, #1
 800c454:	e7bb      	b.n	800c3ce <_printf_float+0x2fe>
 800c456:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c45a:	4631      	mov	r1, r6
 800c45c:	4628      	mov	r0, r5
 800c45e:	47b8      	blx	r7
 800c460:	3001      	adds	r0, #1
 800c462:	d1c0      	bne.n	800c3e6 <_printf_float+0x316>
 800c464:	e68f      	b.n	800c186 <_printf_float+0xb6>
 800c466:	9a06      	ldr	r2, [sp, #24]
 800c468:	464b      	mov	r3, r9
 800c46a:	4442      	add	r2, r8
 800c46c:	4631      	mov	r1, r6
 800c46e:	4628      	mov	r0, r5
 800c470:	47b8      	blx	r7
 800c472:	3001      	adds	r0, #1
 800c474:	d1c3      	bne.n	800c3fe <_printf_float+0x32e>
 800c476:	e686      	b.n	800c186 <_printf_float+0xb6>
 800c478:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c47c:	f1ba 0f01 	cmp.w	sl, #1
 800c480:	dc01      	bgt.n	800c486 <_printf_float+0x3b6>
 800c482:	07db      	lsls	r3, r3, #31
 800c484:	d536      	bpl.n	800c4f4 <_printf_float+0x424>
 800c486:	2301      	movs	r3, #1
 800c488:	4642      	mov	r2, r8
 800c48a:	4631      	mov	r1, r6
 800c48c:	4628      	mov	r0, r5
 800c48e:	47b8      	blx	r7
 800c490:	3001      	adds	r0, #1
 800c492:	f43f ae78 	beq.w	800c186 <_printf_float+0xb6>
 800c496:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c49a:	4631      	mov	r1, r6
 800c49c:	4628      	mov	r0, r5
 800c49e:	47b8      	blx	r7
 800c4a0:	3001      	adds	r0, #1
 800c4a2:	f43f ae70 	beq.w	800c186 <_printf_float+0xb6>
 800c4a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c4b2:	f7f4 fb11 	bl	8000ad8 <__aeabi_dcmpeq>
 800c4b6:	b9c0      	cbnz	r0, 800c4ea <_printf_float+0x41a>
 800c4b8:	4653      	mov	r3, sl
 800c4ba:	f108 0201 	add.w	r2, r8, #1
 800c4be:	4631      	mov	r1, r6
 800c4c0:	4628      	mov	r0, r5
 800c4c2:	47b8      	blx	r7
 800c4c4:	3001      	adds	r0, #1
 800c4c6:	d10c      	bne.n	800c4e2 <_printf_float+0x412>
 800c4c8:	e65d      	b.n	800c186 <_printf_float+0xb6>
 800c4ca:	2301      	movs	r3, #1
 800c4cc:	465a      	mov	r2, fp
 800c4ce:	4631      	mov	r1, r6
 800c4d0:	4628      	mov	r0, r5
 800c4d2:	47b8      	blx	r7
 800c4d4:	3001      	adds	r0, #1
 800c4d6:	f43f ae56 	beq.w	800c186 <_printf_float+0xb6>
 800c4da:	f108 0801 	add.w	r8, r8, #1
 800c4de:	45d0      	cmp	r8, sl
 800c4e0:	dbf3      	blt.n	800c4ca <_printf_float+0x3fa>
 800c4e2:	464b      	mov	r3, r9
 800c4e4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c4e8:	e6df      	b.n	800c2aa <_printf_float+0x1da>
 800c4ea:	f04f 0800 	mov.w	r8, #0
 800c4ee:	f104 0b1a 	add.w	fp, r4, #26
 800c4f2:	e7f4      	b.n	800c4de <_printf_float+0x40e>
 800c4f4:	2301      	movs	r3, #1
 800c4f6:	4642      	mov	r2, r8
 800c4f8:	e7e1      	b.n	800c4be <_printf_float+0x3ee>
 800c4fa:	2301      	movs	r3, #1
 800c4fc:	464a      	mov	r2, r9
 800c4fe:	4631      	mov	r1, r6
 800c500:	4628      	mov	r0, r5
 800c502:	47b8      	blx	r7
 800c504:	3001      	adds	r0, #1
 800c506:	f43f ae3e 	beq.w	800c186 <_printf_float+0xb6>
 800c50a:	f108 0801 	add.w	r8, r8, #1
 800c50e:	68e3      	ldr	r3, [r4, #12]
 800c510:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c512:	1a5b      	subs	r3, r3, r1
 800c514:	4543      	cmp	r3, r8
 800c516:	dcf0      	bgt.n	800c4fa <_printf_float+0x42a>
 800c518:	e6fc      	b.n	800c314 <_printf_float+0x244>
 800c51a:	f04f 0800 	mov.w	r8, #0
 800c51e:	f104 0919 	add.w	r9, r4, #25
 800c522:	e7f4      	b.n	800c50e <_printf_float+0x43e>

0800c524 <_printf_common>:
 800c524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c528:	4616      	mov	r6, r2
 800c52a:	4698      	mov	r8, r3
 800c52c:	688a      	ldr	r2, [r1, #8]
 800c52e:	690b      	ldr	r3, [r1, #16]
 800c530:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c534:	4293      	cmp	r3, r2
 800c536:	bfb8      	it	lt
 800c538:	4613      	movlt	r3, r2
 800c53a:	6033      	str	r3, [r6, #0]
 800c53c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c540:	4607      	mov	r7, r0
 800c542:	460c      	mov	r4, r1
 800c544:	b10a      	cbz	r2, 800c54a <_printf_common+0x26>
 800c546:	3301      	adds	r3, #1
 800c548:	6033      	str	r3, [r6, #0]
 800c54a:	6823      	ldr	r3, [r4, #0]
 800c54c:	0699      	lsls	r1, r3, #26
 800c54e:	bf42      	ittt	mi
 800c550:	6833      	ldrmi	r3, [r6, #0]
 800c552:	3302      	addmi	r3, #2
 800c554:	6033      	strmi	r3, [r6, #0]
 800c556:	6825      	ldr	r5, [r4, #0]
 800c558:	f015 0506 	ands.w	r5, r5, #6
 800c55c:	d106      	bne.n	800c56c <_printf_common+0x48>
 800c55e:	f104 0a19 	add.w	sl, r4, #25
 800c562:	68e3      	ldr	r3, [r4, #12]
 800c564:	6832      	ldr	r2, [r6, #0]
 800c566:	1a9b      	subs	r3, r3, r2
 800c568:	42ab      	cmp	r3, r5
 800c56a:	dc26      	bgt.n	800c5ba <_printf_common+0x96>
 800c56c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c570:	6822      	ldr	r2, [r4, #0]
 800c572:	3b00      	subs	r3, #0
 800c574:	bf18      	it	ne
 800c576:	2301      	movne	r3, #1
 800c578:	0692      	lsls	r2, r2, #26
 800c57a:	d42b      	bmi.n	800c5d4 <_printf_common+0xb0>
 800c57c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c580:	4641      	mov	r1, r8
 800c582:	4638      	mov	r0, r7
 800c584:	47c8      	blx	r9
 800c586:	3001      	adds	r0, #1
 800c588:	d01e      	beq.n	800c5c8 <_printf_common+0xa4>
 800c58a:	6823      	ldr	r3, [r4, #0]
 800c58c:	6922      	ldr	r2, [r4, #16]
 800c58e:	f003 0306 	and.w	r3, r3, #6
 800c592:	2b04      	cmp	r3, #4
 800c594:	bf02      	ittt	eq
 800c596:	68e5      	ldreq	r5, [r4, #12]
 800c598:	6833      	ldreq	r3, [r6, #0]
 800c59a:	1aed      	subeq	r5, r5, r3
 800c59c:	68a3      	ldr	r3, [r4, #8]
 800c59e:	bf0c      	ite	eq
 800c5a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c5a4:	2500      	movne	r5, #0
 800c5a6:	4293      	cmp	r3, r2
 800c5a8:	bfc4      	itt	gt
 800c5aa:	1a9b      	subgt	r3, r3, r2
 800c5ac:	18ed      	addgt	r5, r5, r3
 800c5ae:	2600      	movs	r6, #0
 800c5b0:	341a      	adds	r4, #26
 800c5b2:	42b5      	cmp	r5, r6
 800c5b4:	d11a      	bne.n	800c5ec <_printf_common+0xc8>
 800c5b6:	2000      	movs	r0, #0
 800c5b8:	e008      	b.n	800c5cc <_printf_common+0xa8>
 800c5ba:	2301      	movs	r3, #1
 800c5bc:	4652      	mov	r2, sl
 800c5be:	4641      	mov	r1, r8
 800c5c0:	4638      	mov	r0, r7
 800c5c2:	47c8      	blx	r9
 800c5c4:	3001      	adds	r0, #1
 800c5c6:	d103      	bne.n	800c5d0 <_printf_common+0xac>
 800c5c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c5cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5d0:	3501      	adds	r5, #1
 800c5d2:	e7c6      	b.n	800c562 <_printf_common+0x3e>
 800c5d4:	18e1      	adds	r1, r4, r3
 800c5d6:	1c5a      	adds	r2, r3, #1
 800c5d8:	2030      	movs	r0, #48	@ 0x30
 800c5da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c5de:	4422      	add	r2, r4
 800c5e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c5e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c5e8:	3302      	adds	r3, #2
 800c5ea:	e7c7      	b.n	800c57c <_printf_common+0x58>
 800c5ec:	2301      	movs	r3, #1
 800c5ee:	4622      	mov	r2, r4
 800c5f0:	4641      	mov	r1, r8
 800c5f2:	4638      	mov	r0, r7
 800c5f4:	47c8      	blx	r9
 800c5f6:	3001      	adds	r0, #1
 800c5f8:	d0e6      	beq.n	800c5c8 <_printf_common+0xa4>
 800c5fa:	3601      	adds	r6, #1
 800c5fc:	e7d9      	b.n	800c5b2 <_printf_common+0x8e>
	...

0800c600 <_printf_i>:
 800c600:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c604:	7e0f      	ldrb	r7, [r1, #24]
 800c606:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c608:	2f78      	cmp	r7, #120	@ 0x78
 800c60a:	4691      	mov	r9, r2
 800c60c:	4680      	mov	r8, r0
 800c60e:	460c      	mov	r4, r1
 800c610:	469a      	mov	sl, r3
 800c612:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c616:	d807      	bhi.n	800c628 <_printf_i+0x28>
 800c618:	2f62      	cmp	r7, #98	@ 0x62
 800c61a:	d80a      	bhi.n	800c632 <_printf_i+0x32>
 800c61c:	2f00      	cmp	r7, #0
 800c61e:	f000 80d1 	beq.w	800c7c4 <_printf_i+0x1c4>
 800c622:	2f58      	cmp	r7, #88	@ 0x58
 800c624:	f000 80b8 	beq.w	800c798 <_printf_i+0x198>
 800c628:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c62c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c630:	e03a      	b.n	800c6a8 <_printf_i+0xa8>
 800c632:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c636:	2b15      	cmp	r3, #21
 800c638:	d8f6      	bhi.n	800c628 <_printf_i+0x28>
 800c63a:	a101      	add	r1, pc, #4	@ (adr r1, 800c640 <_printf_i+0x40>)
 800c63c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c640:	0800c699 	.word	0x0800c699
 800c644:	0800c6ad 	.word	0x0800c6ad
 800c648:	0800c629 	.word	0x0800c629
 800c64c:	0800c629 	.word	0x0800c629
 800c650:	0800c629 	.word	0x0800c629
 800c654:	0800c629 	.word	0x0800c629
 800c658:	0800c6ad 	.word	0x0800c6ad
 800c65c:	0800c629 	.word	0x0800c629
 800c660:	0800c629 	.word	0x0800c629
 800c664:	0800c629 	.word	0x0800c629
 800c668:	0800c629 	.word	0x0800c629
 800c66c:	0800c7ab 	.word	0x0800c7ab
 800c670:	0800c6d7 	.word	0x0800c6d7
 800c674:	0800c765 	.word	0x0800c765
 800c678:	0800c629 	.word	0x0800c629
 800c67c:	0800c629 	.word	0x0800c629
 800c680:	0800c7cd 	.word	0x0800c7cd
 800c684:	0800c629 	.word	0x0800c629
 800c688:	0800c6d7 	.word	0x0800c6d7
 800c68c:	0800c629 	.word	0x0800c629
 800c690:	0800c629 	.word	0x0800c629
 800c694:	0800c76d 	.word	0x0800c76d
 800c698:	6833      	ldr	r3, [r6, #0]
 800c69a:	1d1a      	adds	r2, r3, #4
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	6032      	str	r2, [r6, #0]
 800c6a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c6a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c6a8:	2301      	movs	r3, #1
 800c6aa:	e09c      	b.n	800c7e6 <_printf_i+0x1e6>
 800c6ac:	6833      	ldr	r3, [r6, #0]
 800c6ae:	6820      	ldr	r0, [r4, #0]
 800c6b0:	1d19      	adds	r1, r3, #4
 800c6b2:	6031      	str	r1, [r6, #0]
 800c6b4:	0606      	lsls	r6, r0, #24
 800c6b6:	d501      	bpl.n	800c6bc <_printf_i+0xbc>
 800c6b8:	681d      	ldr	r5, [r3, #0]
 800c6ba:	e003      	b.n	800c6c4 <_printf_i+0xc4>
 800c6bc:	0645      	lsls	r5, r0, #25
 800c6be:	d5fb      	bpl.n	800c6b8 <_printf_i+0xb8>
 800c6c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c6c4:	2d00      	cmp	r5, #0
 800c6c6:	da03      	bge.n	800c6d0 <_printf_i+0xd0>
 800c6c8:	232d      	movs	r3, #45	@ 0x2d
 800c6ca:	426d      	negs	r5, r5
 800c6cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c6d0:	4858      	ldr	r0, [pc, #352]	@ (800c834 <_printf_i+0x234>)
 800c6d2:	230a      	movs	r3, #10
 800c6d4:	e011      	b.n	800c6fa <_printf_i+0xfa>
 800c6d6:	6821      	ldr	r1, [r4, #0]
 800c6d8:	6833      	ldr	r3, [r6, #0]
 800c6da:	0608      	lsls	r0, r1, #24
 800c6dc:	f853 5b04 	ldr.w	r5, [r3], #4
 800c6e0:	d402      	bmi.n	800c6e8 <_printf_i+0xe8>
 800c6e2:	0649      	lsls	r1, r1, #25
 800c6e4:	bf48      	it	mi
 800c6e6:	b2ad      	uxthmi	r5, r5
 800c6e8:	2f6f      	cmp	r7, #111	@ 0x6f
 800c6ea:	4852      	ldr	r0, [pc, #328]	@ (800c834 <_printf_i+0x234>)
 800c6ec:	6033      	str	r3, [r6, #0]
 800c6ee:	bf14      	ite	ne
 800c6f0:	230a      	movne	r3, #10
 800c6f2:	2308      	moveq	r3, #8
 800c6f4:	2100      	movs	r1, #0
 800c6f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c6fa:	6866      	ldr	r6, [r4, #4]
 800c6fc:	60a6      	str	r6, [r4, #8]
 800c6fe:	2e00      	cmp	r6, #0
 800c700:	db05      	blt.n	800c70e <_printf_i+0x10e>
 800c702:	6821      	ldr	r1, [r4, #0]
 800c704:	432e      	orrs	r6, r5
 800c706:	f021 0104 	bic.w	r1, r1, #4
 800c70a:	6021      	str	r1, [r4, #0]
 800c70c:	d04b      	beq.n	800c7a6 <_printf_i+0x1a6>
 800c70e:	4616      	mov	r6, r2
 800c710:	fbb5 f1f3 	udiv	r1, r5, r3
 800c714:	fb03 5711 	mls	r7, r3, r1, r5
 800c718:	5dc7      	ldrb	r7, [r0, r7]
 800c71a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c71e:	462f      	mov	r7, r5
 800c720:	42bb      	cmp	r3, r7
 800c722:	460d      	mov	r5, r1
 800c724:	d9f4      	bls.n	800c710 <_printf_i+0x110>
 800c726:	2b08      	cmp	r3, #8
 800c728:	d10b      	bne.n	800c742 <_printf_i+0x142>
 800c72a:	6823      	ldr	r3, [r4, #0]
 800c72c:	07df      	lsls	r7, r3, #31
 800c72e:	d508      	bpl.n	800c742 <_printf_i+0x142>
 800c730:	6923      	ldr	r3, [r4, #16]
 800c732:	6861      	ldr	r1, [r4, #4]
 800c734:	4299      	cmp	r1, r3
 800c736:	bfde      	ittt	le
 800c738:	2330      	movle	r3, #48	@ 0x30
 800c73a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c73e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c742:	1b92      	subs	r2, r2, r6
 800c744:	6122      	str	r2, [r4, #16]
 800c746:	f8cd a000 	str.w	sl, [sp]
 800c74a:	464b      	mov	r3, r9
 800c74c:	aa03      	add	r2, sp, #12
 800c74e:	4621      	mov	r1, r4
 800c750:	4640      	mov	r0, r8
 800c752:	f7ff fee7 	bl	800c524 <_printf_common>
 800c756:	3001      	adds	r0, #1
 800c758:	d14a      	bne.n	800c7f0 <_printf_i+0x1f0>
 800c75a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c75e:	b004      	add	sp, #16
 800c760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c764:	6823      	ldr	r3, [r4, #0]
 800c766:	f043 0320 	orr.w	r3, r3, #32
 800c76a:	6023      	str	r3, [r4, #0]
 800c76c:	4832      	ldr	r0, [pc, #200]	@ (800c838 <_printf_i+0x238>)
 800c76e:	2778      	movs	r7, #120	@ 0x78
 800c770:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c774:	6823      	ldr	r3, [r4, #0]
 800c776:	6831      	ldr	r1, [r6, #0]
 800c778:	061f      	lsls	r7, r3, #24
 800c77a:	f851 5b04 	ldr.w	r5, [r1], #4
 800c77e:	d402      	bmi.n	800c786 <_printf_i+0x186>
 800c780:	065f      	lsls	r7, r3, #25
 800c782:	bf48      	it	mi
 800c784:	b2ad      	uxthmi	r5, r5
 800c786:	6031      	str	r1, [r6, #0]
 800c788:	07d9      	lsls	r1, r3, #31
 800c78a:	bf44      	itt	mi
 800c78c:	f043 0320 	orrmi.w	r3, r3, #32
 800c790:	6023      	strmi	r3, [r4, #0]
 800c792:	b11d      	cbz	r5, 800c79c <_printf_i+0x19c>
 800c794:	2310      	movs	r3, #16
 800c796:	e7ad      	b.n	800c6f4 <_printf_i+0xf4>
 800c798:	4826      	ldr	r0, [pc, #152]	@ (800c834 <_printf_i+0x234>)
 800c79a:	e7e9      	b.n	800c770 <_printf_i+0x170>
 800c79c:	6823      	ldr	r3, [r4, #0]
 800c79e:	f023 0320 	bic.w	r3, r3, #32
 800c7a2:	6023      	str	r3, [r4, #0]
 800c7a4:	e7f6      	b.n	800c794 <_printf_i+0x194>
 800c7a6:	4616      	mov	r6, r2
 800c7a8:	e7bd      	b.n	800c726 <_printf_i+0x126>
 800c7aa:	6833      	ldr	r3, [r6, #0]
 800c7ac:	6825      	ldr	r5, [r4, #0]
 800c7ae:	6961      	ldr	r1, [r4, #20]
 800c7b0:	1d18      	adds	r0, r3, #4
 800c7b2:	6030      	str	r0, [r6, #0]
 800c7b4:	062e      	lsls	r6, r5, #24
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	d501      	bpl.n	800c7be <_printf_i+0x1be>
 800c7ba:	6019      	str	r1, [r3, #0]
 800c7bc:	e002      	b.n	800c7c4 <_printf_i+0x1c4>
 800c7be:	0668      	lsls	r0, r5, #25
 800c7c0:	d5fb      	bpl.n	800c7ba <_printf_i+0x1ba>
 800c7c2:	8019      	strh	r1, [r3, #0]
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	6123      	str	r3, [r4, #16]
 800c7c8:	4616      	mov	r6, r2
 800c7ca:	e7bc      	b.n	800c746 <_printf_i+0x146>
 800c7cc:	6833      	ldr	r3, [r6, #0]
 800c7ce:	1d1a      	adds	r2, r3, #4
 800c7d0:	6032      	str	r2, [r6, #0]
 800c7d2:	681e      	ldr	r6, [r3, #0]
 800c7d4:	6862      	ldr	r2, [r4, #4]
 800c7d6:	2100      	movs	r1, #0
 800c7d8:	4630      	mov	r0, r6
 800c7da:	f7f3 fd01 	bl	80001e0 <memchr>
 800c7de:	b108      	cbz	r0, 800c7e4 <_printf_i+0x1e4>
 800c7e0:	1b80      	subs	r0, r0, r6
 800c7e2:	6060      	str	r0, [r4, #4]
 800c7e4:	6863      	ldr	r3, [r4, #4]
 800c7e6:	6123      	str	r3, [r4, #16]
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c7ee:	e7aa      	b.n	800c746 <_printf_i+0x146>
 800c7f0:	6923      	ldr	r3, [r4, #16]
 800c7f2:	4632      	mov	r2, r6
 800c7f4:	4649      	mov	r1, r9
 800c7f6:	4640      	mov	r0, r8
 800c7f8:	47d0      	blx	sl
 800c7fa:	3001      	adds	r0, #1
 800c7fc:	d0ad      	beq.n	800c75a <_printf_i+0x15a>
 800c7fe:	6823      	ldr	r3, [r4, #0]
 800c800:	079b      	lsls	r3, r3, #30
 800c802:	d413      	bmi.n	800c82c <_printf_i+0x22c>
 800c804:	68e0      	ldr	r0, [r4, #12]
 800c806:	9b03      	ldr	r3, [sp, #12]
 800c808:	4298      	cmp	r0, r3
 800c80a:	bfb8      	it	lt
 800c80c:	4618      	movlt	r0, r3
 800c80e:	e7a6      	b.n	800c75e <_printf_i+0x15e>
 800c810:	2301      	movs	r3, #1
 800c812:	4632      	mov	r2, r6
 800c814:	4649      	mov	r1, r9
 800c816:	4640      	mov	r0, r8
 800c818:	47d0      	blx	sl
 800c81a:	3001      	adds	r0, #1
 800c81c:	d09d      	beq.n	800c75a <_printf_i+0x15a>
 800c81e:	3501      	adds	r5, #1
 800c820:	68e3      	ldr	r3, [r4, #12]
 800c822:	9903      	ldr	r1, [sp, #12]
 800c824:	1a5b      	subs	r3, r3, r1
 800c826:	42ab      	cmp	r3, r5
 800c828:	dcf2      	bgt.n	800c810 <_printf_i+0x210>
 800c82a:	e7eb      	b.n	800c804 <_printf_i+0x204>
 800c82c:	2500      	movs	r5, #0
 800c82e:	f104 0619 	add.w	r6, r4, #25
 800c832:	e7f5      	b.n	800c820 <_printf_i+0x220>
 800c834:	0800f1d4 	.word	0x0800f1d4
 800c838:	0800f1e5 	.word	0x0800f1e5

0800c83c <std>:
 800c83c:	2300      	movs	r3, #0
 800c83e:	b510      	push	{r4, lr}
 800c840:	4604      	mov	r4, r0
 800c842:	e9c0 3300 	strd	r3, r3, [r0]
 800c846:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c84a:	6083      	str	r3, [r0, #8]
 800c84c:	8181      	strh	r1, [r0, #12]
 800c84e:	6643      	str	r3, [r0, #100]	@ 0x64
 800c850:	81c2      	strh	r2, [r0, #14]
 800c852:	6183      	str	r3, [r0, #24]
 800c854:	4619      	mov	r1, r3
 800c856:	2208      	movs	r2, #8
 800c858:	305c      	adds	r0, #92	@ 0x5c
 800c85a:	f000 fa35 	bl	800ccc8 <memset>
 800c85e:	4b0d      	ldr	r3, [pc, #52]	@ (800c894 <std+0x58>)
 800c860:	6263      	str	r3, [r4, #36]	@ 0x24
 800c862:	4b0d      	ldr	r3, [pc, #52]	@ (800c898 <std+0x5c>)
 800c864:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c866:	4b0d      	ldr	r3, [pc, #52]	@ (800c89c <std+0x60>)
 800c868:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c86a:	4b0d      	ldr	r3, [pc, #52]	@ (800c8a0 <std+0x64>)
 800c86c:	6323      	str	r3, [r4, #48]	@ 0x30
 800c86e:	4b0d      	ldr	r3, [pc, #52]	@ (800c8a4 <std+0x68>)
 800c870:	6224      	str	r4, [r4, #32]
 800c872:	429c      	cmp	r4, r3
 800c874:	d006      	beq.n	800c884 <std+0x48>
 800c876:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c87a:	4294      	cmp	r4, r2
 800c87c:	d002      	beq.n	800c884 <std+0x48>
 800c87e:	33d0      	adds	r3, #208	@ 0xd0
 800c880:	429c      	cmp	r4, r3
 800c882:	d105      	bne.n	800c890 <std+0x54>
 800c884:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c888:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c88c:	f000 ba98 	b.w	800cdc0 <__retarget_lock_init_recursive>
 800c890:	bd10      	pop	{r4, pc}
 800c892:	bf00      	nop
 800c894:	0800caa1 	.word	0x0800caa1
 800c898:	0800cac3 	.word	0x0800cac3
 800c89c:	0800cafb 	.word	0x0800cafb
 800c8a0:	0800cb1f 	.word	0x0800cb1f
 800c8a4:	200020ac 	.word	0x200020ac

0800c8a8 <stdio_exit_handler>:
 800c8a8:	4a02      	ldr	r2, [pc, #8]	@ (800c8b4 <stdio_exit_handler+0xc>)
 800c8aa:	4903      	ldr	r1, [pc, #12]	@ (800c8b8 <stdio_exit_handler+0x10>)
 800c8ac:	4803      	ldr	r0, [pc, #12]	@ (800c8bc <stdio_exit_handler+0x14>)
 800c8ae:	f000 b869 	b.w	800c984 <_fwalk_sglue>
 800c8b2:	bf00      	nop
 800c8b4:	20000104 	.word	0x20000104
 800c8b8:	0800e9c9 	.word	0x0800e9c9
 800c8bc:	20000114 	.word	0x20000114

0800c8c0 <cleanup_stdio>:
 800c8c0:	6841      	ldr	r1, [r0, #4]
 800c8c2:	4b0c      	ldr	r3, [pc, #48]	@ (800c8f4 <cleanup_stdio+0x34>)
 800c8c4:	4299      	cmp	r1, r3
 800c8c6:	b510      	push	{r4, lr}
 800c8c8:	4604      	mov	r4, r0
 800c8ca:	d001      	beq.n	800c8d0 <cleanup_stdio+0x10>
 800c8cc:	f002 f87c 	bl	800e9c8 <_fflush_r>
 800c8d0:	68a1      	ldr	r1, [r4, #8]
 800c8d2:	4b09      	ldr	r3, [pc, #36]	@ (800c8f8 <cleanup_stdio+0x38>)
 800c8d4:	4299      	cmp	r1, r3
 800c8d6:	d002      	beq.n	800c8de <cleanup_stdio+0x1e>
 800c8d8:	4620      	mov	r0, r4
 800c8da:	f002 f875 	bl	800e9c8 <_fflush_r>
 800c8de:	68e1      	ldr	r1, [r4, #12]
 800c8e0:	4b06      	ldr	r3, [pc, #24]	@ (800c8fc <cleanup_stdio+0x3c>)
 800c8e2:	4299      	cmp	r1, r3
 800c8e4:	d004      	beq.n	800c8f0 <cleanup_stdio+0x30>
 800c8e6:	4620      	mov	r0, r4
 800c8e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c8ec:	f002 b86c 	b.w	800e9c8 <_fflush_r>
 800c8f0:	bd10      	pop	{r4, pc}
 800c8f2:	bf00      	nop
 800c8f4:	200020ac 	.word	0x200020ac
 800c8f8:	20002114 	.word	0x20002114
 800c8fc:	2000217c 	.word	0x2000217c

0800c900 <global_stdio_init.part.0>:
 800c900:	b510      	push	{r4, lr}
 800c902:	4b0b      	ldr	r3, [pc, #44]	@ (800c930 <global_stdio_init.part.0+0x30>)
 800c904:	4c0b      	ldr	r4, [pc, #44]	@ (800c934 <global_stdio_init.part.0+0x34>)
 800c906:	4a0c      	ldr	r2, [pc, #48]	@ (800c938 <global_stdio_init.part.0+0x38>)
 800c908:	601a      	str	r2, [r3, #0]
 800c90a:	4620      	mov	r0, r4
 800c90c:	2200      	movs	r2, #0
 800c90e:	2104      	movs	r1, #4
 800c910:	f7ff ff94 	bl	800c83c <std>
 800c914:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c918:	2201      	movs	r2, #1
 800c91a:	2109      	movs	r1, #9
 800c91c:	f7ff ff8e 	bl	800c83c <std>
 800c920:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c924:	2202      	movs	r2, #2
 800c926:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c92a:	2112      	movs	r1, #18
 800c92c:	f7ff bf86 	b.w	800c83c <std>
 800c930:	200021e4 	.word	0x200021e4
 800c934:	200020ac 	.word	0x200020ac
 800c938:	0800c8a9 	.word	0x0800c8a9

0800c93c <__sfp_lock_acquire>:
 800c93c:	4801      	ldr	r0, [pc, #4]	@ (800c944 <__sfp_lock_acquire+0x8>)
 800c93e:	f000 ba40 	b.w	800cdc2 <__retarget_lock_acquire_recursive>
 800c942:	bf00      	nop
 800c944:	200021ed 	.word	0x200021ed

0800c948 <__sfp_lock_release>:
 800c948:	4801      	ldr	r0, [pc, #4]	@ (800c950 <__sfp_lock_release+0x8>)
 800c94a:	f000 ba3b 	b.w	800cdc4 <__retarget_lock_release_recursive>
 800c94e:	bf00      	nop
 800c950:	200021ed 	.word	0x200021ed

0800c954 <__sinit>:
 800c954:	b510      	push	{r4, lr}
 800c956:	4604      	mov	r4, r0
 800c958:	f7ff fff0 	bl	800c93c <__sfp_lock_acquire>
 800c95c:	6a23      	ldr	r3, [r4, #32]
 800c95e:	b11b      	cbz	r3, 800c968 <__sinit+0x14>
 800c960:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c964:	f7ff bff0 	b.w	800c948 <__sfp_lock_release>
 800c968:	4b04      	ldr	r3, [pc, #16]	@ (800c97c <__sinit+0x28>)
 800c96a:	6223      	str	r3, [r4, #32]
 800c96c:	4b04      	ldr	r3, [pc, #16]	@ (800c980 <__sinit+0x2c>)
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	2b00      	cmp	r3, #0
 800c972:	d1f5      	bne.n	800c960 <__sinit+0xc>
 800c974:	f7ff ffc4 	bl	800c900 <global_stdio_init.part.0>
 800c978:	e7f2      	b.n	800c960 <__sinit+0xc>
 800c97a:	bf00      	nop
 800c97c:	0800c8c1 	.word	0x0800c8c1
 800c980:	200021e4 	.word	0x200021e4

0800c984 <_fwalk_sglue>:
 800c984:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c988:	4607      	mov	r7, r0
 800c98a:	4688      	mov	r8, r1
 800c98c:	4614      	mov	r4, r2
 800c98e:	2600      	movs	r6, #0
 800c990:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c994:	f1b9 0901 	subs.w	r9, r9, #1
 800c998:	d505      	bpl.n	800c9a6 <_fwalk_sglue+0x22>
 800c99a:	6824      	ldr	r4, [r4, #0]
 800c99c:	2c00      	cmp	r4, #0
 800c99e:	d1f7      	bne.n	800c990 <_fwalk_sglue+0xc>
 800c9a0:	4630      	mov	r0, r6
 800c9a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9a6:	89ab      	ldrh	r3, [r5, #12]
 800c9a8:	2b01      	cmp	r3, #1
 800c9aa:	d907      	bls.n	800c9bc <_fwalk_sglue+0x38>
 800c9ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c9b0:	3301      	adds	r3, #1
 800c9b2:	d003      	beq.n	800c9bc <_fwalk_sglue+0x38>
 800c9b4:	4629      	mov	r1, r5
 800c9b6:	4638      	mov	r0, r7
 800c9b8:	47c0      	blx	r8
 800c9ba:	4306      	orrs	r6, r0
 800c9bc:	3568      	adds	r5, #104	@ 0x68
 800c9be:	e7e9      	b.n	800c994 <_fwalk_sglue+0x10>

0800c9c0 <iprintf>:
 800c9c0:	b40f      	push	{r0, r1, r2, r3}
 800c9c2:	b507      	push	{r0, r1, r2, lr}
 800c9c4:	4906      	ldr	r1, [pc, #24]	@ (800c9e0 <iprintf+0x20>)
 800c9c6:	ab04      	add	r3, sp, #16
 800c9c8:	6808      	ldr	r0, [r1, #0]
 800c9ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800c9ce:	6881      	ldr	r1, [r0, #8]
 800c9d0:	9301      	str	r3, [sp, #4]
 800c9d2:	f001 fe5d 	bl	800e690 <_vfiprintf_r>
 800c9d6:	b003      	add	sp, #12
 800c9d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c9dc:	b004      	add	sp, #16
 800c9de:	4770      	bx	lr
 800c9e0:	20000110 	.word	0x20000110

0800c9e4 <_puts_r>:
 800c9e4:	6a03      	ldr	r3, [r0, #32]
 800c9e6:	b570      	push	{r4, r5, r6, lr}
 800c9e8:	6884      	ldr	r4, [r0, #8]
 800c9ea:	4605      	mov	r5, r0
 800c9ec:	460e      	mov	r6, r1
 800c9ee:	b90b      	cbnz	r3, 800c9f4 <_puts_r+0x10>
 800c9f0:	f7ff ffb0 	bl	800c954 <__sinit>
 800c9f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c9f6:	07db      	lsls	r3, r3, #31
 800c9f8:	d405      	bmi.n	800ca06 <_puts_r+0x22>
 800c9fa:	89a3      	ldrh	r3, [r4, #12]
 800c9fc:	0598      	lsls	r0, r3, #22
 800c9fe:	d402      	bmi.n	800ca06 <_puts_r+0x22>
 800ca00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ca02:	f000 f9de 	bl	800cdc2 <__retarget_lock_acquire_recursive>
 800ca06:	89a3      	ldrh	r3, [r4, #12]
 800ca08:	0719      	lsls	r1, r3, #28
 800ca0a:	d502      	bpl.n	800ca12 <_puts_r+0x2e>
 800ca0c:	6923      	ldr	r3, [r4, #16]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d135      	bne.n	800ca7e <_puts_r+0x9a>
 800ca12:	4621      	mov	r1, r4
 800ca14:	4628      	mov	r0, r5
 800ca16:	f000 f901 	bl	800cc1c <__swsetup_r>
 800ca1a:	b380      	cbz	r0, 800ca7e <_puts_r+0x9a>
 800ca1c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800ca20:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ca22:	07da      	lsls	r2, r3, #31
 800ca24:	d405      	bmi.n	800ca32 <_puts_r+0x4e>
 800ca26:	89a3      	ldrh	r3, [r4, #12]
 800ca28:	059b      	lsls	r3, r3, #22
 800ca2a:	d402      	bmi.n	800ca32 <_puts_r+0x4e>
 800ca2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ca2e:	f000 f9c9 	bl	800cdc4 <__retarget_lock_release_recursive>
 800ca32:	4628      	mov	r0, r5
 800ca34:	bd70      	pop	{r4, r5, r6, pc}
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	da04      	bge.n	800ca44 <_puts_r+0x60>
 800ca3a:	69a2      	ldr	r2, [r4, #24]
 800ca3c:	429a      	cmp	r2, r3
 800ca3e:	dc17      	bgt.n	800ca70 <_puts_r+0x8c>
 800ca40:	290a      	cmp	r1, #10
 800ca42:	d015      	beq.n	800ca70 <_puts_r+0x8c>
 800ca44:	6823      	ldr	r3, [r4, #0]
 800ca46:	1c5a      	adds	r2, r3, #1
 800ca48:	6022      	str	r2, [r4, #0]
 800ca4a:	7019      	strb	r1, [r3, #0]
 800ca4c:	68a3      	ldr	r3, [r4, #8]
 800ca4e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ca52:	3b01      	subs	r3, #1
 800ca54:	60a3      	str	r3, [r4, #8]
 800ca56:	2900      	cmp	r1, #0
 800ca58:	d1ed      	bne.n	800ca36 <_puts_r+0x52>
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	da11      	bge.n	800ca82 <_puts_r+0x9e>
 800ca5e:	4622      	mov	r2, r4
 800ca60:	210a      	movs	r1, #10
 800ca62:	4628      	mov	r0, r5
 800ca64:	f000 f89c 	bl	800cba0 <__swbuf_r>
 800ca68:	3001      	adds	r0, #1
 800ca6a:	d0d7      	beq.n	800ca1c <_puts_r+0x38>
 800ca6c:	250a      	movs	r5, #10
 800ca6e:	e7d7      	b.n	800ca20 <_puts_r+0x3c>
 800ca70:	4622      	mov	r2, r4
 800ca72:	4628      	mov	r0, r5
 800ca74:	f000 f894 	bl	800cba0 <__swbuf_r>
 800ca78:	3001      	adds	r0, #1
 800ca7a:	d1e7      	bne.n	800ca4c <_puts_r+0x68>
 800ca7c:	e7ce      	b.n	800ca1c <_puts_r+0x38>
 800ca7e:	3e01      	subs	r6, #1
 800ca80:	e7e4      	b.n	800ca4c <_puts_r+0x68>
 800ca82:	6823      	ldr	r3, [r4, #0]
 800ca84:	1c5a      	adds	r2, r3, #1
 800ca86:	6022      	str	r2, [r4, #0]
 800ca88:	220a      	movs	r2, #10
 800ca8a:	701a      	strb	r2, [r3, #0]
 800ca8c:	e7ee      	b.n	800ca6c <_puts_r+0x88>
	...

0800ca90 <puts>:
 800ca90:	4b02      	ldr	r3, [pc, #8]	@ (800ca9c <puts+0xc>)
 800ca92:	4601      	mov	r1, r0
 800ca94:	6818      	ldr	r0, [r3, #0]
 800ca96:	f7ff bfa5 	b.w	800c9e4 <_puts_r>
 800ca9a:	bf00      	nop
 800ca9c:	20000110 	.word	0x20000110

0800caa0 <__sread>:
 800caa0:	b510      	push	{r4, lr}
 800caa2:	460c      	mov	r4, r1
 800caa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800caa8:	f000 f93c 	bl	800cd24 <_read_r>
 800caac:	2800      	cmp	r0, #0
 800caae:	bfab      	itete	ge
 800cab0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cab2:	89a3      	ldrhlt	r3, [r4, #12]
 800cab4:	181b      	addge	r3, r3, r0
 800cab6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800caba:	bfac      	ite	ge
 800cabc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cabe:	81a3      	strhlt	r3, [r4, #12]
 800cac0:	bd10      	pop	{r4, pc}

0800cac2 <__swrite>:
 800cac2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cac6:	461f      	mov	r7, r3
 800cac8:	898b      	ldrh	r3, [r1, #12]
 800caca:	05db      	lsls	r3, r3, #23
 800cacc:	4605      	mov	r5, r0
 800cace:	460c      	mov	r4, r1
 800cad0:	4616      	mov	r6, r2
 800cad2:	d505      	bpl.n	800cae0 <__swrite+0x1e>
 800cad4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cad8:	2302      	movs	r3, #2
 800cada:	2200      	movs	r2, #0
 800cadc:	f000 f910 	bl	800cd00 <_lseek_r>
 800cae0:	89a3      	ldrh	r3, [r4, #12]
 800cae2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cae6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800caea:	81a3      	strh	r3, [r4, #12]
 800caec:	4632      	mov	r2, r6
 800caee:	463b      	mov	r3, r7
 800caf0:	4628      	mov	r0, r5
 800caf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800caf6:	f000 b927 	b.w	800cd48 <_write_r>

0800cafa <__sseek>:
 800cafa:	b510      	push	{r4, lr}
 800cafc:	460c      	mov	r4, r1
 800cafe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb02:	f000 f8fd 	bl	800cd00 <_lseek_r>
 800cb06:	1c43      	adds	r3, r0, #1
 800cb08:	89a3      	ldrh	r3, [r4, #12]
 800cb0a:	bf15      	itete	ne
 800cb0c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cb0e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cb12:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cb16:	81a3      	strheq	r3, [r4, #12]
 800cb18:	bf18      	it	ne
 800cb1a:	81a3      	strhne	r3, [r4, #12]
 800cb1c:	bd10      	pop	{r4, pc}

0800cb1e <__sclose>:
 800cb1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb22:	f000 b8dd 	b.w	800cce0 <_close_r>

0800cb26 <_vsniprintf_r>:
 800cb26:	b530      	push	{r4, r5, lr}
 800cb28:	4614      	mov	r4, r2
 800cb2a:	2c00      	cmp	r4, #0
 800cb2c:	b09b      	sub	sp, #108	@ 0x6c
 800cb2e:	4605      	mov	r5, r0
 800cb30:	461a      	mov	r2, r3
 800cb32:	da05      	bge.n	800cb40 <_vsniprintf_r+0x1a>
 800cb34:	238b      	movs	r3, #139	@ 0x8b
 800cb36:	6003      	str	r3, [r0, #0]
 800cb38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cb3c:	b01b      	add	sp, #108	@ 0x6c
 800cb3e:	bd30      	pop	{r4, r5, pc}
 800cb40:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800cb44:	f8ad 300c 	strh.w	r3, [sp, #12]
 800cb48:	f04f 0300 	mov.w	r3, #0
 800cb4c:	9319      	str	r3, [sp, #100]	@ 0x64
 800cb4e:	bf14      	ite	ne
 800cb50:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800cb54:	4623      	moveq	r3, r4
 800cb56:	9302      	str	r3, [sp, #8]
 800cb58:	9305      	str	r3, [sp, #20]
 800cb5a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800cb5e:	9100      	str	r1, [sp, #0]
 800cb60:	9104      	str	r1, [sp, #16]
 800cb62:	f8ad 300e 	strh.w	r3, [sp, #14]
 800cb66:	4669      	mov	r1, sp
 800cb68:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800cb6a:	f001 fc6b 	bl	800e444 <_svfiprintf_r>
 800cb6e:	1c43      	adds	r3, r0, #1
 800cb70:	bfbc      	itt	lt
 800cb72:	238b      	movlt	r3, #139	@ 0x8b
 800cb74:	602b      	strlt	r3, [r5, #0]
 800cb76:	2c00      	cmp	r4, #0
 800cb78:	d0e0      	beq.n	800cb3c <_vsniprintf_r+0x16>
 800cb7a:	9b00      	ldr	r3, [sp, #0]
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	701a      	strb	r2, [r3, #0]
 800cb80:	e7dc      	b.n	800cb3c <_vsniprintf_r+0x16>
	...

0800cb84 <vsniprintf>:
 800cb84:	b507      	push	{r0, r1, r2, lr}
 800cb86:	9300      	str	r3, [sp, #0]
 800cb88:	4613      	mov	r3, r2
 800cb8a:	460a      	mov	r2, r1
 800cb8c:	4601      	mov	r1, r0
 800cb8e:	4803      	ldr	r0, [pc, #12]	@ (800cb9c <vsniprintf+0x18>)
 800cb90:	6800      	ldr	r0, [r0, #0]
 800cb92:	f7ff ffc8 	bl	800cb26 <_vsniprintf_r>
 800cb96:	b003      	add	sp, #12
 800cb98:	f85d fb04 	ldr.w	pc, [sp], #4
 800cb9c:	20000110 	.word	0x20000110

0800cba0 <__swbuf_r>:
 800cba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cba2:	460e      	mov	r6, r1
 800cba4:	4614      	mov	r4, r2
 800cba6:	4605      	mov	r5, r0
 800cba8:	b118      	cbz	r0, 800cbb2 <__swbuf_r+0x12>
 800cbaa:	6a03      	ldr	r3, [r0, #32]
 800cbac:	b90b      	cbnz	r3, 800cbb2 <__swbuf_r+0x12>
 800cbae:	f7ff fed1 	bl	800c954 <__sinit>
 800cbb2:	69a3      	ldr	r3, [r4, #24]
 800cbb4:	60a3      	str	r3, [r4, #8]
 800cbb6:	89a3      	ldrh	r3, [r4, #12]
 800cbb8:	071a      	lsls	r2, r3, #28
 800cbba:	d501      	bpl.n	800cbc0 <__swbuf_r+0x20>
 800cbbc:	6923      	ldr	r3, [r4, #16]
 800cbbe:	b943      	cbnz	r3, 800cbd2 <__swbuf_r+0x32>
 800cbc0:	4621      	mov	r1, r4
 800cbc2:	4628      	mov	r0, r5
 800cbc4:	f000 f82a 	bl	800cc1c <__swsetup_r>
 800cbc8:	b118      	cbz	r0, 800cbd2 <__swbuf_r+0x32>
 800cbca:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800cbce:	4638      	mov	r0, r7
 800cbd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbd2:	6823      	ldr	r3, [r4, #0]
 800cbd4:	6922      	ldr	r2, [r4, #16]
 800cbd6:	1a98      	subs	r0, r3, r2
 800cbd8:	6963      	ldr	r3, [r4, #20]
 800cbda:	b2f6      	uxtb	r6, r6
 800cbdc:	4283      	cmp	r3, r0
 800cbde:	4637      	mov	r7, r6
 800cbe0:	dc05      	bgt.n	800cbee <__swbuf_r+0x4e>
 800cbe2:	4621      	mov	r1, r4
 800cbe4:	4628      	mov	r0, r5
 800cbe6:	f001 feef 	bl	800e9c8 <_fflush_r>
 800cbea:	2800      	cmp	r0, #0
 800cbec:	d1ed      	bne.n	800cbca <__swbuf_r+0x2a>
 800cbee:	68a3      	ldr	r3, [r4, #8]
 800cbf0:	3b01      	subs	r3, #1
 800cbf2:	60a3      	str	r3, [r4, #8]
 800cbf4:	6823      	ldr	r3, [r4, #0]
 800cbf6:	1c5a      	adds	r2, r3, #1
 800cbf8:	6022      	str	r2, [r4, #0]
 800cbfa:	701e      	strb	r6, [r3, #0]
 800cbfc:	6962      	ldr	r2, [r4, #20]
 800cbfe:	1c43      	adds	r3, r0, #1
 800cc00:	429a      	cmp	r2, r3
 800cc02:	d004      	beq.n	800cc0e <__swbuf_r+0x6e>
 800cc04:	89a3      	ldrh	r3, [r4, #12]
 800cc06:	07db      	lsls	r3, r3, #31
 800cc08:	d5e1      	bpl.n	800cbce <__swbuf_r+0x2e>
 800cc0a:	2e0a      	cmp	r6, #10
 800cc0c:	d1df      	bne.n	800cbce <__swbuf_r+0x2e>
 800cc0e:	4621      	mov	r1, r4
 800cc10:	4628      	mov	r0, r5
 800cc12:	f001 fed9 	bl	800e9c8 <_fflush_r>
 800cc16:	2800      	cmp	r0, #0
 800cc18:	d0d9      	beq.n	800cbce <__swbuf_r+0x2e>
 800cc1a:	e7d6      	b.n	800cbca <__swbuf_r+0x2a>

0800cc1c <__swsetup_r>:
 800cc1c:	b538      	push	{r3, r4, r5, lr}
 800cc1e:	4b29      	ldr	r3, [pc, #164]	@ (800ccc4 <__swsetup_r+0xa8>)
 800cc20:	4605      	mov	r5, r0
 800cc22:	6818      	ldr	r0, [r3, #0]
 800cc24:	460c      	mov	r4, r1
 800cc26:	b118      	cbz	r0, 800cc30 <__swsetup_r+0x14>
 800cc28:	6a03      	ldr	r3, [r0, #32]
 800cc2a:	b90b      	cbnz	r3, 800cc30 <__swsetup_r+0x14>
 800cc2c:	f7ff fe92 	bl	800c954 <__sinit>
 800cc30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc34:	0719      	lsls	r1, r3, #28
 800cc36:	d422      	bmi.n	800cc7e <__swsetup_r+0x62>
 800cc38:	06da      	lsls	r2, r3, #27
 800cc3a:	d407      	bmi.n	800cc4c <__swsetup_r+0x30>
 800cc3c:	2209      	movs	r2, #9
 800cc3e:	602a      	str	r2, [r5, #0]
 800cc40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc44:	81a3      	strh	r3, [r4, #12]
 800cc46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cc4a:	e033      	b.n	800ccb4 <__swsetup_r+0x98>
 800cc4c:	0758      	lsls	r0, r3, #29
 800cc4e:	d512      	bpl.n	800cc76 <__swsetup_r+0x5a>
 800cc50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cc52:	b141      	cbz	r1, 800cc66 <__swsetup_r+0x4a>
 800cc54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cc58:	4299      	cmp	r1, r3
 800cc5a:	d002      	beq.n	800cc62 <__swsetup_r+0x46>
 800cc5c:	4628      	mov	r0, r5
 800cc5e:	f000 ff1b 	bl	800da98 <_free_r>
 800cc62:	2300      	movs	r3, #0
 800cc64:	6363      	str	r3, [r4, #52]	@ 0x34
 800cc66:	89a3      	ldrh	r3, [r4, #12]
 800cc68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cc6c:	81a3      	strh	r3, [r4, #12]
 800cc6e:	2300      	movs	r3, #0
 800cc70:	6063      	str	r3, [r4, #4]
 800cc72:	6923      	ldr	r3, [r4, #16]
 800cc74:	6023      	str	r3, [r4, #0]
 800cc76:	89a3      	ldrh	r3, [r4, #12]
 800cc78:	f043 0308 	orr.w	r3, r3, #8
 800cc7c:	81a3      	strh	r3, [r4, #12]
 800cc7e:	6923      	ldr	r3, [r4, #16]
 800cc80:	b94b      	cbnz	r3, 800cc96 <__swsetup_r+0x7a>
 800cc82:	89a3      	ldrh	r3, [r4, #12]
 800cc84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cc88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cc8c:	d003      	beq.n	800cc96 <__swsetup_r+0x7a>
 800cc8e:	4621      	mov	r1, r4
 800cc90:	4628      	mov	r0, r5
 800cc92:	f001 fee7 	bl	800ea64 <__smakebuf_r>
 800cc96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc9a:	f013 0201 	ands.w	r2, r3, #1
 800cc9e:	d00a      	beq.n	800ccb6 <__swsetup_r+0x9a>
 800cca0:	2200      	movs	r2, #0
 800cca2:	60a2      	str	r2, [r4, #8]
 800cca4:	6962      	ldr	r2, [r4, #20]
 800cca6:	4252      	negs	r2, r2
 800cca8:	61a2      	str	r2, [r4, #24]
 800ccaa:	6922      	ldr	r2, [r4, #16]
 800ccac:	b942      	cbnz	r2, 800ccc0 <__swsetup_r+0xa4>
 800ccae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ccb2:	d1c5      	bne.n	800cc40 <__swsetup_r+0x24>
 800ccb4:	bd38      	pop	{r3, r4, r5, pc}
 800ccb6:	0799      	lsls	r1, r3, #30
 800ccb8:	bf58      	it	pl
 800ccba:	6962      	ldrpl	r2, [r4, #20]
 800ccbc:	60a2      	str	r2, [r4, #8]
 800ccbe:	e7f4      	b.n	800ccaa <__swsetup_r+0x8e>
 800ccc0:	2000      	movs	r0, #0
 800ccc2:	e7f7      	b.n	800ccb4 <__swsetup_r+0x98>
 800ccc4:	20000110 	.word	0x20000110

0800ccc8 <memset>:
 800ccc8:	4402      	add	r2, r0
 800ccca:	4603      	mov	r3, r0
 800cccc:	4293      	cmp	r3, r2
 800ccce:	d100      	bne.n	800ccd2 <memset+0xa>
 800ccd0:	4770      	bx	lr
 800ccd2:	f803 1b01 	strb.w	r1, [r3], #1
 800ccd6:	e7f9      	b.n	800cccc <memset+0x4>

0800ccd8 <_localeconv_r>:
 800ccd8:	4800      	ldr	r0, [pc, #0]	@ (800ccdc <_localeconv_r+0x4>)
 800ccda:	4770      	bx	lr
 800ccdc:	20000250 	.word	0x20000250

0800cce0 <_close_r>:
 800cce0:	b538      	push	{r3, r4, r5, lr}
 800cce2:	4d06      	ldr	r5, [pc, #24]	@ (800ccfc <_close_r+0x1c>)
 800cce4:	2300      	movs	r3, #0
 800cce6:	4604      	mov	r4, r0
 800cce8:	4608      	mov	r0, r1
 800ccea:	602b      	str	r3, [r5, #0]
 800ccec:	f7f4 ff8e 	bl	8001c0c <_close>
 800ccf0:	1c43      	adds	r3, r0, #1
 800ccf2:	d102      	bne.n	800ccfa <_close_r+0x1a>
 800ccf4:	682b      	ldr	r3, [r5, #0]
 800ccf6:	b103      	cbz	r3, 800ccfa <_close_r+0x1a>
 800ccf8:	6023      	str	r3, [r4, #0]
 800ccfa:	bd38      	pop	{r3, r4, r5, pc}
 800ccfc:	200021e8 	.word	0x200021e8

0800cd00 <_lseek_r>:
 800cd00:	b538      	push	{r3, r4, r5, lr}
 800cd02:	4d07      	ldr	r5, [pc, #28]	@ (800cd20 <_lseek_r+0x20>)
 800cd04:	4604      	mov	r4, r0
 800cd06:	4608      	mov	r0, r1
 800cd08:	4611      	mov	r1, r2
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	602a      	str	r2, [r5, #0]
 800cd0e:	461a      	mov	r2, r3
 800cd10:	f7f4 ffa3 	bl	8001c5a <_lseek>
 800cd14:	1c43      	adds	r3, r0, #1
 800cd16:	d102      	bne.n	800cd1e <_lseek_r+0x1e>
 800cd18:	682b      	ldr	r3, [r5, #0]
 800cd1a:	b103      	cbz	r3, 800cd1e <_lseek_r+0x1e>
 800cd1c:	6023      	str	r3, [r4, #0]
 800cd1e:	bd38      	pop	{r3, r4, r5, pc}
 800cd20:	200021e8 	.word	0x200021e8

0800cd24 <_read_r>:
 800cd24:	b538      	push	{r3, r4, r5, lr}
 800cd26:	4d07      	ldr	r5, [pc, #28]	@ (800cd44 <_read_r+0x20>)
 800cd28:	4604      	mov	r4, r0
 800cd2a:	4608      	mov	r0, r1
 800cd2c:	4611      	mov	r1, r2
 800cd2e:	2200      	movs	r2, #0
 800cd30:	602a      	str	r2, [r5, #0]
 800cd32:	461a      	mov	r2, r3
 800cd34:	f7f4 ff31 	bl	8001b9a <_read>
 800cd38:	1c43      	adds	r3, r0, #1
 800cd3a:	d102      	bne.n	800cd42 <_read_r+0x1e>
 800cd3c:	682b      	ldr	r3, [r5, #0]
 800cd3e:	b103      	cbz	r3, 800cd42 <_read_r+0x1e>
 800cd40:	6023      	str	r3, [r4, #0]
 800cd42:	bd38      	pop	{r3, r4, r5, pc}
 800cd44:	200021e8 	.word	0x200021e8

0800cd48 <_write_r>:
 800cd48:	b538      	push	{r3, r4, r5, lr}
 800cd4a:	4d07      	ldr	r5, [pc, #28]	@ (800cd68 <_write_r+0x20>)
 800cd4c:	4604      	mov	r4, r0
 800cd4e:	4608      	mov	r0, r1
 800cd50:	4611      	mov	r1, r2
 800cd52:	2200      	movs	r2, #0
 800cd54:	602a      	str	r2, [r5, #0]
 800cd56:	461a      	mov	r2, r3
 800cd58:	f7f4 ff3c 	bl	8001bd4 <_write>
 800cd5c:	1c43      	adds	r3, r0, #1
 800cd5e:	d102      	bne.n	800cd66 <_write_r+0x1e>
 800cd60:	682b      	ldr	r3, [r5, #0]
 800cd62:	b103      	cbz	r3, 800cd66 <_write_r+0x1e>
 800cd64:	6023      	str	r3, [r4, #0]
 800cd66:	bd38      	pop	{r3, r4, r5, pc}
 800cd68:	200021e8 	.word	0x200021e8

0800cd6c <__errno>:
 800cd6c:	4b01      	ldr	r3, [pc, #4]	@ (800cd74 <__errno+0x8>)
 800cd6e:	6818      	ldr	r0, [r3, #0]
 800cd70:	4770      	bx	lr
 800cd72:	bf00      	nop
 800cd74:	20000110 	.word	0x20000110

0800cd78 <__libc_init_array>:
 800cd78:	b570      	push	{r4, r5, r6, lr}
 800cd7a:	4d0d      	ldr	r5, [pc, #52]	@ (800cdb0 <__libc_init_array+0x38>)
 800cd7c:	4c0d      	ldr	r4, [pc, #52]	@ (800cdb4 <__libc_init_array+0x3c>)
 800cd7e:	1b64      	subs	r4, r4, r5
 800cd80:	10a4      	asrs	r4, r4, #2
 800cd82:	2600      	movs	r6, #0
 800cd84:	42a6      	cmp	r6, r4
 800cd86:	d109      	bne.n	800cd9c <__libc_init_array+0x24>
 800cd88:	4d0b      	ldr	r5, [pc, #44]	@ (800cdb8 <__libc_init_array+0x40>)
 800cd8a:	4c0c      	ldr	r4, [pc, #48]	@ (800cdbc <__libc_init_array+0x44>)
 800cd8c:	f001 ffd8 	bl	800ed40 <_init>
 800cd90:	1b64      	subs	r4, r4, r5
 800cd92:	10a4      	asrs	r4, r4, #2
 800cd94:	2600      	movs	r6, #0
 800cd96:	42a6      	cmp	r6, r4
 800cd98:	d105      	bne.n	800cda6 <__libc_init_array+0x2e>
 800cd9a:	bd70      	pop	{r4, r5, r6, pc}
 800cd9c:	f855 3b04 	ldr.w	r3, [r5], #4
 800cda0:	4798      	blx	r3
 800cda2:	3601      	adds	r6, #1
 800cda4:	e7ee      	b.n	800cd84 <__libc_init_array+0xc>
 800cda6:	f855 3b04 	ldr.w	r3, [r5], #4
 800cdaa:	4798      	blx	r3
 800cdac:	3601      	adds	r6, #1
 800cdae:	e7f2      	b.n	800cd96 <__libc_init_array+0x1e>
 800cdb0:	0800f53c 	.word	0x0800f53c
 800cdb4:	0800f53c 	.word	0x0800f53c
 800cdb8:	0800f53c 	.word	0x0800f53c
 800cdbc:	0800f540 	.word	0x0800f540

0800cdc0 <__retarget_lock_init_recursive>:
 800cdc0:	4770      	bx	lr

0800cdc2 <__retarget_lock_acquire_recursive>:
 800cdc2:	4770      	bx	lr

0800cdc4 <__retarget_lock_release_recursive>:
 800cdc4:	4770      	bx	lr

0800cdc6 <memcpy>:
 800cdc6:	440a      	add	r2, r1
 800cdc8:	4291      	cmp	r1, r2
 800cdca:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800cdce:	d100      	bne.n	800cdd2 <memcpy+0xc>
 800cdd0:	4770      	bx	lr
 800cdd2:	b510      	push	{r4, lr}
 800cdd4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cdd8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cddc:	4291      	cmp	r1, r2
 800cdde:	d1f9      	bne.n	800cdd4 <memcpy+0xe>
 800cde0:	bd10      	pop	{r4, pc}

0800cde2 <quorem>:
 800cde2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cde6:	6903      	ldr	r3, [r0, #16]
 800cde8:	690c      	ldr	r4, [r1, #16]
 800cdea:	42a3      	cmp	r3, r4
 800cdec:	4607      	mov	r7, r0
 800cdee:	db7e      	blt.n	800ceee <quorem+0x10c>
 800cdf0:	3c01      	subs	r4, #1
 800cdf2:	f101 0814 	add.w	r8, r1, #20
 800cdf6:	00a3      	lsls	r3, r4, #2
 800cdf8:	f100 0514 	add.w	r5, r0, #20
 800cdfc:	9300      	str	r3, [sp, #0]
 800cdfe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ce02:	9301      	str	r3, [sp, #4]
 800ce04:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ce08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ce0c:	3301      	adds	r3, #1
 800ce0e:	429a      	cmp	r2, r3
 800ce10:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ce14:	fbb2 f6f3 	udiv	r6, r2, r3
 800ce18:	d32e      	bcc.n	800ce78 <quorem+0x96>
 800ce1a:	f04f 0a00 	mov.w	sl, #0
 800ce1e:	46c4      	mov	ip, r8
 800ce20:	46ae      	mov	lr, r5
 800ce22:	46d3      	mov	fp, sl
 800ce24:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ce28:	b298      	uxth	r0, r3
 800ce2a:	fb06 a000 	mla	r0, r6, r0, sl
 800ce2e:	0c02      	lsrs	r2, r0, #16
 800ce30:	0c1b      	lsrs	r3, r3, #16
 800ce32:	fb06 2303 	mla	r3, r6, r3, r2
 800ce36:	f8de 2000 	ldr.w	r2, [lr]
 800ce3a:	b280      	uxth	r0, r0
 800ce3c:	b292      	uxth	r2, r2
 800ce3e:	1a12      	subs	r2, r2, r0
 800ce40:	445a      	add	r2, fp
 800ce42:	f8de 0000 	ldr.w	r0, [lr]
 800ce46:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ce4a:	b29b      	uxth	r3, r3
 800ce4c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ce50:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ce54:	b292      	uxth	r2, r2
 800ce56:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ce5a:	45e1      	cmp	r9, ip
 800ce5c:	f84e 2b04 	str.w	r2, [lr], #4
 800ce60:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ce64:	d2de      	bcs.n	800ce24 <quorem+0x42>
 800ce66:	9b00      	ldr	r3, [sp, #0]
 800ce68:	58eb      	ldr	r3, [r5, r3]
 800ce6a:	b92b      	cbnz	r3, 800ce78 <quorem+0x96>
 800ce6c:	9b01      	ldr	r3, [sp, #4]
 800ce6e:	3b04      	subs	r3, #4
 800ce70:	429d      	cmp	r5, r3
 800ce72:	461a      	mov	r2, r3
 800ce74:	d32f      	bcc.n	800ced6 <quorem+0xf4>
 800ce76:	613c      	str	r4, [r7, #16]
 800ce78:	4638      	mov	r0, r7
 800ce7a:	f001 f97f 	bl	800e17c <__mcmp>
 800ce7e:	2800      	cmp	r0, #0
 800ce80:	db25      	blt.n	800cece <quorem+0xec>
 800ce82:	4629      	mov	r1, r5
 800ce84:	2000      	movs	r0, #0
 800ce86:	f858 2b04 	ldr.w	r2, [r8], #4
 800ce8a:	f8d1 c000 	ldr.w	ip, [r1]
 800ce8e:	fa1f fe82 	uxth.w	lr, r2
 800ce92:	fa1f f38c 	uxth.w	r3, ip
 800ce96:	eba3 030e 	sub.w	r3, r3, lr
 800ce9a:	4403      	add	r3, r0
 800ce9c:	0c12      	lsrs	r2, r2, #16
 800ce9e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800cea2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800cea6:	b29b      	uxth	r3, r3
 800cea8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ceac:	45c1      	cmp	r9, r8
 800ceae:	f841 3b04 	str.w	r3, [r1], #4
 800ceb2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ceb6:	d2e6      	bcs.n	800ce86 <quorem+0xa4>
 800ceb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cebc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cec0:	b922      	cbnz	r2, 800cecc <quorem+0xea>
 800cec2:	3b04      	subs	r3, #4
 800cec4:	429d      	cmp	r5, r3
 800cec6:	461a      	mov	r2, r3
 800cec8:	d30b      	bcc.n	800cee2 <quorem+0x100>
 800ceca:	613c      	str	r4, [r7, #16]
 800cecc:	3601      	adds	r6, #1
 800cece:	4630      	mov	r0, r6
 800ced0:	b003      	add	sp, #12
 800ced2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ced6:	6812      	ldr	r2, [r2, #0]
 800ced8:	3b04      	subs	r3, #4
 800ceda:	2a00      	cmp	r2, #0
 800cedc:	d1cb      	bne.n	800ce76 <quorem+0x94>
 800cede:	3c01      	subs	r4, #1
 800cee0:	e7c6      	b.n	800ce70 <quorem+0x8e>
 800cee2:	6812      	ldr	r2, [r2, #0]
 800cee4:	3b04      	subs	r3, #4
 800cee6:	2a00      	cmp	r2, #0
 800cee8:	d1ef      	bne.n	800ceca <quorem+0xe8>
 800ceea:	3c01      	subs	r4, #1
 800ceec:	e7ea      	b.n	800cec4 <quorem+0xe2>
 800ceee:	2000      	movs	r0, #0
 800cef0:	e7ee      	b.n	800ced0 <quorem+0xee>
 800cef2:	0000      	movs	r0, r0
 800cef4:	0000      	movs	r0, r0
	...

0800cef8 <_dtoa_r>:
 800cef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cefc:	69c7      	ldr	r7, [r0, #28]
 800cefe:	b097      	sub	sp, #92	@ 0x5c
 800cf00:	ed8d 0b04 	vstr	d0, [sp, #16]
 800cf04:	ec55 4b10 	vmov	r4, r5, d0
 800cf08:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800cf0a:	9107      	str	r1, [sp, #28]
 800cf0c:	4681      	mov	r9, r0
 800cf0e:	920c      	str	r2, [sp, #48]	@ 0x30
 800cf10:	9311      	str	r3, [sp, #68]	@ 0x44
 800cf12:	b97f      	cbnz	r7, 800cf34 <_dtoa_r+0x3c>
 800cf14:	2010      	movs	r0, #16
 800cf16:	f000 fe09 	bl	800db2c <malloc>
 800cf1a:	4602      	mov	r2, r0
 800cf1c:	f8c9 001c 	str.w	r0, [r9, #28]
 800cf20:	b920      	cbnz	r0, 800cf2c <_dtoa_r+0x34>
 800cf22:	4ba9      	ldr	r3, [pc, #676]	@ (800d1c8 <_dtoa_r+0x2d0>)
 800cf24:	21ef      	movs	r1, #239	@ 0xef
 800cf26:	48a9      	ldr	r0, [pc, #676]	@ (800d1cc <_dtoa_r+0x2d4>)
 800cf28:	f001 fe24 	bl	800eb74 <__assert_func>
 800cf2c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800cf30:	6007      	str	r7, [r0, #0]
 800cf32:	60c7      	str	r7, [r0, #12]
 800cf34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cf38:	6819      	ldr	r1, [r3, #0]
 800cf3a:	b159      	cbz	r1, 800cf54 <_dtoa_r+0x5c>
 800cf3c:	685a      	ldr	r2, [r3, #4]
 800cf3e:	604a      	str	r2, [r1, #4]
 800cf40:	2301      	movs	r3, #1
 800cf42:	4093      	lsls	r3, r2
 800cf44:	608b      	str	r3, [r1, #8]
 800cf46:	4648      	mov	r0, r9
 800cf48:	f000 fee6 	bl	800dd18 <_Bfree>
 800cf4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cf50:	2200      	movs	r2, #0
 800cf52:	601a      	str	r2, [r3, #0]
 800cf54:	1e2b      	subs	r3, r5, #0
 800cf56:	bfb9      	ittee	lt
 800cf58:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cf5c:	9305      	strlt	r3, [sp, #20]
 800cf5e:	2300      	movge	r3, #0
 800cf60:	6033      	strge	r3, [r6, #0]
 800cf62:	9f05      	ldr	r7, [sp, #20]
 800cf64:	4b9a      	ldr	r3, [pc, #616]	@ (800d1d0 <_dtoa_r+0x2d8>)
 800cf66:	bfbc      	itt	lt
 800cf68:	2201      	movlt	r2, #1
 800cf6a:	6032      	strlt	r2, [r6, #0]
 800cf6c:	43bb      	bics	r3, r7
 800cf6e:	d112      	bne.n	800cf96 <_dtoa_r+0x9e>
 800cf70:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cf72:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cf76:	6013      	str	r3, [r2, #0]
 800cf78:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cf7c:	4323      	orrs	r3, r4
 800cf7e:	f000 855a 	beq.w	800da36 <_dtoa_r+0xb3e>
 800cf82:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cf84:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d1e4 <_dtoa_r+0x2ec>
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	f000 855c 	beq.w	800da46 <_dtoa_r+0xb4e>
 800cf8e:	f10a 0303 	add.w	r3, sl, #3
 800cf92:	f000 bd56 	b.w	800da42 <_dtoa_r+0xb4a>
 800cf96:	ed9d 7b04 	vldr	d7, [sp, #16]
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	ec51 0b17 	vmov	r0, r1, d7
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800cfa6:	f7f3 fd97 	bl	8000ad8 <__aeabi_dcmpeq>
 800cfaa:	4680      	mov	r8, r0
 800cfac:	b158      	cbz	r0, 800cfc6 <_dtoa_r+0xce>
 800cfae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cfb0:	2301      	movs	r3, #1
 800cfb2:	6013      	str	r3, [r2, #0]
 800cfb4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cfb6:	b113      	cbz	r3, 800cfbe <_dtoa_r+0xc6>
 800cfb8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cfba:	4b86      	ldr	r3, [pc, #536]	@ (800d1d4 <_dtoa_r+0x2dc>)
 800cfbc:	6013      	str	r3, [r2, #0]
 800cfbe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800d1e8 <_dtoa_r+0x2f0>
 800cfc2:	f000 bd40 	b.w	800da46 <_dtoa_r+0xb4e>
 800cfc6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800cfca:	aa14      	add	r2, sp, #80	@ 0x50
 800cfcc:	a915      	add	r1, sp, #84	@ 0x54
 800cfce:	4648      	mov	r0, r9
 800cfd0:	f001 f984 	bl	800e2dc <__d2b>
 800cfd4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800cfd8:	9002      	str	r0, [sp, #8]
 800cfda:	2e00      	cmp	r6, #0
 800cfdc:	d078      	beq.n	800d0d0 <_dtoa_r+0x1d8>
 800cfde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cfe0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800cfe4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cfe8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cfec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800cff0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cff4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cff8:	4619      	mov	r1, r3
 800cffa:	2200      	movs	r2, #0
 800cffc:	4b76      	ldr	r3, [pc, #472]	@ (800d1d8 <_dtoa_r+0x2e0>)
 800cffe:	f7f3 f94b 	bl	8000298 <__aeabi_dsub>
 800d002:	a36b      	add	r3, pc, #428	@ (adr r3, 800d1b0 <_dtoa_r+0x2b8>)
 800d004:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d008:	f7f3 fafe 	bl	8000608 <__aeabi_dmul>
 800d00c:	a36a      	add	r3, pc, #424	@ (adr r3, 800d1b8 <_dtoa_r+0x2c0>)
 800d00e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d012:	f7f3 f943 	bl	800029c <__adddf3>
 800d016:	4604      	mov	r4, r0
 800d018:	4630      	mov	r0, r6
 800d01a:	460d      	mov	r5, r1
 800d01c:	f7f3 fa8a 	bl	8000534 <__aeabi_i2d>
 800d020:	a367      	add	r3, pc, #412	@ (adr r3, 800d1c0 <_dtoa_r+0x2c8>)
 800d022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d026:	f7f3 faef 	bl	8000608 <__aeabi_dmul>
 800d02a:	4602      	mov	r2, r0
 800d02c:	460b      	mov	r3, r1
 800d02e:	4620      	mov	r0, r4
 800d030:	4629      	mov	r1, r5
 800d032:	f7f3 f933 	bl	800029c <__adddf3>
 800d036:	4604      	mov	r4, r0
 800d038:	460d      	mov	r5, r1
 800d03a:	f7f3 fd95 	bl	8000b68 <__aeabi_d2iz>
 800d03e:	2200      	movs	r2, #0
 800d040:	4607      	mov	r7, r0
 800d042:	2300      	movs	r3, #0
 800d044:	4620      	mov	r0, r4
 800d046:	4629      	mov	r1, r5
 800d048:	f7f3 fd50 	bl	8000aec <__aeabi_dcmplt>
 800d04c:	b140      	cbz	r0, 800d060 <_dtoa_r+0x168>
 800d04e:	4638      	mov	r0, r7
 800d050:	f7f3 fa70 	bl	8000534 <__aeabi_i2d>
 800d054:	4622      	mov	r2, r4
 800d056:	462b      	mov	r3, r5
 800d058:	f7f3 fd3e 	bl	8000ad8 <__aeabi_dcmpeq>
 800d05c:	b900      	cbnz	r0, 800d060 <_dtoa_r+0x168>
 800d05e:	3f01      	subs	r7, #1
 800d060:	2f16      	cmp	r7, #22
 800d062:	d852      	bhi.n	800d10a <_dtoa_r+0x212>
 800d064:	4b5d      	ldr	r3, [pc, #372]	@ (800d1dc <_dtoa_r+0x2e4>)
 800d066:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d06e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d072:	f7f3 fd3b 	bl	8000aec <__aeabi_dcmplt>
 800d076:	2800      	cmp	r0, #0
 800d078:	d049      	beq.n	800d10e <_dtoa_r+0x216>
 800d07a:	3f01      	subs	r7, #1
 800d07c:	2300      	movs	r3, #0
 800d07e:	9310      	str	r3, [sp, #64]	@ 0x40
 800d080:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d082:	1b9b      	subs	r3, r3, r6
 800d084:	1e5a      	subs	r2, r3, #1
 800d086:	bf45      	ittet	mi
 800d088:	f1c3 0301 	rsbmi	r3, r3, #1
 800d08c:	9300      	strmi	r3, [sp, #0]
 800d08e:	2300      	movpl	r3, #0
 800d090:	2300      	movmi	r3, #0
 800d092:	9206      	str	r2, [sp, #24]
 800d094:	bf54      	ite	pl
 800d096:	9300      	strpl	r3, [sp, #0]
 800d098:	9306      	strmi	r3, [sp, #24]
 800d09a:	2f00      	cmp	r7, #0
 800d09c:	db39      	blt.n	800d112 <_dtoa_r+0x21a>
 800d09e:	9b06      	ldr	r3, [sp, #24]
 800d0a0:	970d      	str	r7, [sp, #52]	@ 0x34
 800d0a2:	443b      	add	r3, r7
 800d0a4:	9306      	str	r3, [sp, #24]
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	9308      	str	r3, [sp, #32]
 800d0aa:	9b07      	ldr	r3, [sp, #28]
 800d0ac:	2b09      	cmp	r3, #9
 800d0ae:	d863      	bhi.n	800d178 <_dtoa_r+0x280>
 800d0b0:	2b05      	cmp	r3, #5
 800d0b2:	bfc4      	itt	gt
 800d0b4:	3b04      	subgt	r3, #4
 800d0b6:	9307      	strgt	r3, [sp, #28]
 800d0b8:	9b07      	ldr	r3, [sp, #28]
 800d0ba:	f1a3 0302 	sub.w	r3, r3, #2
 800d0be:	bfcc      	ite	gt
 800d0c0:	2400      	movgt	r4, #0
 800d0c2:	2401      	movle	r4, #1
 800d0c4:	2b03      	cmp	r3, #3
 800d0c6:	d863      	bhi.n	800d190 <_dtoa_r+0x298>
 800d0c8:	e8df f003 	tbb	[pc, r3]
 800d0cc:	2b375452 	.word	0x2b375452
 800d0d0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d0d4:	441e      	add	r6, r3
 800d0d6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d0da:	2b20      	cmp	r3, #32
 800d0dc:	bfc1      	itttt	gt
 800d0de:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d0e2:	409f      	lslgt	r7, r3
 800d0e4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d0e8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d0ec:	bfd6      	itet	le
 800d0ee:	f1c3 0320 	rsble	r3, r3, #32
 800d0f2:	ea47 0003 	orrgt.w	r0, r7, r3
 800d0f6:	fa04 f003 	lslle.w	r0, r4, r3
 800d0fa:	f7f3 fa0b 	bl	8000514 <__aeabi_ui2d>
 800d0fe:	2201      	movs	r2, #1
 800d100:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d104:	3e01      	subs	r6, #1
 800d106:	9212      	str	r2, [sp, #72]	@ 0x48
 800d108:	e776      	b.n	800cff8 <_dtoa_r+0x100>
 800d10a:	2301      	movs	r3, #1
 800d10c:	e7b7      	b.n	800d07e <_dtoa_r+0x186>
 800d10e:	9010      	str	r0, [sp, #64]	@ 0x40
 800d110:	e7b6      	b.n	800d080 <_dtoa_r+0x188>
 800d112:	9b00      	ldr	r3, [sp, #0]
 800d114:	1bdb      	subs	r3, r3, r7
 800d116:	9300      	str	r3, [sp, #0]
 800d118:	427b      	negs	r3, r7
 800d11a:	9308      	str	r3, [sp, #32]
 800d11c:	2300      	movs	r3, #0
 800d11e:	930d      	str	r3, [sp, #52]	@ 0x34
 800d120:	e7c3      	b.n	800d0aa <_dtoa_r+0x1b2>
 800d122:	2301      	movs	r3, #1
 800d124:	9309      	str	r3, [sp, #36]	@ 0x24
 800d126:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d128:	eb07 0b03 	add.w	fp, r7, r3
 800d12c:	f10b 0301 	add.w	r3, fp, #1
 800d130:	2b01      	cmp	r3, #1
 800d132:	9303      	str	r3, [sp, #12]
 800d134:	bfb8      	it	lt
 800d136:	2301      	movlt	r3, #1
 800d138:	e006      	b.n	800d148 <_dtoa_r+0x250>
 800d13a:	2301      	movs	r3, #1
 800d13c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d13e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d140:	2b00      	cmp	r3, #0
 800d142:	dd28      	ble.n	800d196 <_dtoa_r+0x29e>
 800d144:	469b      	mov	fp, r3
 800d146:	9303      	str	r3, [sp, #12]
 800d148:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d14c:	2100      	movs	r1, #0
 800d14e:	2204      	movs	r2, #4
 800d150:	f102 0514 	add.w	r5, r2, #20
 800d154:	429d      	cmp	r5, r3
 800d156:	d926      	bls.n	800d1a6 <_dtoa_r+0x2ae>
 800d158:	6041      	str	r1, [r0, #4]
 800d15a:	4648      	mov	r0, r9
 800d15c:	f000 fd9c 	bl	800dc98 <_Balloc>
 800d160:	4682      	mov	sl, r0
 800d162:	2800      	cmp	r0, #0
 800d164:	d142      	bne.n	800d1ec <_dtoa_r+0x2f4>
 800d166:	4b1e      	ldr	r3, [pc, #120]	@ (800d1e0 <_dtoa_r+0x2e8>)
 800d168:	4602      	mov	r2, r0
 800d16a:	f240 11af 	movw	r1, #431	@ 0x1af
 800d16e:	e6da      	b.n	800cf26 <_dtoa_r+0x2e>
 800d170:	2300      	movs	r3, #0
 800d172:	e7e3      	b.n	800d13c <_dtoa_r+0x244>
 800d174:	2300      	movs	r3, #0
 800d176:	e7d5      	b.n	800d124 <_dtoa_r+0x22c>
 800d178:	2401      	movs	r4, #1
 800d17a:	2300      	movs	r3, #0
 800d17c:	9307      	str	r3, [sp, #28]
 800d17e:	9409      	str	r4, [sp, #36]	@ 0x24
 800d180:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800d184:	2200      	movs	r2, #0
 800d186:	f8cd b00c 	str.w	fp, [sp, #12]
 800d18a:	2312      	movs	r3, #18
 800d18c:	920c      	str	r2, [sp, #48]	@ 0x30
 800d18e:	e7db      	b.n	800d148 <_dtoa_r+0x250>
 800d190:	2301      	movs	r3, #1
 800d192:	9309      	str	r3, [sp, #36]	@ 0x24
 800d194:	e7f4      	b.n	800d180 <_dtoa_r+0x288>
 800d196:	f04f 0b01 	mov.w	fp, #1
 800d19a:	f8cd b00c 	str.w	fp, [sp, #12]
 800d19e:	465b      	mov	r3, fp
 800d1a0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d1a4:	e7d0      	b.n	800d148 <_dtoa_r+0x250>
 800d1a6:	3101      	adds	r1, #1
 800d1a8:	0052      	lsls	r2, r2, #1
 800d1aa:	e7d1      	b.n	800d150 <_dtoa_r+0x258>
 800d1ac:	f3af 8000 	nop.w
 800d1b0:	636f4361 	.word	0x636f4361
 800d1b4:	3fd287a7 	.word	0x3fd287a7
 800d1b8:	8b60c8b3 	.word	0x8b60c8b3
 800d1bc:	3fc68a28 	.word	0x3fc68a28
 800d1c0:	509f79fb 	.word	0x509f79fb
 800d1c4:	3fd34413 	.word	0x3fd34413
 800d1c8:	0800f203 	.word	0x0800f203
 800d1cc:	0800f21a 	.word	0x0800f21a
 800d1d0:	7ff00000 	.word	0x7ff00000
 800d1d4:	0800f1d3 	.word	0x0800f1d3
 800d1d8:	3ff80000 	.word	0x3ff80000
 800d1dc:	0800f368 	.word	0x0800f368
 800d1e0:	0800f272 	.word	0x0800f272
 800d1e4:	0800f1ff 	.word	0x0800f1ff
 800d1e8:	0800f1d2 	.word	0x0800f1d2
 800d1ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d1f0:	6018      	str	r0, [r3, #0]
 800d1f2:	9b03      	ldr	r3, [sp, #12]
 800d1f4:	2b0e      	cmp	r3, #14
 800d1f6:	f200 80a1 	bhi.w	800d33c <_dtoa_r+0x444>
 800d1fa:	2c00      	cmp	r4, #0
 800d1fc:	f000 809e 	beq.w	800d33c <_dtoa_r+0x444>
 800d200:	2f00      	cmp	r7, #0
 800d202:	dd33      	ble.n	800d26c <_dtoa_r+0x374>
 800d204:	4b9c      	ldr	r3, [pc, #624]	@ (800d478 <_dtoa_r+0x580>)
 800d206:	f007 020f 	and.w	r2, r7, #15
 800d20a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d20e:	ed93 7b00 	vldr	d7, [r3]
 800d212:	05f8      	lsls	r0, r7, #23
 800d214:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d218:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d21c:	d516      	bpl.n	800d24c <_dtoa_r+0x354>
 800d21e:	4b97      	ldr	r3, [pc, #604]	@ (800d47c <_dtoa_r+0x584>)
 800d220:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d224:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d228:	f7f3 fb18 	bl	800085c <__aeabi_ddiv>
 800d22c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d230:	f004 040f 	and.w	r4, r4, #15
 800d234:	2603      	movs	r6, #3
 800d236:	4d91      	ldr	r5, [pc, #580]	@ (800d47c <_dtoa_r+0x584>)
 800d238:	b954      	cbnz	r4, 800d250 <_dtoa_r+0x358>
 800d23a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d23e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d242:	f7f3 fb0b 	bl	800085c <__aeabi_ddiv>
 800d246:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d24a:	e028      	b.n	800d29e <_dtoa_r+0x3a6>
 800d24c:	2602      	movs	r6, #2
 800d24e:	e7f2      	b.n	800d236 <_dtoa_r+0x33e>
 800d250:	07e1      	lsls	r1, r4, #31
 800d252:	d508      	bpl.n	800d266 <_dtoa_r+0x36e>
 800d254:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d258:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d25c:	f7f3 f9d4 	bl	8000608 <__aeabi_dmul>
 800d260:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d264:	3601      	adds	r6, #1
 800d266:	1064      	asrs	r4, r4, #1
 800d268:	3508      	adds	r5, #8
 800d26a:	e7e5      	b.n	800d238 <_dtoa_r+0x340>
 800d26c:	f000 80af 	beq.w	800d3ce <_dtoa_r+0x4d6>
 800d270:	427c      	negs	r4, r7
 800d272:	4b81      	ldr	r3, [pc, #516]	@ (800d478 <_dtoa_r+0x580>)
 800d274:	4d81      	ldr	r5, [pc, #516]	@ (800d47c <_dtoa_r+0x584>)
 800d276:	f004 020f 	and.w	r2, r4, #15
 800d27a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d27e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d282:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d286:	f7f3 f9bf 	bl	8000608 <__aeabi_dmul>
 800d28a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d28e:	1124      	asrs	r4, r4, #4
 800d290:	2300      	movs	r3, #0
 800d292:	2602      	movs	r6, #2
 800d294:	2c00      	cmp	r4, #0
 800d296:	f040 808f 	bne.w	800d3b8 <_dtoa_r+0x4c0>
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d1d3      	bne.n	800d246 <_dtoa_r+0x34e>
 800d29e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d2a0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	f000 8094 	beq.w	800d3d2 <_dtoa_r+0x4da>
 800d2aa:	4b75      	ldr	r3, [pc, #468]	@ (800d480 <_dtoa_r+0x588>)
 800d2ac:	2200      	movs	r2, #0
 800d2ae:	4620      	mov	r0, r4
 800d2b0:	4629      	mov	r1, r5
 800d2b2:	f7f3 fc1b 	bl	8000aec <__aeabi_dcmplt>
 800d2b6:	2800      	cmp	r0, #0
 800d2b8:	f000 808b 	beq.w	800d3d2 <_dtoa_r+0x4da>
 800d2bc:	9b03      	ldr	r3, [sp, #12]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	f000 8087 	beq.w	800d3d2 <_dtoa_r+0x4da>
 800d2c4:	f1bb 0f00 	cmp.w	fp, #0
 800d2c8:	dd34      	ble.n	800d334 <_dtoa_r+0x43c>
 800d2ca:	4620      	mov	r0, r4
 800d2cc:	4b6d      	ldr	r3, [pc, #436]	@ (800d484 <_dtoa_r+0x58c>)
 800d2ce:	2200      	movs	r2, #0
 800d2d0:	4629      	mov	r1, r5
 800d2d2:	f7f3 f999 	bl	8000608 <__aeabi_dmul>
 800d2d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d2da:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d2de:	3601      	adds	r6, #1
 800d2e0:	465c      	mov	r4, fp
 800d2e2:	4630      	mov	r0, r6
 800d2e4:	f7f3 f926 	bl	8000534 <__aeabi_i2d>
 800d2e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d2ec:	f7f3 f98c 	bl	8000608 <__aeabi_dmul>
 800d2f0:	4b65      	ldr	r3, [pc, #404]	@ (800d488 <_dtoa_r+0x590>)
 800d2f2:	2200      	movs	r2, #0
 800d2f4:	f7f2 ffd2 	bl	800029c <__adddf3>
 800d2f8:	4605      	mov	r5, r0
 800d2fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d2fe:	2c00      	cmp	r4, #0
 800d300:	d16a      	bne.n	800d3d8 <_dtoa_r+0x4e0>
 800d302:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d306:	4b61      	ldr	r3, [pc, #388]	@ (800d48c <_dtoa_r+0x594>)
 800d308:	2200      	movs	r2, #0
 800d30a:	f7f2 ffc5 	bl	8000298 <__aeabi_dsub>
 800d30e:	4602      	mov	r2, r0
 800d310:	460b      	mov	r3, r1
 800d312:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d316:	462a      	mov	r2, r5
 800d318:	4633      	mov	r3, r6
 800d31a:	f7f3 fc05 	bl	8000b28 <__aeabi_dcmpgt>
 800d31e:	2800      	cmp	r0, #0
 800d320:	f040 8298 	bne.w	800d854 <_dtoa_r+0x95c>
 800d324:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d328:	462a      	mov	r2, r5
 800d32a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d32e:	f7f3 fbdd 	bl	8000aec <__aeabi_dcmplt>
 800d332:	bb38      	cbnz	r0, 800d384 <_dtoa_r+0x48c>
 800d334:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d338:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d33c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d33e:	2b00      	cmp	r3, #0
 800d340:	f2c0 8157 	blt.w	800d5f2 <_dtoa_r+0x6fa>
 800d344:	2f0e      	cmp	r7, #14
 800d346:	f300 8154 	bgt.w	800d5f2 <_dtoa_r+0x6fa>
 800d34a:	4b4b      	ldr	r3, [pc, #300]	@ (800d478 <_dtoa_r+0x580>)
 800d34c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d350:	ed93 7b00 	vldr	d7, [r3]
 800d354:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d356:	2b00      	cmp	r3, #0
 800d358:	ed8d 7b00 	vstr	d7, [sp]
 800d35c:	f280 80e5 	bge.w	800d52a <_dtoa_r+0x632>
 800d360:	9b03      	ldr	r3, [sp, #12]
 800d362:	2b00      	cmp	r3, #0
 800d364:	f300 80e1 	bgt.w	800d52a <_dtoa_r+0x632>
 800d368:	d10c      	bne.n	800d384 <_dtoa_r+0x48c>
 800d36a:	4b48      	ldr	r3, [pc, #288]	@ (800d48c <_dtoa_r+0x594>)
 800d36c:	2200      	movs	r2, #0
 800d36e:	ec51 0b17 	vmov	r0, r1, d7
 800d372:	f7f3 f949 	bl	8000608 <__aeabi_dmul>
 800d376:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d37a:	f7f3 fbcb 	bl	8000b14 <__aeabi_dcmpge>
 800d37e:	2800      	cmp	r0, #0
 800d380:	f000 8266 	beq.w	800d850 <_dtoa_r+0x958>
 800d384:	2400      	movs	r4, #0
 800d386:	4625      	mov	r5, r4
 800d388:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d38a:	4656      	mov	r6, sl
 800d38c:	ea6f 0803 	mvn.w	r8, r3
 800d390:	2700      	movs	r7, #0
 800d392:	4621      	mov	r1, r4
 800d394:	4648      	mov	r0, r9
 800d396:	f000 fcbf 	bl	800dd18 <_Bfree>
 800d39a:	2d00      	cmp	r5, #0
 800d39c:	f000 80bd 	beq.w	800d51a <_dtoa_r+0x622>
 800d3a0:	b12f      	cbz	r7, 800d3ae <_dtoa_r+0x4b6>
 800d3a2:	42af      	cmp	r7, r5
 800d3a4:	d003      	beq.n	800d3ae <_dtoa_r+0x4b6>
 800d3a6:	4639      	mov	r1, r7
 800d3a8:	4648      	mov	r0, r9
 800d3aa:	f000 fcb5 	bl	800dd18 <_Bfree>
 800d3ae:	4629      	mov	r1, r5
 800d3b0:	4648      	mov	r0, r9
 800d3b2:	f000 fcb1 	bl	800dd18 <_Bfree>
 800d3b6:	e0b0      	b.n	800d51a <_dtoa_r+0x622>
 800d3b8:	07e2      	lsls	r2, r4, #31
 800d3ba:	d505      	bpl.n	800d3c8 <_dtoa_r+0x4d0>
 800d3bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d3c0:	f7f3 f922 	bl	8000608 <__aeabi_dmul>
 800d3c4:	3601      	adds	r6, #1
 800d3c6:	2301      	movs	r3, #1
 800d3c8:	1064      	asrs	r4, r4, #1
 800d3ca:	3508      	adds	r5, #8
 800d3cc:	e762      	b.n	800d294 <_dtoa_r+0x39c>
 800d3ce:	2602      	movs	r6, #2
 800d3d0:	e765      	b.n	800d29e <_dtoa_r+0x3a6>
 800d3d2:	9c03      	ldr	r4, [sp, #12]
 800d3d4:	46b8      	mov	r8, r7
 800d3d6:	e784      	b.n	800d2e2 <_dtoa_r+0x3ea>
 800d3d8:	4b27      	ldr	r3, [pc, #156]	@ (800d478 <_dtoa_r+0x580>)
 800d3da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d3dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d3e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d3e4:	4454      	add	r4, sl
 800d3e6:	2900      	cmp	r1, #0
 800d3e8:	d054      	beq.n	800d494 <_dtoa_r+0x59c>
 800d3ea:	4929      	ldr	r1, [pc, #164]	@ (800d490 <_dtoa_r+0x598>)
 800d3ec:	2000      	movs	r0, #0
 800d3ee:	f7f3 fa35 	bl	800085c <__aeabi_ddiv>
 800d3f2:	4633      	mov	r3, r6
 800d3f4:	462a      	mov	r2, r5
 800d3f6:	f7f2 ff4f 	bl	8000298 <__aeabi_dsub>
 800d3fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d3fe:	4656      	mov	r6, sl
 800d400:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d404:	f7f3 fbb0 	bl	8000b68 <__aeabi_d2iz>
 800d408:	4605      	mov	r5, r0
 800d40a:	f7f3 f893 	bl	8000534 <__aeabi_i2d>
 800d40e:	4602      	mov	r2, r0
 800d410:	460b      	mov	r3, r1
 800d412:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d416:	f7f2 ff3f 	bl	8000298 <__aeabi_dsub>
 800d41a:	3530      	adds	r5, #48	@ 0x30
 800d41c:	4602      	mov	r2, r0
 800d41e:	460b      	mov	r3, r1
 800d420:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d424:	f806 5b01 	strb.w	r5, [r6], #1
 800d428:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d42c:	f7f3 fb5e 	bl	8000aec <__aeabi_dcmplt>
 800d430:	2800      	cmp	r0, #0
 800d432:	d172      	bne.n	800d51a <_dtoa_r+0x622>
 800d434:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d438:	4911      	ldr	r1, [pc, #68]	@ (800d480 <_dtoa_r+0x588>)
 800d43a:	2000      	movs	r0, #0
 800d43c:	f7f2 ff2c 	bl	8000298 <__aeabi_dsub>
 800d440:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d444:	f7f3 fb52 	bl	8000aec <__aeabi_dcmplt>
 800d448:	2800      	cmp	r0, #0
 800d44a:	f040 80b4 	bne.w	800d5b6 <_dtoa_r+0x6be>
 800d44e:	42a6      	cmp	r6, r4
 800d450:	f43f af70 	beq.w	800d334 <_dtoa_r+0x43c>
 800d454:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d458:	4b0a      	ldr	r3, [pc, #40]	@ (800d484 <_dtoa_r+0x58c>)
 800d45a:	2200      	movs	r2, #0
 800d45c:	f7f3 f8d4 	bl	8000608 <__aeabi_dmul>
 800d460:	4b08      	ldr	r3, [pc, #32]	@ (800d484 <_dtoa_r+0x58c>)
 800d462:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d466:	2200      	movs	r2, #0
 800d468:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d46c:	f7f3 f8cc 	bl	8000608 <__aeabi_dmul>
 800d470:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d474:	e7c4      	b.n	800d400 <_dtoa_r+0x508>
 800d476:	bf00      	nop
 800d478:	0800f368 	.word	0x0800f368
 800d47c:	0800f340 	.word	0x0800f340
 800d480:	3ff00000 	.word	0x3ff00000
 800d484:	40240000 	.word	0x40240000
 800d488:	401c0000 	.word	0x401c0000
 800d48c:	40140000 	.word	0x40140000
 800d490:	3fe00000 	.word	0x3fe00000
 800d494:	4631      	mov	r1, r6
 800d496:	4628      	mov	r0, r5
 800d498:	f7f3 f8b6 	bl	8000608 <__aeabi_dmul>
 800d49c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d4a0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d4a2:	4656      	mov	r6, sl
 800d4a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d4a8:	f7f3 fb5e 	bl	8000b68 <__aeabi_d2iz>
 800d4ac:	4605      	mov	r5, r0
 800d4ae:	f7f3 f841 	bl	8000534 <__aeabi_i2d>
 800d4b2:	4602      	mov	r2, r0
 800d4b4:	460b      	mov	r3, r1
 800d4b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d4ba:	f7f2 feed 	bl	8000298 <__aeabi_dsub>
 800d4be:	3530      	adds	r5, #48	@ 0x30
 800d4c0:	f806 5b01 	strb.w	r5, [r6], #1
 800d4c4:	4602      	mov	r2, r0
 800d4c6:	460b      	mov	r3, r1
 800d4c8:	42a6      	cmp	r6, r4
 800d4ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d4ce:	f04f 0200 	mov.w	r2, #0
 800d4d2:	d124      	bne.n	800d51e <_dtoa_r+0x626>
 800d4d4:	4baf      	ldr	r3, [pc, #700]	@ (800d794 <_dtoa_r+0x89c>)
 800d4d6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d4da:	f7f2 fedf 	bl	800029c <__adddf3>
 800d4de:	4602      	mov	r2, r0
 800d4e0:	460b      	mov	r3, r1
 800d4e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d4e6:	f7f3 fb1f 	bl	8000b28 <__aeabi_dcmpgt>
 800d4ea:	2800      	cmp	r0, #0
 800d4ec:	d163      	bne.n	800d5b6 <_dtoa_r+0x6be>
 800d4ee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d4f2:	49a8      	ldr	r1, [pc, #672]	@ (800d794 <_dtoa_r+0x89c>)
 800d4f4:	2000      	movs	r0, #0
 800d4f6:	f7f2 fecf 	bl	8000298 <__aeabi_dsub>
 800d4fa:	4602      	mov	r2, r0
 800d4fc:	460b      	mov	r3, r1
 800d4fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d502:	f7f3 faf3 	bl	8000aec <__aeabi_dcmplt>
 800d506:	2800      	cmp	r0, #0
 800d508:	f43f af14 	beq.w	800d334 <_dtoa_r+0x43c>
 800d50c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d50e:	1e73      	subs	r3, r6, #1
 800d510:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d512:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d516:	2b30      	cmp	r3, #48	@ 0x30
 800d518:	d0f8      	beq.n	800d50c <_dtoa_r+0x614>
 800d51a:	4647      	mov	r7, r8
 800d51c:	e03b      	b.n	800d596 <_dtoa_r+0x69e>
 800d51e:	4b9e      	ldr	r3, [pc, #632]	@ (800d798 <_dtoa_r+0x8a0>)
 800d520:	f7f3 f872 	bl	8000608 <__aeabi_dmul>
 800d524:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d528:	e7bc      	b.n	800d4a4 <_dtoa_r+0x5ac>
 800d52a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d52e:	4656      	mov	r6, sl
 800d530:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d534:	4620      	mov	r0, r4
 800d536:	4629      	mov	r1, r5
 800d538:	f7f3 f990 	bl	800085c <__aeabi_ddiv>
 800d53c:	f7f3 fb14 	bl	8000b68 <__aeabi_d2iz>
 800d540:	4680      	mov	r8, r0
 800d542:	f7f2 fff7 	bl	8000534 <__aeabi_i2d>
 800d546:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d54a:	f7f3 f85d 	bl	8000608 <__aeabi_dmul>
 800d54e:	4602      	mov	r2, r0
 800d550:	460b      	mov	r3, r1
 800d552:	4620      	mov	r0, r4
 800d554:	4629      	mov	r1, r5
 800d556:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d55a:	f7f2 fe9d 	bl	8000298 <__aeabi_dsub>
 800d55e:	f806 4b01 	strb.w	r4, [r6], #1
 800d562:	9d03      	ldr	r5, [sp, #12]
 800d564:	eba6 040a 	sub.w	r4, r6, sl
 800d568:	42a5      	cmp	r5, r4
 800d56a:	4602      	mov	r2, r0
 800d56c:	460b      	mov	r3, r1
 800d56e:	d133      	bne.n	800d5d8 <_dtoa_r+0x6e0>
 800d570:	f7f2 fe94 	bl	800029c <__adddf3>
 800d574:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d578:	4604      	mov	r4, r0
 800d57a:	460d      	mov	r5, r1
 800d57c:	f7f3 fad4 	bl	8000b28 <__aeabi_dcmpgt>
 800d580:	b9c0      	cbnz	r0, 800d5b4 <_dtoa_r+0x6bc>
 800d582:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d586:	4620      	mov	r0, r4
 800d588:	4629      	mov	r1, r5
 800d58a:	f7f3 faa5 	bl	8000ad8 <__aeabi_dcmpeq>
 800d58e:	b110      	cbz	r0, 800d596 <_dtoa_r+0x69e>
 800d590:	f018 0f01 	tst.w	r8, #1
 800d594:	d10e      	bne.n	800d5b4 <_dtoa_r+0x6bc>
 800d596:	9902      	ldr	r1, [sp, #8]
 800d598:	4648      	mov	r0, r9
 800d59a:	f000 fbbd 	bl	800dd18 <_Bfree>
 800d59e:	2300      	movs	r3, #0
 800d5a0:	7033      	strb	r3, [r6, #0]
 800d5a2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d5a4:	3701      	adds	r7, #1
 800d5a6:	601f      	str	r7, [r3, #0]
 800d5a8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	f000 824b 	beq.w	800da46 <_dtoa_r+0xb4e>
 800d5b0:	601e      	str	r6, [r3, #0]
 800d5b2:	e248      	b.n	800da46 <_dtoa_r+0xb4e>
 800d5b4:	46b8      	mov	r8, r7
 800d5b6:	4633      	mov	r3, r6
 800d5b8:	461e      	mov	r6, r3
 800d5ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d5be:	2a39      	cmp	r2, #57	@ 0x39
 800d5c0:	d106      	bne.n	800d5d0 <_dtoa_r+0x6d8>
 800d5c2:	459a      	cmp	sl, r3
 800d5c4:	d1f8      	bne.n	800d5b8 <_dtoa_r+0x6c0>
 800d5c6:	2230      	movs	r2, #48	@ 0x30
 800d5c8:	f108 0801 	add.w	r8, r8, #1
 800d5cc:	f88a 2000 	strb.w	r2, [sl]
 800d5d0:	781a      	ldrb	r2, [r3, #0]
 800d5d2:	3201      	adds	r2, #1
 800d5d4:	701a      	strb	r2, [r3, #0]
 800d5d6:	e7a0      	b.n	800d51a <_dtoa_r+0x622>
 800d5d8:	4b6f      	ldr	r3, [pc, #444]	@ (800d798 <_dtoa_r+0x8a0>)
 800d5da:	2200      	movs	r2, #0
 800d5dc:	f7f3 f814 	bl	8000608 <__aeabi_dmul>
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	2300      	movs	r3, #0
 800d5e4:	4604      	mov	r4, r0
 800d5e6:	460d      	mov	r5, r1
 800d5e8:	f7f3 fa76 	bl	8000ad8 <__aeabi_dcmpeq>
 800d5ec:	2800      	cmp	r0, #0
 800d5ee:	d09f      	beq.n	800d530 <_dtoa_r+0x638>
 800d5f0:	e7d1      	b.n	800d596 <_dtoa_r+0x69e>
 800d5f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d5f4:	2a00      	cmp	r2, #0
 800d5f6:	f000 80ea 	beq.w	800d7ce <_dtoa_r+0x8d6>
 800d5fa:	9a07      	ldr	r2, [sp, #28]
 800d5fc:	2a01      	cmp	r2, #1
 800d5fe:	f300 80cd 	bgt.w	800d79c <_dtoa_r+0x8a4>
 800d602:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d604:	2a00      	cmp	r2, #0
 800d606:	f000 80c1 	beq.w	800d78c <_dtoa_r+0x894>
 800d60a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d60e:	9c08      	ldr	r4, [sp, #32]
 800d610:	9e00      	ldr	r6, [sp, #0]
 800d612:	9a00      	ldr	r2, [sp, #0]
 800d614:	441a      	add	r2, r3
 800d616:	9200      	str	r2, [sp, #0]
 800d618:	9a06      	ldr	r2, [sp, #24]
 800d61a:	2101      	movs	r1, #1
 800d61c:	441a      	add	r2, r3
 800d61e:	4648      	mov	r0, r9
 800d620:	9206      	str	r2, [sp, #24]
 800d622:	f000 fc2d 	bl	800de80 <__i2b>
 800d626:	4605      	mov	r5, r0
 800d628:	b166      	cbz	r6, 800d644 <_dtoa_r+0x74c>
 800d62a:	9b06      	ldr	r3, [sp, #24]
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	dd09      	ble.n	800d644 <_dtoa_r+0x74c>
 800d630:	42b3      	cmp	r3, r6
 800d632:	9a00      	ldr	r2, [sp, #0]
 800d634:	bfa8      	it	ge
 800d636:	4633      	movge	r3, r6
 800d638:	1ad2      	subs	r2, r2, r3
 800d63a:	9200      	str	r2, [sp, #0]
 800d63c:	9a06      	ldr	r2, [sp, #24]
 800d63e:	1af6      	subs	r6, r6, r3
 800d640:	1ad3      	subs	r3, r2, r3
 800d642:	9306      	str	r3, [sp, #24]
 800d644:	9b08      	ldr	r3, [sp, #32]
 800d646:	b30b      	cbz	r3, 800d68c <_dtoa_r+0x794>
 800d648:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	f000 80c6 	beq.w	800d7dc <_dtoa_r+0x8e4>
 800d650:	2c00      	cmp	r4, #0
 800d652:	f000 80c0 	beq.w	800d7d6 <_dtoa_r+0x8de>
 800d656:	4629      	mov	r1, r5
 800d658:	4622      	mov	r2, r4
 800d65a:	4648      	mov	r0, r9
 800d65c:	f000 fcc8 	bl	800dff0 <__pow5mult>
 800d660:	9a02      	ldr	r2, [sp, #8]
 800d662:	4601      	mov	r1, r0
 800d664:	4605      	mov	r5, r0
 800d666:	4648      	mov	r0, r9
 800d668:	f000 fc20 	bl	800deac <__multiply>
 800d66c:	9902      	ldr	r1, [sp, #8]
 800d66e:	4680      	mov	r8, r0
 800d670:	4648      	mov	r0, r9
 800d672:	f000 fb51 	bl	800dd18 <_Bfree>
 800d676:	9b08      	ldr	r3, [sp, #32]
 800d678:	1b1b      	subs	r3, r3, r4
 800d67a:	9308      	str	r3, [sp, #32]
 800d67c:	f000 80b1 	beq.w	800d7e2 <_dtoa_r+0x8ea>
 800d680:	9a08      	ldr	r2, [sp, #32]
 800d682:	4641      	mov	r1, r8
 800d684:	4648      	mov	r0, r9
 800d686:	f000 fcb3 	bl	800dff0 <__pow5mult>
 800d68a:	9002      	str	r0, [sp, #8]
 800d68c:	2101      	movs	r1, #1
 800d68e:	4648      	mov	r0, r9
 800d690:	f000 fbf6 	bl	800de80 <__i2b>
 800d694:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d696:	4604      	mov	r4, r0
 800d698:	2b00      	cmp	r3, #0
 800d69a:	f000 81d8 	beq.w	800da4e <_dtoa_r+0xb56>
 800d69e:	461a      	mov	r2, r3
 800d6a0:	4601      	mov	r1, r0
 800d6a2:	4648      	mov	r0, r9
 800d6a4:	f000 fca4 	bl	800dff0 <__pow5mult>
 800d6a8:	9b07      	ldr	r3, [sp, #28]
 800d6aa:	2b01      	cmp	r3, #1
 800d6ac:	4604      	mov	r4, r0
 800d6ae:	f300 809f 	bgt.w	800d7f0 <_dtoa_r+0x8f8>
 800d6b2:	9b04      	ldr	r3, [sp, #16]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	f040 8097 	bne.w	800d7e8 <_dtoa_r+0x8f0>
 800d6ba:	9b05      	ldr	r3, [sp, #20]
 800d6bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	f040 8093 	bne.w	800d7ec <_dtoa_r+0x8f4>
 800d6c6:	9b05      	ldr	r3, [sp, #20]
 800d6c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d6cc:	0d1b      	lsrs	r3, r3, #20
 800d6ce:	051b      	lsls	r3, r3, #20
 800d6d0:	b133      	cbz	r3, 800d6e0 <_dtoa_r+0x7e8>
 800d6d2:	9b00      	ldr	r3, [sp, #0]
 800d6d4:	3301      	adds	r3, #1
 800d6d6:	9300      	str	r3, [sp, #0]
 800d6d8:	9b06      	ldr	r3, [sp, #24]
 800d6da:	3301      	adds	r3, #1
 800d6dc:	9306      	str	r3, [sp, #24]
 800d6de:	2301      	movs	r3, #1
 800d6e0:	9308      	str	r3, [sp, #32]
 800d6e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	f000 81b8 	beq.w	800da5a <_dtoa_r+0xb62>
 800d6ea:	6923      	ldr	r3, [r4, #16]
 800d6ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d6f0:	6918      	ldr	r0, [r3, #16]
 800d6f2:	f000 fb79 	bl	800dde8 <__hi0bits>
 800d6f6:	f1c0 0020 	rsb	r0, r0, #32
 800d6fa:	9b06      	ldr	r3, [sp, #24]
 800d6fc:	4418      	add	r0, r3
 800d6fe:	f010 001f 	ands.w	r0, r0, #31
 800d702:	f000 8082 	beq.w	800d80a <_dtoa_r+0x912>
 800d706:	f1c0 0320 	rsb	r3, r0, #32
 800d70a:	2b04      	cmp	r3, #4
 800d70c:	dd73      	ble.n	800d7f6 <_dtoa_r+0x8fe>
 800d70e:	9b00      	ldr	r3, [sp, #0]
 800d710:	f1c0 001c 	rsb	r0, r0, #28
 800d714:	4403      	add	r3, r0
 800d716:	9300      	str	r3, [sp, #0]
 800d718:	9b06      	ldr	r3, [sp, #24]
 800d71a:	4403      	add	r3, r0
 800d71c:	4406      	add	r6, r0
 800d71e:	9306      	str	r3, [sp, #24]
 800d720:	9b00      	ldr	r3, [sp, #0]
 800d722:	2b00      	cmp	r3, #0
 800d724:	dd05      	ble.n	800d732 <_dtoa_r+0x83a>
 800d726:	9902      	ldr	r1, [sp, #8]
 800d728:	461a      	mov	r2, r3
 800d72a:	4648      	mov	r0, r9
 800d72c:	f000 fcba 	bl	800e0a4 <__lshift>
 800d730:	9002      	str	r0, [sp, #8]
 800d732:	9b06      	ldr	r3, [sp, #24]
 800d734:	2b00      	cmp	r3, #0
 800d736:	dd05      	ble.n	800d744 <_dtoa_r+0x84c>
 800d738:	4621      	mov	r1, r4
 800d73a:	461a      	mov	r2, r3
 800d73c:	4648      	mov	r0, r9
 800d73e:	f000 fcb1 	bl	800e0a4 <__lshift>
 800d742:	4604      	mov	r4, r0
 800d744:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d746:	2b00      	cmp	r3, #0
 800d748:	d061      	beq.n	800d80e <_dtoa_r+0x916>
 800d74a:	9802      	ldr	r0, [sp, #8]
 800d74c:	4621      	mov	r1, r4
 800d74e:	f000 fd15 	bl	800e17c <__mcmp>
 800d752:	2800      	cmp	r0, #0
 800d754:	da5b      	bge.n	800d80e <_dtoa_r+0x916>
 800d756:	2300      	movs	r3, #0
 800d758:	9902      	ldr	r1, [sp, #8]
 800d75a:	220a      	movs	r2, #10
 800d75c:	4648      	mov	r0, r9
 800d75e:	f000 fafd 	bl	800dd5c <__multadd>
 800d762:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d764:	9002      	str	r0, [sp, #8]
 800d766:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	f000 8177 	beq.w	800da5e <_dtoa_r+0xb66>
 800d770:	4629      	mov	r1, r5
 800d772:	2300      	movs	r3, #0
 800d774:	220a      	movs	r2, #10
 800d776:	4648      	mov	r0, r9
 800d778:	f000 faf0 	bl	800dd5c <__multadd>
 800d77c:	f1bb 0f00 	cmp.w	fp, #0
 800d780:	4605      	mov	r5, r0
 800d782:	dc6f      	bgt.n	800d864 <_dtoa_r+0x96c>
 800d784:	9b07      	ldr	r3, [sp, #28]
 800d786:	2b02      	cmp	r3, #2
 800d788:	dc49      	bgt.n	800d81e <_dtoa_r+0x926>
 800d78a:	e06b      	b.n	800d864 <_dtoa_r+0x96c>
 800d78c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d78e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d792:	e73c      	b.n	800d60e <_dtoa_r+0x716>
 800d794:	3fe00000 	.word	0x3fe00000
 800d798:	40240000 	.word	0x40240000
 800d79c:	9b03      	ldr	r3, [sp, #12]
 800d79e:	1e5c      	subs	r4, r3, #1
 800d7a0:	9b08      	ldr	r3, [sp, #32]
 800d7a2:	42a3      	cmp	r3, r4
 800d7a4:	db09      	blt.n	800d7ba <_dtoa_r+0x8c2>
 800d7a6:	1b1c      	subs	r4, r3, r4
 800d7a8:	9b03      	ldr	r3, [sp, #12]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	f6bf af30 	bge.w	800d610 <_dtoa_r+0x718>
 800d7b0:	9b00      	ldr	r3, [sp, #0]
 800d7b2:	9a03      	ldr	r2, [sp, #12]
 800d7b4:	1a9e      	subs	r6, r3, r2
 800d7b6:	2300      	movs	r3, #0
 800d7b8:	e72b      	b.n	800d612 <_dtoa_r+0x71a>
 800d7ba:	9b08      	ldr	r3, [sp, #32]
 800d7bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d7be:	9408      	str	r4, [sp, #32]
 800d7c0:	1ae3      	subs	r3, r4, r3
 800d7c2:	441a      	add	r2, r3
 800d7c4:	9e00      	ldr	r6, [sp, #0]
 800d7c6:	9b03      	ldr	r3, [sp, #12]
 800d7c8:	920d      	str	r2, [sp, #52]	@ 0x34
 800d7ca:	2400      	movs	r4, #0
 800d7cc:	e721      	b.n	800d612 <_dtoa_r+0x71a>
 800d7ce:	9c08      	ldr	r4, [sp, #32]
 800d7d0:	9e00      	ldr	r6, [sp, #0]
 800d7d2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d7d4:	e728      	b.n	800d628 <_dtoa_r+0x730>
 800d7d6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d7da:	e751      	b.n	800d680 <_dtoa_r+0x788>
 800d7dc:	9a08      	ldr	r2, [sp, #32]
 800d7de:	9902      	ldr	r1, [sp, #8]
 800d7e0:	e750      	b.n	800d684 <_dtoa_r+0x78c>
 800d7e2:	f8cd 8008 	str.w	r8, [sp, #8]
 800d7e6:	e751      	b.n	800d68c <_dtoa_r+0x794>
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	e779      	b.n	800d6e0 <_dtoa_r+0x7e8>
 800d7ec:	9b04      	ldr	r3, [sp, #16]
 800d7ee:	e777      	b.n	800d6e0 <_dtoa_r+0x7e8>
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	9308      	str	r3, [sp, #32]
 800d7f4:	e779      	b.n	800d6ea <_dtoa_r+0x7f2>
 800d7f6:	d093      	beq.n	800d720 <_dtoa_r+0x828>
 800d7f8:	9a00      	ldr	r2, [sp, #0]
 800d7fa:	331c      	adds	r3, #28
 800d7fc:	441a      	add	r2, r3
 800d7fe:	9200      	str	r2, [sp, #0]
 800d800:	9a06      	ldr	r2, [sp, #24]
 800d802:	441a      	add	r2, r3
 800d804:	441e      	add	r6, r3
 800d806:	9206      	str	r2, [sp, #24]
 800d808:	e78a      	b.n	800d720 <_dtoa_r+0x828>
 800d80a:	4603      	mov	r3, r0
 800d80c:	e7f4      	b.n	800d7f8 <_dtoa_r+0x900>
 800d80e:	9b03      	ldr	r3, [sp, #12]
 800d810:	2b00      	cmp	r3, #0
 800d812:	46b8      	mov	r8, r7
 800d814:	dc20      	bgt.n	800d858 <_dtoa_r+0x960>
 800d816:	469b      	mov	fp, r3
 800d818:	9b07      	ldr	r3, [sp, #28]
 800d81a:	2b02      	cmp	r3, #2
 800d81c:	dd1e      	ble.n	800d85c <_dtoa_r+0x964>
 800d81e:	f1bb 0f00 	cmp.w	fp, #0
 800d822:	f47f adb1 	bne.w	800d388 <_dtoa_r+0x490>
 800d826:	4621      	mov	r1, r4
 800d828:	465b      	mov	r3, fp
 800d82a:	2205      	movs	r2, #5
 800d82c:	4648      	mov	r0, r9
 800d82e:	f000 fa95 	bl	800dd5c <__multadd>
 800d832:	4601      	mov	r1, r0
 800d834:	4604      	mov	r4, r0
 800d836:	9802      	ldr	r0, [sp, #8]
 800d838:	f000 fca0 	bl	800e17c <__mcmp>
 800d83c:	2800      	cmp	r0, #0
 800d83e:	f77f ada3 	ble.w	800d388 <_dtoa_r+0x490>
 800d842:	4656      	mov	r6, sl
 800d844:	2331      	movs	r3, #49	@ 0x31
 800d846:	f806 3b01 	strb.w	r3, [r6], #1
 800d84a:	f108 0801 	add.w	r8, r8, #1
 800d84e:	e59f      	b.n	800d390 <_dtoa_r+0x498>
 800d850:	9c03      	ldr	r4, [sp, #12]
 800d852:	46b8      	mov	r8, r7
 800d854:	4625      	mov	r5, r4
 800d856:	e7f4      	b.n	800d842 <_dtoa_r+0x94a>
 800d858:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d85c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d85e:	2b00      	cmp	r3, #0
 800d860:	f000 8101 	beq.w	800da66 <_dtoa_r+0xb6e>
 800d864:	2e00      	cmp	r6, #0
 800d866:	dd05      	ble.n	800d874 <_dtoa_r+0x97c>
 800d868:	4629      	mov	r1, r5
 800d86a:	4632      	mov	r2, r6
 800d86c:	4648      	mov	r0, r9
 800d86e:	f000 fc19 	bl	800e0a4 <__lshift>
 800d872:	4605      	mov	r5, r0
 800d874:	9b08      	ldr	r3, [sp, #32]
 800d876:	2b00      	cmp	r3, #0
 800d878:	d05c      	beq.n	800d934 <_dtoa_r+0xa3c>
 800d87a:	6869      	ldr	r1, [r5, #4]
 800d87c:	4648      	mov	r0, r9
 800d87e:	f000 fa0b 	bl	800dc98 <_Balloc>
 800d882:	4606      	mov	r6, r0
 800d884:	b928      	cbnz	r0, 800d892 <_dtoa_r+0x99a>
 800d886:	4b82      	ldr	r3, [pc, #520]	@ (800da90 <_dtoa_r+0xb98>)
 800d888:	4602      	mov	r2, r0
 800d88a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d88e:	f7ff bb4a 	b.w	800cf26 <_dtoa_r+0x2e>
 800d892:	692a      	ldr	r2, [r5, #16]
 800d894:	3202      	adds	r2, #2
 800d896:	0092      	lsls	r2, r2, #2
 800d898:	f105 010c 	add.w	r1, r5, #12
 800d89c:	300c      	adds	r0, #12
 800d89e:	f7ff fa92 	bl	800cdc6 <memcpy>
 800d8a2:	2201      	movs	r2, #1
 800d8a4:	4631      	mov	r1, r6
 800d8a6:	4648      	mov	r0, r9
 800d8a8:	f000 fbfc 	bl	800e0a4 <__lshift>
 800d8ac:	f10a 0301 	add.w	r3, sl, #1
 800d8b0:	9300      	str	r3, [sp, #0]
 800d8b2:	eb0a 030b 	add.w	r3, sl, fp
 800d8b6:	9308      	str	r3, [sp, #32]
 800d8b8:	9b04      	ldr	r3, [sp, #16]
 800d8ba:	f003 0301 	and.w	r3, r3, #1
 800d8be:	462f      	mov	r7, r5
 800d8c0:	9306      	str	r3, [sp, #24]
 800d8c2:	4605      	mov	r5, r0
 800d8c4:	9b00      	ldr	r3, [sp, #0]
 800d8c6:	9802      	ldr	r0, [sp, #8]
 800d8c8:	4621      	mov	r1, r4
 800d8ca:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800d8ce:	f7ff fa88 	bl	800cde2 <quorem>
 800d8d2:	4603      	mov	r3, r0
 800d8d4:	3330      	adds	r3, #48	@ 0x30
 800d8d6:	9003      	str	r0, [sp, #12]
 800d8d8:	4639      	mov	r1, r7
 800d8da:	9802      	ldr	r0, [sp, #8]
 800d8dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800d8de:	f000 fc4d 	bl	800e17c <__mcmp>
 800d8e2:	462a      	mov	r2, r5
 800d8e4:	9004      	str	r0, [sp, #16]
 800d8e6:	4621      	mov	r1, r4
 800d8e8:	4648      	mov	r0, r9
 800d8ea:	f000 fc63 	bl	800e1b4 <__mdiff>
 800d8ee:	68c2      	ldr	r2, [r0, #12]
 800d8f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8f2:	4606      	mov	r6, r0
 800d8f4:	bb02      	cbnz	r2, 800d938 <_dtoa_r+0xa40>
 800d8f6:	4601      	mov	r1, r0
 800d8f8:	9802      	ldr	r0, [sp, #8]
 800d8fa:	f000 fc3f 	bl	800e17c <__mcmp>
 800d8fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d900:	4602      	mov	r2, r0
 800d902:	4631      	mov	r1, r6
 800d904:	4648      	mov	r0, r9
 800d906:	920c      	str	r2, [sp, #48]	@ 0x30
 800d908:	9309      	str	r3, [sp, #36]	@ 0x24
 800d90a:	f000 fa05 	bl	800dd18 <_Bfree>
 800d90e:	9b07      	ldr	r3, [sp, #28]
 800d910:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d912:	9e00      	ldr	r6, [sp, #0]
 800d914:	ea42 0103 	orr.w	r1, r2, r3
 800d918:	9b06      	ldr	r3, [sp, #24]
 800d91a:	4319      	orrs	r1, r3
 800d91c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d91e:	d10d      	bne.n	800d93c <_dtoa_r+0xa44>
 800d920:	2b39      	cmp	r3, #57	@ 0x39
 800d922:	d027      	beq.n	800d974 <_dtoa_r+0xa7c>
 800d924:	9a04      	ldr	r2, [sp, #16]
 800d926:	2a00      	cmp	r2, #0
 800d928:	dd01      	ble.n	800d92e <_dtoa_r+0xa36>
 800d92a:	9b03      	ldr	r3, [sp, #12]
 800d92c:	3331      	adds	r3, #49	@ 0x31
 800d92e:	f88b 3000 	strb.w	r3, [fp]
 800d932:	e52e      	b.n	800d392 <_dtoa_r+0x49a>
 800d934:	4628      	mov	r0, r5
 800d936:	e7b9      	b.n	800d8ac <_dtoa_r+0x9b4>
 800d938:	2201      	movs	r2, #1
 800d93a:	e7e2      	b.n	800d902 <_dtoa_r+0xa0a>
 800d93c:	9904      	ldr	r1, [sp, #16]
 800d93e:	2900      	cmp	r1, #0
 800d940:	db04      	blt.n	800d94c <_dtoa_r+0xa54>
 800d942:	9807      	ldr	r0, [sp, #28]
 800d944:	4301      	orrs	r1, r0
 800d946:	9806      	ldr	r0, [sp, #24]
 800d948:	4301      	orrs	r1, r0
 800d94a:	d120      	bne.n	800d98e <_dtoa_r+0xa96>
 800d94c:	2a00      	cmp	r2, #0
 800d94e:	ddee      	ble.n	800d92e <_dtoa_r+0xa36>
 800d950:	9902      	ldr	r1, [sp, #8]
 800d952:	9300      	str	r3, [sp, #0]
 800d954:	2201      	movs	r2, #1
 800d956:	4648      	mov	r0, r9
 800d958:	f000 fba4 	bl	800e0a4 <__lshift>
 800d95c:	4621      	mov	r1, r4
 800d95e:	9002      	str	r0, [sp, #8]
 800d960:	f000 fc0c 	bl	800e17c <__mcmp>
 800d964:	2800      	cmp	r0, #0
 800d966:	9b00      	ldr	r3, [sp, #0]
 800d968:	dc02      	bgt.n	800d970 <_dtoa_r+0xa78>
 800d96a:	d1e0      	bne.n	800d92e <_dtoa_r+0xa36>
 800d96c:	07da      	lsls	r2, r3, #31
 800d96e:	d5de      	bpl.n	800d92e <_dtoa_r+0xa36>
 800d970:	2b39      	cmp	r3, #57	@ 0x39
 800d972:	d1da      	bne.n	800d92a <_dtoa_r+0xa32>
 800d974:	2339      	movs	r3, #57	@ 0x39
 800d976:	f88b 3000 	strb.w	r3, [fp]
 800d97a:	4633      	mov	r3, r6
 800d97c:	461e      	mov	r6, r3
 800d97e:	3b01      	subs	r3, #1
 800d980:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d984:	2a39      	cmp	r2, #57	@ 0x39
 800d986:	d04e      	beq.n	800da26 <_dtoa_r+0xb2e>
 800d988:	3201      	adds	r2, #1
 800d98a:	701a      	strb	r2, [r3, #0]
 800d98c:	e501      	b.n	800d392 <_dtoa_r+0x49a>
 800d98e:	2a00      	cmp	r2, #0
 800d990:	dd03      	ble.n	800d99a <_dtoa_r+0xaa2>
 800d992:	2b39      	cmp	r3, #57	@ 0x39
 800d994:	d0ee      	beq.n	800d974 <_dtoa_r+0xa7c>
 800d996:	3301      	adds	r3, #1
 800d998:	e7c9      	b.n	800d92e <_dtoa_r+0xa36>
 800d99a:	9a00      	ldr	r2, [sp, #0]
 800d99c:	9908      	ldr	r1, [sp, #32]
 800d99e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d9a2:	428a      	cmp	r2, r1
 800d9a4:	d028      	beq.n	800d9f8 <_dtoa_r+0xb00>
 800d9a6:	9902      	ldr	r1, [sp, #8]
 800d9a8:	2300      	movs	r3, #0
 800d9aa:	220a      	movs	r2, #10
 800d9ac:	4648      	mov	r0, r9
 800d9ae:	f000 f9d5 	bl	800dd5c <__multadd>
 800d9b2:	42af      	cmp	r7, r5
 800d9b4:	9002      	str	r0, [sp, #8]
 800d9b6:	f04f 0300 	mov.w	r3, #0
 800d9ba:	f04f 020a 	mov.w	r2, #10
 800d9be:	4639      	mov	r1, r7
 800d9c0:	4648      	mov	r0, r9
 800d9c2:	d107      	bne.n	800d9d4 <_dtoa_r+0xadc>
 800d9c4:	f000 f9ca 	bl	800dd5c <__multadd>
 800d9c8:	4607      	mov	r7, r0
 800d9ca:	4605      	mov	r5, r0
 800d9cc:	9b00      	ldr	r3, [sp, #0]
 800d9ce:	3301      	adds	r3, #1
 800d9d0:	9300      	str	r3, [sp, #0]
 800d9d2:	e777      	b.n	800d8c4 <_dtoa_r+0x9cc>
 800d9d4:	f000 f9c2 	bl	800dd5c <__multadd>
 800d9d8:	4629      	mov	r1, r5
 800d9da:	4607      	mov	r7, r0
 800d9dc:	2300      	movs	r3, #0
 800d9de:	220a      	movs	r2, #10
 800d9e0:	4648      	mov	r0, r9
 800d9e2:	f000 f9bb 	bl	800dd5c <__multadd>
 800d9e6:	4605      	mov	r5, r0
 800d9e8:	e7f0      	b.n	800d9cc <_dtoa_r+0xad4>
 800d9ea:	f1bb 0f00 	cmp.w	fp, #0
 800d9ee:	bfcc      	ite	gt
 800d9f0:	465e      	movgt	r6, fp
 800d9f2:	2601      	movle	r6, #1
 800d9f4:	4456      	add	r6, sl
 800d9f6:	2700      	movs	r7, #0
 800d9f8:	9902      	ldr	r1, [sp, #8]
 800d9fa:	9300      	str	r3, [sp, #0]
 800d9fc:	2201      	movs	r2, #1
 800d9fe:	4648      	mov	r0, r9
 800da00:	f000 fb50 	bl	800e0a4 <__lshift>
 800da04:	4621      	mov	r1, r4
 800da06:	9002      	str	r0, [sp, #8]
 800da08:	f000 fbb8 	bl	800e17c <__mcmp>
 800da0c:	2800      	cmp	r0, #0
 800da0e:	dcb4      	bgt.n	800d97a <_dtoa_r+0xa82>
 800da10:	d102      	bne.n	800da18 <_dtoa_r+0xb20>
 800da12:	9b00      	ldr	r3, [sp, #0]
 800da14:	07db      	lsls	r3, r3, #31
 800da16:	d4b0      	bmi.n	800d97a <_dtoa_r+0xa82>
 800da18:	4633      	mov	r3, r6
 800da1a:	461e      	mov	r6, r3
 800da1c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800da20:	2a30      	cmp	r2, #48	@ 0x30
 800da22:	d0fa      	beq.n	800da1a <_dtoa_r+0xb22>
 800da24:	e4b5      	b.n	800d392 <_dtoa_r+0x49a>
 800da26:	459a      	cmp	sl, r3
 800da28:	d1a8      	bne.n	800d97c <_dtoa_r+0xa84>
 800da2a:	2331      	movs	r3, #49	@ 0x31
 800da2c:	f108 0801 	add.w	r8, r8, #1
 800da30:	f88a 3000 	strb.w	r3, [sl]
 800da34:	e4ad      	b.n	800d392 <_dtoa_r+0x49a>
 800da36:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800da38:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800da94 <_dtoa_r+0xb9c>
 800da3c:	b11b      	cbz	r3, 800da46 <_dtoa_r+0xb4e>
 800da3e:	f10a 0308 	add.w	r3, sl, #8
 800da42:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800da44:	6013      	str	r3, [r2, #0]
 800da46:	4650      	mov	r0, sl
 800da48:	b017      	add	sp, #92	@ 0x5c
 800da4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da4e:	9b07      	ldr	r3, [sp, #28]
 800da50:	2b01      	cmp	r3, #1
 800da52:	f77f ae2e 	ble.w	800d6b2 <_dtoa_r+0x7ba>
 800da56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800da58:	9308      	str	r3, [sp, #32]
 800da5a:	2001      	movs	r0, #1
 800da5c:	e64d      	b.n	800d6fa <_dtoa_r+0x802>
 800da5e:	f1bb 0f00 	cmp.w	fp, #0
 800da62:	f77f aed9 	ble.w	800d818 <_dtoa_r+0x920>
 800da66:	4656      	mov	r6, sl
 800da68:	9802      	ldr	r0, [sp, #8]
 800da6a:	4621      	mov	r1, r4
 800da6c:	f7ff f9b9 	bl	800cde2 <quorem>
 800da70:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800da74:	f806 3b01 	strb.w	r3, [r6], #1
 800da78:	eba6 020a 	sub.w	r2, r6, sl
 800da7c:	4593      	cmp	fp, r2
 800da7e:	ddb4      	ble.n	800d9ea <_dtoa_r+0xaf2>
 800da80:	9902      	ldr	r1, [sp, #8]
 800da82:	2300      	movs	r3, #0
 800da84:	220a      	movs	r2, #10
 800da86:	4648      	mov	r0, r9
 800da88:	f000 f968 	bl	800dd5c <__multadd>
 800da8c:	9002      	str	r0, [sp, #8]
 800da8e:	e7eb      	b.n	800da68 <_dtoa_r+0xb70>
 800da90:	0800f272 	.word	0x0800f272
 800da94:	0800f1f6 	.word	0x0800f1f6

0800da98 <_free_r>:
 800da98:	b538      	push	{r3, r4, r5, lr}
 800da9a:	4605      	mov	r5, r0
 800da9c:	2900      	cmp	r1, #0
 800da9e:	d041      	beq.n	800db24 <_free_r+0x8c>
 800daa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800daa4:	1f0c      	subs	r4, r1, #4
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	bfb8      	it	lt
 800daaa:	18e4      	addlt	r4, r4, r3
 800daac:	f000 f8e8 	bl	800dc80 <__malloc_lock>
 800dab0:	4a1d      	ldr	r2, [pc, #116]	@ (800db28 <_free_r+0x90>)
 800dab2:	6813      	ldr	r3, [r2, #0]
 800dab4:	b933      	cbnz	r3, 800dac4 <_free_r+0x2c>
 800dab6:	6063      	str	r3, [r4, #4]
 800dab8:	6014      	str	r4, [r2, #0]
 800daba:	4628      	mov	r0, r5
 800dabc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dac0:	f000 b8e4 	b.w	800dc8c <__malloc_unlock>
 800dac4:	42a3      	cmp	r3, r4
 800dac6:	d908      	bls.n	800dada <_free_r+0x42>
 800dac8:	6820      	ldr	r0, [r4, #0]
 800daca:	1821      	adds	r1, r4, r0
 800dacc:	428b      	cmp	r3, r1
 800dace:	bf01      	itttt	eq
 800dad0:	6819      	ldreq	r1, [r3, #0]
 800dad2:	685b      	ldreq	r3, [r3, #4]
 800dad4:	1809      	addeq	r1, r1, r0
 800dad6:	6021      	streq	r1, [r4, #0]
 800dad8:	e7ed      	b.n	800dab6 <_free_r+0x1e>
 800dada:	461a      	mov	r2, r3
 800dadc:	685b      	ldr	r3, [r3, #4]
 800dade:	b10b      	cbz	r3, 800dae4 <_free_r+0x4c>
 800dae0:	42a3      	cmp	r3, r4
 800dae2:	d9fa      	bls.n	800dada <_free_r+0x42>
 800dae4:	6811      	ldr	r1, [r2, #0]
 800dae6:	1850      	adds	r0, r2, r1
 800dae8:	42a0      	cmp	r0, r4
 800daea:	d10b      	bne.n	800db04 <_free_r+0x6c>
 800daec:	6820      	ldr	r0, [r4, #0]
 800daee:	4401      	add	r1, r0
 800daf0:	1850      	adds	r0, r2, r1
 800daf2:	4283      	cmp	r3, r0
 800daf4:	6011      	str	r1, [r2, #0]
 800daf6:	d1e0      	bne.n	800daba <_free_r+0x22>
 800daf8:	6818      	ldr	r0, [r3, #0]
 800dafa:	685b      	ldr	r3, [r3, #4]
 800dafc:	6053      	str	r3, [r2, #4]
 800dafe:	4408      	add	r0, r1
 800db00:	6010      	str	r0, [r2, #0]
 800db02:	e7da      	b.n	800daba <_free_r+0x22>
 800db04:	d902      	bls.n	800db0c <_free_r+0x74>
 800db06:	230c      	movs	r3, #12
 800db08:	602b      	str	r3, [r5, #0]
 800db0a:	e7d6      	b.n	800daba <_free_r+0x22>
 800db0c:	6820      	ldr	r0, [r4, #0]
 800db0e:	1821      	adds	r1, r4, r0
 800db10:	428b      	cmp	r3, r1
 800db12:	bf04      	itt	eq
 800db14:	6819      	ldreq	r1, [r3, #0]
 800db16:	685b      	ldreq	r3, [r3, #4]
 800db18:	6063      	str	r3, [r4, #4]
 800db1a:	bf04      	itt	eq
 800db1c:	1809      	addeq	r1, r1, r0
 800db1e:	6021      	streq	r1, [r4, #0]
 800db20:	6054      	str	r4, [r2, #4]
 800db22:	e7ca      	b.n	800daba <_free_r+0x22>
 800db24:	bd38      	pop	{r3, r4, r5, pc}
 800db26:	bf00      	nop
 800db28:	200021f4 	.word	0x200021f4

0800db2c <malloc>:
 800db2c:	4b02      	ldr	r3, [pc, #8]	@ (800db38 <malloc+0xc>)
 800db2e:	4601      	mov	r1, r0
 800db30:	6818      	ldr	r0, [r3, #0]
 800db32:	f000 b825 	b.w	800db80 <_malloc_r>
 800db36:	bf00      	nop
 800db38:	20000110 	.word	0x20000110

0800db3c <sbrk_aligned>:
 800db3c:	b570      	push	{r4, r5, r6, lr}
 800db3e:	4e0f      	ldr	r6, [pc, #60]	@ (800db7c <sbrk_aligned+0x40>)
 800db40:	460c      	mov	r4, r1
 800db42:	6831      	ldr	r1, [r6, #0]
 800db44:	4605      	mov	r5, r0
 800db46:	b911      	cbnz	r1, 800db4e <sbrk_aligned+0x12>
 800db48:	f001 f804 	bl	800eb54 <_sbrk_r>
 800db4c:	6030      	str	r0, [r6, #0]
 800db4e:	4621      	mov	r1, r4
 800db50:	4628      	mov	r0, r5
 800db52:	f000 ffff 	bl	800eb54 <_sbrk_r>
 800db56:	1c43      	adds	r3, r0, #1
 800db58:	d103      	bne.n	800db62 <sbrk_aligned+0x26>
 800db5a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800db5e:	4620      	mov	r0, r4
 800db60:	bd70      	pop	{r4, r5, r6, pc}
 800db62:	1cc4      	adds	r4, r0, #3
 800db64:	f024 0403 	bic.w	r4, r4, #3
 800db68:	42a0      	cmp	r0, r4
 800db6a:	d0f8      	beq.n	800db5e <sbrk_aligned+0x22>
 800db6c:	1a21      	subs	r1, r4, r0
 800db6e:	4628      	mov	r0, r5
 800db70:	f000 fff0 	bl	800eb54 <_sbrk_r>
 800db74:	3001      	adds	r0, #1
 800db76:	d1f2      	bne.n	800db5e <sbrk_aligned+0x22>
 800db78:	e7ef      	b.n	800db5a <sbrk_aligned+0x1e>
 800db7a:	bf00      	nop
 800db7c:	200021f0 	.word	0x200021f0

0800db80 <_malloc_r>:
 800db80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db84:	1ccd      	adds	r5, r1, #3
 800db86:	f025 0503 	bic.w	r5, r5, #3
 800db8a:	3508      	adds	r5, #8
 800db8c:	2d0c      	cmp	r5, #12
 800db8e:	bf38      	it	cc
 800db90:	250c      	movcc	r5, #12
 800db92:	2d00      	cmp	r5, #0
 800db94:	4606      	mov	r6, r0
 800db96:	db01      	blt.n	800db9c <_malloc_r+0x1c>
 800db98:	42a9      	cmp	r1, r5
 800db9a:	d904      	bls.n	800dba6 <_malloc_r+0x26>
 800db9c:	230c      	movs	r3, #12
 800db9e:	6033      	str	r3, [r6, #0]
 800dba0:	2000      	movs	r0, #0
 800dba2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dba6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800dc7c <_malloc_r+0xfc>
 800dbaa:	f000 f869 	bl	800dc80 <__malloc_lock>
 800dbae:	f8d8 3000 	ldr.w	r3, [r8]
 800dbb2:	461c      	mov	r4, r3
 800dbb4:	bb44      	cbnz	r4, 800dc08 <_malloc_r+0x88>
 800dbb6:	4629      	mov	r1, r5
 800dbb8:	4630      	mov	r0, r6
 800dbba:	f7ff ffbf 	bl	800db3c <sbrk_aligned>
 800dbbe:	1c43      	adds	r3, r0, #1
 800dbc0:	4604      	mov	r4, r0
 800dbc2:	d158      	bne.n	800dc76 <_malloc_r+0xf6>
 800dbc4:	f8d8 4000 	ldr.w	r4, [r8]
 800dbc8:	4627      	mov	r7, r4
 800dbca:	2f00      	cmp	r7, #0
 800dbcc:	d143      	bne.n	800dc56 <_malloc_r+0xd6>
 800dbce:	2c00      	cmp	r4, #0
 800dbd0:	d04b      	beq.n	800dc6a <_malloc_r+0xea>
 800dbd2:	6823      	ldr	r3, [r4, #0]
 800dbd4:	4639      	mov	r1, r7
 800dbd6:	4630      	mov	r0, r6
 800dbd8:	eb04 0903 	add.w	r9, r4, r3
 800dbdc:	f000 ffba 	bl	800eb54 <_sbrk_r>
 800dbe0:	4581      	cmp	r9, r0
 800dbe2:	d142      	bne.n	800dc6a <_malloc_r+0xea>
 800dbe4:	6821      	ldr	r1, [r4, #0]
 800dbe6:	1a6d      	subs	r5, r5, r1
 800dbe8:	4629      	mov	r1, r5
 800dbea:	4630      	mov	r0, r6
 800dbec:	f7ff ffa6 	bl	800db3c <sbrk_aligned>
 800dbf0:	3001      	adds	r0, #1
 800dbf2:	d03a      	beq.n	800dc6a <_malloc_r+0xea>
 800dbf4:	6823      	ldr	r3, [r4, #0]
 800dbf6:	442b      	add	r3, r5
 800dbf8:	6023      	str	r3, [r4, #0]
 800dbfa:	f8d8 3000 	ldr.w	r3, [r8]
 800dbfe:	685a      	ldr	r2, [r3, #4]
 800dc00:	bb62      	cbnz	r2, 800dc5c <_malloc_r+0xdc>
 800dc02:	f8c8 7000 	str.w	r7, [r8]
 800dc06:	e00f      	b.n	800dc28 <_malloc_r+0xa8>
 800dc08:	6822      	ldr	r2, [r4, #0]
 800dc0a:	1b52      	subs	r2, r2, r5
 800dc0c:	d420      	bmi.n	800dc50 <_malloc_r+0xd0>
 800dc0e:	2a0b      	cmp	r2, #11
 800dc10:	d917      	bls.n	800dc42 <_malloc_r+0xc2>
 800dc12:	1961      	adds	r1, r4, r5
 800dc14:	42a3      	cmp	r3, r4
 800dc16:	6025      	str	r5, [r4, #0]
 800dc18:	bf18      	it	ne
 800dc1a:	6059      	strne	r1, [r3, #4]
 800dc1c:	6863      	ldr	r3, [r4, #4]
 800dc1e:	bf08      	it	eq
 800dc20:	f8c8 1000 	streq.w	r1, [r8]
 800dc24:	5162      	str	r2, [r4, r5]
 800dc26:	604b      	str	r3, [r1, #4]
 800dc28:	4630      	mov	r0, r6
 800dc2a:	f000 f82f 	bl	800dc8c <__malloc_unlock>
 800dc2e:	f104 000b 	add.w	r0, r4, #11
 800dc32:	1d23      	adds	r3, r4, #4
 800dc34:	f020 0007 	bic.w	r0, r0, #7
 800dc38:	1ac2      	subs	r2, r0, r3
 800dc3a:	bf1c      	itt	ne
 800dc3c:	1a1b      	subne	r3, r3, r0
 800dc3e:	50a3      	strne	r3, [r4, r2]
 800dc40:	e7af      	b.n	800dba2 <_malloc_r+0x22>
 800dc42:	6862      	ldr	r2, [r4, #4]
 800dc44:	42a3      	cmp	r3, r4
 800dc46:	bf0c      	ite	eq
 800dc48:	f8c8 2000 	streq.w	r2, [r8]
 800dc4c:	605a      	strne	r2, [r3, #4]
 800dc4e:	e7eb      	b.n	800dc28 <_malloc_r+0xa8>
 800dc50:	4623      	mov	r3, r4
 800dc52:	6864      	ldr	r4, [r4, #4]
 800dc54:	e7ae      	b.n	800dbb4 <_malloc_r+0x34>
 800dc56:	463c      	mov	r4, r7
 800dc58:	687f      	ldr	r7, [r7, #4]
 800dc5a:	e7b6      	b.n	800dbca <_malloc_r+0x4a>
 800dc5c:	461a      	mov	r2, r3
 800dc5e:	685b      	ldr	r3, [r3, #4]
 800dc60:	42a3      	cmp	r3, r4
 800dc62:	d1fb      	bne.n	800dc5c <_malloc_r+0xdc>
 800dc64:	2300      	movs	r3, #0
 800dc66:	6053      	str	r3, [r2, #4]
 800dc68:	e7de      	b.n	800dc28 <_malloc_r+0xa8>
 800dc6a:	230c      	movs	r3, #12
 800dc6c:	6033      	str	r3, [r6, #0]
 800dc6e:	4630      	mov	r0, r6
 800dc70:	f000 f80c 	bl	800dc8c <__malloc_unlock>
 800dc74:	e794      	b.n	800dba0 <_malloc_r+0x20>
 800dc76:	6005      	str	r5, [r0, #0]
 800dc78:	e7d6      	b.n	800dc28 <_malloc_r+0xa8>
 800dc7a:	bf00      	nop
 800dc7c:	200021f4 	.word	0x200021f4

0800dc80 <__malloc_lock>:
 800dc80:	4801      	ldr	r0, [pc, #4]	@ (800dc88 <__malloc_lock+0x8>)
 800dc82:	f7ff b89e 	b.w	800cdc2 <__retarget_lock_acquire_recursive>
 800dc86:	bf00      	nop
 800dc88:	200021ec 	.word	0x200021ec

0800dc8c <__malloc_unlock>:
 800dc8c:	4801      	ldr	r0, [pc, #4]	@ (800dc94 <__malloc_unlock+0x8>)
 800dc8e:	f7ff b899 	b.w	800cdc4 <__retarget_lock_release_recursive>
 800dc92:	bf00      	nop
 800dc94:	200021ec 	.word	0x200021ec

0800dc98 <_Balloc>:
 800dc98:	b570      	push	{r4, r5, r6, lr}
 800dc9a:	69c6      	ldr	r6, [r0, #28]
 800dc9c:	4604      	mov	r4, r0
 800dc9e:	460d      	mov	r5, r1
 800dca0:	b976      	cbnz	r6, 800dcc0 <_Balloc+0x28>
 800dca2:	2010      	movs	r0, #16
 800dca4:	f7ff ff42 	bl	800db2c <malloc>
 800dca8:	4602      	mov	r2, r0
 800dcaa:	61e0      	str	r0, [r4, #28]
 800dcac:	b920      	cbnz	r0, 800dcb8 <_Balloc+0x20>
 800dcae:	4b18      	ldr	r3, [pc, #96]	@ (800dd10 <_Balloc+0x78>)
 800dcb0:	4818      	ldr	r0, [pc, #96]	@ (800dd14 <_Balloc+0x7c>)
 800dcb2:	216b      	movs	r1, #107	@ 0x6b
 800dcb4:	f000 ff5e 	bl	800eb74 <__assert_func>
 800dcb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dcbc:	6006      	str	r6, [r0, #0]
 800dcbe:	60c6      	str	r6, [r0, #12]
 800dcc0:	69e6      	ldr	r6, [r4, #28]
 800dcc2:	68f3      	ldr	r3, [r6, #12]
 800dcc4:	b183      	cbz	r3, 800dce8 <_Balloc+0x50>
 800dcc6:	69e3      	ldr	r3, [r4, #28]
 800dcc8:	68db      	ldr	r3, [r3, #12]
 800dcca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dcce:	b9b8      	cbnz	r0, 800dd00 <_Balloc+0x68>
 800dcd0:	2101      	movs	r1, #1
 800dcd2:	fa01 f605 	lsl.w	r6, r1, r5
 800dcd6:	1d72      	adds	r2, r6, #5
 800dcd8:	0092      	lsls	r2, r2, #2
 800dcda:	4620      	mov	r0, r4
 800dcdc:	f000 ff68 	bl	800ebb0 <_calloc_r>
 800dce0:	b160      	cbz	r0, 800dcfc <_Balloc+0x64>
 800dce2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dce6:	e00e      	b.n	800dd06 <_Balloc+0x6e>
 800dce8:	2221      	movs	r2, #33	@ 0x21
 800dcea:	2104      	movs	r1, #4
 800dcec:	4620      	mov	r0, r4
 800dcee:	f000 ff5f 	bl	800ebb0 <_calloc_r>
 800dcf2:	69e3      	ldr	r3, [r4, #28]
 800dcf4:	60f0      	str	r0, [r6, #12]
 800dcf6:	68db      	ldr	r3, [r3, #12]
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d1e4      	bne.n	800dcc6 <_Balloc+0x2e>
 800dcfc:	2000      	movs	r0, #0
 800dcfe:	bd70      	pop	{r4, r5, r6, pc}
 800dd00:	6802      	ldr	r2, [r0, #0]
 800dd02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dd06:	2300      	movs	r3, #0
 800dd08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dd0c:	e7f7      	b.n	800dcfe <_Balloc+0x66>
 800dd0e:	bf00      	nop
 800dd10:	0800f203 	.word	0x0800f203
 800dd14:	0800f283 	.word	0x0800f283

0800dd18 <_Bfree>:
 800dd18:	b570      	push	{r4, r5, r6, lr}
 800dd1a:	69c6      	ldr	r6, [r0, #28]
 800dd1c:	4605      	mov	r5, r0
 800dd1e:	460c      	mov	r4, r1
 800dd20:	b976      	cbnz	r6, 800dd40 <_Bfree+0x28>
 800dd22:	2010      	movs	r0, #16
 800dd24:	f7ff ff02 	bl	800db2c <malloc>
 800dd28:	4602      	mov	r2, r0
 800dd2a:	61e8      	str	r0, [r5, #28]
 800dd2c:	b920      	cbnz	r0, 800dd38 <_Bfree+0x20>
 800dd2e:	4b09      	ldr	r3, [pc, #36]	@ (800dd54 <_Bfree+0x3c>)
 800dd30:	4809      	ldr	r0, [pc, #36]	@ (800dd58 <_Bfree+0x40>)
 800dd32:	218f      	movs	r1, #143	@ 0x8f
 800dd34:	f000 ff1e 	bl	800eb74 <__assert_func>
 800dd38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dd3c:	6006      	str	r6, [r0, #0]
 800dd3e:	60c6      	str	r6, [r0, #12]
 800dd40:	b13c      	cbz	r4, 800dd52 <_Bfree+0x3a>
 800dd42:	69eb      	ldr	r3, [r5, #28]
 800dd44:	6862      	ldr	r2, [r4, #4]
 800dd46:	68db      	ldr	r3, [r3, #12]
 800dd48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dd4c:	6021      	str	r1, [r4, #0]
 800dd4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dd52:	bd70      	pop	{r4, r5, r6, pc}
 800dd54:	0800f203 	.word	0x0800f203
 800dd58:	0800f283 	.word	0x0800f283

0800dd5c <__multadd>:
 800dd5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd60:	690d      	ldr	r5, [r1, #16]
 800dd62:	4607      	mov	r7, r0
 800dd64:	460c      	mov	r4, r1
 800dd66:	461e      	mov	r6, r3
 800dd68:	f101 0c14 	add.w	ip, r1, #20
 800dd6c:	2000      	movs	r0, #0
 800dd6e:	f8dc 3000 	ldr.w	r3, [ip]
 800dd72:	b299      	uxth	r1, r3
 800dd74:	fb02 6101 	mla	r1, r2, r1, r6
 800dd78:	0c1e      	lsrs	r6, r3, #16
 800dd7a:	0c0b      	lsrs	r3, r1, #16
 800dd7c:	fb02 3306 	mla	r3, r2, r6, r3
 800dd80:	b289      	uxth	r1, r1
 800dd82:	3001      	adds	r0, #1
 800dd84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dd88:	4285      	cmp	r5, r0
 800dd8a:	f84c 1b04 	str.w	r1, [ip], #4
 800dd8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dd92:	dcec      	bgt.n	800dd6e <__multadd+0x12>
 800dd94:	b30e      	cbz	r6, 800ddda <__multadd+0x7e>
 800dd96:	68a3      	ldr	r3, [r4, #8]
 800dd98:	42ab      	cmp	r3, r5
 800dd9a:	dc19      	bgt.n	800ddd0 <__multadd+0x74>
 800dd9c:	6861      	ldr	r1, [r4, #4]
 800dd9e:	4638      	mov	r0, r7
 800dda0:	3101      	adds	r1, #1
 800dda2:	f7ff ff79 	bl	800dc98 <_Balloc>
 800dda6:	4680      	mov	r8, r0
 800dda8:	b928      	cbnz	r0, 800ddb6 <__multadd+0x5a>
 800ddaa:	4602      	mov	r2, r0
 800ddac:	4b0c      	ldr	r3, [pc, #48]	@ (800dde0 <__multadd+0x84>)
 800ddae:	480d      	ldr	r0, [pc, #52]	@ (800dde4 <__multadd+0x88>)
 800ddb0:	21ba      	movs	r1, #186	@ 0xba
 800ddb2:	f000 fedf 	bl	800eb74 <__assert_func>
 800ddb6:	6922      	ldr	r2, [r4, #16]
 800ddb8:	3202      	adds	r2, #2
 800ddba:	f104 010c 	add.w	r1, r4, #12
 800ddbe:	0092      	lsls	r2, r2, #2
 800ddc0:	300c      	adds	r0, #12
 800ddc2:	f7ff f800 	bl	800cdc6 <memcpy>
 800ddc6:	4621      	mov	r1, r4
 800ddc8:	4638      	mov	r0, r7
 800ddca:	f7ff ffa5 	bl	800dd18 <_Bfree>
 800ddce:	4644      	mov	r4, r8
 800ddd0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ddd4:	3501      	adds	r5, #1
 800ddd6:	615e      	str	r6, [r3, #20]
 800ddd8:	6125      	str	r5, [r4, #16]
 800ddda:	4620      	mov	r0, r4
 800dddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dde0:	0800f272 	.word	0x0800f272
 800dde4:	0800f283 	.word	0x0800f283

0800dde8 <__hi0bits>:
 800dde8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ddec:	4603      	mov	r3, r0
 800ddee:	bf36      	itet	cc
 800ddf0:	0403      	lslcc	r3, r0, #16
 800ddf2:	2000      	movcs	r0, #0
 800ddf4:	2010      	movcc	r0, #16
 800ddf6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ddfa:	bf3c      	itt	cc
 800ddfc:	021b      	lslcc	r3, r3, #8
 800ddfe:	3008      	addcc	r0, #8
 800de00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800de04:	bf3c      	itt	cc
 800de06:	011b      	lslcc	r3, r3, #4
 800de08:	3004      	addcc	r0, #4
 800de0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800de0e:	bf3c      	itt	cc
 800de10:	009b      	lslcc	r3, r3, #2
 800de12:	3002      	addcc	r0, #2
 800de14:	2b00      	cmp	r3, #0
 800de16:	db05      	blt.n	800de24 <__hi0bits+0x3c>
 800de18:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800de1c:	f100 0001 	add.w	r0, r0, #1
 800de20:	bf08      	it	eq
 800de22:	2020      	moveq	r0, #32
 800de24:	4770      	bx	lr

0800de26 <__lo0bits>:
 800de26:	6803      	ldr	r3, [r0, #0]
 800de28:	4602      	mov	r2, r0
 800de2a:	f013 0007 	ands.w	r0, r3, #7
 800de2e:	d00b      	beq.n	800de48 <__lo0bits+0x22>
 800de30:	07d9      	lsls	r1, r3, #31
 800de32:	d421      	bmi.n	800de78 <__lo0bits+0x52>
 800de34:	0798      	lsls	r0, r3, #30
 800de36:	bf49      	itett	mi
 800de38:	085b      	lsrmi	r3, r3, #1
 800de3a:	089b      	lsrpl	r3, r3, #2
 800de3c:	2001      	movmi	r0, #1
 800de3e:	6013      	strmi	r3, [r2, #0]
 800de40:	bf5c      	itt	pl
 800de42:	6013      	strpl	r3, [r2, #0]
 800de44:	2002      	movpl	r0, #2
 800de46:	4770      	bx	lr
 800de48:	b299      	uxth	r1, r3
 800de4a:	b909      	cbnz	r1, 800de50 <__lo0bits+0x2a>
 800de4c:	0c1b      	lsrs	r3, r3, #16
 800de4e:	2010      	movs	r0, #16
 800de50:	b2d9      	uxtb	r1, r3
 800de52:	b909      	cbnz	r1, 800de58 <__lo0bits+0x32>
 800de54:	3008      	adds	r0, #8
 800de56:	0a1b      	lsrs	r3, r3, #8
 800de58:	0719      	lsls	r1, r3, #28
 800de5a:	bf04      	itt	eq
 800de5c:	091b      	lsreq	r3, r3, #4
 800de5e:	3004      	addeq	r0, #4
 800de60:	0799      	lsls	r1, r3, #30
 800de62:	bf04      	itt	eq
 800de64:	089b      	lsreq	r3, r3, #2
 800de66:	3002      	addeq	r0, #2
 800de68:	07d9      	lsls	r1, r3, #31
 800de6a:	d403      	bmi.n	800de74 <__lo0bits+0x4e>
 800de6c:	085b      	lsrs	r3, r3, #1
 800de6e:	f100 0001 	add.w	r0, r0, #1
 800de72:	d003      	beq.n	800de7c <__lo0bits+0x56>
 800de74:	6013      	str	r3, [r2, #0]
 800de76:	4770      	bx	lr
 800de78:	2000      	movs	r0, #0
 800de7a:	4770      	bx	lr
 800de7c:	2020      	movs	r0, #32
 800de7e:	4770      	bx	lr

0800de80 <__i2b>:
 800de80:	b510      	push	{r4, lr}
 800de82:	460c      	mov	r4, r1
 800de84:	2101      	movs	r1, #1
 800de86:	f7ff ff07 	bl	800dc98 <_Balloc>
 800de8a:	4602      	mov	r2, r0
 800de8c:	b928      	cbnz	r0, 800de9a <__i2b+0x1a>
 800de8e:	4b05      	ldr	r3, [pc, #20]	@ (800dea4 <__i2b+0x24>)
 800de90:	4805      	ldr	r0, [pc, #20]	@ (800dea8 <__i2b+0x28>)
 800de92:	f240 1145 	movw	r1, #325	@ 0x145
 800de96:	f000 fe6d 	bl	800eb74 <__assert_func>
 800de9a:	2301      	movs	r3, #1
 800de9c:	6144      	str	r4, [r0, #20]
 800de9e:	6103      	str	r3, [r0, #16]
 800dea0:	bd10      	pop	{r4, pc}
 800dea2:	bf00      	nop
 800dea4:	0800f272 	.word	0x0800f272
 800dea8:	0800f283 	.word	0x0800f283

0800deac <__multiply>:
 800deac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800deb0:	4617      	mov	r7, r2
 800deb2:	690a      	ldr	r2, [r1, #16]
 800deb4:	693b      	ldr	r3, [r7, #16]
 800deb6:	429a      	cmp	r2, r3
 800deb8:	bfa8      	it	ge
 800deba:	463b      	movge	r3, r7
 800debc:	4689      	mov	r9, r1
 800debe:	bfa4      	itt	ge
 800dec0:	460f      	movge	r7, r1
 800dec2:	4699      	movge	r9, r3
 800dec4:	693d      	ldr	r5, [r7, #16]
 800dec6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800deca:	68bb      	ldr	r3, [r7, #8]
 800decc:	6879      	ldr	r1, [r7, #4]
 800dece:	eb05 060a 	add.w	r6, r5, sl
 800ded2:	42b3      	cmp	r3, r6
 800ded4:	b085      	sub	sp, #20
 800ded6:	bfb8      	it	lt
 800ded8:	3101      	addlt	r1, #1
 800deda:	f7ff fedd 	bl	800dc98 <_Balloc>
 800dede:	b930      	cbnz	r0, 800deee <__multiply+0x42>
 800dee0:	4602      	mov	r2, r0
 800dee2:	4b41      	ldr	r3, [pc, #260]	@ (800dfe8 <__multiply+0x13c>)
 800dee4:	4841      	ldr	r0, [pc, #260]	@ (800dfec <__multiply+0x140>)
 800dee6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800deea:	f000 fe43 	bl	800eb74 <__assert_func>
 800deee:	f100 0414 	add.w	r4, r0, #20
 800def2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800def6:	4623      	mov	r3, r4
 800def8:	2200      	movs	r2, #0
 800defa:	4573      	cmp	r3, lr
 800defc:	d320      	bcc.n	800df40 <__multiply+0x94>
 800defe:	f107 0814 	add.w	r8, r7, #20
 800df02:	f109 0114 	add.w	r1, r9, #20
 800df06:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800df0a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800df0e:	9302      	str	r3, [sp, #8]
 800df10:	1beb      	subs	r3, r5, r7
 800df12:	3b15      	subs	r3, #21
 800df14:	f023 0303 	bic.w	r3, r3, #3
 800df18:	3304      	adds	r3, #4
 800df1a:	3715      	adds	r7, #21
 800df1c:	42bd      	cmp	r5, r7
 800df1e:	bf38      	it	cc
 800df20:	2304      	movcc	r3, #4
 800df22:	9301      	str	r3, [sp, #4]
 800df24:	9b02      	ldr	r3, [sp, #8]
 800df26:	9103      	str	r1, [sp, #12]
 800df28:	428b      	cmp	r3, r1
 800df2a:	d80c      	bhi.n	800df46 <__multiply+0x9a>
 800df2c:	2e00      	cmp	r6, #0
 800df2e:	dd03      	ble.n	800df38 <__multiply+0x8c>
 800df30:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800df34:	2b00      	cmp	r3, #0
 800df36:	d055      	beq.n	800dfe4 <__multiply+0x138>
 800df38:	6106      	str	r6, [r0, #16]
 800df3a:	b005      	add	sp, #20
 800df3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df40:	f843 2b04 	str.w	r2, [r3], #4
 800df44:	e7d9      	b.n	800defa <__multiply+0x4e>
 800df46:	f8b1 a000 	ldrh.w	sl, [r1]
 800df4a:	f1ba 0f00 	cmp.w	sl, #0
 800df4e:	d01f      	beq.n	800df90 <__multiply+0xe4>
 800df50:	46c4      	mov	ip, r8
 800df52:	46a1      	mov	r9, r4
 800df54:	2700      	movs	r7, #0
 800df56:	f85c 2b04 	ldr.w	r2, [ip], #4
 800df5a:	f8d9 3000 	ldr.w	r3, [r9]
 800df5e:	fa1f fb82 	uxth.w	fp, r2
 800df62:	b29b      	uxth	r3, r3
 800df64:	fb0a 330b 	mla	r3, sl, fp, r3
 800df68:	443b      	add	r3, r7
 800df6a:	f8d9 7000 	ldr.w	r7, [r9]
 800df6e:	0c12      	lsrs	r2, r2, #16
 800df70:	0c3f      	lsrs	r7, r7, #16
 800df72:	fb0a 7202 	mla	r2, sl, r2, r7
 800df76:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800df7a:	b29b      	uxth	r3, r3
 800df7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800df80:	4565      	cmp	r5, ip
 800df82:	f849 3b04 	str.w	r3, [r9], #4
 800df86:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800df8a:	d8e4      	bhi.n	800df56 <__multiply+0xaa>
 800df8c:	9b01      	ldr	r3, [sp, #4]
 800df8e:	50e7      	str	r7, [r4, r3]
 800df90:	9b03      	ldr	r3, [sp, #12]
 800df92:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800df96:	3104      	adds	r1, #4
 800df98:	f1b9 0f00 	cmp.w	r9, #0
 800df9c:	d020      	beq.n	800dfe0 <__multiply+0x134>
 800df9e:	6823      	ldr	r3, [r4, #0]
 800dfa0:	4647      	mov	r7, r8
 800dfa2:	46a4      	mov	ip, r4
 800dfa4:	f04f 0a00 	mov.w	sl, #0
 800dfa8:	f8b7 b000 	ldrh.w	fp, [r7]
 800dfac:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800dfb0:	fb09 220b 	mla	r2, r9, fp, r2
 800dfb4:	4452      	add	r2, sl
 800dfb6:	b29b      	uxth	r3, r3
 800dfb8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dfbc:	f84c 3b04 	str.w	r3, [ip], #4
 800dfc0:	f857 3b04 	ldr.w	r3, [r7], #4
 800dfc4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dfc8:	f8bc 3000 	ldrh.w	r3, [ip]
 800dfcc:	fb09 330a 	mla	r3, r9, sl, r3
 800dfd0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800dfd4:	42bd      	cmp	r5, r7
 800dfd6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dfda:	d8e5      	bhi.n	800dfa8 <__multiply+0xfc>
 800dfdc:	9a01      	ldr	r2, [sp, #4]
 800dfde:	50a3      	str	r3, [r4, r2]
 800dfe0:	3404      	adds	r4, #4
 800dfe2:	e79f      	b.n	800df24 <__multiply+0x78>
 800dfe4:	3e01      	subs	r6, #1
 800dfe6:	e7a1      	b.n	800df2c <__multiply+0x80>
 800dfe8:	0800f272 	.word	0x0800f272
 800dfec:	0800f283 	.word	0x0800f283

0800dff0 <__pow5mult>:
 800dff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dff4:	4615      	mov	r5, r2
 800dff6:	f012 0203 	ands.w	r2, r2, #3
 800dffa:	4607      	mov	r7, r0
 800dffc:	460e      	mov	r6, r1
 800dffe:	d007      	beq.n	800e010 <__pow5mult+0x20>
 800e000:	4c25      	ldr	r4, [pc, #148]	@ (800e098 <__pow5mult+0xa8>)
 800e002:	3a01      	subs	r2, #1
 800e004:	2300      	movs	r3, #0
 800e006:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e00a:	f7ff fea7 	bl	800dd5c <__multadd>
 800e00e:	4606      	mov	r6, r0
 800e010:	10ad      	asrs	r5, r5, #2
 800e012:	d03d      	beq.n	800e090 <__pow5mult+0xa0>
 800e014:	69fc      	ldr	r4, [r7, #28]
 800e016:	b97c      	cbnz	r4, 800e038 <__pow5mult+0x48>
 800e018:	2010      	movs	r0, #16
 800e01a:	f7ff fd87 	bl	800db2c <malloc>
 800e01e:	4602      	mov	r2, r0
 800e020:	61f8      	str	r0, [r7, #28]
 800e022:	b928      	cbnz	r0, 800e030 <__pow5mult+0x40>
 800e024:	4b1d      	ldr	r3, [pc, #116]	@ (800e09c <__pow5mult+0xac>)
 800e026:	481e      	ldr	r0, [pc, #120]	@ (800e0a0 <__pow5mult+0xb0>)
 800e028:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e02c:	f000 fda2 	bl	800eb74 <__assert_func>
 800e030:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e034:	6004      	str	r4, [r0, #0]
 800e036:	60c4      	str	r4, [r0, #12]
 800e038:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e03c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e040:	b94c      	cbnz	r4, 800e056 <__pow5mult+0x66>
 800e042:	f240 2171 	movw	r1, #625	@ 0x271
 800e046:	4638      	mov	r0, r7
 800e048:	f7ff ff1a 	bl	800de80 <__i2b>
 800e04c:	2300      	movs	r3, #0
 800e04e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e052:	4604      	mov	r4, r0
 800e054:	6003      	str	r3, [r0, #0]
 800e056:	f04f 0900 	mov.w	r9, #0
 800e05a:	07eb      	lsls	r3, r5, #31
 800e05c:	d50a      	bpl.n	800e074 <__pow5mult+0x84>
 800e05e:	4631      	mov	r1, r6
 800e060:	4622      	mov	r2, r4
 800e062:	4638      	mov	r0, r7
 800e064:	f7ff ff22 	bl	800deac <__multiply>
 800e068:	4631      	mov	r1, r6
 800e06a:	4680      	mov	r8, r0
 800e06c:	4638      	mov	r0, r7
 800e06e:	f7ff fe53 	bl	800dd18 <_Bfree>
 800e072:	4646      	mov	r6, r8
 800e074:	106d      	asrs	r5, r5, #1
 800e076:	d00b      	beq.n	800e090 <__pow5mult+0xa0>
 800e078:	6820      	ldr	r0, [r4, #0]
 800e07a:	b938      	cbnz	r0, 800e08c <__pow5mult+0x9c>
 800e07c:	4622      	mov	r2, r4
 800e07e:	4621      	mov	r1, r4
 800e080:	4638      	mov	r0, r7
 800e082:	f7ff ff13 	bl	800deac <__multiply>
 800e086:	6020      	str	r0, [r4, #0]
 800e088:	f8c0 9000 	str.w	r9, [r0]
 800e08c:	4604      	mov	r4, r0
 800e08e:	e7e4      	b.n	800e05a <__pow5mult+0x6a>
 800e090:	4630      	mov	r0, r6
 800e092:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e096:	bf00      	nop
 800e098:	0800f334 	.word	0x0800f334
 800e09c:	0800f203 	.word	0x0800f203
 800e0a0:	0800f283 	.word	0x0800f283

0800e0a4 <__lshift>:
 800e0a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0a8:	460c      	mov	r4, r1
 800e0aa:	6849      	ldr	r1, [r1, #4]
 800e0ac:	6923      	ldr	r3, [r4, #16]
 800e0ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e0b2:	68a3      	ldr	r3, [r4, #8]
 800e0b4:	4607      	mov	r7, r0
 800e0b6:	4691      	mov	r9, r2
 800e0b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e0bc:	f108 0601 	add.w	r6, r8, #1
 800e0c0:	42b3      	cmp	r3, r6
 800e0c2:	db0b      	blt.n	800e0dc <__lshift+0x38>
 800e0c4:	4638      	mov	r0, r7
 800e0c6:	f7ff fde7 	bl	800dc98 <_Balloc>
 800e0ca:	4605      	mov	r5, r0
 800e0cc:	b948      	cbnz	r0, 800e0e2 <__lshift+0x3e>
 800e0ce:	4602      	mov	r2, r0
 800e0d0:	4b28      	ldr	r3, [pc, #160]	@ (800e174 <__lshift+0xd0>)
 800e0d2:	4829      	ldr	r0, [pc, #164]	@ (800e178 <__lshift+0xd4>)
 800e0d4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e0d8:	f000 fd4c 	bl	800eb74 <__assert_func>
 800e0dc:	3101      	adds	r1, #1
 800e0de:	005b      	lsls	r3, r3, #1
 800e0e0:	e7ee      	b.n	800e0c0 <__lshift+0x1c>
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	f100 0114 	add.w	r1, r0, #20
 800e0e8:	f100 0210 	add.w	r2, r0, #16
 800e0ec:	4618      	mov	r0, r3
 800e0ee:	4553      	cmp	r3, sl
 800e0f0:	db33      	blt.n	800e15a <__lshift+0xb6>
 800e0f2:	6920      	ldr	r0, [r4, #16]
 800e0f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e0f8:	f104 0314 	add.w	r3, r4, #20
 800e0fc:	f019 091f 	ands.w	r9, r9, #31
 800e100:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e104:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e108:	d02b      	beq.n	800e162 <__lshift+0xbe>
 800e10a:	f1c9 0e20 	rsb	lr, r9, #32
 800e10e:	468a      	mov	sl, r1
 800e110:	2200      	movs	r2, #0
 800e112:	6818      	ldr	r0, [r3, #0]
 800e114:	fa00 f009 	lsl.w	r0, r0, r9
 800e118:	4310      	orrs	r0, r2
 800e11a:	f84a 0b04 	str.w	r0, [sl], #4
 800e11e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e122:	459c      	cmp	ip, r3
 800e124:	fa22 f20e 	lsr.w	r2, r2, lr
 800e128:	d8f3      	bhi.n	800e112 <__lshift+0x6e>
 800e12a:	ebac 0304 	sub.w	r3, ip, r4
 800e12e:	3b15      	subs	r3, #21
 800e130:	f023 0303 	bic.w	r3, r3, #3
 800e134:	3304      	adds	r3, #4
 800e136:	f104 0015 	add.w	r0, r4, #21
 800e13a:	4560      	cmp	r0, ip
 800e13c:	bf88      	it	hi
 800e13e:	2304      	movhi	r3, #4
 800e140:	50ca      	str	r2, [r1, r3]
 800e142:	b10a      	cbz	r2, 800e148 <__lshift+0xa4>
 800e144:	f108 0602 	add.w	r6, r8, #2
 800e148:	3e01      	subs	r6, #1
 800e14a:	4638      	mov	r0, r7
 800e14c:	612e      	str	r6, [r5, #16]
 800e14e:	4621      	mov	r1, r4
 800e150:	f7ff fde2 	bl	800dd18 <_Bfree>
 800e154:	4628      	mov	r0, r5
 800e156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e15a:	f842 0f04 	str.w	r0, [r2, #4]!
 800e15e:	3301      	adds	r3, #1
 800e160:	e7c5      	b.n	800e0ee <__lshift+0x4a>
 800e162:	3904      	subs	r1, #4
 800e164:	f853 2b04 	ldr.w	r2, [r3], #4
 800e168:	f841 2f04 	str.w	r2, [r1, #4]!
 800e16c:	459c      	cmp	ip, r3
 800e16e:	d8f9      	bhi.n	800e164 <__lshift+0xc0>
 800e170:	e7ea      	b.n	800e148 <__lshift+0xa4>
 800e172:	bf00      	nop
 800e174:	0800f272 	.word	0x0800f272
 800e178:	0800f283 	.word	0x0800f283

0800e17c <__mcmp>:
 800e17c:	690a      	ldr	r2, [r1, #16]
 800e17e:	4603      	mov	r3, r0
 800e180:	6900      	ldr	r0, [r0, #16]
 800e182:	1a80      	subs	r0, r0, r2
 800e184:	b530      	push	{r4, r5, lr}
 800e186:	d10e      	bne.n	800e1a6 <__mcmp+0x2a>
 800e188:	3314      	adds	r3, #20
 800e18a:	3114      	adds	r1, #20
 800e18c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e190:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e194:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e198:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e19c:	4295      	cmp	r5, r2
 800e19e:	d003      	beq.n	800e1a8 <__mcmp+0x2c>
 800e1a0:	d205      	bcs.n	800e1ae <__mcmp+0x32>
 800e1a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e1a6:	bd30      	pop	{r4, r5, pc}
 800e1a8:	42a3      	cmp	r3, r4
 800e1aa:	d3f3      	bcc.n	800e194 <__mcmp+0x18>
 800e1ac:	e7fb      	b.n	800e1a6 <__mcmp+0x2a>
 800e1ae:	2001      	movs	r0, #1
 800e1b0:	e7f9      	b.n	800e1a6 <__mcmp+0x2a>
	...

0800e1b4 <__mdiff>:
 800e1b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1b8:	4689      	mov	r9, r1
 800e1ba:	4606      	mov	r6, r0
 800e1bc:	4611      	mov	r1, r2
 800e1be:	4648      	mov	r0, r9
 800e1c0:	4614      	mov	r4, r2
 800e1c2:	f7ff ffdb 	bl	800e17c <__mcmp>
 800e1c6:	1e05      	subs	r5, r0, #0
 800e1c8:	d112      	bne.n	800e1f0 <__mdiff+0x3c>
 800e1ca:	4629      	mov	r1, r5
 800e1cc:	4630      	mov	r0, r6
 800e1ce:	f7ff fd63 	bl	800dc98 <_Balloc>
 800e1d2:	4602      	mov	r2, r0
 800e1d4:	b928      	cbnz	r0, 800e1e2 <__mdiff+0x2e>
 800e1d6:	4b3f      	ldr	r3, [pc, #252]	@ (800e2d4 <__mdiff+0x120>)
 800e1d8:	f240 2137 	movw	r1, #567	@ 0x237
 800e1dc:	483e      	ldr	r0, [pc, #248]	@ (800e2d8 <__mdiff+0x124>)
 800e1de:	f000 fcc9 	bl	800eb74 <__assert_func>
 800e1e2:	2301      	movs	r3, #1
 800e1e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e1e8:	4610      	mov	r0, r2
 800e1ea:	b003      	add	sp, #12
 800e1ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1f0:	bfbc      	itt	lt
 800e1f2:	464b      	movlt	r3, r9
 800e1f4:	46a1      	movlt	r9, r4
 800e1f6:	4630      	mov	r0, r6
 800e1f8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e1fc:	bfba      	itte	lt
 800e1fe:	461c      	movlt	r4, r3
 800e200:	2501      	movlt	r5, #1
 800e202:	2500      	movge	r5, #0
 800e204:	f7ff fd48 	bl	800dc98 <_Balloc>
 800e208:	4602      	mov	r2, r0
 800e20a:	b918      	cbnz	r0, 800e214 <__mdiff+0x60>
 800e20c:	4b31      	ldr	r3, [pc, #196]	@ (800e2d4 <__mdiff+0x120>)
 800e20e:	f240 2145 	movw	r1, #581	@ 0x245
 800e212:	e7e3      	b.n	800e1dc <__mdiff+0x28>
 800e214:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e218:	6926      	ldr	r6, [r4, #16]
 800e21a:	60c5      	str	r5, [r0, #12]
 800e21c:	f109 0310 	add.w	r3, r9, #16
 800e220:	f109 0514 	add.w	r5, r9, #20
 800e224:	f104 0e14 	add.w	lr, r4, #20
 800e228:	f100 0b14 	add.w	fp, r0, #20
 800e22c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e230:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e234:	9301      	str	r3, [sp, #4]
 800e236:	46d9      	mov	r9, fp
 800e238:	f04f 0c00 	mov.w	ip, #0
 800e23c:	9b01      	ldr	r3, [sp, #4]
 800e23e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e242:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e246:	9301      	str	r3, [sp, #4]
 800e248:	fa1f f38a 	uxth.w	r3, sl
 800e24c:	4619      	mov	r1, r3
 800e24e:	b283      	uxth	r3, r0
 800e250:	1acb      	subs	r3, r1, r3
 800e252:	0c00      	lsrs	r0, r0, #16
 800e254:	4463      	add	r3, ip
 800e256:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e25a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e25e:	b29b      	uxth	r3, r3
 800e260:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e264:	4576      	cmp	r6, lr
 800e266:	f849 3b04 	str.w	r3, [r9], #4
 800e26a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e26e:	d8e5      	bhi.n	800e23c <__mdiff+0x88>
 800e270:	1b33      	subs	r3, r6, r4
 800e272:	3b15      	subs	r3, #21
 800e274:	f023 0303 	bic.w	r3, r3, #3
 800e278:	3415      	adds	r4, #21
 800e27a:	3304      	adds	r3, #4
 800e27c:	42a6      	cmp	r6, r4
 800e27e:	bf38      	it	cc
 800e280:	2304      	movcc	r3, #4
 800e282:	441d      	add	r5, r3
 800e284:	445b      	add	r3, fp
 800e286:	461e      	mov	r6, r3
 800e288:	462c      	mov	r4, r5
 800e28a:	4544      	cmp	r4, r8
 800e28c:	d30e      	bcc.n	800e2ac <__mdiff+0xf8>
 800e28e:	f108 0103 	add.w	r1, r8, #3
 800e292:	1b49      	subs	r1, r1, r5
 800e294:	f021 0103 	bic.w	r1, r1, #3
 800e298:	3d03      	subs	r5, #3
 800e29a:	45a8      	cmp	r8, r5
 800e29c:	bf38      	it	cc
 800e29e:	2100      	movcc	r1, #0
 800e2a0:	440b      	add	r3, r1
 800e2a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e2a6:	b191      	cbz	r1, 800e2ce <__mdiff+0x11a>
 800e2a8:	6117      	str	r7, [r2, #16]
 800e2aa:	e79d      	b.n	800e1e8 <__mdiff+0x34>
 800e2ac:	f854 1b04 	ldr.w	r1, [r4], #4
 800e2b0:	46e6      	mov	lr, ip
 800e2b2:	0c08      	lsrs	r0, r1, #16
 800e2b4:	fa1c fc81 	uxtah	ip, ip, r1
 800e2b8:	4471      	add	r1, lr
 800e2ba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e2be:	b289      	uxth	r1, r1
 800e2c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e2c4:	f846 1b04 	str.w	r1, [r6], #4
 800e2c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e2cc:	e7dd      	b.n	800e28a <__mdiff+0xd6>
 800e2ce:	3f01      	subs	r7, #1
 800e2d0:	e7e7      	b.n	800e2a2 <__mdiff+0xee>
 800e2d2:	bf00      	nop
 800e2d4:	0800f272 	.word	0x0800f272
 800e2d8:	0800f283 	.word	0x0800f283

0800e2dc <__d2b>:
 800e2dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e2e0:	460f      	mov	r7, r1
 800e2e2:	2101      	movs	r1, #1
 800e2e4:	ec59 8b10 	vmov	r8, r9, d0
 800e2e8:	4616      	mov	r6, r2
 800e2ea:	f7ff fcd5 	bl	800dc98 <_Balloc>
 800e2ee:	4604      	mov	r4, r0
 800e2f0:	b930      	cbnz	r0, 800e300 <__d2b+0x24>
 800e2f2:	4602      	mov	r2, r0
 800e2f4:	4b23      	ldr	r3, [pc, #140]	@ (800e384 <__d2b+0xa8>)
 800e2f6:	4824      	ldr	r0, [pc, #144]	@ (800e388 <__d2b+0xac>)
 800e2f8:	f240 310f 	movw	r1, #783	@ 0x30f
 800e2fc:	f000 fc3a 	bl	800eb74 <__assert_func>
 800e300:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e304:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e308:	b10d      	cbz	r5, 800e30e <__d2b+0x32>
 800e30a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e30e:	9301      	str	r3, [sp, #4]
 800e310:	f1b8 0300 	subs.w	r3, r8, #0
 800e314:	d023      	beq.n	800e35e <__d2b+0x82>
 800e316:	4668      	mov	r0, sp
 800e318:	9300      	str	r3, [sp, #0]
 800e31a:	f7ff fd84 	bl	800de26 <__lo0bits>
 800e31e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e322:	b1d0      	cbz	r0, 800e35a <__d2b+0x7e>
 800e324:	f1c0 0320 	rsb	r3, r0, #32
 800e328:	fa02 f303 	lsl.w	r3, r2, r3
 800e32c:	430b      	orrs	r3, r1
 800e32e:	40c2      	lsrs	r2, r0
 800e330:	6163      	str	r3, [r4, #20]
 800e332:	9201      	str	r2, [sp, #4]
 800e334:	9b01      	ldr	r3, [sp, #4]
 800e336:	61a3      	str	r3, [r4, #24]
 800e338:	2b00      	cmp	r3, #0
 800e33a:	bf0c      	ite	eq
 800e33c:	2201      	moveq	r2, #1
 800e33e:	2202      	movne	r2, #2
 800e340:	6122      	str	r2, [r4, #16]
 800e342:	b1a5      	cbz	r5, 800e36e <__d2b+0x92>
 800e344:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e348:	4405      	add	r5, r0
 800e34a:	603d      	str	r5, [r7, #0]
 800e34c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e350:	6030      	str	r0, [r6, #0]
 800e352:	4620      	mov	r0, r4
 800e354:	b003      	add	sp, #12
 800e356:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e35a:	6161      	str	r1, [r4, #20]
 800e35c:	e7ea      	b.n	800e334 <__d2b+0x58>
 800e35e:	a801      	add	r0, sp, #4
 800e360:	f7ff fd61 	bl	800de26 <__lo0bits>
 800e364:	9b01      	ldr	r3, [sp, #4]
 800e366:	6163      	str	r3, [r4, #20]
 800e368:	3020      	adds	r0, #32
 800e36a:	2201      	movs	r2, #1
 800e36c:	e7e8      	b.n	800e340 <__d2b+0x64>
 800e36e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e372:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e376:	6038      	str	r0, [r7, #0]
 800e378:	6918      	ldr	r0, [r3, #16]
 800e37a:	f7ff fd35 	bl	800dde8 <__hi0bits>
 800e37e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e382:	e7e5      	b.n	800e350 <__d2b+0x74>
 800e384:	0800f272 	.word	0x0800f272
 800e388:	0800f283 	.word	0x0800f283

0800e38c <__ssputs_r>:
 800e38c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e390:	688e      	ldr	r6, [r1, #8]
 800e392:	461f      	mov	r7, r3
 800e394:	42be      	cmp	r6, r7
 800e396:	680b      	ldr	r3, [r1, #0]
 800e398:	4682      	mov	sl, r0
 800e39a:	460c      	mov	r4, r1
 800e39c:	4690      	mov	r8, r2
 800e39e:	d82d      	bhi.n	800e3fc <__ssputs_r+0x70>
 800e3a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e3a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e3a8:	d026      	beq.n	800e3f8 <__ssputs_r+0x6c>
 800e3aa:	6965      	ldr	r5, [r4, #20]
 800e3ac:	6909      	ldr	r1, [r1, #16]
 800e3ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e3b2:	eba3 0901 	sub.w	r9, r3, r1
 800e3b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e3ba:	1c7b      	adds	r3, r7, #1
 800e3bc:	444b      	add	r3, r9
 800e3be:	106d      	asrs	r5, r5, #1
 800e3c0:	429d      	cmp	r5, r3
 800e3c2:	bf38      	it	cc
 800e3c4:	461d      	movcc	r5, r3
 800e3c6:	0553      	lsls	r3, r2, #21
 800e3c8:	d527      	bpl.n	800e41a <__ssputs_r+0x8e>
 800e3ca:	4629      	mov	r1, r5
 800e3cc:	f7ff fbd8 	bl	800db80 <_malloc_r>
 800e3d0:	4606      	mov	r6, r0
 800e3d2:	b360      	cbz	r0, 800e42e <__ssputs_r+0xa2>
 800e3d4:	6921      	ldr	r1, [r4, #16]
 800e3d6:	464a      	mov	r2, r9
 800e3d8:	f7fe fcf5 	bl	800cdc6 <memcpy>
 800e3dc:	89a3      	ldrh	r3, [r4, #12]
 800e3de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e3e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e3e6:	81a3      	strh	r3, [r4, #12]
 800e3e8:	6126      	str	r6, [r4, #16]
 800e3ea:	6165      	str	r5, [r4, #20]
 800e3ec:	444e      	add	r6, r9
 800e3ee:	eba5 0509 	sub.w	r5, r5, r9
 800e3f2:	6026      	str	r6, [r4, #0]
 800e3f4:	60a5      	str	r5, [r4, #8]
 800e3f6:	463e      	mov	r6, r7
 800e3f8:	42be      	cmp	r6, r7
 800e3fa:	d900      	bls.n	800e3fe <__ssputs_r+0x72>
 800e3fc:	463e      	mov	r6, r7
 800e3fe:	6820      	ldr	r0, [r4, #0]
 800e400:	4632      	mov	r2, r6
 800e402:	4641      	mov	r1, r8
 800e404:	f000 fb6a 	bl	800eadc <memmove>
 800e408:	68a3      	ldr	r3, [r4, #8]
 800e40a:	1b9b      	subs	r3, r3, r6
 800e40c:	60a3      	str	r3, [r4, #8]
 800e40e:	6823      	ldr	r3, [r4, #0]
 800e410:	4433      	add	r3, r6
 800e412:	6023      	str	r3, [r4, #0]
 800e414:	2000      	movs	r0, #0
 800e416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e41a:	462a      	mov	r2, r5
 800e41c:	f000 fbee 	bl	800ebfc <_realloc_r>
 800e420:	4606      	mov	r6, r0
 800e422:	2800      	cmp	r0, #0
 800e424:	d1e0      	bne.n	800e3e8 <__ssputs_r+0x5c>
 800e426:	6921      	ldr	r1, [r4, #16]
 800e428:	4650      	mov	r0, sl
 800e42a:	f7ff fb35 	bl	800da98 <_free_r>
 800e42e:	230c      	movs	r3, #12
 800e430:	f8ca 3000 	str.w	r3, [sl]
 800e434:	89a3      	ldrh	r3, [r4, #12]
 800e436:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e43a:	81a3      	strh	r3, [r4, #12]
 800e43c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e440:	e7e9      	b.n	800e416 <__ssputs_r+0x8a>
	...

0800e444 <_svfiprintf_r>:
 800e444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e448:	4698      	mov	r8, r3
 800e44a:	898b      	ldrh	r3, [r1, #12]
 800e44c:	061b      	lsls	r3, r3, #24
 800e44e:	b09d      	sub	sp, #116	@ 0x74
 800e450:	4607      	mov	r7, r0
 800e452:	460d      	mov	r5, r1
 800e454:	4614      	mov	r4, r2
 800e456:	d510      	bpl.n	800e47a <_svfiprintf_r+0x36>
 800e458:	690b      	ldr	r3, [r1, #16]
 800e45a:	b973      	cbnz	r3, 800e47a <_svfiprintf_r+0x36>
 800e45c:	2140      	movs	r1, #64	@ 0x40
 800e45e:	f7ff fb8f 	bl	800db80 <_malloc_r>
 800e462:	6028      	str	r0, [r5, #0]
 800e464:	6128      	str	r0, [r5, #16]
 800e466:	b930      	cbnz	r0, 800e476 <_svfiprintf_r+0x32>
 800e468:	230c      	movs	r3, #12
 800e46a:	603b      	str	r3, [r7, #0]
 800e46c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e470:	b01d      	add	sp, #116	@ 0x74
 800e472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e476:	2340      	movs	r3, #64	@ 0x40
 800e478:	616b      	str	r3, [r5, #20]
 800e47a:	2300      	movs	r3, #0
 800e47c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e47e:	2320      	movs	r3, #32
 800e480:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e484:	f8cd 800c 	str.w	r8, [sp, #12]
 800e488:	2330      	movs	r3, #48	@ 0x30
 800e48a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e628 <_svfiprintf_r+0x1e4>
 800e48e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e492:	f04f 0901 	mov.w	r9, #1
 800e496:	4623      	mov	r3, r4
 800e498:	469a      	mov	sl, r3
 800e49a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e49e:	b10a      	cbz	r2, 800e4a4 <_svfiprintf_r+0x60>
 800e4a0:	2a25      	cmp	r2, #37	@ 0x25
 800e4a2:	d1f9      	bne.n	800e498 <_svfiprintf_r+0x54>
 800e4a4:	ebba 0b04 	subs.w	fp, sl, r4
 800e4a8:	d00b      	beq.n	800e4c2 <_svfiprintf_r+0x7e>
 800e4aa:	465b      	mov	r3, fp
 800e4ac:	4622      	mov	r2, r4
 800e4ae:	4629      	mov	r1, r5
 800e4b0:	4638      	mov	r0, r7
 800e4b2:	f7ff ff6b 	bl	800e38c <__ssputs_r>
 800e4b6:	3001      	adds	r0, #1
 800e4b8:	f000 80a7 	beq.w	800e60a <_svfiprintf_r+0x1c6>
 800e4bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e4be:	445a      	add	r2, fp
 800e4c0:	9209      	str	r2, [sp, #36]	@ 0x24
 800e4c2:	f89a 3000 	ldrb.w	r3, [sl]
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	f000 809f 	beq.w	800e60a <_svfiprintf_r+0x1c6>
 800e4cc:	2300      	movs	r3, #0
 800e4ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e4d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e4d6:	f10a 0a01 	add.w	sl, sl, #1
 800e4da:	9304      	str	r3, [sp, #16]
 800e4dc:	9307      	str	r3, [sp, #28]
 800e4de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e4e2:	931a      	str	r3, [sp, #104]	@ 0x68
 800e4e4:	4654      	mov	r4, sl
 800e4e6:	2205      	movs	r2, #5
 800e4e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4ec:	484e      	ldr	r0, [pc, #312]	@ (800e628 <_svfiprintf_r+0x1e4>)
 800e4ee:	f7f1 fe77 	bl	80001e0 <memchr>
 800e4f2:	9a04      	ldr	r2, [sp, #16]
 800e4f4:	b9d8      	cbnz	r0, 800e52e <_svfiprintf_r+0xea>
 800e4f6:	06d0      	lsls	r0, r2, #27
 800e4f8:	bf44      	itt	mi
 800e4fa:	2320      	movmi	r3, #32
 800e4fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e500:	0711      	lsls	r1, r2, #28
 800e502:	bf44      	itt	mi
 800e504:	232b      	movmi	r3, #43	@ 0x2b
 800e506:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e50a:	f89a 3000 	ldrb.w	r3, [sl]
 800e50e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e510:	d015      	beq.n	800e53e <_svfiprintf_r+0xfa>
 800e512:	9a07      	ldr	r2, [sp, #28]
 800e514:	4654      	mov	r4, sl
 800e516:	2000      	movs	r0, #0
 800e518:	f04f 0c0a 	mov.w	ip, #10
 800e51c:	4621      	mov	r1, r4
 800e51e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e522:	3b30      	subs	r3, #48	@ 0x30
 800e524:	2b09      	cmp	r3, #9
 800e526:	d94b      	bls.n	800e5c0 <_svfiprintf_r+0x17c>
 800e528:	b1b0      	cbz	r0, 800e558 <_svfiprintf_r+0x114>
 800e52a:	9207      	str	r2, [sp, #28]
 800e52c:	e014      	b.n	800e558 <_svfiprintf_r+0x114>
 800e52e:	eba0 0308 	sub.w	r3, r0, r8
 800e532:	fa09 f303 	lsl.w	r3, r9, r3
 800e536:	4313      	orrs	r3, r2
 800e538:	9304      	str	r3, [sp, #16]
 800e53a:	46a2      	mov	sl, r4
 800e53c:	e7d2      	b.n	800e4e4 <_svfiprintf_r+0xa0>
 800e53e:	9b03      	ldr	r3, [sp, #12]
 800e540:	1d19      	adds	r1, r3, #4
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	9103      	str	r1, [sp, #12]
 800e546:	2b00      	cmp	r3, #0
 800e548:	bfbb      	ittet	lt
 800e54a:	425b      	neglt	r3, r3
 800e54c:	f042 0202 	orrlt.w	r2, r2, #2
 800e550:	9307      	strge	r3, [sp, #28]
 800e552:	9307      	strlt	r3, [sp, #28]
 800e554:	bfb8      	it	lt
 800e556:	9204      	strlt	r2, [sp, #16]
 800e558:	7823      	ldrb	r3, [r4, #0]
 800e55a:	2b2e      	cmp	r3, #46	@ 0x2e
 800e55c:	d10a      	bne.n	800e574 <_svfiprintf_r+0x130>
 800e55e:	7863      	ldrb	r3, [r4, #1]
 800e560:	2b2a      	cmp	r3, #42	@ 0x2a
 800e562:	d132      	bne.n	800e5ca <_svfiprintf_r+0x186>
 800e564:	9b03      	ldr	r3, [sp, #12]
 800e566:	1d1a      	adds	r2, r3, #4
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	9203      	str	r2, [sp, #12]
 800e56c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e570:	3402      	adds	r4, #2
 800e572:	9305      	str	r3, [sp, #20]
 800e574:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e638 <_svfiprintf_r+0x1f4>
 800e578:	7821      	ldrb	r1, [r4, #0]
 800e57a:	2203      	movs	r2, #3
 800e57c:	4650      	mov	r0, sl
 800e57e:	f7f1 fe2f 	bl	80001e0 <memchr>
 800e582:	b138      	cbz	r0, 800e594 <_svfiprintf_r+0x150>
 800e584:	9b04      	ldr	r3, [sp, #16]
 800e586:	eba0 000a 	sub.w	r0, r0, sl
 800e58a:	2240      	movs	r2, #64	@ 0x40
 800e58c:	4082      	lsls	r2, r0
 800e58e:	4313      	orrs	r3, r2
 800e590:	3401      	adds	r4, #1
 800e592:	9304      	str	r3, [sp, #16]
 800e594:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e598:	4824      	ldr	r0, [pc, #144]	@ (800e62c <_svfiprintf_r+0x1e8>)
 800e59a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e59e:	2206      	movs	r2, #6
 800e5a0:	f7f1 fe1e 	bl	80001e0 <memchr>
 800e5a4:	2800      	cmp	r0, #0
 800e5a6:	d036      	beq.n	800e616 <_svfiprintf_r+0x1d2>
 800e5a8:	4b21      	ldr	r3, [pc, #132]	@ (800e630 <_svfiprintf_r+0x1ec>)
 800e5aa:	bb1b      	cbnz	r3, 800e5f4 <_svfiprintf_r+0x1b0>
 800e5ac:	9b03      	ldr	r3, [sp, #12]
 800e5ae:	3307      	adds	r3, #7
 800e5b0:	f023 0307 	bic.w	r3, r3, #7
 800e5b4:	3308      	adds	r3, #8
 800e5b6:	9303      	str	r3, [sp, #12]
 800e5b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5ba:	4433      	add	r3, r6
 800e5bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5be:	e76a      	b.n	800e496 <_svfiprintf_r+0x52>
 800e5c0:	fb0c 3202 	mla	r2, ip, r2, r3
 800e5c4:	460c      	mov	r4, r1
 800e5c6:	2001      	movs	r0, #1
 800e5c8:	e7a8      	b.n	800e51c <_svfiprintf_r+0xd8>
 800e5ca:	2300      	movs	r3, #0
 800e5cc:	3401      	adds	r4, #1
 800e5ce:	9305      	str	r3, [sp, #20]
 800e5d0:	4619      	mov	r1, r3
 800e5d2:	f04f 0c0a 	mov.w	ip, #10
 800e5d6:	4620      	mov	r0, r4
 800e5d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5dc:	3a30      	subs	r2, #48	@ 0x30
 800e5de:	2a09      	cmp	r2, #9
 800e5e0:	d903      	bls.n	800e5ea <_svfiprintf_r+0x1a6>
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d0c6      	beq.n	800e574 <_svfiprintf_r+0x130>
 800e5e6:	9105      	str	r1, [sp, #20]
 800e5e8:	e7c4      	b.n	800e574 <_svfiprintf_r+0x130>
 800e5ea:	fb0c 2101 	mla	r1, ip, r1, r2
 800e5ee:	4604      	mov	r4, r0
 800e5f0:	2301      	movs	r3, #1
 800e5f2:	e7f0      	b.n	800e5d6 <_svfiprintf_r+0x192>
 800e5f4:	ab03      	add	r3, sp, #12
 800e5f6:	9300      	str	r3, [sp, #0]
 800e5f8:	462a      	mov	r2, r5
 800e5fa:	4b0e      	ldr	r3, [pc, #56]	@ (800e634 <_svfiprintf_r+0x1f0>)
 800e5fc:	a904      	add	r1, sp, #16
 800e5fe:	4638      	mov	r0, r7
 800e600:	f7fd fd66 	bl	800c0d0 <_printf_float>
 800e604:	1c42      	adds	r2, r0, #1
 800e606:	4606      	mov	r6, r0
 800e608:	d1d6      	bne.n	800e5b8 <_svfiprintf_r+0x174>
 800e60a:	89ab      	ldrh	r3, [r5, #12]
 800e60c:	065b      	lsls	r3, r3, #25
 800e60e:	f53f af2d 	bmi.w	800e46c <_svfiprintf_r+0x28>
 800e612:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e614:	e72c      	b.n	800e470 <_svfiprintf_r+0x2c>
 800e616:	ab03      	add	r3, sp, #12
 800e618:	9300      	str	r3, [sp, #0]
 800e61a:	462a      	mov	r2, r5
 800e61c:	4b05      	ldr	r3, [pc, #20]	@ (800e634 <_svfiprintf_r+0x1f0>)
 800e61e:	a904      	add	r1, sp, #16
 800e620:	4638      	mov	r0, r7
 800e622:	f7fd ffed 	bl	800c600 <_printf_i>
 800e626:	e7ed      	b.n	800e604 <_svfiprintf_r+0x1c0>
 800e628:	0800f2dc 	.word	0x0800f2dc
 800e62c:	0800f2e6 	.word	0x0800f2e6
 800e630:	0800c0d1 	.word	0x0800c0d1
 800e634:	0800e38d 	.word	0x0800e38d
 800e638:	0800f2e2 	.word	0x0800f2e2

0800e63c <__sfputc_r>:
 800e63c:	6893      	ldr	r3, [r2, #8]
 800e63e:	3b01      	subs	r3, #1
 800e640:	2b00      	cmp	r3, #0
 800e642:	b410      	push	{r4}
 800e644:	6093      	str	r3, [r2, #8]
 800e646:	da08      	bge.n	800e65a <__sfputc_r+0x1e>
 800e648:	6994      	ldr	r4, [r2, #24]
 800e64a:	42a3      	cmp	r3, r4
 800e64c:	db01      	blt.n	800e652 <__sfputc_r+0x16>
 800e64e:	290a      	cmp	r1, #10
 800e650:	d103      	bne.n	800e65a <__sfputc_r+0x1e>
 800e652:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e656:	f7fe baa3 	b.w	800cba0 <__swbuf_r>
 800e65a:	6813      	ldr	r3, [r2, #0]
 800e65c:	1c58      	adds	r0, r3, #1
 800e65e:	6010      	str	r0, [r2, #0]
 800e660:	7019      	strb	r1, [r3, #0]
 800e662:	4608      	mov	r0, r1
 800e664:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e668:	4770      	bx	lr

0800e66a <__sfputs_r>:
 800e66a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e66c:	4606      	mov	r6, r0
 800e66e:	460f      	mov	r7, r1
 800e670:	4614      	mov	r4, r2
 800e672:	18d5      	adds	r5, r2, r3
 800e674:	42ac      	cmp	r4, r5
 800e676:	d101      	bne.n	800e67c <__sfputs_r+0x12>
 800e678:	2000      	movs	r0, #0
 800e67a:	e007      	b.n	800e68c <__sfputs_r+0x22>
 800e67c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e680:	463a      	mov	r2, r7
 800e682:	4630      	mov	r0, r6
 800e684:	f7ff ffda 	bl	800e63c <__sfputc_r>
 800e688:	1c43      	adds	r3, r0, #1
 800e68a:	d1f3      	bne.n	800e674 <__sfputs_r+0xa>
 800e68c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e690 <_vfiprintf_r>:
 800e690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e694:	460d      	mov	r5, r1
 800e696:	b09d      	sub	sp, #116	@ 0x74
 800e698:	4614      	mov	r4, r2
 800e69a:	4698      	mov	r8, r3
 800e69c:	4606      	mov	r6, r0
 800e69e:	b118      	cbz	r0, 800e6a8 <_vfiprintf_r+0x18>
 800e6a0:	6a03      	ldr	r3, [r0, #32]
 800e6a2:	b90b      	cbnz	r3, 800e6a8 <_vfiprintf_r+0x18>
 800e6a4:	f7fe f956 	bl	800c954 <__sinit>
 800e6a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e6aa:	07d9      	lsls	r1, r3, #31
 800e6ac:	d405      	bmi.n	800e6ba <_vfiprintf_r+0x2a>
 800e6ae:	89ab      	ldrh	r3, [r5, #12]
 800e6b0:	059a      	lsls	r2, r3, #22
 800e6b2:	d402      	bmi.n	800e6ba <_vfiprintf_r+0x2a>
 800e6b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e6b6:	f7fe fb84 	bl	800cdc2 <__retarget_lock_acquire_recursive>
 800e6ba:	89ab      	ldrh	r3, [r5, #12]
 800e6bc:	071b      	lsls	r3, r3, #28
 800e6be:	d501      	bpl.n	800e6c4 <_vfiprintf_r+0x34>
 800e6c0:	692b      	ldr	r3, [r5, #16]
 800e6c2:	b99b      	cbnz	r3, 800e6ec <_vfiprintf_r+0x5c>
 800e6c4:	4629      	mov	r1, r5
 800e6c6:	4630      	mov	r0, r6
 800e6c8:	f7fe faa8 	bl	800cc1c <__swsetup_r>
 800e6cc:	b170      	cbz	r0, 800e6ec <_vfiprintf_r+0x5c>
 800e6ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e6d0:	07dc      	lsls	r4, r3, #31
 800e6d2:	d504      	bpl.n	800e6de <_vfiprintf_r+0x4e>
 800e6d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e6d8:	b01d      	add	sp, #116	@ 0x74
 800e6da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6de:	89ab      	ldrh	r3, [r5, #12]
 800e6e0:	0598      	lsls	r0, r3, #22
 800e6e2:	d4f7      	bmi.n	800e6d4 <_vfiprintf_r+0x44>
 800e6e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e6e6:	f7fe fb6d 	bl	800cdc4 <__retarget_lock_release_recursive>
 800e6ea:	e7f3      	b.n	800e6d4 <_vfiprintf_r+0x44>
 800e6ec:	2300      	movs	r3, #0
 800e6ee:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6f0:	2320      	movs	r3, #32
 800e6f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e6f6:	f8cd 800c 	str.w	r8, [sp, #12]
 800e6fa:	2330      	movs	r3, #48	@ 0x30
 800e6fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e8ac <_vfiprintf_r+0x21c>
 800e700:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e704:	f04f 0901 	mov.w	r9, #1
 800e708:	4623      	mov	r3, r4
 800e70a:	469a      	mov	sl, r3
 800e70c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e710:	b10a      	cbz	r2, 800e716 <_vfiprintf_r+0x86>
 800e712:	2a25      	cmp	r2, #37	@ 0x25
 800e714:	d1f9      	bne.n	800e70a <_vfiprintf_r+0x7a>
 800e716:	ebba 0b04 	subs.w	fp, sl, r4
 800e71a:	d00b      	beq.n	800e734 <_vfiprintf_r+0xa4>
 800e71c:	465b      	mov	r3, fp
 800e71e:	4622      	mov	r2, r4
 800e720:	4629      	mov	r1, r5
 800e722:	4630      	mov	r0, r6
 800e724:	f7ff ffa1 	bl	800e66a <__sfputs_r>
 800e728:	3001      	adds	r0, #1
 800e72a:	f000 80a7 	beq.w	800e87c <_vfiprintf_r+0x1ec>
 800e72e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e730:	445a      	add	r2, fp
 800e732:	9209      	str	r2, [sp, #36]	@ 0x24
 800e734:	f89a 3000 	ldrb.w	r3, [sl]
 800e738:	2b00      	cmp	r3, #0
 800e73a:	f000 809f 	beq.w	800e87c <_vfiprintf_r+0x1ec>
 800e73e:	2300      	movs	r3, #0
 800e740:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e744:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e748:	f10a 0a01 	add.w	sl, sl, #1
 800e74c:	9304      	str	r3, [sp, #16]
 800e74e:	9307      	str	r3, [sp, #28]
 800e750:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e754:	931a      	str	r3, [sp, #104]	@ 0x68
 800e756:	4654      	mov	r4, sl
 800e758:	2205      	movs	r2, #5
 800e75a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e75e:	4853      	ldr	r0, [pc, #332]	@ (800e8ac <_vfiprintf_r+0x21c>)
 800e760:	f7f1 fd3e 	bl	80001e0 <memchr>
 800e764:	9a04      	ldr	r2, [sp, #16]
 800e766:	b9d8      	cbnz	r0, 800e7a0 <_vfiprintf_r+0x110>
 800e768:	06d1      	lsls	r1, r2, #27
 800e76a:	bf44      	itt	mi
 800e76c:	2320      	movmi	r3, #32
 800e76e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e772:	0713      	lsls	r3, r2, #28
 800e774:	bf44      	itt	mi
 800e776:	232b      	movmi	r3, #43	@ 0x2b
 800e778:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e77c:	f89a 3000 	ldrb.w	r3, [sl]
 800e780:	2b2a      	cmp	r3, #42	@ 0x2a
 800e782:	d015      	beq.n	800e7b0 <_vfiprintf_r+0x120>
 800e784:	9a07      	ldr	r2, [sp, #28]
 800e786:	4654      	mov	r4, sl
 800e788:	2000      	movs	r0, #0
 800e78a:	f04f 0c0a 	mov.w	ip, #10
 800e78e:	4621      	mov	r1, r4
 800e790:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e794:	3b30      	subs	r3, #48	@ 0x30
 800e796:	2b09      	cmp	r3, #9
 800e798:	d94b      	bls.n	800e832 <_vfiprintf_r+0x1a2>
 800e79a:	b1b0      	cbz	r0, 800e7ca <_vfiprintf_r+0x13a>
 800e79c:	9207      	str	r2, [sp, #28]
 800e79e:	e014      	b.n	800e7ca <_vfiprintf_r+0x13a>
 800e7a0:	eba0 0308 	sub.w	r3, r0, r8
 800e7a4:	fa09 f303 	lsl.w	r3, r9, r3
 800e7a8:	4313      	orrs	r3, r2
 800e7aa:	9304      	str	r3, [sp, #16]
 800e7ac:	46a2      	mov	sl, r4
 800e7ae:	e7d2      	b.n	800e756 <_vfiprintf_r+0xc6>
 800e7b0:	9b03      	ldr	r3, [sp, #12]
 800e7b2:	1d19      	adds	r1, r3, #4
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	9103      	str	r1, [sp, #12]
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	bfbb      	ittet	lt
 800e7bc:	425b      	neglt	r3, r3
 800e7be:	f042 0202 	orrlt.w	r2, r2, #2
 800e7c2:	9307      	strge	r3, [sp, #28]
 800e7c4:	9307      	strlt	r3, [sp, #28]
 800e7c6:	bfb8      	it	lt
 800e7c8:	9204      	strlt	r2, [sp, #16]
 800e7ca:	7823      	ldrb	r3, [r4, #0]
 800e7cc:	2b2e      	cmp	r3, #46	@ 0x2e
 800e7ce:	d10a      	bne.n	800e7e6 <_vfiprintf_r+0x156>
 800e7d0:	7863      	ldrb	r3, [r4, #1]
 800e7d2:	2b2a      	cmp	r3, #42	@ 0x2a
 800e7d4:	d132      	bne.n	800e83c <_vfiprintf_r+0x1ac>
 800e7d6:	9b03      	ldr	r3, [sp, #12]
 800e7d8:	1d1a      	adds	r2, r3, #4
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	9203      	str	r2, [sp, #12]
 800e7de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e7e2:	3402      	adds	r4, #2
 800e7e4:	9305      	str	r3, [sp, #20]
 800e7e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e8bc <_vfiprintf_r+0x22c>
 800e7ea:	7821      	ldrb	r1, [r4, #0]
 800e7ec:	2203      	movs	r2, #3
 800e7ee:	4650      	mov	r0, sl
 800e7f0:	f7f1 fcf6 	bl	80001e0 <memchr>
 800e7f4:	b138      	cbz	r0, 800e806 <_vfiprintf_r+0x176>
 800e7f6:	9b04      	ldr	r3, [sp, #16]
 800e7f8:	eba0 000a 	sub.w	r0, r0, sl
 800e7fc:	2240      	movs	r2, #64	@ 0x40
 800e7fe:	4082      	lsls	r2, r0
 800e800:	4313      	orrs	r3, r2
 800e802:	3401      	adds	r4, #1
 800e804:	9304      	str	r3, [sp, #16]
 800e806:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e80a:	4829      	ldr	r0, [pc, #164]	@ (800e8b0 <_vfiprintf_r+0x220>)
 800e80c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e810:	2206      	movs	r2, #6
 800e812:	f7f1 fce5 	bl	80001e0 <memchr>
 800e816:	2800      	cmp	r0, #0
 800e818:	d03f      	beq.n	800e89a <_vfiprintf_r+0x20a>
 800e81a:	4b26      	ldr	r3, [pc, #152]	@ (800e8b4 <_vfiprintf_r+0x224>)
 800e81c:	bb1b      	cbnz	r3, 800e866 <_vfiprintf_r+0x1d6>
 800e81e:	9b03      	ldr	r3, [sp, #12]
 800e820:	3307      	adds	r3, #7
 800e822:	f023 0307 	bic.w	r3, r3, #7
 800e826:	3308      	adds	r3, #8
 800e828:	9303      	str	r3, [sp, #12]
 800e82a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e82c:	443b      	add	r3, r7
 800e82e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e830:	e76a      	b.n	800e708 <_vfiprintf_r+0x78>
 800e832:	fb0c 3202 	mla	r2, ip, r2, r3
 800e836:	460c      	mov	r4, r1
 800e838:	2001      	movs	r0, #1
 800e83a:	e7a8      	b.n	800e78e <_vfiprintf_r+0xfe>
 800e83c:	2300      	movs	r3, #0
 800e83e:	3401      	adds	r4, #1
 800e840:	9305      	str	r3, [sp, #20]
 800e842:	4619      	mov	r1, r3
 800e844:	f04f 0c0a 	mov.w	ip, #10
 800e848:	4620      	mov	r0, r4
 800e84a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e84e:	3a30      	subs	r2, #48	@ 0x30
 800e850:	2a09      	cmp	r2, #9
 800e852:	d903      	bls.n	800e85c <_vfiprintf_r+0x1cc>
 800e854:	2b00      	cmp	r3, #0
 800e856:	d0c6      	beq.n	800e7e6 <_vfiprintf_r+0x156>
 800e858:	9105      	str	r1, [sp, #20]
 800e85a:	e7c4      	b.n	800e7e6 <_vfiprintf_r+0x156>
 800e85c:	fb0c 2101 	mla	r1, ip, r1, r2
 800e860:	4604      	mov	r4, r0
 800e862:	2301      	movs	r3, #1
 800e864:	e7f0      	b.n	800e848 <_vfiprintf_r+0x1b8>
 800e866:	ab03      	add	r3, sp, #12
 800e868:	9300      	str	r3, [sp, #0]
 800e86a:	462a      	mov	r2, r5
 800e86c:	4b12      	ldr	r3, [pc, #72]	@ (800e8b8 <_vfiprintf_r+0x228>)
 800e86e:	a904      	add	r1, sp, #16
 800e870:	4630      	mov	r0, r6
 800e872:	f7fd fc2d 	bl	800c0d0 <_printf_float>
 800e876:	4607      	mov	r7, r0
 800e878:	1c78      	adds	r0, r7, #1
 800e87a:	d1d6      	bne.n	800e82a <_vfiprintf_r+0x19a>
 800e87c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e87e:	07d9      	lsls	r1, r3, #31
 800e880:	d405      	bmi.n	800e88e <_vfiprintf_r+0x1fe>
 800e882:	89ab      	ldrh	r3, [r5, #12]
 800e884:	059a      	lsls	r2, r3, #22
 800e886:	d402      	bmi.n	800e88e <_vfiprintf_r+0x1fe>
 800e888:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e88a:	f7fe fa9b 	bl	800cdc4 <__retarget_lock_release_recursive>
 800e88e:	89ab      	ldrh	r3, [r5, #12]
 800e890:	065b      	lsls	r3, r3, #25
 800e892:	f53f af1f 	bmi.w	800e6d4 <_vfiprintf_r+0x44>
 800e896:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e898:	e71e      	b.n	800e6d8 <_vfiprintf_r+0x48>
 800e89a:	ab03      	add	r3, sp, #12
 800e89c:	9300      	str	r3, [sp, #0]
 800e89e:	462a      	mov	r2, r5
 800e8a0:	4b05      	ldr	r3, [pc, #20]	@ (800e8b8 <_vfiprintf_r+0x228>)
 800e8a2:	a904      	add	r1, sp, #16
 800e8a4:	4630      	mov	r0, r6
 800e8a6:	f7fd feab 	bl	800c600 <_printf_i>
 800e8aa:	e7e4      	b.n	800e876 <_vfiprintf_r+0x1e6>
 800e8ac:	0800f2dc 	.word	0x0800f2dc
 800e8b0:	0800f2e6 	.word	0x0800f2e6
 800e8b4:	0800c0d1 	.word	0x0800c0d1
 800e8b8:	0800e66b 	.word	0x0800e66b
 800e8bc:	0800f2e2 	.word	0x0800f2e2

0800e8c0 <__sflush_r>:
 800e8c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e8c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8c8:	0716      	lsls	r6, r2, #28
 800e8ca:	4605      	mov	r5, r0
 800e8cc:	460c      	mov	r4, r1
 800e8ce:	d454      	bmi.n	800e97a <__sflush_r+0xba>
 800e8d0:	684b      	ldr	r3, [r1, #4]
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	dc02      	bgt.n	800e8dc <__sflush_r+0x1c>
 800e8d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	dd48      	ble.n	800e96e <__sflush_r+0xae>
 800e8dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e8de:	2e00      	cmp	r6, #0
 800e8e0:	d045      	beq.n	800e96e <__sflush_r+0xae>
 800e8e2:	2300      	movs	r3, #0
 800e8e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e8e8:	682f      	ldr	r7, [r5, #0]
 800e8ea:	6a21      	ldr	r1, [r4, #32]
 800e8ec:	602b      	str	r3, [r5, #0]
 800e8ee:	d030      	beq.n	800e952 <__sflush_r+0x92>
 800e8f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e8f2:	89a3      	ldrh	r3, [r4, #12]
 800e8f4:	0759      	lsls	r1, r3, #29
 800e8f6:	d505      	bpl.n	800e904 <__sflush_r+0x44>
 800e8f8:	6863      	ldr	r3, [r4, #4]
 800e8fa:	1ad2      	subs	r2, r2, r3
 800e8fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e8fe:	b10b      	cbz	r3, 800e904 <__sflush_r+0x44>
 800e900:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e902:	1ad2      	subs	r2, r2, r3
 800e904:	2300      	movs	r3, #0
 800e906:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e908:	6a21      	ldr	r1, [r4, #32]
 800e90a:	4628      	mov	r0, r5
 800e90c:	47b0      	blx	r6
 800e90e:	1c43      	adds	r3, r0, #1
 800e910:	89a3      	ldrh	r3, [r4, #12]
 800e912:	d106      	bne.n	800e922 <__sflush_r+0x62>
 800e914:	6829      	ldr	r1, [r5, #0]
 800e916:	291d      	cmp	r1, #29
 800e918:	d82b      	bhi.n	800e972 <__sflush_r+0xb2>
 800e91a:	4a2a      	ldr	r2, [pc, #168]	@ (800e9c4 <__sflush_r+0x104>)
 800e91c:	40ca      	lsrs	r2, r1
 800e91e:	07d6      	lsls	r6, r2, #31
 800e920:	d527      	bpl.n	800e972 <__sflush_r+0xb2>
 800e922:	2200      	movs	r2, #0
 800e924:	6062      	str	r2, [r4, #4]
 800e926:	04d9      	lsls	r1, r3, #19
 800e928:	6922      	ldr	r2, [r4, #16]
 800e92a:	6022      	str	r2, [r4, #0]
 800e92c:	d504      	bpl.n	800e938 <__sflush_r+0x78>
 800e92e:	1c42      	adds	r2, r0, #1
 800e930:	d101      	bne.n	800e936 <__sflush_r+0x76>
 800e932:	682b      	ldr	r3, [r5, #0]
 800e934:	b903      	cbnz	r3, 800e938 <__sflush_r+0x78>
 800e936:	6560      	str	r0, [r4, #84]	@ 0x54
 800e938:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e93a:	602f      	str	r7, [r5, #0]
 800e93c:	b1b9      	cbz	r1, 800e96e <__sflush_r+0xae>
 800e93e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e942:	4299      	cmp	r1, r3
 800e944:	d002      	beq.n	800e94c <__sflush_r+0x8c>
 800e946:	4628      	mov	r0, r5
 800e948:	f7ff f8a6 	bl	800da98 <_free_r>
 800e94c:	2300      	movs	r3, #0
 800e94e:	6363      	str	r3, [r4, #52]	@ 0x34
 800e950:	e00d      	b.n	800e96e <__sflush_r+0xae>
 800e952:	2301      	movs	r3, #1
 800e954:	4628      	mov	r0, r5
 800e956:	47b0      	blx	r6
 800e958:	4602      	mov	r2, r0
 800e95a:	1c50      	adds	r0, r2, #1
 800e95c:	d1c9      	bne.n	800e8f2 <__sflush_r+0x32>
 800e95e:	682b      	ldr	r3, [r5, #0]
 800e960:	2b00      	cmp	r3, #0
 800e962:	d0c6      	beq.n	800e8f2 <__sflush_r+0x32>
 800e964:	2b1d      	cmp	r3, #29
 800e966:	d001      	beq.n	800e96c <__sflush_r+0xac>
 800e968:	2b16      	cmp	r3, #22
 800e96a:	d11e      	bne.n	800e9aa <__sflush_r+0xea>
 800e96c:	602f      	str	r7, [r5, #0]
 800e96e:	2000      	movs	r0, #0
 800e970:	e022      	b.n	800e9b8 <__sflush_r+0xf8>
 800e972:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e976:	b21b      	sxth	r3, r3
 800e978:	e01b      	b.n	800e9b2 <__sflush_r+0xf2>
 800e97a:	690f      	ldr	r7, [r1, #16]
 800e97c:	2f00      	cmp	r7, #0
 800e97e:	d0f6      	beq.n	800e96e <__sflush_r+0xae>
 800e980:	0793      	lsls	r3, r2, #30
 800e982:	680e      	ldr	r6, [r1, #0]
 800e984:	bf08      	it	eq
 800e986:	694b      	ldreq	r3, [r1, #20]
 800e988:	600f      	str	r7, [r1, #0]
 800e98a:	bf18      	it	ne
 800e98c:	2300      	movne	r3, #0
 800e98e:	eba6 0807 	sub.w	r8, r6, r7
 800e992:	608b      	str	r3, [r1, #8]
 800e994:	f1b8 0f00 	cmp.w	r8, #0
 800e998:	dde9      	ble.n	800e96e <__sflush_r+0xae>
 800e99a:	6a21      	ldr	r1, [r4, #32]
 800e99c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e99e:	4643      	mov	r3, r8
 800e9a0:	463a      	mov	r2, r7
 800e9a2:	4628      	mov	r0, r5
 800e9a4:	47b0      	blx	r6
 800e9a6:	2800      	cmp	r0, #0
 800e9a8:	dc08      	bgt.n	800e9bc <__sflush_r+0xfc>
 800e9aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e9b2:	81a3      	strh	r3, [r4, #12]
 800e9b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e9b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9bc:	4407      	add	r7, r0
 800e9be:	eba8 0800 	sub.w	r8, r8, r0
 800e9c2:	e7e7      	b.n	800e994 <__sflush_r+0xd4>
 800e9c4:	20400001 	.word	0x20400001

0800e9c8 <_fflush_r>:
 800e9c8:	b538      	push	{r3, r4, r5, lr}
 800e9ca:	690b      	ldr	r3, [r1, #16]
 800e9cc:	4605      	mov	r5, r0
 800e9ce:	460c      	mov	r4, r1
 800e9d0:	b913      	cbnz	r3, 800e9d8 <_fflush_r+0x10>
 800e9d2:	2500      	movs	r5, #0
 800e9d4:	4628      	mov	r0, r5
 800e9d6:	bd38      	pop	{r3, r4, r5, pc}
 800e9d8:	b118      	cbz	r0, 800e9e2 <_fflush_r+0x1a>
 800e9da:	6a03      	ldr	r3, [r0, #32]
 800e9dc:	b90b      	cbnz	r3, 800e9e2 <_fflush_r+0x1a>
 800e9de:	f7fd ffb9 	bl	800c954 <__sinit>
 800e9e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d0f3      	beq.n	800e9d2 <_fflush_r+0xa>
 800e9ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e9ec:	07d0      	lsls	r0, r2, #31
 800e9ee:	d404      	bmi.n	800e9fa <_fflush_r+0x32>
 800e9f0:	0599      	lsls	r1, r3, #22
 800e9f2:	d402      	bmi.n	800e9fa <_fflush_r+0x32>
 800e9f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e9f6:	f7fe f9e4 	bl	800cdc2 <__retarget_lock_acquire_recursive>
 800e9fa:	4628      	mov	r0, r5
 800e9fc:	4621      	mov	r1, r4
 800e9fe:	f7ff ff5f 	bl	800e8c0 <__sflush_r>
 800ea02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ea04:	07da      	lsls	r2, r3, #31
 800ea06:	4605      	mov	r5, r0
 800ea08:	d4e4      	bmi.n	800e9d4 <_fflush_r+0xc>
 800ea0a:	89a3      	ldrh	r3, [r4, #12]
 800ea0c:	059b      	lsls	r3, r3, #22
 800ea0e:	d4e1      	bmi.n	800e9d4 <_fflush_r+0xc>
 800ea10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea12:	f7fe f9d7 	bl	800cdc4 <__retarget_lock_release_recursive>
 800ea16:	e7dd      	b.n	800e9d4 <_fflush_r+0xc>

0800ea18 <__swhatbuf_r>:
 800ea18:	b570      	push	{r4, r5, r6, lr}
 800ea1a:	460c      	mov	r4, r1
 800ea1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea20:	2900      	cmp	r1, #0
 800ea22:	b096      	sub	sp, #88	@ 0x58
 800ea24:	4615      	mov	r5, r2
 800ea26:	461e      	mov	r6, r3
 800ea28:	da0d      	bge.n	800ea46 <__swhatbuf_r+0x2e>
 800ea2a:	89a3      	ldrh	r3, [r4, #12]
 800ea2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ea30:	f04f 0100 	mov.w	r1, #0
 800ea34:	bf14      	ite	ne
 800ea36:	2340      	movne	r3, #64	@ 0x40
 800ea38:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ea3c:	2000      	movs	r0, #0
 800ea3e:	6031      	str	r1, [r6, #0]
 800ea40:	602b      	str	r3, [r5, #0]
 800ea42:	b016      	add	sp, #88	@ 0x58
 800ea44:	bd70      	pop	{r4, r5, r6, pc}
 800ea46:	466a      	mov	r2, sp
 800ea48:	f000 f862 	bl	800eb10 <_fstat_r>
 800ea4c:	2800      	cmp	r0, #0
 800ea4e:	dbec      	blt.n	800ea2a <__swhatbuf_r+0x12>
 800ea50:	9901      	ldr	r1, [sp, #4]
 800ea52:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ea56:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ea5a:	4259      	negs	r1, r3
 800ea5c:	4159      	adcs	r1, r3
 800ea5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ea62:	e7eb      	b.n	800ea3c <__swhatbuf_r+0x24>

0800ea64 <__smakebuf_r>:
 800ea64:	898b      	ldrh	r3, [r1, #12]
 800ea66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ea68:	079d      	lsls	r5, r3, #30
 800ea6a:	4606      	mov	r6, r0
 800ea6c:	460c      	mov	r4, r1
 800ea6e:	d507      	bpl.n	800ea80 <__smakebuf_r+0x1c>
 800ea70:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ea74:	6023      	str	r3, [r4, #0]
 800ea76:	6123      	str	r3, [r4, #16]
 800ea78:	2301      	movs	r3, #1
 800ea7a:	6163      	str	r3, [r4, #20]
 800ea7c:	b003      	add	sp, #12
 800ea7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea80:	ab01      	add	r3, sp, #4
 800ea82:	466a      	mov	r2, sp
 800ea84:	f7ff ffc8 	bl	800ea18 <__swhatbuf_r>
 800ea88:	9f00      	ldr	r7, [sp, #0]
 800ea8a:	4605      	mov	r5, r0
 800ea8c:	4639      	mov	r1, r7
 800ea8e:	4630      	mov	r0, r6
 800ea90:	f7ff f876 	bl	800db80 <_malloc_r>
 800ea94:	b948      	cbnz	r0, 800eaaa <__smakebuf_r+0x46>
 800ea96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea9a:	059a      	lsls	r2, r3, #22
 800ea9c:	d4ee      	bmi.n	800ea7c <__smakebuf_r+0x18>
 800ea9e:	f023 0303 	bic.w	r3, r3, #3
 800eaa2:	f043 0302 	orr.w	r3, r3, #2
 800eaa6:	81a3      	strh	r3, [r4, #12]
 800eaa8:	e7e2      	b.n	800ea70 <__smakebuf_r+0xc>
 800eaaa:	89a3      	ldrh	r3, [r4, #12]
 800eaac:	6020      	str	r0, [r4, #0]
 800eaae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eab2:	81a3      	strh	r3, [r4, #12]
 800eab4:	9b01      	ldr	r3, [sp, #4]
 800eab6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800eaba:	b15b      	cbz	r3, 800ead4 <__smakebuf_r+0x70>
 800eabc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eac0:	4630      	mov	r0, r6
 800eac2:	f000 f837 	bl	800eb34 <_isatty_r>
 800eac6:	b128      	cbz	r0, 800ead4 <__smakebuf_r+0x70>
 800eac8:	89a3      	ldrh	r3, [r4, #12]
 800eaca:	f023 0303 	bic.w	r3, r3, #3
 800eace:	f043 0301 	orr.w	r3, r3, #1
 800ead2:	81a3      	strh	r3, [r4, #12]
 800ead4:	89a3      	ldrh	r3, [r4, #12]
 800ead6:	431d      	orrs	r5, r3
 800ead8:	81a5      	strh	r5, [r4, #12]
 800eada:	e7cf      	b.n	800ea7c <__smakebuf_r+0x18>

0800eadc <memmove>:
 800eadc:	4288      	cmp	r0, r1
 800eade:	b510      	push	{r4, lr}
 800eae0:	eb01 0402 	add.w	r4, r1, r2
 800eae4:	d902      	bls.n	800eaec <memmove+0x10>
 800eae6:	4284      	cmp	r4, r0
 800eae8:	4623      	mov	r3, r4
 800eaea:	d807      	bhi.n	800eafc <memmove+0x20>
 800eaec:	1e43      	subs	r3, r0, #1
 800eaee:	42a1      	cmp	r1, r4
 800eaf0:	d008      	beq.n	800eb04 <memmove+0x28>
 800eaf2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eaf6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eafa:	e7f8      	b.n	800eaee <memmove+0x12>
 800eafc:	4402      	add	r2, r0
 800eafe:	4601      	mov	r1, r0
 800eb00:	428a      	cmp	r2, r1
 800eb02:	d100      	bne.n	800eb06 <memmove+0x2a>
 800eb04:	bd10      	pop	{r4, pc}
 800eb06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eb0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eb0e:	e7f7      	b.n	800eb00 <memmove+0x24>

0800eb10 <_fstat_r>:
 800eb10:	b538      	push	{r3, r4, r5, lr}
 800eb12:	4d07      	ldr	r5, [pc, #28]	@ (800eb30 <_fstat_r+0x20>)
 800eb14:	2300      	movs	r3, #0
 800eb16:	4604      	mov	r4, r0
 800eb18:	4608      	mov	r0, r1
 800eb1a:	4611      	mov	r1, r2
 800eb1c:	602b      	str	r3, [r5, #0]
 800eb1e:	f7f3 f881 	bl	8001c24 <_fstat>
 800eb22:	1c43      	adds	r3, r0, #1
 800eb24:	d102      	bne.n	800eb2c <_fstat_r+0x1c>
 800eb26:	682b      	ldr	r3, [r5, #0]
 800eb28:	b103      	cbz	r3, 800eb2c <_fstat_r+0x1c>
 800eb2a:	6023      	str	r3, [r4, #0]
 800eb2c:	bd38      	pop	{r3, r4, r5, pc}
 800eb2e:	bf00      	nop
 800eb30:	200021e8 	.word	0x200021e8

0800eb34 <_isatty_r>:
 800eb34:	b538      	push	{r3, r4, r5, lr}
 800eb36:	4d06      	ldr	r5, [pc, #24]	@ (800eb50 <_isatty_r+0x1c>)
 800eb38:	2300      	movs	r3, #0
 800eb3a:	4604      	mov	r4, r0
 800eb3c:	4608      	mov	r0, r1
 800eb3e:	602b      	str	r3, [r5, #0]
 800eb40:	f7f3 f880 	bl	8001c44 <_isatty>
 800eb44:	1c43      	adds	r3, r0, #1
 800eb46:	d102      	bne.n	800eb4e <_isatty_r+0x1a>
 800eb48:	682b      	ldr	r3, [r5, #0]
 800eb4a:	b103      	cbz	r3, 800eb4e <_isatty_r+0x1a>
 800eb4c:	6023      	str	r3, [r4, #0]
 800eb4e:	bd38      	pop	{r3, r4, r5, pc}
 800eb50:	200021e8 	.word	0x200021e8

0800eb54 <_sbrk_r>:
 800eb54:	b538      	push	{r3, r4, r5, lr}
 800eb56:	4d06      	ldr	r5, [pc, #24]	@ (800eb70 <_sbrk_r+0x1c>)
 800eb58:	2300      	movs	r3, #0
 800eb5a:	4604      	mov	r4, r0
 800eb5c:	4608      	mov	r0, r1
 800eb5e:	602b      	str	r3, [r5, #0]
 800eb60:	f7f3 f888 	bl	8001c74 <_sbrk>
 800eb64:	1c43      	adds	r3, r0, #1
 800eb66:	d102      	bne.n	800eb6e <_sbrk_r+0x1a>
 800eb68:	682b      	ldr	r3, [r5, #0]
 800eb6a:	b103      	cbz	r3, 800eb6e <_sbrk_r+0x1a>
 800eb6c:	6023      	str	r3, [r4, #0]
 800eb6e:	bd38      	pop	{r3, r4, r5, pc}
 800eb70:	200021e8 	.word	0x200021e8

0800eb74 <__assert_func>:
 800eb74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eb76:	4614      	mov	r4, r2
 800eb78:	461a      	mov	r2, r3
 800eb7a:	4b09      	ldr	r3, [pc, #36]	@ (800eba0 <__assert_func+0x2c>)
 800eb7c:	681b      	ldr	r3, [r3, #0]
 800eb7e:	4605      	mov	r5, r0
 800eb80:	68d8      	ldr	r0, [r3, #12]
 800eb82:	b14c      	cbz	r4, 800eb98 <__assert_func+0x24>
 800eb84:	4b07      	ldr	r3, [pc, #28]	@ (800eba4 <__assert_func+0x30>)
 800eb86:	9100      	str	r1, [sp, #0]
 800eb88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800eb8c:	4906      	ldr	r1, [pc, #24]	@ (800eba8 <__assert_func+0x34>)
 800eb8e:	462b      	mov	r3, r5
 800eb90:	f000 f870 	bl	800ec74 <fiprintf>
 800eb94:	f000 f880 	bl	800ec98 <abort>
 800eb98:	4b04      	ldr	r3, [pc, #16]	@ (800ebac <__assert_func+0x38>)
 800eb9a:	461c      	mov	r4, r3
 800eb9c:	e7f3      	b.n	800eb86 <__assert_func+0x12>
 800eb9e:	bf00      	nop
 800eba0:	20000110 	.word	0x20000110
 800eba4:	0800f2f7 	.word	0x0800f2f7
 800eba8:	0800f304 	.word	0x0800f304
 800ebac:	0800f332 	.word	0x0800f332

0800ebb0 <_calloc_r>:
 800ebb0:	b570      	push	{r4, r5, r6, lr}
 800ebb2:	fba1 5402 	umull	r5, r4, r1, r2
 800ebb6:	b934      	cbnz	r4, 800ebc6 <_calloc_r+0x16>
 800ebb8:	4629      	mov	r1, r5
 800ebba:	f7fe ffe1 	bl	800db80 <_malloc_r>
 800ebbe:	4606      	mov	r6, r0
 800ebc0:	b928      	cbnz	r0, 800ebce <_calloc_r+0x1e>
 800ebc2:	4630      	mov	r0, r6
 800ebc4:	bd70      	pop	{r4, r5, r6, pc}
 800ebc6:	220c      	movs	r2, #12
 800ebc8:	6002      	str	r2, [r0, #0]
 800ebca:	2600      	movs	r6, #0
 800ebcc:	e7f9      	b.n	800ebc2 <_calloc_r+0x12>
 800ebce:	462a      	mov	r2, r5
 800ebd0:	4621      	mov	r1, r4
 800ebd2:	f7fe f879 	bl	800ccc8 <memset>
 800ebd6:	e7f4      	b.n	800ebc2 <_calloc_r+0x12>

0800ebd8 <__ascii_mbtowc>:
 800ebd8:	b082      	sub	sp, #8
 800ebda:	b901      	cbnz	r1, 800ebde <__ascii_mbtowc+0x6>
 800ebdc:	a901      	add	r1, sp, #4
 800ebde:	b142      	cbz	r2, 800ebf2 <__ascii_mbtowc+0x1a>
 800ebe0:	b14b      	cbz	r3, 800ebf6 <__ascii_mbtowc+0x1e>
 800ebe2:	7813      	ldrb	r3, [r2, #0]
 800ebe4:	600b      	str	r3, [r1, #0]
 800ebe6:	7812      	ldrb	r2, [r2, #0]
 800ebe8:	1e10      	subs	r0, r2, #0
 800ebea:	bf18      	it	ne
 800ebec:	2001      	movne	r0, #1
 800ebee:	b002      	add	sp, #8
 800ebf0:	4770      	bx	lr
 800ebf2:	4610      	mov	r0, r2
 800ebf4:	e7fb      	b.n	800ebee <__ascii_mbtowc+0x16>
 800ebf6:	f06f 0001 	mvn.w	r0, #1
 800ebfa:	e7f8      	b.n	800ebee <__ascii_mbtowc+0x16>

0800ebfc <_realloc_r>:
 800ebfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec00:	4607      	mov	r7, r0
 800ec02:	4614      	mov	r4, r2
 800ec04:	460d      	mov	r5, r1
 800ec06:	b921      	cbnz	r1, 800ec12 <_realloc_r+0x16>
 800ec08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec0c:	4611      	mov	r1, r2
 800ec0e:	f7fe bfb7 	b.w	800db80 <_malloc_r>
 800ec12:	b92a      	cbnz	r2, 800ec20 <_realloc_r+0x24>
 800ec14:	f7fe ff40 	bl	800da98 <_free_r>
 800ec18:	4625      	mov	r5, r4
 800ec1a:	4628      	mov	r0, r5
 800ec1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec20:	f000 f841 	bl	800eca6 <_malloc_usable_size_r>
 800ec24:	4284      	cmp	r4, r0
 800ec26:	4606      	mov	r6, r0
 800ec28:	d802      	bhi.n	800ec30 <_realloc_r+0x34>
 800ec2a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ec2e:	d8f4      	bhi.n	800ec1a <_realloc_r+0x1e>
 800ec30:	4621      	mov	r1, r4
 800ec32:	4638      	mov	r0, r7
 800ec34:	f7fe ffa4 	bl	800db80 <_malloc_r>
 800ec38:	4680      	mov	r8, r0
 800ec3a:	b908      	cbnz	r0, 800ec40 <_realloc_r+0x44>
 800ec3c:	4645      	mov	r5, r8
 800ec3e:	e7ec      	b.n	800ec1a <_realloc_r+0x1e>
 800ec40:	42b4      	cmp	r4, r6
 800ec42:	4622      	mov	r2, r4
 800ec44:	4629      	mov	r1, r5
 800ec46:	bf28      	it	cs
 800ec48:	4632      	movcs	r2, r6
 800ec4a:	f7fe f8bc 	bl	800cdc6 <memcpy>
 800ec4e:	4629      	mov	r1, r5
 800ec50:	4638      	mov	r0, r7
 800ec52:	f7fe ff21 	bl	800da98 <_free_r>
 800ec56:	e7f1      	b.n	800ec3c <_realloc_r+0x40>

0800ec58 <__ascii_wctomb>:
 800ec58:	4603      	mov	r3, r0
 800ec5a:	4608      	mov	r0, r1
 800ec5c:	b141      	cbz	r1, 800ec70 <__ascii_wctomb+0x18>
 800ec5e:	2aff      	cmp	r2, #255	@ 0xff
 800ec60:	d904      	bls.n	800ec6c <__ascii_wctomb+0x14>
 800ec62:	228a      	movs	r2, #138	@ 0x8a
 800ec64:	601a      	str	r2, [r3, #0]
 800ec66:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ec6a:	4770      	bx	lr
 800ec6c:	700a      	strb	r2, [r1, #0]
 800ec6e:	2001      	movs	r0, #1
 800ec70:	4770      	bx	lr
	...

0800ec74 <fiprintf>:
 800ec74:	b40e      	push	{r1, r2, r3}
 800ec76:	b503      	push	{r0, r1, lr}
 800ec78:	4601      	mov	r1, r0
 800ec7a:	ab03      	add	r3, sp, #12
 800ec7c:	4805      	ldr	r0, [pc, #20]	@ (800ec94 <fiprintf+0x20>)
 800ec7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec82:	6800      	ldr	r0, [r0, #0]
 800ec84:	9301      	str	r3, [sp, #4]
 800ec86:	f7ff fd03 	bl	800e690 <_vfiprintf_r>
 800ec8a:	b002      	add	sp, #8
 800ec8c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ec90:	b003      	add	sp, #12
 800ec92:	4770      	bx	lr
 800ec94:	20000110 	.word	0x20000110

0800ec98 <abort>:
 800ec98:	b508      	push	{r3, lr}
 800ec9a:	2006      	movs	r0, #6
 800ec9c:	f000 f834 	bl	800ed08 <raise>
 800eca0:	2001      	movs	r0, #1
 800eca2:	f7f2 ff6f 	bl	8001b84 <_exit>

0800eca6 <_malloc_usable_size_r>:
 800eca6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ecaa:	1f18      	subs	r0, r3, #4
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	bfbc      	itt	lt
 800ecb0:	580b      	ldrlt	r3, [r1, r0]
 800ecb2:	18c0      	addlt	r0, r0, r3
 800ecb4:	4770      	bx	lr

0800ecb6 <_raise_r>:
 800ecb6:	291f      	cmp	r1, #31
 800ecb8:	b538      	push	{r3, r4, r5, lr}
 800ecba:	4605      	mov	r5, r0
 800ecbc:	460c      	mov	r4, r1
 800ecbe:	d904      	bls.n	800ecca <_raise_r+0x14>
 800ecc0:	2316      	movs	r3, #22
 800ecc2:	6003      	str	r3, [r0, #0]
 800ecc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ecc8:	bd38      	pop	{r3, r4, r5, pc}
 800ecca:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800eccc:	b112      	cbz	r2, 800ecd4 <_raise_r+0x1e>
 800ecce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ecd2:	b94b      	cbnz	r3, 800ece8 <_raise_r+0x32>
 800ecd4:	4628      	mov	r0, r5
 800ecd6:	f000 f831 	bl	800ed3c <_getpid_r>
 800ecda:	4622      	mov	r2, r4
 800ecdc:	4601      	mov	r1, r0
 800ecde:	4628      	mov	r0, r5
 800ece0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ece4:	f000 b818 	b.w	800ed18 <_kill_r>
 800ece8:	2b01      	cmp	r3, #1
 800ecea:	d00a      	beq.n	800ed02 <_raise_r+0x4c>
 800ecec:	1c59      	adds	r1, r3, #1
 800ecee:	d103      	bne.n	800ecf8 <_raise_r+0x42>
 800ecf0:	2316      	movs	r3, #22
 800ecf2:	6003      	str	r3, [r0, #0]
 800ecf4:	2001      	movs	r0, #1
 800ecf6:	e7e7      	b.n	800ecc8 <_raise_r+0x12>
 800ecf8:	2100      	movs	r1, #0
 800ecfa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ecfe:	4620      	mov	r0, r4
 800ed00:	4798      	blx	r3
 800ed02:	2000      	movs	r0, #0
 800ed04:	e7e0      	b.n	800ecc8 <_raise_r+0x12>
	...

0800ed08 <raise>:
 800ed08:	4b02      	ldr	r3, [pc, #8]	@ (800ed14 <raise+0xc>)
 800ed0a:	4601      	mov	r1, r0
 800ed0c:	6818      	ldr	r0, [r3, #0]
 800ed0e:	f7ff bfd2 	b.w	800ecb6 <_raise_r>
 800ed12:	bf00      	nop
 800ed14:	20000110 	.word	0x20000110

0800ed18 <_kill_r>:
 800ed18:	b538      	push	{r3, r4, r5, lr}
 800ed1a:	4d07      	ldr	r5, [pc, #28]	@ (800ed38 <_kill_r+0x20>)
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	4604      	mov	r4, r0
 800ed20:	4608      	mov	r0, r1
 800ed22:	4611      	mov	r1, r2
 800ed24:	602b      	str	r3, [r5, #0]
 800ed26:	f7f2 ff1d 	bl	8001b64 <_kill>
 800ed2a:	1c43      	adds	r3, r0, #1
 800ed2c:	d102      	bne.n	800ed34 <_kill_r+0x1c>
 800ed2e:	682b      	ldr	r3, [r5, #0]
 800ed30:	b103      	cbz	r3, 800ed34 <_kill_r+0x1c>
 800ed32:	6023      	str	r3, [r4, #0]
 800ed34:	bd38      	pop	{r3, r4, r5, pc}
 800ed36:	bf00      	nop
 800ed38:	200021e8 	.word	0x200021e8

0800ed3c <_getpid_r>:
 800ed3c:	f7f2 bf0a 	b.w	8001b54 <_getpid>

0800ed40 <_init>:
 800ed40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed42:	bf00      	nop
 800ed44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed46:	bc08      	pop	{r3}
 800ed48:	469e      	mov	lr, r3
 800ed4a:	4770      	bx	lr

0800ed4c <_fini>:
 800ed4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed4e:	bf00      	nop
 800ed50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed52:	bc08      	pop	{r3}
 800ed54:	469e      	mov	lr, r3
 800ed56:	4770      	bx	lr
