Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 23 17:05:40 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.706        0.000                      0                 2116        0.027        0.000                      0                 2116        3.750        0.000                       0                   916  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.706        0.000                      0                 2116        0.027        0.000                      0                 2116        3.750        0.000                       0                   916  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.987ns  (logic 2.624ns (29.196%)  route 6.363ns (70.804%))
  Logic Levels:           12  (CARRY4=5 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.568     5.089    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X52Y38         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=108, routed)         1.152     6.759    U_Core/U_DataPath/U_PC/q_reg[31]_0[2]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.883 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.613     7.496    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X54Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.620 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_8/O
                         net (fo=38, routed)          1.280     8.900    U_Core/U_DataPath/U_PC/q_reg[9]_1[9]
    SLICE_X50Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.024 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.660     9.684    U_Core/U_ControlUnit/RData11__3
    SLICE_X50Y42         LUT4 (Prop_lut4_I3_O)        0.124     9.808 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.707    10.514    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X51Y42         LUT5 (Prop_lut5_I1_O)        0.124    10.638 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.638    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[7][3]
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.039 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.039    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.153 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.153    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.267 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.267    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.381 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.381    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.694 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/O[3]
                         net (fo=2, routed)           0.666    12.360    U_Core/U_ControlUnit/PC_Imm_AdderResult[23]
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.306    12.666 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.492    13.158    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.124    13.282 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.795    14.077    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIC1
    SLICE_X52Y46         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.452    14.793    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X52Y46         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X52Y46         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.783    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -14.077    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 1.935ns (21.234%)  route 7.178ns (78.766%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.569     5.090    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X55Y39         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.310     6.856    U_Core/U_ControlUnit/Q[1]
    SLICE_X48Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.980 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.250     8.230    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X45Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.354 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__2_i_3__0/O
                         net (fo=2, routed)           0.679     9.033    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_61[1]
    SLICE_X45Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.540 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.023    10.564    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_24_0[0]
    SLICE_X47Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.688 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1/O
                         net (fo=1, routed)           0.403    11.091    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.215 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__1/O
                         net (fo=1, routed)           1.213    12.428    U_Core/U_ControlUnit/btaken
    SLICE_X49Y39         LUT5 (Prop_lut5_I0_O)        0.150    12.578 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.299    13.877    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.326    14.203 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[28]_i_1__1/O
                         net (fo=1, routed)           0.000    14.203    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[28]
    SLICE_X51Y50         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.443    14.784    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[28]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X51Y50         FDCE (Setup_fdce_C_D)        0.029    14.957    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 1.963ns (21.476%)  route 7.178ns (78.524%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.569     5.090    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X55Y39         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.310     6.856    U_Core/U_ControlUnit/Q[1]
    SLICE_X48Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.980 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.250     8.230    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X45Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.354 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__2_i_3__0/O
                         net (fo=2, routed)           0.679     9.033    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_61[1]
    SLICE_X45Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.540 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.023    10.564    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_24_0[0]
    SLICE_X47Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.688 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1/O
                         net (fo=1, routed)           0.403    11.091    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.215 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__1/O
                         net (fo=1, routed)           1.213    12.428    U_Core/U_ControlUnit/btaken
    SLICE_X49Y39         LUT5 (Prop_lut5_I0_O)        0.150    12.578 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.299    13.877    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.354    14.231 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[30]_i_1__1/O
                         net (fo=1, routed)           0.000    14.231    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[30]
    SLICE_X51Y50         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.443    14.784    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[30]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X51Y50         FDCE (Setup_fdce_C_D)        0.075    15.003    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.864ns  (logic 2.624ns (29.602%)  route 6.240ns (70.398%))
  Logic Levels:           12  (CARRY4=5 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.568     5.089    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X52Y38         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=108, routed)         1.152     6.759    U_Core/U_DataPath/U_PC/q_reg[31]_0[2]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.883 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.613     7.496    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X54Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.620 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_8/O
                         net (fo=38, routed)          1.280     8.900    U_Core/U_DataPath/U_PC/q_reg[9]_1[9]
    SLICE_X50Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.024 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.660     9.684    U_Core/U_ControlUnit/RData11__3
    SLICE_X50Y42         LUT4 (Prop_lut4_I3_O)        0.124     9.808 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.707    10.514    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X51Y42         LUT5 (Prop_lut5_I1_O)        0.124    10.638 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.638    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[7][3]
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.039 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.039    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.153 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.153    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.267 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.267    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.381 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.381    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.694 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/O[3]
                         net (fo=2, routed)           0.666    12.360    U_Core/U_ControlUnit/PC_Imm_AdderResult[23]
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.306    12.666 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.492    13.158    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.124    13.282 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.672    13.954    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC1
    SLICE_X50Y46         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.452    14.793    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X50Y46         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X50Y46         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.783    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -13.954    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 2.642ns (29.869%)  route 6.203ns (70.131%))
  Logic Levels:           12  (CARRY4=5 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.568     5.089    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X52Y38         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=108, routed)         1.152     6.759    U_Core/U_DataPath/U_PC/q_reg[31]_0[2]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.883 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.613     7.496    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X54Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.620 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_8/O
                         net (fo=38, routed)          1.280     8.900    U_Core/U_DataPath/U_PC/q_reg[9]_1[9]
    SLICE_X50Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.024 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.660     9.684    U_Core/U_ControlUnit/RData11__3
    SLICE_X50Y42         LUT4 (Prop_lut4_I3_O)        0.124     9.808 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.707    10.514    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X51Y42         LUT5 (Prop_lut5_I1_O)        0.124    10.638 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.638    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[7][3]
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.039 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.039    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.153 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.153    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.267 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.267    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.381 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.381    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.715 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/O[1]
                         net (fo=2, routed)           0.617    12.333    U_Core/U_ControlUnit/PC_Imm_AdderResult[21]
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.303    12.636 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_9/O
                         net (fo=1, routed)           0.541    13.176    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_9_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.124    13.300 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.634    13.935    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIB1
    SLICE_X52Y46         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.452    14.793    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X52Y46         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X52Y46         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.804    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -13.935    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 1.517ns (17.088%)  route 7.361ns (82.912%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.569     5.090    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X54Y39         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=59, routed)          1.576     7.144    U_Core/U_ControlUnit/Q[0]
    SLICE_X47Y44         LUT6 (Prop_lut6_I2_O)        0.295     7.439 f  U_Core/U_ControlUnit/i__carry__1_i_16/O
                         net (fo=6, routed)           0.834     8.273    U_Core/U_ControlUnit/q_reg[30][15]
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.397 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_113/O
                         net (fo=2, routed)           0.495     8.892    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I4_O)        0.124     9.016 r  U_Core/U_ControlUnit/q[31]_i_22/O
                         net (fo=4, routed)           0.725     9.741    U_Core/U_ControlUnit/q[31]_i_22_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.865 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=62, routed)          1.337    11.202    U_Core/U_ControlUnit/q_reg[11]
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.326 r  U_Core/U_ControlUnit/q[4]_i_4/O
                         net (fo=1, routed)           0.747    12.073    U_Core/U_ControlUnit/q[4]_i_4_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.197 r  U_Core/U_ControlUnit/q[4]_i_1__0/O
                         net (fo=2, routed)           0.973    13.170    U_Core/U_ControlUnit/q_reg[31][2]
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.294 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.674    13.968    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIC0
    SLICE_X52Y41         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.451    14.792    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X52Y41         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X52Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.842    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -13.968    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 2.640ns (29.697%)  route 6.250ns (70.303%))
  Logic Levels:           13  (CARRY4=6 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.568     5.089    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X52Y38         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=108, routed)         1.152     6.759    U_Core/U_DataPath/U_PC/q_reg[31]_0[2]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.883 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.613     7.496    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X54Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.620 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_8/O
                         net (fo=38, routed)          1.280     8.900    U_Core/U_DataPath/U_PC/q_reg[9]_1[9]
    SLICE_X50Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.024 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.660     9.684    U_Core/U_ControlUnit/RData11__3
    SLICE_X50Y42         LUT4 (Prop_lut4_I3_O)        0.124     9.808 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.707    10.514    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X51Y42         LUT5 (Prop_lut5_I1_O)        0.124    10.638 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.638    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[7][3]
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.039 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.039    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.153 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.153    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.267 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.267    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.381 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.381    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.495 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.495    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.717 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[0]
                         net (fo=2, routed)           0.611    12.329    U_Core/U_ControlUnit/PC_Imm_AdderResult[24]
    SLICE_X51Y50         LUT6 (Prop_lut6_I1_O)        0.299    12.628 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.407    13.035    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I3_O)        0.124    13.159 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.821    13.979    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA0
    SLICE_X50Y47         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.453    14.794    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y47         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X50Y47         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.872    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.880ns  (logic 2.774ns (31.240%)  route 6.106ns (68.760%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.568     5.089    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X52Y38         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=108, routed)         1.152     6.759    U_Core/U_DataPath/U_PC/q_reg[31]_0[2]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.883 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.613     7.496    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X54Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.620 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_8/O
                         net (fo=38, routed)          1.280     8.900    U_Core/U_DataPath/U_PC/q_reg[9]_1[9]
    SLICE_X50Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.024 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.660     9.684    U_Core/U_ControlUnit/RData11__3
    SLICE_X50Y42         LUT4 (Prop_lut4_I3_O)        0.124     9.808 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.707    10.514    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X51Y42         LUT5 (Prop_lut5_I1_O)        0.124    10.638 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.638    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[7][3]
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.039 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.039    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.153 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.153    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.267 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.267    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.381 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.381    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.495 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.495    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.609 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.609    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.848 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[2]
                         net (fo=2, routed)           0.590    12.438    U_Core/U_ControlUnit/PC_Imm_AdderResult[30]
    SLICE_X51Y51         LUT6 (Prop_lut6_I1_O)        0.302    12.740 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_4/O
                         net (fo=1, routed)           0.263    13.003    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_4_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I3_O)        0.124    13.127 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.842    13.969    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA0
    SLICE_X52Y47         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.453    14.794    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X52Y47         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X52Y47         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.872    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 2.738ns (31.103%)  route 6.065ns (68.897%))
  Logic Levels:           13  (CARRY4=6 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.568     5.089    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X52Y38         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=108, routed)         1.152     6.759    U_Core/U_DataPath/U_PC/q_reg[31]_0[2]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.883 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.613     7.496    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X54Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.620 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_8/O
                         net (fo=38, routed)          1.280     8.900    U_Core/U_DataPath/U_PC/q_reg[9]_1[9]
    SLICE_X50Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.024 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.660     9.684    U_Core/U_ControlUnit/RData11__3
    SLICE_X50Y42         LUT4 (Prop_lut4_I3_O)        0.124     9.808 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.707    10.514    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X51Y42         LUT5 (Prop_lut5_I1_O)        0.124    10.638 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.638    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[7][3]
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.039 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.039    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.153 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.153    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.267 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.267    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.381 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.381    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.495 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.495    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.808 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[3]
                         net (fo=2, routed)           0.671    12.479    U_Core/U_ControlUnit/PC_Imm_AdderResult[27]
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.306    12.785 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_9/O
                         net (fo=1, routed)           0.493    13.279    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I3_O)        0.124    13.403 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.490    13.892    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB1
    SLICE_X50Y47         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.453    14.794    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y47         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X50Y47         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.805    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -13.892    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.800ns  (logic 2.738ns (31.114%)  route 6.062ns (68.886%))
  Logic Levels:           13  (CARRY4=6 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.568     5.089    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X52Y38         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=108, routed)         1.152     6.759    U_Core/U_DataPath/U_PC/q_reg[31]_0[2]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.883 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.613     7.496    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X54Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.620 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_8/O
                         net (fo=38, routed)          1.280     8.900    U_Core/U_DataPath/U_PC/q_reg[9]_1[9]
    SLICE_X50Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.024 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.660     9.684    U_Core/U_ControlUnit/RData11__3
    SLICE_X50Y42         LUT4 (Prop_lut4_I3_O)        0.124     9.808 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.707    10.514    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X51Y42         LUT5 (Prop_lut5_I1_O)        0.124    10.638 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.638    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[7][3]
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.039 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.039    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.153 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.153    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.267 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.267    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.381 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.381    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.495 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.495    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.808 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[3]
                         net (fo=2, routed)           0.671    12.479    U_Core/U_ControlUnit/PC_Imm_AdderResult[27]
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.306    12.785 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_9/O
                         net (fo=1, routed)           0.493    13.279    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I3_O)        0.124    13.403 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.486    13.889    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIB1
    SLICE_X50Y48         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.453    14.794    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y48         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X50Y48         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.805    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -13.889    
  -------------------------------------------------------------------
                         slack                                  0.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.595     1.478    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y49         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[11]/Q
                         net (fo=1, routed)           0.200     1.819    U_GPIOD/U_APB_Intf_GPIO/slv_reg0__2[11]
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.864 r  U_GPIOD/U_APB_Intf_GPIO/PRDATA[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.864    U_GPIOD/U_APB_Intf_GPIO/PRDATA[11]_i_1__0_n_0
    SLICE_X61Y50         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.863     1.990    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[11]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.091     1.837    U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.844%)  route 0.219ns (51.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.596     1.479    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y49         FDPE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.643 f  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[5]/Q
                         net (fo=3, routed)           0.219     1.862    U_GPIOC/U_APB_Intf_GPIO/GPIOC_TRI[5]
    SLICE_X64Y53         LUT5 (Prop_lut5_I2_O)        0.045     1.907 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.907    U_GPIOC/U_APB_Intf_GPIO/PRDATA[5]_i_1__1_n_0
    SLICE_X64Y53         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.863     1.991    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[5]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.120     1.867    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.259ns (56.719%)  route 0.198ns (43.281%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.593     1.476    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[9]/Q
                         net (fo=1, routed)           0.198     1.815    U_APB_Master/q_reg[31][9]
    SLICE_X60Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.860 r  U_APB_Master/q[9]_i_2__0/O
                         net (fo=1, routed)           0.000     1.860    U_APB_Master/q[9]_i_2__0_n_0
    SLICE_X60Y48         MUXF7 (Prop_muxf7_I0_O)      0.073     1.933 r  U_APB_Master/q_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.933    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[9]
    SLICE_X60Y48         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.865     1.992    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X60Y48         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[9]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X60Y48         FDCE (Hold_fdce_C_D)         0.134     1.882    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.978%)  route 0.228ns (55.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.595     1.478    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y49         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[23]/Q
                         net (fo=1, routed)           0.228     1.847    U_GPIOD/U_APB_Intf_GPIO/slv_reg0__2[23]
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.892 r  U_GPIOD/U_APB_Intf_GPIO/PRDATA[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.892    U_GPIOD/U_APB_Intf_GPIO/PRDATA[23]_i_1__0_n_0
    SLICE_X61Y50         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.863     1.990    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[23]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.092     1.838    U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_FndControl/U_APB_Intf_FndController/PRDATA_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.217%)  route 0.180ns (41.783%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.593     1.476    U_FndControl/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  U_FndControl/U_APB_Intf_FndController/PRDATA_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U_FndControl/U_APB_Intf_FndController/PRDATA_reg[17]/Q
                         net (fo=1, routed)           0.180     1.797    U_APB_Master/q_reg[31]_1[17]
    SLICE_X58Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.842 r  U_APB_Master/q[17]_i_3__0/O
                         net (fo=1, routed)           0.000     1.842    U_APB_Master/q[17]_i_3__0_n_0
    SLICE_X58Y48         MUXF7 (Prop_muxf7_I1_O)      0.065     1.907 r  U_APB_Master/q_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.907    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[17]
    SLICE_X58Y48         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.865     1.992    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X58Y48         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[17]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X58Y48         FDCE (Hold_fdce_C_D)         0.105     1.853    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 U_FndControl/U_APB_Intf_FndController/slv_reg1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndControl/U_APB_Intf_FndController/PRDATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.623%)  route 0.240ns (56.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.596     1.479    U_FndControl/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X62Y49         FDCE                                         r  U_FndControl/U_APB_Intf_FndController/slv_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  U_FndControl/U_APB_Intf_FndController/slv_reg1_reg[12]/Q
                         net (fo=1, routed)           0.240     1.861    U_FndControl/U_APB_Intf_FndController/slv_reg1__0[12]
    SLICE_X62Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.906 r  U_FndControl/U_APB_Intf_FndController/PRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     1.906    U_FndControl/U_APB_Intf_FndController/PRDATA[12]_i_1_n_0
    SLICE_X62Y50         FDRE                                         r  U_FndControl/U_APB_Intf_FndController/PRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.864     1.992    U_FndControl/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  U_FndControl/U_APB_Intf_FndController/PRDATA_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.091     1.839    U_FndControl/U_APB_Intf_FndController/PRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_GPIB/U_APB_Intf/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIB/U_APB_Intf/PRDATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.533%)  route 0.256ns (64.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.593     1.476    U_GPIB/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X58Y51         FDCE                                         r  U_GPIB/U_APB_Intf/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_GPIB/U_APB_Intf/slv_reg0_reg[12]/Q
                         net (fo=1, routed)           0.256     1.873    U_GPIB/U_APB_Intf/slv_reg0__0[12]
    SLICE_X58Y46         FDRE                                         r  U_GPIB/U_APB_Intf/PRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.864     1.991    U_GPIB/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  U_GPIB/U_APB_Intf/PRDATA_reg[12]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X58Y46         FDRE (Hold_fdre_C_D)         0.047     1.794    U_GPIB/U_APB_Intf/PRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.028%)  route 0.286ns (66.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.594     1.477    U_APB_Master/clk_IBUF_BUFG
    SLICE_X58Y45         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_APB_Master/temp_wdata_reg_reg[9]/Q
                         net (fo=11, routed)          0.286     1.904    U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[31]_0[9]
    SLICE_X61Y51         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.863     1.990    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y51         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[9]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y51         FDCE (Hold_fdce_C_D)         0.076     1.822    U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf/slv_reg0_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.378%)  route 0.242ns (59.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.567     1.450    U_APB_Master/clk_IBUF_BUFG
    SLICE_X54Y48         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_APB_Master/temp_wdata_reg_reg[20]/Q
                         net (fo=11, routed)          0.242     1.856    U_GPOA/U_APB_Intf/slv_reg0_reg[31]_0[20]
    SLICE_X55Y52         FDCE                                         r  U_GPOA/U_APB_Intf/slv_reg0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.835     1.963    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X55Y52         FDCE                                         r  U_GPOA/U_APB_Intf/slv_reg0_reg[20]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y52         FDCE (Hold_fdce_C_D)         0.046     1.765    U_GPOA/U_APB_Intf/slv_reg0_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.767%)  route 0.259ns (61.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.567     1.450    U_APB_Master/clk_IBUF_BUFG
    SLICE_X54Y48         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_APB_Master/temp_wdata_reg_reg[20]/Q
                         net (fo=11, routed)          0.259     1.873    U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[31]_0[20]
    SLICE_X56Y51         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.835     1.963    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[20]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y51         FDCE (Hold_fdce_C_D)         0.059     1.778    U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y39   U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y39   U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y39   U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y48   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X46Y50   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X46Y50   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[22]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X46Y51   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[23]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X46Y50   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[24]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y44   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y44   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y44   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y44   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y44   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y44   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y46   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y46   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y46   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y46   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y44   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y44   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y44   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y44   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y44   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y44   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y46   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y46   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y46   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y46   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK



