<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="zynq_design_processing_system7_0_0_synth_1" LaunchDir="D:/Lab/MLP/MLP.runs/zynq_design_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="zynq_design_axi_gpio_0_0_synth_1" LaunchDir="D:/Lab/MLP/MLP.runs/zynq_design_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="zynq_design_xbar_0_synth_1" LaunchDir="D:/Lab/MLP/MLP.runs/zynq_design_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="zynq_design_rst_ps7_0_100M_0_synth_1" LaunchDir="D:/Lab/MLP/MLP.runs/zynq_design_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="zynq_design_axi_fifo_mm_s_0_0_synth_1" LaunchDir="D:/Lab/MLP/MLP.runs/zynq_design_axi_fifo_mm_s_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="zynq_design_MLP_RTL_IP_0_0_synth_1" LaunchDir="D:/Lab/MLP/MLP.runs/zynq_design_MLP_RTL_IP_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="zynq_design_axi_timer_0_0_synth_1" LaunchDir="D:/Lab/MLP/MLP.runs/zynq_design_axi_timer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="zynq_design_axi_fifo_mm_s_1_0_synth_1" LaunchDir="D:/Lab/MLP/MLP.runs/zynq_design_axi_fifo_mm_s_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="zynq_design_MLP_RTL_IP_1_0_synth_1" LaunchDir="D:/Lab/MLP/MLP.runs/zynq_design_MLP_RTL_IP_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="zynq_design_MLP_RTL_IP_0_0_synth_1"/>
	</Run>
	<Run Id="zynq_design_auto_pc_0_synth_1" LaunchDir="D:/Lab/MLP/MLP.runs/zynq_design_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/Lab/MLP/MLP.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="zynq_design_processing_system7_0_0_synth_1"/>
		<Parent Id="zynq_design_axi_gpio_0_0_synth_1"/>
		<Parent Id="zynq_design_xbar_0_synth_1"/>
		<Parent Id="zynq_design_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="zynq_design_axi_fifo_mm_s_0_0_synth_1"/>
		<Parent Id="zynq_design_MLP_RTL_IP_0_0_synth_1"/>
		<Parent Id="zynq_design_axi_timer_0_0_synth_1"/>
		<Parent Id="zynq_design_axi_fifo_mm_s_1_0_synth_1"/>
		<Parent Id="zynq_design_MLP_RTL_IP_1_0_synth_1"/>
		<Parent Id="zynq_design_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/Lab/MLP/MLP.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="zynq_design_processing_system7_0_0_synth_1"/>
		<Parent Id="zynq_design_axi_gpio_0_0_synth_1"/>
		<Parent Id="zynq_design_xbar_0_synth_1"/>
		<Parent Id="zynq_design_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="zynq_design_axi_fifo_mm_s_0_0_synth_1"/>
		<Parent Id="zynq_design_MLP_RTL_IP_0_0_synth_1"/>
		<Parent Id="zynq_design_axi_timer_0_0_synth_1"/>
		<Parent Id="zynq_design_axi_fifo_mm_s_1_0_synth_1"/>
		<Parent Id="zynq_design_MLP_RTL_IP_1_0_synth_1"/>
		<Parent Id="zynq_design_auto_pc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

