Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21142253787343cba10d45d99fa298e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sync_upcounter_tb_behav xil_defaultlib.sync_upcounter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SOURCE [source_default]
Compiling architecture tb of entity xil_defaultlib.sync_upcounter_tb
Built simulation snapshot sync_upcounter_tb_behav
