<?xml version="1.0" encoding="UTF-8"?>
<efxpt:design_db name="soc" device_def="T120F324" location="/home/mnalim/Downloads/example_design/soc/ip/soc3/T120F324_devkit" version="2022.1.211" db_version="20221006" last_change_date="Tue Aug 16 11:55:27 2022" xmlns:efxpt="http://www.efinixinc.com/peri_design_db" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.efinixinc.com/peri_design_db peri_design_db.xsd ">
    <efxpt:device_info>
        <efxpt:iobank_info>
            <efxpt:iobank name="1A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1B_1C" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1D_1E_1F_1G" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2D" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2E" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2F" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="3A" iostd="1.2 V"/>
            <efxpt:iobank name="3B" iostd="1.2 V"/>
            <efxpt:iobank name="3D_TR_BR" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4E" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4F" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="BL" iostd="1.2 V"/>
            <efxpt:iobank name="TL" iostd="1.2 V"/>
        </efxpt:iobank_info>
        <efxpt:ctrl_info>
            <efxpt:ctrl name="cfg" ctrl_def="CONFIG_CTRL0" clock_name="" is_clk_invert="false" cbsel_bus_name="cfg_CBSEL" config_ctrl_name="cfg_CONFIG" ena_capture_name="cfg_ENA" error_status_name="cfg_ERROR" um_signal_status_name="cfg_USR_STATUS" is_remote_update_enable="false" is_user_mode_enable="false"/>
        </efxpt:ctrl_info>
    </efxpt:device_info>
    <efxpt:gpio_info device_def="T120F324">
        <efxpt:gpio name="io_asyncResetn" gpio_def="GPIOT_RXP29" mode="input" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="io_asyncResetn" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="memoryCheckerPass" gpio_def="GPIOT_RXP24" mode="output" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="memoryCheckerPass" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="my_ddr_pll_refclk" gpio_def="GPIOR_186" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="my_ddr_pll_refclk" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="my_pll_refclk" gpio_def="GPIOR_188" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="my_pll_refclk" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_gpio_0_io[0]" gpio_def="GPIOT_RXN29" mode="inout" bus_name="system_gpio_0_io" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_gpio_0_io_read[0]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="system_gpio_0_io_write[0]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
            <efxpt:output_enable_config name="system_gpio_0_io_writeEnable[0]" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_gpio_0_io[1]" gpio_def="GPIOT_RXN24" mode="inout" bus_name="system_gpio_0_io" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_gpio_0_io_read[1]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="system_gpio_0_io_write[1]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
            <efxpt:output_enable_config name="system_gpio_0_io_writeEnable[1]" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_gpio_0_io[2]" gpio_def="GPIOT_RXP27" mode="inout" bus_name="system_gpio_0_io" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_gpio_0_io_read[2]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="system_gpio_0_io_write[2]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
            <efxpt:output_enable_config name="system_gpio_0_io_writeEnable[2]" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_gpio_0_io[3]" gpio_def="GPIOT_RXN27" mode="inout" bus_name="system_gpio_0_io" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_gpio_0_io_read[3]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="system_gpio_0_io_write[3]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
            <efxpt:output_enable_config name="system_gpio_0_io_writeEnable[3]" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_i2c_0_io_scl" gpio_def="GPIOL_04" mode="inout" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_i2c_0_io_scl_read" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="system_i2c_0_io_scl_write" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
            <efxpt:output_enable_config name="system_i2c_0_io_scl_writeEnable" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_i2c_0_io_sda" gpio_def="GPIOL_05" mode="inout" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_i2c_0_io_sda_read" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="system_i2c_0_io_sda_write" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
            <efxpt:output_enable_config name="system_i2c_0_io_sda_writeEnable" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_spi_0_io_data_0" gpio_def="GPIOL_08" mode="inout" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_spi_0_io_data_0_read" name_ddio_lo="" conn_type="normal" is_register="true" clock_name="io_systemClk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="system_spi_0_io_data_0_write" name_ddio_lo="" register_option="register" clock_name="io_systemClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
            <efxpt:output_enable_config name="system_spi_0_io_data_0_writeEnable" is_register="true" clock_name="io_systemClk" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_spi_0_io_data_1" gpio_def="GPIOL_09" mode="inout" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_spi_0_io_data_1_read" name_ddio_lo="" conn_type="normal" is_register="true" clock_name="io_systemClk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="system_spi_0_io_data_1_write" name_ddio_lo="" register_option="register" clock_name="io_systemClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
            <efxpt:output_enable_config name="system_spi_0_io_data_1_writeEnable" is_register="true" clock_name="io_systemClk" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_spi_0_io_sclk_write" gpio_def="GPIOL_01" mode="output" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="system_spi_0_io_sclk_write" name_ddio_lo="" register_option="register" clock_name="io_systemClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_spi_0_io_ss" gpio_def="GPIOL_00" mode="output" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="system_spi_0_io_ss" name_ddio_lo="" register_option="register" clock_name="io_systemClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_spi_1_io_data_0" gpio_def="GPIOT_RXP21" mode="inout" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_spi_1_io_data_0_read" name_ddio_lo="" conn_type="normal" is_register="true" clock_name="io_systemClk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="system_spi_1_io_data_0_write" name_ddio_lo="" register_option="register" clock_name="io_systemClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
            <efxpt:output_enable_config name="system_spi_1_io_data_0_writeEnable" is_register="true" clock_name="io_systemClk" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_spi_1_io_data_1" gpio_def="GPIOT_RXP22" mode="inout" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_spi_1_io_data_1_read" name_ddio_lo="" conn_type="normal" is_register="true" clock_name="io_systemClk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="system_spi_1_io_data_1_write" name_ddio_lo="" register_option="register" clock_name="io_systemClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
            <efxpt:output_enable_config name="system_spi_1_io_data_1_writeEnable" is_register="true" clock_name="io_systemClk" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_spi_1_io_sclk_write" gpio_def="GPIOT_RXP23" mode="output" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="system_spi_1_io_sclk_write" name_ddio_lo="" register_option="register" clock_name="io_systemClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_spi_1_io_ss" gpio_def="GPIOT_RXP20" mode="output" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="system_spi_1_io_ss" name_ddio_lo="" register_option="register" clock_name="io_systemClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_uart_0_io_rxd" gpio_def="GPIOT_RXP07" mode="input" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_uart_0_io_rxd" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_uart_0_io_txd" gpio_def="GPIOT_RXN07" mode="output" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="system_uart_0_io_txd" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:global_unused_config state="input with weak pullup"/>
        <efxpt:bus name="system_gpio_0_io" mode="inout" msb="3" lsb="0"/>
    </efxpt:gpio_info>
    <efxpt:pll_info>
        <efxpt:pll name="my_ddr_pll" pll_def="PLL_BR0" ref_clock_name="" ref_clock_freq="50.0000" multiplier="32" pre_divider="1" post_divider="4" reset_name="memoryClk_rstn" locked_name="" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="my_ddr_pll_CLKOUT0" number="0" out_divider="1" adv_out_phase_shift="0"/>
            <efxpt:output_clock name="io_memoryClk" number="1" out_divider="4" adv_out_phase_shift="0"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="" feedback_mode="internal"/>
        </efxpt:pll>
        <efxpt:pll name="my_pll" pll_def="PLL_BR2" ref_clock_name="" ref_clock_freq="10.0000" multiplier="56" pre_divider="1" post_divider="1" reset_name="systemClk_rstn" locked_name="systemClk_locked" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="io_systemClk" number="0" out_divider="7" adv_out_phase_shift="0"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="" feedback_mode="internal"/>
        </efxpt:pll>
    </efxpt:pll_info>
    <efxpt:lvds_info/>
    <efxpt:mipi_info/>
    <efxpt:jtag_info>
        <efxpt:jtag name="jtag_inst1" jtag_def="JTAG_USER1">
            <efxpt:gen_pin>
                <efxpt:pin name="jtag_inst1_CAPTURE" type_name="CAPTURE" is_bus="false"/>
                <efxpt:pin name="" type_name="RESET" is_bus="false"/>
                <efxpt:pin name="" type_name="UPDATE" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_TDO" type_name="TDO" is_bus="false"/>
                <efxpt:pin name="" type_name="RUNTEST" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_TCK" type_name="TCK" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_SEL" type_name="SEL" is_bus="false"/>
                <efxpt:pin name="" type_name="TMS" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_SHIFT" type_name="SHIFT" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_TDI" type_name="TDI" is_bus="false"/>
                <efxpt:pin name="" type_name="DRCK" is_bus="false"/>
            </efxpt:gen_pin>
        </efxpt:jtag>
    </efxpt:jtag_info>
    <efxpt:ddr_info>
        <efxpt:ddr name="ddr_inst1" ddr_def="DDR_0" cs_preset_id="" cs_mem_type="LPDDR3" cs_ctrl_width="x16" cs_dram_width="x16" cs_dram_density="4G" cs_speedbin="1066" target0_enable="false" target1_enable="true" ctrl_type="ena_user_rst">
            <efxpt:gen_pin_target0>
                <efxpt:pin name="io_ddrA_w_payload_last" type_name="WLAST_0" is_bus="false"/>
                <efxpt:pin name="io_ddrA_arw_payload_len" type_name="ALEN_0" is_bus="true"/>
                <efxpt:pin name="io_ddrA_w_payload_strb" type_name="WSTRB_0" is_bus="true"/>
                <efxpt:pin name="io_ddrA_arw_payload_write" type_name="ATYPE_0" is_bus="false"/>
                <efxpt:pin name="io_ddrA_arw_ready" type_name="AREADY_0" is_bus="false"/>
                <efxpt:pin name="io_ddrA_r_valid" type_name="RVALID_0" is_bus="false"/>
                <efxpt:pin name="io_ddrA_b_payload_id" type_name="BID_0" is_bus="true"/>
                <efxpt:pin name="io_ddrA_b_valid" type_name="BVALID_0" is_bus="false"/>
                <efxpt:pin name="io_ddrA_arw_payload_addr" type_name="AADDR_0" is_bus="true"/>
                <efxpt:pin name="io_ddrA_w_ready" type_name="WREADY_0" is_bus="false"/>
                <efxpt:pin name="io_memoryClk" type_name="ACLK_0" is_bus="false" is_clk="true" is_clk_invert="false"/>
                <efxpt:pin name="io_ddrA_arw_payload_size" type_name="ASIZE_0" is_bus="true"/>
                <efxpt:pin name="io_ddrA_w_valid" type_name="WVALID_0" is_bus="false"/>
                <efxpt:pin name="io_ddrA_r_payload_resp" type_name="RRESP_0" is_bus="true"/>
                <efxpt:pin name="io_ddrA_arw_payload_lock" type_name="ALOCK_0" is_bus="true"/>
                <efxpt:pin name="io_ddrA_w_payload_data" type_name="WDATA_0" is_bus="true"/>
                <efxpt:pin name="io_ddrA_b_ready" type_name="BREADY_0" is_bus="false"/>
                <efxpt:pin name="io_ddrA_w_payload_id" type_name="WID_0" is_bus="true"/>
                <efxpt:pin name="io_ddrA_r_ready" type_name="RREADY_0" is_bus="false"/>
                <efxpt:pin name="io_ddrA_r_payload_data" type_name="RDATA_0" is_bus="true"/>
                <efxpt:pin name="io_ddrA_r_payload_last" type_name="RLAST_0" is_bus="false"/>
                <efxpt:pin name="io_ddrA_arw_payload_id" type_name="AID_0" is_bus="true"/>
                <efxpt:pin name="io_ddrA_r_payload_id" type_name="RID_0" is_bus="true"/>
                <efxpt:pin name="io_ddrA_arw_payload_burst" type_name="ABURST_0" is_bus="true"/>
                <efxpt:pin name="io_ddrA_arw_valid" type_name="AVALID_0" is_bus="false"/>
            </efxpt:gen_pin_target0>
            <efxpt:gen_pin_target1>
                <efxpt:pin name="io_ddrA_w_payload_last" type_name="WLAST_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_arw_payload_len" type_name="ALEN_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_w_payload_strb" type_name="WSTRB_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_arw_payload_write" type_name="ATYPE_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_arw_ready" type_name="AREADY_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_r_valid" type_name="RVALID_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_b_payload_id" type_name="BID_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_b_valid" type_name="BVALID_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_arw_payload_addr" type_name="AADDR_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_w_ready" type_name="WREADY_1" is_bus="false"/>
                <efxpt:pin name="io_memoryClk" type_name="ACLK_1" is_bus="false" is_clk="true" is_clk_invert="false"/>
                <efxpt:pin name="io_ddrA_arw_payload_size" type_name="ASIZE_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_w_valid" type_name="WVALID_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_r_payload_resp" type_name="RRESP_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_arw_payload_lock" type_name="ALOCK_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_w_payload_data" type_name="WDATA_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_b_ready" type_name="BREADY_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_w_payload_id" type_name="WID_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_r_ready" type_name="RREADY_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_r_payload_data" type_name="RDATA_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_r_payload_last" type_name="RLAST_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_arw_payload_id" type_name="AID_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_r_payload_id" type_name="RID_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_arw_payload_burst" type_name="ABURST_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_arw_valid" type_name="AVALID_1" is_bus="false"/>
            </efxpt:gen_pin_target1>
            <efxpt:gen_pin_config>
                <efxpt:pin name="" type_name="CFG_SDA_OEN" is_bus="false"/>
                <efxpt:pin name="" type_name="CFG_SCL_IN" is_bus="false"/>
                <efxpt:pin name="ddr_inst1_CFG_SEQ_START" type_name="CFG_SEQ_START" is_bus="false"/>
                <efxpt:pin name="ddr_inst1_CFG_RST_N" type_name="RSTN" is_bus="false"/>
                <efxpt:pin name="ddr_inst1_CFG_SEQ_RST" type_name="CFG_SEQ_RST" is_bus="false"/>
                <efxpt:pin name="" type_name="CFG_SDA_IN" is_bus="false"/>
            </efxpt:gen_pin_config>
            <efxpt:cs_fpga>
                <efxpt:param name="FPGA_OTERM" value="34" value_type="str"/>
                <efxpt:param name="FPGA_ITERM" value="120" value_type="str"/>
            </efxpt:cs_fpga>
            <efxpt:cs_memory>
                <efxpt:param name="MEM_OTERM" value="34.3" value_type="str"/>
                <efxpt:param name="RTT_NOM" value="Disable" value_type="str"/>
                <efxpt:param name="CL" value="RL=8/WL=4" value_type="str"/>
            </efxpt:cs_memory>
            <efxpt:cs_memory_timing>
                <efxpt:param name="tFAW" value="50.000" value_type="float"/>
                <efxpt:param name="tREFI" value="3.900" value_type="float"/>
                <efxpt:param name="tRAS" value="42.000" value_type="float"/>
                <efxpt:param name="tRP" value="18.000" value_type="float"/>
                <efxpt:param name="tRFC" value="350.000" value_type="float"/>
                <efxpt:param name="tRC" value="60.000" value_type="float"/>
                <efxpt:param name="tRRD" value="20.000" value_type="float"/>
                <efxpt:param name="tWTR" value="20.000" value_type="float"/>
                <efxpt:param name="tRCD" value="15.000" value_type="float"/>
                <efxpt:param name="tRTP" value="20.000" value_type="float"/>
            </efxpt:cs_memory_timing>
            <efxpt:cs_control>
                <efxpt:param name="AMAP" value="ROW-COL_HIGH-BANK-COL_LOW" value_type="str"/>
                <efxpt:param name="EN_AUTO_SELF_REF" value="No" value_type="str"/>
                <efxpt:param name="EN_AUTO_PWR_DN" value="Off" value_type="str"/>
            </efxpt:cs_control>
            <efxpt:cs_gate_delay>
                <efxpt:param name="GATE_F_DLY" value="91" value_type="int"/>
                <efxpt:param name="GATE_C_DLY" value="3" value_type="int"/>
                <efxpt:param name="EN_DLY_OVR" value="Yes" value_type="str"/>
            </efxpt:cs_gate_delay>
        </efxpt:ddr>
    </efxpt:ddr_info>
</efxpt:design_db>
