<profile>

<section name = "Vitis HLS Report for 'hdv_engine_Pipeline_VITIS_LOOP_929_8'" level="0">
<item name = "Date">Wed Jun 26 20:23:25 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">_hdc_hls_xilinx</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.275 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 5, 25.000 ns, 25.000 ns, 5, 5, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_929_8">3, 3, 1, 1, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 93, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 14, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 69, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_3_2_32_1_1_U39">mux_3_2_32_1_1, 0, 0, 0, 14, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_81_p2">+, 0, 0, 9, 2, 1</column>
<column name="ap_condition_148">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln929_fu_75_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="icmp_ln933_fu_103_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="i_fu_36">9, 2, 2, 4</column>
<column name="similarity_max_fu_40">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_36">2, 0, 2, 0</column>
<column name="similarity_max_fu_40">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, hdv_engine_Pipeline_VITIS_LOOP_929_8, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, hdv_engine_Pipeline_VITIS_LOOP_929_8, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hdv_engine_Pipeline_VITIS_LOOP_929_8, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hdv_engine_Pipeline_VITIS_LOOP_929_8, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hdv_engine_Pipeline_VITIS_LOOP_929_8, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hdv_engine_Pipeline_VITIS_LOOP_929_8, return value</column>
<column name="mux_case_0699_phi_reload">in, 32, ap_none, mux_case_0699_phi_reload, scalar</column>
<column name="mux_case_1700_phi_reload">in, 32, ap_none, mux_case_1700_phi_reload, scalar</column>
<column name="mux_case_2701_phi_reload">in, 32, ap_none, mux_case_2701_phi_reload, scalar</column>
<column name="p_pred_class_o">out, 2, ap_vld, p_pred_class_o, pointer</column>
<column name="p_pred_class_o_ap_vld">out, 1, ap_vld, p_pred_class_o, pointer</column>
</table>
</item>
</section>
</profile>
