#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Nov 28 00:04:03 2020
# Process ID: 13064
# Current directory: C:/Users/86134/Desktop/BeatGenerater
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28888 C:\Users\86134\Desktop\BeatGenerater\BeatGenerater.xpr
# Log file: C:/Users/86134/Desktop/BeatGenerater/vivado.log
# Journal file: C:/Users/86134/Desktop/BeatGenerater\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86134/Desktop/BeatGenerater/BeatGenerater.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/86134/Desktop/DFlip/DFlip.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_FlipD_0_0
design_1_FlipD_1_0

WARNING: [IP_Flow 19-2162] IP 'FlipD_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1036.266 ; gain = 0.000
update_compile_order -fileset sources_1
upgrade_ip -srcset FlipD_0 -vlnv xilinx.com:user:FlipD:1.0 [get_ips  FlipD_0] -log ip_upgrade.log
Upgrading 'FlipD_0'
INFO: [Project 1-386] Moving file 'C:/Users/86134/Desktop/BeatGenerater/BeatGenerater.srcs/sources_1/ip/FlipD_0/FlipD_0.xci' from fileset 'FlipD_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded FlipD_0 from FlipD_v1_0 1.0 to FlipD_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FlipD_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/86134/Desktop/BeatGenerater/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips FlipD_0] -no_script -sync -force -quiet
open_bd_design {C:/Users/86134/Desktop/BeatGenerater/BeatGenerater.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:user:FlipD:1.0 - FlipD_0
Adding component instance block -- xilinx.com:user:FlipD:1.0 - FlipD_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_3
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_4
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_5
WARNING: [BD 41-1731] Type mismatch between connected pins: /FlipD_0/q(undef) and /FlipD_1/clk(clk)
Successfully read diagram <design_1> from BD file <C:/Users/86134/Desktop/BeatGenerater/BeatGenerater.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_nets clk_1] [get_bd_cells FlipD_0]
delete_bd_objs [get_bd_nets util_vector_logic_3_Res] [get_bd_cells util_vector_logic_3]
delete_bd_objs [get_bd_nets util_vector_logic_2_Res] [get_bd_cells util_vector_logic_2]
delete_bd_objs [get_bd_cells util_vector_logic_1]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res] [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_nets FlipD_1_q] [get_bd_nets util_vector_logic_4_Res] [get_bd_cells util_vector_logic_4]
delete_bd_objs [get_bd_nets FlipD_0_q] [get_bd_nets Net] [get_bd_nets util_vector_logic_5_Res] [get_bd_cells util_vector_logic_5]
delete_bd_objs [get_bd_ports clk]
delete_bd_objs [get_bd_ports Res_4]
delete_bd_objs [get_bd_ports Res]
delete_bd_objs [get_bd_ports Res_1]
delete_bd_objs [get_bd_ports Res_2]
copy_bd_objs /  [get_bd_cells {FlipD_1}]
set_property location {1 176 4} [get_bd_cells FlipD_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
copy_bd_objs /  [get_bd_cells {util_vector_logic_0}]
copy_bd_objs /  [get_bd_cells {util_vector_logic_0}]
copy_bd_objs /  [get_bd_cells {util_vector_logic_0}]
copy_bd_objs /  [get_bd_cells {util_vector_logic_0}]
copy_bd_objs /  [get_bd_cells {util_vector_logic_0}]
set_property location {0.5 -362 -59} [get_bd_cells FlipD_2]
set_property location {1 -318 117} [get_bd_cells FlipD_1]
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_1]
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells util_vector_logic_2]
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells util_vector_logic_5]
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells util_vector_logic_3]
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells util_vector_logic_4]
set_property location {2.5 810 -276} [get_bd_cells util_vector_logic_2]
set_property location {3 770 -93} [get_bd_cells util_vector_logic_5]
set_property location {3 851 146} [get_bd_cells util_vector_logic_4]
set_property location {3 741 316} [get_bd_cells util_vector_logic_3]
set_property location {1.5 -93 136} [get_bd_cells util_vector_logic_1]
set_property location {2 -75 -53} [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins FlipD_2/q] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins FlipD_1/q] [get_bd_pins util_vector_logic_1/Op1]
set_property location {2.5 316 -196} [get_bd_cells util_vector_logic_2]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins util_vector_logic_2/Op1]
connect_bd_net [get_bd_pins util_vector_logic_1/Res] [get_bd_pins util_vector_logic_2/Op2]
startgroup
connect_bd_net [get_bd_pins FlipD_2/q] [get_bd_pins FlipD_2/clk]
WARNING: [BD 41-1731] Type mismatch between connected pins: /FlipD_2/q(undef) and /FlipD_2/clk(clk)
endgroup
delete_bd_objs [get_bd_nets FlipD_2_q]
connect_bd_net [get_bd_pins FlipD_2/q] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins FlipD_2/q] [get_bd_pins FlipD_1/clk]
WARNING: [BD 41-1731] Type mismatch between connected pins: /FlipD_2/q(undef) and /FlipD_1/clk(clk)
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins FlipD_2/data]
connect_bd_net [get_bd_pins util_vector_logic_1/Res] [get_bd_pins FlipD_1/data]
set_property location {3 317 -39} [get_bd_cells util_vector_logic_3]
connect_bd_net [get_bd_pins FlipD_2/q] [get_bd_pins util_vector_logic_3/Op1]
connect_bd_net [get_bd_pins FlipD_1/q] [get_bd_pins util_vector_logic_3/Op2]
set_property location {3 423 99} [get_bd_cells util_vector_logic_4]
connect_bd_net [get_bd_pins FlipD_1/q] [get_bd_pins util_vector_logic_4/Op2]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins util_vector_logic_4/Op1]
set_property location {3 434 239} [get_bd_cells util_vector_logic_5]
connect_bd_net [get_bd_pins util_vector_logic_1/Res] [get_bd_pins util_vector_logic_5/Op2]
connect_bd_net [get_bd_pins FlipD_2/q] [get_bd_pins util_vector_logic_5/Op1]
create_bd_port -dir O -type data Res
set_property location {563 -221} [get_bd_ports Res]
set_property location {554 -213} [get_bd_ports Res]
set_property location {714 -212} [get_bd_ports Res]
set_property location {528 -210} [get_bd_ports Res]
startgroup
connect_bd_net [get_bd_ports Res] [get_bd_pins util_vector_logic_2/Res]
endgroup
create_bd_port -dir O -type data Res_1
connect_bd_net [get_bd_ports Res_1] [get_bd_pins util_vector_logic_3/Res]
create_bd_port -dir O -type data Res_2
startgroup
connect_bd_net [get_bd_ports Res_2] [get_bd_pins util_vector_logic_4/Res]
endgroup
create_bd_port -dir O -type data Res_3
startgroup
connect_bd_net [get_bd_ports Res_3] [get_bd_pins util_vector_logic_5/Res]
endgroup
startgroup
create_bd_port -dir I clk
connect_bd_net [get_bd_pins /FlipD_2/clk] [get_bd_ports clk]
endgroup
save_bd_design
Wrote  : <C:\Users\86134\Desktop\BeatGenerater\BeatGenerater.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/86134/Desktop/BeatGenerater/BeatGenerater.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_nets util_vector_logic_2_Res]
delete_bd_objs [get_bd_ports Res]
create_bd_port -dir O -type data Res
startgroup
connect_bd_net [get_bd_ports Res] [get_bd_pins util_vector_logic_2/Res]
endgroup
delete_bd_objs [get_bd_nets util_vector_logic_3_Res]
delete_bd_objs [get_bd_ports Res_1]
create_bd_port -dir O -type data Res_1
connect_bd_net [get_bd_ports Res_1] [get_bd_pins util_vector_logic_3/Res]
save_bd_design
Wrote  : <C:\Users\86134\Desktop\BeatGenerater\BeatGenerater.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/86134/Desktop/BeatGenerater/BeatGenerater.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_nets util_vector_logic_5_Res]
delete_bd_objs [get_bd_ports Res_3]
create_bd_port -dir O -type data Res_3
connect_bd_net [get_bd_ports Res_3] [get_bd_pins util_vector_logic_5/Res]
save_bd_design
Wrote  : <C:\Users\86134\Desktop\BeatGenerater\BeatGenerater.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/86134/Desktop/BeatGenerater/BeatGenerater.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_nets util_vector_logic_4_Res]
delete_bd_objs [get_bd_ports Res_2]
create_bd_port -dir O -type data Res_2
startgroup
connect_bd_net [get_bd_ports Res_2] [get_bd_pins util_vector_logic_4/Res]
endgroup
save_bd_design
Wrote  : <C:\Users\86134\Desktop\BeatGenerater\BeatGenerater.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/86134/Desktop/BeatGenerater/BeatGenerater.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files C:/Users/86134/Desktop/BeatGenerater/BeatGenerater.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the block design 'design_1.bd' is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_FlipD_1_0

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
delete_bd_objs [get_bd_nets clk_1]
delete_bd_objs [get_bd_ports clk]
startgroup
create_bd_port -dir I -type clk -freq_hz 100000000 clk
connect_bd_net [get_bd_pins /FlipD_2/clk] [get_bd_ports clk]
endgroup
save_bd_design
Wrote  : <C:\Users\86134\Desktop\BeatGenerater\BeatGenerater.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/86134/Desktop/BeatGenerater/BeatGenerater.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 28 08:10:09 2020...
