#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55f716d00b90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55f716e34860 .scope module, "cga_vsync_debug_tb" "cga_vsync_debug_tb" 3 5;
 .timescale -12 -12;
v0x55f716ef4be0_0 .net "H_BLANK", 0 0, L_0x55f716f09130;  1 drivers
v0x55f716ef4d30_0 .net "V_BLANK", 0 0, L_0x55f716f091f0;  1 drivers
v0x55f716ef4df0_0 .var "clk_vga_cga", 0 0;
v0x55f716ef4ec0_0 .var "clock", 0 0;
v0x55f716ef4f60_0 .net "de_o_cga", 0 0, L_0x55f716e673e0;  1 drivers
v0x55f716ef5050_0 .net "hsync", 0 0, L_0x55f716f07870;  1 drivers
v0x55f716ef5140_0 .var "imem_m_addr", 18 0;
v0x55f716ef51e0_0 .var "imem_m_bytesel", 1 0;
v0x55f716ef5280_0 .var "imem_m_data_in", 15 0;
v0x55f716ef5320_0 .net "imem_m_data_out", 15 0, L_0x55f716f1b0b0;  1 drivers
v0x55f716ef53f0_0 .var "imem_m_wr_en", 0 0;
v0x55f716ef54c0_0 .net "mem_m_ack", 0 0, v0x55f716e6dff0_0;  1 drivers
v0x55f716ef5560_0 .var "memaccess", 0 0;
v0x55f716ef5600_0 .var "reset", 0 0;
o0x7ebb19d78ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f716ef56a0_0 .net "std_hsyncwidth", 0 0, o0x7ebb19d78ca8;  0 drivers
v0x55f716ef5790_0 .net "vga_b", 5 0, L_0x55f716ef5f70;  1 drivers
v0x55f716ef5880_0 .net "vga_g", 5 0, L_0x55f716ef5e80;  1 drivers
v0x55f716ef5a80_0 .net "vga_r", 5 0, L_0x55f716ef5de0;  1 drivers
v0x55f716ef5b70_0 .net "vsync", 0 0, L_0x55f716e432e0;  1 drivers
v0x55f716ef5c60_0 .var/i "vsync_count", 31 0;
v0x55f716ef5d20_0 .var "vsync_prev", 0 0;
E_0x55f716d03f70 .event anyedge, v0x55f716ecf440_0;
S_0x55f716e3b9f0 .scope module, "cgacard1" "cgacard" 3 38, 4 2 0, S_0x55f716e34860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clk_vga_cga";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "vga_hsync";
    .port_info 4 /OUTPUT 1 "vga_vsync";
    .port_info 5 /OUTPUT 6 "vga_r";
    .port_info 6 /OUTPUT 6 "vga_g";
    .port_info 7 /OUTPUT 6 "vga_b";
    .port_info 8 /OUTPUT 1 "H_BLANK";
    .port_info 9 /OUTPUT 1 "V_BLANK";
    .port_info 10 /OUTPUT 1 "de_o_cga";
    .port_info 11 /OUTPUT 1 "std_hsyncwidth";
    .port_info 12 /INPUT 1 "regaccess";
    .port_info 13 /INPUT 19 "data_m_addr";
    .port_info 14 /INPUT 16 "data_m_data_in";
    .port_info 15 /OUTPUT 16 "data_m_data_out";
    .port_info 16 /INPUT 2 "data_m_bytesel";
    .port_info 17 /INPUT 1 "data_m_wr_en";
    .port_info 18 /OUTPUT 1 "data_m_ack";
    .port_info 19 /INPUT 1 "memaccess";
    .port_info 20 /INPUT 19 "imem_m_addr";
    .port_info 21 /INPUT 16 "imem_m_data_in";
    .port_info 22 /OUTPUT 16 "imem_m_data_out";
    .port_info 23 /INPUT 2 "imem_m_bytesel";
    .port_info 24 /INPUT 1 "imem_m_wr_en";
    .port_info 25 /OUTPUT 1 "mem_m_ack";
L_0x55f716e65820 .functor BUFZ 1, v0x55f716eeab20_0, C4<0>, C4<0>, C4<0>;
L_0x55f716f1a4b0 .functor NOT 1, v0x55f716ef53f0_0, C4<0>, C4<0>, C4<0>;
L_0x55f716f1a520 .functor AND 1, v0x55f716ef5560_0, L_0x55f716f1a4b0, C4<1>, C4<1>;
L_0x55f716f1a590 .functor NOT 1, L_0x55f716f1a520, C4<0>, C4<0>, C4<0>;
L_0x55f716f1a6a0 .functor AND 1, v0x55f716ef5560_0, v0x55f716ef53f0_0, C4<1>, C4<1>;
L_0x55f716f1a710 .functor NOT 1, L_0x55f716f1a6a0, C4<0>, C4<0>, C4<0>;
o0x7ebb19d79ea8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7ebb19d72138 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f716f1a960 .functor AND 1, o0x7ebb19d79ea8, o0x7ebb19d72138, C4<1>, C4<1>;
v0x55f716ef1870_0 .net "CGA_CRTC_DOUT", 7 0, v0x55f716eeb090_0;  1 drivers
v0x55f716ef1950_0 .net "CGA_VRAM_ADDR", 18 0, L_0x55f716ef61b0;  1 drivers
v0x55f716ef19f0_0 .net "CGA_VRAM_DOUT", 7 0, v0x55f716eef770_0;  1 drivers
v0x55f716ef1a90_0 .net "CGA_VRAM_ENABLE", 0 0, L_0x55f716e6de90;  1 drivers
v0x55f716ef1b80_0 .net "H_BLANK", 0 0, L_0x55f716f09130;  alias, 1 drivers
v0x55f716ef1c70_0 .net "V_BLANK", 0 0, L_0x55f716f091f0;  alias, 1 drivers
v0x55f716ef1d60_0 .net *"_ivl_12", 0 0, L_0x55f716f1a6a0;  1 drivers
v0x55f716ef1e20_0 .net *"_ivl_25", 13 0, L_0x55f716f1aa20;  1 drivers
L_0x7ebb19d2aad0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f716ef1f00_0 .net *"_ivl_31", 2 0, L_0x7ebb19d2aad0;  1 drivers
L_0x7ebb19d2aba8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ef1fe0_0 .net/2u *"_ivl_41", 15 0, L_0x7ebb19d2aba8;  1 drivers
L_0x7ebb19d2abf0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ef20c0_0 .net/2u *"_ivl_45", 7 0, L_0x7ebb19d2abf0;  1 drivers
v0x55f716ef21a0_0 .net *"_ivl_47", 15 0, L_0x55f716f1afc0;  1 drivers
L_0x7ebb19d2ac38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ef2280_0 .net/2u *"_ivl_49", 15 0, L_0x7ebb19d2ac38;  1 drivers
v0x55f716ef2360_0 .net *"_ivl_6", 0 0, L_0x55f716f1a4b0;  1 drivers
v0x55f716ef2440_0 .net *"_ivl_8", 0 0, L_0x55f716f1a520;  1 drivers
v0x55f716ef2520_0 .net "clk_vga_cga", 0 0, v0x55f716ef4df0_0;  1 drivers
v0x55f716ef25c0_0 .net "clkdiv", 4 0, L_0x55f716f14be0;  1 drivers
v0x55f716ef2680_0 .net "clock", 0 0, v0x55f716ef4ec0_0;  1 drivers
v0x55f716ef2720_0 .net "data_m_ack", 0 0, L_0x55f716e65820;  1 drivers
v0x55f716ef27e0_0 .net "data_m_addr", 19 1, v0x55f716ef5140_0;  1 drivers
v0x55f716ef28c0_0 .net "data_m_bytesel", 1 0, v0x55f716ef51e0_0;  1 drivers
v0x55f716ef29a0_0 .net "data_m_data_in", 15 0, v0x55f716ef5280_0;  1 drivers
v0x55f716ef2a80_0 .net "data_m_data_out", 15 0, L_0x55f716f1b0b0;  alias, 1 drivers
v0x55f716ef2b60_0 .net "data_m_wr_en", 0 0, v0x55f716ef53f0_0;  1 drivers
v0x55f716ef2c20_0 .net "de_o_cga", 0 0, L_0x55f716e673e0;  alias, 1 drivers
v0x55f716ef2cc0_0 .net "grph_mode", 0 0, L_0x55f716f07e40;  1 drivers
v0x55f716ef2d60_0 .net "hres_mode", 0 0, L_0x55f716f07c90;  1 drivers
o0x7ebb19d79e48 .functor BUFZ 19, C4<zzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f716ef2e00_0 .net "imem_m_addr", 19 1, o0x7ebb19d79e48;  0 drivers
o0x7ebb19d72078 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55f716ef2ec0_0 .net "imem_m_bytesel", 1 0, o0x7ebb19d72078;  0 drivers
o0x7ebb19d720d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55f716ef2f80_0 .net "imem_m_data_in", 15 0, o0x7ebb19d720d8;  0 drivers
v0x55f716ef3020_0 .net "imem_m_data_out", 15 0, L_0x55f716f1ae30;  1 drivers
v0x55f716ef30e0_0 .net "imem_m_wr_en", 0 0, o0x7ebb19d79ea8;  0 drivers
v0x55f716ef31a0_0 .net "mem_addr", 16 0, L_0x55f716f1abb0;  1 drivers
v0x55f716ef3280_0 .net "mem_data_in", 7 0, v0x55f716eef680_0;  1 drivers
v0x55f716ef3340_0 .net "mem_data_out", 7 0, v0x55f716ecf100_0;  1 drivers
v0x55f716ef3450_0 .net "mem_en", 0 0, v0x55f716ecf1e0_0;  1 drivers
v0x55f716ef3540_0 .net "mem_m_ack", 0 0, v0x55f716e6dff0_0;  alias, 1 drivers
v0x55f716ef35e0_0 .net "mem_we", 0 0, v0x55f716ecf2a0_0;  1 drivers
v0x55f716ef36d0_0 .net "memaccess", 0 0, o0x7ebb19d72138;  0 drivers
v0x55f716ef3770_0 .net "regaccess", 0 0, v0x55f716ef5560_0;  1 drivers
v0x55f716ef3810_0 .net "regack", 0 0, v0x55f716eeab20_0;  1 drivers
v0x55f716ef38b0_0 .net "reset", 0 0, v0x55f716ef5600_0;  1 drivers
v0x55f716ef39a0_0 .net "std_hsyncwidth", 0 0, o0x7ebb19d78ca8;  alias, 0 drivers
v0x55f716ef3a40_0 .net "vga_b", 5 0, L_0x55f716ef5f70;  alias, 1 drivers
v0x55f716ef3ae0_0 .net "vga_g", 5 0, L_0x55f716ef5e80;  alias, 1 drivers
v0x55f716ef3b80_0 .net "vga_hsync", 0 0, L_0x55f716f07870;  alias, 1 drivers
v0x55f716ef3c20_0 .net "vga_r", 5 0, L_0x55f716ef5de0;  alias, 1 drivers
v0x55f716ef3cf0_0 .net "vga_vsync", 0 0, L_0x55f716e432e0;  alias, 1 drivers
v0x55f716ef3dc0_0 .net "video_cga", 3 0, v0x55f716ee25f0_0;  1 drivers
v0x55f716ef3e60_0 .net "vram_data_out", 15 0, v0x55f716e4e0a0_0;  1 drivers
L_0x55f716f1a410 .part v0x55f716ef5140_0, 0, 15;
L_0x55f716f1a7d0 .part v0x55f716ef5280_0, 0, 8;
L_0x55f716f1aa20 .part o0x7ebb19d79e48, 0, 14;
L_0x55f716f1aac0 .part L_0x55f716f1aa20, 0, 13;
L_0x55f716f1abb0 .concat [ 14 3 0 0], v0x55f716ecef40_0, L_0x7ebb19d2aad0;
L_0x55f716f1aca0 .part L_0x55f716f1abb0, 0, 14;
L_0x55f716f1ad90 .part L_0x55f716ef61b0, 0, 14;
L_0x55f716f1ae30 .functor MUXZ 16, L_0x7ebb19d2aba8, v0x55f716e4e0a0_0, o0x7ebb19d72138, C4<>;
L_0x55f716f1afc0 .concat [ 8 8 0 0], v0x55f716eeb090_0, L_0x7ebb19d2abf0;
L_0x55f716f1b0b0 .functor MUXZ 16, L_0x7ebb19d2ac38, L_0x55f716f1afc0, v0x55f716ef5560_0, C4<>;
S_0x55f716e3cf40 .scope module, "Converter" "busConverter" 4 133, 5 1 0, S_0x55f716e3b9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "outstate";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 16 "data_in";
    .port_info 6 /OUTPUT 16 "data_out";
    .port_info 7 /INPUT 13 "addr";
    .port_info 8 /INPUT 2 "bytesel";
    .port_info 9 /OUTPUT 14 "mem_addr";
    .port_info 10 /INPUT 8 "mem_data_in";
    .port_info 11 /OUTPUT 8 "mem_data_out";
    .port_info 12 /OUTPUT 1 "mem_we";
    .port_info 13 /OUTPUT 1 "mem_en";
    .port_info 14 /OUTPUT 1 "bus_ack";
P_0x55f716db9fb0 .param/l "AW" 0 5 2, +C4<00000000000000000000000000001110>;
P_0x55f716db9ff0 .param/l "COMPLETE" 1 5 31, C4<0111>;
P_0x55f716dba030 .param/l "IDLE" 1 5 24, C4<0000>;
P_0x55f716dba070 .param/l "PROCESS_HIGH_BYTE" 1 5 26, C4<0010>;
P_0x55f716dba0b0 .param/l "PROCESS_HIGH_BYTEW" 1 5 29, C4<0101>;
P_0x55f716dba0f0 .param/l "PROCESS_HIGH_BYTEW1" 1 5 27, C4<0011>;
P_0x55f716dba130 .param/l "PROCESS_HIGH_BYTE_WAIT" 1 5 32, C4<1000>;
P_0x55f716dba170 .param/l "PROCESS_LOW_BYTE" 1 5 25, C4<0001>;
P_0x55f716dba1b0 .param/l "PROCESS_LOW_BYTEW" 1 5 28, C4<0100>;
P_0x55f716dba1f0 .param/l "PROCESS_LOW_BYTE_WAIT" 1 5 30, C4<0110>;
P_0x55f716dba230 .param/l "WAIT_1" 1 5 33, C4<1001>;
P_0x55f716dba270 .param/l "WAIT_2" 1 5 34, C4<1010>;
P_0x55f716dba2b0 .param/l "WAIT_3" 1 5 35, C4<1100>;
P_0x55f716dba2f0 .param/l "WAIT_4" 1 5 36, C4<1101>;
P_0x55f716dba330 .param/l "WAIT_5" 1 5 37, C4<1110>;
P_0x55f716dba370 .param/l "WAIT_6" 1 5 38, C4<1111>;
v0x55f716e6d880_0 .net "addr", 12 0, L_0x55f716f1aac0;  1 drivers
v0x55f716e6dff0_0 .var "bus_ack", 0 0;
v0x55f716e56730_0 .net "bytesel", 1 0, o0x7ebb19d72078;  alias, 0 drivers
v0x55f716e537c0_0 .net "clk", 0 0, v0x55f716ef4ec0_0;  alias, 1 drivers
v0x55f716e50130_0 .net "data_in", 15 0, o0x7ebb19d720d8;  alias, 0 drivers
v0x55f716e4e0a0_0 .var "data_out", 15 0;
v0x55f716e4aad0_0 .net "en", 0 0, o0x7ebb19d72138;  alias, 0 drivers
v0x55f716ecef40_0 .var "mem_addr", 13 0;
v0x55f716ecf020_0 .net "mem_data_in", 7 0, v0x55f716eef680_0;  alias, 1 drivers
v0x55f716ecf100_0 .var "mem_data_out", 7 0;
v0x55f716ecf1e0_0 .var "mem_en", 0 0;
v0x55f716ecf2a0_0 .var "mem_we", 0 0;
v0x55f716ecf360_0 .var "outstate", 3 0;
v0x55f716ecf440_0 .net "rst", 0 0, v0x55f716ef5600_0;  alias, 1 drivers
v0x55f716ecf500_0 .var "state", 3 0;
v0x55f716ecf5e0_0 .net "we", 0 0, L_0x55f716f1a960;  1 drivers
E_0x55f716d2ab30 .event posedge, v0x55f716ecf440_0, v0x55f716e537c0_0;
S_0x55f716e34540 .scope module, "cga1" "cga" 4 80, 6 10 0, S_0x55f716e3b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 5 "clkdiv";
    .port_info 3 /INPUT 15 "bus_a";
    .port_info 4 /INPUT 1 "bus_ior_l";
    .port_info 5 /INPUT 1 "bus_iow_l";
    .port_info 6 /INPUT 8 "bus_d";
    .port_info 7 /OUTPUT 8 "bus_out";
    .port_info 8 /OUTPUT 1 "bus_dir";
    .port_info 9 /OUTPUT 1 "ack_signal";
    .port_info 10 /OUTPUT 1 "ram_we_l";
    .port_info 11 /OUTPUT 19 "ram_a";
    .port_info 12 /INPUT 8 "ram_d";
    .port_info 13 /OUTPUT 1 "hsync";
    .port_info 14 /OUTPUT 1 "hblank";
    .port_info 15 /OUTPUT 1 "dbl_hsync";
    .port_info 16 /OUTPUT 1 "vsync";
    .port_info 17 /OUTPUT 1 "vblank";
    .port_info 18 /OUTPUT 1 "vblank_border";
    .port_info 19 /OUTPUT 1 "std_hsyncwidth";
    .port_info 20 /OUTPUT 1 "de_o";
    .port_info 21 /OUTPUT 4 "video";
    .port_info 22 /OUTPUT 4 "dbl_video";
    .port_info 23 /OUTPUT 7 "comp_video";
    .port_info 24 /INPUT 1 "thin_font";
    .port_info 25 /INPUT 1 "tandy_video";
    .port_info 26 /OUTPUT 1 "grph_mode";
    .port_info 27 /OUTPUT 1 "hres_mode";
    .port_info 28 /OUTPUT 1 "tandy_color_16";
    .port_info 29 /INPUT 1 "cga_hw";
P_0x55f716ebff50 .param/l "BLINK_MAX" 0 6 60, C4<010010001101001101110111>;
P_0x55f716ebff90 .param/l "IO_BASE_ADDR" 0 6 66, C4<0000001111010000>;
P_0x55f716ebffd0 .param/l "MDA_70HZ" 0 6 59, +C4<00000000000000000000000000000000>;
P_0x55f716ec0010 .param/l "NO_DISPLAY_DISABLE" 0 6 64, +C4<00000000000000000000000000000001>;
P_0x55f716ec0050 .param/l "USE_BUS_WAIT" 0 6 63, +C4<00000000000000000000000000000000>;
L_0x55f716e673e0 .functor BUFZ 1, L_0x55f716f09040, C4<0>, C4<0>, C4<0>;
L_0x55f716e6d720 .functor BUFZ 8, v0x55f716eef770_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55f716e6de90 .functor BUFZ 1, L_0x55f716f11860, C4<0>, C4<0>, C4<0>;
L_0x55f716e432e0 .functor NOT 1, v0x55f716ed25c0_0, C4<0>, C4<0>, C4<0>;
L_0x7ebb19d2aa88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55f716dda030 .functor AND 1, L_0x55f716f06550, L_0x7ebb19d2aa88, C4<1>, C4<1>;
L_0x55f716f069d0 .functor AND 1, L_0x55f716f06850, L_0x7ebb19d2aa88, C4<1>, C4<1>;
L_0x55f716f06da0 .functor AND 1, L_0x55f716f06c10, L_0x7ebb19d2aa88, C4<1>, C4<1>;
L_0x55f716f07170 .functor AND 1, L_0x55f716f07020, L_0x7ebb19d2aa88, C4<1>, C4<1>;
L_0x55f716f07510 .functor AND 1, L_0x55f716f07360, L_0x7ebb19d2aa88, C4<1>, C4<1>;
L_0x55f716f075d0 .functor OR 1, L_0x55f716dda030, L_0x55f716f069d0, C4<0>, C4<0>;
L_0x55f716f07740 .functor NOT 1, L_0x55f716f1a590, C4<0>, C4<0>, C4<0>;
L_0x55f716f077b0 .functor AND 1, L_0x55f716f075d0, L_0x55f716f07740, C4<1>, C4<1>;
L_0x55f716f079a0 .functor NOT 1, L_0x55f716f09040, C4<0>, C4<0>, C4<0>;
o0x7ebb19d78d98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f716f074a0 .functor BUFZ 1, o0x7ebb19d78d98, C4<0>, C4<0>, C4<0>;
L_0x55f716f07870 .functor BUFZ 1, v0x55f716ed1120_0, C4<0>, C4<0>, C4<0>;
L_0x55f716f0f860 .functor NOT 1, v0x55f716ef5600_0, C4<0>, C4<0>, C4<0>;
L_0x55f716f0f960 .functor NOT 1, L_0x55f716dda030, C4<0>, C4<0>, C4<0>;
L_0x55f716f156e0 .functor AND 1, L_0x55f716f074a0, L_0x55f716f07e40, C4<1>, C4<1>;
L_0x55f716f15750 .functor AND 1, L_0x55f716f156e0, L_0x55f716f07c90, C4<1>, C4<1>;
v0x55f716ee9020_0 .net *"_ivl_111", 0 0, L_0x55f716f0fc30;  1 drivers
v0x55f716ee9120_0 .net *"_ivl_113", 0 0, L_0x55f716f0fd00;  1 drivers
v0x55f716ee9200_0 .net *"_ivl_117", 0 0, L_0x55f716f0ffe0;  1 drivers
L_0x7ebb19d29a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f716ee92f0_0 .net/2u *"_ivl_118", 0 0, L_0x7ebb19d29a38;  1 drivers
v0x55f716ee93d0_0 .net *"_ivl_122", 0 0, L_0x55f716f156e0;  1 drivers
v0x55f716ee9500_0 .net *"_ivl_15", 11 0, L_0x55f716ef64a0;  1 drivers
L_0x7ebb19d290a8 .functor BUFT 1, C4<000001111010>, C4<0>, C4<0>, C4<0>;
v0x55f716ee95e0_0 .net/2u *"_ivl_16", 11 0, L_0x7ebb19d290a8;  1 drivers
v0x55f716ee96c0_0 .net *"_ivl_18", 0 0, L_0x55f716f06550;  1 drivers
L_0x7ebb19d29060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee9780_0 .net/2u *"_ivl_2", 3 0, L_0x7ebb19d29060;  1 drivers
v0x55f716ee9860_0 .net *"_ivl_22", 19 0, L_0x55f716f066c0;  1 drivers
L_0x7ebb19d290f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee9940_0 .net *"_ivl_25", 4 0, L_0x7ebb19d290f0;  1 drivers
L_0x7ebb19d29138 .functor BUFT 1, C4<00000000001111011010>, C4<0>, C4<0>, C4<0>;
v0x55f716ee9a20_0 .net/2u *"_ivl_26", 19 0, L_0x7ebb19d29138;  1 drivers
v0x55f716ee9b00_0 .net *"_ivl_28", 0 0, L_0x55f716f06850;  1 drivers
v0x55f716ee9bc0_0 .net *"_ivl_32", 19 0, L_0x55f716f06b20;  1 drivers
L_0x7ebb19d29180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee9ca0_0 .net *"_ivl_35", 4 0, L_0x7ebb19d29180;  1 drivers
L_0x7ebb19d291c8 .functor BUFT 1, C4<00000000001111011110>, C4<0>, C4<0>, C4<0>;
v0x55f716ee9d80_0 .net/2u *"_ivl_36", 19 0, L_0x7ebb19d291c8;  1 drivers
v0x55f716ee9e60_0 .net *"_ivl_38", 0 0, L_0x55f716f06c10;  1 drivers
v0x55f716ee9f20_0 .net *"_ivl_42", 15 0, L_0x55f716f06e60;  1 drivers
L_0x7ebb19d29210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f716eea000_0 .net *"_ivl_45", 0 0, L_0x7ebb19d29210;  1 drivers
L_0x7ebb19d29258 .functor BUFT 1, C4<0000001111011000>, C4<0>, C4<0>, C4<0>;
v0x55f716eea0e0_0 .net/2u *"_ivl_46", 15 0, L_0x7ebb19d29258;  1 drivers
v0x55f716eea1c0_0 .net *"_ivl_48", 0 0, L_0x55f716f07020;  1 drivers
v0x55f716eea280_0 .net *"_ivl_5", 11 0, L_0x55f716ef60c0;  1 drivers
v0x55f716eea360_0 .net *"_ivl_52", 19 0, L_0x55f716f072c0;  1 drivers
L_0x7ebb19d292a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55f716eea440_0 .net *"_ivl_55", 4 0, L_0x7ebb19d292a0;  1 drivers
L_0x7ebb19d292e8 .functor BUFT 1, C4<00000000001111011001>, C4<0>, C4<0>, C4<0>;
v0x55f716eea520_0 .net/2u *"_ivl_56", 19 0, L_0x7ebb19d292e8;  1 drivers
v0x55f716eea600_0 .net *"_ivl_58", 0 0, L_0x55f716f07360;  1 drivers
v0x55f716eea6c0_0 .net *"_ivl_62", 0 0, L_0x55f716f075d0;  1 drivers
v0x55f716eea7a0_0 .net *"_ivl_64", 0 0, L_0x55f716f07740;  1 drivers
L_0x7ebb19d29330 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55f716eea880_0 .net/2u *"_ivl_70", 3 0, L_0x7ebb19d29330;  1 drivers
L_0x7ebb19d29378 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55f716eea960_0 .net/2u *"_ivl_72", 1 0, L_0x7ebb19d29378;  1 drivers
v0x55f716eeaa40_0 .net *"_ivl_74", 0 0, L_0x55f716f079a0;  1 drivers
v0x55f716eeab20_0 .var "ack_signal", 0 0;
v0x55f716eeabe0_0 .var "blink", 0 0;
v0x55f716eeac80_0 .var "blink_counter", 23 0;
v0x55f716eead60_0 .net "blink_enabled", 0 0, L_0x55f716f081d0;  1 drivers
v0x55f716eeae50_0 .net "bus_a", 14 0, L_0x55f716f1a410;  1 drivers
v0x55f716eeaf30_0 .net "bus_d", 7 0, L_0x55f716f1a7d0;  1 drivers
v0x55f716eeaff0_0 .net "bus_dir", 0 0, L_0x55f716f077b0;  1 drivers
v0x55f716eeb090_0 .var "bus_int_out", 7 0;
v0x55f716eeb170_0 .net "bus_ior_l", 0 0, L_0x55f716f1a590;  1 drivers
v0x55f716eeb230_0 .var "bus_ior_synced_l", 0 0;
v0x55f716eeb2f0_0 .net "bus_iow_l", 0 0, L_0x55f716f1a710;  1 drivers
v0x55f716eeb3b0_0 .var "bus_iow_synced_l", 0 0;
v0x55f716eeb450_0 .net "bus_out", 7 0, v0x55f716eeb090_0;  alias, 1 drivers
v0x55f716eeb510_0 .net "bus_out_crtc", 7 0, v0x55f716ed0ec0_0;  1 drivers
v0x55f716eeb5d0_0 .net "bw_mode", 0 0, L_0x55f716f07f70;  1 drivers
v0x55f716eeb6c0_0 .var "cga_color_reg", 7 0;
v0x55f716eeb7b0_0 .var "cga_control_reg", 7 0;
v0x55f716eeb890_0 .net "cga_hw", 0 0, L_0x7ebb19d2aa88;  1 drivers
v0x55f716eeb950_0 .net "cga_status_reg", 7 0, L_0x55f716f07b20;  1 drivers
v0x55f716eeba30_0 .net "charrom_read", 0 0, L_0x55f716f13b30;  1 drivers
v0x55f716eebb20_0 .net "clk", 0 0, v0x55f716ef4df0_0;  alias, 1 drivers
v0x55f716eebbc0_0 .net "clkdiv", 4 0, L_0x55f716f14be0;  alias, 1 drivers
v0x55f716eebc80_0 .net "colorsel_cs", 0 0, L_0x55f716f07510;  1 drivers
o0x7ebb19d78a38 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x55f716eebd40_0 .net "comp_video", 6 0, o0x7ebb19d78a38;  0 drivers
v0x55f716eebe20_0 .net "control_cs", 0 0, L_0x55f716f07170;  1 drivers
v0x55f716eebee0_0 .net "crtc_addr", 13 0, v0x55f716ed9360_0;  1 drivers
v0x55f716eebfa0_0 .net "crtc_clk", 0 0, L_0x55f716f14b20;  1 drivers
v0x55f716eec090_0 .net "crtc_cs", 0 0, L_0x55f716dda030;  1 drivers
v0x55f716eec130_0 .net "cursor", 0 0, L_0x55f716f0f7a0;  1 drivers
o0x7ebb19d78ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f716eec220_0 .net "dbl_hsync", 0 0, o0x7ebb19d78ac8;  0 drivers
o0x7ebb19d78af8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55f716eec2e0_0 .net "dbl_video", 3 0, o0x7ebb19d78af8;  0 drivers
v0x55f716eec3c0_0 .net "de_o", 0 0, L_0x55f716e673e0;  alias, 1 drivers
v0x55f716eec480_0 .net "disp_pipeline", 0 0, L_0x55f716f149a0;  1 drivers
v0x55f716eec570_0 .net "display_enable", 0 0, L_0x55f716f09040;  1 drivers
v0x55f716eeca70_0 .net "grph_mode", 0 0, L_0x55f716f07e40;  alias, 1 drivers
v0x55f716eecb60_0 .net "hblank", 0 0, L_0x55f716f09130;  alias, 1 drivers
v0x55f716eecc00_0 .net "hclk", 0 0, L_0x55f716f10660;  1 drivers
v0x55f716eecca0_0 .net "hres_mode", 0 0, L_0x55f716f07c90;  alias, 1 drivers
v0x55f716eecd90_0 .net "hsync", 0 0, L_0x55f716f07870;  alias, 1 drivers
v0x55f716eece30_0 .net "hsync_int", 0 0, v0x55f716ed1120_0;  1 drivers
v0x55f716eeced0_0 .net "isa_op_enable", 0 0, L_0x55f716f15580;  1 drivers
v0x55f716eecf70_0 .net "lclk", 0 0, L_0x55f716f102f0;  1 drivers
v0x55f716eed010_0 .net "line_reset", 0 0, L_0x55f716f09320;  1 drivers
v0x55f716eed0b0_0 .net "mode_640", 0 0, L_0x55f716f080a0;  1 drivers
v0x55f716eed1a0_0 .net "pixel_addr13", 0 0, L_0x55f716f0fea0;  1 drivers
v0x55f716eed240_0 .net "pixel_addr14", 0 0, L_0x55f716f10160;  1 drivers
v0x55f716eed2e0_0 .net "ram_1_d", 7 0, L_0x55f716e6d720;  1 drivers
v0x55f716eed380_0 .net "ram_a", 18 0, L_0x55f716ef61b0;  alias, 1 drivers
v0x55f716eed420_0 .net "ram_d", 7 0, v0x55f716eef770_0;  alias, 1 drivers
v0x55f716eed500_0 .net "ram_we_l", 0 0, L_0x55f716e6de90;  alias, 1 drivers
v0x55f716eed5c0_0 .net "reset", 0 0, v0x55f716ef5600_0;  alias, 1 drivers
v0x55f716eed660_0 .net "row_addr", 4 0, L_0x55f716f08da0;  1 drivers
v0x55f716eed700_0 .net "status_cs", 0 0, L_0x55f716f069d0;  1 drivers
v0x55f716eed7c0_0 .net "std_hsyncwidth", 0 0, o0x7ebb19d78ca8;  alias, 0 drivers
v0x55f716eed880_0 .net "tandy_16_mode", 0 0, L_0x55f716f074a0;  1 drivers
v0x55f716eed920_0 .net "tandy_border_en", 0 0, L_0x55f716f08310;  1 drivers
v0x55f716eed9c0_0 .var "tandy_bordercol", 3 0;
v0x55f716eedad0_0 .net "tandy_color_16", 0 0, L_0x55f716f08270;  1 drivers
v0x55f716eedb70_0 .net "tandy_color_4", 0 0, L_0x55f716f083b0;  1 drivers
v0x55f716eedc60_0 .var "tandy_color_reg", 7 0;
v0x55f716eedd40_0 .var "tandy_modesel", 4 0;
v0x55f716eede20_0 .var "tandy_newcolor", 3 0;
v0x55f716eedee0_0 .net "tandy_newcolorsel_cs", 0 0, L_0x55f716f06da0;  1 drivers
v0x55f716eedf80_0 .var "tandy_palette_set", 0 0;
v0x55f716eee020_0 .net "tandy_video", 0 0, o0x7ebb19d78d98;  0 drivers
L_0x7ebb19d2aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f716eee0c0_0 .net "thin_font", 0 0, L_0x7ebb19d2aa40;  1 drivers
v0x55f716eee160_0 .net "vblank", 0 0, L_0x55f716f091f0;  alias, 1 drivers
o0x7ebb19d78dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f716eee200_0 .net "vblank_border", 0 0, o0x7ebb19d78dc8;  0 drivers
v0x55f716eee2a0_0 .net "video", 3 0, v0x55f716ee25f0_0;  alias, 1 drivers
L_0x7ebb19d293c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f716eee370_0 .net "video_enabled", 0 0, L_0x7ebb19d293c0;  1 drivers
v0x55f716eee440_0 .net "vram_read", 0 0, L_0x55f716f11860;  1 drivers
v0x55f716eee510_0 .net "vram_read_a0", 0 0, L_0x55f716f11be0;  1 drivers
v0x55f716eee5e0_0 .net "vram_read_att", 0 0, L_0x55f716f12ec0;  1 drivers
v0x55f716eee6d0_0 .net "vram_read_char", 0 0, L_0x55f716f12390;  1 drivers
v0x55f716eee7c0_0 .net "vsync", 0 0, L_0x55f716e432e0;  alias, 1 drivers
v0x55f716eee860_0 .net "vsync_l", 0 0, v0x55f716ed25c0_0;  1 drivers
E_0x55f716d2acb0/0 .event anyedge, v0x55f716eed700_0, v0x55f716eeb170_0, v0x55f716eeb950_0, v0x55f716eec090_0;
E_0x55f716d2acb0/1 .event anyedge, v0x55f716eeae50_0, v0x55f716ed0ec0_0;
E_0x55f716d2acb0 .event/or E_0x55f716d2acb0/0, E_0x55f716d2acb0/1;
L_0x55f716ef60c0 .part v0x55f716ed9360_0, 0, 12;
LS_0x55f716ef61b0_0_0 .concat [ 1 12 1 1], L_0x55f716f11be0, L_0x55f716ef60c0, L_0x55f716f0fea0, L_0x55f716f10160;
LS_0x55f716ef61b0_0_4 .concat [ 4 0 0 0], L_0x7ebb19d29060;
L_0x55f716ef61b0 .concat [ 15 4 0 0], LS_0x55f716ef61b0_0_0, LS_0x55f716ef61b0_0_4;
L_0x55f716ef64a0 .part L_0x55f716f1a410, 3, 12;
L_0x55f716f06550 .cmp/eq 12, L_0x55f716ef64a0, L_0x7ebb19d290a8;
L_0x55f716f066c0 .concat [ 15 5 0 0], L_0x55f716f1a410, L_0x7ebb19d290f0;
L_0x55f716f06850 .cmp/eq 20, L_0x55f716f066c0, L_0x7ebb19d29138;
L_0x55f716f06b20 .concat [ 15 5 0 0], L_0x55f716f1a410, L_0x7ebb19d29180;
L_0x55f716f06c10 .cmp/eq 20, L_0x55f716f06b20, L_0x7ebb19d291c8;
L_0x55f716f06e60 .concat [ 15 1 0 0], L_0x55f716f1a410, L_0x7ebb19d29210;
L_0x55f716f07020 .cmp/eq 16, L_0x55f716f06e60, L_0x7ebb19d29258;
L_0x55f716f072c0 .concat [ 15 5 0 0], L_0x55f716f1a410, L_0x7ebb19d292a0;
L_0x55f716f07360 .cmp/eq 20, L_0x55f716f072c0, L_0x7ebb19d292e8;
L_0x55f716f07b20 .concat [ 1 2 1 4], L_0x55f716f079a0, L_0x7ebb19d29378, v0x55f716ed25c0_0, L_0x7ebb19d29330;
L_0x55f716f07c90 .part v0x55f716eeb7b0_0, 0, 1;
L_0x55f716f07e40 .part v0x55f716eeb7b0_0, 1, 1;
L_0x55f716f07f70 .part v0x55f716eeb7b0_0, 2, 1;
L_0x55f716f080a0 .part v0x55f716eeb7b0_0, 4, 1;
L_0x55f716f081d0 .part v0x55f716eeb7b0_0, 5, 1;
L_0x55f716f08310 .part v0x55f716eedd40_0, 2, 1;
L_0x55f716f083b0 .part v0x55f716eedd40_0, 3, 1;
L_0x55f716f08270 .part v0x55f716eedd40_0, 4, 1;
L_0x55f716f0faa0 .part L_0x55f716f1a410, 0, 1;
L_0x55f716f0fc30 .part L_0x55f716f08da0, 0, 1;
L_0x55f716f0fd00 .part v0x55f716ed9360_0, 12, 1;
L_0x55f716f0fea0 .functor MUXZ 1, L_0x55f716f0fd00, L_0x55f716f0fc30, L_0x55f716f07e40, C4<>;
L_0x55f716f0ffe0 .part L_0x55f716f08da0, 1, 1;
L_0x55f716f10160 .functor MUXZ 1, L_0x7ebb19d29a38, L_0x55f716f0ffe0, L_0x55f716f07e40, C4<>;
L_0x55f716f1a280 .part v0x55f716eedc60_0, 0, 4;
S_0x55f716e3ed60 .scope module, "crtc" "UM6845R" 6 289, 7 20 0, S_0x55f716e34540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "CLKEN";
    .port_info 2 /INPUT 1 "nCLKEN";
    .port_info 3 /INPUT 1 "nRESET";
    .port_info 4 /INPUT 1 "CRTC_TYPE";
    .port_info 5 /INPUT 1 "ENABLE";
    .port_info 6 /INPUT 1 "nCS";
    .port_info 7 /INPUT 1 "R_nW";
    .port_info 8 /INPUT 1 "RS";
    .port_info 9 /INPUT 8 "DI";
    .port_info 10 /OUTPUT 8 "DO";
    .port_info 11 /OUTPUT 1 "hblank";
    .port_info 12 /OUTPUT 1 "vblank";
    .port_info 13 /OUTPUT 1 "line_reset";
    .port_info 14 /OUTPUT 1 "VSYNC";
    .port_info 15 /OUTPUT 1 "HSYNC";
    .port_info 16 /OUTPUT 1 "DE";
    .port_info 17 /OUTPUT 1 "FIELD";
    .port_info 18 /OUTPUT 1 "CURSOR";
    .port_info 19 /OUTPUT 14 "MA";
    .port_info 20 /OUTPUT 5 "RA";
P_0x55f716ecfe00 .param/l "C_END" 0 7 59, C4<00111>;
P_0x55f716ecfe40 .param/l "C_START" 0 7 58, C4<0000110>;
P_0x55f716ecfe80 .param/l "H_DISP" 0 7 50, C4<01010000>;
P_0x55f716ecfec0 .param/l "H_SYNCPOS" 0 7 51, C4<01011010>;
P_0x55f716ecff00 .param/l "H_SYNCWIDTH" 0 7 52, C4<1010>;
P_0x55f716ecff40 .param/l "H_TOTAL" 0 7 49, C4<01110001>;
P_0x55f716ecff80 .param/l "V_DISP" 0 7 55, C4<0011001>;
P_0x55f716ecffc0 .param/l "V_MAXSCAN" 0 7 57, C4<00111>;
P_0x55f716ed0000 .param/l "V_SYNCPOS" 0 7 56, C4<0011100>;
P_0x55f716ed0040 .param/l "V_TOTAL" 0 7 53, C4<0011111>;
P_0x55f716ed0080 .param/l "V_TOTALADJ" 0 7 54, C4<00110>;
L_0x55f716f08620 .functor NOT 1, v0x55f716ed7530_0, C4<0>, C4<0>, C4<0>;
L_0x55f716f08760 .functor AND 1, L_0x55f716f08620, L_0x55f716f08690, C4<1>, C4<1>;
L_0x55f716f08c60 .functor AND 5, L_0x55f716f088c0, L_0x55f716f08af0, C4<11111>, C4<11111>;
L_0x55f716f08da0 .functor OR 5, v0x55f716ed89c0_0, L_0x55f716f08c60, C4<00000>, C4<00000>;
L_0x7ebb19d2ac80 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x55f716f08ea0 .functor NOT 2, L_0x7ebb19d2ac80, C4<00>, C4<00>, C4<00>;
L_0x55f716f08f50 .functor AND 2, v0x55f716ed21a0_0, L_0x55f716f08ea0, C4<11>, C4<11>;
L_0x55f716f09130 .functor NOT 1, v0x55f716ed8500_0, C4<0>, C4<0>, C4<0>;
L_0x55f716f091f0 .functor NOT 1, v0x55f716ed99a0_0, C4<0>, C4<0>, C4<0>;
L_0x55f716f09320 .functor BUFZ 1, L_0x55f716f09ab0, C4<0>, C4<0>, C4<0>;
L_0x7ebb19d299a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55f716f099f0 .functor OR 1, L_0x7ebb19d299a8, L_0x55f716f09880, C4<0>, C4<0>;
L_0x55f716f09ab0 .functor AND 1, L_0x55f716f09730, L_0x55f716f099f0, C4<1>, C4<1>;
L_0x55f716f0a020 .functor NOT 5, L_0x55f716f09530, C4<00000>, C4<00000>, C4<00000>;
L_0x55f716f09d20 .functor AND 5, L_0x55f716f0a3e0, L_0x55f716f0a020, C4<11111>, C4<11111>;
L_0x55f716f09c10 .functor OR 1, L_0x55f716f0a5d0, L_0x55f716f0a7a0, C4<0>, C4<0>;
L_0x55f716f0a980 .functor NOT 5, L_0x55f716f09530, C4<00000>, C4<00000>, C4<00000>;
L_0x55f716f0ae80 .functor AND 5, L_0x55f716f0abd0, L_0x55f716f0a980, C4<11111>, C4<11111>;
L_0x55f716f0af90 .functor BUFZ 1, L_0x55f716f09ab0, C4<0>, C4<0>, C4<0>;
L_0x55f716f0b380 .functor AND 1, L_0x55f716f0b100, L_0x55f716f0b290, C4<1>, C4<1>;
L_0x55f716f0b490 .functor OR 1, L_0x55f716f0aa40, L_0x55f716f0b380, C4<0>, C4<0>;
L_0x55f716f0b650 .functor OR 1, L_0x55f716f1b4c0, v0x55f716ed8820_0, C4<0>, C4<0>;
L_0x55f716f0b710 .functor NOT 1, L_0x55f716f1b860, C4<0>, C4<0>, C4<0>;
L_0x55f716f0b840 .functor AND 1, L_0x55f716f0b650, L_0x55f716f0b710, C4<1>, C4<1>;
L_0x55f716f0b980 .functor AND 1, L_0x55f716f0af90, L_0x55f716f1b580, C4<1>, C4<1>;
L_0x55f716f0c310 .functor AND 1, v0x55f716ed8040_0, L_0x55f716f0c180, C4<1>, C4<1>;
L_0x55f716f0c590 .functor NOT 1, v0x55f716ed8820_0, C4<0>, C4<0>, C4<0>;
L_0x55f716f0c6e0 .functor AND 1, L_0x55f716f0b490, L_0x55f716f0c590, C4<1>, C4<1>;
L_0x55f716f0c990 .functor AND 1, L_0x55f716f0c6e0, L_0x55f716f0c7f0, C4<1>, C4<1>;
L_0x55f716f0cb90 .functor AND 1, L_0x55f716f0b980, L_0x55f716f0b840, C4<1>, C4<1>;
L_0x55f716f0cc50 .functor NOT 1, L_0x55f716f09c10, C4<0>, C4<0>, C4<0>;
L_0x55f716f0ceb0 .functor AND 1, L_0x55f716f0cc50, L_0x55f716f0ce10, C4<1>, C4<1>;
L_0x55f716f0d1c0 .functor AND 1, L_0x55f716f0ceb0, L_0x55f716f0cfc0, C4<1>, C4<1>;
L_0x55f716f0d3e0 .functor OR 1, L_0x55f716f0cb90, L_0x55f716f0d1c0, C4<0>, C4<0>;
L_0x55f716f0d4f0 .functor AND 1, L_0x7ebb19d299a8, L_0x55f716f0d3e0, C4<1>, C4<1>;
L_0x55f716f0d6d0 .functor NOT 1, L_0x7ebb19d299a8, C4<0>, C4<0>, C4<0>;
L_0x55f716f0d7d0 .functor AND 1, L_0x55f716f0d6d0, L_0x55f716f0cb90, C4<1>, C4<1>;
L_0x55f716f0d650 .functor AND 1, L_0x55f716f0d5b0, L_0x55f716f1b920, C4<1>, C4<1>;
L_0x55f716f0dad0 .functor AND 1, L_0x55f716f0da00, L_0x55f716f0dd70, C4<1>, C4<1>;
L_0x55f716f0e7f0 .functor AND 1, L_0x7ebb19d299a8, L_0x55f716f0e680, C4<1>, C4<1>;
L_0x55f716f0e8b0 .functor OR 1, L_0x55f716f0e150, L_0x55f716f0e7f0, C4<0>, C4<0>;
L_0x55f716f0eb10 .functor AND 1, v0x55f716ed8500_0, v0x55f716ed99a0_0, C4<1>, C4<1>;
L_0x55f716f0ec20 .functor AND 1, L_0x55f716f0eb10, v0x55f716ed9a60_0, C4<1>, C4<1>;
L_0x55f716f0f120 .functor AND 1, v0x55f716ed8500_0, v0x55f716ed99a0_0, C4<1>, C4<1>;
L_0x55f716f0f520 .functor AND 1, L_0x55f716f0f120, L_0x55f716f0f260, C4<1>, C4<1>;
L_0x55f716f0f7a0 .functor AND 1, L_0x55f716f0f520, v0x55f716ed72b0_0, C4<1>, C4<1>;
L_0x55f716f1b280 .functor BUFT 1, L_0x55f716f09c10, C4<0>, C4<0>, C4<0>;
L_0x55f716f1b4c0 .functor BUFT 1, L_0x55f716f0b490, C4<0>, C4<0>, C4<0>;
L_0x55f716f1b580 .functor BUFT 1, L_0x55f716f09c10, C4<0>, C4<0>, C4<0>;
L_0x55f716f1b860 .functor BUFT 1, L_0x55f716f0c990, C4<0>, C4<0>, C4<0>;
L_0x55f716f1b920 .functor BUFT 1, L_0x55f716f09c10, C4<0>, C4<0>, C4<0>;
v0x55f716ed0850_0 .net "CLKEN", 0 0, L_0x55f716f14b20;  alias, 1 drivers
v0x55f716ed0930_0 .net "CLOCK", 0 0, v0x55f716ef4df0_0;  alias, 1 drivers
v0x55f716ed09f0_0 .net "CRTC0_reload", 0 0, L_0x55f716f0d7d0;  1 drivers
v0x55f716ed0a90_0 .net "CRTC1_reload", 0 0, L_0x55f716f0d4f0;  1 drivers
v0x55f716ed0b50_0 .net "CRTC_TYPE", 0 0, L_0x7ebb19d299a8;  1 drivers
v0x55f716ed0c60_0 .net "CURSOR", 0 0, L_0x55f716f0f7a0;  alias, 1 drivers
v0x55f716ed0d20_0 .net "DE", 0 0, L_0x55f716f09040;  alias, 1 drivers
v0x55f716ed0de0_0 .net "DI", 7 0, L_0x55f716f1a7d0;  alias, 1 drivers
v0x55f716ed0ec0_0 .var "DO", 7 0;
L_0x7ebb19d299f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f716ed0fa0_0 .net "ENABLE", 0 0, L_0x7ebb19d299f0;  1 drivers
v0x55f716ed1060_0 .net "FIELD", 0 0, L_0x55f716f08760;  1 drivers
v0x55f716ed1120_0 .var "HSYNC", 0 0;
v0x55f716ed11e0_0 .net "MA", 13 0, v0x55f716ed9360_0;  alias, 1 drivers
v0x55f716ed12c0_0 .var "R0_h_total", 7 0;
v0x55f716ed13a0_0 .var "R10_cursor_mode", 1 0;
v0x55f716ed1480_0 .var "R10_cursor_start", 4 0;
v0x55f716ed1560_0 .var "R11_cursor_end", 4 0;
v0x55f716ed1640_0 .var "R12_start_addr_h", 5 0;
v0x55f716ed1720_0 .var "R13_start_addr_l", 7 0;
v0x55f716ed1800_0 .var "R14_cursor_h", 5 0;
v0x55f716ed18e0_0 .var "R15_cursor_l", 7 0;
v0x55f716ed19c0_0 .var "R1_h_displayed", 7 0;
v0x55f716ed1aa0_0 .var "R2_h_sync_pos", 7 0;
v0x55f716ed1b80_0 .var "R3_h_sync_width", 3 0;
v0x55f716ed1c60_0 .var "R3_v_sync_width", 3 0;
v0x55f716ed1d40_0 .var "R4_v_total", 6 0;
v0x55f716ed1e20_0 .var "R5_v_total_adj", 4 0;
v0x55f716ed1f00_0 .var "R6_v_displayed", 6 0;
v0x55f716ed1fe0_0 .var "R7_v_sync_pos", 6 0;
v0x55f716ed20c0_0 .var "R8_interlace", 1 0;
v0x55f716ed21a0_0 .var "R8_skew", 1 0;
v0x55f716ed2280_0 .var "R9_v_max_line", 4 0;
v0x55f716ed2360_0 .net "RA", 4 0, L_0x55f716f08da0;  alias, 1 drivers
v0x55f716ed2440_0 .net "RS", 0 0, L_0x55f716f0faa0;  1 drivers
v0x55f716ed2500_0 .net "R_nW", 0 0, v0x55f716eeb3b0_0;  1 drivers
v0x55f716ed25c0_0 .var "VSYNC", 0 0;
v0x55f716ed2680_0 .var "VSYNC_r", 0 0;
v0x55f716ed2740_0 .net *"_ivl_0", 0 0, L_0x55f716f08620;  1 drivers
v0x55f716ed2820_0 .net *"_ivl_100", 0 0, L_0x55f716f0aa40;  1 drivers
v0x55f716ed28e0_0 .net *"_ivl_103", 0 0, L_0x55f716f0b100;  1 drivers
v0x55f716ed29a0_0 .net *"_ivl_105", 0 0, L_0x55f716f0b290;  1 drivers
v0x55f716ed2a60_0 .net *"_ivl_107", 0 0, L_0x55f716f0b380;  1 drivers
L_0x7ebb19d29408 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f716ed2b20_0 .net *"_ivl_11", 3 0, L_0x7ebb19d29408;  1 drivers
v0x55f716ed2c00_0 .net *"_ivl_110", 0 0, L_0x55f716f1b4c0;  1 drivers
v0x55f716ed2ce0_0 .net *"_ivl_112", 0 0, L_0x55f716f0b650;  1 drivers
v0x55f716ed2dc0_0 .net *"_ivl_114", 0 0, L_0x55f716f0b710;  1 drivers
L_0x7ebb19d296d8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ed2ea0_0 .net/2u *"_ivl_118", 6 0, L_0x7ebb19d296d8;  1 drivers
L_0x7ebb19d29720 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x55f716ed2f80_0 .net/2u *"_ivl_120", 6 0, L_0x7ebb19d29720;  1 drivers
v0x55f716ed3060_0 .net *"_ivl_122", 6 0, L_0x55f716f0b000;  1 drivers
v0x55f716ed3140_0 .net *"_ivl_126", 0 0, L_0x55f716f1b580;  1 drivers
v0x55f716ed3220_0 .net *"_ivl_13", 0 0, L_0x55f716f08a00;  1 drivers
v0x55f716ed3300_0 .net *"_ivl_130", 31 0, L_0x55f716f0be40;  1 drivers
L_0x7ebb19d29768 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ed33e0_0 .net *"_ivl_133", 23 0, L_0x7ebb19d29768;  1 drivers
L_0x7ebb19d297b0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55f716ed34c0_0 .net/2u *"_ivl_134", 31 0, L_0x7ebb19d297b0;  1 drivers
v0x55f716ed35a0_0 .net *"_ivl_136", 0 0, L_0x55f716f0c040;  1 drivers
v0x55f716ed3660_0 .net *"_ivl_139", 0 0, L_0x55f716f0c180;  1 drivers
v0x55f716ed3720_0 .net *"_ivl_14", 4 0, L_0x55f716f08af0;  1 drivers
v0x55f716ed3800_0 .net *"_ivl_140", 0 0, L_0x55f716f0c310;  1 drivers
v0x55f716ed38e0_0 .net *"_ivl_144", 0 0, L_0x55f716f0c590;  1 drivers
v0x55f716ed39c0_0 .net *"_ivl_147", 0 0, L_0x55f716f0c6e0;  1 drivers
L_0x7ebb19d297f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55f716ed3a80_0 .net/2u *"_ivl_148", 4 0, L_0x7ebb19d297f8;  1 drivers
v0x55f716ed3b60_0 .net *"_ivl_150", 0 0, L_0x55f716f0c7f0;  1 drivers
v0x55f716ed3c20_0 .net *"_ivl_158", 0 0, L_0x55f716f0cc50;  1 drivers
v0x55f716ed3d00_0 .net *"_ivl_161", 0 0, L_0x55f716f0ce10;  1 drivers
v0x55f716ed3dc0_0 .net *"_ivl_162", 0 0, L_0x55f716f0ceb0;  1 drivers
v0x55f716ed42b0_0 .net *"_ivl_165", 0 0, L_0x55f716f0cfc0;  1 drivers
v0x55f716ed4370_0 .net *"_ivl_166", 0 0, L_0x55f716f0d1c0;  1 drivers
v0x55f716ed4450_0 .net *"_ivl_168", 0 0, L_0x55f716f0d3e0;  1 drivers
L_0x7ebb19d29450 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f716ed4530_0 .net *"_ivl_17", 3 0, L_0x7ebb19d29450;  1 drivers
v0x55f716ed4610_0 .net *"_ivl_172", 0 0, L_0x55f716f0d6d0;  1 drivers
v0x55f716ed46f0_0 .net *"_ivl_176", 0 0, L_0x55f716f0d5b0;  1 drivers
v0x55f716ed47b0_0 .net *"_ivl_178", 0 0, L_0x55f716f1b920;  1 drivers
v0x55f716ed4890_0 .net *"_ivl_18", 4 0, L_0x55f716f08c60;  1 drivers
v0x55f716ed4970_0 .net *"_ivl_182", 0 0, L_0x55f716f0da00;  1 drivers
v0x55f716ed4a30_0 .net *"_ivl_184", 31 0, L_0x55f716f0dbf0;  1 drivers
L_0x7ebb19d29840 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ed4b10_0 .net *"_ivl_187", 27 0, L_0x7ebb19d29840;  1 drivers
L_0x7ebb19d29888 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ed4bf0_0 .net/2u *"_ivl_188", 31 0, L_0x7ebb19d29888;  1 drivers
v0x55f716ed4cd0_0 .net *"_ivl_190", 0 0, L_0x55f716f0dd70;  1 drivers
v0x55f716ed4d90_0 .net *"_ivl_194", 0 0, L_0x55f716f0e150;  1 drivers
v0x55f716ed4e50_0 .net *"_ivl_196", 31 0, L_0x55f716f0e240;  1 drivers
L_0x7ebb19d298d0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ed4f30_0 .net *"_ivl_199", 27 0, L_0x7ebb19d298d0;  1 drivers
L_0x7ebb19d29918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ed5010_0 .net/2u *"_ivl_200", 31 0, L_0x7ebb19d29918;  1 drivers
v0x55f716ed50f0_0 .net *"_ivl_202", 0 0, L_0x55f716f0e680;  1 drivers
v0x55f716ed51b0_0 .net *"_ivl_205", 0 0, L_0x55f716f0e7f0;  1 drivers
L_0x7ebb19d29960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f716ed5270_0 .net/2u *"_ivl_208", 0 0, L_0x7ebb19d29960;  1 drivers
v0x55f716ed5350_0 .net *"_ivl_210", 0 0, L_0x55f716f0eb10;  1 drivers
v0x55f716ed5430_0 .net *"_ivl_212", 0 0, L_0x55f716f0ec20;  1 drivers
v0x55f716ed5510_0 .net *"_ivl_216", 0 0, L_0x55f716f0f120;  1 drivers
v0x55f716ed55f0_0 .net *"_ivl_218", 13 0, L_0x55f716f0f190;  1 drivers
v0x55f716ed56d0_0 .net *"_ivl_22", 1 0, L_0x7ebb19d2ac80;  1 drivers
v0x55f716ed57b0_0 .net *"_ivl_220", 0 0, L_0x55f716f0f260;  1 drivers
v0x55f716ed5870_0 .net *"_ivl_222", 0 0, L_0x55f716f0f520;  1 drivers
v0x55f716ed5950_0 .net *"_ivl_24", 1 0, L_0x55f716f08ea0;  1 drivers
v0x55f716ed5a30_0 .net *"_ivl_26", 1 0, L_0x55f716f08f50;  1 drivers
v0x55f716ed5b10_0 .net *"_ivl_3", 0 0, L_0x55f716f08690;  1 drivers
v0x55f716ed5bf0_0 .net *"_ivl_37", 0 0, L_0x55f716f093f0;  1 drivers
L_0x7ebb19d29498 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f716ed5cb0_0 .net *"_ivl_41", 3 0, L_0x7ebb19d29498;  1 drivers
v0x55f716ed5d90_0 .net *"_ivl_42", 0 0, L_0x55f716f09730;  1 drivers
L_0x7ebb19d294e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ed5e50_0 .net/2u *"_ivl_44", 7 0, L_0x7ebb19d294e0;  1 drivers
v0x55f716ed5f30_0 .net *"_ivl_46", 0 0, L_0x55f716f09880;  1 drivers
v0x55f716ed5ff0_0 .net *"_ivl_49", 0 0, L_0x55f716f099f0;  1 drivers
L_0x7ebb19d29528 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ed60b0_0 .net/2u *"_ivl_52", 7 0, L_0x7ebb19d29528;  1 drivers
L_0x7ebb19d29570 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55f716ed6190_0 .net/2u *"_ivl_54", 7 0, L_0x7ebb19d29570;  1 drivers
v0x55f716ed6270_0 .net *"_ivl_56", 7 0, L_0x55f716f09c80;  1 drivers
v0x55f716ed6350_0 .net *"_ivl_61", 0 0, L_0x55f716f09f80;  1 drivers
L_0x7ebb19d295b8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x55f716ed6410_0 .net/2u *"_ivl_62", 4 0, L_0x7ebb19d295b8;  1 drivers
v0x55f716ed64f0_0 .net *"_ivl_64", 4 0, L_0x55f716f0a090;  1 drivers
L_0x7ebb19d29600 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55f716ed65d0_0 .net/2u *"_ivl_66", 4 0, L_0x7ebb19d29600;  1 drivers
v0x55f716ed66b0_0 .net *"_ivl_68", 4 0, L_0x55f716f0a1d0;  1 drivers
v0x55f716ed6790_0 .net *"_ivl_70", 4 0, L_0x55f716f0a3e0;  1 drivers
v0x55f716ed6870_0 .net *"_ivl_72", 4 0, L_0x55f716f0a020;  1 drivers
v0x55f716ed6950_0 .net *"_ivl_76", 0 0, L_0x55f716f0a5d0;  1 drivers
v0x55f716ed6a10_0 .net *"_ivl_79", 0 0, L_0x55f716f0a7a0;  1 drivers
v0x55f716ed6ad0_0 .net *"_ivl_8", 4 0, L_0x55f716f088c0;  1 drivers
v0x55f716ed6bb0_0 .net *"_ivl_82", 0 0, L_0x55f716f1b280;  1 drivers
L_0x7ebb19d29648 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55f716ed6c90_0 .net/2u *"_ivl_84", 4 0, L_0x7ebb19d29648;  1 drivers
L_0x7ebb19d29690 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x55f716ed6d70_0 .net/2u *"_ivl_86", 4 0, L_0x7ebb19d29690;  1 drivers
v0x55f716ed6e50_0 .net *"_ivl_88", 4 0, L_0x55f716f0a8e0;  1 drivers
v0x55f716ed6f30_0 .net *"_ivl_90", 4 0, L_0x55f716f0aae0;  1 drivers
v0x55f716ed7010_0 .net *"_ivl_92", 4 0, L_0x55f716f0abd0;  1 drivers
v0x55f716ed70f0_0 .net *"_ivl_94", 4 0, L_0x55f716f0a980;  1 drivers
v0x55f716ed71d0_0 .var "addr", 4 0;
v0x55f716ed72b0_0 .var "cursor_line", 0 0;
v0x55f716ed7370_0 .var "dde", 1 0;
v0x55f716ed7450_0 .net "de", 3 0, L_0x55f716f0ee40;  1 drivers
v0x55f716ed7530_0 .var "field", 0 0;
v0x55f716ed75f0_0 .net "frame_adj", 0 0, L_0x55f716f1b860;  1 drivers
v0x55f716ed76b0_0 .net "frame_adj_CRTC0", 0 0, L_0x55f716f0c400;  1 drivers
v0x55f716ed7770_0 .net "frame_adj_CRTC1", 0 0, L_0x55f716f0c990;  1 drivers
v0x55f716ed8040_0 .var "frame_adj_r", 0 0;
v0x55f716ed8100_0 .net "frame_new", 0 0, L_0x55f716f0cb90;  1 drivers
v0x55f716ed81c0_0 .net "hblank", 0 0, L_0x55f716f09130;  alias, 1 drivers
v0x55f716ed8280_0 .var "hcc", 7 0;
v0x55f716ed8360_0 .net "hcc_last", 0 0, L_0x55f716f09ab0;  1 drivers
v0x55f716ed8420_0 .net "hcc_next", 7 0, L_0x55f716f09e90;  1 drivers
v0x55f716ed8500_0 .var "hde", 0 0;
v0x55f716ed85c0_0 .var "hsc", 3 0;
v0x55f716ed86a0_0 .net "hsync_off", 0 0, L_0x55f716f0e8b0;  1 drivers
v0x55f716ed8760_0 .net "hsync_on", 0 0, L_0x55f716f0dad0;  1 drivers
v0x55f716ed8820_0 .var "in_adj", 0 0;
v0x55f716ed88e0_0 .net "interlace", 4 0, L_0x55f716f09530;  1 drivers
v0x55f716ed89c0_0 .var "line", 4 0;
v0x55f716ed8aa0_0 .net "line_last", 0 0, L_0x55f716f09c10;  1 drivers
v0x55f716ed8b60_0 .var "line_last_r", 0 0;
v0x55f716ed8c20_0 .net "line_max", 4 0, L_0x55f716f09d20;  1 drivers
v0x55f716ed8d00_0 .net "line_new", 0 0, L_0x55f716f0af90;  1 drivers
v0x55f716ed8dc0_0 .net "line_next", 4 0, L_0x55f716f0ae80;  1 drivers
v0x55f716ed8ea0_0 .net "line_reset", 0 0, L_0x55f716f09320;  alias, 1 drivers
o0x7ebb19d741a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f716ed8f60_0 .net "nCLKEN", 0 0, o0x7ebb19d741a8;  0 drivers
v0x55f716ed9020_0 .net "nCS", 0 0, L_0x55f716f0f960;  1 drivers
v0x55f716ed90e0_0 .net "nRESET", 0 0, L_0x55f716f0f860;  1 drivers
v0x55f716ed91a0_0 .var "row", 6 0;
v0x55f716ed9280_0 .var "row_addr", 13 0;
v0x55f716ed9360_0 .var "row_addr_r", 13 0;
v0x55f716ed9440_0 .net "row_addr_save", 0 0, L_0x55f716f0d650;  1 drivers
v0x55f716ed9500_0 .net "row_frame_last", 0 0, L_0x55f716f0b840;  1 drivers
v0x55f716ed95c0_0 .net "row_last", 0 0, L_0x55f716f0b490;  1 drivers
v0x55f716ed9680_0 .var "row_last_r", 0 0;
v0x55f716ed9740_0 .net "row_new", 0 0, L_0x55f716f0b980;  1 drivers
v0x55f716ed9800_0 .net "row_next", 6 0, L_0x55f716f0bb90;  1 drivers
v0x55f716ed98e0_0 .net "vblank", 0 0, L_0x55f716f091f0;  alias, 1 drivers
v0x55f716ed99a0_0 .var "vde", 0 0;
v0x55f716ed9a60_0 .var "vde_r", 0 0;
v0x55f716ed9b20_0 .var "vsc", 3 0;
v0x55f716ed9c00_0 .var "vsync_allow", 0 0;
E_0x55f716d2b170 .event posedge, v0x55f716ed0930_0;
E_0x55f716d2b390/0 .event anyedge, v0x55f716ed0fa0_0, v0x55f716ed9020_0, v0x55f716ed2440_0, v0x55f716ed71d0_0;
E_0x55f716d2b390/1 .event anyedge, v0x55f716ed13a0_0, v0x55f716ed1480_0, v0x55f716ed1560_0, v0x55f716ed0b50_0;
E_0x55f716d2b390/2 .event anyedge, v0x55f716ed1640_0, v0x55f716ed1720_0, v0x55f716ed1800_0, v0x55f716ed18e0_0;
E_0x55f716d2b390/3 .event anyedge, v0x55f716ed99a0_0;
E_0x55f716d2b390 .event/or E_0x55f716d2b390/0, E_0x55f716d2b390/1, E_0x55f716d2b390/2, E_0x55f716d2b390/3;
L_0x55f716f08690 .part L_0x55f716f09530, 0, 1;
L_0x55f716f088c0 .concat [ 1 4 0 0], v0x55f716ed7530_0, L_0x7ebb19d29408;
L_0x55f716f08a00 .part L_0x55f716f09530, 0, 1;
L_0x55f716f08af0 .concat [ 1 4 0 0], L_0x55f716f08a00, L_0x7ebb19d29450;
L_0x55f716f09040 .part/v L_0x55f716f0ee40, L_0x55f716f08f50, 1;
L_0x55f716f093f0 .reduce/and v0x55f716ed20c0_0;
L_0x55f716f09530 .concat [ 1 4 0 0], L_0x55f716f093f0, L_0x7ebb19d29498;
L_0x55f716f09730 .cmp/eq 8, v0x55f716ed8280_0, v0x55f716ed12c0_0;
L_0x55f716f09880 .cmp/ne 8, v0x55f716ed12c0_0, L_0x7ebb19d294e0;
L_0x55f716f09c80 .arith/sum 8, v0x55f716ed8280_0, L_0x7ebb19d29570;
L_0x55f716f09e90 .functor MUXZ 8, L_0x55f716f09c80, L_0x7ebb19d29528, L_0x55f716f09ab0, C4<>;
L_0x55f716f09f80 .reduce/or v0x55f716ed1e20_0;
L_0x55f716f0a090 .arith/sub 5, v0x55f716ed1e20_0, L_0x7ebb19d295b8;
L_0x55f716f0a1d0 .functor MUXZ 5, L_0x7ebb19d29600, L_0x55f716f0a090, L_0x55f716f09f80, C4<>;
L_0x55f716f0a3e0 .functor MUXZ 5, v0x55f716ed2280_0, L_0x55f716f0a1d0, v0x55f716ed8820_0, C4<>;
L_0x55f716f0a5d0 .cmp/eq 5, v0x55f716ed89c0_0, L_0x55f716f09d20;
L_0x55f716f0a7a0 .reduce/nor L_0x55f716f09d20;
L_0x55f716f0a8e0 .arith/sum 5, v0x55f716ed89c0_0, L_0x7ebb19d29690;
L_0x55f716f0aae0 .arith/sum 5, L_0x55f716f0a8e0, L_0x55f716f09530;
L_0x55f716f0abd0 .functor MUXZ 5, L_0x55f716f0aae0, L_0x7ebb19d29648, L_0x55f716f1b280, C4<>;
L_0x55f716f0aa40 .cmp/eq 7, v0x55f716ed91a0_0, v0x55f716ed1d40_0;
L_0x55f716f0b100 .reduce/nor L_0x7ebb19d299a8;
L_0x55f716f0b290 .reduce/nor v0x55f716ed1d40_0;
L_0x55f716f0b000 .arith/sum 7, v0x55f716ed91a0_0, L_0x7ebb19d29720;
L_0x55f716f0bb90 .functor MUXZ 7, L_0x55f716f0b000, L_0x7ebb19d296d8, L_0x55f716f0b840, C4<>;
L_0x55f716f0be40 .concat [ 8 24 0 0], v0x55f716ed8280_0, L_0x7ebb19d29768;
L_0x55f716f0c040 .cmp/eq 32, L_0x55f716f0be40, L_0x7ebb19d297b0;
L_0x55f716f0c180 .reduce/or v0x55f716ed1e20_0;
L_0x55f716f0c400 .functor MUXZ 1, v0x55f716ed8040_0, L_0x55f716f0c310, L_0x55f716f0c040, C4<>;
L_0x55f716f0c7f0 .cmp/ne 5, v0x55f716ed1e20_0, L_0x7ebb19d297f8;
L_0x55f716f0ce10 .reduce/nor v0x55f716ed91a0_0;
L_0x55f716f0cfc0 .reduce/nor L_0x55f716f09e90;
L_0x55f716f0d5b0 .cmp/eq 8, v0x55f716ed8280_0, v0x55f716ed19c0_0;
L_0x55f716f0da00 .cmp/eq 8, v0x55f716ed8280_0, v0x55f716ed1aa0_0;
L_0x55f716f0dbf0 .concat [ 4 28 0 0], v0x55f716ed1b80_0, L_0x7ebb19d29840;
L_0x55f716f0dd70 .cmp/ne 32, L_0x55f716f0dbf0, L_0x7ebb19d29888;
L_0x55f716f0e150 .cmp/eq 4, v0x55f716ed85c0_0, v0x55f716ed1b80_0;
L_0x55f716f0e240 .concat [ 4 28 0 0], v0x55f716ed1b80_0, L_0x7ebb19d298d0;
L_0x55f716f0e680 .cmp/eq 32, L_0x55f716f0e240, L_0x7ebb19d29918;
L_0x55f716f0ee40 .concat [ 1 2 1 0], L_0x55f716f0ec20, v0x55f716ed7370_0, L_0x7ebb19d29960;
L_0x55f716f0f190 .concat [ 8 6 0 0], v0x55f716ed18e0_0, v0x55f716ed1800_0;
L_0x55f716f0f260 .cmp/eq 14, v0x55f716ed9360_0, L_0x55f716f0f190;
S_0x55f716e3fac0 .scope module, "pixel" "cga_pixel" 6 359, 8 12 0, S_0x55f716e34540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "clk_seq";
    .port_info 2 /INPUT 1 "hres_mode";
    .port_info 3 /INPUT 1 "grph_mode";
    .port_info 4 /INPUT 1 "bw_mode";
    .port_info 5 /INPUT 1 "mode_640";
    .port_info 6 /INPUT 1 "tandy_16_mode";
    .port_info 7 /INPUT 1 "thin_font";
    .port_info 8 /INPUT 8 "vram_data";
    .port_info 9 /INPUT 1 "vram_read_char";
    .port_info 10 /INPUT 1 "vram_read_att";
    .port_info 11 /INPUT 1 "disp_pipeline";
    .port_info 12 /INPUT 1 "charrom_read";
    .port_info 13 /INPUT 1 "display_enable";
    .port_info 14 /INPUT 1 "cursor";
    .port_info 15 /INPUT 5 "row_addr";
    .port_info 16 /INPUT 1 "blink_enabled";
    .port_info 17 /INPUT 1 "blink";
    .port_info 18 /INPUT 1 "hsync";
    .port_info 19 /INPUT 1 "vsync";
    .port_info 20 /INPUT 1 "video_enabled";
    .port_info 21 /INPUT 8 "cga_color_reg";
    .port_info 22 /INPUT 4 "tandy_palette_color";
    .port_info 23 /INPUT 4 "tandy_newcolor";
    .port_info 24 /INPUT 1 "tandy_palette_set";
    .port_info 25 /INPUT 4 "tandy_bordercol";
    .port_info 26 /INPUT 1 "tandy_color_4";
    .port_info 27 /INPUT 1 "tandy_color_16";
    .port_info 28 /OUTPUT 4 "video";
L_0x55f716f15960 .functor AND 1, L_0x55f716f15f60, L_0x55f716f160f0, C4<1>, C4<1>;
L_0x55f716f19ba0 .functor AND 1, L_0x55f716f074a0, L_0x55f716f07c90, C4<1>, C4<1>;
v0x55f716ede830_0 .net *"_ivl_1", 2 0, L_0x55f716f0fa00;  1 drivers
v0x55f716ede930_0 .net *"_ivl_10", 2 0, L_0x55f716f15b10;  1 drivers
v0x55f716edea10_0 .net *"_ivl_15", 2 0, L_0x55f716f15d90;  1 drivers
L_0x7ebb19d2a728 .functor BUFT 1, C4<10110000>, C4<0>, C4<0>, C4<0>;
v0x55f716edeb00_0 .net/2u *"_ivl_18", 7 0, L_0x7ebb19d2a728;  1 drivers
L_0x7ebb19d2a698 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x55f716edebe0_0 .net/2u *"_ivl_2", 2 0, L_0x7ebb19d2a698;  1 drivers
v0x55f716edecc0_0 .net *"_ivl_20", 0 0, L_0x55f716f15f60;  1 drivers
L_0x7ebb19d2a770 .functor BUFT 1, C4<11011111>, C4<0>, C4<0>, C4<0>;
v0x55f716eded80_0 .net/2u *"_ivl_22", 7 0, L_0x7ebb19d2a770;  1 drivers
v0x55f716edee60_0 .net *"_ivl_24", 0 0, L_0x55f716f160f0;  1 drivers
v0x55f716edef20_0 .net *"_ivl_29", 2 0, L_0x55f716f16280;  1 drivers
L_0x7ebb19d2a7b8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x55f716edf000_0 .net/2u *"_ivl_30", 2 0, L_0x7ebb19d2a7b8;  1 drivers
v0x55f716edf0e0_0 .net *"_ivl_32", 2 0, L_0x55f716f16380;  1 drivers
v0x55f716edf1c0_0 .net *"_ivl_35", 2 0, L_0x55f716f164e0;  1 drivers
L_0x7ebb19d2a800 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x55f716edf2a0_0 .net/2u *"_ivl_36", 2 0, L_0x7ebb19d2a800;  1 drivers
v0x55f716edf380_0 .net *"_ivl_38", 2 0, L_0x55f716f165f0;  1 drivers
v0x55f716edf460_0 .net *"_ivl_4", 2 0, L_0x55f716f158c0;  1 drivers
L_0x7ebb19d2a848 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x55f716edf540_0 .net/2u *"_ivl_42", 4 0, L_0x7ebb19d2a848;  1 drivers
v0x55f716edf620_0 .net *"_ivl_44", 4 0, L_0x55f716f16870;  1 drivers
v0x55f716edf700_0 .net *"_ivl_49", 0 0, L_0x55f716f16ae0;  1 drivers
v0x55f716edf7e0_0 .net *"_ivl_51", 0 0, L_0x55f716f16bd0;  1 drivers
v0x55f716edf8c0_0 .net *"_ivl_53", 0 0, L_0x55f716f16d10;  1 drivers
v0x55f716edf9a0_0 .net *"_ivl_57", 1 0, L_0x55f716f16c70;  1 drivers
L_0x7ebb19d2a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f716edfa80_0 .net/2u *"_ivl_58", 1 0, L_0x7ebb19d2a890;  1 drivers
v0x55f716edfb60_0 .net *"_ivl_7", 2 0, L_0x55f716f15a70;  1 drivers
L_0x7ebb19d2a6e0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x55f716edfc40_0 .net/2u *"_ivl_8", 2 0, L_0x7ebb19d2a6e0;  1 drivers
v0x55f716edfd20_0 .var "attr_byte", 7 0;
v0x55f716edfe00_0 .var "attr_byte_del", 7 0;
v0x55f716edfec0_0 .net "blink", 0 0, v0x55f716eeabe0_0;  1 drivers
v0x55f716edff90_0 .net "blink_enabled", 0 0, L_0x55f716f081d0;  alias, 1 drivers
v0x55f716ee0060_0 .net "bw_mode", 0 0, L_0x55f716f07f70;  alias, 1 drivers
v0x55f716ee0130_0 .net "cga_color_reg", 7 0, v0x55f716eeb6c0_0;  1 drivers
v0x55f716ee0200_0 .var "char_byte", 7 0;
v0x55f716ee02a0_0 .var "char_byte_del", 7 0;
v0x55f716ee0340 .array "char_rom", 4095 0, 7 0;
v0x55f716ee0400_0 .var "charbits", 7 0;
v0x55f716ee04e0_0 .net "charpix_sel", 2 0, L_0x55f716f16730;  1 drivers
v0x55f716ee05c0_0 .net "charrom_read", 0 0, L_0x55f716f13b30;  alias, 1 drivers
v0x55f716ee0680_0 .net "clk", 0 0, v0x55f716ef4df0_0;  alias, 1 drivers
v0x55f716ee0720_0 .net "clk_seq", 4 0, L_0x55f716f14be0;  alias, 1 drivers
v0x55f716ee0800_0 .net "cursor", 0 0, L_0x55f716f0f7a0;  alias, 1 drivers
v0x55f716ee08a0_0 .var "cursor_del", 1 0;
v0x55f716ee0960_0 .net "disp_pipeline", 0 0, L_0x55f716f149a0;  alias, 1 drivers
v0x55f716ee0a20_0 .net "display_enable", 0 0, L_0x55f716f09040;  alias, 1 drivers
v0x55f716ee0af0_0 .var "display_enable_del", 1 0;
v0x55f716ee0bb0_0 .net "grph_mode", 0 0, L_0x55f716f07e40;  alias, 1 drivers
v0x55f716ee0c80_0 .net "hres_mode", 0 0, L_0x55f716f07c90;  alias, 1 drivers
v0x55f716ee0d20_0 .net "hsync", 0 0, v0x55f716ed1120_0;  alias, 1 drivers
v0x55f716ee0e10_0 .net "mode_640", 0 0, L_0x55f716f080a0;  alias, 1 drivers
v0x55f716ee0eb0_0 .net "muxin", 2 0, L_0x55f716f15c50;  1 drivers
v0x55f716ee0f70_0 .net "overscan", 0 0, L_0x55f716f19400;  1 drivers
v0x55f716ee1040_0 .net "pattern_chr", 0 0, L_0x55f716f15960;  1 drivers
v0x55f716ee10e0_0 .var "pix", 0 0;
v0x55f716ee11a0_0 .net "pix_640", 0 0, L_0x55f716f16e00;  1 drivers
v0x55f716ee1270_0 .var "pix_bits", 1 0;
v0x55f716ee1330_0 .var "pix_bits_old", 1 0;
v0x55f716ee1410_0 .var "pix_delay", 0 0;
v0x55f716ee14e0_0 .net "rom_addr", 10 0, L_0x55f716f15e70;  1 drivers
v0x55f716ee15a0_0 .net "row_addr", 4 0, L_0x55f716f08da0;  alias, 1 drivers
v0x55f716ee16b0_0 .net "tandy_16_mode", 0 0, L_0x55f716f074a0;  alias, 1 drivers
v0x55f716ee1770_0 .var "tandy_bits", 3 0;
v0x55f716ee1830_0 .net "tandy_bordercol", 3 0, v0x55f716eed9c0_0;  1 drivers
v0x55f716ee1900_0 .net "tandy_color_16", 0 0, L_0x55f716f08270;  alias, 1 drivers
v0x55f716ee19d0_0 .net "tandy_color_4", 0 0, L_0x55f716f083b0;  alias, 1 drivers
v0x55f716ee1aa0_0 .net "tandy_newcolor", 3 0, v0x55f716eede20_0;  1 drivers
v0x55f716ee1b40 .array "tandy_palette", 15 0, 3 0;
v0x55f716ee1de0_0 .net "tandy_palette_color", 3 0, L_0x55f716f1a280;  1 drivers
v0x55f716ee22d0_0 .net "tandy_palette_set", 0 0, v0x55f716eedf80_0;  1 drivers
v0x55f716ee2390_0 .net "temp", 0 0, L_0x55f716f17090;  1 drivers
v0x55f716ee2450_0 .net "thin_font", 0 0, L_0x7ebb19d2aa40;  alias, 1 drivers
v0x55f716ee2510_0 .net "tmp_clk_seq", 2 0, L_0x55f716f16960;  1 drivers
v0x55f716ee25f0_0 .var "video", 3 0;
v0x55f716ee26d0_0 .net "video_enabled", 0 0, L_0x7ebb19d293c0;  alias, 1 drivers
v0x55f716ee2790_0 .net "video_out", 3 0, v0x55f716eddc80_0;  1 drivers
v0x55f716ee2880_0 .net "vram_data", 7 0, L_0x55f716e6d720;  alias, 1 drivers
v0x55f716ee2940_0 .net "vram_read_att", 0 0, L_0x55f716f12ec0;  alias, 1 drivers
v0x55f716ee2a00_0 .net "vram_read_char", 0 0, L_0x55f716f12390;  alias, 1 drivers
v0x55f716ee2ac0_0 .net "vsync", 0 0, v0x55f716ed25c0_0;  alias, 1 drivers
E_0x55f716cedaa0 .event anyedge, v0x55f716ee26d0_0, v0x55f716ee04e0_0, v0x55f716ee0400_0;
E_0x55f716eda310/0 .event anyedge, v0x55f716ee26d0_0, v0x55f716ee0eb0_0, v0x55f716ede2f0_0, v0x55f716edfd20_0;
E_0x55f716eda310/1 .event anyedge, v0x55f716ee02a0_0;
E_0x55f716eda310 .event/or E_0x55f716eda310/0, E_0x55f716eda310/1;
E_0x55f716eda380/0 .event anyedge, v0x55f716ee16b0_0, v0x55f716edda40_0, v0x55f716ede2f0_0, v0x55f716eddc80_0;
v0x55f716ee1b40_0 .array/port v0x55f716ee1b40, 0;
v0x55f716ee1b40_1 .array/port v0x55f716ee1b40, 1;
v0x55f716ee1b40_2 .array/port v0x55f716ee1b40, 2;
v0x55f716ee1b40_3 .array/port v0x55f716ee1b40, 3;
E_0x55f716eda380/1 .event anyedge, v0x55f716ee1b40_0, v0x55f716ee1b40_1, v0x55f716ee1b40_2, v0x55f716ee1b40_3;
v0x55f716ee1b40_4 .array/port v0x55f716ee1b40, 4;
v0x55f716ee1b40_5 .array/port v0x55f716ee1b40, 5;
v0x55f716ee1b40_6 .array/port v0x55f716ee1b40, 6;
v0x55f716ee1b40_7 .array/port v0x55f716ee1b40, 7;
E_0x55f716eda380/2 .event anyedge, v0x55f716ee1b40_4, v0x55f716ee1b40_5, v0x55f716ee1b40_6, v0x55f716ee1b40_7;
v0x55f716ee1b40_8 .array/port v0x55f716ee1b40, 8;
v0x55f716ee1b40_9 .array/port v0x55f716ee1b40, 9;
v0x55f716ee1b40_10 .array/port v0x55f716ee1b40, 10;
v0x55f716ee1b40_11 .array/port v0x55f716ee1b40, 11;
E_0x55f716eda380/3 .event anyedge, v0x55f716ee1b40_8, v0x55f716ee1b40_9, v0x55f716ee1b40_10, v0x55f716ee1b40_11;
v0x55f716ee1b40_12 .array/port v0x55f716ee1b40, 12;
v0x55f716ee1b40_13 .array/port v0x55f716ee1b40, 13;
v0x55f716ee1b40_14 .array/port v0x55f716ee1b40, 14;
v0x55f716ee1b40_15 .array/port v0x55f716ee1b40, 15;
E_0x55f716eda380/4 .event anyedge, v0x55f716ee1b40_12, v0x55f716ee1b40_13, v0x55f716ee1b40_14, v0x55f716ee1b40_15;
E_0x55f716eda380/5 .event anyedge, v0x55f716eddc80_0, v0x55f716edd820_0, v0x55f716eddb00_0;
E_0x55f716eda380 .event/or E_0x55f716eda380/0, E_0x55f716eda380/1, E_0x55f716eda380/2, E_0x55f716eda380/3, E_0x55f716eda380/4, E_0x55f716eda380/5;
L_0x55f716f0fa00 .part L_0x55f716f14be0, 1, 3;
L_0x55f716f158c0 .arith/sum 3, L_0x55f716f0fa00, L_0x7ebb19d2a698;
L_0x55f716f15a70 .part L_0x55f716f14be0, 2, 3;
L_0x55f716f15b10 .arith/sum 3, L_0x55f716f15a70, L_0x7ebb19d2a6e0;
L_0x55f716f15c50 .functor MUXZ 3, L_0x55f716f15b10, L_0x55f716f158c0, L_0x55f716f07c90, C4<>;
L_0x55f716f15d90 .part L_0x55f716f08da0, 0, 3;
L_0x55f716f15e70 .concat [ 3 8 0 0], L_0x55f716f15d90, v0x55f716ee0200_0;
L_0x55f716f15f60 .cmp/ge 8, v0x55f716ee0200_0, L_0x7ebb19d2a728;
L_0x55f716f160f0 .cmp/ge 8, L_0x7ebb19d2a770, v0x55f716ee0200_0;
L_0x55f716f16280 .part L_0x55f716f14be0, 1, 3;
L_0x55f716f16380 .arith/sum 3, L_0x55f716f16280, L_0x7ebb19d2a7b8;
L_0x55f716f164e0 .part L_0x55f716f14be0, 2, 3;
L_0x55f716f165f0 .arith/sum 3, L_0x55f716f164e0, L_0x7ebb19d2a800;
L_0x55f716f16730 .functor MUXZ 3, L_0x55f716f165f0, L_0x55f716f16380, L_0x55f716f07c90, C4<>;
L_0x55f716f16870 .arith/sum 5, L_0x55f716f14be0, L_0x7ebb19d2a848;
L_0x55f716f16960 .part L_0x55f716f16870, 0, 3;
L_0x55f716f16ae0 .part L_0x55f716f16960, 1, 1;
L_0x55f716f16bd0 .part v0x55f716ee1270_0, 0, 1;
L_0x55f716f16d10 .part v0x55f716ee1270_0, 1, 1;
L_0x55f716f16e00 .functor MUXZ 1, L_0x55f716f16d10, L_0x55f716f16bd0, L_0x55f716f16ae0, C4<>;
L_0x55f716f16c70 .part L_0x55f716f14be0, 0, 2;
L_0x55f716f17090 .cmp/eq 2, L_0x55f716f16c70, L_0x7ebb19d2a890;
L_0x55f716f19ca0 .part v0x55f716ee0af0_0, 0, 1;
L_0x55f716f19dd0 .part v0x55f716ee08a0_0, 0, 1;
L_0x55f716f19f40 .part v0x55f716ee1270_0, 0, 1;
L_0x55f716f19fe0 .part v0x55f716ee1270_0, 1, 1;
S_0x55f716cf6d10 .scope module, "attrib" "cga_attrib" 8 275, 9 10 0, S_0x55f716e3fac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "att_byte";
    .port_info 2 /INPUT 5 "row_addr";
    .port_info 3 /INPUT 8 "cga_color_reg";
    .port_info 4 /INPUT 1 "grph_mode";
    .port_info 5 /INPUT 1 "bw_mode";
    .port_info 6 /INPUT 1 "mode_640";
    .port_info 7 /INPUT 1 "tandy_16_mode";
    .port_info 8 /INPUT 1 "display_enable";
    .port_info 9 /INPUT 1 "blink_enabled";
    .port_info 10 /INPUT 1 "blink";
    .port_info 11 /INPUT 1 "cursor";
    .port_info 12 /INPUT 1 "hsync";
    .port_info 13 /INPUT 1 "vsync";
    .port_info 14 /INPUT 1 "pix_in";
    .port_info 15 /INPUT 1 "c0";
    .port_info 16 /INPUT 1 "c1";
    .port_info 17 /INPUT 1 "pix_640";
    .port_info 18 /INPUT 4 "pix_tandy";
    .port_info 19 /INPUT 4 "tandy_bordercol";
    .port_info 20 /INPUT 1 "tandy_color_4";
    .port_info 21 /INPUT 1 "tandy_color_16";
    .port_info 22 /OUTPUT 4 "pix_out";
    .port_info 23 /OUTPUT 1 "overscan";
L_0x55f716f16580 .functor AND 1, L_0x55f716f19dd0, v0x55f716eeabe0_0, C4<1>, C4<1>;
L_0x55f716f16420 .functor AND 1, L_0x55f716f081d0, L_0x55f716f176a0, C4<1>, C4<1>;
L_0x55f716f177d0 .functor NOT 1, L_0x55f716f19dd0, C4<0>, C4<0>, C4<0>;
L_0x55f716f17890 .functor AND 1, L_0x55f716f16420, L_0x55f716f177d0, C4<1>, C4<1>;
L_0x55f716f179d0 .functor NOT 1, L_0x55f716f17890, C4<0>, C4<0>, C4<0>;
L_0x55f716f17a90 .functor NOT 1, v0x55f716edcff0_0, C4<0>, C4<0>, C4<0>;
L_0x55f716f17b40 .functor OR 1, L_0x55f716f179d0, L_0x55f716f17a90, C4<0>, C4<0>;
L_0x55f716f17c50 .functor AND 1, v0x55f716ee1410_0, L_0x55f716f17b40, C4<1>, C4<1>;
L_0x55f716f17db0 .functor OR 1, L_0x55f716f17c50, L_0x55f716f16580, C4<0>, C4<0>;
L_0x55f716f17ec0 .functor NOT 1, L_0x55f716f19ca0, C4<0>, C4<0>, C4<0>;
L_0x55f716f17f90 .functor OR 1, L_0x55f716f19ba0, L_0x55f716f08270, C4<0>, C4<0>;
L_0x55f716f18000 .functor NOT 1, L_0x55f716f080a0, C4<0>, C4<0>, C4<0>;
L_0x55f716f180e0 .functor OR 1, L_0x55f716f19f40, L_0x55f716f19fe0, C4<0>, C4<0>;
L_0x55f716f181e0 .functor AND 1, L_0x55f716f18000, L_0x55f716f180e0, C4<1>, C4<1>;
L_0x55f716f18070 .functor NOT 1, L_0x55f716f181e0, C4<0>, C4<0>, C4<0>;
L_0x55f716f18460 .functor NOT 1, L_0x55f716f17db0, C4<0>, C4<0>, C4<0>;
L_0x55f716f18740 .functor OR 1, L_0x55f716f17ec0, L_0x55f716f185b0, C4<0>, C4<0>;
L_0x55f716f18850 .functor NOT 1, L_0x55f716f19ca0, C4<0>, C4<0>, C4<0>;
L_0x55f716f189b0 .functor OR 1, L_0x55f716f07e40, L_0x55f716f18850, C4<0>, C4<0>;
L_0x55f716f18a70 .functor OR 1, v0x55f716ed1120_0, v0x55f716ed25c0_0, C4<0>, C4<0>;
L_0x55f716f18b90 .functor NOT 1, L_0x55f716f083b0, C4<0>, C4<0>, C4<0>;
L_0x55f716f18c00 .functor AND 1, L_0x55f716f080a0, L_0x55f716f18b90, C4<1>, C4<1>;
L_0x55f716f18d30 .functor AND 1, L_0x55f716f19ca0, L_0x55f716f16e00, C4<1>, C4<1>;
L_0x55f716f18da0 .functor NOT 1, L_0x55f716f18d30, C4<0>, C4<0>, C4<0>;
L_0x55f716f19020 .functor OR 1, L_0x55f716f18a70, L_0x55f716f18910, C4<0>, C4<0>;
L_0x55f716f19470 .functor OR 1, L_0x55f716f19ba0, L_0x55f716f08270, C4<0>, C4<0>;
L_0x55f716f19400 .functor AND 1, L_0x55f716f189b0, L_0x55f716f18740, C4<1>, C4<1>;
v0x55f716eda800_0 .net *"_ivl_16", 0 0, L_0x55f716f16420;  1 drivers
v0x55f716eda900_0 .net *"_ivl_18", 0 0, L_0x55f716f177d0;  1 drivers
L_0x7ebb19d2a8d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f716eda9e0_0 .net/2u *"_ivl_2", 0 0, L_0x7ebb19d2a8d8;  1 drivers
v0x55f716edaaa0_0 .net *"_ivl_20", 0 0, L_0x55f716f17890;  1 drivers
v0x55f716edab80_0 .net *"_ivl_22", 0 0, L_0x55f716f179d0;  1 drivers
v0x55f716edacb0_0 .net *"_ivl_24", 0 0, L_0x55f716f17a90;  1 drivers
v0x55f716edad90_0 .net *"_ivl_28", 0 0, L_0x55f716f17c50;  1 drivers
v0x55f716edae70_0 .net *"_ivl_32", 0 0, L_0x55f716f17ec0;  1 drivers
v0x55f716edaf50_0 .net *"_ivl_34", 0 0, L_0x55f716f17f90;  1 drivers
L_0x7ebb19d2a920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f716edb030_0 .net/2u *"_ivl_36", 0 0, L_0x7ebb19d2a920;  1 drivers
v0x55f716edb110_0 .net *"_ivl_38", 0 0, L_0x55f716f18000;  1 drivers
v0x55f716edb1f0_0 .net *"_ivl_40", 0 0, L_0x55f716f180e0;  1 drivers
v0x55f716edb2d0_0 .net *"_ivl_42", 0 0, L_0x55f716f181e0;  1 drivers
v0x55f716edb3b0_0 .net *"_ivl_44", 0 0, L_0x55f716f18070;  1 drivers
v0x55f716edb490_0 .net *"_ivl_46", 0 0, L_0x55f716f182d0;  1 drivers
v0x55f716edb570_0 .net *"_ivl_48", 0 0, L_0x55f716f18460;  1 drivers
v0x55f716edb650_0 .net *"_ivl_5", 2 0, L_0x55f716f17380;  1 drivers
v0x55f716edb730_0 .net *"_ivl_50", 0 0, L_0x55f716f185b0;  1 drivers
v0x55f716edb810_0 .net *"_ivl_54", 0 0, L_0x55f716f18850;  1 drivers
v0x55f716edb8f0_0 .net *"_ivl_58", 0 0, L_0x55f716f18a70;  1 drivers
v0x55f716edb9d0_0 .net *"_ivl_6", 3 0, L_0x55f716f17420;  1 drivers
v0x55f716edbab0_0 .net *"_ivl_60", 0 0, L_0x55f716f18b90;  1 drivers
v0x55f716edbb90_0 .net *"_ivl_62", 0 0, L_0x55f716f18c00;  1 drivers
v0x55f716edbc70_0 .net *"_ivl_64", 0 0, L_0x55f716f18d30;  1 drivers
v0x55f716edbd50_0 .net *"_ivl_66", 0 0, L_0x55f716f18da0;  1 drivers
L_0x7ebb19d2a968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f716edbe30_0 .net/2u *"_ivl_68", 0 0, L_0x7ebb19d2a968;  1 drivers
v0x55f716edbf10_0 .net *"_ivl_70", 0 0, L_0x55f716f18910;  1 drivers
v0x55f716edbff0_0 .net *"_ivl_75", 0 0, L_0x55f716f19130;  1 drivers
L_0x7ebb19d2a9b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f716edc0d0_0 .net/2u *"_ivl_78", 0 0, L_0x7ebb19d2a9b0;  1 drivers
L_0x7ebb19d2a9f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f716edc1b0_0 .net/2u *"_ivl_80", 0 0, L_0x7ebb19d2a9f8;  1 drivers
v0x55f716edc290_0 .net *"_ivl_82", 3 0, L_0x55f716f19270;  1 drivers
v0x55f716edc370_0 .net *"_ivl_84", 0 0, L_0x55f716f19470;  1 drivers
v0x55f716edc450_0 .net *"_ivl_87", 0 0, L_0x55f716f19610;  1 drivers
v0x55f716edc530_0 .net *"_ivl_88", 3 0, L_0x55f716f196b0;  1 drivers
v0x55f716edc610_0 .net *"_ivl_9", 3 0, L_0x55f716f17560;  1 drivers
v0x55f716edc6f0_0 .net *"_ivl_90", 3 0, L_0x55f716f19750;  1 drivers
v0x55f716edc7d0_0 .net "active_area", 3 0, L_0x55f716f198e0;  1 drivers
v0x55f716edc8b0_0 .net "alpha_dots", 0 0, L_0x55f716f17db0;  1 drivers
v0x55f716edc970_0 .net "att_bg", 3 0, L_0x55f716f17600;  1 drivers
v0x55f716edca50_0 .net "att_blink", 0 0, L_0x55f716f176a0;  1 drivers
v0x55f716edcb10_0 .net "att_byte", 7 0, v0x55f716edfe00_0;  1 drivers
v0x55f716edcbf0_0 .net "att_fg", 3 0, L_0x55f716f17290;  1 drivers
v0x55f716edccd0_0 .net "blink", 0 0, v0x55f716eeabe0_0;  alias, 1 drivers
v0x55f716edcd90_0 .net "blink_area", 0 0, L_0x55f716f17b40;  1 drivers
v0x55f716edce50_0 .net "blink_enabled", 0 0, L_0x55f716f081d0;  alias, 1 drivers
v0x55f716edcf10_0 .var "blink_old", 1 0;
v0x55f716edcff0_0 .var "blinkdiv", 0 0;
v0x55f716edd0b0_0 .net "bw_mode", 0 0, L_0x55f716f07f70;  alias, 1 drivers
v0x55f716edd170_0 .net "c0", 0 0, L_0x55f716f19f40;  1 drivers
v0x55f716edd230_0 .net "c1", 0 0, L_0x55f716f19fe0;  1 drivers
v0x55f716edd2f0_0 .net "cga_color_reg", 7 0, v0x55f716eeb6c0_0;  alias, 1 drivers
v0x55f716edd3d0_0 .net "clk", 0 0, v0x55f716ef4df0_0;  alias, 1 drivers
v0x55f716edd470_0 .net "cursor", 0 0, L_0x55f716f19dd0;  1 drivers
v0x55f716edd510_0 .net "cursorblink", 0 0, L_0x55f716f16580;  1 drivers
v0x55f716edd5d0_0 .net "display_enable", 0 0, L_0x55f716f19ca0;  1 drivers
v0x55f716edd690_0 .net "grph_mode", 0 0, L_0x55f716f07e40;  alias, 1 drivers
v0x55f716edd750_0 .net "hsync", 0 0, v0x55f716ed1120_0;  alias, 1 drivers
v0x55f716edd820_0 .net "mode_640", 0 0, L_0x55f716f080a0;  alias, 1 drivers
v0x55f716edd8c0_0 .net "mux_a", 0 0, L_0x55f716f18740;  1 drivers
v0x55f716edd980_0 .net "mux_b", 0 0, L_0x55f716f189b0;  1 drivers
v0x55f716edda40_0 .net "overscan", 0 0, L_0x55f716f19400;  alias, 1 drivers
v0x55f716eddb00_0 .net "pix_640", 0 0, L_0x55f716f16e00;  alias, 1 drivers
v0x55f716eddbc0_0 .net "pix_in", 0 0, v0x55f716ee1410_0;  1 drivers
v0x55f716eddc80_0 .var "pix_out", 3 0;
v0x55f716eddd60_0 .net "pix_tandy", 3 0, v0x55f716ee1770_0;  1 drivers
v0x55f716edde40_0 .net "row_addr", 4 0, L_0x55f716f08da0;  alias, 1 drivers
v0x55f716eddf30_0 .net "selblue", 0 0, L_0x55f716f191d0;  1 drivers
v0x55f716eddfd0_0 .net "shutter", 0 0, L_0x55f716f19020;  1 drivers
v0x55f716ede090_0 .net "tandy_16_mode", 0 0, L_0x55f716f19ba0;  1 drivers
v0x55f716ede150_0 .net "tandy_bordercol", 3 0, v0x55f716eed9c0_0;  alias, 1 drivers
v0x55f716ede230_0 .net "tandy_color_16", 0 0, L_0x55f716f08270;  alias, 1 drivers
v0x55f716ede2f0_0 .net "tandy_color_4", 0 0, L_0x55f716f083b0;  alias, 1 drivers
v0x55f716ede3b0_0 .net "vsync", 0 0, v0x55f716ed25c0_0;  alias, 1 drivers
E_0x55f716eda740/0 .event anyedge, v0x55f716eddfd0_0, v0x55f716edd980_0, v0x55f716edd8c0_0, v0x55f716edcbf0_0;
E_0x55f716eda740/1 .event anyedge, v0x55f716edc970_0, v0x55f716edc7d0_0, v0x55f716ede090_0, v0x55f716ede230_0;
E_0x55f716eda740/2 .event anyedge, v0x55f716ede150_0, v0x55f716edd2f0_0;
E_0x55f716eda740 .event/or E_0x55f716eda740/0, E_0x55f716eda740/1, E_0x55f716eda740/2;
L_0x55f716f17290 .part v0x55f716edfe00_0, 0, 4;
L_0x55f716f17380 .part v0x55f716edfe00_0, 4, 3;
L_0x55f716f17420 .concat [ 3 1 0 0], L_0x55f716f17380, L_0x7ebb19d2a8d8;
L_0x55f716f17560 .part v0x55f716edfe00_0, 4, 4;
L_0x55f716f17600 .functor MUXZ 4, L_0x55f716f17560, L_0x55f716f17420, L_0x55f716f081d0, C4<>;
L_0x55f716f176a0 .part v0x55f716edfe00_0, 7, 1;
L_0x55f716f182d0 .functor MUXZ 1, L_0x55f716f18070, L_0x7ebb19d2a920, L_0x55f716f17f90, C4<>;
L_0x55f716f185b0 .functor MUXZ 1, L_0x55f716f18460, L_0x55f716f182d0, L_0x55f716f07e40, C4<>;
L_0x55f716f18910 .functor MUXZ 1, L_0x7ebb19d2a968, L_0x55f716f18da0, L_0x55f716f18c00, C4<>;
L_0x55f716f19130 .part v0x55f716eeb6c0_0, 5, 1;
L_0x55f716f191d0 .functor MUXZ 1, L_0x55f716f19130, L_0x55f716f19f40, L_0x55f716f07f70, C4<>;
L_0x55f716f19270 .concat [ 1 1 1 1], L_0x7ebb19d2a9f8, L_0x55f716f19f40, L_0x55f716f19fe0, L_0x7ebb19d2a9b0;
L_0x55f716f19610 .part v0x55f716eeb6c0_0, 4, 1;
L_0x55f716f196b0 .concat [ 1 1 1 1], L_0x55f716f191d0, L_0x55f716f19f40, L_0x55f716f19fe0, L_0x55f716f19610;
L_0x55f716f19750 .functor MUXZ 4, L_0x55f716f196b0, v0x55f716ee1770_0, L_0x55f716f19470, C4<>;
L_0x55f716f198e0 .functor MUXZ 4, L_0x55f716f19750, L_0x55f716f19270, L_0x55f716f083b0, C4<>;
S_0x55f716ee2f50 .scope module, "sequencer" "cga_sequencer" 6 340, 10 10 0, S_0x55f716e34540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 5 "clk_seq";
    .port_info 2 /OUTPUT 1 "vram_read";
    .port_info 3 /OUTPUT 1 "vram_read_a0";
    .port_info 4 /OUTPUT 1 "vram_read_char";
    .port_info 5 /OUTPUT 1 "vram_read_att";
    .port_info 6 /INPUT 1 "hres_mode";
    .port_info 7 /OUTPUT 1 "crtc_clk";
    .port_info 8 /OUTPUT 1 "charrom_read";
    .port_info 9 /OUTPUT 1 "disp_pipeline";
    .port_info 10 /OUTPUT 1 "isa_op_enable";
    .port_info 11 /OUTPUT 1 "hclk";
    .port_info 12 /OUTPUT 1 "lclk";
    .port_info 13 /INPUT 1 "tandy_16_gfx";
    .port_info 14 /INPUT 1 "tandy_color_16";
L_0x55f716f10660 .functor OR 1, L_0x55f716f10430, L_0x55f716f10570, C4<0>, C4<0>;
L_0x55f716f10dd0 .functor OR 1, L_0x55f716f107c0, L_0x55f716f10c40, C4<0>, C4<0>;
L_0x55f716f11070 .functor OR 1, L_0x55f716f10ee0, L_0x55f716f10fd0, C4<0>, C4<0>;
L_0x55f716f11220 .functor OR 1, L_0x55f716f11070, L_0x55f716f11130, C4<0>, C4<0>;
L_0x55f716f11420 .functor OR 1, L_0x55f716f11220, L_0x55f716f11330, C4<0>, C4<0>;
L_0x55f716f11620 .functor OR 1, L_0x55f716f11420, L_0x55f716f11530, C4<0>, C4<0>;
L_0x55f716f11860 .functor OR 1, L_0x55f716f11620, L_0x55f716f11770, C4<0>, C4<0>;
L_0x55f716f11be0 .functor OR 1, L_0x55f716f11970, L_0x55f716f11a60, C4<0>, C4<0>;
L_0x55f716f12390 .functor OR 1, L_0x55f716f11d40, L_0x55f716f11f20, C4<0>, C4<0>;
L_0x55f716f12ec0 .functor OR 1, L_0x55f716f124a0, L_0x55f716f12ca0, C4<0>, C4<0>;
L_0x55f716f13b30 .functor OR 1, L_0x55f716f13030, L_0x55f716f139f0, C4<0>, C4<0>;
L_0x55f716f149a0 .functor OR 1, L_0x55f716f13fd0, L_0x55f716f14860, C4<0>, C4<0>;
L_0x55f716f14b20 .functor BUFZ 1, L_0x55f716f10dd0, C4<0>, C4<0>, C4<0>;
L_0x55f716f14be0 .functor BUFZ 5, v0x55f716ee8460_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55f716f14ab0 .functor AND 1, L_0x55f716f14cd0, L_0x55f716f14f10, C4<1>, C4<1>;
L_0x55f716f153e0 .functor AND 1, L_0x55f716f150a0, L_0x55f716f152f0, C4<1>, C4<1>;
L_0x55f716f15580 .functor OR 1, L_0x55f716f14ab0, L_0x55f716f153e0, C4<0>, C4<0>;
L_0x7ebb19d29a80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee32a0_0 .net/2u *"_ivl_0", 4 0, L_0x7ebb19d29a80;  1 drivers
v0x55f716ee3380_0 .net *"_ivl_10", 0 0, L_0x55f716f10570;  1 drivers
L_0x7ebb19d2a068 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x55f716ee3440_0 .net/2u *"_ivl_102", 4 0, L_0x7ebb19d2a068;  1 drivers
v0x55f716ee3530_0 .net *"_ivl_104", 0 0, L_0x55f716f124a0;  1 drivers
L_0x7ebb19d2a0b0 .functor BUFT 1, C4<10011>, C4<0>, C4<0>, C4<0>;
v0x55f716ee35f0_0 .net/2u *"_ivl_106", 4 0, L_0x7ebb19d2a0b0;  1 drivers
v0x55f716ee3720_0 .net *"_ivl_108", 0 0, L_0x55f716f12860;  1 drivers
v0x55f716ee37e0_0 .net *"_ivl_110", 31 0, L_0x55f716f12950;  1 drivers
L_0x7ebb19d2a0f8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee38c0_0 .net *"_ivl_113", 30 0, L_0x7ebb19d2a0f8;  1 drivers
L_0x7ebb19d2a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee39a0_0 .net/2u *"_ivl_114", 31 0, L_0x7ebb19d2a140;  1 drivers
v0x55f716ee3a80_0 .net *"_ivl_116", 31 0, L_0x55f716f12b60;  1 drivers
L_0x7ebb19d2a188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee3b60_0 .net/2u *"_ivl_118", 31 0, L_0x7ebb19d2a188;  1 drivers
v0x55f716ee3c40_0 .net *"_ivl_120", 0 0, L_0x55f716f12ca0;  1 drivers
L_0x7ebb19d2a1d0 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x55f716ee3d00_0 .net/2u *"_ivl_124", 4 0, L_0x7ebb19d2a1d0;  1 drivers
v0x55f716ee3de0_0 .net *"_ivl_126", 0 0, L_0x55f716f13030;  1 drivers
L_0x7ebb19d2a218 .functor BUFT 1, C4<10011>, C4<0>, C4<0>, C4<0>;
v0x55f716ee3ea0_0 .net/2u *"_ivl_128", 4 0, L_0x7ebb19d2a218;  1 drivers
v0x55f716ee3f80_0 .net *"_ivl_130", 0 0, L_0x55f716f134e0;  1 drivers
v0x55f716ee4040_0 .net *"_ivl_132", 31 0, L_0x55f716f13670;  1 drivers
L_0x7ebb19d2a260 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee4120_0 .net *"_ivl_135", 30 0, L_0x7ebb19d2a260;  1 drivers
L_0x7ebb19d2a2a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee4200_0 .net/2u *"_ivl_136", 31 0, L_0x7ebb19d2a2a8;  1 drivers
v0x55f716ee42e0_0 .net *"_ivl_138", 31 0, L_0x55f716f137b0;  1 drivers
L_0x7ebb19d29b58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee43c0_0 .net/2u *"_ivl_14", 4 0, L_0x7ebb19d29b58;  1 drivers
L_0x7ebb19d2a2f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee44a0_0 .net/2u *"_ivl_140", 31 0, L_0x7ebb19d2a2f0;  1 drivers
v0x55f716ee4580_0 .net *"_ivl_142", 0 0, L_0x55f716f139f0;  1 drivers
L_0x7ebb19d2a338 .functor BUFT 1, C4<01001>, C4<0>, C4<0>, C4<0>;
v0x55f716ee4640_0 .net/2u *"_ivl_146", 4 0, L_0x7ebb19d2a338;  1 drivers
L_0x7ebb19d2a380 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x55f716ee4720_0 .net/2u *"_ivl_148", 4 0, L_0x7ebb19d2a380;  1 drivers
L_0x7ebb19d2a3c8 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x55f716ee4800_0 .net/2u *"_ivl_150", 4 0, L_0x7ebb19d2a3c8;  1 drivers
v0x55f716ee48e0_0 .net *"_ivl_152", 4 0, L_0x55f716f13c40;  1 drivers
v0x55f716ee49c0_0 .net *"_ivl_154", 4 0, L_0x55f716f13e90;  1 drivers
v0x55f716ee4aa0_0 .net *"_ivl_156", 0 0, L_0x55f716f13fd0;  1 drivers
L_0x7ebb19d2a410 .functor BUFT 1, C4<10111>, C4<0>, C4<0>, C4<0>;
v0x55f716ee4b60_0 .net/2u *"_ivl_158", 4 0, L_0x7ebb19d2a410;  1 drivers
v0x55f716ee4c40_0 .net *"_ivl_16", 0 0, L_0x55f716f107c0;  1 drivers
L_0x7ebb19d2a458 .functor BUFT 1, C4<10100>, C4<0>, C4<0>, C4<0>;
v0x55f716ee4d00_0 .net/2u *"_ivl_160", 4 0, L_0x7ebb19d2a458;  1 drivers
v0x55f716ee4de0_0 .net *"_ivl_162", 4 0, L_0x55f716f141e0;  1 drivers
v0x55f716ee4ec0_0 .net *"_ivl_164", 0 0, L_0x55f716f14370;  1 drivers
v0x55f716ee4f80_0 .net *"_ivl_166", 31 0, L_0x55f716f140c0;  1 drivers
L_0x7ebb19d2a4a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee5060_0 .net *"_ivl_169", 30 0, L_0x7ebb19d2a4a0;  1 drivers
L_0x7ebb19d2a4e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee5140_0 .net/2u *"_ivl_170", 31 0, L_0x7ebb19d2a4e8;  1 drivers
v0x55f716ee5220_0 .net *"_ivl_172", 31 0, L_0x55f716f145e0;  1 drivers
L_0x7ebb19d2a530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee5300_0 .net/2u *"_ivl_174", 31 0, L_0x7ebb19d2a530;  1 drivers
v0x55f716ee53e0_0 .net *"_ivl_176", 0 0, L_0x55f716f14860;  1 drivers
L_0x7ebb19d29ba0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee54a0_0 .net/2u *"_ivl_18", 4 0, L_0x7ebb19d29ba0;  1 drivers
L_0x7ebb19d2a578 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x55f716ee5580_0 .net/2u *"_ivl_184", 4 0, L_0x7ebb19d2a578;  1 drivers
v0x55f716ee5660_0 .net *"_ivl_186", 0 0, L_0x55f716f14cd0;  1 drivers
L_0x7ebb19d2a5c0 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0x55f716ee5720_0 .net/2u *"_ivl_188", 4 0, L_0x7ebb19d2a5c0;  1 drivers
v0x55f716ee5800_0 .net *"_ivl_190", 0 0, L_0x55f716f14f10;  1 drivers
v0x55f716ee58c0_0 .net *"_ivl_193", 0 0, L_0x55f716f14ab0;  1 drivers
L_0x7ebb19d2a608 .functor BUFT 1, C4<10100>, C4<0>, C4<0>, C4<0>;
v0x55f716ee5980_0 .net/2u *"_ivl_194", 4 0, L_0x7ebb19d2a608;  1 drivers
v0x55f716ee5a60_0 .net *"_ivl_196", 0 0, L_0x55f716f150a0;  1 drivers
L_0x7ebb19d2a650 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55f716ee5b20_0 .net/2u *"_ivl_198", 4 0, L_0x7ebb19d2a650;  1 drivers
v0x55f716ee5c00_0 .net *"_ivl_20", 0 0, L_0x55f716f10890;  1 drivers
v0x55f716ee5cc0_0 .net *"_ivl_200", 0 0, L_0x55f716f152f0;  1 drivers
v0x55f716ee5d80_0 .net *"_ivl_203", 0 0, L_0x55f716f153e0;  1 drivers
v0x55f716ee5e40_0 .net *"_ivl_22", 31 0, L_0x55f716f10980;  1 drivers
L_0x7ebb19d29be8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee5f20_0 .net *"_ivl_25", 30 0, L_0x7ebb19d29be8;  1 drivers
L_0x7ebb19d29c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee6000_0 .net/2u *"_ivl_26", 31 0, L_0x7ebb19d29c30;  1 drivers
v0x55f716ee60e0_0 .net *"_ivl_28", 31 0, L_0x55f716f10b00;  1 drivers
L_0x7ebb19d29c78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee61c0_0 .net/2u *"_ivl_30", 31 0, L_0x7ebb19d29c78;  1 drivers
v0x55f716ee62a0_0 .net *"_ivl_32", 0 0, L_0x55f716f10c40;  1 drivers
L_0x7ebb19d29cc0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x55f716ee6360_0 .net/2u *"_ivl_36", 4 0, L_0x7ebb19d29cc0;  1 drivers
v0x55f716ee6440_0 .net *"_ivl_38", 0 0, L_0x55f716f10ee0;  1 drivers
L_0x7ebb19d29ac8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee6500_0 .net/2u *"_ivl_4", 4 0, L_0x7ebb19d29ac8;  1 drivers
L_0x7ebb19d29d08 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x55f716ee65e0_0 .net/2u *"_ivl_40", 4 0, L_0x7ebb19d29d08;  1 drivers
v0x55f716ee66c0_0 .net *"_ivl_42", 0 0, L_0x55f716f10fd0;  1 drivers
v0x55f716ee6780_0 .net *"_ivl_45", 0 0, L_0x55f716f11070;  1 drivers
L_0x7ebb19d29d50 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x55f716ee6840_0 .net/2u *"_ivl_46", 4 0, L_0x7ebb19d29d50;  1 drivers
v0x55f716ee6d30_0 .net *"_ivl_48", 0 0, L_0x55f716f11130;  1 drivers
v0x55f716ee6df0_0 .net *"_ivl_51", 0 0, L_0x55f716f11220;  1 drivers
L_0x7ebb19d29d98 .functor BUFT 1, C4<10001>, C4<0>, C4<0>, C4<0>;
v0x55f716ee6eb0_0 .net/2u *"_ivl_52", 4 0, L_0x7ebb19d29d98;  1 drivers
v0x55f716ee6f90_0 .net *"_ivl_54", 0 0, L_0x55f716f11330;  1 drivers
v0x55f716ee7050_0 .net *"_ivl_57", 0 0, L_0x55f716f11420;  1 drivers
L_0x7ebb19d29de0 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x55f716ee7110_0 .net/2u *"_ivl_58", 4 0, L_0x7ebb19d29de0;  1 drivers
v0x55f716ee71f0_0 .net *"_ivl_6", 0 0, L_0x55f716f10430;  1 drivers
v0x55f716ee72b0_0 .net *"_ivl_60", 0 0, L_0x55f716f11530;  1 drivers
v0x55f716ee7370_0 .net *"_ivl_63", 0 0, L_0x55f716f11620;  1 drivers
L_0x7ebb19d29e28 .functor BUFT 1, C4<10011>, C4<0>, C4<0>, C4<0>;
v0x55f716ee7430_0 .net/2u *"_ivl_64", 4 0, L_0x7ebb19d29e28;  1 drivers
v0x55f716ee7510_0 .net *"_ivl_66", 0 0, L_0x55f716f11770;  1 drivers
L_0x7ebb19d29e70 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x55f716ee75d0_0 .net/2u *"_ivl_70", 4 0, L_0x7ebb19d29e70;  1 drivers
v0x55f716ee76b0_0 .net *"_ivl_72", 0 0, L_0x55f716f11970;  1 drivers
L_0x7ebb19d29eb8 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x55f716ee7770_0 .net/2u *"_ivl_74", 4 0, L_0x7ebb19d29eb8;  1 drivers
v0x55f716ee7850_0 .net *"_ivl_76", 0 0, L_0x55f716f11a60;  1 drivers
L_0x7ebb19d29b10 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee7910_0 .net/2u *"_ivl_8", 4 0, L_0x7ebb19d29b10;  1 drivers
L_0x7ebb19d29f00 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x55f716ee79f0_0 .net/2u *"_ivl_80", 4 0, L_0x7ebb19d29f00;  1 drivers
v0x55f716ee7ad0_0 .net *"_ivl_82", 0 0, L_0x55f716f11d40;  1 drivers
L_0x7ebb19d29f48 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x55f716ee7b90_0 .net/2u *"_ivl_84", 4 0, L_0x7ebb19d29f48;  1 drivers
v0x55f716ee7c70_0 .net *"_ivl_86", 0 0, L_0x55f716f11e30;  1 drivers
v0x55f716ee7d30_0 .net *"_ivl_88", 31 0, L_0x55f716f11fc0;  1 drivers
L_0x7ebb19d29f90 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee7e10_0 .net *"_ivl_91", 30 0, L_0x7ebb19d29f90;  1 drivers
L_0x7ebb19d29fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee7ef0_0 .net/2u *"_ivl_92", 31 0, L_0x7ebb19d29fd8;  1 drivers
v0x55f716ee7fd0_0 .net *"_ivl_94", 31 0, L_0x55f716f12100;  1 drivers
L_0x7ebb19d2a020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f716ee80b0_0 .net/2u *"_ivl_96", 31 0, L_0x7ebb19d2a020;  1 drivers
v0x55f716ee8190_0 .net *"_ivl_98", 0 0, L_0x55f716f11f20;  1 drivers
v0x55f716ee8250_0 .net "charrom_read", 0 0, L_0x55f716f13b30;  alias, 1 drivers
v0x55f716ee82f0_0 .net "clk", 0 0, v0x55f716ef4df0_0;  alias, 1 drivers
v0x55f716ee8390_0 .net "clk_seq", 4 0, L_0x55f716f14be0;  alias, 1 drivers
v0x55f716ee8460_0 .var "clkdiv", 4 0;
v0x55f716ee8520_0 .net "crtc_clk", 0 0, L_0x55f716f14b20;  alias, 1 drivers
v0x55f716ee85f0_0 .net "crtc_clk_int", 0 0, L_0x55f716f10dd0;  1 drivers
v0x55f716ee8690_0 .net "disp_pipeline", 0 0, L_0x55f716f149a0;  alias, 1 drivers
v0x55f716ee8760_0 .net "hclk", 0 0, L_0x55f716f10660;  alias, 1 drivers
v0x55f716ee8800_0 .net "hres_mode", 0 0, L_0x55f716f07c90;  alias, 1 drivers
v0x55f716ee88d0_0 .net "isa_op_enable", 0 0, L_0x55f716f15580;  alias, 1 drivers
v0x55f716ee8970_0 .net "lclk", 0 0, L_0x55f716f102f0;  alias, 1 drivers
v0x55f716ee8a30_0 .net "tandy_16_gfx", 0 0, L_0x55f716f15750;  1 drivers
v0x55f716ee8af0_0 .net "tandy_color_16", 0 0, L_0x55f716f08270;  alias, 1 drivers
v0x55f716ee8b90_0 .net "vram_read", 0 0, L_0x55f716f11860;  alias, 1 drivers
v0x55f716ee8c50_0 .net "vram_read_a0", 0 0, L_0x55f716f11be0;  alias, 1 drivers
v0x55f716ee8d10_0 .net "vram_read_att", 0 0, L_0x55f716f12ec0;  alias, 1 drivers
v0x55f716ee8db0_0 .net "vram_read_char", 0 0, L_0x55f716f12390;  alias, 1 drivers
L_0x55f716f102f0 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d29a80;
L_0x55f716f10430 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d29ac8;
L_0x55f716f10570 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d29b10;
L_0x55f716f107c0 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d29b58;
L_0x55f716f10890 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d29ba0;
L_0x55f716f10980 .concat [ 1 31 0 0], L_0x55f716f10890, L_0x7ebb19d29be8;
L_0x55f716f10b00 .functor MUXZ 32, L_0x7ebb19d29c30, L_0x55f716f10980, L_0x55f716f07c90, C4<>;
L_0x55f716f10c40 .cmp/ne 32, L_0x55f716f10b00, L_0x7ebb19d29c78;
L_0x55f716f10ee0 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d29cc0;
L_0x55f716f10fd0 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d29d08;
L_0x55f716f11130 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d29d50;
L_0x55f716f11330 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d29d98;
L_0x55f716f11530 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d29de0;
L_0x55f716f11770 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d29e28;
L_0x55f716f11970 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d29e70;
L_0x55f716f11a60 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d29eb8;
L_0x55f716f11d40 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d29f00;
L_0x55f716f11e30 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d29f48;
L_0x55f716f11fc0 .concat [ 1 31 0 0], L_0x55f716f11e30, L_0x7ebb19d29f90;
L_0x55f716f12100 .functor MUXZ 32, L_0x7ebb19d29fd8, L_0x55f716f11fc0, L_0x55f716f07c90, C4<>;
L_0x55f716f11f20 .cmp/ne 32, L_0x55f716f12100, L_0x7ebb19d2a020;
L_0x55f716f124a0 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d2a068;
L_0x55f716f12860 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d2a0b0;
L_0x55f716f12950 .concat [ 1 31 0 0], L_0x55f716f12860, L_0x7ebb19d2a0f8;
L_0x55f716f12b60 .functor MUXZ 32, L_0x7ebb19d2a140, L_0x55f716f12950, L_0x55f716f07c90, C4<>;
L_0x55f716f12ca0 .cmp/ne 32, L_0x55f716f12b60, L_0x7ebb19d2a188;
L_0x55f716f13030 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d2a1d0;
L_0x55f716f134e0 .cmp/eq 5, v0x55f716ee8460_0, L_0x7ebb19d2a218;
L_0x55f716f13670 .concat [ 1 31 0 0], L_0x55f716f134e0, L_0x7ebb19d2a260;
L_0x55f716f137b0 .functor MUXZ 32, L_0x7ebb19d2a2a8, L_0x55f716f13670, L_0x55f716f07c90, C4<>;
L_0x55f716f139f0 .cmp/ne 32, L_0x55f716f137b0, L_0x7ebb19d2a2f0;
L_0x55f716f13c40 .functor MUXZ 5, L_0x7ebb19d2a3c8, L_0x7ebb19d2a380, L_0x55f716f15750, C4<>;
L_0x55f716f13e90 .functor MUXZ 5, L_0x55f716f13c40, L_0x7ebb19d2a338, L_0x55f716f08270, C4<>;
L_0x55f716f13fd0 .cmp/eq 5, v0x55f716ee8460_0, L_0x55f716f13e90;
L_0x55f716f141e0 .functor MUXZ 5, L_0x7ebb19d2a458, L_0x7ebb19d2a410, L_0x55f716f15750, C4<>;
L_0x55f716f14370 .cmp/eq 5, v0x55f716ee8460_0, L_0x55f716f141e0;
L_0x55f716f140c0 .concat [ 1 31 0 0], L_0x55f716f14370, L_0x7ebb19d2a4a0;
L_0x55f716f145e0 .functor MUXZ 32, L_0x7ebb19d2a4e8, L_0x55f716f140c0, L_0x55f716f07c90, C4<>;
L_0x55f716f14860 .cmp/ne 32, L_0x55f716f145e0, L_0x7ebb19d2a530;
L_0x55f716f14cd0 .cmp/gt 5, v0x55f716ee8460_0, L_0x7ebb19d2a578;
L_0x55f716f14f10 .cmp/gt 5, L_0x7ebb19d2a5c0, v0x55f716ee8460_0;
L_0x55f716f150a0 .cmp/gt 5, v0x55f716ee8460_0, L_0x7ebb19d2a608;
L_0x55f716f152f0 .cmp/gt 5, L_0x7ebb19d2a650, v0x55f716ee8460_0;
S_0x55f716eeed60 .scope module, "cga_vram" "vram" 4 154, 11 1 0, S_0x55f716e3b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clka";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "wea";
    .port_info 3 /INPUT 14 "addra";
    .port_info 4 /INPUT 8 "dina";
    .port_info 5 /OUTPUT 8 "douta";
    .port_info 6 /INPUT 1 "clkb";
    .port_info 7 /INPUT 1 "enb";
    .port_info 8 /INPUT 1 "web";
    .port_info 9 /INPUT 14 "addrb";
    .port_info 10 /INPUT 8 "dinb";
    .port_info 11 /OUTPUT 8 "doutb";
P_0x55f716eeef40 .param/l "AW" 0 11 1, +C4<00000000000000000000000000001110>;
v0x55f716eef170_0 .net "addra", 13 0, L_0x55f716f1aca0;  1 drivers
v0x55f716eef270_0 .net "addrb", 13 0, L_0x55f716f1ad90;  1 drivers
v0x55f716eef350_0 .net "clka", 0 0, v0x55f716ef4ec0_0;  alias, 1 drivers
v0x55f716eef450_0 .net "clkb", 0 0, v0x55f716ef4df0_0;  alias, 1 drivers
v0x55f716eef4f0_0 .net "dina", 7 0, v0x55f716ecf100_0;  alias, 1 drivers
L_0x7ebb19d2ab60 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f716eef5e0_0 .net "dinb", 7 0, L_0x7ebb19d2ab60;  1 drivers
v0x55f716eef680_0 .var "douta", 7 0;
v0x55f716eef770_0 .var "doutb", 7 0;
v0x55f716eef840_0 .net "ena", 0 0, v0x55f716ecf1e0_0;  alias, 1 drivers
v0x55f716eef910_0 .net "enb", 0 0, L_0x55f716e6de90;  alias, 1 drivers
v0x55f716eef9e0 .array "vram", 16383 0, 7 0;
v0x55f716eefa80_0 .net "wea", 0 0, v0x55f716ecf2a0_0;  alias, 1 drivers
L_0x7ebb19d2ab18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f716eefb50_0 .net "web", 0 0, L_0x7ebb19d2ab18;  1 drivers
E_0x55f716eef110 .event posedge, v0x55f716e537c0_0;
S_0x55f716eefd30 .scope module, "vga_cga" "cga_vgaport" 4 58, 12 12 0, S_0x55f716e3b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "clkdiv";
    .port_info 2 /INPUT 4 "video";
    .port_info 3 /INPUT 1 "composite";
    .port_info 4 /INPUT 1 "hblank";
    .port_info 5 /OUTPUT 6 "red";
    .port_info 6 /OUTPUT 6 "green";
    .port_info 7 /OUTPUT 6 "blue";
v0x55f716eeff90 .array/s "COSX", 7 0, 15 0;
v0x55f716ef0070_0 .var/s "I", 15 0;
v0x55f716ef0150 .array/s "Is", 7 0, 15 0;
v0x55f716ef0220_0 .var/s "Q", 15 0;
v0x55f716ef0300 .array/s "Qs", 7 0, 15 0;
v0x55f716ef0410 .array/s "SINX", 7 0, 15 0;
v0x55f716ef04d0_0 .var/s "Y", 15 0;
v0x55f716ef05b0 .array/s "Ys", 7 0, 15 0;
v0x55f716ef0670_0 .var/s "b", 15 0;
v0x55f716ef0750_0 .net "blue", 5 0, L_0x55f716ef5f70;  alias, 1 drivers
v0x55f716ef0830_0 .var "c", 17 0;
v0x55f716ef0910_0 .var "chroma", 7 0;
v0x55f716ef09f0_0 .net "clk", 0 0, v0x55f716ef4df0_0;  alias, 1 drivers
v0x55f716ef0a90_0 .net "clkdiv", 4 0, L_0x55f716f14be0;  alias, 1 drivers
v0x55f716ef0b50 .array "color_burst", 63 0, 7 0;
L_0x7ebb19d29018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f716ef0c10_0 .net "composite", 0 0, L_0x7ebb19d29018;  1 drivers
v0x55f716ef0cd0_0 .var "composite_video", 3 0;
v0x55f716ef0db0_0 .var "composite_video_aux", 3 0;
v0x55f716ef0e90_0 .var/s "g", 15 0;
v0x55f716ef0f70_0 .net "green", 5 0, L_0x55f716ef5e80;  alias, 1 drivers
v0x55f716ef1050_0 .net "hblank", 0 0, L_0x55f716f09130;  alias, 1 drivers
v0x55f716ef10f0_0 .var "hcount", 10 0;
v0x55f716ef11d0_0 .var "luma", 7 0;
v0x55f716ef12b0_0 .var "pix", 1 0;
v0x55f716ef1390 .array "pixel", 3 0, 3 0;
v0x55f716ef1450_0 .var/s "r", 15 0;
v0x55f716ef1530_0 .net "red", 5 0, L_0x55f716ef5de0;  alias, 1 drivers
v0x55f716ef1610_0 .net "video", 3 0, v0x55f716ee25f0_0;  alias, 1 drivers
E_0x55f716eeff10 .event negedge, v0x55f716ed0930_0;
L_0x55f716ef5de0 .part v0x55f716ef0830_0, 0, 6;
L_0x55f716ef5e80 .part v0x55f716ef0830_0, 6, 6;
L_0x55f716ef5f70 .part v0x55f716ef0830_0, 12, 6;
S_0x55f716ef41f0 .scope task, "program_mode_03h" "program_mode_03h" 3 135, 3 135 0, S_0x55f716e34860;
 .timescale -12 -12;
TD_cga_vsync_debug_tb.program_mode_03h ;
    %vpi_call/w 3 137 "$display", "\000" {0 0 0};
    %vpi_call/w 3 138 "$display", "[%0t] ========================================", $time {0 0 0};
    %vpi_call/w 3 139 "$display", "[%0t] Programming Mode 03h (80x25 text)", $time {0 0 0};
    %vpi_call/w 3 140 "$display", "[%0t] ========================================", $time {0 0 0};
    %pushi/vec4 984, 0, 16;
    %store/vec4 v0x55f716ef4660_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f716ef4740_0, 0, 8;
    %fork TD_cga_vsync_debug_tb.write_cga_register, S_0x55f716ef43f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f716d2b170;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f716ef4a00_0, 0, 5;
    %pushi/vec4 113, 0, 8;
    %store/vec4 v0x55f716ef4b00_0, 0, 8;
    %fork TD_cga_vsync_debug_tb.write_crtc_register, S_0x55f716ef4820;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55f716ef4a00_0, 0, 5;
    %pushi/vec4 80, 0, 8;
    %store/vec4 v0x55f716ef4b00_0, 0, 8;
    %fork TD_cga_vsync_debug_tb.write_crtc_register, S_0x55f716ef4820;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55f716ef4a00_0, 0, 5;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0x55f716ef4b00_0, 0, 8;
    %fork TD_cga_vsync_debug_tb.write_crtc_register, S_0x55f716ef4820;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55f716ef4a00_0, 0, 5;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x55f716ef4b00_0, 0, 8;
    %fork TD_cga_vsync_debug_tb.write_crtc_register, S_0x55f716ef4820;
    %join;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55f716ef4a00_0, 0, 5;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0x55f716ef4b00_0, 0, 8;
    %fork TD_cga_vsync_debug_tb.write_crtc_register, S_0x55f716ef4820;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55f716ef4a00_0, 0, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f716ef4b00_0, 0, 8;
    %fork TD_cga_vsync_debug_tb.write_crtc_register, S_0x55f716ef4820;
    %join;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55f716ef4a00_0, 0, 5;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0x55f716ef4b00_0, 0, 8;
    %fork TD_cga_vsync_debug_tb.write_crtc_register, S_0x55f716ef4820;
    %join;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55f716ef4a00_0, 0, 5;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x55f716ef4b00_0, 0, 8;
    %fork TD_cga_vsync_debug_tb.write_crtc_register, S_0x55f716ef4820;
    %join;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x55f716ef4a00_0, 0, 5;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0x55f716ef4b00_0, 0, 8;
    %fork TD_cga_vsync_debug_tb.write_crtc_register, S_0x55f716ef4820;
    %join;
    %pushi/vec4 984, 0, 16;
    %store/vec4 v0x55f716ef4660_0, 0, 16;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x55f716ef4740_0, 0, 8;
    %fork TD_cga_vsync_debug_tb.write_cga_register, S_0x55f716ef43f0;
    %join;
    %vpi_call/w 3 160 "$display", "[%0t] Mode 03h programming complete", $time {0 0 0};
    %end;
S_0x55f716ef43f0 .scope task, "write_cga_register" "write_cga_register" 3 113, 3 113 0, S_0x55f716e34860;
 .timescale -12 -12;
v0x55f716ef4660_0 .var "addr", 15 0;
v0x55f716ef4740_0 .var "data", 7 0;
E_0x55f716ef4600 .event anyedge, v0x55f716e6dff0_0;
TD_cga_vsync_debug_tb.write_cga_register ;
    %wait E_0x55f716eef110;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f716ef5560_0, 0, 1;
    %load/vec4 v0x55f716ef4660_0;
    %pad/u 19;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55f716ef5140_0, 0, 19;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55f716ef4740_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f716ef5280_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f716ef51e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f716ef53f0_0, 0, 1;
    %wait E_0x55f716eef110;
T_1.2 ;
    %load/vec4 v0x55f716ef54c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.3, 6;
    %wait E_0x55f716ef4600;
    %jmp T_1.2;
T_1.3 ;
    %wait E_0x55f716eef110;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f716ef5560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f716ef53f0_0, 0, 1;
    %wait E_0x55f716eef110;
    %vpi_call/w 3 130 "$display", "[%0t] Wrote CGA register 0x%04h = 0x%02h", $time, v0x55f716ef4660_0, v0x55f716ef4740_0 {0 0 0};
    %end;
S_0x55f716ef4820 .scope task, "write_crtc_register" "write_crtc_register" 3 75, 3 75 0, S_0x55f716e34860;
 .timescale -12 -12;
v0x55f716ef4a00_0 .var "reg_addr", 4 0;
v0x55f716ef4b00_0 .var "reg_data", 7 0;
TD_cga_vsync_debug_tb.write_crtc_register ;
    %wait E_0x55f716eef110;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f716ef5560_0, 0, 1;
    %pushi/vec4 490, 0, 19;
    %store/vec4 v0x55f716ef5140_0, 0, 19;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55f716ef4a00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x55f716ef5280_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f716ef51e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f716ef53f0_0, 0, 1;
    %wait E_0x55f716eef110;
T_2.4 ;
    %load/vec4 v0x55f716ef54c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.5, 6;
    %wait E_0x55f716ef4600;
    %jmp T_2.4;
T_2.5 ;
    %wait E_0x55f716eef110;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f716ef5560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f716ef53f0_0, 0, 1;
    %wait E_0x55f716eef110;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f716ef5560_0, 0, 1;
    %pushi/vec4 490, 0, 19;
    %store/vec4 v0x55f716ef5140_0, 0, 19;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55f716ef4b00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f716ef5280_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f716ef51e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f716ef53f0_0, 0, 1;
    %wait E_0x55f716eef110;
T_2.6 ;
    %load/vec4 v0x55f716ef54c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.7, 6;
    %wait E_0x55f716ef4600;
    %jmp T_2.6;
T_2.7 ;
    %wait E_0x55f716eef110;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f716ef5560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f716ef53f0_0, 0, 1;
    %wait E_0x55f716eef110;
    %vpi_call/w 3 108 "$display", "[%0t] Wrote CRTC R%0d = 0x%02h", $time, v0x55f716ef4a00_0, v0x55f716ef4b00_0 {0 0 0};
    %end;
    .scope S_0x55f716eefd30;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f716ef04d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f716ef0070_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f716ef0220_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f716ef1450_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f716ef0e90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f716ef0670_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f716ef11d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f716ef0910_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f716ef12b0_0, 0, 2;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x55f716ef10f0_0, 0, 11;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f716ef0cd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f716ef0db0_0, 0, 4;
    %end;
    .thread T_3, $init;
    .scope S_0x55f716eefd30;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0b50, 4, 0;
    %pushi/vec4 65472, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0410, 4, 0;
    %pushi/vec4 65504, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0410, 4, 0;
    %pushi/vec4 12, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0410, 4, 0;
    %pushi/vec4 51, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0410, 4, 0;
    %pushi/vec4 64, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0410, 4, 0;
    %pushi/vec4 40, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0410, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0410, 4, 0;
    %pushi/vec4 65506, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0410, 4, 0;
    %pushi/vec4 16, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716eeff90, 4, 0;
    %pushi/vec4 53, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716eeff90, 4, 0;
    %pushi/vec4 64, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716eeff90, 4, 0;
    %pushi/vec4 36, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716eeff90, 4, 0;
    %pushi/vec4 65528, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716eeff90, 4, 0;
    %pushi/vec4 65486, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716eeff90, 4, 0;
    %pushi/vec4 65504, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716eeff90, 4, 0;
    %pushi/vec4 65491, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716eeff90, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef1390, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef1390, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef1390, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef1390, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef05b0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef05b0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef05b0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef05b0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef05b0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef05b0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef05b0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef05b0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0150, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0150, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0150, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0150, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0150, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0150, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0150, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0150, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0300, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0300, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0300, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0300, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0300, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0300, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0300, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef0300, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x55f716eefd30;
T_5 ;
    %wait E_0x55f716eeff10;
    %load/vec4 v0x55f716ef12b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55f716ef0a90_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f716ef12b0_0, 0, 2;
    %load/vec4 v0x55f716ef0a90_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55f716ef12b0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x55f716ef1610_0;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f716ef1390, 4;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef1390, 4, 0;
    %load/vec4 v0x55f716ef12b0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_5.4, 8;
    %load/vec4 v0x55f716ef1610_0;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f716ef1390, 4;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef1390, 4, 0;
    %load/vec4 v0x55f716ef12b0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_5.6, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f716ef1390, 4;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %load/vec4 v0x55f716ef12b0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_5.8, 9;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f716ef1390, 4;
    %jmp/1 T_5.9, 9;
T_5.8 ; End of true expr.
    %load/vec4 v0x55f716ef12b0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_5.10, 10;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f716ef1390, 4;
    %jmp/1 T_5.11, 10;
T_5.10 ; End of true expr.
    %load/vec4 v0x55f716ef12b0_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 11, 4;
    %jmp/0 T_5.12, 11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f716ef1390, 4;
    %jmp/1 T_5.13, 11;
T_5.12 ; End of true expr.
    %load/vec4 v0x55f716ef0cd0_0;
    %jmp/0 T_5.13, 11;
 ; End of false expr.
    %blend;
T_5.13;
    %jmp/0 T_5.11, 10;
 ; End of false expr.
    %blend;
T_5.11;
    %jmp/0 T_5.9, 9;
 ; End of false expr.
    %blend;
T_5.9;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %store/vec4 v0x55f716ef0cd0_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55f716ef12b0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_5.14, 8;
    %load/vec4 v0x55f716ef1610_0;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f716ef1390, 4;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef1390, 4, 0;
    %load/vec4 v0x55f716ef12b0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_5.16, 8;
    %load/vec4 v0x55f716ef1610_0;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f716ef1390, 4;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ef1390, 4, 0;
    %load/vec4 v0x55f716ef12b0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_5.18, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f716ef1390, 4;
    %jmp/1 T_5.19, 8;
T_5.18 ; End of true expr.
    %load/vec4 v0x55f716ef12b0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_5.20, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f716ef1390, 4;
    %jmp/1 T_5.21, 9;
T_5.20 ; End of true expr.
    %load/vec4 v0x55f716ef12b0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_5.22, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f716ef1390, 4;
    %jmp/1 T_5.23, 10;
T_5.22 ; End of true expr.
    %load/vec4 v0x55f716ef12b0_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 11, 4;
    %jmp/0 T_5.24, 11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55f716ef1390, 4;
    %jmp/1 T_5.25, 11;
T_5.24 ; End of true expr.
    %load/vec4 v0x55f716ef0cd0_0;
    %jmp/0 T_5.25, 11;
 ; End of false expr.
    %blend;
T_5.25;
    %jmp/0 T_5.23, 10;
 ; End of false expr.
    %blend;
T_5.23;
    %jmp/0 T_5.21, 9;
 ; End of false expr.
    %blend;
T_5.21;
    %jmp/0 T_5.19, 8;
 ; End of false expr.
    %blend;
T_5.19;
    %store/vec4 v0x55f716ef0cd0_0, 0, 4;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f716eefd30;
T_6 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716ef1050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x55f716ef10f0_0;
    %addi 1, 0, 11;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %pushi/vec4 0, 0, 11;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x55f716ef10f0_0, 0;
    %load/vec4 v0x55f716ef1610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %jmp T_6.19;
T_6.2 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55f716ef0830_0, 0, 18;
    %jmp T_6.19;
T_6.3 ;
    %pushi/vec4 172032, 0, 18;
    %store/vec4 v0x55f716ef0830_0, 0, 18;
    %jmp T_6.19;
T_6.4 ;
    %pushi/vec4 2688, 0, 18;
    %store/vec4 v0x55f716ef0830_0, 0, 18;
    %jmp T_6.19;
T_6.5 ;
    %pushi/vec4 174720, 0, 18;
    %store/vec4 v0x55f716ef0830_0, 0, 18;
    %jmp T_6.19;
T_6.6 ;
    %pushi/vec4 42, 0, 18;
    %store/vec4 v0x55f716ef0830_0, 0, 18;
    %jmp T_6.19;
T_6.7 ;
    %pushi/vec4 172074, 0, 18;
    %store/vec4 v0x55f716ef0830_0, 0, 18;
    %jmp T_6.19;
T_6.8 ;
    %pushi/vec4 1386, 0, 18;
    %store/vec4 v0x55f716ef0830_0, 0, 18;
    %jmp T_6.19;
T_6.9 ;
    %pushi/vec4 174762, 0, 18;
    %store/vec4 v0x55f716ef0830_0, 0, 18;
    %jmp T_6.19;
T_6.10 ;
    %pushi/vec4 87381, 0, 18;
    %store/vec4 v0x55f716ef0830_0, 0, 18;
    %jmp T_6.19;
T_6.11 ;
    %pushi/vec4 259413, 0, 18;
    %store/vec4 v0x55f716ef0830_0, 0, 18;
    %jmp T_6.19;
T_6.12 ;
    %pushi/vec4 90069, 0, 18;
    %store/vec4 v0x55f716ef0830_0, 0, 18;
    %jmp T_6.19;
T_6.13 ;
    %pushi/vec4 262101, 0, 18;
    %store/vec4 v0x55f716ef0830_0, 0, 18;
    %jmp T_6.19;
T_6.14 ;
    %pushi/vec4 87423, 0, 18;
    %store/vec4 v0x55f716ef0830_0, 0, 18;
    %jmp T_6.19;
T_6.15 ;
    %pushi/vec4 259455, 0, 18;
    %store/vec4 v0x55f716ef0830_0, 0, 18;
    %jmp T_6.19;
T_6.16 ;
    %pushi/vec4 90111, 0, 18;
    %store/vec4 v0x55f716ef0830_0, 0, 18;
    %jmp T_6.19;
T_6.17 ;
    %pushi/vec4 262143, 0, 18;
    %store/vec4 v0x55f716ef0830_0, 0, 18;
    %jmp T_6.19;
T_6.19 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f716e3ed60;
T_7 ;
    %pushi/vec4 113, 0, 8;
    %store/vec4 v0x55f716ed12c0_0, 0, 8;
    %pushi/vec4 80, 0, 8;
    %store/vec4 v0x55f716ed19c0_0, 0, 8;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0x55f716ed1aa0_0, 0, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55f716ed1b80_0, 0, 4;
    %pushi/vec4 31, 0, 7;
    %store/vec4 v0x55f716ed1d40_0, 0, 7;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55f716ed1e20_0, 0, 5;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x55f716ed1f00_0, 0, 7;
    %pushi/vec4 28, 0, 7;
    %store/vec4 v0x55f716ed1fe0_0, 0, 7;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f716ed20c0_0, 0, 2;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x55f716ed2280_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f716ed13a0_0, 0, 2;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55f716ed1480_0, 0, 5;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x55f716ed1560_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f716ed1640_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f716ed1720_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f716ed1800_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f716ed18e0_0, 0, 8;
    %end;
    .thread T_7, $init;
    .scope S_0x55f716e3ed60;
T_8 ;
    %wait E_0x55f716d2b390;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55f716ed0ec0_0, 0, 8;
    %load/vec4 v0x55f716ed0fa0_0;
    %load/vec4 v0x55f716ed9020_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55f716ed2440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55f716ed71d0_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f716ed0ec0_0, 0, 8;
    %jmp T_8.12;
T_8.4 ;
    %load/vec4 v0x55f716ed13a0_0;
    %load/vec4 v0x55f716ed1480_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %store/vec4 v0x55f716ed0ec0_0, 0, 8;
    %jmp T_8.12;
T_8.5 ;
    %load/vec4 v0x55f716ed1560_0;
    %pad/u 8;
    %store/vec4 v0x55f716ed0ec0_0, 0, 8;
    %jmp T_8.12;
T_8.6 ;
    %load/vec4 v0x55f716ed0b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.13, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %load/vec4 v0x55f716ed1640_0;
    %pad/u 8;
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %store/vec4 v0x55f716ed0ec0_0, 0, 8;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v0x55f716ed0b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.15, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_8.16, 8;
T_8.15 ; End of true expr.
    %load/vec4 v0x55f716ed1720_0;
    %jmp/0 T_8.16, 8;
 ; End of false expr.
    %blend;
T_8.16;
    %store/vec4 v0x55f716ed0ec0_0, 0, 8;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v0x55f716ed1800_0;
    %pad/u 8;
    %store/vec4 v0x55f716ed0ec0_0, 0, 8;
    %jmp T_8.12;
T_8.9 ;
    %load/vec4 v0x55f716ed18e0_0;
    %store/vec4 v0x55f716ed0ec0_0, 0, 8;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v0x55f716ed0b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.17, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_8.18, 8;
T_8.17 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_8.18, 8;
 ; End of false expr.
    %blend;
T_8.18;
    %store/vec4 v0x55f716ed0ec0_0, 0, 8;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55f716ed0b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %load/vec4 v0x55f716ed99a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.21, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_8.22, 8;
T_8.21 ; End of true expr.
    %pushi/vec4 32, 0, 8;
    %jmp/0 T_8.22, 8;
 ; End of false expr.
    %blend;
T_8.22;
    %store/vec4 v0x55f716ed0ec0_0, 0, 8;
T_8.19 ;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55f716e3ed60;
T_9 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716ed0fa0_0;
    %load/vec4 v0x55f716ed9020_0;
    %inv;
    %and;
    %load/vec4 v0x55f716ed2500_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55f716ed2440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x55f716ed71d0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55f716ed71d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %jmp T_9.20;
T_9.4 ;
    %load/vec4 v0x55f716ed0de0_0;
    %assign/vec4 v0x55f716ed12c0_0, 0;
    %jmp T_9.20;
T_9.5 ;
    %load/vec4 v0x55f716ed0de0_0;
    %assign/vec4 v0x55f716ed19c0_0, 0;
    %jmp T_9.20;
T_9.6 ;
    %load/vec4 v0x55f716ed0de0_0;
    %assign/vec4 v0x55f716ed1aa0_0, 0;
    %jmp T_9.20;
T_9.7 ;
    %load/vec4 v0x55f716ed0de0_0;
    %split/vec4 4;
    %assign/vec4 v0x55f716ed1b80_0, 0;
    %assign/vec4 v0x55f716ed1c60_0, 0;
    %jmp T_9.20;
T_9.8 ;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x55f716ed1d40_0, 0;
    %jmp T_9.20;
T_9.9 ;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x55f716ed1e20_0, 0;
    %jmp T_9.20;
T_9.10 ;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x55f716ed1f00_0, 0;
    %jmp T_9.20;
T_9.11 ;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x55f716ed1fe0_0, 0;
    %jmp T_9.20;
T_9.12 ;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 2;
    %assign/vec4 v0x55f716ed20c0_0, 0;
    %assign/vec4 v0x55f716ed21a0_0, 0;
    %jmp T_9.20;
T_9.13 ;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x55f716ed2280_0, 0;
    %jmp T_9.20;
T_9.14 ;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 7, 0, 2;
    %split/vec4 5;
    %assign/vec4 v0x55f716ed1480_0, 0;
    %assign/vec4 v0x55f716ed13a0_0, 0;
    %jmp T_9.20;
T_9.15 ;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x55f716ed1560_0, 0;
    %jmp T_9.20;
T_9.16 ;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x55f716ed1640_0, 0;
    %jmp T_9.20;
T_9.17 ;
    %load/vec4 v0x55f716ed0de0_0;
    %assign/vec4 v0x55f716ed1720_0, 0;
    %jmp T_9.20;
T_9.18 ;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x55f716ed1800_0, 0;
    %jmp T_9.20;
T_9.19 ;
    %load/vec4 v0x55f716ed0de0_0;
    %assign/vec4 v0x55f716ed18e0_0, 0;
    %jmp T_9.20;
T_9.20 ;
    %pop/vec4 1;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55f716e3ed60;
T_10 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716ed90e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f716ed8280_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f716ed89c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55f716ed91a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed8820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed7530_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55f716ed0850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55f716ed8420_0;
    %assign/vec4 v0x55f716ed8280_0, 0;
    %load/vec4 v0x55f716ed8d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x55f716ed8dc0_0;
    %assign/vec4 v0x55f716ed89c0_0, 0;
T_10.4 ;
    %load/vec4 v0x55f716ed8280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x55f716ed8aa0_0;
    %assign/vec4 v0x55f716ed8b60_0, 0;
    %load/vec4 v0x55f716ed95c0_0;
    %assign/vec4 v0x55f716ed9680_0, 0;
    %load/vec4 v0x55f716ed8aa0_0;
    %load/vec4 v0x55f716ed95c0_0;
    %and;
    %load/vec4 v0x55f716ed8820_0;
    %inv;
    %and;
    %assign/vec4 v0x55f716ed8040_0, 0;
T_10.6 ;
    %load/vec4 v0x55f716ed8280_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0x55f716ed8040_0;
    %load/vec4 v0x55f716ed1e20_0;
    %or/r;
    %and;
    %assign/vec4 v0x55f716ed8040_0, 0;
T_10.8 ;
    %load/vec4 v0x55f716ed9740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0x55f716ed9800_0;
    %assign/vec4 v0x55f716ed91a0_0, 0;
    %load/vec4 v0x55f716ed75f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ed8820_0, 0;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0x55f716ed8100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed8820_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55f716ed91a0_0, 0;
    %load/vec4 v0x55f716ed7530_0;
    %inv;
    %load/vec4 v0x55f716ed20c0_0;
    %parti/s 1, 0, 2;
    %and;
    %assign/vec4 v0x55f716ed7530_0, 0;
T_10.14 ;
T_10.13 ;
T_10.10 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55f716e3ed60;
T_11 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716ed0850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55f716ed9440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55f716ed9360_0;
    %assign/vec4 v0x55f716ed9280_0, 0;
T_11.2 ;
    %load/vec4 v0x55f716ed8360_0;
    %load/vec4 v0x55f716ed9440_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x55f716ed9280_0;
    %assign/vec4 v0x55f716ed9360_0, 0;
T_11.4 ;
    %load/vec4 v0x55f716ed8360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x55f716ed9360_0;
    %addi 1, 0, 14;
    %assign/vec4 v0x55f716ed9360_0, 0;
T_11.6 ;
    %load/vec4 v0x55f716ed09f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x55f716ed1640_0;
    %load/vec4 v0x55f716ed1720_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f716ed9280_0, 0;
    %load/vec4 v0x55f716ed1640_0;
    %load/vec4 v0x55f716ed1720_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f716ed9360_0, 0;
T_11.8 ;
    %load/vec4 v0x55f716ed0a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x55f716ed1640_0;
    %load/vec4 v0x55f716ed1720_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f716ed9360_0, 0;
T_11.10 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55f716e3ed60;
T_12 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716ed90e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f716ed85c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed8500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed1120_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55f716ed86a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed1120_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55f716ed8760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ed1120_0, 0;
T_12.4 ;
T_12.3 ;
    %load/vec4 v0x55f716ed0fa0_0;
    %load/vec4 v0x55f716ed2440_0;
    %and;
    %load/vec4 v0x55f716ed9020_0;
    %inv;
    %and;
    %load/vec4 v0x55f716ed2500_0;
    %inv;
    %and;
    %load/vec4 v0x55f716ed71d0_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f716ed8280_0;
    %load/vec4 v0x55f716ed0de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed8500_0, 0;
T_12.6 ;
    %load/vec4 v0x55f716ed0850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v0x55f716ed8d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ed8500_0, 0;
T_12.10 ;
    %load/vec4 v0x55f716ed8420_0;
    %load/vec4 v0x55f716ed19c0_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed8500_0, 0;
T_12.12 ;
    %load/vec4 v0x55f716ed1120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v0x55f716ed85c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55f716ed85c0_0, 0;
    %jmp T_12.15;
T_12.14 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f716ed85c0_0, 0;
T_12.15 ;
T_12.8 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f716e3ed60;
T_13 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716ed2680_0;
    %assign/vec4 v0x55f716ed25c0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55f716e3ed60;
T_14 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716ed90e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f716ed9b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed99a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed9a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed2680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ed9c00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55f716ed0850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55f716ed0b50_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_14.8, 11;
    %load/vec4 v0x55f716ed91a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.7, 10;
    %load/vec4 v0x55f716ed89c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.6, 9;
    %load/vec4 v0x55f716ed1f00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x55f716ed99a0_0;
    %inv;
    %assign/vec4 v0x55f716ed99a0_0, 0;
    %load/vec4 v0x55f716ed9a60_0;
    %inv;
    %assign/vec4 v0x55f716ed9a60_0, 0;
T_14.4 ;
    %load/vec4 v0x55f716ed9740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.9, 8;
    %load/vec4 v0x55f716ed8100_0;
    %load/vec4 v0x55f716ed91a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f716ed9800_0;
    %load/vec4 v0x55f716ed91a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ed9c00_0, 0;
T_14.11 ;
    %load/vec4 v0x55f716ed8100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ed99a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ed9a60_0, 0;
T_14.13 ;
    %load/vec4 v0x55f716ed9800_0;
    %load/vec4 v0x55f716ed1f00_0;
    %cmp/e;
    %jmp/0xz  T_14.15, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed99a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed9a60_0, 0;
T_14.15 ;
T_14.9 ;
    %load/vec4 v0x55f716ed7530_0;
    %flag_set/vec4 9;
    %jmp/0 T_14.19, 9;
    %load/vec4 v0x55f716ed8420_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55f716ed12c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_14.20, 9;
T_14.19 ; End of true expr.
    %load/vec4 v0x55f716ed8d00_0;
    %jmp/0 T_14.20, 9;
 ; End of false expr.
    %blend;
T_14.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.17, 8;
    %load/vec4 v0x55f716ed9b20_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_14.21, 4;
    %load/vec4 v0x55f716ed9b20_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55f716ed9b20_0, 0;
    %jmp T_14.22;
T_14.21 ;
    %load/vec4 v0x55f716ed9c00_0;
    %load/vec4 v0x55f716ed7530_0;
    %flag_set/vec4 9;
    %jmp/0 T_14.25, 9;
    %load/vec4 v0x55f716ed91a0_0;
    %load/vec4 v0x55f716ed1fe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_14.27, 4;
    %load/vec4 v0x55f716ed89c0_0;
    %nor/r;
    %and;
T_14.27;
    %jmp/1 T_14.26, 9;
T_14.25 ; End of true expr.
    %load/vec4 v0x55f716ed9800_0;
    %load/vec4 v0x55f716ed1fe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_14.28, 4;
    %load/vec4 v0x55f716ed8aa0_0;
    %and;
T_14.28;
    %jmp/0 T_14.26, 9;
 ; End of false expr.
    %blend;
T_14.26;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ed2680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed9c00_0, 0;
    %load/vec4 v0x55f716ed0b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.29, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_14.30, 8;
T_14.29 ; End of true expr.
    %load/vec4 v0x55f716ed1c60_0;
    %jmp/0 T_14.30, 8;
 ; End of false expr.
    %blend;
T_14.30;
    %subi 1, 0, 4;
    %assign/vec4 v0x55f716ed9b20_0, 0;
    %jmp T_14.24;
T_14.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed2680_0, 0;
T_14.24 ;
T_14.22 ;
T_14.17 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55f716ed8f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.31, 8;
    %load/vec4 v0x55f716ed0b50_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_14.37, 11;
    %load/vec4 v0x55f716ed91a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.37;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.36, 10;
    %load/vec4 v0x55f716ed89c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.36;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.35, 9;
    %load/vec4 v0x55f716ed1f00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.33, 8;
    %load/vec4 v0x55f716ed99a0_0;
    %inv;
    %assign/vec4 v0x55f716ed99a0_0, 0;
    %load/vec4 v0x55f716ed9a60_0;
    %inv;
    %assign/vec4 v0x55f716ed9a60_0, 0;
T_14.33 ;
T_14.31 ;
T_14.3 ;
T_14.1 ;
    %load/vec4 v0x55f716ed0fa0_0;
    %load/vec4 v0x55f716ed2440_0;
    %and;
    %load/vec4 v0x55f716ed9020_0;
    %inv;
    %and;
    %load/vec4 v0x55f716ed2500_0;
    %inv;
    %and;
    %load/vec4 v0x55f716ed71d0_0;
    %pushi/vec4 7, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.38, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ed9c00_0, 0;
    %load/vec4 v0x55f716ed91a0_0;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 7, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_14.42, 4;
    %load/vec4 v0x55f716ed2680_0;
    %nor/r;
    %and;
T_14.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.40, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ed2680_0, 0;
    %load/vec4 v0x55f716ed0b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.43, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_14.44, 8;
T_14.43 ; End of true expr.
    %load/vec4 v0x55f716ed1c60_0;
    %jmp/0 T_14.44, 8;
 ; End of false expr.
    %blend;
T_14.44;
    %subi 1, 0, 4;
    %assign/vec4 v0x55f716ed9b20_0, 0;
T_14.40 ;
T_14.38 ;
    %load/vec4 v0x55f716ed8f60_0;
    %load/vec4 v0x55f716ed0fa0_0;
    %and;
    %load/vec4 v0x55f716ed2440_0;
    %and;
    %load/vec4 v0x55f716ed9020_0;
    %inv;
    %and;
    %load/vec4 v0x55f716ed2500_0;
    %inv;
    %and;
    %load/vec4 v0x55f716ed71d0_0;
    %pushi/vec4 6, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.45, 8;
    %load/vec4 v0x55f716ed0b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.47, 8;
    %load/vec4 v0x55f716ed91a0_0;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 7, 0, 2;
    %cmp/e;
    %jmp/0xz  T_14.49, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed9a60_0, 0;
T_14.49 ;
    %load/vec4 v0x55f716ed91a0_0;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 7, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_14.53, 4;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.51, 8;
    %load/vec4 v0x55f716ed9a60_0;
    %assign/vec4 v0x55f716ed99a0_0, 0;
T_14.51 ;
    %load/vec4 v0x55f716ed91a0_0;
    %load/vec4 v0x55f716ed1f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_14.56, 4;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f716ed91a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.56;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.54, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ed99a0_0, 0;
T_14.54 ;
    %load/vec4 v0x55f716ed91a0_0;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 7, 0, 2;
    %cmp/e;
    %jmp/1 T_14.59, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_14.59;
    %jmp/0xz  T_14.57, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed99a0_0, 0;
T_14.57 ;
    %jmp T_14.48;
T_14.47 ;
    %load/vec4 v0x55f716ed91a0_0;
    %load/vec4 v0x55f716ed0de0_0;
    %parti/s 7, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_14.62, 4;
    %load/vec4 v0x55f716ed91a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_14.63, 4;
    %load/vec4 v0x55f716ed89c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.63;
    %nor/r;
    %and;
T_14.62;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed9a60_0, 0;
T_14.60 ;
T_14.48 ;
T_14.45 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55f716e3ed60;
T_15 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716ed0850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x55f716ed7370_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55f716ed7450_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f716ed7370_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f716e3ed60;
T_16 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716ed90e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed72b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55f716ed0850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55f716ed89c0_0;
    %load/vec4 v0x55f716ed1480_0;
    %cmp/e;
    %jmp/0xz  T_16.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ed72b0_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x55f716ed89c0_0;
    %load/vec4 v0x55f716ed1560_0;
    %cmp/e;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ed72b0_0, 0;
T_16.6 ;
T_16.5 ;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55f716ee2f50;
T_17 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f716ee8460_0, 0, 5;
    %end;
    .thread T_17, $init;
    .scope S_0x55f716ee2f50;
T_18 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716ee8460_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f716ee8460_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55f716ee8460_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55f716ee8460_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55f716cf6d10;
T_19 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716edcf10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55f716edccd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f716edcf10_0, 0;
    %load/vec4 v0x55f716edcf10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x55f716edcff0_0;
    %inv;
    %assign/vec4 v0x55f716edcff0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55f716cf6d10;
T_20 ;
    %wait E_0x55f716eda740;
    %load/vec4 v0x55f716eddfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f716eddc80_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55f716edd980_0;
    %load/vec4 v0x55f716edd8c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %jmp T_20.6;
T_20.2 ;
    %load/vec4 v0x55f716edcbf0_0;
    %assign/vec4 v0x55f716eddc80_0, 0;
    %jmp T_20.6;
T_20.3 ;
    %load/vec4 v0x55f716edc970_0;
    %assign/vec4 v0x55f716eddc80_0, 0;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x55f716edc7d0_0;
    %assign/vec4 v0x55f716eddc80_0, 0;
    %jmp T_20.6;
T_20.5 ;
    %load/vec4 v0x55f716ede090_0;
    %load/vec4 v0x55f716ede230_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_20.7, 8;
    %load/vec4 v0x55f716ede150_0;
    %jmp/1 T_20.8, 8;
T_20.7 ; End of true expr.
    %load/vec4 v0x55f716edd2f0_0;
    %parti/s 4, 0, 2;
    %jmp/0 T_20.8, 8;
 ; End of false expr.
    %blend;
T_20.8;
    %assign/vec4 v0x55f716eddc80_0, 0;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55f716e3fac0;
T_21 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ee1b40, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ee1b40, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ee1b40, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ee1b40, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ee1b40, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ee1b40, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ee1b40, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ee1b40, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ee1b40, 4, 0;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ee1b40, 4, 0;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ee1b40, 4, 0;
    %pushi/vec4 11, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ee1b40, 4, 0;
    %pushi/vec4 12, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ee1b40, 4, 0;
    %pushi/vec4 13, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ee1b40, 4, 0;
    %pushi/vec4 14, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ee1b40, 4, 0;
    %pushi/vec4 15, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f716ee1b40, 4, 0;
    %end;
    .thread T_21;
    .scope S_0x55f716e3fac0;
T_22 ;
    %vpi_call/w 8 100 "$readmemh", "cga.hex", v0x55f716ee0340, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x55f716e3fac0;
T_23 ;
Ewait_0 .event/or E_0x55f716eda380, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55f716ee16b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x55f716ee0f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x55f716ee19d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.4, 8;
    %load/vec4 v0x55f716ee2790_0;
    %jmp/1 T_23.5, 8;
T_23.4 ; End of true expr.
    %load/vec4 v0x55f716ee2790_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55f716ee1b40, 4;
    %jmp/0 T_23.5, 8;
 ; End of false expr.
    %blend;
T_23.5;
    %store/vec4 v0x55f716ee25f0_0, 0, 4;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x55f716ee19d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55f716ee2790_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55f716ee1b40, 4;
    %store/vec4 v0x55f716ee25f0_0, 0, 4;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x55f716ee0e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55f716ee11a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55f716ee1b40, 4;
    %store/vec4 v0x55f716ee25f0_0, 0, 4;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x55f716ee2790_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55f716ee1b40, 4;
    %store/vec4 v0x55f716ee25f0_0, 0, 4;
T_23.9 ;
T_23.7 ;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55f716ee2790_0;
    %store/vec4 v0x55f716ee25f0_0, 0, 4;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55f716e3fac0;
T_24 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716ee22d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x55f716ee1aa0_0;
    %load/vec4 v0x55f716ee1de0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f716ee1b40, 0, 4;
T_24.0 ;
    %load/vec4 v0x55f716ee2a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x55f716ee2880_0;
    %assign/vec4 v0x55f716ee0200_0, 0;
T_24.2 ;
    %load/vec4 v0x55f716ee2940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x55f716ee2880_0;
    %assign/vec4 v0x55f716edfd20_0, 0;
T_24.4 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55f716e3fac0;
T_25 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716ee0200_0;
    %assign/vec4 v0x55f716ee02a0_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55f716e3fac0;
T_26 ;
    %wait E_0x55f716eda310;
    %load/vec4 v0x55f716ee26d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x55f716ee0eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f716ee1270_0, 0;
    %jmp T_26.11;
T_26.2 ;
    %load/vec4 v0x55f716ee19d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.12, 8;
    %load/vec4 v0x55f716edfd20_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x55f716ee02a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_26.13, 8;
T_26.12 ; End of true expr.
    %load/vec4 v0x55f716ee02a0_0;
    %parti/s 2, 6, 4;
    %jmp/0 T_26.13, 8;
 ; End of false expr.
    %blend;
T_26.13;
    %assign/vec4 v0x55f716ee1270_0, 0;
    %jmp T_26.11;
T_26.3 ;
    %load/vec4 v0x55f716ee19d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.14, 8;
    %load/vec4 v0x55f716edfd20_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x55f716ee02a0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_26.15, 8;
T_26.14 ; End of true expr.
    %load/vec4 v0x55f716ee02a0_0;
    %parti/s 2, 4, 4;
    %jmp/0 T_26.15, 8;
 ; End of false expr.
    %blend;
T_26.15;
    %assign/vec4 v0x55f716ee1270_0, 0;
    %jmp T_26.11;
T_26.4 ;
    %load/vec4 v0x55f716ee19d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.16, 8;
    %load/vec4 v0x55f716edfd20_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x55f716ee02a0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_26.17, 8;
T_26.16 ; End of true expr.
    %load/vec4 v0x55f716ee02a0_0;
    %parti/s 2, 2, 3;
    %jmp/0 T_26.17, 8;
 ; End of false expr.
    %blend;
T_26.17;
    %assign/vec4 v0x55f716ee1270_0, 0;
    %jmp T_26.11;
T_26.5 ;
    %load/vec4 v0x55f716ee19d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.18, 8;
    %load/vec4 v0x55f716edfd20_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x55f716ee02a0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_26.19, 8;
T_26.18 ; End of true expr.
    %load/vec4 v0x55f716ee02a0_0;
    %parti/s 2, 0, 2;
    %jmp/0 T_26.19, 8;
 ; End of false expr.
    %blend;
T_26.19;
    %assign/vec4 v0x55f716ee1270_0, 0;
    %jmp T_26.11;
T_26.6 ;
    %load/vec4 v0x55f716ee19d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.20, 8;
    %load/vec4 v0x55f716edfd20_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x55f716ee02a0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_26.21, 8;
T_26.20 ; End of true expr.
    %load/vec4 v0x55f716edfd20_0;
    %parti/s 2, 6, 4;
    %jmp/0 T_26.21, 8;
 ; End of false expr.
    %blend;
T_26.21;
    %assign/vec4 v0x55f716ee1270_0, 0;
    %jmp T_26.11;
T_26.7 ;
    %load/vec4 v0x55f716ee19d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.22, 8;
    %load/vec4 v0x55f716edfd20_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x55f716ee02a0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_26.23, 8;
T_26.22 ; End of true expr.
    %load/vec4 v0x55f716edfd20_0;
    %parti/s 2, 4, 4;
    %jmp/0 T_26.23, 8;
 ; End of false expr.
    %blend;
T_26.23;
    %assign/vec4 v0x55f716ee1270_0, 0;
    %jmp T_26.11;
T_26.8 ;
    %load/vec4 v0x55f716ee19d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.24, 8;
    %load/vec4 v0x55f716edfd20_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x55f716ee02a0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_26.25, 8;
T_26.24 ; End of true expr.
    %load/vec4 v0x55f716edfd20_0;
    %parti/s 2, 2, 3;
    %jmp/0 T_26.25, 8;
 ; End of false expr.
    %blend;
T_26.25;
    %assign/vec4 v0x55f716ee1270_0, 0;
    %jmp T_26.11;
T_26.9 ;
    %load/vec4 v0x55f716ee19d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.26, 8;
    %load/vec4 v0x55f716edfd20_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55f716ee02a0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_26.27, 8;
T_26.26 ; End of true expr.
    %load/vec4 v0x55f716edfd20_0;
    %parti/s 2, 0, 2;
    %jmp/0 T_26.27, 8;
 ; End of false expr.
    %blend;
T_26.27;
    %assign/vec4 v0x55f716ee1270_0, 0;
    %jmp T_26.11;
T_26.11 ;
    %pop/vec4 1;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f716ee1270_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55f716e3fac0;
T_27 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716ee0960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x55f716ee26d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.2, 8;
    %load/vec4 v0x55f716edfd20_0;
    %jmp/1 T_27.3, 8;
T_27.2 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_27.3, 8;
 ; End of false expr.
    %blend;
T_27.3;
    %assign/vec4 v0x55f716edfe00_0, 0;
    %load/vec4 v0x55f716ee0af0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55f716ee0a20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f716ee0af0_0, 0;
    %load/vec4 v0x55f716ee08a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55f716ee0800_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f716ee08a0_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55f716e3fac0;
T_28 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716ee05c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x55f716ee15a0_0;
    %cmpi/u 7, 0, 5;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_28.2, 5;
    %load/vec4 v0x55f716ee1040_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.4, 8;
    %load/vec4 v0x55f716ee2450_0;
    %inv;
    %concati/vec4 0, 0, 11;
    %load/vec4 v0x55f716ee0200_0;
    %concati/vec4 7, 0, 3;
    %pad/u 12;
    %or;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x55f716ee0340, 4;
    %jmp/1 T_28.5, 8;
T_28.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_28.5, 8;
 ; End of false expr.
    %blend;
T_28.5;
    %assign/vec4 v0x55f716ee0400_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x55f716ee2450_0;
    %inv;
    %concati/vec4 0, 0, 11;
    %load/vec4 v0x55f716ee14e0_0;
    %pad/u 12;
    %or;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x55f716ee0340, 4;
    %assign/vec4 v0x55f716ee0400_0, 0;
T_28.3 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55f716e3fac0;
T_29 ;
    %wait E_0x55f716cedaa0;
    %load/vec4 v0x55f716ee26d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x55f716ee04e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ee10e0_0, 0;
    %jmp T_29.11;
T_29.2 ;
    %load/vec4 v0x55f716ee0400_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x55f716ee10e0_0, 0;
    %jmp T_29.11;
T_29.3 ;
    %load/vec4 v0x55f716ee0400_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x55f716ee10e0_0, 0;
    %jmp T_29.11;
T_29.4 ;
    %load/vec4 v0x55f716ee0400_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x55f716ee10e0_0, 0;
    %jmp T_29.11;
T_29.5 ;
    %load/vec4 v0x55f716ee0400_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x55f716ee10e0_0, 0;
    %jmp T_29.11;
T_29.6 ;
    %load/vec4 v0x55f716ee0400_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x55f716ee10e0_0, 0;
    %jmp T_29.11;
T_29.7 ;
    %load/vec4 v0x55f716ee0400_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x55f716ee10e0_0, 0;
    %jmp T_29.11;
T_29.8 ;
    %load/vec4 v0x55f716ee0400_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x55f716ee10e0_0, 0;
    %jmp T_29.11;
T_29.9 ;
    %load/vec4 v0x55f716ee0400_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55f716ee10e0_0, 0;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ee10e0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55f716e3fac0;
T_30 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716ee0720_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x55f716ee0eb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x55f716ee1330_0;
    %load/vec4 v0x55f716ee1270_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f716ee1770_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x55f716ee1270_0;
    %assign/vec4 v0x55f716ee1330_0, 0;
T_30.3 ;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55f716e3fac0;
T_31 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716ee10e0_0;
    %assign/vec4 v0x55f716ee1410_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55f716e34540;
T_32 ;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0x55f716eeb7b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f716eeb6c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f716eedc60_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f716eede20_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f716eed9c0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f716eedd40_0, 0, 5;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55f716eeac80_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f716eeabe0_0, 0, 1;
    %end;
    .thread T_32, $init;
    .scope S_0x55f716e34540;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f716eeab20_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x55f716e34540;
T_34 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716eeb170_0;
    %assign/vec4 v0x55f716eeb230_0, 0;
    %load/vec4 v0x55f716eeb2f0_0;
    %assign/vec4 v0x55f716eeb3b0_0, 0;
    %load/vec4 v0x55f716eeb3b0_0;
    %inv;
    %load/vec4 v0x55f716eeb230_0;
    %inv;
    %or;
    %assign/vec4 v0x55f716eeab20_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55f716e34540;
T_35 ;
    %wait E_0x55f716d2acb0;
    %load/vec4 v0x55f716eed700_0;
    %load/vec4 v0x55f716eeb170_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x55f716eeb950_0;
    %assign/vec4 v0x55f716eeb090_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55f716eec090_0;
    %load/vec4 v0x55f716eeb170_0;
    %inv;
    %and;
    %load/vec4 v0x55f716eeae50_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x55f716eeb510_0;
    %assign/vec4 v0x55f716eeb090_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f716eeb090_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x55f716e34540;
T_36 ;
    %wait E_0x55f716d2b170;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716eedf80_0, 0;
    %load/vec4 v0x55f716eeb3b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x55f716eebe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x55f716eeaf30_0;
    %assign/vec4 v0x55f716eeb7b0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x55f716eebc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v0x55f716eeaf30_0;
    %assign/vec4 v0x55f716eeb6c0_0, 0;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v0x55f716eed700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %load/vec4 v0x55f716eeaf30_0;
    %assign/vec4 v0x55f716eedc60_0, 0;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0x55f716eedee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.10, 9;
    %load/vec4 v0x55f716eedc60_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.8, 8;
    %load/vec4 v0x55f716eeaf30_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x55f716eede20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716eedf80_0, 0;
    %jmp T_36.9;
T_36.8 ;
    %load/vec4 v0x55f716eedee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.13, 9;
    %load/vec4 v0x55f716eedc60_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.11, 8;
    %load/vec4 v0x55f716eeaf30_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x55f716eed9c0_0, 0;
    %jmp T_36.12;
T_36.11 ;
    %load/vec4 v0x55f716eedee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.16, 9;
    %load/vec4 v0x55f716eedc60_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.14, 8;
    %load/vec4 v0x55f716eeaf30_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x55f716eedd40_0, 0;
T_36.14 ;
T_36.12 ;
T_36.9 ;
T_36.7 ;
T_36.5 ;
T_36.3 ;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55f716e34540;
T_37 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716eeac80_0;
    %cmpi/e 4772727, 0, 24;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f716eeac80_0, 0;
    %load/vec4 v0x55f716eeabe0_0;
    %inv;
    %assign/vec4 v0x55f716eeabe0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x55f716eeac80_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55f716eeac80_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55f716e3cf40;
T_38 ;
    %wait E_0x55f716d2ab30;
    %load/vec4 v0x55f716ecf440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f716e4e0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f716ecf100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716e6dff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55f716ecf500_0;
    %assign/vec4 v0x55f716ecf360_0, 0;
    %load/vec4 v0x55f716ecf500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.16, 6;
    %jmp T_38.17;
T_38.2 ;
    %load/vec4 v0x55f716e4aad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ecf1e0_0, 0;
    %load/vec4 v0x55f716ecf5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ecf2a0_0, 0;
    %load/vec4 v0x55f716e56730_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.22, 8;
    %load/vec4 v0x55f716e50130_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55f716ecf100_0, 0;
    %load/vec4 v0x55f716e6d880_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecef40_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %jmp T_38.23;
T_38.22 ;
    %load/vec4 v0x55f716e56730_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.24, 8;
    %load/vec4 v0x55f716e50130_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55f716ecf100_0, 0;
    %load/vec4 v0x55f716e6d880_0;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ecef40_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
T_38.24 ;
T_38.23 ;
    %jmp T_38.21;
T_38.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf2a0_0, 0;
    %load/vec4 v0x55f716e56730_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.26, 8;
    %load/vec4 v0x55f716e6d880_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecef40_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %jmp T_38.27;
T_38.26 ;
    %load/vec4 v0x55f716e56730_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.28, 8;
    %load/vec4 v0x55f716e6d880_0;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ecef40_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
T_38.28 ;
T_38.27 ;
T_38.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716e6dff0_0, 0;
    %jmp T_38.19;
T_38.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716e6dff0_0, 0;
T_38.19 ;
    %jmp T_38.17;
T_38.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %jmp T_38.17;
T_38.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf1e0_0, 0;
    %jmp T_38.17;
T_38.5 ;
    %load/vec4 v0x55f716e56730_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ecf2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ecf1e0_0, 0;
    %load/vec4 v0x55f716e50130_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55f716ecf100_0, 0;
    %load/vec4 v0x55f716e6d880_0;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ecef40_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %jmp T_38.31;
T_38.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf1e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716e6dff0_0, 0;
T_38.31 ;
    %jmp T_38.17;
T_38.6 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %jmp T_38.17;
T_38.7 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf1e0_0, 0;
    %jmp T_38.17;
T_38.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %jmp T_38.17;
T_38.9 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %jmp T_38.17;
T_38.10 ;
    %load/vec4 v0x55f716ecf020_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f716e4e0a0_0, 4, 5;
    %load/vec4 v0x55f716e56730_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.32, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %load/vec4 v0x55f716e6d880_0;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x55f716ecef40_0, 0;
    %jmp T_38.33;
T_38.32 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716e6dff0_0, 0;
T_38.33 ;
    %jmp T_38.17;
T_38.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf1e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716e6dff0_0, 0;
    %jmp T_38.17;
T_38.12 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %jmp T_38.17;
T_38.13 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf1e0_0, 0;
    %jmp T_38.17;
T_38.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf1e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716e6dff0_0, 0;
    %jmp T_38.17;
T_38.15 ;
    %load/vec4 v0x55f716ecf020_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f716e4e0a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf1e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f716e6dff0_0, 0;
    %jmp T_38.17;
T_38.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716ecf1e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f716ecf500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f716e6dff0_0, 0;
    %jmp T_38.17;
T_38.17 ;
    %pop/vec4 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55f716eeed60;
T_39 ;
    %vpi_call/w 11 22 "$readmemh", "splash.hex", v0x55f716eef9e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000011111111111111 {0 0 0};
    %end;
    .thread T_39;
    .scope S_0x55f716eeed60;
T_40 ;
    %wait E_0x55f716eef110;
    %load/vec4 v0x55f716eef840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x55f716eefa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x55f716eef4f0_0;
    %load/vec4 v0x55f716eef170_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f716eef9e0, 0, 4;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x55f716eef170_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x55f716eef9e0, 4;
    %assign/vec4 v0x55f716eef680_0, 0;
T_40.3 ;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55f716eeed60;
T_41 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716eef910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x55f716eefb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x55f716eef5e0_0;
    %load/vec4 v0x55f716eef270_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f716eef9e0, 0, 4;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x55f716eef270_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x55f716eef9e0, 4;
    %assign/vec4 v0x55f716eef770_0, 0;
T_41.3 ;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55f716e34860;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f716ef4ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f716ef4df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f716ef5600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f716ef5560_0, 0, 1;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55f716ef5140_0, 0, 19;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f716ef5280_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f716ef51e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f716ef53f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f716ef5d20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f716ef5c60_0, 0, 32;
    %end;
    .thread T_42, $init;
    .scope S_0x55f716e34860;
T_43 ;
    %delay 10000, 0;
    %load/vec4 v0x55f716ef4ec0_0;
    %inv;
    %store/vec4 v0x55f716ef4ec0_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55f716e34860;
T_44 ;
    %delay 34920, 0;
    %load/vec4 v0x55f716ef4df0_0;
    %inv;
    %store/vec4 v0x55f716ef4df0_0, 0, 1;
    %jmp T_44;
    .thread T_44;
    .scope S_0x55f716e34860;
T_45 ;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f716ef5600_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f716ef5600_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f716ef5600_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x55f716e34860;
T_46 ;
    %wait E_0x55f716d2b170;
    %load/vec4 v0x55f716ef5b70_0;
    %assign/vec4 v0x55f716ef5d20_0, 0;
    %load/vec4 v0x55f716ef5d20_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.2, 9;
    %load/vec4 v0x55f716ef5b70_0;
    %and;
T_46.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x55f716ef5c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f716ef5c60_0, 0, 32;
    %vpi_call/w 3 70 "$display", "[%0t] VSYNC #%0d detected!", $time, v0x55f716ef5c60_0 {0 0 0};
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x55f716e34860;
T_47 ;
    %vpi_call/w 3 166 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 167 "$display", "CGA VSYNC Debug Test" {0 0 0};
    %vpi_call/w 3 168 "$display", "Testing alternating VSYNC bug" {0 0 0};
    %vpi_call/w 3 169 "$display", "========================================" {0 0 0};
T_47.0 ;
    %load/vec4 v0x55f716ef5600_0;
    %inv;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_47.1, 6;
    %wait E_0x55f716d03f70;
    %jmp T_47.0;
T_47.1 ;
    %pushi/vec4 1000, 0, 32;
T_47.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_47.3, 5;
    %jmp/1 T_47.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f716d2b170;
    %jmp T_47.2;
T_47.3 ;
    %pop/vec4 1;
    %fork TD_cga_vsync_debug_tb.program_mode_03h, S_0x55f716ef41f0;
    %join;
    %vpi_call/w 3 177 "$display", "[%0t] Waiting for VSYNC (Test 1)...", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f716ef5c60_0, 0, 32;
    %pushi/vec4 400000, 0, 32;
T_47.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_47.5, 5;
    %jmp/1 T_47.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f716d2b170;
    %jmp T_47.4;
T_47.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55f716ef5c60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_47.6, 5;
    %vpi_call/w 3 181 "$display", "[%0t] Test 1 PASS: Got %0d VSYNCs", $time, v0x55f716ef5c60_0 {0 0 0};
    %jmp T_47.7;
T_47.6 ;
    %vpi_call/w 3 183 "$display", "[%0t] Test 1 FAIL: Got 0 VSYNCs", $time {0 0 0};
T_47.7 ;
    %fork TD_cga_vsync_debug_tb.program_mode_03h, S_0x55f716ef41f0;
    %join;
    %vpi_call/w 3 187 "$display", "[%0t] Waiting for VSYNC (Test 2)...", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f716ef5c60_0, 0, 32;
    %pushi/vec4 400000, 0, 32;
T_47.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_47.9, 5;
    %jmp/1 T_47.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f716d2b170;
    %jmp T_47.8;
T_47.9 ;
    %pop/vec4 1;
    %load/vec4 v0x55f716ef5c60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_47.10, 5;
    %vpi_call/w 3 191 "$display", "[%0t] Test 2 PASS: Got %0d VSYNCs", $time, v0x55f716ef5c60_0 {0 0 0};
    %jmp T_47.11;
T_47.10 ;
    %vpi_call/w 3 193 "$display", "[%0t] Test 2 FAIL: Got 0 VSYNCs", $time {0 0 0};
T_47.11 ;
    %fork TD_cga_vsync_debug_tb.program_mode_03h, S_0x55f716ef41f0;
    %join;
    %vpi_call/w 3 197 "$display", "[%0t] Waiting for VSYNC (Test 3)...", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f716ef5c60_0, 0, 32;
    %pushi/vec4 400000, 0, 32;
T_47.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_47.13, 5;
    %jmp/1 T_47.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f716d2b170;
    %jmp T_47.12;
T_47.13 ;
    %pop/vec4 1;
    %load/vec4 v0x55f716ef5c60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_47.14, 5;
    %vpi_call/w 3 201 "$display", "[%0t] Test 3 PASS: Got %0d VSYNCs", $time, v0x55f716ef5c60_0 {0 0 0};
    %jmp T_47.15;
T_47.14 ;
    %vpi_call/w 3 203 "$display", "[%0t] Test 3 FAIL: Got 0 VSYNCs", $time {0 0 0};
T_47.15 ;
    %vpi_call/w 3 205 "$display", "\000" {0 0 0};
    %vpi_call/w 3 206 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 207 "$display", "Debug test complete" {0 0 0};
    %vpi_call/w 3 208 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 209 "$finish" {0 0 0};
    %end;
    .thread T_47;
    .scope S_0x55f716e34860;
T_48 ;
    %delay 100000000, 0;
    %vpi_call/w 3 215 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call/w 3 216 "$finish" {0 0 0};
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "cga_vsync_debug_tb.sv";
    "../Quartus/rtl/CGA/cgacard.sv";
    "../Quartus/rtl/CGA/busConverter.sv";
    "../Quartus/rtl/CGA/cga.sv";
    "../Quartus/rtl/CGA/UM6845R.sv";
    "../Quartus/rtl/CGA/cga_pixel.sv";
    "../Quartus/rtl/CGA/cga_attrib.sv";
    "../Quartus/rtl/CGA/cga_sequencer.sv";
    "../Quartus/rtl/CGA/vram.sv";
    "../Quartus/rtl/CGA/cga_vgaport.sv";
