m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time57/sim
vcounter_up_down_load_nbit
Z0 !s110 1694824296
!i10b 1
!s100 z;EonnWHkOUTQOLmfNB;F3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IchJz[YC8dIf0KQUm@[`Yk2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time58/sim
w1694824293
8C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time58/counter_up_down_load_nbit.v
FC:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time58/counter_up_down_load_nbit.v
!i122 2
L0 1 27
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1694824296.000000
!s107 C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time58/counter_up_down_load_nbit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time58/counter_up_down_load_nbit.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vtb_counter_up_down_load_nbit
R0
!i10b 1
!s100 DZ;^bRVKnmf_^B`:RJn6M3
R1
I8XN7_OGiU]d:;1Pgz74;M0
R2
R3
w1694822568
8C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time58/tb_counter_up_down_load_nbit.v
FC:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time58/tb_counter_up_down_load_nbit.v
!i122 3
L0 2 44
R4
r1
!s85 0
31
R5
!s107 C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time58/tb_counter_up_down_load_nbit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time58/tb_counter_up_down_load_nbit.v|
!i113 1
R6
R7
