<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="stratixgx" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="CONNECTIVITY_CHECKING" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="DATA_INTERLEAVE_OFFSET_IN_BITS" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="DATA_INTERLEAVE_WIDTH_IN_BITS" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="DONT_POWER_OPTIMIZE" TYPE="STRING" VALUE="OFF|ON|POSSIBLE" DEFAULT_VALUE_INDEX="0" LPM_HINT="ON" />
		<PARAMETER NAME="INIT_FILE" TYPE="STRING" VALUE="UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INIT_FILE_LAYOUT" TYPE="STRING" VALUE="UNUSED|port_a|port_b" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LOGICAL_RAM_NAME" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="MEM_INIT0" TYPE="VECTOR" DEFAULT_VALUE="00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" WIDTH="2048" />
		<PARAMETER NAME="MEM_INIT1" TYPE="VECTOR" DEFAULT_VALUE="0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" WIDTH="2560" />
		<PARAMETER NAME="MIXED_PORT_FEED_THROUGH_MODE" TYPE="STRING" VALUE="UNUSED|dont_care|old" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OPERATION_MODE" TYPE="STRING" VALUE="single_port|dual_port|bidir_dual_port|rom" />
		<PARAMETER NAME="PORT_A_ADDRESS_CLEAR" TYPE="STRING" VALUE="UNUSED|clear0|none" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PORT_A_ADDRESS_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="PORT_A_BYTE_ENABLE_CLEAR" TYPE="STRING" VALUE="UNUSED|clear0|none" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PORT_A_BYTE_ENABLE_MASK_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="PORT_A_DATA_IN_CLEAR" TYPE="STRING" VALUE="UNUSED|clear0|none" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PORT_A_DATA_OUT_CLEAR" TYPE="STRING" VALUE="UNUSED|clear0|clear1|none" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PORT_A_DATA_OUT_CLOCK" TYPE="STRING" VALUE="UNUSED|clock0|clock1|none" DEFAULT_VALUE_INDEX="3" />
		<PARAMETER NAME="PORT_A_DATA_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="PORT_A_FIRST_ADDRESS" TYPE="INTEGER" />
		<PARAMETER NAME="PORT_A_FIRST_BIT_NUMBER" TYPE="INTEGER" />
		<PARAMETER NAME="PORT_A_LAST_ADDRESS" TYPE="INTEGER" />
		<PARAMETER NAME="PORT_A_LOGICAL_RAM_DEPTH" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="PORT_A_LOGICAL_RAM_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="PORT_A_WRITE_ENABLE_CLEAR" TYPE="STRING" VALUE="UNUSED|clear0|none" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PORT_B_ADDRESS_CLEAR" TYPE="STRING" VALUE="UNUSED|clear0|clear1|none" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PORT_B_ADDRESS_CLOCK" TYPE="STRING" VALUE="UNUSED|clock0|clock1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PORT_B_ADDRESS_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="PORT_B_BYTE_ENABLE_CLEAR" TYPE="STRING" VALUE="UNUSED|clear0|clear1|none" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PORT_B_BYTE_ENABLE_CLOCK" TYPE="STRING" VALUE="UNUSED|clock0|clock1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PORT_B_BYTE_ENABLE_MASK_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="PORT_B_DATA_IN_CLEAR" TYPE="STRING" VALUE="UNUSED|clear0|clear1|none" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PORT_B_DATA_IN_CLOCK" TYPE="STRING" VALUE="UNUSED|clock0|clock1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PORT_B_DATA_OUT_CLEAR" TYPE="STRING" VALUE="UNUSED|clear0|clear1|none" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PORT_B_DATA_OUT_CLOCK" TYPE="STRING" VALUE="UNUSED|clock0|clock1|none" DEFAULT_VALUE_INDEX="3" />
		<PARAMETER NAME="PORT_B_DATA_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="PORT_B_FIRST_ADDRESS" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="PORT_B_FIRST_BIT_NUMBER" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="PORT_B_LAST_ADDRESS" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="PORT_B_LOGICAL_RAM_DEPTH" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="PORT_B_LOGICAL_RAM_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="PORT_B_READ_ENABLE_WRITE_ENABLE_CLEAR" TYPE="STRING" VALUE="UNUSED|clear0|clear1|none" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK" TYPE="STRING" VALUE="UNUSED|clock0|clock1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="POWER_UP_UNINITIALIZED" TYPE="STRING" VALUE="true|false" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="RAM_BLOCK_TYPE" TYPE="STRING" VALUE="AUTO|M-RAM(MEGARAM)|M4K|M512|M9K|M144K" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="stratixgx_ram_block" />
		<PARAMETER NAME="port_a_write_enable_clock" TYPE="STRING" VALUE="clock0" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_a_byte_enable_clock" TYPE="STRING" VALUE="clock0" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_a_data_in_clock" TYPE="STRING" VALUE="clock0" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_a_address_clock" TYPE="STRING" VALUE="clock0" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="clk0" TYPE="INPUT" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="clk1" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clr0" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clr1" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="ena0" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="ena1" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="portaaddr" TYPE="INPUT" WIDTH="PORT_A_ADDRESS_WIDTH" DEFAULT_VALUE="0" />
		<PORT NAME="portabyteenamasks" TYPE="INPUT" WIDTH="PORT_A_BYTE_ENABLE_MASK_WIDTH" DEFAULT_VALUE="1" />
		<PORT NAME="portadatain" TYPE="INPUT" WIDTH="PORT_A_DATA_WIDTH" DEFAULT_VALUE="0" />
		<PORT NAME="portadataout" TYPE="OUTPUT" WIDTH="PORT_A_DATA_WIDTH" />
		<PORT NAME="portawe" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="portbaddr" TYPE="INPUT" WIDTH="PORT_B_ADDRESS_WIDTH" DEFAULT_VALUE="0" />
		<PORT NAME="portbbyteenamasks" TYPE="INPUT" WIDTH="PORT_B_BYTE_ENABLE_MASK_WIDTH" DEFAULT_VALUE="1" />
		<PORT NAME="portbdatain" TYPE="INPUT" WIDTH="PORT_B_DATA_WIDTH" DEFAULT_VALUE="0" />
		<PORT NAME="portbdataout" TYPE="OUTPUT" WIDTH="PORT_B_DATA_WIDTH" />
		<PORT NAME="portbrewe" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
