

================================================================
== Vivado HLS Report for 'DCT'
================================================================
* Date:           Thu Oct 22 22:21:58 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.64|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  495|  495|  496|  496| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_DCT_Block_proc_fu_35  |DCT_Block_proc  |  495|  495|  495|  495|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|     50|   12681|  20909|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     50|   12683|  20909|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     22|      11|     39|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+-------+-------+-------+
    |      Instance     |     Module     | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------+----------------+---------+-------+-------+-------+
    |DCT_Block_proc_U0  |DCT_Block_proc  |        2|     50|  12681|  20909|
    +-------------------+----------------+---------+-------+-------+-------+
    |Total              |                |        2|     50|  12681|  20909|
    +-------------------+----------------+---------+-------+-------+-------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS                              |  1|   0|    1|          0|
    |ap_reg_procdone_DCT_Block_proc_U0  |  1|   0|    1|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              |  2|   0|    2|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|X_dout      |  in |   32|   ap_fifo  |       X      |    pointer   |
|X_empty_n   |  in |    1|   ap_fifo  |       X      |    pointer   |
|X_read      | out |    1|   ap_fifo  |       X      |    pointer   |
|function_r  |  in |    8|   ap_none  |  function_r  |    scalar    |
|Y_din       | out |   32|   ap_fifo  |       Y      |    pointer   |
|Y_full_n    |  in |    1|   ap_fifo  |       Y      |    pointer   |
|Y_write     | out |    1|   ap_fifo  |       Y      |    pointer   |
|ap_clk      |  in |    1| ap_ctrl_hs |      DCT     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      DCT     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      DCT     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      DCT     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      DCT     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      DCT     | return value |
+------------+-----+-----+------------+--------------+--------------+

