Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Nov  1 13:20:14 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file user_proj_example_timing_summary_init.rpt -pb user_proj_example_timing_summary_init.pb -rpx user_proj_example_timing_summary_init.rpx
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (94)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: wb_clk_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (94)
-------------------------------------------------
 There are 94 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  127          inf        0.000                      0                  127           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            user_bram/RAM_reg_0/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.300ns  (logic 1.220ns (36.959%)  route 2.080ns (63.041%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     5.000    wbs_adr_i[28]
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 r  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.800     6.771    user_bram/wbs_adr_i_IBUF[19]
                         LUT4 (Prop_lut4_I3_O)        0.124     6.895 f  user_bram/RAM_reg_0_i_6/O
                         net (fo=6, unplaced)         0.481     7.376    user_bram/wbs_adr_i[27]
                         LUT6 (Prop_lut6_I5_O)        0.124     7.500 r  user_bram/RAM_reg_0_i_1/O
                         net (fo=2, unplaced)         0.800     8.300    user_bram/m_valid
                         RAMB36E1                                     r  user_bram/RAM_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            user_bram/RAM_reg_0/RSTRAMB
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.300ns  (logic 1.220ns (36.959%)  route 2.080ns (63.041%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     5.000    wbs_adr_i[20]
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 r  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     6.771    user_bram/wbs_adr_i_IBUF[11]
                         LUT6 (Prop_lut6_I5_O)        0.124     6.895 r  user_bram/RAM_reg_0_i_5/O
                         net (fo=6, unplaced)         0.481     7.376    user_bram/wbs_cyc_i
                         LUT6 (Prop_lut6_I5_O)        0.124     7.500 r  user_bram/RAM_reg_0_i_2/O
                         net (fo=2, unplaced)         0.800     8.300    user_bram/RAM_reg_0_i_2_n_0
                         RAMB36E1                                     r  user_bram/RAM_reg_0/RSTRAMB
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            user_bram/RAM_reg_1/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.300ns  (logic 1.220ns (36.959%)  route 2.080ns (63.041%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     5.000    wbs_adr_i[28]
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 r  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.800     6.771    user_bram/wbs_adr_i_IBUF[19]
                         LUT4 (Prop_lut4_I3_O)        0.124     6.895 f  user_bram/RAM_reg_0_i_6/O
                         net (fo=6, unplaced)         0.481     7.376    user_bram/wbs_adr_i[27]
                         LUT6 (Prop_lut6_I5_O)        0.124     7.500 r  user_bram/RAM_reg_0_i_1/O
                         net (fo=2, unplaced)         0.800     8.300    user_bram/m_valid
                         RAMB36E1                                     r  user_bram/RAM_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            user_bram/RAM_reg_1/RSTRAMB
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.300ns  (logic 1.220ns (36.959%)  route 2.080ns (63.041%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     5.000    wbs_adr_i[20]
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 r  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     6.771    user_bram/wbs_adr_i_IBUF[11]
                         LUT6 (Prop_lut6_I5_O)        0.124     6.895 r  user_bram/RAM_reg_0_i_5/O
                         net (fo=6, unplaced)         0.481     7.376    user_bram/wbs_cyc_i
                         LUT6 (Prop_lut6_I5_O)        0.124     7.500 r  user_bram/RAM_reg_0_i_2/O
                         net (fo=2, unplaced)         0.800     8.300    user_bram/RAM_reg_0_i_2_n_0
                         RAMB36E1                                     r  user_bram/RAM_reg_1/RSTRAMB
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            delay_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.953ns  (logic 1.220ns (41.297%)  route 1.734ns (58.703%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     5.000    wbs_adr_i[28]
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 r  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.800     6.771    user_bram/wbs_adr_i_IBUF[19]
                         LUT4 (Prop_lut4_I3_O)        0.124     6.895 f  user_bram/RAM_reg_0_i_6/O
                         net (fo=6, unplaced)         0.934     7.829    user_bram_n_1
                         LUT5 (Prop_lut5_I1_O)        0.124     7.953 r  delay_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.953    delay_cnt[0]_i_1_n_0
                         FDCE                                         r  delay_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            delay_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.945ns  (logic 1.220ns (41.410%)  route 1.726ns (58.590%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     5.000    wbs_adr_i[24]
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     6.771    wbs_adr_i_IBUF[24]
                         LUT4 (Prop_lut4_I3_O)        0.124     6.895 f  delay_cnt[3]_i_2/O
                         net (fo=4, unplaced)         0.926     7.821    delay_cnt[3]_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.945 r  delay_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     7.945    delay_cnt[1]_i_1_n_0
                         FDCE                                         r  delay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            delay_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.945ns  (logic 1.220ns (41.410%)  route 1.726ns (58.590%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     5.000    wbs_adr_i[24]
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     6.771    wbs_adr_i_IBUF[24]
                         LUT4 (Prop_lut4_I3_O)        0.124     6.895 f  delay_cnt[3]_i_2/O
                         net (fo=4, unplaced)         0.926     7.821    delay_cnt[3]_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     7.945 r  delay_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     7.945    delay_cnt[2]_i_1_n_0
                         FDCE                                         r  delay_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            delay_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.945ns  (logic 1.220ns (41.410%)  route 1.726ns (58.590%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     5.000    wbs_adr_i[24]
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     6.771    wbs_adr_i_IBUF[24]
                         LUT4 (Prop_lut4_I3_O)        0.124     6.895 f  delay_cnt[3]_i_2/O
                         net (fo=4, unplaced)         0.926     7.821    delay_cnt[3]_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.945 r  delay_cnt[3]_i_1/O
                         net (fo=1, unplaced)         0.000     7.945    delay_cnt[3]_i_1_n_0
                         FDCE                                         r  delay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_we_i
                            (input port)
  Destination:            user_bram/RAM_reg_0/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.695ns  (logic 1.096ns (40.654%)  route 1.599ns (59.346%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  wbs_we_i (IN)
                         net (fo=0)                   0.000     5.000    wbs_we_i
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 r  wbs_we_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     6.771    user_bram/wbs_we_i_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.124     6.895 r  user_bram/RAM_reg_0_i_4/O
                         net (fo=1, unplaced)         0.800     7.695    user_bram/bram_WE[0]
                         RAMB36E1                                     r  user_bram/RAM_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_we_i
                            (input port)
  Destination:            user_bram/RAM_reg_0/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.695ns  (logic 1.096ns (40.654%)  route 1.599ns (59.346%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  wbs_we_i (IN)
                         net (fo=0)                   0.000     5.000    wbs_we_i
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 r  wbs_we_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     6.771    user_bram/wbs_we_i_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.124     6.895 r  user_bram/RAM_reg_0_i_3/O
                         net (fo=1, unplaced)         0.800     7.695    user_bram/bram_WE[1]
                         RAMB36E1                                     r  user_bram/RAM_reg_0/WEA[1]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.248ns (63.719%)  route 0.141ns (36.281%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  delay_cnt_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 f  delay_cnt_reg[2]/Q
                         net (fo=4, unplaced)         0.141     0.288    delay_cnt[2]
                         LUT4 (Prop_lut4_I3_O)        0.101     0.389 r  s_ready_i_1/O
                         net (fo=1, unplaced)         0.000     0.389    next_s_ready
                         FDCE                                         r  s_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  delay_cnt_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 f  delay_cnt_reg[0]/Q
                         net (fo=5, unplaced)         0.293     0.440    delay_cnt[0]
                         LUT5 (Prop_lut5_I4_O)        0.098     0.538 r  delay_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.538    delay_cnt[0]_i_1_n_0
                         FDCE                                         r  delay_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.595ns  (logic 0.245ns (41.186%)  route 0.350ns (58.814%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  delay_cnt_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  delay_cnt_reg[2]/Q
                         net (fo=4, unplaced)         0.350     0.497    delay_cnt[2]
                         LUT6 (Prop_lut6_I4_O)        0.098     0.595 r  delay_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.595    delay_cnt[2]_i_1_n_0
                         FDCE                                         r  delay_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.245ns (41.070%)  route 0.352ns (58.930%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  s_ready_reg/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 f  s_ready_reg/Q
                         net (fo=5, unplaced)         0.352     0.499    wbs_ack_o_OBUF
                         LUT5 (Prop_lut5_I0_O)        0.098     0.597 r  delay_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.597    delay_cnt[1]_i_1_n_0
                         FDCE                                         r  delay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.245ns (41.070%)  route 0.352ns (58.930%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  s_ready_reg/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 f  s_ready_reg/Q
                         net (fo=5, unplaced)         0.352     0.499    wbs_ack_o_OBUF
                         LUT5 (Prop_lut5_I0_O)        0.098     0.597 r  delay_cnt[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.597    delay_cnt[3]_i_1_n_0
                         FDCE                                         r  delay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  s_ready_reg/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  s_ready_reg/Q
                         net (fo=5, unplaced)         0.337     0.484    wbs_ack_o_OBUF
                         OBUF (Prop_obuf_I_O)         1.205     1.689 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.689    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E1                     0.000     0.000 r  user_bram/RAM_reg_0/CLKBWRCLK
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.585 r  user_bram/RAM_reg_0/DOBDO[0]
                         net (fo=1, unplaced)         0.337     0.922    wbs_dat_o_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.073    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E1                     0.000     0.000 r  user_bram/RAM_reg_0/CLKBWRCLK
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.585     0.585 r  user_bram/RAM_reg_0/DOBDO[10]
                         net (fo=1, unplaced)         0.337     0.922    wbs_dat_o_OBUF[10]
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.073    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E1                     0.000     0.000 r  user_bram/RAM_reg_0/CLKBWRCLK
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      0.585     0.585 r  user_bram/RAM_reg_0/DOBDO[11]
                         net (fo=1, unplaced)         0.337     0.922    wbs_dat_o_OBUF[11]
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.073    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E1                     0.000     0.000 r  user_bram/RAM_reg_0/CLKBWRCLK
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      0.585     0.585 r  user_bram/RAM_reg_0/DOBDO[12]
                         net (fo=1, unplaced)         0.337     0.922    wbs_dat_o_OBUF[12]
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.073    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------





