{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764861009489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764861009489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2025  Altera Corporation. All rights reserved. " "Copyright (C) 2025  Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764861009489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764861009489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764861009489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764861009489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764861009489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764861009489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764861009489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764861009489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera IP License Agreement, or other applicable license " "the Altera IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764861009489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764861009489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764861009489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera and sold by Altera or its authorized distributors.  Please " "Altera and sold by Altera or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764861009489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the Altera Software License Subscription Agreements  " "refer to the Altera Software License Subscription Agreements " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764861009489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "on the Quartus Prime software download page. " "on the Quartus Prime software download page." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764861009489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  4 12:10:09 2025 " "Processing started: Thu Dec  4 12:10:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764861009489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764861009489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --64bit --read_settings_files=on --source=./dec7seg.sv --source=./mem.sv --source=./riscvmulti.sv --source=./testbench.sv --source=./top.sv 10-riscv-vga " "Command: quartus_map --64bit --read_settings_files=on --source=./dec7seg.sv --source=./mem.sv --source=./riscvmulti.sv --source=./testbench.sv --source=./top.sv 10-riscv-vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764861009489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764861009607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764861009608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "./dec7seg.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/dec7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764861014067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764861014067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "./mem.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764861014068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764861014068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvmulti.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscvmulti.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscvmulti " "Found entity 1: riscvmulti" {  } { { "./riscvmulti.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/riscvmulti.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764861014068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764861014068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "./testbench.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764861014068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764861014068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 top.sv(6) " "Verilog HDL Declaration information at top.sv(6): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764861014069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 top.sv(6) " "Verilog HDL Declaration information at top.sv(6): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764861014069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 top.sv(6) " "Verilog HDL Declaration information at top.sv(6): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764861014069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 top.sv(6) " "Verilog HDL Declaration information at top.sv(6): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764861014069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 top.sv(6) " "Verilog HDL Declaration information at top.sv(6): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764861014069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 top.sv(6) " "Verilog HDL Declaration information at top.sv(6): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764861014069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764861014069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764861014069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764861014088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.sv(42) " "Verilog HDL assignment warning at top.sv(42): truncated value with size 32 to match size of target (10)" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764861014090 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.sv(44) " "Verilog HDL assignment warning at top.sv(44): truncated value with size 32 to match size of target (24)" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764861014090 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "42 32 top.sv(46) " "Verilog HDL assignment warning at top.sv(46): truncated value with size 42 to match size of target (32)" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764861014090 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscvmulti riscvmulti:cpu " "Elaborating entity \"riscvmulti\" for hierarchy \"riscvmulti:cpu\"" {  } { { "./top.sv" "cpu" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764861014096 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isALUimm riscvmulti.sv(20) " "Verilog HDL or VHDL warning at riscvmulti.sv(20): object \"isALUimm\" assigned a value but never read" {  } { { "./riscvmulti.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/riscvmulti.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764861014097 "|top|riscvmulti:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isLUI riscvmulti.sv(25) " "Verilog HDL or VHDL warning at riscvmulti.sv(25): object \"isLUI\" assigned a value but never read" {  } { { "./riscvmulti.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/riscvmulti.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764861014097 "|top|riscvmulti:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt riscvmulti.sv(54) " "Verilog HDL or VHDL warning at riscvmulti.sv(54): object \"shamt\" assigned a value but never read" {  } { { "./riscvmulti.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/riscvmulti.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764861014097 "|top|riscvmulti:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 riscvmulti.sv(77) " "Verilog HDL assignment warning at riscvmulti.sv(77): truncated value with size 33 to match size of target (32)" {  } { { "./riscvmulti.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/riscvmulti.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764861014098 "|top|riscvmulti:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:ram " "Elaborating entity \"mem\" for hierarchy \"mem:ram\"" {  } { { "./top.sv" "ram" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764861014117 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM mem.sv(7) " "Verilog HDL or VHDL warning at mem.sv(7): object \"RAM\" assigned a value but never read" {  } { { "./mem.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/mem.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764861014118 "|top|mem:ram"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 255 mem.sv(11) " "Verilog HDL warning at mem.sv(11): number of words (20) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "./mem.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/mem.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1764861014119 "|top|mem:ram"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "RAM mem.sv(10) " "Verilog HDL warning at mem.sv(10): initial value for variable RAM should be constant" {  } { { "./mem.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/mem.sv" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1764861014119 "|top|mem:ram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd mem.sv(5) " "Output port \"rd\" at mem.sv(5) has no driver" {  } { { "./mem.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/mem.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764861014121 "|top|mem:ram"}
{ "Warning" "WSGN_EMPTY_SHELL" "mem " "Entity \"mem\" contains only dangling pins" {  } { { "./top.sv" "ram" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 23 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1764861014122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg dec7seg:hex0 " "Elaborating entity \"dec7seg\" for hierarchy \"dec7seg:hex0\"" {  } { { "./top.sv" "hex0" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764861014123 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764861014439 "|top|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764861014439 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "83 " "83 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764861014441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/10-riscv-vga.map.smsg " "Generated suppressed messages file /home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/10-riscv-vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764861014451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764861014497 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764861014497 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764861014514 "|top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764861014514 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764861014514 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764861014514 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764861014514 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764861014514 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764861014514 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764861014514 "|top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764861014514 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764861014514 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764861014514 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764861014514 "|top|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764861014514 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764861014514 "|top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab8/menotti/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764861014514 "|top|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764861014514 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764861014514 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764861014514 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764861014514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764861014519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  4 12:10:14 2025 " "Processing ended: Thu Dec  4 12:10:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764861014519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764861014519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764861014519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764861014519 ""}
