#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Oct  7 10:23:10 2024
# Process ID: 14428
# Current directory: C:/FPGA_project/my_full_adder/my_full_adder.runs/synth_1
# Command line: vivado.exe -log my_full_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source my_full_adder.tcl
# Log file: C:/FPGA_project/my_full_adder/my_full_adder.runs/synth_1/my_full_adder.vds
# Journal file: C:/FPGA_project/my_full_adder/my_full_adder.runs/synth_1\vivado.jou
# Running On: COMSYS01, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 16, Host memory: 34020 MB
#-----------------------------------------------------------
source my_full_adder.tcl -notrace
