Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec 14 20:38:08 2022
| Host         : DESKTOP-GS26EEL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     10          
TIMING-16  Warning           Large setup violation           24          
TIMING-20  Warning           Non-clocked latch               31          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (134)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (134)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Inst_P3/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Inst_contr/sreg_reg[0]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Inst_contr/sreg_reg[1]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Inst_contr/sreg_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.744      -38.384                     32                   32        0.102        0.000                      0                   32       -1.155       -1.155                       1                    33  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK2   {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK2               -1.744      -38.384                     32                   32        0.102        0.000                      0                   32       -1.155       -1.155                       1                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK2                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK2
  To Clock:  CLK2

Setup :           32  Failing Endpoints,  Worst Slack       -1.744ns,  Total Violation      -38.384ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -1.155ns,  Total Violation       -1.155ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.744ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 2.083ns (77.693%)  route 0.598ns (22.307%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 5.654 - 1.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.049    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.567 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.597     6.164    Inst_P3/k_reg[5]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.173    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  Inst_P3/k_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    Inst_P3/k_reg[24]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.730 r  Inst_P3/k_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.730    Inst_P3/k_reg[28]_i_1_n_6
    SLICE_X50Y102        FDRE                                         r  Inst_P3/k_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.496     5.654    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y102        FDRE                                         r  Inst_P3/k_reg[29]/C
                         clock pessimism              0.258     5.912    
                         clock uncertainty           -0.035     5.877    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.109     5.986    Inst_P3/k_reg[29]
  -------------------------------------------------------------------
                         required time                          5.986    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                 -1.744    

Slack (VIOLATED) :        -1.660ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 1.999ns (76.971%)  route 0.598ns (23.029%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 5.654 - 1.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.049    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.567 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.597     6.164    Inst_P3/k_reg[5]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.173    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  Inst_P3/k_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    Inst_P3/k_reg[24]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.646 r  Inst_P3/k_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.646    Inst_P3/k_reg[28]_i_1_n_5
    SLICE_X50Y102        FDRE                                         r  Inst_P3/k_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.496     5.654    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y102        FDRE                                         r  Inst_P3/k_reg[30]/C
                         clock pessimism              0.258     5.912    
                         clock uncertainty           -0.035     5.877    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.109     5.986    Inst_P3/k_reg[30]
  -------------------------------------------------------------------
                         required time                          5.986    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                 -1.660    

Slack (VIOLATED) :        -1.640ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 1.979ns (76.792%)  route 0.598ns (23.207%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 5.654 - 1.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.049    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.567 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.597     6.164    Inst_P3/k_reg[5]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.173    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  Inst_P3/k_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    Inst_P3/k_reg[24]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.626 r  Inst_P3/k_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.626    Inst_P3/k_reg[28]_i_1_n_7
    SLICE_X50Y102        FDRE                                         r  Inst_P3/k_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.496     5.654    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y102        FDRE                                         r  Inst_P3/k_reg[28]/C
                         clock pessimism              0.258     5.912    
                         clock uncertainty           -0.035     5.877    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.109     5.986    Inst_P3/k_reg[28]
  -------------------------------------------------------------------
                         required time                          5.986    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                 -1.640    

Slack (VIOLATED) :        -1.627ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 1.966ns (76.675%)  route 0.598ns (23.325%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 5.654 - 1.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.049    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.567 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.597     6.164    Inst_P3/k_reg[5]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.173    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.613 r  Inst_P3/k_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.613    Inst_P3/k_reg[24]_i_1_n_6
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.496     5.654    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[25]/C
                         clock pessimism              0.258     5.912    
                         clock uncertainty           -0.035     5.877    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.109     5.986    Inst_P3/k_reg[25]
  -------------------------------------------------------------------
                         required time                          5.986    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                 -1.627    

Slack (VIOLATED) :        -1.619ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.958ns (76.602%)  route 0.598ns (23.398%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 5.654 - 1.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.049    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.567 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.597     6.164    Inst_P3/k_reg[5]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.173    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.605 r  Inst_P3/k_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.605    Inst_P3/k_reg[24]_i_1_n_4
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.496     5.654    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[27]/C
                         clock pessimism              0.258     5.912    
                         clock uncertainty           -0.035     5.877    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.109     5.986    Inst_P3/k_reg[27]
  -------------------------------------------------------------------
                         required time                          5.986    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 -1.619    

Slack (VIOLATED) :        -1.543ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 1.882ns (75.885%)  route 0.598ns (24.115%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 5.654 - 1.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.049    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.567 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.597     6.164    Inst_P3/k_reg[5]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.173    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.529 r  Inst_P3/k_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.529    Inst_P3/k_reg[24]_i_1_n_5
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.496     5.654    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[26]/C
                         clock pessimism              0.258     5.912    
                         clock uncertainty           -0.035     5.877    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.109     5.986    Inst_P3/k_reg[26]
  -------------------------------------------------------------------
                         required time                          5.986    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                 -1.543    

Slack (VIOLATED) :        -1.523ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 1.862ns (75.689%)  route 0.598ns (24.311%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 5.654 - 1.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.049    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.567 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.597     6.164    Inst_P3/k_reg[5]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.173    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.509 r  Inst_P3/k_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.509    Inst_P3/k_reg[24]_i_1_n_7
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.496     5.654    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[24]/C
                         clock pessimism              0.258     5.912    
                         clock uncertainty           -0.035     5.877    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.109     5.986    Inst_P3/k_reg[24]
  -------------------------------------------------------------------
                         required time                          5.986    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 -1.523    

Slack (VIOLATED) :        -1.510ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 1.849ns (75.560%)  route 0.598ns (24.440%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 5.654 - 1.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.049    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.567 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.597     6.164    Inst_P3/k_reg[5]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.173    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.496 r  Inst_P3/k_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.496    Inst_P3/k_reg[20]_i_1_n_6
    SLICE_X50Y100        FDRE                                         r  Inst_P3/k_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.496     5.654    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  Inst_P3/k_reg[21]/C
                         clock pessimism              0.258     5.912    
                         clock uncertainty           -0.035     5.877    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)        0.109     5.986    Inst_P3/k_reg[21]
  -------------------------------------------------------------------
                         required time                          5.986    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                 -1.510    

Slack (VIOLATED) :        -1.502ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 1.841ns (75.479%)  route 0.598ns (24.521%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 5.654 - 1.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.049    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.567 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.597     6.164    Inst_P3/k_reg[5]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.173    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.488 r  Inst_P3/k_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.488    Inst_P3/k_reg[20]_i_1_n_4
    SLICE_X50Y100        FDRE                                         r  Inst_P3/k_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.496     5.654    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  Inst_P3/k_reg[23]/C
                         clock pessimism              0.258     5.912    
                         clock uncertainty           -0.035     5.877    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)        0.109     5.986    Inst_P3/k_reg[23]
  -------------------------------------------------------------------
                         required time                          5.986    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                 -1.502    

Slack (VIOLATED) :        -1.476ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 1.394ns (63.817%)  route 0.790ns (36.183%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 5.671 - 1.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.049    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.567 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.597     6.164    Inst_P3/k_reg[5]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.040 r  Inst_P3/k_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.193     7.233    Inst_P3/k_reg[8]_i_1_n_7
    SLICE_X51Y97         FDRE                                         r  Inst_P3/k_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512     5.671    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  Inst_P3/k_reg[8]/C
                         clock pessimism              0.354     6.025    
                         clock uncertainty           -0.035     5.990    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)       -0.232     5.758    Inst_P3/k_reg[8]
  -------------------------------------------------------------------
                         required time                          5.758    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                 -1.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.631    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  Inst_P3/k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.795 r  Inst_P3/k_reg[18]/Q
                         net (fo=4, routed)           0.127     1.922    Inst_P3/k_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.078 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.078    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.131 r  Inst_P3/k_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.131    Inst_P3/k_reg[20]_i_1_n_7
    SLICE_X50Y100        FDRE                                         r  Inst_P3/k_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.150    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  Inst_P3/k_reg[20]/C
                         clock pessimism             -0.255     1.895    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     2.029    Inst_P3/k_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.631    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  Inst_P3/k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.795 r  Inst_P3/k_reg[18]/Q
                         net (fo=4, routed)           0.127     1.922    Inst_P3/k_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.078 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.078    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.144 r  Inst_P3/k_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.144    Inst_P3/k_reg[20]_i_1_n_5
    SLICE_X50Y100        FDRE                                         r  Inst_P3/k_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.150    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  Inst_P3/k_reg[22]/C
                         clock pessimism             -0.255     1.895    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     2.029    Inst_P3/k_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.631    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  Inst_P3/k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.795 r  Inst_P3/k_reg[18]/Q
                         net (fo=4, routed)           0.127     1.922    Inst_P3/k_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.078 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.078    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.167 r  Inst_P3/k_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.167    Inst_P3/k_reg[20]_i_1_n_6
    SLICE_X50Y100        FDRE                                         r  Inst_P3/k_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.150    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  Inst_P3/k_reg[21]/C
                         clock pessimism             -0.255     1.895    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     2.029    Inst_P3/k_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.631    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  Inst_P3/k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.795 r  Inst_P3/k_reg[18]/Q
                         net (fo=4, routed)           0.127     1.922    Inst_P3/k_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.078 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.078    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.169 r  Inst_P3/k_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.169    Inst_P3/k_reg[20]_i_1_n_4
    SLICE_X50Y100        FDRE                                         r  Inst_P3/k_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.150    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  Inst_P3/k_reg[23]/C
                         clock pessimism             -0.255     1.895    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     2.029    Inst_P3/k_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.631    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  Inst_P3/k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.795 r  Inst_P3/k_reg[18]/Q
                         net (fo=4, routed)           0.127     1.922    Inst_P3/k_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.078 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.078    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.118 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.118    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.171 r  Inst_P3/k_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.171    Inst_P3/k_reg[24]_i_1_n_7
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.150    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[24]/C
                         clock pessimism             -0.255     1.895    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     2.029    Inst_P3/k_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.631    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  Inst_P3/k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.795 r  Inst_P3/k_reg[18]/Q
                         net (fo=4, routed)           0.127     1.922    Inst_P3/k_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.078 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.078    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.118 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.118    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.184 r  Inst_P3/k_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.184    Inst_P3/k_reg[24]_i_1_n_5
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.150    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[26]/C
                         clock pessimism             -0.255     1.895    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     2.029    Inst_P3/k_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.631    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  Inst_P3/k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.795 r  Inst_P3/k_reg[18]/Q
                         net (fo=4, routed)           0.127     1.922    Inst_P3/k_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.078 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.078    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.118 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.118    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.207 r  Inst_P3/k_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.207    Inst_P3/k_reg[24]_i_1_n_6
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.150    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[25]/C
                         clock pessimism             -0.255     1.895    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     2.029    Inst_P3/k_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.631    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  Inst_P3/k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.795 r  Inst_P3/k_reg[18]/Q
                         net (fo=4, routed)           0.127     1.922    Inst_P3/k_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.078 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.078    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.118 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.118    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.209 r  Inst_P3/k_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.209    Inst_P3/k_reg[24]_i_1_n_4
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.150    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[27]/C
                         clock pessimism             -0.255     1.895    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     2.029    Inst_P3/k_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.067%)  route 0.127ns (21.933%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.631    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  Inst_P3/k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.795 r  Inst_P3/k_reg[18]/Q
                         net (fo=4, routed)           0.127     1.922    Inst_P3/k_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.078 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.078    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.118 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.118    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.158 r  Inst_P3/k_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    Inst_P3/k_reg[24]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.211 r  Inst_P3/k_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.211    Inst_P3/k_reg[28]_i_1_n_7
    SLICE_X50Y102        FDRE                                         r  Inst_P3/k_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.150    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y102        FDRE                                         r  Inst_P3/k_reg[28]/C
                         clock pessimism             -0.255     1.895    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.134     2.029    Inst_P3/k_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.548%)  route 0.127ns (21.452%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.631    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  Inst_P3/k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.795 r  Inst_P3/k_reg[18]/Q
                         net (fo=4, routed)           0.127     1.922    Inst_P3/k_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.078 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.078    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.118 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.118    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.158 r  Inst_P3/k_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    Inst_P3/k_reg[24]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.224 r  Inst_P3/k_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.224    Inst_P3/k_reg[28]_i_1_n_5
    SLICE_X50Y102        FDRE                                         r  Inst_P3/k_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     2.150    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y102        FDRE                                         r  Inst_P3/k_reg[30]/C
                         clock pessimism             -0.255     1.895    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.134     2.029    Inst_P3/k_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK2
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { CLK2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1.000       -1.155     BUFGCTRL_X0Y16  CLK2_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X51Y95    Inst_P3/k_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X50Y97    Inst_P3/k_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X50Y97    Inst_P3/k_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X50Y98    Inst_P3/k_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X50Y98    Inst_P3/k_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X50Y98    Inst_P3/k_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X50Y98    Inst_P3/k_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X50Y99    Inst_P3/k_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X50Y99    Inst_P3/k_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X51Y95    Inst_P3/k_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X51Y95    Inst_P3/k_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X50Y97    Inst_P3/k_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X50Y97    Inst_P3/k_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X50Y97    Inst_P3/k_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X50Y97    Inst_P3/k_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X50Y98    Inst_P3/k_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X50Y98    Inst_P3/k_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X50Y98    Inst_P3/k_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X50Y98    Inst_P3/k_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X51Y95    Inst_P3/k_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X51Y95    Inst_P3/k_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X50Y97    Inst_P3/k_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X50Y97    Inst_P3/k_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X50Y97    Inst_P3/k_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X50Y97    Inst_P3/k_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X50Y98    Inst_P3/k_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X50Y98    Inst_P3/k_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X50Y98    Inst_P3/k_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X50Y98    Inst_P3/k_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.295ns  (logic 4.499ns (48.405%)  route 4.796ns (51.595%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[1]/C
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_P3/FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.717     1.136    Inst_P3/Q[1]
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.324     1.460 r  Inst_P3/LUZ_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.079     5.539    LUZ_R_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.756     9.295 r  LUZ_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.295    LUZ_R[1]
    V14                                                               r  LUZ_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.311ns  (logic 4.100ns (49.339%)  route 4.210ns (50.661%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[2]/C
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_P3/FSM_onehot_current_state_reg[2]/Q
                         net (fo=5, routed)           0.783     1.239    Inst_P3/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X53Y96         LUT3 (Prop_lut3_I2_O)        0.124     1.363 r  Inst_P3/LUZ_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.428     4.790    LUZ_R_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     8.311 r  LUZ_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.311    LUZ_R[0]
    H17                                                               r  LUZ_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_V[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.098ns  (logic 4.025ns (49.701%)  route 4.073ns (50.299%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[3]/C
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_P3/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           4.073     4.529    LUZ_V_OBUF[1]
    V11                  OBUF (Prop_obuf_I_O)         3.569     8.098 r  LUZ_V_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.098    LUZ_V[1]
    V11                                                               r  LUZ_V[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 4.026ns (52.557%)  route 3.635ns (47.443%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[4]/C
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_P3/FSM_onehot_current_state_reg[4]/Q
                         net (fo=4, routed)           3.635     4.091    LUZ_A_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.570     7.661 r  LUZ_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.661    LUZ_A[1]
    V12                                                               r  LUZ_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.221ns  (logic 4.126ns (57.144%)  route 3.095ns (42.856%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[1]/C
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_P3/FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           3.095     3.514    LUZ_A_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         3.707     7.221 r  LUZ_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.221    LUZ_A[0]
    K15                                                               r  LUZ_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LUZ_V[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.926ns  (logic 4.009ns (57.878%)  route 2.917ns (42.122%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDSE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[0]/C
    SLICE_X53Y96         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Inst_P3/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           2.917     3.373    LUZ_V_OBUF[0]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.926 r  LUZ_V_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.926    LUZ_V[0]
    J13                                                               r  LUZ_V[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/tiempo_inicio_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.768ns  (logic 2.716ns (40.131%)  route 4.052ns (59.869%))
  Logic Levels:           13  (CARRY4=8 LDCE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         LDCE                         0.000     0.000 r  Inst_P3/tiempo_inicio_reg[1]/G
    SLICE_X52Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_P3/tiempo_inicio_reg[1]/Q
                         net (fo=1, routed)           0.661     1.220    Inst_P3/tiempo_inicio[1]
    SLICE_X52Y95         LUT2 (Prop_lut2_I1_O)        0.124     1.344 r  Inst_P3/FSM_onehot_current_state[4]_i_27/O
                         net (fo=1, routed)           0.000     1.344    Inst_P3/FSM_onehot_current_state[4]_i_27_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.894 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.894    Inst_P3/FSM_onehot_current_state_reg[4]_i_14_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.008 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.008    Inst_P3/FSM_onehot_current_state_reg[4]_i_12_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.122 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.122    Inst_P3/FSM_onehot_current_state_reg[4]_i_19_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.236 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.236    Inst_P3/FSM_onehot_current_state_reg[4]_i_18_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.350 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.001     2.350    Inst_P3/FSM_onehot_current_state_reg[4]_i_16_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.464 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.464    Inst_P3/FSM_onehot_current_state_reg[4]_i_15_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.578 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.578    Inst_P3/FSM_onehot_current_state_reg[4]_i_17_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.800 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_20/O[0]
                         net (fo=1, routed)           0.858     3.658    Inst_P3/next_state2[28]
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.299     3.957 r  Inst_P3/FSM_onehot_current_state[4]_i_10/O
                         net (fo=1, routed)           0.943     4.900    Inst_P3/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124     5.024 r  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.969     5.992    Inst_P3/FSM_onehot_current_state[4]_i_10_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I0_O)        0.154     6.146 r  Inst_P3/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.621     6.768    Inst_P3/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X53Y96         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/tiempo_inicio_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.500ns  (logic 2.686ns (41.320%)  route 3.814ns (58.680%))
  Logic Levels:           13  (CARRY4=8 LDCE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         LDCE                         0.000     0.000 r  Inst_P3/tiempo_inicio_reg[1]/G
    SLICE_X52Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_P3/tiempo_inicio_reg[1]/Q
                         net (fo=1, routed)           0.661     1.220    Inst_P3/tiempo_inicio[1]
    SLICE_X52Y95         LUT2 (Prop_lut2_I1_O)        0.124     1.344 r  Inst_P3/FSM_onehot_current_state[4]_i_27/O
                         net (fo=1, routed)           0.000     1.344    Inst_P3/FSM_onehot_current_state[4]_i_27_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.894 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.894    Inst_P3/FSM_onehot_current_state_reg[4]_i_14_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.008 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.008    Inst_P3/FSM_onehot_current_state_reg[4]_i_12_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.122 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.122    Inst_P3/FSM_onehot_current_state_reg[4]_i_19_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.236 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.236    Inst_P3/FSM_onehot_current_state_reg[4]_i_18_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.350 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.001     2.350    Inst_P3/FSM_onehot_current_state_reg[4]_i_16_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.464 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.464    Inst_P3/FSM_onehot_current_state_reg[4]_i_15_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.578 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.578    Inst_P3/FSM_onehot_current_state_reg[4]_i_17_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.800 f  Inst_P3/FSM_onehot_current_state_reg[4]_i_20/O[0]
                         net (fo=1, routed)           0.858     3.658    Inst_P3/next_state2[28]
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.299     3.957 f  Inst_P3/FSM_onehot_current_state[4]_i_10/O
                         net (fo=1, routed)           0.943     4.900    Inst_P3/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124     5.024 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.974     5.997    Inst_contr/FSM_onehot_current_state_reg[4]
    SLICE_X53Y96         LUT6 (Prop_lut6_I4_O)        0.124     6.121 r  Inst_contr/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.379     6.500    Inst_P3/E[0]
    SLICE_X53Y96         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/tiempo_inicio_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.500ns  (logic 2.686ns (41.320%)  route 3.814ns (58.680%))
  Logic Levels:           13  (CARRY4=8 LDCE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         LDCE                         0.000     0.000 r  Inst_P3/tiempo_inicio_reg[1]/G
    SLICE_X52Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_P3/tiempo_inicio_reg[1]/Q
                         net (fo=1, routed)           0.661     1.220    Inst_P3/tiempo_inicio[1]
    SLICE_X52Y95         LUT2 (Prop_lut2_I1_O)        0.124     1.344 r  Inst_P3/FSM_onehot_current_state[4]_i_27/O
                         net (fo=1, routed)           0.000     1.344    Inst_P3/FSM_onehot_current_state[4]_i_27_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.894 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.894    Inst_P3/FSM_onehot_current_state_reg[4]_i_14_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.008 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.008    Inst_P3/FSM_onehot_current_state_reg[4]_i_12_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.122 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.122    Inst_P3/FSM_onehot_current_state_reg[4]_i_19_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.236 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.236    Inst_P3/FSM_onehot_current_state_reg[4]_i_18_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.350 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.001     2.350    Inst_P3/FSM_onehot_current_state_reg[4]_i_16_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.464 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.464    Inst_P3/FSM_onehot_current_state_reg[4]_i_15_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.578 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.578    Inst_P3/FSM_onehot_current_state_reg[4]_i_17_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.800 f  Inst_P3/FSM_onehot_current_state_reg[4]_i_20/O[0]
                         net (fo=1, routed)           0.858     3.658    Inst_P3/next_state2[28]
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.299     3.957 f  Inst_P3/FSM_onehot_current_state[4]_i_10/O
                         net (fo=1, routed)           0.943     4.900    Inst_P3/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124     5.024 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.974     5.997    Inst_contr/FSM_onehot_current_state_reg[4]
    SLICE_X53Y96         LUT6 (Prop_lut6_I4_O)        0.124     6.121 r  Inst_contr/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.379     6.500    Inst_P3/E[0]
    SLICE_X53Y96         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/tiempo_inicio_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.500ns  (logic 2.686ns (41.320%)  route 3.814ns (58.680%))
  Logic Levels:           13  (CARRY4=8 LDCE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         LDCE                         0.000     0.000 r  Inst_P3/tiempo_inicio_reg[1]/G
    SLICE_X52Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_P3/tiempo_inicio_reg[1]/Q
                         net (fo=1, routed)           0.661     1.220    Inst_P3/tiempo_inicio[1]
    SLICE_X52Y95         LUT2 (Prop_lut2_I1_O)        0.124     1.344 r  Inst_P3/FSM_onehot_current_state[4]_i_27/O
                         net (fo=1, routed)           0.000     1.344    Inst_P3/FSM_onehot_current_state[4]_i_27_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.894 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.894    Inst_P3/FSM_onehot_current_state_reg[4]_i_14_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.008 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.008    Inst_P3/FSM_onehot_current_state_reg[4]_i_12_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.122 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.122    Inst_P3/FSM_onehot_current_state_reg[4]_i_19_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.236 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.236    Inst_P3/FSM_onehot_current_state_reg[4]_i_18_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.350 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.001     2.350    Inst_P3/FSM_onehot_current_state_reg[4]_i_16_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.464 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.464    Inst_P3/FSM_onehot_current_state_reg[4]_i_15_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.578 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.578    Inst_P3/FSM_onehot_current_state_reg[4]_i_17_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.800 f  Inst_P3/FSM_onehot_current_state_reg[4]_i_20/O[0]
                         net (fo=1, routed)           0.858     3.658    Inst_P3/next_state2[28]
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.299     3.957 f  Inst_P3/FSM_onehot_current_state[4]_i_10/O
                         net (fo=1, routed)           0.943     4.900    Inst_P3/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124     5.024 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.974     5.997    Inst_contr/FSM_onehot_current_state_reg[4]
    SLICE_X53Y96         LUT6 (Prop_lut6_I4_O)        0.124     6.121 r  Inst_contr/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.379     6.500    Inst_P3/E[0]
    SLICE_X53Y96         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_syncro/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_syncro/s_out_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.164ns (49.354%)  route 0.168ns (50.646%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE                         0.000     0.000 r  Inst_syncro/sreg_reg[0]/C
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_syncro/sreg_reg[0]/Q
                         net (fo=1, routed)           0.168     0.332    Inst_syncro/sreg_reg_n_0_[0]
    SLICE_X56Y93         SRL16E                                       r  Inst_syncro/s_out_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contr/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_contr/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.421%)  route 0.236ns (62.579%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE                         0.000     0.000 r  Inst_contr/sreg_reg[1]/C
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_contr/sreg_reg[1]/Q
                         net (fo=3, routed)           0.236     0.377    Inst_contr/sreg[1]
    SLICE_X53Y97         FDRE                                         r  Inst_contr/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.141ns (35.789%)  route 0.253ns (64.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[3]/C
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.253     0.394    Inst_P3/Q[2]
    SLICE_X53Y96         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.186ns (45.089%)  route 0.227ns (54.911%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[4]/C
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[4]/Q
                         net (fo=4, routed)           0.227     0.368    Inst_P3/Q[3]
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.045     0.413 r  Inst_P3/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.413    Inst_P3/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.141ns (31.429%)  route 0.308ns (68.571%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDSE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[0]/C
    SLICE_X53Y96         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.308     0.449    Inst_P3/Q[0]
    SLICE_X53Y96         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.186ns (39.465%)  route 0.285ns (60.535%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDSE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[0]/C
    SLICE_X53Y96         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.169     0.310    Inst_contr/Q[0]
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.355 r  Inst_contr/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.116     0.471    Inst_P3/E[0]
    SLICE_X53Y96         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.186ns (39.465%)  route 0.285ns (60.535%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDSE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[0]/C
    SLICE_X53Y96         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.169     0.310    Inst_contr/Q[0]
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.355 r  Inst_contr/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.116     0.471    Inst_P3/E[0]
    SLICE_X53Y96         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.186ns (39.465%)  route 0.285ns (60.535%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDSE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[0]/C
    SLICE_X53Y96         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.169     0.310    Inst_contr/Q[0]
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.355 r  Inst_contr/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.116     0.471    Inst_P3/E[0]
    SLICE_X53Y96         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.186ns (39.465%)  route 0.285ns (60.535%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDSE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[0]/C
    SLICE_X53Y96         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.169     0.310    Inst_contr/Q[0]
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.355 r  Inst_contr/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.116     0.471    Inst_P3/E[0]
    SLICE_X53Y96         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.186ns (39.465%)  route 0.285ns (60.535%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDSE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[0]/C
    SLICE_X53Y96         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.169     0.310    Inst_contr/Q[0]
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.355 r  Inst_contr/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.116     0.471    Inst_P3/E[0]
    SLICE_X53Y96         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK2
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_P3/k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.809ns  (logic 2.464ns (36.185%)  route 4.345ns (63.815%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.049    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  Inst_P3/k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.505 r  Inst_P3/k_reg[3]/Q
                         net (fo=4, routed)           0.954     6.459    Inst_P3/k_reg[3]
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  Inst_P3/FSM_onehot_current_state[4]_i_25/O
                         net (fo=1, routed)           0.000     6.583    Inst_P3/FSM_onehot_current_state[4]_i_25_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.984 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.984    Inst_P3/FSM_onehot_current_state_reg[4]_i_14_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.098 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.098    Inst_P3/FSM_onehot_current_state_reg[4]_i_12_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.212    Inst_P3/FSM_onehot_current_state_reg[4]_i_19_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.326    Inst_P3/FSM_onehot_current_state_reg[4]_i_18_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.441    Inst_P3/FSM_onehot_current_state_reg[4]_i_16_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.555    Inst_P3/FSM_onehot_current_state_reg[4]_i_15_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.669    Inst_P3/FSM_onehot_current_state_reg[4]_i_17_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.891 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_20/O[0]
                         net (fo=1, routed)           0.858     8.749    Inst_P3/next_state2[28]
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.299     9.048 r  Inst_P3/FSM_onehot_current_state[4]_i_10/O
                         net (fo=1, routed)           0.943     9.990    Inst_P3/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.114 r  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.969    11.083    Inst_P3/FSM_onehot_current_state[4]_i_10_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I0_O)        0.154    11.237 r  Inst_P3/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.621    11.858    Inst_P3/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X53Y96         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.542ns  (logic 2.434ns (37.206%)  route 4.108ns (62.794%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.049    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  Inst_P3/k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.505 r  Inst_P3/k_reg[3]/Q
                         net (fo=4, routed)           0.954     6.459    Inst_P3/k_reg[3]
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  Inst_P3/FSM_onehot_current_state[4]_i_25/O
                         net (fo=1, routed)           0.000     6.583    Inst_P3/FSM_onehot_current_state[4]_i_25_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.984 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.984    Inst_P3/FSM_onehot_current_state_reg[4]_i_14_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.098 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.098    Inst_P3/FSM_onehot_current_state_reg[4]_i_12_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.212    Inst_P3/FSM_onehot_current_state_reg[4]_i_19_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.326    Inst_P3/FSM_onehot_current_state_reg[4]_i_18_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.441    Inst_P3/FSM_onehot_current_state_reg[4]_i_16_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.555    Inst_P3/FSM_onehot_current_state_reg[4]_i_15_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.669    Inst_P3/FSM_onehot_current_state_reg[4]_i_17_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.891 f  Inst_P3/FSM_onehot_current_state_reg[4]_i_20/O[0]
                         net (fo=1, routed)           0.858     8.749    Inst_P3/next_state2[28]
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.299     9.048 f  Inst_P3/FSM_onehot_current_state[4]_i_10/O
                         net (fo=1, routed)           0.943     9.990    Inst_P3/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.114 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.974    11.088    Inst_contr/FSM_onehot_current_state_reg[4]
    SLICE_X53Y96         LUT6 (Prop_lut6_I4_O)        0.124    11.212 r  Inst_contr/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.379    11.591    Inst_P3/E[0]
    SLICE_X53Y96         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/FSM_onehot_current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.542ns  (logic 2.434ns (37.206%)  route 4.108ns (62.794%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.049    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  Inst_P3/k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.505 r  Inst_P3/k_reg[3]/Q
                         net (fo=4, routed)           0.954     6.459    Inst_P3/k_reg[3]
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  Inst_P3/FSM_onehot_current_state[4]_i_25/O
                         net (fo=1, routed)           0.000     6.583    Inst_P3/FSM_onehot_current_state[4]_i_25_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.984 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.984    Inst_P3/FSM_onehot_current_state_reg[4]_i_14_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.098 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.098    Inst_P3/FSM_onehot_current_state_reg[4]_i_12_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.212    Inst_P3/FSM_onehot_current_state_reg[4]_i_19_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.326    Inst_P3/FSM_onehot_current_state_reg[4]_i_18_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.441    Inst_P3/FSM_onehot_current_state_reg[4]_i_16_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.555    Inst_P3/FSM_onehot_current_state_reg[4]_i_15_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.669    Inst_P3/FSM_onehot_current_state_reg[4]_i_17_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.891 f  Inst_P3/FSM_onehot_current_state_reg[4]_i_20/O[0]
                         net (fo=1, routed)           0.858     8.749    Inst_P3/next_state2[28]
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.299     9.048 f  Inst_P3/FSM_onehot_current_state[4]_i_10/O
                         net (fo=1, routed)           0.943     9.990    Inst_P3/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.114 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.974    11.088    Inst_contr/FSM_onehot_current_state_reg[4]
    SLICE_X53Y96         LUT6 (Prop_lut6_I4_O)        0.124    11.212 r  Inst_contr/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.379    11.591    Inst_P3/E[0]
    SLICE_X53Y96         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/FSM_onehot_current_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.542ns  (logic 2.434ns (37.206%)  route 4.108ns (62.794%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.049    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  Inst_P3/k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.505 r  Inst_P3/k_reg[3]/Q
                         net (fo=4, routed)           0.954     6.459    Inst_P3/k_reg[3]
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  Inst_P3/FSM_onehot_current_state[4]_i_25/O
                         net (fo=1, routed)           0.000     6.583    Inst_P3/FSM_onehot_current_state[4]_i_25_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.984 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.984    Inst_P3/FSM_onehot_current_state_reg[4]_i_14_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.098 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.098    Inst_P3/FSM_onehot_current_state_reg[4]_i_12_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.212    Inst_P3/FSM_onehot_current_state_reg[4]_i_19_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.326    Inst_P3/FSM_onehot_current_state_reg[4]_i_18_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.441    Inst_P3/FSM_onehot_current_state_reg[4]_i_16_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.555    Inst_P3/FSM_onehot_current_state_reg[4]_i_15_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.669    Inst_P3/FSM_onehot_current_state_reg[4]_i_17_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.891 f  Inst_P3/FSM_onehot_current_state_reg[4]_i_20/O[0]
                         net (fo=1, routed)           0.858     8.749    Inst_P3/next_state2[28]
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.299     9.048 f  Inst_P3/FSM_onehot_current_state[4]_i_10/O
                         net (fo=1, routed)           0.943     9.990    Inst_P3/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.114 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.974    11.088    Inst_contr/FSM_onehot_current_state_reg[4]
    SLICE_X53Y96         LUT6 (Prop_lut6_I4_O)        0.124    11.212 r  Inst_contr/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.379    11.591    Inst_P3/E[0]
    SLICE_X53Y96         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/FSM_onehot_current_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.542ns  (logic 2.434ns (37.206%)  route 4.108ns (62.794%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.049    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  Inst_P3/k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.505 r  Inst_P3/k_reg[3]/Q
                         net (fo=4, routed)           0.954     6.459    Inst_P3/k_reg[3]
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  Inst_P3/FSM_onehot_current_state[4]_i_25/O
                         net (fo=1, routed)           0.000     6.583    Inst_P3/FSM_onehot_current_state[4]_i_25_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.984 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.984    Inst_P3/FSM_onehot_current_state_reg[4]_i_14_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.098 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.098    Inst_P3/FSM_onehot_current_state_reg[4]_i_12_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.212    Inst_P3/FSM_onehot_current_state_reg[4]_i_19_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.326    Inst_P3/FSM_onehot_current_state_reg[4]_i_18_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.441    Inst_P3/FSM_onehot_current_state_reg[4]_i_16_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.555    Inst_P3/FSM_onehot_current_state_reg[4]_i_15_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.669    Inst_P3/FSM_onehot_current_state_reg[4]_i_17_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.891 f  Inst_P3/FSM_onehot_current_state_reg[4]_i_20/O[0]
                         net (fo=1, routed)           0.858     8.749    Inst_P3/next_state2[28]
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.299     9.048 f  Inst_P3/FSM_onehot_current_state[4]_i_10/O
                         net (fo=1, routed)           0.943     9.990    Inst_P3/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.114 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.974    11.088    Inst_contr/FSM_onehot_current_state_reg[4]
    SLICE_X53Y96         LUT6 (Prop_lut6_I4_O)        0.124    11.212 r  Inst_contr/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.379    11.591    Inst_P3/E[0]
    SLICE_X53Y96         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/FSM_onehot_current_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.542ns  (logic 2.434ns (37.206%)  route 4.108ns (62.794%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.049    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  Inst_P3/k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.505 r  Inst_P3/k_reg[3]/Q
                         net (fo=4, routed)           0.954     6.459    Inst_P3/k_reg[3]
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  Inst_P3/FSM_onehot_current_state[4]_i_25/O
                         net (fo=1, routed)           0.000     6.583    Inst_P3/FSM_onehot_current_state[4]_i_25_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.984 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.984    Inst_P3/FSM_onehot_current_state_reg[4]_i_14_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.098 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.098    Inst_P3/FSM_onehot_current_state_reg[4]_i_12_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.212    Inst_P3/FSM_onehot_current_state_reg[4]_i_19_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.326    Inst_P3/FSM_onehot_current_state_reg[4]_i_18_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.441    Inst_P3/FSM_onehot_current_state_reg[4]_i_16_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.555    Inst_P3/FSM_onehot_current_state_reg[4]_i_15_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.669    Inst_P3/FSM_onehot_current_state_reg[4]_i_17_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.891 f  Inst_P3/FSM_onehot_current_state_reg[4]_i_20/O[0]
                         net (fo=1, routed)           0.858     8.749    Inst_P3/next_state2[28]
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.299     9.048 f  Inst_P3/FSM_onehot_current_state[4]_i_10/O
                         net (fo=1, routed)           0.943     9.990    Inst_P3/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.114 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.974    11.088    Inst_contr/FSM_onehot_current_state_reg[4]
    SLICE_X53Y96         LUT6 (Prop_lut6_I4_O)        0.124    11.212 r  Inst_contr/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.379    11.591    Inst_P3/E[0]
    SLICE_X53Y96         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/FSM_onehot_current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.367ns  (logic 2.434ns (38.226%)  route 3.933ns (61.774%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.049    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  Inst_P3/k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.505 r  Inst_P3/k_reg[3]/Q
                         net (fo=4, routed)           0.954     6.459    Inst_P3/k_reg[3]
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  Inst_P3/FSM_onehot_current_state[4]_i_25/O
                         net (fo=1, routed)           0.000     6.583    Inst_P3/FSM_onehot_current_state[4]_i_25_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.984 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.984    Inst_P3/FSM_onehot_current_state_reg[4]_i_14_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.098 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.098    Inst_P3/FSM_onehot_current_state_reg[4]_i_12_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.212    Inst_P3/FSM_onehot_current_state_reg[4]_i_19_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.326    Inst_P3/FSM_onehot_current_state_reg[4]_i_18_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.441    Inst_P3/FSM_onehot_current_state_reg[4]_i_16_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.555    Inst_P3/FSM_onehot_current_state_reg[4]_i_15_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  Inst_P3/FSM_onehot_current_state_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.669    Inst_P3/FSM_onehot_current_state_reg[4]_i_17_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.891 f  Inst_P3/FSM_onehot_current_state_reg[4]_i_20/O[0]
                         net (fo=1, routed)           0.858     8.749    Inst_P3/next_state2[28]
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.299     9.048 f  Inst_P3/FSM_onehot_current_state[4]_i_10/O
                         net (fo=1, routed)           0.943     9.990    Inst_P3/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.114 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.564    10.678    Inst_P3/FSM_onehot_current_state[4]_i_10_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.124    10.802 r  Inst_P3/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.614    11.416    Inst_P3/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.550ns  (logic 0.518ns (33.412%)  route 1.032ns (66.588%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.050    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  Inst_P3/k_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.568 r  Inst_P3/k_reg[10]/Q
                         net (fo=4, routed)           1.032     6.600    Inst_P3/k_reg[10]
    SLICE_X52Y97         LDCE                                         r  Inst_P3/tiempo_inicio_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.374ns  (logic 0.518ns (37.703%)  route 0.856ns (62.297%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.050    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  Inst_P3/k_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.568 r  Inst_P3/k_reg[9]/Q
                         net (fo=4, routed)           0.856     6.424    Inst_P3/k_reg[9]
    SLICE_X52Y97         LDCE                                         r  Inst_P3/tiempo_inicio_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.362ns  (logic 0.518ns (38.034%)  route 0.844ns (61.966%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.633     5.050    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  Inst_P3/k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.568 r  Inst_P3/k_reg[11]/Q
                         net (fo=4, routed)           0.844     6.412    Inst_P3/k_reg[11]
    SLICE_X52Y97         LDCE                                         r  Inst_P3/tiempo_inicio_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_P3/k_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.164ns (55.944%)  route 0.129ns (44.056%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.625    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     1.789 r  Inst_P3/k_reg[25]/Q
                         net (fo=4, routed)           0.129     1.918    Inst_P3/k_reg[25]
    SLICE_X52Y101        LDCE                                         r  Inst_P3/tiempo_inicio_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.363%)  route 0.138ns (45.636%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.625    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  Inst_P3/k_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.789 r  Inst_P3/k_reg[22]/Q
                         net (fo=4, routed)           0.138     1.927    Inst_P3/k_reg[22]
    SLICE_X52Y100        LDCE                                         r  Inst_P3/tiempo_inicio_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.363%)  route 0.138ns (45.636%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.625    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     1.789 r  Inst_P3/k_reg[26]/Q
                         net (fo=4, routed)           0.138     1.927    Inst_P3/k_reg[26]
    SLICE_X52Y101        LDCE                                         r  Inst_P3/tiempo_inicio_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.228%)  route 0.138ns (45.772%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.625    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  Inst_P3/k_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.789 r  Inst_P3/k_reg[21]/Q
                         net (fo=4, routed)           0.138     1.928    Inst_P3/k_reg[21]
    SLICE_X52Y100        LDCE                                         r  Inst_P3/tiempo_inicio_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.228%)  route 0.138ns (45.772%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.625    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y102        FDRE                                         r  Inst_P3/k_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     1.789 r  Inst_P3/k_reg[29]/Q
                         net (fo=4, routed)           0.138     1.928    Inst_P3/k_reg[29]
    SLICE_X52Y102        LDCE                                         r  Inst_P3/tiempo_inicio_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.228%)  route 0.138ns (45.772%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.625    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y102        FDRE                                         r  Inst_P3/k_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     1.789 r  Inst_P3/k_reg[30]/Q
                         net (fo=4, routed)           0.138     1.928    Inst_P3/k_reg[30]
    SLICE_X52Y102        LDCE                                         r  Inst_P3/tiempo_inicio_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.705%)  route 0.141ns (46.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.625    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     1.789 r  Inst_P3/k_reg[27]/Q
                         net (fo=4, routed)           0.141     1.931    Inst_P3/k_reg[27]
    SLICE_X52Y101        LDCE                                         r  Inst_P3/tiempo_inicio_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.164ns (53.489%)  route 0.143ns (46.511%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.625    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  Inst_P3/k_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.789 r  Inst_P3/k_reg[23]/Q
                         net (fo=4, routed)           0.143     1.932    Inst_P3/k_reg[23]
    SLICE_X52Y100        LDCE                                         r  Inst_P3/tiempo_inicio_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.228%)  route 0.138ns (45.772%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.630    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  Inst_P3/k_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.794 r  Inst_P3/k_reg[2]/Q
                         net (fo=4, routed)           0.138     1.933    Inst_P3/k_reg[2]
    SLICE_X52Y95         LDCE                                         r  Inst_P3/tiempo_inicio_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.164ns (53.328%)  route 0.144ns (46.672%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.625    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  Inst_P3/k_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     1.789 r  Inst_P3/k_reg[24]/Q
                         net (fo=4, routed)           0.144     1.933    Inst_P3/k_reg[24]
    SLICE_X52Y101        LDCE                                         r  Inst_P3/tiempo_inicio_reg[24]/D
  -------------------------------------------------------------------    -------------------





