read -sv run_verilog_mid/adder_32b_9_67_8ebca0b3107dd96dc603af58f2fb9619.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_67_8ebca0b3107dd96dc603af58f2fb9619_yosys.v
