// Seed: 3694703750
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output tri id_2,
    output tri1 id_3,
    input tri id_4,
    input wire id_5,
    input supply1 id_6
);
  wire id_8, id_9;
endmodule
module module_1 #(
    parameter id_22 = 32'd82,
    parameter id_4  = 32'd21
) (
    input tri1 id_0[1 : 1],
    input wand id_1,
    output tri0 id_2,
    input wand id_3,
    input tri1 _id_4,
    input supply0 id_5,
    input supply0 id_6[1 'h0 : !  -1],
    output supply0 id_7,
    input wor id_8,
    input wire id_9,
    input tri1 id_10,
    input tri id_11,
    input supply1 id_12,
    input wire id_13,
    output wor id_14,
    output wand id_15,
    input wire id_16,
    output wor id_17,
    input supply0 id_18,
    input wand id_19,
    output logic id_20
);
  tri1 _id_22 = id_5 - 1;
  assign id_14 = -1 - 1;
  assign id_17 = id_22;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_7,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_6 = 0;
  assign id_14 = id_11;
  initial @(*) if (1) id_20 <= -1'h0;
  wire [1 : (  id_4  )] id_23;
  wire [1 'b0 : id_22] id_24, id_25;
endmodule
