
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003564                       # Number of seconds simulated
sim_ticks                                  3563633628                       # Number of ticks simulated
final_tick                               531612094299                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156889                       # Simulator instruction rate (inst/s)
host_op_rate                                   198281                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 276298                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889632                       # Number of bytes of host memory used
host_seconds                                 12897.78                       # Real time elapsed on the host
sim_insts                                  2023523485                       # Number of instructions simulated
sim_ops                                    2557390089                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       114176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        81536                       # Number of bytes read from this memory
system.physmem.bytes_read::total               199552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       111232                       # Number of bytes written to this memory
system.physmem.bytes_written::total            111232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          892                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          637                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1559                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             869                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  869                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       502858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     32039208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       574694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     22880018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                55996778                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       502858                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       574694                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1077552                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31213085                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31213085                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31213085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       502858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     32039208                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       574694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     22880018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               87209863                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8545885                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3120223                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2545084                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       209803                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1309423                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1216449                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          335620                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9405                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3120713                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17154858                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3120223                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1552069                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3808020                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1114158                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        560164                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1540048                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       101209                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8390737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.535216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.294126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4582717     54.62%     54.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          251341      3.00%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          470395      5.61%     63.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          465927      5.55%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          290316      3.46%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          230307      2.74%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          145939      1.74%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          136373      1.63%     78.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1817422     21.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8390737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365114                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.007382                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3255918                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       553808                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3656842                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22593                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        901568                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       526094                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20584244                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        901568                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3493754                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         101400                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       127576                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3437004                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       329427                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19843089                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        136000                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       101721                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27853270                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92575937                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92575937                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17168645                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10684583                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3506                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1690                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           922391                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1840370                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       935826                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11967                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       400574                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18694512                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14863393                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29016                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6356981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19462162                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      8390737                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.771405                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.891980                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2897282     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1794568     21.39%     55.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1237948     14.75%     70.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       784387      9.35%     80.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       818011      9.75%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       401321      4.78%     94.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       312483      3.72%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        71675      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73062      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8390737                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          92915     72.48%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18211     14.21%     86.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17069     13.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12436716     83.67%     83.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       199596      1.34%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1691      0.01%     85.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1437593      9.67%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       787797      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14863393                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739246                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             128195                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008625                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38274728                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25054914                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14524229                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14991588                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        47400                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       720740                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          186                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226458                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        901568                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          52570                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8852                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18697897                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        36934                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1840370                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       935826                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1690                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6870                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       129760                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117829                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       247589                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14666295                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1372285                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       197092                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2142706                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2078056                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            770421                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.716182                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14528599                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14524229                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9258088                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26572370                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.699558                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348410                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12313472                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6384470                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212115                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7489169                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.644171                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.143465                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2866804     38.28%     38.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2085612     27.85%     66.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       865250     11.55%     77.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431363      5.76%     83.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       434095      5.80%     89.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       175925      2.35%     91.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       179607      2.40%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94480      1.26%     95.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       356033      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7489169                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12313472                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828995                       # Number of memory references committed
system.switch_cpus0.commit.loads              1119627                       # Number of loads committed
system.switch_cpus0.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777365                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11093540                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       356033                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25831078                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38298034                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 155148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12313472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854588                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854588                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170154                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170154                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65887296                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20174919                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18901579                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3380                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8545885                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3206326                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2617087                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214161                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1314362                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1257177                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          329264                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9523                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3310764                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17410211                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3206326                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1586441                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3774088                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1119427                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        529299                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1611167                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82023                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8517713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.529014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.337698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4743625     55.69%     55.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          310117      3.64%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          463432      5.44%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          318992      3.75%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          226310      2.66%     71.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          218480      2.57%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          130594      1.53%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          283048      3.32%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1823115     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8517713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.375189                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.037262                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3407535                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       552106                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3602144                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        52592                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        903334                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       538806                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20854237                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1016                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        903334                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3598090                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          49956                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       228050                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3460414                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       277862                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20225418                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        115615                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        95603                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28359866                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94137944                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94137944                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17421521                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10938320                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3645                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1736                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           833802                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1862060                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       947525                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11296                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       287680                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18847738                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3466                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15035916                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30122                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6316293                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19318449                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8517713                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765253                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916659                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3076717     36.12%     36.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1689839     19.84%     55.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1228351     14.42%     70.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       814178      9.56%     79.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       816853      9.59%     89.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       397182      4.66%     94.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       348536      4.09%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66153      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79904      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8517713                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          81902     70.67%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16925     14.60%     85.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17069     14.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12577451     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       189785      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1730      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1476596      9.82%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       790354      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15035916                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.759433                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             115896                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007708                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38735562                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25167533                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14620301                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15151812                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47882                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       729902                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          619                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       227578                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        903334                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25526                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5029                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18851210                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63937                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1862060                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       947525                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1736                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4284                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128484                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118743                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       247227                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14759720                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1380402                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       276195                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2151592                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2099091                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            771190                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.727114                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14626836                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14620301                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9473633                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26915873                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.710800                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351972                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10129609                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12486283                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6364930                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3460                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       215725                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7614379                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.639829                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.173191                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2942839     38.65%     38.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2167470     28.47%     67.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       817820     10.74%     77.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       457521      6.01%     83.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       388299      5.10%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       172426      2.26%     91.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       167663      2.20%     93.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       113422      1.49%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       386919      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7614379                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10129609                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12486283                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1852102                       # Number of memory references committed
system.switch_cpus1.commit.loads              1132155                       # Number of loads committed
system.switch_cpus1.commit.membars               1730                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1811748                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11240740                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258237                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       386919                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26078673                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38606384                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  28172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10129609                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12486283                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10129609                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.843654                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.843654                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.185320                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.185320                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66282362                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20334489                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19163657                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3460                       # number of misc regfile writes
system.l20.replacements                           906                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          255376                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5002                       # Sample count of references to valid blocks.
system.l20.avg_refs                         51.054778                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           86.872266                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.963813                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   435.060732                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3560.103188                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021209                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003409                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.106216                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.869166                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3081                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3081                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1002                       # number of Writeback hits
system.l20.Writeback_hits::total                 1002                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3081                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3081                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3081                       # number of overall hits
system.l20.overall_hits::total                   3081                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          892                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  906                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          892                       # number of demand (read+write) misses
system.l20.demand_misses::total                   906                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          892                       # number of overall misses
system.l20.overall_misses::total                  906                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1014048                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     82573138                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       83587186                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1014048                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     82573138                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        83587186                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1014048                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     82573138                       # number of overall miss cycles
system.l20.overall_miss_latency::total       83587186                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3973                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3987                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1002                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1002                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3973                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3987                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3973                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3987                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.224515                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.227239                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.224515                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.227239                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.224515                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.227239                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst        72432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 92570.782511                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 92259.587196                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst        72432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 92570.782511                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 92259.587196                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst        72432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 92570.782511                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 92259.587196                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 498                       # number of writebacks
system.l20.writebacks::total                      498                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          892                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             906                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          892                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              906                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          892                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             906                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       908676                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     75935588                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     76844264                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       908676                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     75935588                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     76844264                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       908676                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     75935588                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     76844264                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.224515                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.227239                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.224515                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.227239                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.224515                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.227239                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 64905.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85129.582960                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84817.068433                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 64905.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 85129.582960                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84817.068433                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 64905.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 85129.582960                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84817.068433                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           653                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          237618                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4749                       # Sample count of references to valid blocks.
system.l21.avg_refs                         50.035376                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.960728                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   330.778001                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3637.261271                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003897                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.080756                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.888003                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         2743                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2743                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             913                       # number of Writeback hits
system.l21.Writeback_hits::total                  913                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         2743                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2743                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         2743                       # number of overall hits
system.l21.overall_hits::total                   2743                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          637                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  653                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          637                       # number of demand (read+write) misses
system.l21.demand_misses::total                   653                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          637                       # number of overall misses
system.l21.overall_misses::total                  653                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1695229                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     54555113                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       56250342                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1695229                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     54555113                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        56250342                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1695229                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     54555113                       # number of overall miss cycles
system.l21.overall_miss_latency::total       56250342                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3380                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3396                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          913                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              913                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3380                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3396                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3380                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3396                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.188462                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.192285                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.188462                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.192285                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.188462                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.192285                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 105951.812500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 85643.819466                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 86141.411945                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 105951.812500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 85643.819466                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 86141.411945                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 105951.812500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 85643.819466                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 86141.411945                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 371                       # number of writebacks
system.l21.writebacks::total                      371                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          637                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             653                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          637                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              653                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          637                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             653                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1573563                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     49598735                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     51172298                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1573563                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     49598735                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     51172298                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1573563                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     49598735                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     51172298                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.188462                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.192285                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.188462                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.192285                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.188462                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.192285                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 98347.687500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77863.006279                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 78364.928025                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 98347.687500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 77863.006279                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 78364.928025                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 98347.687500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 77863.006279                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 78364.928025                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.963783                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001547681                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2163169.937365                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.963783                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022378                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741929                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1540032                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1540032                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1540032                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1540032                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1540032                       # number of overall hits
system.cpu0.icache.overall_hits::total        1540032                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1218826                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1218826                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1218826                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1218826                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1218826                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1218826                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1540048                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1540048                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1540048                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1540048                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1540048                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1540048                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 76176.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76176.625000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 76176.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76176.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 76176.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76176.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1032718                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1032718                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1032718                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1032718                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1032718                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1032718                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 73765.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73765.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 73765.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73765.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 73765.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73765.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3973                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153405936                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4229                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36274.754315                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.043578                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.956422                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.855639                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.144361                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1046228                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1046228                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706041                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1752269                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1752269                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1752269                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1752269                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10267                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10267                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10267                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10267                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10267                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10267                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    472554097                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    472554097                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    472554097                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    472554097                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    472554097                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    472554097                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1056495                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1056495                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1762536                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1762536                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1762536                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1762536                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009718                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009718                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005825                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005825                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005825                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005825                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46026.502094                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46026.502094                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46026.502094                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46026.502094                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46026.502094                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46026.502094                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1002                       # number of writebacks
system.cpu0.dcache.writebacks::total             1002                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6294                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6294                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6294                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6294                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6294                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6294                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3973                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3973                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    102931577                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    102931577                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    102931577                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    102931577                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    102931577                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    102931577                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002254                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002254                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002254                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002254                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25907.771709                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25907.771709                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25907.771709                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25907.771709                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25907.771709                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25907.771709                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.960692                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1005012673                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2175352.106061                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.960692                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025578                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740322                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1611147                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1611147                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1611147                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1611147                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1611147                       # number of overall hits
system.cpu1.icache.overall_hits::total        1611147                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2055431                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2055431                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2055431                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2055431                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2055431                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2055431                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1611167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1611167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1611167                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1611167                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1611167                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1611167                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 102771.550000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 102771.550000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 102771.550000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 102771.550000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 102771.550000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 102771.550000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1718031                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1718031                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1718031                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1718031                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1718031                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1718031                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 107376.937500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 107376.937500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 107376.937500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 107376.937500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 107376.937500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 107376.937500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3380                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148460472                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3636                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40830.712871                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.722593                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.277407                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830948                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169052                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1050049                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1050049                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       716486                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        716486                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1735                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1735                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1730                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1730                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1766535                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1766535                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1766535                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1766535                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6812                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6812                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6812                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6812                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6812                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6812                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    224375930                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    224375930                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    224375930                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    224375930                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    224375930                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    224375930                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1056861                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1056861                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       716486                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       716486                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1773347                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1773347                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1773347                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1773347                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006446                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006446                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003841                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003841                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003841                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003841                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32938.333823                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32938.333823                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32938.333823                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32938.333823                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32938.333823                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32938.333823                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          913                       # number of writebacks
system.cpu1.dcache.writebacks::total              913                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3432                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3432                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3432                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3432                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3432                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3432                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3380                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3380                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3380                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3380                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3380                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3380                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     75683986                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     75683986                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     75683986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     75683986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     75683986                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     75683986                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003198                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003198                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001906                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001906                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001906                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001906                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22391.711834                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22391.711834                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22391.711834                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22391.711834                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22391.711834                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22391.711834                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
