$date
	Sat Sep 13 10:19:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module a2_tb $end
$var wire 1 ! q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$scope module latch $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var reg 1 $ nc $end
$var reg 1 ! q $end
$var reg 1 % w1 $end
$var reg 1 & w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
x%
x$
0#
0"
0!
$end
#1000
0%
1$
#2000
0&
#5000
1#
#6000
0$
#10000
0#
1"
#11000
1$
#15000
1#
#16000
1%
0$
#17000
0"
#18000
1!
#20000
0#
#21000
0%
1$
#22000
1&
1"
#25000
1#
#26000
1%
0$
#27000
0&
#30000
0#
#31000
0%
1$
#32000
1&
#35000
1#
0"
#36000
0$
#37000
0&
#38000
0!
#40000
0#
#41000
1$
#45000
1#
#46000
0$
#50000
0#
1"
#51000
1$
#55000
1#
#56000
1%
0$
#58000
1!
0"
#60000
0#
#61000
0%
1$
1"
#62000
1&
#65000
1#
#66000
1%
0$
#67000
0&
#70000
0#
#71000
0%
1$
#72000
1&
#75000
1#
#76000
1%
0$
#77000
0&
#79000
