INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.sim/sim_1/synth/timing/xsim/BWT_transform_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
