Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Mon Dec 05 11:36:18 2016
| Host              : QH-20151017YOIZ running 64-bit Service Pack 1  (build 7601)
| Command           : report_clock_utilization -file topp_clock_utilization_routed.rpt
| Design            : topp
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    1 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------+---------------+--------------+-------+
|       |                    |               |   Num Loads  |       |
+-------+--------------------+---------------+------+-------+-------+
| Index | BUFG Cell          | Net Name      | BELs | Sites | Fixed |
+-------+--------------------+---------------+------+-------+-------+
|     1 | clk_IBUF_BUFG_inst | clk_IBUF_BUFG |   25 |     7 |    no |
+-------+--------------------+---------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+--------------------------+-------------------+--------------+-------+
|       |                          |                   |   Num Loads  |       |
+-------+--------------------------+-------------------+------+-------+-------+
| Index | Local Clk Src            | Net Name          | BELs | Sites | Fixed |
+-------+--------------------------+-------------------+------+-------+-------+
|     1 | lab4/q_reg[0]_LDC_i_1    | lab4/q_reg[0]_P   |    2 |     2 |    no |
|     2 | lab4/q_reg[0]_LDC_i_1__0 | lab4/q_reg[0]_P_0 |    2 |     2 |    no |
|     3 | lab4/q_reg[0]_LDC_i_1__1 | lab4/q_reg[0]_P_1 |    2 |     2 |    no |
|     4 | lab4/q_reg[1]_LDC_i_1    | lab4/q_reg[1]_P   |    2 |     2 |    no |
|     5 | lab4/q_reg[1]_LDC_i_1__0 | lab4/q_reg[1]_P_0 |    2 |     2 |    no |
|     6 | lab4/q_reg[1]_LDC_i_1__1 | lab4/q_reg[1]_P_1 |    2 |     2 |    no |
|     7 | lab4/q_reg[2]_LDC_i_1    | lab4/q_reg[2]_P   |    2 |     2 |    no |
|     8 | lab4/q_reg[2]_LDC_i_1__0 | lab4/q_reg[2]_P_0 |    2 |     2 |    no |
|     9 | lab4/q_reg[2]_LDC_i_1__1 | lab4/q_reg[2]_P_1 |    2 |     2 |    no |
|    10 | lab4/q_reg[3]_LDC_i_1    | lab4/q_reg[3]_P   |    2 |     2 |    no |
|    11 | lab4/q_reg[3]_LDC_i_1__0 | lab4/q_reg[3]_P_0 |    2 |     2 |    no |
|    12 | lab4/q_reg[3]_LDC_i_1__1 | lab4/q_reg[3]_P_1 |    2 |     2 |    no |
|    13 | clk1/q_reg[24]           | clk1/out[0]       |   29 |    26 |    no |
+-------+--------------------------+-------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   61 | 16000 |    4 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        | BUFHCE_X0Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  25 |     0 |        0 | clk_IBUF_BUFG  |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk]

# Clock net "clk1/out[0]" driven by instance "clk1/q_reg[24]" located at site "SLICE_X0Y75"
#startgroup
create_pblock {CLKAG_clk1/out[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_clk1/out[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk1/out[0]"}]]]
resize_pblock [get_pblocks {CLKAG_clk1/out[0]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "lab4/q_reg[0]_P" driven by instance "lab4/q_reg[0]_LDC_i_1" located at site "SLICE_X5Y72"
#startgroup
create_pblock {CLKAG_lab4/q_reg[0]_P}
add_cells_to_pblock [get_pblocks  {CLKAG_lab4/q_reg[0]_P}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="lab4/q_reg[0]_P"}]]]
resize_pblock [get_pblocks {CLKAG_lab4/q_reg[0]_P}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "lab4/q_reg[0]_P_0" driven by instance "lab4/q_reg[0]_LDC_i_1__0" located at site "SLICE_X3Y74"
#startgroup
create_pblock {CLKAG_lab4/q_reg[0]_P_0}
add_cells_to_pblock [get_pblocks  {CLKAG_lab4/q_reg[0]_P_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="lab4/q_reg[0]_P_0"}]]]
resize_pblock [get_pblocks {CLKAG_lab4/q_reg[0]_P_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "lab4/q_reg[0]_P_1" driven by instance "lab4/q_reg[0]_LDC_i_1__1" located at site "SLICE_X3Y74"
#startgroup
create_pblock {CLKAG_lab4/q_reg[0]_P_1}
add_cells_to_pblock [get_pblocks  {CLKAG_lab4/q_reg[0]_P_1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="lab4/q_reg[0]_P_1"}]]]
resize_pblock [get_pblocks {CLKAG_lab4/q_reg[0]_P_1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "lab4/q_reg[1]_P" driven by instance "lab4/q_reg[1]_LDC_i_1" located at site "SLICE_X5Y73"
#startgroup
create_pblock {CLKAG_lab4/q_reg[1]_P}
add_cells_to_pblock [get_pblocks  {CLKAG_lab4/q_reg[1]_P}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="lab4/q_reg[1]_P"}]]]
resize_pblock [get_pblocks {CLKAG_lab4/q_reg[1]_P}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "lab4/q_reg[1]_P_0" driven by instance "lab4/q_reg[1]_LDC_i_1__0" located at site "SLICE_X4Y73"
#startgroup
create_pblock {CLKAG_lab4/q_reg[1]_P_0}
add_cells_to_pblock [get_pblocks  {CLKAG_lab4/q_reg[1]_P_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="lab4/q_reg[1]_P_0"}]]]
resize_pblock [get_pblocks {CLKAG_lab4/q_reg[1]_P_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "lab4/q_reg[1]_P_1" driven by instance "lab4/q_reg[1]_LDC_i_1__1" located at site "SLICE_X3Y73"
#startgroup
create_pblock {CLKAG_lab4/q_reg[1]_P_1}
add_cells_to_pblock [get_pblocks  {CLKAG_lab4/q_reg[1]_P_1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="lab4/q_reg[1]_P_1"}]]]
resize_pblock [get_pblocks {CLKAG_lab4/q_reg[1]_P_1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "lab4/q_reg[2]_P" driven by instance "lab4/q_reg[2]_LDC_i_1" located at site "SLICE_X1Y71"
#startgroup
create_pblock {CLKAG_lab4/q_reg[2]_P}
add_cells_to_pblock [get_pblocks  {CLKAG_lab4/q_reg[2]_P}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="lab4/q_reg[2]_P"}]]]
resize_pblock [get_pblocks {CLKAG_lab4/q_reg[2]_P}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "lab4/q_reg[2]_P_0" driven by instance "lab4/q_reg[2]_LDC_i_1__0" located at site "SLICE_X1Y73"
#startgroup
create_pblock {CLKAG_lab4/q_reg[2]_P_0}
add_cells_to_pblock [get_pblocks  {CLKAG_lab4/q_reg[2]_P_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="lab4/q_reg[2]_P_0"}]]]
resize_pblock [get_pblocks {CLKAG_lab4/q_reg[2]_P_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "lab4/q_reg[2]_P_1" driven by instance "lab4/q_reg[2]_LDC_i_1__1" located at site "SLICE_X1Y72"
#startgroup
create_pblock {CLKAG_lab4/q_reg[2]_P_1}
add_cells_to_pblock [get_pblocks  {CLKAG_lab4/q_reg[2]_P_1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="lab4/q_reg[2]_P_1"}]]]
resize_pblock [get_pblocks {CLKAG_lab4/q_reg[2]_P_1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "lab4/q_reg[3]_P" driven by instance "lab4/q_reg[3]_LDC_i_1" located at site "SLICE_X1Y71"
#startgroup
create_pblock {CLKAG_lab4/q_reg[3]_P}
add_cells_to_pblock [get_pblocks  {CLKAG_lab4/q_reg[3]_P}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="lab4/q_reg[3]_P"}]]]
resize_pblock [get_pblocks {CLKAG_lab4/q_reg[3]_P}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "lab4/q_reg[3]_P_0" driven by instance "lab4/q_reg[3]_LDC_i_1__0" located at site "SLICE_X1Y73"
#startgroup
create_pblock {CLKAG_lab4/q_reg[3]_P_0}
add_cells_to_pblock [get_pblocks  {CLKAG_lab4/q_reg[3]_P_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="lab4/q_reg[3]_P_0"}]]]
resize_pblock [get_pblocks {CLKAG_lab4/q_reg[3]_P_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "lab4/q_reg[3]_P_1" driven by instance "lab4/q_reg[3]_LDC_i_1__1" located at site "SLICE_X3Y71"
#startgroup
create_pblock {CLKAG_lab4/q_reg[3]_P_1}
add_cells_to_pblock [get_pblocks  {CLKAG_lab4/q_reg[3]_P_1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="lab4/q_reg[3]_P_1"}]]]
resize_pblock [get_pblocks {CLKAG_lab4/q_reg[3]_P_1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup
