Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 24 22:16:42 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/SOC_Design/FirTimingSummary.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (152)
6. checking no_output_delay (137)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (152)
--------------------------------
 There are 152 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (137)
---------------------------------
 There are 137 ports with no output delay specified. (HIGH)

arready
awready
data_A[0]
data_A[10]
data_A[11]
data_A[1]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.425        0.000                      0                  536        0.089        0.000                      0                  536        4.020        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            4.425        0.000                      0                  536        0.089        0.000                      0                  536        4.020        0.000                       0                   242  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.tap_A_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.137ns (23.501%)  route 3.701ns (76.499%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 f  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  genblk1.tap_A[0]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.444 r  genblk1.tap_A[0]_i_3/O
                         net (fo=1, unplaced)         0.902     6.346    genblk1.tap_A[0]_i_3_n_0
                                                                      r  genblk1.tap_A[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  genblk1.tap_A[0]_i_1/O
                         net (fo=12, unplaced)        0.824     7.294    genblk1.tap_A[0]_i_1_n_0
                         FDRE                                         r  genblk1.tap_A_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_reg[0]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.tap_A_reg[0]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.tap_A_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.137ns (23.501%)  route 3.701ns (76.499%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 f  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  genblk1.tap_A[0]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.444 r  genblk1.tap_A[0]_i_3/O
                         net (fo=1, unplaced)         0.902     6.346    genblk1.tap_A[0]_i_3_n_0
                                                                      r  genblk1.tap_A[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  genblk1.tap_A[0]_i_1/O
                         net (fo=12, unplaced)        0.824     7.294    genblk1.tap_A[0]_i_1_n_0
                         FDRE                                         r  genblk1.tap_A_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_reg[10]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.tap_A_reg[10]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.tap_A_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.137ns (23.501%)  route 3.701ns (76.499%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 f  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  genblk1.tap_A[0]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.444 r  genblk1.tap_A[0]_i_3/O
                         net (fo=1, unplaced)         0.902     6.346    genblk1.tap_A[0]_i_3_n_0
                                                                      r  genblk1.tap_A[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  genblk1.tap_A[0]_i_1/O
                         net (fo=12, unplaced)        0.824     7.294    genblk1.tap_A[0]_i_1_n_0
                         FDRE                                         r  genblk1.tap_A_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_reg[11]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.tap_A_reg[11]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.tap_A_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.137ns (23.501%)  route 3.701ns (76.499%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 f  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  genblk1.tap_A[0]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.444 r  genblk1.tap_A[0]_i_3/O
                         net (fo=1, unplaced)         0.902     6.346    genblk1.tap_A[0]_i_3_n_0
                                                                      r  genblk1.tap_A[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  genblk1.tap_A[0]_i_1/O
                         net (fo=12, unplaced)        0.824     7.294    genblk1.tap_A[0]_i_1_n_0
                         FDRE                                         r  genblk1.tap_A_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_reg[1]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.tap_A_reg[1]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.tap_A_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.137ns (23.501%)  route 3.701ns (76.499%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 f  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  genblk1.tap_A[0]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.444 r  genblk1.tap_A[0]_i_3/O
                         net (fo=1, unplaced)         0.902     6.346    genblk1.tap_A[0]_i_3_n_0
                                                                      r  genblk1.tap_A[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  genblk1.tap_A[0]_i_1/O
                         net (fo=12, unplaced)        0.824     7.294    genblk1.tap_A[0]_i_1_n_0
                         FDRE                                         r  genblk1.tap_A_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_reg[2]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.tap_A_reg[2]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.tap_A_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.137ns (23.501%)  route 3.701ns (76.499%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 f  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  genblk1.tap_A[0]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.444 r  genblk1.tap_A[0]_i_3/O
                         net (fo=1, unplaced)         0.902     6.346    genblk1.tap_A[0]_i_3_n_0
                                                                      r  genblk1.tap_A[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  genblk1.tap_A[0]_i_1/O
                         net (fo=12, unplaced)        0.824     7.294    genblk1.tap_A[0]_i_1_n_0
                         FDRE                                         r  genblk1.tap_A_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_reg[3]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.tap_A_reg[3]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.tap_A_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.137ns (23.501%)  route 3.701ns (76.499%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 f  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  genblk1.tap_A[0]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.444 r  genblk1.tap_A[0]_i_3/O
                         net (fo=1, unplaced)         0.902     6.346    genblk1.tap_A[0]_i_3_n_0
                                                                      r  genblk1.tap_A[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  genblk1.tap_A[0]_i_1/O
                         net (fo=12, unplaced)        0.824     7.294    genblk1.tap_A[0]_i_1_n_0
                         FDRE                                         r  genblk1.tap_A_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_reg[4]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.tap_A_reg[4]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.tap_A_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.137ns (23.501%)  route 3.701ns (76.499%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 f  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  genblk1.tap_A[0]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.444 r  genblk1.tap_A[0]_i_3/O
                         net (fo=1, unplaced)         0.902     6.346    genblk1.tap_A[0]_i_3_n_0
                                                                      r  genblk1.tap_A[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  genblk1.tap_A[0]_i_1/O
                         net (fo=12, unplaced)        0.824     7.294    genblk1.tap_A[0]_i_1_n_0
                         FDRE                                         r  genblk1.tap_A_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_reg[5]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.tap_A_reg[5]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.tap_A_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.137ns (23.501%)  route 3.701ns (76.499%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 f  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  genblk1.tap_A[0]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.444 r  genblk1.tap_A[0]_i_3/O
                         net (fo=1, unplaced)         0.902     6.346    genblk1.tap_A[0]_i_3_n_0
                                                                      r  genblk1.tap_A[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  genblk1.tap_A[0]_i_1/O
                         net (fo=12, unplaced)        0.824     7.294    genblk1.tap_A[0]_i_1_n_0
                         FDRE                                         r  genblk1.tap_A_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_reg[6]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.tap_A_reg[6]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.tap_A_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.137ns (23.501%)  route 3.701ns (76.499%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 f  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  genblk1.tap_A[0]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.444 r  genblk1.tap_A[0]_i_3/O
                         net (fo=1, unplaced)         0.902     6.346    genblk1.tap_A[0]_i_3_n_0
                                                                      r  genblk1.tap_A[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  genblk1.tap_A[0]_i_1/O
                         net (fo=12, unplaced)        0.824     7.294    genblk1.tap_A[0]_i_1_n_0
                         FDRE                                         r  genblk1.tap_A_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_reg[7]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.tap_A_reg[7]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  4.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 genblk1.FIFO_2_reg[132]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.FIFO_2_reg[36]_srl8___genblk1.FIFO_2_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_2_reg[132]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  genblk1.FIFO_2_reg[132]/Q
                         net (fo=4, unplaced)         0.151     0.975    genblk1.FIFO_2[132]
                         SRL16E                                       r  genblk1.FIFO_2_reg[36]_srl8___genblk1.FIFO_2_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         SRL16E                                       r  genblk1.FIFO_2_reg[36]_srl8___genblk1.FIFO_2_reg_r_6/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    genblk1.FIFO_2_reg[36]_srl8___genblk1.FIFO_2_reg_r_6
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 genblk1.FIFO_2_reg[133]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.FIFO_2_reg[37]_srl8___genblk1.FIFO_2_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_2_reg[133]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  genblk1.FIFO_2_reg[133]/Q
                         net (fo=4, unplaced)         0.151     0.975    genblk1.FIFO_2[133]
                         SRL16E                                       r  genblk1.FIFO_2_reg[37]_srl8___genblk1.FIFO_2_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         SRL16E                                       r  genblk1.FIFO_2_reg[37]_srl8___genblk1.FIFO_2_reg_r_6/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    genblk1.FIFO_2_reg[37]_srl8___genblk1.FIFO_2_reg_r_6
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 genblk1.FIFO_2_reg[138]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.FIFO_2_reg[42]_srl8___genblk1.FIFO_2_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_2_reg[138]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  genblk1.FIFO_2_reg[138]/Q
                         net (fo=4, unplaced)         0.151     0.975    genblk1.FIFO_2[138]
                         SRL16E                                       r  genblk1.FIFO_2_reg[42]_srl8___genblk1.FIFO_2_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         SRL16E                                       r  genblk1.FIFO_2_reg[42]_srl8___genblk1.FIFO_2_reg_r_6/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    genblk1.FIFO_2_reg[42]_srl8___genblk1.FIFO_2_reg_r_6
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 genblk1.FIFO_2_reg[139]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.FIFO_2_reg[43]_srl8___genblk1.FIFO_2_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_2_reg[139]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  genblk1.FIFO_2_reg[139]/Q
                         net (fo=4, unplaced)         0.151     0.975    genblk1.FIFO_2[139]
                         SRL16E                                       r  genblk1.FIFO_2_reg[43]_srl8___genblk1.FIFO_2_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         SRL16E                                       r  genblk1.FIFO_2_reg[43]_srl8___genblk1.FIFO_2_reg_r_6/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    genblk1.FIFO_2_reg[43]_srl8___genblk1.FIFO_2_reg_r_6
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 genblk1.FIFO_2_reg[140]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.FIFO_2_reg[44]_srl8___genblk1.FIFO_2_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_2_reg[140]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  genblk1.FIFO_2_reg[140]/Q
                         net (fo=4, unplaced)         0.151     0.975    genblk1.FIFO_2[140]
                         SRL16E                                       r  genblk1.FIFO_2_reg[44]_srl8___genblk1.FIFO_2_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         SRL16E                                       r  genblk1.FIFO_2_reg[44]_srl8___genblk1.FIFO_2_reg_r_6/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    genblk1.FIFO_2_reg[44]_srl8___genblk1.FIFO_2_reg_r_6
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 genblk1.FIFO_2_reg[141]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.FIFO_2_reg[45]_srl8___genblk1.FIFO_2_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_2_reg[141]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  genblk1.FIFO_2_reg[141]/Q
                         net (fo=4, unplaced)         0.151     0.975    genblk1.FIFO_2[141]
                         SRL16E                                       r  genblk1.FIFO_2_reg[45]_srl8___genblk1.FIFO_2_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         SRL16E                                       r  genblk1.FIFO_2_reg[45]_srl8___genblk1.FIFO_2_reg_r_6/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    genblk1.FIFO_2_reg[45]_srl8___genblk1.FIFO_2_reg_r_6
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 genblk1.FIFO_2_reg[142]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.FIFO_2_reg[46]_srl8___genblk1.FIFO_2_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_2_reg[142]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  genblk1.FIFO_2_reg[142]/Q
                         net (fo=4, unplaced)         0.151     0.975    genblk1.FIFO_2[142]
                         SRL16E                                       r  genblk1.FIFO_2_reg[46]_srl8___genblk1.FIFO_2_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         SRL16E                                       r  genblk1.FIFO_2_reg[46]_srl8___genblk1.FIFO_2_reg_r_6/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    genblk1.FIFO_2_reg[46]_srl8___genblk1.FIFO_2_reg_r_6
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 genblk1.FIFO_2_reg[143]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.FIFO_2_reg[47]_srl8___genblk1.FIFO_2_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_2_reg[143]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  genblk1.FIFO_2_reg[143]/Q
                         net (fo=4, unplaced)         0.151     0.975    genblk1.FIFO_2[143]
                         SRL16E                                       r  genblk1.FIFO_2_reg[47]_srl8___genblk1.FIFO_2_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         SRL16E                                       r  genblk1.FIFO_2_reg[47]_srl8___genblk1.FIFO_2_reg_r_6/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    genblk1.FIFO_2_reg[47]_srl8___genblk1.FIFO_2_reg_r_6
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 genblk1.FIFO_2_reg[137]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.FIFO_2_reg[77]_srl5___genblk1.FIFO_2_reg_r_3/D
                            (rising edge-triggered cell SRL16E clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_2_reg[137]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  genblk1.FIFO_2_reg[137]/Q
                         net (fo=4, unplaced)         0.151     0.975    genblk1.FIFO_2[137]
                         SRL16E                                       r  genblk1.FIFO_2_reg[77]_srl5___genblk1.FIFO_2_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         SRL16E                                       r  genblk1.FIFO_2_reg[77]_srl5___genblk1.FIFO_2_reg_r_3/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    genblk1.FIFO_2_reg[77]_srl5___genblk1.FIFO_2_reg_r_3
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 genblk1.FIFO_2_reg_r_4/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.FIFO_2_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.FIFO_2_reg_r_4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.FIFO_2_reg_r_4/Q
                         net (fo=2, unplaced)         0.136     0.960    genblk1.FIFO_2_reg_r_4_n_0
                                                                      r  genblk1.FIFO_2_reg_gate/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.058 r  genblk1.FIFO_2_reg_gate/O
                         net (fo=1, unplaced)         0.000     1.058    genblk1.FIFO_2_reg_gate_n_0
                         FDRE                                         r  genblk1.FIFO_2_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.FIFO_2_reg[53]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.FIFO_2_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000                genblk1.FIFO_2_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000                genblk1.FIFO_2_reg[100]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000                genblk1.FIFO_2_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000                genblk1.FIFO_2_reg[110]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000                genblk1.FIFO_2_reg[111]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000                genblk1.FIFO_2_reg[112]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000                genblk1.FIFO_2_reg[11]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000                genblk1.FIFO_2_reg[122]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000                genblk1.FIFO_2_reg[123]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[36]_srl8___genblk1.FIFO_2_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[36]_srl8___genblk1.FIFO_2_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[37]_srl8___genblk1.FIFO_2_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[37]_srl8___genblk1.FIFO_2_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[42]_srl8___genblk1.FIFO_2_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[42]_srl8___genblk1.FIFO_2_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[43]_srl8___genblk1.FIFO_2_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[43]_srl8___genblk1.FIFO_2_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[44]_srl8___genblk1.FIFO_2_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[44]_srl8___genblk1.FIFO_2_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[36]_srl8___genblk1.FIFO_2_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[36]_srl8___genblk1.FIFO_2_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[37]_srl8___genblk1.FIFO_2_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[37]_srl8___genblk1.FIFO_2_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[42]_srl8___genblk1.FIFO_2_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[42]_srl8___genblk1.FIFO_2_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[43]_srl8___genblk1.FIFO_2_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[43]_srl8___genblk1.FIFO_2_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[44]_srl8___genblk1.FIFO_2_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.FIFO_2_reg[44]_srl8___genblk1.FIFO_2_reg_r_6/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[0]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.354ns  (logic 3.754ns (70.124%)  route 1.599ns (29.876%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[0]
                                                                      r  tap_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[0]
                                                                      r  rdata_OBUF[0]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.148     1.919 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.719    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.354 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.354    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[2]
                            (input port)
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.354ns  (logic 3.754ns (70.124%)  route 1.599ns (29.876%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[2] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[2]
                                                                      r  tap_Do_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[2]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[2]
                                                                      r  rdata_OBUF[2]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.148     1.919 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.719    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.354 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.354    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[10]
                                                                      r  rdata_OBUF[10]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[11]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[11]
                                                                      r  tap_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[11]
                                                                      r  rdata_OBUF[11]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[12]
                                                                      r  rdata_OBUF[12]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[13]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[13]
                                                                      r  tap_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[13]
                                                                      r  rdata_OBUF[13]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[14]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[14]
                                                                      r  tap_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[14]
                                                                      r  rdata_OBUF[14]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[15]
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[15]
                                                                      r  tap_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[15]
                                                                      r  rdata_OBUF[15]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  rdata_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[17]
                            (input port)
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[17] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[17]
                                                                      r  tap_Do_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[17]
                                                                      r  rdata_OBUF[17]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            tap_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[0]
                                                                      r  tap_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            tap_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                                                                      r  tap_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[10]
                                                                      r  tap_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            tap_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                                                                      r  tap_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[11]
                                                                      r  tap_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            tap_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                                                                      r  tap_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[12]
                                                                      r  tap_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            tap_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                                                                      r  tap_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[13]
                                                                      r  tap_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            tap_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                                                                      r  tap_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[14]
                                                                      r  tap_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            tap_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                                                                      r  tap_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[15]
                                                                      r  tap_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            tap_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                                                                      r  tap_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[16]
                                                                      r  tap_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            tap_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                                                                      r  tap_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[17]
                                                                      r  tap_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            tap_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[18]
                                                                      r  tap_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[18]
                                                                      r  tap_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.430ns  (logic 3.655ns (56.849%)  route 2.775ns (43.151%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      r  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[10]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.452 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.252    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.887 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.887    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.430ns  (logic 3.655ns (56.849%)  route 2.775ns (43.151%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      r  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[11]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.452 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.252    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.887 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.887    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.430ns  (logic 3.655ns (56.849%)  route 2.775ns (43.151%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      r  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[12]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.452 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.252    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.887 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.887    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.430ns  (logic 3.655ns (56.849%)  route 2.775ns (43.151%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      r  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[13]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.452 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.252    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.887 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.887    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.430ns  (logic 3.655ns (56.849%)  route 2.775ns (43.151%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      r  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[14]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.452 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.252    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.887 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.887    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.430ns  (logic 3.655ns (56.849%)  route 2.775ns (43.151%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      r  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[15]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.452 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.252    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.887 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.887    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.430ns  (logic 3.655ns (56.849%)  route 2.775ns (43.151%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      r  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.452 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.252    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.887 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.887    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.430ns  (logic 3.655ns (56.849%)  route 2.775ns (43.151%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      r  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[17]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.452 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.252    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.887 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.887    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.430ns  (logic 3.655ns (56.849%)  route 2.775ns (43.151%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      r  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[18]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.452 r  rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.252    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.887 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.887    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.FIFO_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.430ns  (logic 3.655ns (56.849%)  route 2.775ns (43.151%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  genblk1.FIFO_reg[4]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.FIFO_reg_n_0_[4]
                                                                      r  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.672    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.796 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=52, unplaced)        0.532     5.328    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[19]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.452 r  rdata_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.252    rdata_OBUF[19]
                                                                      r  rdata_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.887 r  rdata_OBUF[19]_inst/O
                         net (fo=0)                   0.000     8.887    rdata[19]
                                                                      r  rdata[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.arready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.arready_reg/Q
                         net (fo=16, unplaced)        0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.awready_reg/Q
                         net (fo=22, unplaced)        0.337     1.162    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[0]
                                                                      r  data_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[0]
                                                                      r  data_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_reg[1]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[1]
                                                                      r  data_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[1]
                                                                      r  data_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_reg[2]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_reg[3]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_reg[4]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_reg[5]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           342 Endpoints
Min Delay           342 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sm_tdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.726ns  (logic 8.827ns (75.274%)  route 2.899ns (24.726%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.next_sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.next_sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.next_sm_tdata1__0_n_106
                                                                      r  genblk1.next_sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.next_sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.next_sm_tdata1__1_n_105
                                                                      r  genblk1.sm_tdata[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sm_tdata[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sm_tdata[19]_i_10_n_0
                                                                      r  genblk1.sm_tdata_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.sm_tdata_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.sm_tdata_reg[19]_i_7_n_0
                                                                      r  genblk1.sm_tdata_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.sm_tdata_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    genblk1.sm_tdata_reg[23]_i_7_n_4
                                                                      r  genblk1.sm_tdata[23]_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    10.102 r  genblk1.sm_tdata[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    genblk1.sm_tdata[23]_i_3_n_0
                                                                      r  genblk1.sm_tdata_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  genblk1.sm_tdata_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    genblk1.sm_tdata_reg[23]_i_2_n_0
                                                                      r  genblk1.sm_tdata_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.809 r  genblk1.sm_tdata_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.427    genblk1.sm_tdata_reg[27]_i_2_n_4
                                                                      r  genblk1.sm_tdata[27]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.299    11.726 r  genblk1.sm_tdata[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.726    genblk1.next_sm_tdata[28]
                         FDRE                                         r  genblk1.sm_tdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sm_tdata_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sm_tdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.596ns  (logic 8.863ns (76.428%)  route 2.733ns (23.572%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.next_sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.next_sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.next_sm_tdata1__0_n_106
                                                                      r  genblk1.next_sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.next_sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.next_sm_tdata1__1_n_105
                                                                      r  genblk1.sm_tdata[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sm_tdata[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sm_tdata[19]_i_10_n_0
                                                                      r  genblk1.sm_tdata_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.sm_tdata_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.sm_tdata_reg[19]_i_7_n_0
                                                                      r  genblk1.sm_tdata_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.sm_tdata_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.sm_tdata_reg[23]_i_7_n_0
                                                                      r  genblk1.sm_tdata_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.sm_tdata_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    genblk1.sm_tdata_reg[27]_i_7_n_4
                                                                      r  genblk1.sm_tdata[27]_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    10.219 r  genblk1.sm_tdata[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    genblk1.sm_tdata[27]_i_3_n_0
                                                                      r  genblk1.sm_tdata_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  genblk1.sm_tdata_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    genblk1.sm_tdata_reg[27]_i_2_n_0
                                                                      r  genblk1.sm_tdata_reg[30]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.851 r  genblk1.sm_tdata_reg[30]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    11.303    genblk1.sm_tdata_reg[30]_i_3_n_5
                                                                      r  genblk1.sm_tdata[30]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.293    11.596 r  genblk1.sm_tdata[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.596    genblk1.next_sm_tdata[31]
                         FDRE                                         r  genblk1.sm_tdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sm_tdata_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sm_tdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.550ns  (logic 8.957ns (77.546%)  route 2.593ns (22.454%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.next_sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.next_sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.next_sm_tdata1__0_n_106
                                                                      r  genblk1.next_sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.next_sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.next_sm_tdata1__1_n_105
                                                                      r  genblk1.sm_tdata[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sm_tdata[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sm_tdata[19]_i_10_n_0
                                                                      r  genblk1.sm_tdata_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.sm_tdata_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.sm_tdata_reg[19]_i_7_n_0
                                                                      r  genblk1.sm_tdata_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.sm_tdata_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.sm_tdata_reg[23]_i_7_n_0
                                                                      r  genblk1.sm_tdata_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.sm_tdata_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    genblk1.sm_tdata_reg[27]_i_7_n_4
                                                                      r  genblk1.sm_tdata[27]_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    10.219 r  genblk1.sm_tdata[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    genblk1.sm_tdata[27]_i_3_n_0
                                                                      r  genblk1.sm_tdata_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  genblk1.sm_tdata_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    genblk1.sm_tdata_reg[27]_i_2_n_0
                                                                      r  genblk1.sm_tdata_reg[30]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.932 r  genblk1.sm_tdata_reg[30]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    11.244    genblk1.sm_tdata_reg[30]_i_3_n_6
                                                                      r  genblk1.sm_tdata[29]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.306    11.550 r  genblk1.sm_tdata[29]_i_1/O
                         net (fo=1, unplaced)         0.000    11.550    genblk1.next_sm_tdata[30]
                         FDRE                                         r  genblk1.sm_tdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sm_tdata_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sm_tdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.496ns  (logic 8.606ns (74.857%)  route 2.890ns (25.143%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.next_sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.next_sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.next_sm_tdata1__0_n_106
                                                                      r  genblk1.next_sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.next_sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.next_sm_tdata1__1_n_105
                                                                      r  genblk1.sm_tdata[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sm_tdata[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sm_tdata[19]_i_10_n_0
                                                                      r  genblk1.sm_tdata_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  genblk1.sm_tdata_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    genblk1.sm_tdata_reg[19]_i_7_n_4
                                                                      r  genblk1.sm_tdata[19]_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.307     9.872 r  genblk1.sm_tdata[19]_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    genblk1.sm_tdata[19]_i_3_n_0
                                                                      r  genblk1.sm_tdata_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  genblk1.sm_tdata_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    genblk1.sm_tdata_reg[19]_i_2_n_0
                                                                      r  genblk1.sm_tdata_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.579 r  genblk1.sm_tdata_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.197    genblk1.sm_tdata_reg[23]_i_2_n_4
                                                                      r  genblk1.sm_tdata[23]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.299    11.496 r  genblk1.sm_tdata[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.496    genblk1.next_sm_tdata[24]
                         FDRE                                         r  genblk1.sm_tdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sm_tdata_reg[23]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sm_tdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.487ns  (logic 8.754ns (76.204%)  route 2.733ns (23.796%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.next_sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.next_sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.next_sm_tdata1__0_n_106
                                                                      r  genblk1.next_sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.next_sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.next_sm_tdata1__1_n_105
                                                                      r  genblk1.sm_tdata[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sm_tdata[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sm_tdata[19]_i_10_n_0
                                                                      r  genblk1.sm_tdata_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.sm_tdata_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.sm_tdata_reg[19]_i_7_n_0
                                                                      r  genblk1.sm_tdata_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.sm_tdata_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    genblk1.sm_tdata_reg[23]_i_7_n_4
                                                                      r  genblk1.sm_tdata[23]_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    10.102 r  genblk1.sm_tdata[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    genblk1.sm_tdata[23]_i_3_n_0
                                                                      r  genblk1.sm_tdata_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  genblk1.sm_tdata_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    genblk1.sm_tdata_reg[23]_i_2_n_0
                                                                      r  genblk1.sm_tdata_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.734 r  genblk1.sm_tdata_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.186    genblk1.sm_tdata_reg[27]_i_2_n_5
                                                                      r  genblk1.sm_tdata[26]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.301    11.487 r  genblk1.sm_tdata[26]_i_1/O
                         net (fo=1, unplaced)         0.000    11.487    genblk1.next_sm_tdata[27]
                         FDRE                                         r  genblk1.sm_tdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sm_tdata_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sm_tdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.433ns  (logic 8.840ns (77.316%)  route 2.593ns (22.684%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.next_sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.next_sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.next_sm_tdata1__0_n_106
                                                                      r  genblk1.next_sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.next_sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.next_sm_tdata1__1_n_105
                                                                      r  genblk1.sm_tdata[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sm_tdata[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sm_tdata[19]_i_10_n_0
                                                                      r  genblk1.sm_tdata_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.sm_tdata_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.sm_tdata_reg[19]_i_7_n_0
                                                                      r  genblk1.sm_tdata_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.sm_tdata_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    genblk1.sm_tdata_reg[23]_i_7_n_4
                                                                      r  genblk1.sm_tdata[23]_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    10.102 r  genblk1.sm_tdata[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    genblk1.sm_tdata[23]_i_3_n_0
                                                                      r  genblk1.sm_tdata_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  genblk1.sm_tdata_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    genblk1.sm_tdata_reg[23]_i_2_n_0
                                                                      r  genblk1.sm_tdata_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.815 r  genblk1.sm_tdata_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.127    genblk1.sm_tdata_reg[27]_i_2_n_6
                                                                      r  genblk1.sm_tdata[25]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.306    11.433 r  genblk1.sm_tdata[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.433    genblk1.next_sm_tdata[26]
                         FDRE                                         r  genblk1.sm_tdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sm_tdata_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sm_tdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.425ns  (logic 8.833ns (77.309%)  route 2.592ns (22.691%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.next_sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.next_sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.next_sm_tdata1__0_n_106
                                                                      r  genblk1.next_sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.next_sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.next_sm_tdata1__1_n_105
                                                                      r  genblk1.sm_tdata[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sm_tdata[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sm_tdata[19]_i_10_n_0
                                                                      r  genblk1.sm_tdata_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.sm_tdata_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.sm_tdata_reg[19]_i_7_n_0
                                                                      r  genblk1.sm_tdata_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.sm_tdata_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.sm_tdata_reg[23]_i_7_n_0
                                                                      r  genblk1.sm_tdata_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.sm_tdata_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    genblk1.sm_tdata_reg[27]_i_7_n_4
                                                                      r  genblk1.sm_tdata[27]_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    10.219 r  genblk1.sm_tdata[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    genblk1.sm_tdata[27]_i_3_n_0
                                                                      r  genblk1.sm_tdata_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  genblk1.sm_tdata_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    genblk1.sm_tdata_reg[27]_i_2_n_0
                                                                      r  genblk1.sm_tdata_reg[30]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.827 r  genblk1.sm_tdata_reg[30]_i_3/O[0]
                         net (fo=1, unplaced)         0.311    11.138    genblk1.sm_tdata_reg[30]_i_3_n_7
                                                                      r  genblk1.sm_tdata[28]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.287    11.425 r  genblk1.sm_tdata[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.425    genblk1.next_sm_tdata[29]
                         FDRE                                         r  genblk1.sm_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sm_tdata_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sm_tdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.308ns  (logic 8.716ns (77.075%)  route 2.592ns (22.925%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.next_sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.next_sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.next_sm_tdata1__0_n_106
                                                                      r  genblk1.next_sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.next_sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.next_sm_tdata1__1_n_105
                                                                      r  genblk1.sm_tdata[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sm_tdata[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sm_tdata[19]_i_10_n_0
                                                                      r  genblk1.sm_tdata_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.sm_tdata_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.sm_tdata_reg[19]_i_7_n_0
                                                                      r  genblk1.sm_tdata_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.sm_tdata_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    genblk1.sm_tdata_reg[23]_i_7_n_4
                                                                      r  genblk1.sm_tdata[23]_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    10.102 r  genblk1.sm_tdata[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    genblk1.sm_tdata[23]_i_3_n_0
                                                                      r  genblk1.sm_tdata_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  genblk1.sm_tdata_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    genblk1.sm_tdata_reg[23]_i_2_n_0
                                                                      r  genblk1.sm_tdata_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.710 r  genblk1.sm_tdata_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.021    genblk1.sm_tdata_reg[27]_i_2_n_7
                                                                      r  genblk1.sm_tdata[24]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.287    11.308 r  genblk1.sm_tdata[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.308    genblk1.next_sm_tdata[25]
                         FDRE                                         r  genblk1.sm_tdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sm_tdata_reg[24]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sm_tdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.257ns  (logic 8.533ns (75.798%)  route 2.724ns (24.202%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.next_sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.next_sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.next_sm_tdata1__0_n_106
                                                                      r  genblk1.next_sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.next_sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.next_sm_tdata1__1_n_105
                                                                      r  genblk1.sm_tdata[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sm_tdata[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sm_tdata[19]_i_10_n_0
                                                                      r  genblk1.sm_tdata_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  genblk1.sm_tdata_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    genblk1.sm_tdata_reg[19]_i_7_n_4
                                                                      r  genblk1.sm_tdata[19]_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.307     9.872 r  genblk1.sm_tdata[19]_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    genblk1.sm_tdata[19]_i_3_n_0
                                                                      r  genblk1.sm_tdata_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  genblk1.sm_tdata_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    genblk1.sm_tdata_reg[19]_i_2_n_0
                                                                      r  genblk1.sm_tdata_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.504 r  genblk1.sm_tdata_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    10.956    genblk1.sm_tdata_reg[23]_i_2_n_5
                                                                      r  genblk1.sm_tdata[22]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.301    11.257 r  genblk1.sm_tdata[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.257    genblk1.next_sm_tdata[23]
                         FDRE                                         r  genblk1.sm_tdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sm_tdata_reg[22]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sm_tdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.203ns  (logic 8.619ns (76.931%)  route 2.584ns (23.069%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.next_sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.next_sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.next_sm_tdata1__0_n_106
                                                                      r  genblk1.next_sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.next_sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.next_sm_tdata1__1_n_105
                                                                      r  genblk1.sm_tdata[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sm_tdata[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sm_tdata[19]_i_10_n_0
                                                                      r  genblk1.sm_tdata_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  genblk1.sm_tdata_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    genblk1.sm_tdata_reg[19]_i_7_n_4
                                                                      r  genblk1.sm_tdata[19]_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.307     9.872 r  genblk1.sm_tdata[19]_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    genblk1.sm_tdata[19]_i_3_n_0
                                                                      r  genblk1.sm_tdata_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  genblk1.sm_tdata_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    genblk1.sm_tdata_reg[19]_i_2_n_0
                                                                      r  genblk1.sm_tdata_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.585 r  genblk1.sm_tdata_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    10.897    genblk1.sm_tdata_reg[23]_i_2_n_6
                                                                      r  genblk1.sm_tdata[21]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.306    11.203 r  genblk1.sm_tdata[21]_i_1/O
                         net (fo=1, unplaced)         0.000    11.203    genblk1.next_sm_tdata[22]
                         FDRE                                         r  genblk1.sm_tdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sm_tdata_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            genblk1.tap_WE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wvalid_IBUF_inst/O
                         net (fo=4, unplaced)         0.337     0.538    wvalid_IBUF
                         FDRE                                         r  genblk1.tap_WE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_WE_reg[3]/C

Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            genblk1.FIFO_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[0]
                                                                      r  genblk1.FIFO[12]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.043     0.581 r  genblk1.FIFO[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    genblk1.FIFO[12]_i_1_n_0
                         FDSE                                         r  genblk1.FIFO_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.FIFO_reg[12]/C

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            genblk1.RAM_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                                                                      r  genblk1.RAM_0[11]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  genblk1.RAM_0[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    genblk1.next_RAM_01_in[11]
                         FDRE                                         r  genblk1.RAM_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.RAM_0_reg[11]/C

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            genblk1.RAM_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                                                                      r  genblk1.RAM_0[13]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  genblk1.RAM_0[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    genblk1.next_RAM_01_in[13]
                         FDRE                                         r  genblk1.RAM_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.RAM_0_reg[13]/C

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            genblk1.RAM_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                                                                      r  genblk1.RAM_0[15]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  genblk1.RAM_0[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    genblk1.next_RAM_01_in[15]
                         FDRE                                         r  genblk1.RAM_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.RAM_0_reg[15]/C

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            genblk1.RAM_0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                                                                      r  genblk1.RAM_0[17]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  genblk1.RAM_0[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    genblk1.next_RAM_01_in[17]
                         FDRE                                         r  genblk1.RAM_0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.RAM_0_reg[17]/C

Slack:                    inf
  Source:                 wdata[19]
                            (input port)
  Destination:            genblk1.RAM_0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[19] (IN)
                         net (fo=0)                   0.000     0.000    wdata[19]
                                                                      r  wdata_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[19]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[19]
                                                                      r  genblk1.RAM_0[19]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  genblk1.RAM_0[19]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    genblk1.next_RAM_01_in[19]
                         FDRE                                         r  genblk1.RAM_0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.RAM_0_reg[19]/C

Slack:                    inf
  Source:                 wdata[21]
                            (input port)
  Destination:            genblk1.RAM_0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[21] (IN)
                         net (fo=0)                   0.000     0.000    wdata[21]
                                                                      r  wdata_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[21]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[21]
                                                                      r  genblk1.RAM_0[21]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  genblk1.RAM_0[21]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    genblk1.next_RAM_01_in[21]
                         FDRE                                         r  genblk1.RAM_0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.RAM_0_reg[21]/C

Slack:                    inf
  Source:                 wdata[23]
                            (input port)
  Destination:            genblk1.RAM_0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[23] (IN)
                         net (fo=0)                   0.000     0.000    wdata[23]
                                                                      r  wdata_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[23]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[23]
                                                                      r  genblk1.RAM_0[23]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  genblk1.RAM_0[23]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    genblk1.next_RAM_01_in[23]
                         FDRE                                         r  genblk1.RAM_0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.RAM_0_reg[23]/C

Slack:                    inf
  Source:                 wdata[25]
                            (input port)
  Destination:            genblk1.RAM_0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[25] (IN)
                         net (fo=0)                   0.000     0.000    wdata[25]
                                                                      r  wdata_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[25]
                                                                      r  genblk1.RAM_0[25]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  genblk1.RAM_0[25]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    genblk1.next_RAM_01_in[25]
                         FDRE                                         r  genblk1.RAM_0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=241, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.RAM_0_reg[25]/C





