In archive libLab3_Unit6_lesson4.a:

main.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.GPIOD_init 0000000c  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.GPIOD_GetPinVal 00000026  00000000  00000000  00000040  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.GPIOD_SetPinVal 00000038  00000000  00000000  00000066  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.EXTI_EN 00000014  00000000  00000000  0000009e  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.EXTI_init 00000024  00000000  00000000  000000b2  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.EXTI_ClearFlag 00000016  00000000  00000000  000000d6  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.main    00000016  00000000  00000000  000000ec  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.__vector_1 0000004c  00000000  00000000  00000102  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.__vector_2 0000004c  00000000  00000000  0000014e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.__vector_3 0000004a  00000000  00000000  0000019a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.GPIOD_init:

00000000 <GPIOD_init>:
   0:	8a 98       	cbi	0x11, 2	; 17
   2:	8b 98       	cbi	0x11, 3	; 17
   4:	8d 9a       	sbi	0x11, 5	; 17
   6:	8e 9a       	sbi	0x11, 6	; 17
   8:	8f 9a       	sbi	0x11, 7	; 17
   a:	08 95       	ret

Disassembly of section .text.GPIOD_GetPinVal:

00000000 <GPIOD_GetPinVal>:
   0:	42 b3       	in	r20, 0x12	; 18
   2:	21 e0       	ldi	r18, 0x01	; 1
   4:	30 e0       	ldi	r19, 0x00	; 0
   6:	08 2e       	mov	r0, r24
   8:	00 c0       	rjmp	.+0      	; 0xa <GPIOD_GetPinVal+0xa>
   a:	22 0f       	add	r18, r18
   c:	33 1f       	adc	r19, r19
   e:	0a 94       	dec	r0
  10:	02 f4       	brpl	.+0      	; 0x12 <GPIOD_GetPinVal+0x12>
  12:	50 e0       	ldi	r21, 0x00	; 0
  14:	24 23       	and	r18, r20
  16:	35 23       	and	r19, r21
  18:	00 c0       	rjmp	.+0      	; 0x1a <GPIOD_GetPinVal+0x1a>
  1a:	35 95       	asr	r19
  1c:	27 95       	ror	r18
  1e:	8a 95       	dec	r24
  20:	02 f4       	brpl	.+0      	; 0x22 <GPIOD_GetPinVal+0x22>
  22:	82 2f       	mov	r24, r18
  24:	08 95       	ret

Disassembly of section .text.GPIOD_SetPinVal:

00000000 <GPIOD_SetPinVal>:
   0:	38 2f       	mov	r19, r24
   2:	61 30       	cpi	r22, 0x01	; 1
   4:	01 f4       	brne	.+0      	; 0x6 <GPIOD_SetPinVal+0x6>
   6:	22 b3       	in	r18, 0x12	; 18
   8:	81 e0       	ldi	r24, 0x01	; 1
   a:	90 e0       	ldi	r25, 0x00	; 0
   c:	00 c0       	rjmp	.+0      	; 0xe <GPIOD_SetPinVal+0xe>
   e:	88 0f       	add	r24, r24
  10:	99 1f       	adc	r25, r25
  12:	3a 95       	dec	r19
  14:	02 f4       	brpl	.+0      	; 0x16 <GPIOD_SetPinVal+0x16>
  16:	28 2b       	or	r18, r24
  18:	22 bb       	out	0x12, r18	; 18
  1a:	08 95       	ret
  1c:	66 23       	and	r22, r22
  1e:	01 f4       	brne	.+0      	; 0x20 <GPIOD_SetPinVal+0x20>
  20:	22 b3       	in	r18, 0x12	; 18
  22:	81 e0       	ldi	r24, 0x01	; 1
  24:	90 e0       	ldi	r25, 0x00	; 0
  26:	00 c0       	rjmp	.+0      	; 0x28 <GPIOD_SetPinVal+0x28>
  28:	88 0f       	add	r24, r24
  2a:	99 1f       	adc	r25, r25
  2c:	3a 95       	dec	r19
  2e:	02 f4       	brpl	.+0      	; 0x30 <GPIOD_SetPinVal+0x30>
  30:	80 95       	com	r24
  32:	82 23       	and	r24, r18
  34:	82 bb       	out	0x12, r24	; 18
  36:	08 95       	ret

Disassembly of section .text.EXTI_EN:

00000000 <EXTI_EN>:
   0:	8b b7       	in	r24, 0x3b	; 59
   2:	80 64       	ori	r24, 0x40	; 64
   4:	8b bf       	out	0x3b, r24	; 59
   6:	8b b7       	in	r24, 0x3b	; 59
   8:	80 68       	ori	r24, 0x80	; 128
   a:	8b bf       	out	0x3b, r24	; 59
   c:	8b b7       	in	r24, 0x3b	; 59
   e:	80 62       	ori	r24, 0x20	; 32
  10:	8b bf       	out	0x3b, r24	; 59
  12:	08 95       	ret

Disassembly of section .text.EXTI_init:

00000000 <EXTI_init>:
   0:	85 b7       	in	r24, 0x35	; 53
   2:	81 60       	ori	r24, 0x01	; 1
   4:	85 bf       	out	0x35, r24	; 53
   6:	85 b7       	in	r24, 0x35	; 53
   8:	8d 7f       	andi	r24, 0xFD	; 253
   a:	85 bf       	out	0x35, r24	; 53
   c:	85 b7       	in	r24, 0x35	; 53
   e:	84 60       	ori	r24, 0x04	; 4
  10:	85 bf       	out	0x35, r24	; 53
  12:	85 b7       	in	r24, 0x35	; 53
  14:	87 7f       	andi	r24, 0xF7	; 247
  16:	85 bf       	out	0x35, r24	; 53
  18:	84 b7       	in	r24, 0x34	; 52
  1a:	80 64       	ori	r24, 0x40	; 64
  1c:	84 bf       	out	0x34, r24	; 52
  1e:	0e 94 00 00 	call	0	; 0x0 <EXTI_init>
  22:	08 95       	ret

Disassembly of section .text.EXTI_ClearFlag:

00000000 <EXTI_ClearFlag>:
   0:	9a b7       	in	r25, 0x3a	; 58
   2:	21 e0       	ldi	r18, 0x01	; 1
   4:	30 e0       	ldi	r19, 0x00	; 0
   6:	00 c0       	rjmp	.+0      	; 0x8 <EXTI_ClearFlag+0x8>
   8:	22 0f       	add	r18, r18
   a:	33 1f       	adc	r19, r19
   c:	8a 95       	dec	r24
   e:	02 f4       	brpl	.+0      	; 0x10 <EXTI_ClearFlag+0x10>
  10:	92 2b       	or	r25, r18
  12:	9a bf       	out	0x3a, r25	; 58
  14:	08 95       	ret

Disassembly of section .text.main:

00000000 <main>:
   0:	0e 94 00 00 	call	0	; 0x0 <main>
   4:	0e 94 00 00 	call	0	; 0x0 <main>
   8:	8f b7       	in	r24, 0x3f	; 63
   a:	80 68       	ori	r24, 0x80	; 128
   c:	8f bf       	out	0x3f, r24	; 63
   e:	95 98       	cbi	0x12, 5	; 18
  10:	96 98       	cbi	0x12, 6	; 18
  12:	97 98       	cbi	0x12, 7	; 18
  14:	00 c0       	rjmp	.+0      	; 0x16 <__zero_reg__+0x15>

Disassembly of section .text.__vector_1:

00000000 <__vector_1>:
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	11 24       	eor	r1, r1
   a:	2f 93       	push	r18
   c:	3f 93       	push	r19
   e:	8f 93       	push	r24
  10:	9f 93       	push	r25
  12:	ef 93       	push	r30
  14:	ff 93       	push	r31
  16:	8a b7       	in	r24, 0x3a	; 58
  18:	80 64       	ori	r24, 0x40	; 64
  1a:	8a bf       	out	0x3a, r24	; 58
  1c:	95 9a       	sbi	0x12, 5	; 18
  1e:	80 e1       	ldi	r24, 0x10	; 16
  20:	97 e2       	ldi	r25, 0x27	; 39
  22:	20 e9       	ldi	r18, 0x90	; 144
  24:	31 e0       	ldi	r19, 0x01	; 1
  26:	f9 01       	movw	r30, r18
  28:	31 97       	sbiw	r30, 0x01	; 1
  2a:	01 f4       	brne	.+0      	; 0x2c <__vector_1+0x2c>
  2c:	01 97       	sbiw	r24, 0x01	; 1
  2e:	01 f4       	brne	.+0      	; 0x30 <__vector_1+0x30>
  30:	82 b3       	in	r24, 0x12	; 18
  32:	80 7c       	andi	r24, 0xC0	; 192
  34:	82 bb       	out	0x12, r24	; 18
  36:	ff 91       	pop	r31
  38:	ef 91       	pop	r30
  3a:	9f 91       	pop	r25
  3c:	8f 91       	pop	r24
  3e:	3f 91       	pop	r19
  40:	2f 91       	pop	r18
  42:	0f 90       	pop	r0
  44:	0f be       	out	0x3f, r0	; 63
  46:	0f 90       	pop	r0
  48:	1f 90       	pop	r1
  4a:	18 95       	reti

Disassembly of section .text.__vector_2:

00000000 <__vector_2>:
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	11 24       	eor	r1, r1
   a:	2f 93       	push	r18
   c:	3f 93       	push	r19
   e:	8f 93       	push	r24
  10:	9f 93       	push	r25
  12:	ef 93       	push	r30
  14:	ff 93       	push	r31
  16:	8a b7       	in	r24, 0x3a	; 58
  18:	80 68       	ori	r24, 0x80	; 128
  1a:	8a bf       	out	0x3a, r24	; 58
  1c:	96 9a       	sbi	0x12, 6	; 18
  1e:	80 e1       	ldi	r24, 0x10	; 16
  20:	97 e2       	ldi	r25, 0x27	; 39
  22:	20 e9       	ldi	r18, 0x90	; 144
  24:	31 e0       	ldi	r19, 0x01	; 1
  26:	f9 01       	movw	r30, r18
  28:	31 97       	sbiw	r30, 0x01	; 1
  2a:	01 f4       	brne	.+0      	; 0x2c <__vector_2+0x2c>
  2c:	01 97       	sbiw	r24, 0x01	; 1
  2e:	01 f4       	brne	.+0      	; 0x30 <__vector_2+0x30>
  30:	82 b3       	in	r24, 0x12	; 18
  32:	80 78       	andi	r24, 0x80	; 128
  34:	82 bb       	out	0x12, r24	; 18
  36:	ff 91       	pop	r31
  38:	ef 91       	pop	r30
  3a:	9f 91       	pop	r25
  3c:	8f 91       	pop	r24
  3e:	3f 91       	pop	r19
  40:	2f 91       	pop	r18
  42:	0f 90       	pop	r0
  44:	0f be       	out	0x3f, r0	; 63
  46:	0f 90       	pop	r0
  48:	1f 90       	pop	r1
  4a:	18 95       	reti

Disassembly of section .text.__vector_3:

00000000 <__vector_3>:
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	11 24       	eor	r1, r1
   a:	2f 93       	push	r18
   c:	3f 93       	push	r19
   e:	8f 93       	push	r24
  10:	9f 93       	push	r25
  12:	ef 93       	push	r30
  14:	ff 93       	push	r31
  16:	8a b7       	in	r24, 0x3a	; 58
  18:	80 62       	ori	r24, 0x20	; 32
  1a:	8a bf       	out	0x3a, r24	; 58
  1c:	97 9a       	sbi	0x12, 7	; 18
  1e:	80 e1       	ldi	r24, 0x10	; 16
  20:	97 e2       	ldi	r25, 0x27	; 39
  22:	20 e9       	ldi	r18, 0x90	; 144
  24:	31 e0       	ldi	r19, 0x01	; 1
  26:	f9 01       	movw	r30, r18
  28:	31 97       	sbiw	r30, 0x01	; 1
  2a:	01 f4       	brne	.+0      	; 0x2c <__vector_3+0x2c>
  2c:	01 97       	sbiw	r24, 0x01	; 1
  2e:	01 f4       	brne	.+0      	; 0x30 <__vector_3+0x30>
  30:	82 b3       	in	r24, 0x12	; 18
  32:	12 ba       	out	0x12, r1	; 18
  34:	ff 91       	pop	r31
  36:	ef 91       	pop	r30
  38:	9f 91       	pop	r25
  3a:	8f 91       	pop	r24
  3c:	3f 91       	pop	r19
  3e:	2f 91       	pop	r18
  40:	0f 90       	pop	r0
  42:	0f be       	out	0x3f, r0	; 63
  44:	0f 90       	pop	r0
  46:	1f 90       	pop	r1
  48:	18 95       	reti
