INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/MUX4_to_1/MUX4_to_1.srcs/sources_1/new/MUX2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/DFF/DFF.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/MUX4_to_1/MUX4_to_1.srcs/sources_1/new/MUX4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/shiftreg/shiftreg.srcs/sources_1/new/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/shiftreg/shiftreg.srcs/sim_1/new/shiftreg_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/shiftreg/shiftreg.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
