============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Apr 29 2025  01:51:42 pm
  Module:                 dcache_wrapper
  Technology libraries:   asap7sc7p5t_AO_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_INVBUF_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_OA_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_SEQ_LVT_TT_nldm_220123 1.0
                          asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120 1.0
                          physical_cells 
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                 Instance                       Module       Cell Count  Cell Area  Net Area   Total Area 
----------------------------------------------------------------------------------------------------------
dcache_wrapper                                                   411461  69361.244 22029.884    91391.129 
  dcache                                   cache                 411461  69361.244 21979.340    91340.585 
    CacheWays[2]                           cacheway_1            102029  17243.722  5423.283    22667.005 
      word[1].wordram.CacheDataMem         ram1p1rwbe_5           23225   3934.165  1233.517     5167.682 
        ram.adrreg                         flopen_7                  13      2.318     0.294        2.612 
      word[2].wordram.CacheDataMem         ram1p1rwbe_6           23225   3934.165  1233.517     5167.682 
        ram.adrreg                         flopen_8                  13      2.318     0.294        2.612 
      CacheTagMem                          ram1p1rwe_1             7769   1363.740   420.993     1784.734 
        ram.adrreg                         flopen_5                  13      2.318     0.294        2.612 
      flushlogic.selectedmux               mux3_0_1                   4      0.277     0.094        0.371 
      InvalidateCacheReg                   flop_2                     1      0.364     0.000        0.364 
      flushlogic.seltagmux                 mux2_7                     2      0.175     0.031        0.206 
      word[0].wordram.CacheDataMem         ram1p1rwbe_4           23225   3934.165  1233.517     5167.682 
        ram.adrreg                         flopen_6                  13      2.318     0.294        2.612 
      word[3].wordram.CacheDataMem         ram1p1rwbe_7           23225   3934.165  1233.517     5167.682 
        ram.adrreg                         flopen_9                  13      2.318     0.294        2.612 
    CacheWays[3]                           cacheway_3            102031  17243.387  5423.361    22666.747 
      word[1].wordram.CacheDataMem         ram1p1rwbe_1           23225   3934.165  1233.517     5167.682 
        ram.adrreg                         flopen_2                  13      2.318     0.294        2.612 
      word[2].wordram.CacheDataMem         ram1p1rwbe_2           23225   3934.165  1233.517     5167.682 
        ram.adrreg                         flopen_3                  13      2.318     0.294        2.612 
      CacheTagMem                          ram1p1rwe_3             7769   1363.740   420.993     1784.734 
        ram.adrreg                         flopen_19                 13      2.318     0.294        2.612 
      flushlogic.selectedmux               mux3_0_3                   4      0.277     0.094        0.371 
      InvalidateCacheReg                   flop_4                     1      0.364     0.000        0.364 
      word[0].wordram.CacheDataMem         ram1p1rwbe_15          23225   3934.165  1233.517     5167.682 
        ram.adrreg                         flopen_1                  13      2.318     0.294        2.612 
      word[3].wordram.CacheDataMem         ram1p1rwbe_3           23225   3934.165  1233.517     5167.682 
        ram.adrreg                         flopen_4                  13      2.318     0.294        2.612 
      flushlogic.seltagmux                 mux2_9                     2      0.175     0.031        0.206 
    CacheWays[0]                           cacheway              102030  17243.460  5423.390    22666.850 
      word[0].wordram.CacheDataMem         ram1p1rwbe             23225   3934.165  1233.517     5167.682 
        ram.adrreg                         flopen_16                 13      2.318     0.294        2.612 
      word[1].wordram.CacheDataMem         ram1p1rwbe_13          23225   3934.165  1233.517     5167.682 
        ram.adrreg                         flopen_17                 13      2.318     0.294        2.612 
      CacheTagMem                          ram1p1rwe               7769   1363.740   420.993     1784.734 
        ram.adrreg                         flopen                    13      2.318     0.294        2.612 
      flushlogic.selectedmux               mux3_0                     4      0.277     0.094        0.371 
      InvalidateCacheReg                   flop                       1      0.364     0.000        0.364 
      flushlogic.seltagmux                 mux2                       2      0.175     0.031        0.206 
      word[2].wordram.CacheDataMem         ram1p1rwbe_14          23225   3934.165  1233.517     5167.682 
        ram.adrreg                         flopen_18                 13      2.318     0.294        2.612 
      word[3].wordram.CacheDataMem         ram1p1rwbe_12          23225   3934.165  1233.517     5167.682 
        ram.adrreg                         flopen_15                 13      2.318     0.294        2.612 
    CacheWays[1]                           cacheway_2            102030  17243.460  5423.390    22666.850 
      word[0].wordram.CacheDataMem         ram1p1rwbe_8           23225   3934.165  1233.517     5167.682 
        ram.adrreg                         flopen_11                 13      2.318     0.294        2.612 
      word[1].wordram.CacheDataMem         ram1p1rwbe_9           23225   3934.165  1233.517     5167.682 
        ram.adrreg                         flopen_12                 13      2.318     0.294        2.612 
      CacheTagMem                          ram1p1rwe_2             7769   1363.740   420.993     1784.734 
        ram.adrreg                         flopen_10                 13      2.318     0.294        2.612 
      flushlogic.selectedmux               mux3_0_2                   4      0.277     0.094        0.371 
      InvalidateCacheReg                   flop_3                     1      0.364     0.000        0.364 
      flushlogic.seltagmux                 mux2_8                     2      0.175     0.031        0.206 
      word[2].wordram.CacheDataMem         ram1p1rwbe_10          23225   3934.165  1233.517     5167.682 
        ram.adrreg                         flopen_13                 13      2.318     0.294        2.612 
      word[3].wordram.CacheDataMem         ram1p1rwbe_11          23225   3934.165  1233.517     5167.682 
        ram.adrreg                         flopen_14                 13      2.318     0.294        2.612 
    flushlogic.FlushWayReg                 flopenl                   10      1.662     0.217        1.880 
    cachefsm                               cachefsm                 105      8.427     4.138       12.565 
      resetDelayReg                        flop_1                     1      0.364     0.000        0.364 
    vict.cacheLRU                          cacheLRU                 759    101.112    40.863      141.975 
      CurrLRUReg                           flop_0                     3      1.093     0.000        1.093 
      FirstZeroEncoder                     priorityonehot             6      0.350     0.094        0.443 
      FirstZeroWayEncoder                  binencoder                 3      0.219     0.031        0.250 
      ReadLRUmux                           mux2_1_1                   4      0.437     0.062        0.499 
      VictimMux                            mux2_0                     3      0.306     0.046        0.353 
      WayMuxEnc                            mux2_0_1                   3      0.306     0.046        0.353 
      decoder                              decoder                    6      0.321     0.093        0.413 
      genblk3.LRUMuxes[0]                  mux2_3                     2      0.175     0.031        0.206 
      genblk3.LRUMuxes[1]                  mux2_2                     2      0.175     0.031        0.206 
      hitwayencoder                        binencoder_1               3      0.219     0.031        0.250 
    subcachelineread                       subcachelineread         459     43.930    22.923       66.852 
    CacheBusAdrMux                         mux3_1                    53      6.736     1.491        8.227 
    AdrSelMuxTag                           mux3_2                     9      1.239     0.245        1.485 
    WriteSelLogic.genblk1[0].WriteDataMux  mux2_5                     9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[1].WriteDataMux  mux2_5_1                   9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[2].WriteDataMux  mux2_5_2                   9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[3].WriteDataMux  mux2_5_3                   9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[4].WriteDataMux  mux2_5_4                   9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[5].WriteDataMux  mux2_5_5                   9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[6].WriteDataMux  mux2_5_6                   9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[7].WriteDataMux  mux2_5_7                   9      1.093     0.137        1.231 
    AdrSelMuxData                          mux3                       9      1.239     0.245        1.485 
    WriteSelLogic.genblk1[8].WriteDataMux  mux2_5_8                   9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[9].WriteDataMux  mux2_5_9                   9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[10].WriteDataMux mux2_5_10                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[11].WriteDataMux mux2_5_11                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[12].WriteDataMux mux2_5_12                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[13].WriteDataMux mux2_5_13                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[14].WriteDataMux mux2_5_14                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[15].WriteDataMux mux2_5_15                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[16].WriteDataMux mux2_5_16                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[17].WriteDataMux mux2_5_17                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[18].WriteDataMux mux2_5_18                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[19].WriteDataMux mux2_5_19                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[20].WriteDataMux mux2_5_20                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[21].WriteDataMux mux2_5_21                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[22].WriteDataMux mux2_5_22                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[23].WriteDataMux mux2_5_23                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[24].WriteDataMux mux2_5_24                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[25].WriteDataMux mux2_5_25                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[26].WriteDataMux mux2_5_26                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[27].WriteDataMux mux2_5_27                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[28].WriteDataMux mux2_5_28                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[29].WriteDataMux mux2_5_29                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[30].WriteDataMux mux2_5_30                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[31].WriteDataMux mux2_5_31                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[32].WriteDataMux mux2_5_32                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[33].WriteDataMux mux2_5_33                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[34].WriteDataMux mux2_5_34                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[35].WriteDataMux mux2_5_35                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[36].WriteDataMux mux2_5_36                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[37].WriteDataMux mux2_5_37                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[38].WriteDataMux mux2_5_38                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[39].WriteDataMux mux2_5_39                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[40].WriteDataMux mux2_5_40                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[41].WriteDataMux mux2_5_41                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[42].WriteDataMux mux2_5_42                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[43].WriteDataMux mux2_5_43                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[44].WriteDataMux mux2_5_44                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[45].WriteDataMux mux2_5_45                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[46].WriteDataMux mux2_5_46                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[47].WriteDataMux mux2_5_47                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[48].WriteDataMux mux2_5_48                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[49].WriteDataMux mux2_5_49                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[50].WriteDataMux mux2_5_50                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[51].WriteDataMux mux2_5_51                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[52].WriteDataMux mux2_5_52                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[53].WriteDataMux mux2_5_53                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[54].WriteDataMux mux2_5_54                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[55].WriteDataMux mux2_5_55                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[56].WriteDataMux mux2_5_56                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[57].WriteDataMux mux2_5_57                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[58].WriteDataMux mux2_5_58                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[59].WriteDataMux mux2_5_59                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[60].WriteDataMux mux2_5_60                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[61].WriteDataMux mux2_5_61                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[62].WriteDataMux mux2_5_62                  9      1.093     0.137        1.231 
    WriteSelLogic.genblk1[63].WriteDataMux mux2_5_63                  9      1.093     0.137        1.231 
    flushlogic.FlushAdrReg                 flopenr                   19      2.887     0.481        3.368 
    AdrSelMuxLRU                           mux3_3                     9      1.239     0.245        1.485 
    flushlogic.FlushAdrMux                 mux2_6                     7      0.831     0.092        0.923 
    genblk2.WordAdrrMux                    mux2_1                     4      0.467     0.062        0.528 
    EarlyReturnMux                         mux2_4                   548     72.535    16.157       88.692 
    ReadDataAOMux                          or_rows                  512     52.255     0.000       52.255 
    TagAOMux                               or_rows_0                 44      4.491     0.000        4.491 
