<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>sdmmcreg.h source code [netbsd/sys/dev/sdmmc/sdmmcreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/sdmmc/sdmmcreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>sdmmc</a>/<a href='sdmmcreg.h.html'>sdmmcreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: sdmmcreg.h,v 1.34 2018/04/19 21:50:09 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: sdmmcreg.h,v 1.4 2009/01/09 10:55:22 jsg Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2006 Uwe Stuehler &lt;uwe@openbsd.org&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Permission to use, copy, modify, and distribute this software for any</i></td></tr>
<tr><th id="8">8</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="9">9</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="12">12</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="13">13</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="14">14</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="15">15</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="16">16</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="17">17</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#<span data-ppcond="20">ifndef</span>	<span class="macro" data-ref="_M/_SDMMCREG_H_">_SDMMCREG_H_</span></u></td></tr>
<tr><th id="21">21</th><td><u>#define	<dfn class="macro" id="_M/_SDMMCREG_H_" data-ref="_M/_SDMMCREG_H_">_SDMMCREG_H_</dfn></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><i>/* MMC commands */</i>				<i>/* response type */</i></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/MMC_GO_IDLE_STATE" data-ref="_M/MMC_GO_IDLE_STATE">MMC_GO_IDLE_STATE</dfn>		0	/* R0 */</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/MMC_SEND_OP_COND" data-ref="_M/MMC_SEND_OP_COND">MMC_SEND_OP_COND</dfn>		1	/* R3 */</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/MMC_ALL_SEND_CID" data-ref="_M/MMC_ALL_SEND_CID">MMC_ALL_SEND_CID</dfn>		2	/* R2 */</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/MMC_SET_RELATIVE_ADDR" data-ref="_M/MMC_SET_RELATIVE_ADDR">MMC_SET_RELATIVE_ADDR</dfn> 	  	3	/* R1 */</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/MMC_SWITCH" data-ref="_M/MMC_SWITCH">MMC_SWITCH</dfn>			6	/* R1b */</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/MMC_SELECT_CARD" data-ref="_M/MMC_SELECT_CARD">MMC_SELECT_CARD</dfn>			7	/* R1 */</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/MMC_SEND_EXT_CSD" data-ref="_M/MMC_SEND_EXT_CSD">MMC_SEND_EXT_CSD</dfn>		8	/* R1 */</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/MMC_SEND_CSD" data-ref="_M/MMC_SEND_CSD">MMC_SEND_CSD</dfn>			9	/* R2 */</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/MMC_SEND_CID" data-ref="_M/MMC_SEND_CID">MMC_SEND_CID</dfn>			10	/* R2 */</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/MMC_STOP_TRANSMISSION" data-ref="_M/MMC_STOP_TRANSMISSION">MMC_STOP_TRANSMISSION</dfn>		12	/* R1b */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/MMC_SEND_STATUS" data-ref="_M/MMC_SEND_STATUS">MMC_SEND_STATUS</dfn>			13	/* R1 */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/MMC_INACTIVE_STATE" data-ref="_M/MMC_INACTIVE_STATE">MMC_INACTIVE_STATE</dfn>		15	/* R0 */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/MMC_SET_BLOCKLEN" data-ref="_M/MMC_SET_BLOCKLEN">MMC_SET_BLOCKLEN</dfn>		16	/* R1 */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/MMC_READ_BLOCK_SINGLE" data-ref="_M/MMC_READ_BLOCK_SINGLE">MMC_READ_BLOCK_SINGLE</dfn>		17	/* R1 */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/MMC_READ_BLOCK_MULTIPLE" data-ref="_M/MMC_READ_BLOCK_MULTIPLE">MMC_READ_BLOCK_MULTIPLE</dfn>		18	/* R1 */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/MMC_SEND_TUNING_BLOCK" data-ref="_M/MMC_SEND_TUNING_BLOCK">MMC_SEND_TUNING_BLOCK</dfn>		19	/* R1 */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/MMC_SEND_TUNING_BLOCK_HS200" data-ref="_M/MMC_SEND_TUNING_BLOCK_HS200">MMC_SEND_TUNING_BLOCK_HS200</dfn>	21	/* R1 */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/MMC_SET_BLOCK_COUNT" data-ref="_M/MMC_SET_BLOCK_COUNT">MMC_SET_BLOCK_COUNT</dfn>		23	/* R1 */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/MMC_WRITE_BLOCK_SINGLE" data-ref="_M/MMC_WRITE_BLOCK_SINGLE">MMC_WRITE_BLOCK_SINGLE</dfn>		24	/* R1 */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/MMC_WRITE_BLOCK_MULTIPLE" data-ref="_M/MMC_WRITE_BLOCK_MULTIPLE">MMC_WRITE_BLOCK_MULTIPLE</dfn>	25	/* R1 */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/MMC_PROGRAM_CSD" data-ref="_M/MMC_PROGRAM_CSD">MMC_PROGRAM_CSD</dfn>			27	/* R1 */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/MMC_SET_WRITE_PROT" data-ref="_M/MMC_SET_WRITE_PROT">MMC_SET_WRITE_PROT</dfn>		28	/* R1b */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/MMC_SET_CLR_WRITE_PROT" data-ref="_M/MMC_SET_CLR_WRITE_PROT">MMC_SET_CLR_WRITE_PROT</dfn>		29	/* R1b */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/MMC_SET_SEND_WRITE_PROT" data-ref="_M/MMC_SET_SEND_WRITE_PROT">MMC_SET_SEND_WRITE_PROT</dfn>		30	/* R1 */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/MMC_TAG_SECTOR_START" data-ref="_M/MMC_TAG_SECTOR_START">MMC_TAG_SECTOR_START</dfn>		32	/* R1 */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/MMC_TAG_SECTOR_END" data-ref="_M/MMC_TAG_SECTOR_END">MMC_TAG_SECTOR_END</dfn>		33	/* R1 */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/MMC_UNTAG_SECTOR" data-ref="_M/MMC_UNTAG_SECTOR">MMC_UNTAG_SECTOR</dfn>		34	/* R1 */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/MMC_TAG_ERASE_GROUP_START" data-ref="_M/MMC_TAG_ERASE_GROUP_START">MMC_TAG_ERASE_GROUP_START</dfn>	35	/* R1 */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/MMC_TAG_ERASE_GROUP_END" data-ref="_M/MMC_TAG_ERASE_GROUP_END">MMC_TAG_ERASE_GROUP_END</dfn>		36	/* R1 */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/MMC_UNTAG_ERASE_GROUP" data-ref="_M/MMC_UNTAG_ERASE_GROUP">MMC_UNTAG_ERASE_GROUP</dfn>		37	/* R1 */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/MMC_ERASE" data-ref="_M/MMC_ERASE">MMC_ERASE</dfn>			38	/* R1b */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/MMC_LOCK_UNLOCK" data-ref="_M/MMC_LOCK_UNLOCK">MMC_LOCK_UNLOCK</dfn>			42	/* R1b */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/MMC_APP_CMD" data-ref="_M/MMC_APP_CMD">MMC_APP_CMD</dfn>			55	/* R1 */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/MMC_READ_OCR" data-ref="_M/MMC_READ_OCR">MMC_READ_OCR</dfn>			58	/* R3 */</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/* SD commands */</i>			<i>/* response type */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/SD_SEND_RELATIVE_ADDR" data-ref="_M/SD_SEND_RELATIVE_ADDR">SD_SEND_RELATIVE_ADDR</dfn> 	  	3	/* R6 */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/SD_SEND_SWITCH_FUNC" data-ref="_M/SD_SEND_SWITCH_FUNC">SD_SEND_SWITCH_FUNC</dfn>		6	/* R1 */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/SD_SEND_IF_COND" data-ref="_M/SD_SEND_IF_COND">SD_SEND_IF_COND</dfn>			8	/* R7 */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/SD_VOLTAGE_SWITCH" data-ref="_M/SD_VOLTAGE_SWITCH">SD_VOLTAGE_SWITCH</dfn>		11	/* R1 */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/SD_ERASE_WR_BLK_START" data-ref="_M/SD_ERASE_WR_BLK_START">SD_ERASE_WR_BLK_START</dfn>		32	/* R1 */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/SD_ERASE_WR_BLK_END" data-ref="_M/SD_ERASE_WR_BLK_END">SD_ERASE_WR_BLK_END</dfn>		33	/* R1 */</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/* SD application commands */</i>			<i>/* response type */</i></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/SD_APP_SET_BUS_WIDTH" data-ref="_M/SD_APP_SET_BUS_WIDTH">SD_APP_SET_BUS_WIDTH</dfn>		6	/* R1 */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/SD_APP_SD_STATUS" data-ref="_M/SD_APP_SD_STATUS">SD_APP_SD_STATUS</dfn>		13	/* R1 */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/SD_APP_SET_WR_BLK_ERASE_COUNT" data-ref="_M/SD_APP_SET_WR_BLK_ERASE_COUNT">SD_APP_SET_WR_BLK_ERASE_COUNT</dfn>	23	/* R1 */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/SD_APP_OP_COND" data-ref="_M/SD_APP_OP_COND">SD_APP_OP_COND</dfn>			41	/* R3 */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/SD_APP_SEND_SCR" data-ref="_M/SD_APP_SEND_SCR">SD_APP_SEND_SCR</dfn>			51	/* R1 */</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>/* SD erase arguments */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/SD_ERASE_DISCARD" data-ref="_M/SD_ERASE_DISCARD">SD_ERASE_DISCARD</dfn>		0x00000001</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/SD_ERASE_FULE" data-ref="_M/SD_ERASE_FULE">SD_ERASE_FULE</dfn>			0x00000002</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>/* OCR bits */</i></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_MEM_READY" data-ref="_M/MMC_OCR_MEM_READY">MMC_OCR_MEM_READY</dfn>		(1U&lt;&lt;31)/* memory power-up status bit */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_HCS" data-ref="_M/MMC_OCR_HCS">MMC_OCR_HCS</dfn>			(1&lt;&lt;30)	/* SD only */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_ACCESS_MODE_MASK" data-ref="_M/MMC_OCR_ACCESS_MODE_MASK">MMC_OCR_ACCESS_MODE_MASK</dfn>	(3&lt;&lt;29)	/* MMC only */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_ACCESS_MODE_BYTE" data-ref="_M/MMC_OCR_ACCESS_MODE_BYTE">MMC_OCR_ACCESS_MODE_BYTE</dfn>	(0&lt;&lt;29)	/* MMC only */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_ACCESS_MODE_SECTOR" data-ref="_M/MMC_OCR_ACCESS_MODE_SECTOR">MMC_OCR_ACCESS_MODE_SECTOR</dfn>	(2&lt;&lt;29)	/* MMC only */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_S18A" data-ref="_M/MMC_OCR_S18A">MMC_OCR_S18A</dfn>			(1&lt;&lt;24)</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_3_5V_3_6V" data-ref="_M/MMC_OCR_3_5V_3_6V">MMC_OCR_3_5V_3_6V</dfn>		(1&lt;&lt;23)</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_3_4V_3_5V" data-ref="_M/MMC_OCR_3_4V_3_5V">MMC_OCR_3_4V_3_5V</dfn>		(1&lt;&lt;22)</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_3_3V_3_4V" data-ref="_M/MMC_OCR_3_3V_3_4V">MMC_OCR_3_3V_3_4V</dfn>		(1&lt;&lt;21)</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_3_2V_3_3V" data-ref="_M/MMC_OCR_3_2V_3_3V">MMC_OCR_3_2V_3_3V</dfn>		(1&lt;&lt;20)</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_3_1V_3_2V" data-ref="_M/MMC_OCR_3_1V_3_2V">MMC_OCR_3_1V_3_2V</dfn>		(1&lt;&lt;19)</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_3_0V_3_1V" data-ref="_M/MMC_OCR_3_0V_3_1V">MMC_OCR_3_0V_3_1V</dfn>		(1&lt;&lt;18)</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_2_9V_3_0V" data-ref="_M/MMC_OCR_2_9V_3_0V">MMC_OCR_2_9V_3_0V</dfn>		(1&lt;&lt;17)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_2_8V_2_9V" data-ref="_M/MMC_OCR_2_8V_2_9V">MMC_OCR_2_8V_2_9V</dfn>		(1&lt;&lt;16)</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_2_7V_2_8V" data-ref="_M/MMC_OCR_2_7V_2_8V">MMC_OCR_2_7V_2_8V</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_2_6V_2_7V" data-ref="_M/MMC_OCR_2_6V_2_7V">MMC_OCR_2_6V_2_7V</dfn>		(1&lt;&lt;14)</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_2_5V_2_6V" data-ref="_M/MMC_OCR_2_5V_2_6V">MMC_OCR_2_5V_2_6V</dfn>		(1&lt;&lt;13)</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_2_4V_2_5V" data-ref="_M/MMC_OCR_2_4V_2_5V">MMC_OCR_2_4V_2_5V</dfn>		(1&lt;&lt;12)</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_2_3V_2_4V" data-ref="_M/MMC_OCR_2_3V_2_4V">MMC_OCR_2_3V_2_4V</dfn>		(1&lt;&lt;11)</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_2_2V_2_3V" data-ref="_M/MMC_OCR_2_2V_2_3V">MMC_OCR_2_2V_2_3V</dfn>		(1&lt;&lt;10)</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_2_1V_2_2V" data-ref="_M/MMC_OCR_2_1V_2_2V">MMC_OCR_2_1V_2_2V</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_2_0V_2_1V" data-ref="_M/MMC_OCR_2_0V_2_1V">MMC_OCR_2_0V_2_1V</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/MMC_OCR_1_65V_1_95V" data-ref="_M/MMC_OCR_1_65V_1_95V">MMC_OCR_1_65V_1_95V</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i>/* R1 response type bits */</i></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/MMC_R1_READY_FOR_DATA" data-ref="_M/MMC_R1_READY_FOR_DATA">MMC_R1_READY_FOR_DATA</dfn>		(1&lt;&lt;8)	/* ready for next transfer */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/MMC_R1_SWITCH_ERROR" data-ref="_M/MMC_R1_SWITCH_ERROR">MMC_R1_SWITCH_ERROR</dfn>		(1&lt;&lt;7)	/* switch command failed */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/MMC_R1_APP_CMD" data-ref="_M/MMC_R1_APP_CMD">MMC_R1_APP_CMD</dfn>			(1&lt;&lt;5)	/* app. commands supported */</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i>/* 48-bit response decoding (32 bits w/o CRC) */</i></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/MMC_R1" data-ref="_M/MMC_R1">MMC_R1</dfn>(resp)			((resp)[0])</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/MMC_R3" data-ref="_M/MMC_R3">MMC_R3</dfn>(resp)			((resp)[0])</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/SD_R6" data-ref="_M/SD_R6">SD_R6</dfn>(resp)			((resp)[0])</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/MMC_R7" data-ref="_M/MMC_R7">MMC_R7</dfn>(resp)			((resp)[0])</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/MMC_SPI_R1" data-ref="_M/MMC_SPI_R1">MMC_SPI_R1</dfn>(resp)		((resp)[0])</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/MMC_SPI_R7" data-ref="_M/MMC_SPI_R7">MMC_SPI_R7</dfn>(resp)		((resp)[1])</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/* RCA argument and response */</i></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/MMC_ARG_RCA" data-ref="_M/MMC_ARG_RCA">MMC_ARG_RCA</dfn>(rca)		((rca) &lt;&lt; 16)</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/SD_R6_RCA" data-ref="_M/SD_R6_RCA">SD_R6_RCA</dfn>(resp)			(SD_R6((resp)) &gt;&gt; 16)</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i>/* bus width argument */</i></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_BUS_WIDTH_1" data-ref="_M/SD_ARG_BUS_WIDTH_1">SD_ARG_BUS_WIDTH_1</dfn>		0</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_BUS_WIDTH_4" data-ref="_M/SD_ARG_BUS_WIDTH_4">SD_ARG_BUS_WIDTH_4</dfn>		2</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>/* EXT_CSD fields */</i></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_FLUSH_CACHE" data-ref="_M/EXT_CSD_FLUSH_CACHE">EXT_CSD_FLUSH_CACHE</dfn>		32	/* W/E_P */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_CACHE_CTRL" data-ref="_M/EXT_CSD_CACHE_CTRL">EXT_CSD_CACHE_CTRL</dfn>		33	/* R/W/E_P */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_RST_N_FUNCTION" data-ref="_M/EXT_CSD_RST_N_FUNCTION">EXT_CSD_RST_N_FUNCTION</dfn>		162	/* R/W */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_BUS_WIDTH" data-ref="_M/EXT_CSD_BUS_WIDTH">EXT_CSD_BUS_WIDTH</dfn>		183	/* W/E_P */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_HS_TIMING" data-ref="_M/EXT_CSD_HS_TIMING">EXT_CSD_HS_TIMING</dfn>		185	/* R/W/E_P */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_REV" data-ref="_M/EXT_CSD_REV">EXT_CSD_REV</dfn>			192	/* R */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_STRUCTURE" data-ref="_M/EXT_CSD_STRUCTURE">EXT_CSD_STRUCTURE</dfn>		194	/* R */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_CARD_TYPE" data-ref="_M/EXT_CSD_CARD_TYPE">EXT_CSD_CARD_TYPE</dfn>		196	/* R */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_SEC_COUNT" data-ref="_M/EXT_CSD_SEC_COUNT">EXT_CSD_SEC_COUNT</dfn>		212	/* R */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_CACHE_SIZE" data-ref="_M/EXT_CSD_CACHE_SIZE">EXT_CSD_CACHE_SIZE</dfn>		249	/* R (4 bytes) */</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i>/* EXT_CSD field definitions */</i></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_CMD_SET_NORMAL" data-ref="_M/EXT_CSD_CMD_SET_NORMAL">EXT_CSD_CMD_SET_NORMAL</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_CMD_SET_SECURE" data-ref="_M/EXT_CSD_CMD_SET_SECURE">EXT_CSD_CMD_SET_SECURE</dfn>		(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_CMD_SET_CPSECURE" data-ref="_M/EXT_CSD_CMD_SET_CPSECURE">EXT_CSD_CMD_SET_CPSECURE</dfn>	(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i>/* EXT_CSD_FLUSH_CACHE */</i></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_FLUSH_CACHE_FLUSH" data-ref="_M/EXT_CSD_FLUSH_CACHE_FLUSH">EXT_CSD_FLUSH_CACHE_FLUSH</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_FLUSH_CACHE_BARRIER" data-ref="_M/EXT_CSD_FLUSH_CACHE_BARRIER">EXT_CSD_FLUSH_CACHE_BARRIER</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><i>/* EXT_CSD_CACHE_CTRL */</i></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_CACHE_CTRL_CACHE_EN" data-ref="_M/EXT_CSD_CACHE_CTRL_CACHE_EN">EXT_CSD_CACHE_CTRL_CACHE_EN</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i>/* EXT_CSD_BUS_WIDTH */</i></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_BUS_WIDTH_1" data-ref="_M/EXT_CSD_BUS_WIDTH_1">EXT_CSD_BUS_WIDTH_1</dfn>		0	/* 1 bit mode */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_BUS_WIDTH_4" data-ref="_M/EXT_CSD_BUS_WIDTH_4">EXT_CSD_BUS_WIDTH_4</dfn>		1	/* 4 bit mode */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_BUS_WIDTH_8" data-ref="_M/EXT_CSD_BUS_WIDTH_8">EXT_CSD_BUS_WIDTH_8</dfn>		2	/* 8 bit mode */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_BUS_WIDTH_4_DDR" data-ref="_M/EXT_CSD_BUS_WIDTH_4_DDR">EXT_CSD_BUS_WIDTH_4_DDR</dfn>		5	/* 4 bit mode (DDR) */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_BUS_WIDTH_8_DDR" data-ref="_M/EXT_CSD_BUS_WIDTH_8_DDR">EXT_CSD_BUS_WIDTH_8_DDR</dfn>		6	/* 8 bit mode (DDR) */</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><i>/* EXT_CSD_HS_TIMING */</i></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_HS_TIMING_LEGACY" data-ref="_M/EXT_CSD_HS_TIMING_LEGACY">EXT_CSD_HS_TIMING_LEGACY</dfn>	0</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_HS_TIMING_HIGHSPEED" data-ref="_M/EXT_CSD_HS_TIMING_HIGHSPEED">EXT_CSD_HS_TIMING_HIGHSPEED</dfn>	1</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_HS_TIMING_HS200" data-ref="_M/EXT_CSD_HS_TIMING_HS200">EXT_CSD_HS_TIMING_HS200</dfn>		2</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_HS_TIMING_HS400" data-ref="_M/EXT_CSD_HS_TIMING_HS400">EXT_CSD_HS_TIMING_HS400</dfn>		3</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i>/* EXT_CSD_STRUCTURE */</i></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_STRUCTURE_VER_1_0" data-ref="_M/EXT_CSD_STRUCTURE_VER_1_0">EXT_CSD_STRUCTURE_VER_1_0</dfn>	0	/* CSD Version No.1.0 */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_STRUCTURE_VER_1_1" data-ref="_M/EXT_CSD_STRUCTURE_VER_1_1">EXT_CSD_STRUCTURE_VER_1_1</dfn>	1	/* CSD Version No.1.1 */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_STRUCTURE_VER_1_2" data-ref="_M/EXT_CSD_STRUCTURE_VER_1_2">EXT_CSD_STRUCTURE_VER_1_2</dfn>	2	/* Version 4.1-4.2-4.3 */</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i>/* EXT_CSD_CARD_TYPE */</i></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_CARD_TYPE_F_26M" data-ref="_M/EXT_CSD_CARD_TYPE_F_26M">EXT_CSD_CARD_TYPE_F_26M</dfn>		(1 &lt;&lt; 0) /* HS 26 MHz */</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_CARD_TYPE_F_52M" data-ref="_M/EXT_CSD_CARD_TYPE_F_52M">EXT_CSD_CARD_TYPE_F_52M</dfn>		(1 &lt;&lt; 1) /* HS 52 MHz */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_CARD_TYPE_F_DDR52_1_8V" data-ref="_M/EXT_CSD_CARD_TYPE_F_DDR52_1_8V">EXT_CSD_CARD_TYPE_F_DDR52_1_8V</dfn>	(1 &lt;&lt; 2) /* HS DDR 52 MHz 1.8V or 3V */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_CARD_TYPE_F_DDR52_1_2V" data-ref="_M/EXT_CSD_CARD_TYPE_F_DDR52_1_2V">EXT_CSD_CARD_TYPE_F_DDR52_1_2V</dfn>	(1 &lt;&lt; 3) /* HS DDR 52 MHz 1.2V */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_CARD_TYPE_F_HS200_1_8V" data-ref="_M/EXT_CSD_CARD_TYPE_F_HS200_1_8V">EXT_CSD_CARD_TYPE_F_HS200_1_8V</dfn>	(1 &lt;&lt; 4) /* HS200 SDR 200 MHz 1.8V */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_CARD_TYPE_F_HS200_1_2V" data-ref="_M/EXT_CSD_CARD_TYPE_F_HS200_1_2V">EXT_CSD_CARD_TYPE_F_HS200_1_2V</dfn>	(1 &lt;&lt; 5) /* HS200 SDR 200 MHz 1.2V */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_CARD_TYPE_F_HS400_1_8V" data-ref="_M/EXT_CSD_CARD_TYPE_F_HS400_1_8V">EXT_CSD_CARD_TYPE_F_HS400_1_8V</dfn>	(1 &lt;&lt; 6) /* HS400 DDR 200 MHz 1.8V */</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/EXT_CSD_CARD_TYPE_F_HS400_1_2V" data-ref="_M/EXT_CSD_CARD_TYPE_F_HS400_1_2V">EXT_CSD_CARD_TYPE_F_HS400_1_2V</dfn>	(1 &lt;&lt; 7) /* HS400 DDR 200 MHz 1.2V */</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i>/* EXT_CSD_RST_N_FUNCTION */</i></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/EXT_CSD_RST_N_TMP_DISABLED" data-ref="_M/EXT_CSD_RST_N_TMP_DISABLED">EXT_CSD_RST_N_TMP_DISABLED</dfn>	0x00</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/EXT_CSD_RST_N_PERM_ENABLED" data-ref="_M/EXT_CSD_RST_N_PERM_ENABLED">EXT_CSD_RST_N_PERM_ENABLED</dfn>	0x01</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/EXT_CSD_RST_N_PERM_DISABLED" data-ref="_M/EXT_CSD_RST_N_PERM_DISABLED">EXT_CSD_RST_N_PERM_DISABLED</dfn>	0x02</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/EXT_CSD_RST_N_MASK" data-ref="_M/EXT_CSD_RST_N_MASK">EXT_CSD_RST_N_MASK</dfn>		0x03</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><i>/* MMC_SWITCH access mode */</i></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/MMC_SWITCH_MODE_CMD_SET" data-ref="_M/MMC_SWITCH_MODE_CMD_SET">MMC_SWITCH_MODE_CMD_SET</dfn>		0x00	/* Change the command set */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/MMC_SWITCH_MODE_SET_BITS" data-ref="_M/MMC_SWITCH_MODE_SET_BITS">MMC_SWITCH_MODE_SET_BITS</dfn>	0x01	/* Set bits in value */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/MMC_SWITCH_MODE_CLEAR_BITS" data-ref="_M/MMC_SWITCH_MODE_CLEAR_BITS">MMC_SWITCH_MODE_CLEAR_BITS</dfn>	0x02	/* Clear bits in value */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/MMC_SWITCH_MODE_WRITE_BYTE" data-ref="_M/MMC_SWITCH_MODE_WRITE_BYTE">MMC_SWITCH_MODE_WRITE_BYTE</dfn>	0x03	/* Set target to value */</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><i>/* SPI mode reports R1/R2(SEND_STATUS) status. */</i></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/R1_SPI_IDLE" data-ref="_M/R1_SPI_IDLE">R1_SPI_IDLE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/R1_SPI_ERASE_RESET" data-ref="_M/R1_SPI_ERASE_RESET">R1_SPI_ERASE_RESET</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/R1_SPI_ILLEGAL_COMMAND" data-ref="_M/R1_SPI_ILLEGAL_COMMAND">R1_SPI_ILLEGAL_COMMAND</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/R1_SPI_COM_CRC" data-ref="_M/R1_SPI_COM_CRC">R1_SPI_COM_CRC</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/R1_SPI_ERASE_SEQ" data-ref="_M/R1_SPI_ERASE_SEQ">R1_SPI_ERASE_SEQ</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/R1_SPI_ADDRESS" data-ref="_M/R1_SPI_ADDRESS">R1_SPI_ADDRESS</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/R1_SPI_PARAMETER" data-ref="_M/R1_SPI_PARAMETER">R1_SPI_PARAMETER</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="196">196</th><td><i>/* R1 bit 7 is always zero */</i></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/R2_SPI_CARD_LOCKED" data-ref="_M/R2_SPI_CARD_LOCKED">R2_SPI_CARD_LOCKED</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/R2_SPI_WP_ERASE_SKIP" data-ref="_M/R2_SPI_WP_ERASE_SKIP">R2_SPI_WP_ERASE_SKIP</dfn>	(1 &lt;&lt; 9)	/* or lock/unlock fail */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/R2_SPI_LOCK_UNLOCK_FAIL" data-ref="_M/R2_SPI_LOCK_UNLOCK_FAIL">R2_SPI_LOCK_UNLOCK_FAIL</dfn>	R2_SPI_WP_ERASE_SKIP</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/R2_SPI_ERROR" data-ref="_M/R2_SPI_ERROR">R2_SPI_ERROR</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/R2_SPI_CC_ERROR" data-ref="_M/R2_SPI_CC_ERROR">R2_SPI_CC_ERROR</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/R2_SPI_CARD_ECC_ERROR" data-ref="_M/R2_SPI_CARD_ECC_ERROR">R2_SPI_CARD_ECC_ERROR</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/R2_SPI_WP_VIOLATION" data-ref="_M/R2_SPI_WP_VIOLATION">R2_SPI_WP_VIOLATION</dfn>	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/R2_SPI_ERASE_PARAM" data-ref="_M/R2_SPI_ERASE_PARAM">R2_SPI_ERASE_PARAM</dfn>	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/R2_SPI_OUT_OF_RANGE" data-ref="_M/R2_SPI_OUT_OF_RANGE">R2_SPI_OUT_OF_RANGE</dfn>	(1 &lt;&lt; 15)	/* or CSD overwrite */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/R2_SPI_CSD_OVERWRITE" data-ref="_M/R2_SPI_CSD_OVERWRITE">R2_SPI_CSD_OVERWRITE</dfn>	R2_SPI_OUT_OF_RANGE</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i>/* MMC R2 response (CSD) */</i></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/MMC_CSD_CSDVER" data-ref="_M/MMC_CSD_CSDVER">MMC_CSD_CSDVER</dfn>(resp)		MMC_RSP_BITS((resp), 126, 2)</u></td></tr>
<tr><th id="210">210</th><td><u>#define  <dfn class="macro" id="_M/MMC_CSD_CSDVER_1_0" data-ref="_M/MMC_CSD_CSDVER_1_0">MMC_CSD_CSDVER_1_0</dfn>		0</u></td></tr>
<tr><th id="211">211</th><td><u>#define  <dfn class="macro" id="_M/MMC_CSD_CSDVER_1_1" data-ref="_M/MMC_CSD_CSDVER_1_1">MMC_CSD_CSDVER_1_1</dfn>		1</u></td></tr>
<tr><th id="212">212</th><td><u>#define  <dfn class="macro" id="_M/MMC_CSD_CSDVER_1_2" data-ref="_M/MMC_CSD_CSDVER_1_2">MMC_CSD_CSDVER_1_2</dfn>		2 /* MMC 4.1 - 4.2 - 4.3 */</u></td></tr>
<tr><th id="213">213</th><td><u>#define  <dfn class="macro" id="_M/MMC_CSD_CSDVER_EXT_CSD" data-ref="_M/MMC_CSD_CSDVER_EXT_CSD">MMC_CSD_CSDVER_EXT_CSD</dfn>		3 /* Version is coded in CSD_STRUCTURE in EXT_CSD */</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/MMC_CSD_MMCVER" data-ref="_M/MMC_CSD_MMCVER">MMC_CSD_MMCVER</dfn>(resp)		MMC_RSP_BITS((resp), 122, 4)</u></td></tr>
<tr><th id="215">215</th><td><u>#define  <dfn class="macro" id="_M/MMC_CSD_MMCVER_1_0" data-ref="_M/MMC_CSD_MMCVER_1_0">MMC_CSD_MMCVER_1_0</dfn>		0 /* MMC 1.0 - 1.2 */</u></td></tr>
<tr><th id="216">216</th><td><u>#define  <dfn class="macro" id="_M/MMC_CSD_MMCVER_1_4" data-ref="_M/MMC_CSD_MMCVER_1_4">MMC_CSD_MMCVER_1_4</dfn>		1 /* MMC 1.4 */</u></td></tr>
<tr><th id="217">217</th><td><u>#define  <dfn class="macro" id="_M/MMC_CSD_MMCVER_2_0" data-ref="_M/MMC_CSD_MMCVER_2_0">MMC_CSD_MMCVER_2_0</dfn>		2 /* MMC 2.0 - 2.2 */</u></td></tr>
<tr><th id="218">218</th><td><u>#define  <dfn class="macro" id="_M/MMC_CSD_MMCVER_3_1" data-ref="_M/MMC_CSD_MMCVER_3_1">MMC_CSD_MMCVER_3_1</dfn>		3 /* MMC 3.1 - 3.3 */</u></td></tr>
<tr><th id="219">219</th><td><u>#define  <dfn class="macro" id="_M/MMC_CSD_MMCVER_4_0" data-ref="_M/MMC_CSD_MMCVER_4_0">MMC_CSD_MMCVER_4_0</dfn>		4 /* MMC 4.1 - 4.2 - 4.3 */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/MMC_CSD_TAAC" data-ref="_M/MMC_CSD_TAAC">MMC_CSD_TAAC</dfn>(resp)		MMC_RSP_BITS((resp), 112, 8)</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/MMC_CSD_TAAC_MANT" data-ref="_M/MMC_CSD_TAAC_MANT">MMC_CSD_TAAC_MANT</dfn>(resp)		MMC_RSP_BITS((resp), 115, 4)</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/MMC_CSD_TAAC_EXP" data-ref="_M/MMC_CSD_TAAC_EXP">MMC_CSD_TAAC_EXP</dfn>(resp)		MMC_RSP_BITS((resp), 112, 3)</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/MMC_CSD_NSAC" data-ref="_M/MMC_CSD_NSAC">MMC_CSD_NSAC</dfn>(resp)		MMC_RSP_BITS((resp), 104, 8)</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/MMC_CSD_TRAN_SPEED" data-ref="_M/MMC_CSD_TRAN_SPEED">MMC_CSD_TRAN_SPEED</dfn>(resp)	MMC_RSP_BITS((resp), 96, 8)</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/MMC_CSD_TRAN_SPEED_MANT" data-ref="_M/MMC_CSD_TRAN_SPEED_MANT">MMC_CSD_TRAN_SPEED_MANT</dfn>(resp)	MMC_RSP_BITS((resp), 99, 4)</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/MMC_CSD_TRAN_SPEED_EXP" data-ref="_M/MMC_CSD_TRAN_SPEED_EXP">MMC_CSD_TRAN_SPEED_EXP</dfn>(resp)	MMC_RSP_BITS((resp), 96, 3)</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/MMC_CSD_READ_BL_LEN" data-ref="_M/MMC_CSD_READ_BL_LEN">MMC_CSD_READ_BL_LEN</dfn>(resp)	MMC_RSP_BITS((resp), 80, 4)</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/MMC_CSD_C_SIZE" data-ref="_M/MMC_CSD_C_SIZE">MMC_CSD_C_SIZE</dfn>(resp)		MMC_RSP_BITS((resp), 62, 12)</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/MMC_CSD_CAPACITY" data-ref="_M/MMC_CSD_CAPACITY">MMC_CSD_CAPACITY</dfn>(resp)		((MMC_CSD_C_SIZE((resp))+1) &lt;&lt; \</u></td></tr>
<tr><th id="230">230</th><td><u>					 (MMC_CSD_C_SIZE_MULT((resp))+2))</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/MMC_CSD_C_SIZE_MULT" data-ref="_M/MMC_CSD_C_SIZE_MULT">MMC_CSD_C_SIZE_MULT</dfn>(resp)	MMC_RSP_BITS((resp), 47, 3)</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/MMC_CSD_R2W_FACTOR" data-ref="_M/MMC_CSD_R2W_FACTOR">MMC_CSD_R2W_FACTOR</dfn>(resp)	MMC_RSP_BITS((resp), 26, 3)</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/MMC_CSD_WRITE_BL_LEN" data-ref="_M/MMC_CSD_WRITE_BL_LEN">MMC_CSD_WRITE_BL_LEN</dfn>(resp)	MMC_RSP_BITS((resp), 22, 4)</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><i>/* MMC v1 R2 response (CID) */</i></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/MMC_CID_MID_V1" data-ref="_M/MMC_CID_MID_V1">MMC_CID_MID_V1</dfn>(resp)		MMC_RSP_BITS((resp), 104, 24)</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/MMC_CID_PNM_V1_CPY" data-ref="_M/MMC_CID_PNM_V1_CPY">MMC_CID_PNM_V1_CPY</dfn>(resp, pnm)					\</u></td></tr>
<tr><th id="238">238</th><td><u>	do {								\</u></td></tr>
<tr><th id="239">239</th><td><u>		(pnm)[0] = MMC_RSP_BITS((resp), 96, 8);			\</u></td></tr>
<tr><th id="240">240</th><td><u>		(pnm)[1] = MMC_RSP_BITS((resp), 88, 8);			\</u></td></tr>
<tr><th id="241">241</th><td><u>		(pnm)[2] = MMC_RSP_BITS((resp), 80, 8);			\</u></td></tr>
<tr><th id="242">242</th><td><u>		(pnm)[3] = MMC_RSP_BITS((resp), 72, 8);			\</u></td></tr>
<tr><th id="243">243</th><td><u>		(pnm)[4] = MMC_RSP_BITS((resp), 64, 8);			\</u></td></tr>
<tr><th id="244">244</th><td><u>		(pnm)[5] = MMC_RSP_BITS((resp), 56, 8);			\</u></td></tr>
<tr><th id="245">245</th><td><u>		(pnm)[6] = MMC_RSP_BITS((resp), 48, 8);			\</u></td></tr>
<tr><th id="246">246</th><td><u>		(pnm)[7] = '\0';					\</u></td></tr>
<tr><th id="247">247</th><td><u>	} while (/*CONSTCOND*/0)</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/MMC_CID_REV_V1" data-ref="_M/MMC_CID_REV_V1">MMC_CID_REV_V1</dfn>(resp)		MMC_RSP_BITS((resp), 40, 8)</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/MMC_CID_PSN_V1" data-ref="_M/MMC_CID_PSN_V1">MMC_CID_PSN_V1</dfn>(resp)		MMC_RSP_BITS((resp), 16, 24)</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/MMC_CID_MDT_V1" data-ref="_M/MMC_CID_MDT_V1">MMC_CID_MDT_V1</dfn>(resp)		MMC_RSP_BITS((resp), 8, 8)</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><i>/* MMC v2 R2 response (CID) */</i></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/MMC_CID_MID_V2" data-ref="_M/MMC_CID_MID_V2">MMC_CID_MID_V2</dfn>(resp)		MMC_RSP_BITS((resp), 120, 8)</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/MMC_CID_OID_V2" data-ref="_M/MMC_CID_OID_V2">MMC_CID_OID_V2</dfn>(resp)		MMC_RSP_BITS((resp), 104, 16)</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/MMC_CID_PNM_V2_CPY" data-ref="_M/MMC_CID_PNM_V2_CPY">MMC_CID_PNM_V2_CPY</dfn>(resp, pnm)					\</u></td></tr>
<tr><th id="256">256</th><td><u>	do {								\</u></td></tr>
<tr><th id="257">257</th><td><u>		(pnm)[0] = MMC_RSP_BITS((resp), 96, 8);			\</u></td></tr>
<tr><th id="258">258</th><td><u>		(pnm)[1] = MMC_RSP_BITS((resp), 88, 8);			\</u></td></tr>
<tr><th id="259">259</th><td><u>		(pnm)[2] = MMC_RSP_BITS((resp), 80, 8);			\</u></td></tr>
<tr><th id="260">260</th><td><u>		(pnm)[3] = MMC_RSP_BITS((resp), 72, 8);			\</u></td></tr>
<tr><th id="261">261</th><td><u>		(pnm)[4] = MMC_RSP_BITS((resp), 64, 8);			\</u></td></tr>
<tr><th id="262">262</th><td><u>		(pnm)[5] = MMC_RSP_BITS((resp), 56, 8);			\</u></td></tr>
<tr><th id="263">263</th><td><u>		(pnm)[6] = '\0';					\</u></td></tr>
<tr><th id="264">264</th><td><u>	} while (/*CONSTCOND*/0)</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/MMC_CID_PSN_V2" data-ref="_M/MMC_CID_PSN_V2">MMC_CID_PSN_V2</dfn>(resp)		MMC_RSP_BITS((resp), 16, 32)</u></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><i>/* SD R2 response (CSD) */</i></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_CSDVER" data-ref="_M/SD_CSD_CSDVER">SD_CSD_CSDVER</dfn>(resp)		MMC_RSP_BITS((resp), 126, 2)</u></td></tr>
<tr><th id="269">269</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_CSDVER_1_0" data-ref="_M/SD_CSD_CSDVER_1_0">SD_CSD_CSDVER_1_0</dfn>		0</u></td></tr>
<tr><th id="270">270</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_CSDVER_2_0" data-ref="_M/SD_CSD_CSDVER_2_0">SD_CSD_CSDVER_2_0</dfn>		1</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_MMCVER" data-ref="_M/SD_CSD_MMCVER">SD_CSD_MMCVER</dfn>(resp)		MMC_RSP_BITS((resp), 122, 4)</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_TAAC" data-ref="_M/SD_CSD_TAAC">SD_CSD_TAAC</dfn>(resp)		MMC_RSP_BITS((resp), 112, 8)</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_TAAC_EXP" data-ref="_M/SD_CSD_TAAC_EXP">SD_CSD_TAAC_EXP</dfn>(resp)		MMC_RSP_BITS((resp), 115, 4)</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_TAAC_MANT" data-ref="_M/SD_CSD_TAAC_MANT">SD_CSD_TAAC_MANT</dfn>(resp)		MMC_RSP_BITS((resp), 112, 3)</u></td></tr>
<tr><th id="275">275</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_TAAC_1_5_MSEC" data-ref="_M/SD_CSD_TAAC_1_5_MSEC">SD_CSD_TAAC_1_5_MSEC</dfn>		0x26</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_NSAC" data-ref="_M/SD_CSD_NSAC">SD_CSD_NSAC</dfn>(resp)		MMC_RSP_BITS((resp), 104, 8)</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_SPEED" data-ref="_M/SD_CSD_SPEED">SD_CSD_SPEED</dfn>(resp)		MMC_RSP_BITS((resp), 96, 8)</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_SPEED_MANT" data-ref="_M/SD_CSD_SPEED_MANT">SD_CSD_SPEED_MANT</dfn>(resp)		MMC_RSP_BITS((resp), 99, 4)</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_SPEED_EXP" data-ref="_M/SD_CSD_SPEED_EXP">SD_CSD_SPEED_EXP</dfn>(resp)		MMC_RSP_BITS((resp), 96, 3)</u></td></tr>
<tr><th id="280">280</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_SPEED_25_MHZ" data-ref="_M/SD_CSD_SPEED_25_MHZ">SD_CSD_SPEED_25_MHZ</dfn>		0x32</u></td></tr>
<tr><th id="281">281</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_SPEED_50_MHZ" data-ref="_M/SD_CSD_SPEED_50_MHZ">SD_CSD_SPEED_50_MHZ</dfn>		0x5a</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_CCC" data-ref="_M/SD_CSD_CCC">SD_CSD_CCC</dfn>(resp)		MMC_RSP_BITS((resp), 84, 12)</u></td></tr>
<tr><th id="283">283</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_CCC_BASIC" data-ref="_M/SD_CSD_CCC_BASIC">SD_CSD_CCC_BASIC</dfn>		(1 &lt;&lt; 0)	/* basic */</u></td></tr>
<tr><th id="284">284</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_CCC_BR" data-ref="_M/SD_CSD_CCC_BR">SD_CSD_CCC_BR</dfn>			(1 &lt;&lt; 2)	/* block read */</u></td></tr>
<tr><th id="285">285</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_CCC_BW" data-ref="_M/SD_CSD_CCC_BW">SD_CSD_CCC_BW</dfn>			(1 &lt;&lt; 4)	/* block write */</u></td></tr>
<tr><th id="286">286</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_CCC_ERACE" data-ref="_M/SD_CSD_CCC_ERACE">SD_CSD_CCC_ERACE</dfn>		(1 &lt;&lt; 5)	/* erase */</u></td></tr>
<tr><th id="287">287</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_CCC_WP" data-ref="_M/SD_CSD_CCC_WP">SD_CSD_CCC_WP</dfn>			(1 &lt;&lt; 6)	/* write protection */</u></td></tr>
<tr><th id="288">288</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_CCC_LC" data-ref="_M/SD_CSD_CCC_LC">SD_CSD_CCC_LC</dfn>			(1 &lt;&lt; 7)	/* lock card */</u></td></tr>
<tr><th id="289">289</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_CCC_AS" data-ref="_M/SD_CSD_CCC_AS">SD_CSD_CCC_AS</dfn>			(1 &lt;&lt; 8)	/*application specific*/</u></td></tr>
<tr><th id="290">290</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_CCC_IOM" data-ref="_M/SD_CSD_CCC_IOM">SD_CSD_CCC_IOM</dfn>			(1 &lt;&lt; 9)	/* I/O mode */</u></td></tr>
<tr><th id="291">291</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_CCC_SWITCH" data-ref="_M/SD_CSD_CCC_SWITCH">SD_CSD_CCC_SWITCH</dfn>		(1 &lt;&lt; 10)	/* switch */</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_READ_BL_LEN" data-ref="_M/SD_CSD_READ_BL_LEN">SD_CSD_READ_BL_LEN</dfn>(resp)	MMC_RSP_BITS((resp), 80, 4)</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_READ_BL_PARTIAL" data-ref="_M/SD_CSD_READ_BL_PARTIAL">SD_CSD_READ_BL_PARTIAL</dfn>(resp)	MMC_RSP_BITS((resp), 79, 1)</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_WRITE_BLK_MISALIGN" data-ref="_M/SD_CSD_WRITE_BLK_MISALIGN">SD_CSD_WRITE_BLK_MISALIGN</dfn>(resp)	MMC_RSP_BITS((resp), 78, 1)</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_READ_BLK_MISALIGN" data-ref="_M/SD_CSD_READ_BLK_MISALIGN">SD_CSD_READ_BLK_MISALIGN</dfn>(resp)	MMC_RSP_BITS((resp), 77, 1)</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_DSR_IMP" data-ref="_M/SD_CSD_DSR_IMP">SD_CSD_DSR_IMP</dfn>(resp)		MMC_RSP_BITS((resp), 76, 1)</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_C_SIZE" data-ref="_M/SD_CSD_C_SIZE">SD_CSD_C_SIZE</dfn>(resp)		MMC_RSP_BITS((resp), 62, 12)</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_CAPACITY" data-ref="_M/SD_CSD_CAPACITY">SD_CSD_CAPACITY</dfn>(resp)		((SD_CSD_C_SIZE((resp))+1) &lt;&lt; \</u></td></tr>
<tr><th id="299">299</th><td><u>					 (SD_CSD_C_SIZE_MULT((resp))+2))</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_VDD_R_CURR_MIN" data-ref="_M/SD_CSD_VDD_R_CURR_MIN">SD_CSD_VDD_R_CURR_MIN</dfn>(resp)	MMC_RSP_BITS((resp), 59, 3)</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_VDD_R_CURR_MAX" data-ref="_M/SD_CSD_VDD_R_CURR_MAX">SD_CSD_VDD_R_CURR_MAX</dfn>(resp)	MMC_RSP_BITS((resp), 56, 3)</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_VDD_W_CURR_MIN" data-ref="_M/SD_CSD_VDD_W_CURR_MIN">SD_CSD_VDD_W_CURR_MIN</dfn>(resp)	MMC_RSP_BITS((resp), 53, 3)</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_VDD_W_CURR_MAX" data-ref="_M/SD_CSD_VDD_W_CURR_MAX">SD_CSD_VDD_W_CURR_MAX</dfn>(resp)	MMC_RSP_BITS((resp), 50, 3)</u></td></tr>
<tr><th id="304">304</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_VDD_RW_CURR_100mA" data-ref="_M/SD_CSD_VDD_RW_CURR_100mA">SD_CSD_VDD_RW_CURR_100mA</dfn>	0x7</u></td></tr>
<tr><th id="305">305</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_VDD_RW_CURR_80mA" data-ref="_M/SD_CSD_VDD_RW_CURR_80mA">SD_CSD_VDD_RW_CURR_80mA</dfn>	0x6</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_V2_C_SIZE" data-ref="_M/SD_CSD_V2_C_SIZE">SD_CSD_V2_C_SIZE</dfn>(resp)		MMC_RSP_BITS((resp), 48, 22)</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_V2_CAPACITY" data-ref="_M/SD_CSD_V2_CAPACITY">SD_CSD_V2_CAPACITY</dfn>(resp)	((SD_CSD_V2_C_SIZE((resp))+1) &lt;&lt; 10)</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_V2_BL_LEN" data-ref="_M/SD_CSD_V2_BL_LEN">SD_CSD_V2_BL_LEN</dfn>		0x9 /* 512 */</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_C_SIZE_MULT" data-ref="_M/SD_CSD_C_SIZE_MULT">SD_CSD_C_SIZE_MULT</dfn>(resp)	MMC_RSP_BITS((resp), 47, 3)</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_ERASE_BLK_EN" data-ref="_M/SD_CSD_ERASE_BLK_EN">SD_CSD_ERASE_BLK_EN</dfn>(resp)	MMC_RSP_BITS((resp), 46, 1)</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_SECTOR_SIZE" data-ref="_M/SD_CSD_SECTOR_SIZE">SD_CSD_SECTOR_SIZE</dfn>(resp)	MMC_RSP_BITS((resp), 39, 7) /* +1 */</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_WP_GRP_SIZE" data-ref="_M/SD_CSD_WP_GRP_SIZE">SD_CSD_WP_GRP_SIZE</dfn>(resp)	MMC_RSP_BITS((resp), 32, 7) /* +1 */</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_WP_GRP_ENABLE" data-ref="_M/SD_CSD_WP_GRP_ENABLE">SD_CSD_WP_GRP_ENABLE</dfn>(resp)	MMC_RSP_BITS((resp), 31, 1)</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_R2W_FACTOR" data-ref="_M/SD_CSD_R2W_FACTOR">SD_CSD_R2W_FACTOR</dfn>(resp)		MMC_RSP_BITS((resp), 26, 3)</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_WRITE_BL_LEN" data-ref="_M/SD_CSD_WRITE_BL_LEN">SD_CSD_WRITE_BL_LEN</dfn>(resp)	MMC_RSP_BITS((resp), 22, 4)</u></td></tr>
<tr><th id="316">316</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_RW_BL_LEN_2G" data-ref="_M/SD_CSD_RW_BL_LEN_2G">SD_CSD_RW_BL_LEN_2G</dfn>		0xa</u></td></tr>
<tr><th id="317">317</th><td><u>#define  <dfn class="macro" id="_M/SD_CSD_RW_BL_LEN_1G" data-ref="_M/SD_CSD_RW_BL_LEN_1G">SD_CSD_RW_BL_LEN_1G</dfn>		0x9</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_WRITE_BL_PARTIAL" data-ref="_M/SD_CSD_WRITE_BL_PARTIAL">SD_CSD_WRITE_BL_PARTIAL</dfn>(resp)	MMC_RSP_BITS((resp), 21, 1)</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_FILE_FORMAT_GRP" data-ref="_M/SD_CSD_FILE_FORMAT_GRP">SD_CSD_FILE_FORMAT_GRP</dfn>(resp)	MMC_RSP_BITS((resp), 15, 1)</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_COPY" data-ref="_M/SD_CSD_COPY">SD_CSD_COPY</dfn>(resp)		MMC_RSP_BITS((resp), 14, 1)</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_PERM_WRITE_PROTECT" data-ref="_M/SD_CSD_PERM_WRITE_PROTECT">SD_CSD_PERM_WRITE_PROTECT</dfn>(resp)	MMC_RSP_BITS((resp), 13, 1)</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_TMP_WRITE_PROTECT" data-ref="_M/SD_CSD_TMP_WRITE_PROTECT">SD_CSD_TMP_WRITE_PROTECT</dfn>(resp)	MMC_RSP_BITS((resp), 12, 1)</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/SD_CSD_FILE_FORMAT" data-ref="_M/SD_CSD_FILE_FORMAT">SD_CSD_FILE_FORMAT</dfn>(resp)	MMC_RSP_BITS((resp), 10, 2)</u></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><i>/* SD R2 response (CID) */</i></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/SD_CID_MID" data-ref="_M/SD_CID_MID">SD_CID_MID</dfn>(resp)		MMC_RSP_BITS((resp), 120, 8)</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/SD_CID_OID" data-ref="_M/SD_CID_OID">SD_CID_OID</dfn>(resp)		MMC_RSP_BITS((resp), 104, 16)</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/SD_CID_PNM_CPY" data-ref="_M/SD_CID_PNM_CPY">SD_CID_PNM_CPY</dfn>(resp, pnm)					\</u></td></tr>
<tr><th id="329">329</th><td><u>	do {								\</u></td></tr>
<tr><th id="330">330</th><td><u>		(pnm)[0] = MMC_RSP_BITS((resp), 96, 8);			\</u></td></tr>
<tr><th id="331">331</th><td><u>		(pnm)[1] = MMC_RSP_BITS((resp), 88, 8);			\</u></td></tr>
<tr><th id="332">332</th><td><u>		(pnm)[2] = MMC_RSP_BITS((resp), 80, 8);			\</u></td></tr>
<tr><th id="333">333</th><td><u>		(pnm)[3] = MMC_RSP_BITS((resp), 72, 8);			\</u></td></tr>
<tr><th id="334">334</th><td><u>		(pnm)[4] = MMC_RSP_BITS((resp), 64, 8);			\</u></td></tr>
<tr><th id="335">335</th><td><u>		(pnm)[5] = '\0';					\</u></td></tr>
<tr><th id="336">336</th><td><u>	} while (/*CONSTCOND*/0)</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/SD_CID_REV" data-ref="_M/SD_CID_REV">SD_CID_REV</dfn>(resp)		MMC_RSP_BITS((resp), 56, 8)</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/SD_CID_PSN" data-ref="_M/SD_CID_PSN">SD_CID_PSN</dfn>(resp)		MMC_RSP_BITS((resp), 24, 32)</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/SD_CID_MDT" data-ref="_M/SD_CID_MDT">SD_CID_MDT</dfn>(resp)		MMC_RSP_BITS((resp), 8, 12)</u></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><i>/* SCR (SD Configuration Register) */</i></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/SCR_STRUCTURE" data-ref="_M/SCR_STRUCTURE">SCR_STRUCTURE</dfn>(scr)		MMC_RSP_BITS((scr), 60, 4)</u></td></tr>
<tr><th id="343">343</th><td><u>#define  <dfn class="macro" id="_M/SCR_STRUCTURE_VER_1_0" data-ref="_M/SCR_STRUCTURE_VER_1_0">SCR_STRUCTURE_VER_1_0</dfn>		0 /* Version 1.0 */</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/SCR_SD_SPEC" data-ref="_M/SCR_SD_SPEC">SCR_SD_SPEC</dfn>(scr)		MMC_RSP_BITS((scr), 56, 4)</u></td></tr>
<tr><th id="345">345</th><td><u>#define  <dfn class="macro" id="_M/SCR_SD_SPEC_VER_1_0" data-ref="_M/SCR_SD_SPEC_VER_1_0">SCR_SD_SPEC_VER_1_0</dfn>		0 /* Version 1.0 and 1.01 */</u></td></tr>
<tr><th id="346">346</th><td><u>#define  <dfn class="macro" id="_M/SCR_SD_SPEC_VER_1_10" data-ref="_M/SCR_SD_SPEC_VER_1_10">SCR_SD_SPEC_VER_1_10</dfn>		1 /* Version 1.10 */</u></td></tr>
<tr><th id="347">347</th><td><u>#define  <dfn class="macro" id="_M/SCR_SD_SPEC_VER_2" data-ref="_M/SCR_SD_SPEC_VER_2">SCR_SD_SPEC_VER_2</dfn>		2 /* Version 2.00 or Version 3.0X */</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/SCR_DATA_STAT_AFTER_ERASE" data-ref="_M/SCR_DATA_STAT_AFTER_ERASE">SCR_DATA_STAT_AFTER_ERASE</dfn>(scr)	MMC_RSP_BITS((scr), 55, 1)</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/SCR_SD_SECURITY" data-ref="_M/SCR_SD_SECURITY">SCR_SD_SECURITY</dfn>(scr)		MMC_RSP_BITS((scr), 52, 3)</u></td></tr>
<tr><th id="350">350</th><td><u>#define  <dfn class="macro" id="_M/SCR_SD_SECURITY_NONE" data-ref="_M/SCR_SD_SECURITY_NONE">SCR_SD_SECURITY_NONE</dfn>		0 /* no security */</u></td></tr>
<tr><th id="351">351</th><td><u>#define  <dfn class="macro" id="_M/SCR_SD_SECURITY_1_0" data-ref="_M/SCR_SD_SECURITY_1_0">SCR_SD_SECURITY_1_0</dfn>		1 /* security protocol 1.0 */</u></td></tr>
<tr><th id="352">352</th><td><u>#define  <dfn class="macro" id="_M/SCR_SD_SECURITY_1_0_2" data-ref="_M/SCR_SD_SECURITY_1_0_2">SCR_SD_SECURITY_1_0_2</dfn>		2 /* security protocol 1.0 */</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/SCR_SD_BUS_WIDTHS" data-ref="_M/SCR_SD_BUS_WIDTHS">SCR_SD_BUS_WIDTHS</dfn>(scr)		MMC_RSP_BITS((scr), 48, 4)</u></td></tr>
<tr><th id="354">354</th><td><u>#define  <dfn class="macro" id="_M/SCR_SD_BUS_WIDTHS_1BIT" data-ref="_M/SCR_SD_BUS_WIDTHS_1BIT">SCR_SD_BUS_WIDTHS_1BIT</dfn>		(1 &lt;&lt; 0) /* 1bit (DAT0) */</u></td></tr>
<tr><th id="355">355</th><td><u>#define  <dfn class="macro" id="_M/SCR_SD_BUS_WIDTHS_4BIT" data-ref="_M/SCR_SD_BUS_WIDTHS_4BIT">SCR_SD_BUS_WIDTHS_4BIT</dfn>		(1 &lt;&lt; 2) /* 4bit (DAT0-3) */</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/SCR_SD_SPEC3" data-ref="_M/SCR_SD_SPEC3">SCR_SD_SPEC3</dfn>(scr)		MMC_RSP_BITS((scr), 47, 1)</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/SCR_EX_SECURITY" data-ref="_M/SCR_EX_SECURITY">SCR_EX_SECURITY</dfn>(scr)		MMC_RSP_BITS((scr), 43, 4)</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/SCR_RESERVED" data-ref="_M/SCR_RESERVED">SCR_RESERVED</dfn>(scr)		MMC_RSP_BITS((scr), 34, 9)</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/SCR_CMD_SUPPORT_CMD23" data-ref="_M/SCR_CMD_SUPPORT_CMD23">SCR_CMD_SUPPORT_CMD23</dfn>(scr)	MMC_RSP_BITS((scr), 33, 1)</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/SCR_CMD_SUPPORT_CMD20" data-ref="_M/SCR_CMD_SUPPORT_CMD20">SCR_CMD_SUPPORT_CMD20</dfn>(scr)	MMC_RSP_BITS((scr), 32, 1)</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/SCR_RESERVED2" data-ref="_M/SCR_RESERVED2">SCR_RESERVED2</dfn>(scr)		MMC_RSP_BITS((scr), 0, 32)</u></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><i>/* SSR (SD Status Register) */</i></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/SSR_DAT_BUS_WIDTH" data-ref="_M/SSR_DAT_BUS_WIDTH">SSR_DAT_BUS_WIDTH</dfn>(resp)		__bitfield((resp), 510, 2)</u></td></tr>
<tr><th id="365">365</th><td><u>#define  <dfn class="macro" id="_M/SSR_DAT_BUS_WIDTH_1" data-ref="_M/SSR_DAT_BUS_WIDTH_1">SSR_DAT_BUS_WIDTH_1</dfn>		0</u></td></tr>
<tr><th id="366">366</th><td><u>#define  <dfn class="macro" id="_M/SSR_DAT_BUS_WIDTH_4" data-ref="_M/SSR_DAT_BUS_WIDTH_4">SSR_DAT_BUS_WIDTH_4</dfn>		2</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/SSR_SECURED_MODE" data-ref="_M/SSR_SECURED_MODE">SSR_SECURED_MODE</dfn>(resp)		__bitfield((resp), 509, 1)</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/SSR_SD_CARD_TYPE" data-ref="_M/SSR_SD_CARD_TYPE">SSR_SD_CARD_TYPE</dfn>(resp)		__bitfield((resp), 480, 16)</u></td></tr>
<tr><th id="369">369</th><td><u>#define  <dfn class="macro" id="_M/SSR_SD_CARD_TYPE_RDWR" data-ref="_M/SSR_SD_CARD_TYPE_RDWR">SSR_SD_CARD_TYPE_RDWR</dfn>		0</u></td></tr>
<tr><th id="370">370</th><td><u>#define  <dfn class="macro" id="_M/SSR_SD_CARD_TYPE_ROM" data-ref="_M/SSR_SD_CARD_TYPE_ROM">SSR_SD_CARD_TYPE_ROM</dfn>		1</u></td></tr>
<tr><th id="371">371</th><td><u>#define  <dfn class="macro" id="_M/SSR_SD_CARD_TYPE_OTP" data-ref="_M/SSR_SD_CARD_TYPE_OTP">SSR_SD_CARD_TYPE_OTP</dfn>		2</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/SSR_SIZE_OF_PROTECTED_AREA" data-ref="_M/SSR_SIZE_OF_PROTECTED_AREA">SSR_SIZE_OF_PROTECTED_AREA</dfn>(resp) __bitfield((resp), 448, 32)</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/SSR_SPEED_CLASS" data-ref="_M/SSR_SPEED_CLASS">SSR_SPEED_CLASS</dfn>(resp)		__bitfield((resp), 440, 8)</u></td></tr>
<tr><th id="374">374</th><td><u>#define  <dfn class="macro" id="_M/SSR_SPEED_CLASS_0" data-ref="_M/SSR_SPEED_CLASS_0">SSR_SPEED_CLASS_0</dfn>		0</u></td></tr>
<tr><th id="375">375</th><td><u>#define  <dfn class="macro" id="_M/SSR_SPEED_CLASS_2" data-ref="_M/SSR_SPEED_CLASS_2">SSR_SPEED_CLASS_2</dfn>		1</u></td></tr>
<tr><th id="376">376</th><td><u>#define  <dfn class="macro" id="_M/SSR_SPEED_CLASS_4" data-ref="_M/SSR_SPEED_CLASS_4">SSR_SPEED_CLASS_4</dfn>		2</u></td></tr>
<tr><th id="377">377</th><td><u>#define  <dfn class="macro" id="_M/SSR_SPEED_CLASS_6" data-ref="_M/SSR_SPEED_CLASS_6">SSR_SPEED_CLASS_6</dfn>		3</u></td></tr>
<tr><th id="378">378</th><td><u>#define  <dfn class="macro" id="_M/SSR_SPEED_CLASS_10" data-ref="_M/SSR_SPEED_CLASS_10">SSR_SPEED_CLASS_10</dfn>		4</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/SSR_PERFORMANCE_MOVE" data-ref="_M/SSR_PERFORMANCE_MOVE">SSR_PERFORMANCE_MOVE</dfn>(resp)	__bitfield((resp), 432, 8)</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/SSR_AU_SIZE" data-ref="_M/SSR_AU_SIZE">SSR_AU_SIZE</dfn>(resp)		__bitfield((resp), 428, 4)</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/SSR_ERASE_SIZE" data-ref="_M/SSR_ERASE_SIZE">SSR_ERASE_SIZE</dfn>(resp)		__bitfield((resp), 408, 16)</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/SSR_ERASE_TIMEOUT" data-ref="_M/SSR_ERASE_TIMEOUT">SSR_ERASE_TIMEOUT</dfn>(resp)		__bitfield((resp), 402, 6)</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/SSR_ERASE_OFFSET" data-ref="_M/SSR_ERASE_OFFSET">SSR_ERASE_OFFSET</dfn>(resp)		__bitfield((resp), 400, 2)</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/SSR_UHS_SPEED_GRADE" data-ref="_M/SSR_UHS_SPEED_GRADE">SSR_UHS_SPEED_GRADE</dfn>(resp)	__bitfield((resp), 396, 4)</u></td></tr>
<tr><th id="385">385</th><td><u>#define  <dfn class="macro" id="_M/SSR_UHS_SPEED_GRADE_10MB" data-ref="_M/SSR_UHS_SPEED_GRADE_10MB">SSR_UHS_SPEED_GRADE_10MB</dfn>	1</u></td></tr>
<tr><th id="386">386</th><td><u>#define  <dfn class="macro" id="_M/SSR_UHS_SPEED_GRADE_30MB" data-ref="_M/SSR_UHS_SPEED_GRADE_30MB">SSR_UHS_SPEED_GRADE_30MB</dfn>	3</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/SSR_UHS_AU_SIZE" data-ref="_M/SSR_UHS_AU_SIZE">SSR_UHS_AU_SIZE</dfn>(resp)		__bitfield((resp), 392, 4)</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/SSR_VIDEO_SPEED_CLASS" data-ref="_M/SSR_VIDEO_SPEED_CLASS">SSR_VIDEO_SPEED_CLASS</dfn>(resp)	__bitfield((resp), 384, 8)</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/SSR_VSC_AU_SIZE" data-ref="_M/SSR_VSC_AU_SIZE">SSR_VSC_AU_SIZE</dfn>(resp)		__bitfield((resp), 368, 10)</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/SSR_SUS_ADDR" data-ref="_M/SSR_SUS_ADDR">SSR_SUS_ADDR</dfn>(resp)		__bitfield((resp), 346, 22)</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/SSR_APP_PERF_CLASS" data-ref="_M/SSR_APP_PERF_CLASS">SSR_APP_PERF_CLASS</dfn>(resp)	__bitfield((resp), 336, 4)</u></td></tr>
<tr><th id="392">392</th><td><u>#define  <dfn class="macro" id="_M/SSR_APP_PERF_CLASS_UNSUPPORTED" data-ref="_M/SSR_APP_PERF_CLASS_UNSUPPORTED">SSR_APP_PERF_CLASS_UNSUPPORTED</dfn>	0</u></td></tr>
<tr><th id="393">393</th><td><u>#define  <dfn class="macro" id="_M/SSR_APP_PERF_CLASS_A1" data-ref="_M/SSR_APP_PERF_CLASS_A1">SSR_APP_PERF_CLASS_A1</dfn>		1</u></td></tr>
<tr><th id="394">394</th><td><u>#define  <dfn class="macro" id="_M/SSR_APP_PERF_CLASS_A2" data-ref="_M/SSR_APP_PERF_CLASS_A2">SSR_APP_PERF_CLASS_A2</dfn>		2</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/SSR_PERFORMANCE_ENHANCE" data-ref="_M/SSR_PERFORMANCE_ENHANCE">SSR_PERFORMANCE_ENHANCE</dfn>(resp)	__bitfield((resp), 328, 8)</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/SSR_DISCARD_SUPPORT" data-ref="_M/SSR_DISCARD_SUPPORT">SSR_DISCARD_SUPPORT</dfn>(resp)	__bitfield((resp), 313, 1)</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/SSR_FULE_SUPPORT" data-ref="_M/SSR_FULE_SUPPORT">SSR_FULE_SUPPORT</dfn>(resp)		__bitfield((resp), 312, 1)</u></td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><i>/* Status of Switch Function */</i></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/SFUNC_STATUS_GROUP" data-ref="_M/SFUNC_STATUS_GROUP">SFUNC_STATUS_GROUP</dfn>(status, group) \</u></td></tr>
<tr><th id="401">401</th><td><u>	(__bitfield((uint32_t *)(status), 400 + (group - 1) * 16, 16))</u></td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/SD_ACCESS_MODE_SDR12" data-ref="_M/SD_ACCESS_MODE_SDR12">SD_ACCESS_MODE_SDR12</dfn>	0</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/SD_ACCESS_MODE_SDR25" data-ref="_M/SD_ACCESS_MODE_SDR25">SD_ACCESS_MODE_SDR25</dfn>	1</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/SD_ACCESS_MODE_SDR50" data-ref="_M/SD_ACCESS_MODE_SDR50">SD_ACCESS_MODE_SDR50</dfn>	2</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/SD_ACCESS_MODE_SDR104" data-ref="_M/SD_ACCESS_MODE_SDR104">SD_ACCESS_MODE_SDR104</dfn>	3</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/SD_ACCESS_MODE_DDR50" data-ref="_M/SD_ACCESS_MODE_DDR50">SD_ACCESS_MODE_DDR50</dfn>	4</u></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><i>/* This assumes the response fields are in host byte order in 32-bit units.  */</i></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/MMC_RSP_BITS" data-ref="_M/MMC_RSP_BITS">MMC_RSP_BITS</dfn>(resp, start, len)	__bitfield((resp), (start)-8, (len))</u></td></tr>
<tr><th id="411">411</th><td><em>static</em> <b>__inline</b> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a></td></tr>
<tr><th id="412">412</th><td><dfn class="decl def fn" id="__bitfield" title='__bitfield' data-ref="__bitfield" data-ref-filename="__bitfield">__bitfield</dfn>(<em>const</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="local col1 decl" id="1src" title='src' data-type='const uint32_t *' data-ref="1src" data-ref-filename="1src">src</dfn>, <a class="typedef" href="../../sys/types.h.html#size_t" title='size_t' data-type='unsigned long' data-ref="size_t" data-ref-filename="size_t">size_t</a> <dfn class="local col2 decl" id="2start" title='start' data-type='size_t' data-ref="2start" data-ref-filename="2start">start</dfn>, <a class="typedef" href="../../sys/types.h.html#size_t" title='size_t' data-type='unsigned long' data-ref="size_t" data-ref-filename="size_t">size_t</a> <dfn class="local col3 decl" id="3len" title='len' data-type='size_t' data-ref="3len" data-ref-filename="3len">len</dfn>)</td></tr>
<tr><th id="413">413</th><td>{</td></tr>
<tr><th id="414">414</th><td>	<b>if</b> (<a class="local col2 ref" href="#2start" title='start' data-ref="2start" data-ref-filename="2start">start</a> + <a class="local col3 ref" href="#3len" title='len' data-ref="3len" data-ref-filename="3len">len</a> &gt; <var>512</var> || <a class="local col3 ref" href="#3len" title='len' data-ref="3len" data-ref-filename="3len">len</a> == <var>0</var> || <a class="local col3 ref" href="#3len" title='len' data-ref="3len" data-ref-filename="3len">len</a> &gt; <var>32</var>)</td></tr>
<tr><th id="415">415</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>	<a class="local col1 ref" href="#1src" title='src' data-ref="1src" data-ref-filename="1src">src</a> += <a class="local col2 ref" href="#2start" title='start' data-ref="2start" data-ref-filename="2start">start</a> / <var>32</var>;</td></tr>
<tr><th id="418">418</th><td>	<a class="local col2 ref" href="#2start" title='start' data-ref="2start" data-ref-filename="2start">start</a> %= <var>32</var>;</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="4dst" title='dst' data-type='uint32_t' data-ref="4dst" data-ref-filename="4dst">dst</dfn> = <a class="local col1 ref" href="#1src" title='src' data-ref="1src" data-ref-filename="1src">src</a>[<var>0</var>] &gt;&gt; <a class="local col2 ref" href="#2start" title='start' data-ref="2start" data-ref-filename="2start">start</a>;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>	<b>if</b> (<a class="macro" href="../../sys/cdefs.h.html#488" title="__builtin_expect(((start + len - 1) / 32 != start / 32) != 0, 0)" data-ref="_M/__predict_false">__predict_false</a>((<a class="local col2 ref" href="#2start" title='start' data-ref="2start" data-ref-filename="2start">start</a> + <a class="local col3 ref" href="#3len" title='len' data-ref="3len" data-ref-filename="3len">len</a> - <var>1</var>) / <var>32</var> != <a class="local col2 ref" href="#2start" title='start' data-ref="2start" data-ref-filename="2start">start</a> / <var>32</var>)) {</td></tr>
<tr><th id="423">423</th><td>		<a class="local col4 ref" href="#4dst" title='dst' data-ref="4dst" data-ref-filename="4dst">dst</a> |= <a class="local col1 ref" href="#1src" title='src' data-ref="1src" data-ref-filename="1src">src</a>[<var>1</var>] &lt;&lt; (<var>32</var> - <a class="local col2 ref" href="#2start" title='start' data-ref="2start" data-ref-filename="2start">start</a>);</td></tr>
<tr><th id="424">424</th><td>	}</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>	<b>return</b> <a class="local col4 ref" href="#4dst" title='dst' data-ref="4dst" data-ref-filename="4dst">dst</a> &amp; (<a class="macro" href="../../sys/cdefs.h.html#584" title="(((uintmax_t)(len) &gt;= 8 * sizeof(uintmax_t)) ? 0 : ((uintmax_t)1 &lt;&lt; (uintmax_t)((len) &amp; (8 * sizeof(uintmax_t) - 1))))" data-ref="_M/__BIT">__BIT</a>(<a class="local col3 ref" href="#3len" title='len' data-ref="3len" data-ref-filename="3len">len</a>) - <var>1</var>);</td></tr>
<tr><th id="427">427</th><td>}</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><u>#<span data-ppcond="20">endif</span>	/* _SDMMCREG_H_ */</u></td></tr>
<tr><th id="430">430</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../acpi/sdhc_acpi.c.html'>netbsd/sys/dev/acpi/sdhc_acpi.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
