

================================================================
== Vitis HLS Report for 'fir_wrap'
================================================================
* Date:           Wed Jul 12 23:21:54 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fir_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%coef_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coef" [../res/Lab1_FIR/src/fir.cpp:31]   --->   Operation 27 'read' 'coef_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%len_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %len" [../res/Lab1_FIR/src/fir.cpp:31]   --->   Operation 28 'read' 'len_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x" [../res/Lab1_FIR/src/fir.cpp:31]   --->   Operation 29 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y" [../res/Lab1_FIR/src/fir.cpp:31]   --->   Operation 30 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %len_read" [../res/Lab1_FIR/src/fir.cpp:31]   --->   Operation 31 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coef_read, i32 2, i32 63" [../res/Lab1_FIR/src/fir.cpp:41]   --->   Operation 32 'partselect' 'trunc_ln41_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_read, i32 2, i32 63" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 33 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %y_read, i32 2, i32 63" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 34 'partselect' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i62 %trunc_ln41_1" [../res/Lab1_FIR/src/fir.cpp:41]   --->   Operation 35 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln41" [../res/Lab1_FIR/src/fir.cpp:41]   --->   Operation 36 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [../res/Lab1_FIR/src/fir.cpp:41]   --->   Operation 37 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 38 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [../res/Lab1_FIR/src/fir.cpp:41]   --->   Operation 38 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 39 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [../res/Lab1_FIR/src/fir.cpp:41]   --->   Operation 39 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 40 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [../res/Lab1_FIR/src/fir.cpp:41]   --->   Operation 40 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 41 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [../res/Lab1_FIR/src/fir.cpp:41]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 42 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [../res/Lab1_FIR/src/fir.cpp:41]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 43 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [../res/Lab1_FIR/src/fir.cpp:41]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 44 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [../res/Lab1_FIR/src/fir.cpp:41]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln41 = call void @fir_wrap_Pipeline_VITIS_LOOP_41_1, i32 %gmem, i62 %trunc_ln41_1, i32 %c_0, i32 %c_1, i32 %c_2, i32 %c_3, i32 %c_4, i32 %c_5, i32 %c_6, i32 %c_7, i32 %c_8, i32 %c_9, i32 %c_10, i32 %c_11, i32 %c_12, i32 %c_13, i32 %c_14, i32 %c_15, i32 %c_16, i32 %c_17, i32 %c_18, i32 %c_19, i32 %c_20, i32 %c_21, i32 %c_22, i32 %c_23, i32 %c_24, i32 %c_25, i32 %c_26, i32 %c_27, i32 %c_28, i32 %c_29, i32 %c_30, i32 %c_31, i32 %c_32, i32 %c_33, i32 %c_34, i32 %c_35, i32 %c_36, i32 %c_37, i32 %c_38, i32 %c_39, i32 %c_40, i32 %c_41, i32 %c_42, i32 %c_43, i32 %c_44, i32 %c_45, i32 %c_46, i32 %c_47, i32 %c_48, i32 %c_49, i32 %c_50, i32 %c_51, i32 %c_52, i32 %c_53, i32 %c_54, i32 %c_55, i32 %c_56, i32 %c_57, i32 %c_58, i32 %c_59, i32 %c_60, i32 %c_61, i32 %c_62, i32 %c_63, i32 %c_64, i32 %c_65, i32 %c_66, i32 %c_67, i32 %c_68, i32 %c_69, i32 %c_70, i32 %c_71, i32 %c_72, i32 %c_73, i32 %c_74, i32 %c_75, i32 %c_76, i32 %c_77, i32 %c_78, i32 %c_79, i32 %c_80, i32 %c_81, i32 %c_82, i32 %c_83, i32 %c_84, i32 %c_85, i32 %c_86, i32 %c_87, i32 %c_88, i32 %c_89, i32 %c_90, i32 %c_91, i32 %c_92, i32 %c_93, i32 %c_94, i32 %c_95, i32 %c_96, i32 %c_97, i32 %c_98" [../res/Lab1_FIR/src/fir.cpp:41]   --->   Operation 45 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.28>
ST_11 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln41 = call void @fir_wrap_Pipeline_VITIS_LOOP_41_1, i32 %gmem, i62 %trunc_ln41_1, i32 %c_0, i32 %c_1, i32 %c_2, i32 %c_3, i32 %c_4, i32 %c_5, i32 %c_6, i32 %c_7, i32 %c_8, i32 %c_9, i32 %c_10, i32 %c_11, i32 %c_12, i32 %c_13, i32 %c_14, i32 %c_15, i32 %c_16, i32 %c_17, i32 %c_18, i32 %c_19, i32 %c_20, i32 %c_21, i32 %c_22, i32 %c_23, i32 %c_24, i32 %c_25, i32 %c_26, i32 %c_27, i32 %c_28, i32 %c_29, i32 %c_30, i32 %c_31, i32 %c_32, i32 %c_33, i32 %c_34, i32 %c_35, i32 %c_36, i32 %c_37, i32 %c_38, i32 %c_39, i32 %c_40, i32 %c_41, i32 %c_42, i32 %c_43, i32 %c_44, i32 %c_45, i32 %c_46, i32 %c_47, i32 %c_48, i32 %c_49, i32 %c_50, i32 %c_51, i32 %c_52, i32 %c_53, i32 %c_54, i32 %c_55, i32 %c_56, i32 %c_57, i32 %c_58, i32 %c_59, i32 %c_60, i32 %c_61, i32 %c_62, i32 %c_63, i32 %c_64, i32 %c_65, i32 %c_66, i32 %c_67, i32 %c_68, i32 %c_69, i32 %c_70, i32 %c_71, i32 %c_72, i32 %c_73, i32 %c_74, i32 %c_75, i32 %c_76, i32 %c_77, i32 %c_78, i32 %c_79, i32 %c_80, i32 %c_81, i32 %c_82, i32 %c_83, i32 %c_84, i32 %c_85, i32 %c_86, i32 %c_87, i32 %c_88, i32 %c_89, i32 %c_90, i32 %c_91, i32 %c_92, i32 %c_93, i32 %c_94, i32 %c_95, i32 %c_96, i32 %c_97, i32 %c_98" [../res/Lab1_FIR/src/fir.cpp:41]   --->   Operation 46 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 47 [1/1] (2.55ns)   --->   "%icmp_ln47 = icmp_sgt  i32 %len_read, i32 0" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 47 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 48 [1/1] (0.73ns)   --->   "%empty_63 = select i1 %icmp_ln47, i31 %trunc_ln31, i31 0" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 48 'select' 'empty_63' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i62 %trunc_ln1" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 49 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln47" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 50 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i31 %empty_63" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 51 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [8/8] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln47" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 52 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 53 [7/8] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln47" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 53 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 54 [6/8] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln47" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 54 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 55 [5/8] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln47" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 55 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 56 [4/8] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln47" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 56 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 57 [3/8] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln47" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 57 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 58 [2/8] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln47" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 58 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 59 [1/8] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln47" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 59 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i62 %trunc_ln47_1" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 60 'sext' 'sext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 61 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln47_1" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 61 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 62 [1/1] (7.30ns)   --->   "%empty_65 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln47" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 62 'writereq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 4.14>
ST_20 : Operation 63 [2/2] (4.14ns)   --->   "%call_ln47 = call void @fir_wrap_Pipeline_VITIS_LOOP_47_2, i32 %gmem, i62 %trunc_ln47_1, i62 %trunc_ln1, i32 %len_read, i32 %c_0, i32 %p_ZZ3firPiiE9shift_reg_97, i32 %c_98, i32 %c_97, i32 %c_96, i32 %c_95, i32 %c_94, i32 %c_93, i32 %c_92, i32 %c_91, i32 %c_90, i32 %c_89, i32 %c_88, i32 %c_87, i32 %c_86, i32 %c_85, i32 %c_84, i32 %c_83, i32 %c_82, i32 %c_81, i32 %c_80, i32 %c_79, i32 %c_78, i32 %c_77, i32 %c_76, i32 %c_75, i32 %c_74, i32 %c_73, i32 %c_72, i32 %c_71, i32 %c_70, i32 %c_69, i32 %c_68, i32 %c_67, i32 %c_66, i32 %c_65, i32 %c_64, i32 %c_63, i32 %c_62, i32 %c_61, i32 %c_60, i32 %c_59, i32 %c_58, i32 %c_57, i32 %c_56, i32 %c_55, i32 %c_54, i32 %c_53, i32 %c_52, i32 %c_51, i32 %c_50, i32 %c_49, i32 %c_48, i32 %c_47, i32 %c_46, i32 %c_45, i32 %c_44, i32 %c_43, i32 %c_42, i32 %c_41, i32 %c_40, i32 %c_39, i32 %c_38, i32 %c_37, i32 %c_36, i32 %c_35, i32 %c_34, i32 %c_33, i32 %c_32, i32 %c_31, i32 %c_30, i32 %c_29, i32 %c_28, i32 %c_27, i32 %c_26, i32 %c_25, i32 %c_24, i32 %c_23, i32 %c_22, i32 %c_21, i32 %c_20, i32 %c_19, i32 %c_18, i32 %c_17, i32 %c_16, i32 %c_15, i32 %c_14, i32 %c_13, i32 %c_12, i32 %c_11, i32 %c_10, i32 %c_9, i32 %c_8, i32 %c_7, i32 %c_6, i32 %c_5, i32 %c_4, i32 %c_3, i32 %c_2, i32 %c_1, i32 %p_ZZ3firPiiE9shift_reg_96, i32 %p_ZZ3firPiiE9shift_reg_95, i32 %p_ZZ3firPiiE9shift_reg_94, i32 %p_ZZ3firPiiE9shift_reg_93, i32 %p_ZZ3firPiiE9shift_reg_92, i32 %p_ZZ3firPiiE9shift_reg_91, i32 %p_ZZ3firPiiE9shift_reg_90, i32 %p_ZZ3firPiiE9shift_reg_89, i32 %p_ZZ3firPiiE9shift_reg_88, i32 %p_ZZ3firPiiE9shift_reg_87, i32 %p_ZZ3firPiiE9shift_reg_86, i32 %p_ZZ3firPiiE9shift_reg_85, i32 %p_ZZ3firPiiE9shift_reg_84, i32 %p_ZZ3firPiiE9shift_reg_83, i32 %p_ZZ3firPiiE9shift_reg_82, i32 %p_ZZ3firPiiE9shift_reg_81, i32 %p_ZZ3firPiiE9shift_reg_80, i32 %p_ZZ3firPiiE9shift_reg_79, i32 %p_ZZ3firPiiE9shift_reg_78, i32 %p_ZZ3firPiiE9shift_reg_77, i32 %p_ZZ3firPiiE9shift_reg_76, i32 %p_ZZ3firPiiE9shift_reg_75, i32 %p_ZZ3firPiiE9shift_reg_74, i32 %p_ZZ3firPiiE9shift_reg_73, i32 %p_ZZ3firPiiE9shift_reg_72, i32 %p_ZZ3firPiiE9shift_reg_71, i32 %p_ZZ3firPiiE9shift_reg_70, i32 %p_ZZ3firPiiE9shift_reg_69, i32 %p_ZZ3firPiiE9shift_reg_68, i32 %p_ZZ3firPiiE9shift_reg_67, i32 %p_ZZ3firPiiE9shift_reg_66, i32 %p_ZZ3firPiiE9shift_reg_65, i32 %p_ZZ3firPiiE9shift_reg_64, i32 %p_ZZ3firPiiE9shift_reg_63, i32 %p_ZZ3firPiiE9shift_reg_62, i32 %p_ZZ3firPiiE9shift_reg_61, i32 %p_ZZ3firPiiE9shift_reg_60, i32 %p_ZZ3firPiiE9shift_reg_59, i32 %p_ZZ3firPiiE9shift_reg_58, i32 %p_ZZ3firPiiE9shift_reg_57, i32 %p_ZZ3firPiiE9shift_reg_56, i32 %p_ZZ3firPiiE9shift_reg_55, i32 %p_ZZ3firPiiE9shift_reg_54, i32 %p_ZZ3firPiiE9shift_reg_53, i32 %p_ZZ3firPiiE9shift_reg_52, i32 %p_ZZ3firPiiE9shift_reg_51, i32 %p_ZZ3firPiiE9shift_reg_50, i32 %p_ZZ3firPiiE9shift_reg_49, i32 %p_ZZ3firPiiE9shift_reg_48, i32 %p_ZZ3firPiiE9shift_reg_47, i32 %p_ZZ3firPiiE9shift_reg_46, i32 %p_ZZ3firPiiE9shift_reg_45, i32 %p_ZZ3firPiiE9shift_reg_44, i32 %p_ZZ3firPiiE9shift_reg_43, i32 %p_ZZ3firPiiE9shift_reg_42, i32 %p_ZZ3firPiiE9shift_reg_41, i32 %p_ZZ3firPiiE9shift_reg_40, i32 %p_ZZ3firPiiE9shift_reg_39, i32 %p_ZZ3firPiiE9shift_reg_38, i32 %p_ZZ3firPiiE9shift_reg_37, i32 %p_ZZ3firPiiE9shift_reg_36, i32 %p_ZZ3firPiiE9shift_reg_35, i32 %p_ZZ3firPiiE9shift_reg_34, i32 %p_ZZ3firPiiE9shift_reg_33, i32 %p_ZZ3firPiiE9shift_reg_32, i32 %p_ZZ3firPiiE9shift_reg_31, i32 %p_ZZ3firPiiE9shift_reg_30, i32 %p_ZZ3firPiiE9shift_reg_29, i32 %p_ZZ3firPiiE9shift_reg_28, i32 %p_ZZ3firPiiE9shift_reg_27, i32 %p_ZZ3firPiiE9shift_reg_26, i32 %p_ZZ3firPiiE9shift_reg_25, i32 %p_ZZ3firPiiE9shift_reg_24, i32 %p_ZZ3firPiiE9shift_reg_23, i32 %p_ZZ3firPiiE9shift_reg_22, i32 %p_ZZ3firPiiE9shift_reg_21, i32 %p_ZZ3firPiiE9shift_reg_20, i32 %p_ZZ3firPiiE9shift_reg_19, i32 %p_ZZ3firPiiE9shift_reg_18, i32 %p_ZZ3firPiiE9shift_reg_17, i32 %p_ZZ3firPiiE9shift_reg_16, i32 %p_ZZ3firPiiE9shift_reg_15, i32 %p_ZZ3firPiiE9shift_reg_14, i32 %p_ZZ3firPiiE9shift_reg_13, i32 %p_ZZ3firPiiE9shift_reg_12, i32 %p_ZZ3firPiiE9shift_reg_11, i32 %p_ZZ3firPiiE9shift_reg_10, i32 %fir_int_int_shift_reg_9, i32 %fir_int_int_shift_reg_8, i32 %fir_int_int_shift_reg_7, i32 %fir_int_int_shift_reg_6, i32 %fir_int_int_shift_reg_5, i32 %fir_int_int_shift_reg_4, i32 %fir_int_int_shift_reg_3, i32 %fir_int_int_shift_reg_2, i32 %fir_int_int_shift_reg_1, i32 %fir_int_int_shift_reg" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 63 'call' 'call_ln47' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln47 = call void @fir_wrap_Pipeline_VITIS_LOOP_47_2, i32 %gmem, i62 %trunc_ln47_1, i62 %trunc_ln1, i32 %len_read, i32 %c_0, i32 %p_ZZ3firPiiE9shift_reg_97, i32 %c_98, i32 %c_97, i32 %c_96, i32 %c_95, i32 %c_94, i32 %c_93, i32 %c_92, i32 %c_91, i32 %c_90, i32 %c_89, i32 %c_88, i32 %c_87, i32 %c_86, i32 %c_85, i32 %c_84, i32 %c_83, i32 %c_82, i32 %c_81, i32 %c_80, i32 %c_79, i32 %c_78, i32 %c_77, i32 %c_76, i32 %c_75, i32 %c_74, i32 %c_73, i32 %c_72, i32 %c_71, i32 %c_70, i32 %c_69, i32 %c_68, i32 %c_67, i32 %c_66, i32 %c_65, i32 %c_64, i32 %c_63, i32 %c_62, i32 %c_61, i32 %c_60, i32 %c_59, i32 %c_58, i32 %c_57, i32 %c_56, i32 %c_55, i32 %c_54, i32 %c_53, i32 %c_52, i32 %c_51, i32 %c_50, i32 %c_49, i32 %c_48, i32 %c_47, i32 %c_46, i32 %c_45, i32 %c_44, i32 %c_43, i32 %c_42, i32 %c_41, i32 %c_40, i32 %c_39, i32 %c_38, i32 %c_37, i32 %c_36, i32 %c_35, i32 %c_34, i32 %c_33, i32 %c_32, i32 %c_31, i32 %c_30, i32 %c_29, i32 %c_28, i32 %c_27, i32 %c_26, i32 %c_25, i32 %c_24, i32 %c_23, i32 %c_22, i32 %c_21, i32 %c_20, i32 %c_19, i32 %c_18, i32 %c_17, i32 %c_16, i32 %c_15, i32 %c_14, i32 %c_13, i32 %c_12, i32 %c_11, i32 %c_10, i32 %c_9, i32 %c_8, i32 %c_7, i32 %c_6, i32 %c_5, i32 %c_4, i32 %c_3, i32 %c_2, i32 %c_1, i32 %p_ZZ3firPiiE9shift_reg_96, i32 %p_ZZ3firPiiE9shift_reg_95, i32 %p_ZZ3firPiiE9shift_reg_94, i32 %p_ZZ3firPiiE9shift_reg_93, i32 %p_ZZ3firPiiE9shift_reg_92, i32 %p_ZZ3firPiiE9shift_reg_91, i32 %p_ZZ3firPiiE9shift_reg_90, i32 %p_ZZ3firPiiE9shift_reg_89, i32 %p_ZZ3firPiiE9shift_reg_88, i32 %p_ZZ3firPiiE9shift_reg_87, i32 %p_ZZ3firPiiE9shift_reg_86, i32 %p_ZZ3firPiiE9shift_reg_85, i32 %p_ZZ3firPiiE9shift_reg_84, i32 %p_ZZ3firPiiE9shift_reg_83, i32 %p_ZZ3firPiiE9shift_reg_82, i32 %p_ZZ3firPiiE9shift_reg_81, i32 %p_ZZ3firPiiE9shift_reg_80, i32 %p_ZZ3firPiiE9shift_reg_79, i32 %p_ZZ3firPiiE9shift_reg_78, i32 %p_ZZ3firPiiE9shift_reg_77, i32 %p_ZZ3firPiiE9shift_reg_76, i32 %p_ZZ3firPiiE9shift_reg_75, i32 %p_ZZ3firPiiE9shift_reg_74, i32 %p_ZZ3firPiiE9shift_reg_73, i32 %p_ZZ3firPiiE9shift_reg_72, i32 %p_ZZ3firPiiE9shift_reg_71, i32 %p_ZZ3firPiiE9shift_reg_70, i32 %p_ZZ3firPiiE9shift_reg_69, i32 %p_ZZ3firPiiE9shift_reg_68, i32 %p_ZZ3firPiiE9shift_reg_67, i32 %p_ZZ3firPiiE9shift_reg_66, i32 %p_ZZ3firPiiE9shift_reg_65, i32 %p_ZZ3firPiiE9shift_reg_64, i32 %p_ZZ3firPiiE9shift_reg_63, i32 %p_ZZ3firPiiE9shift_reg_62, i32 %p_ZZ3firPiiE9shift_reg_61, i32 %p_ZZ3firPiiE9shift_reg_60, i32 %p_ZZ3firPiiE9shift_reg_59, i32 %p_ZZ3firPiiE9shift_reg_58, i32 %p_ZZ3firPiiE9shift_reg_57, i32 %p_ZZ3firPiiE9shift_reg_56, i32 %p_ZZ3firPiiE9shift_reg_55, i32 %p_ZZ3firPiiE9shift_reg_54, i32 %p_ZZ3firPiiE9shift_reg_53, i32 %p_ZZ3firPiiE9shift_reg_52, i32 %p_ZZ3firPiiE9shift_reg_51, i32 %p_ZZ3firPiiE9shift_reg_50, i32 %p_ZZ3firPiiE9shift_reg_49, i32 %p_ZZ3firPiiE9shift_reg_48, i32 %p_ZZ3firPiiE9shift_reg_47, i32 %p_ZZ3firPiiE9shift_reg_46, i32 %p_ZZ3firPiiE9shift_reg_45, i32 %p_ZZ3firPiiE9shift_reg_44, i32 %p_ZZ3firPiiE9shift_reg_43, i32 %p_ZZ3firPiiE9shift_reg_42, i32 %p_ZZ3firPiiE9shift_reg_41, i32 %p_ZZ3firPiiE9shift_reg_40, i32 %p_ZZ3firPiiE9shift_reg_39, i32 %p_ZZ3firPiiE9shift_reg_38, i32 %p_ZZ3firPiiE9shift_reg_37, i32 %p_ZZ3firPiiE9shift_reg_36, i32 %p_ZZ3firPiiE9shift_reg_35, i32 %p_ZZ3firPiiE9shift_reg_34, i32 %p_ZZ3firPiiE9shift_reg_33, i32 %p_ZZ3firPiiE9shift_reg_32, i32 %p_ZZ3firPiiE9shift_reg_31, i32 %p_ZZ3firPiiE9shift_reg_30, i32 %p_ZZ3firPiiE9shift_reg_29, i32 %p_ZZ3firPiiE9shift_reg_28, i32 %p_ZZ3firPiiE9shift_reg_27, i32 %p_ZZ3firPiiE9shift_reg_26, i32 %p_ZZ3firPiiE9shift_reg_25, i32 %p_ZZ3firPiiE9shift_reg_24, i32 %p_ZZ3firPiiE9shift_reg_23, i32 %p_ZZ3firPiiE9shift_reg_22, i32 %p_ZZ3firPiiE9shift_reg_21, i32 %p_ZZ3firPiiE9shift_reg_20, i32 %p_ZZ3firPiiE9shift_reg_19, i32 %p_ZZ3firPiiE9shift_reg_18, i32 %p_ZZ3firPiiE9shift_reg_17, i32 %p_ZZ3firPiiE9shift_reg_16, i32 %p_ZZ3firPiiE9shift_reg_15, i32 %p_ZZ3firPiiE9shift_reg_14, i32 %p_ZZ3firPiiE9shift_reg_13, i32 %p_ZZ3firPiiE9shift_reg_12, i32 %p_ZZ3firPiiE9shift_reg_11, i32 %p_ZZ3firPiiE9shift_reg_10, i32 %fir_int_int_shift_reg_9, i32 %fir_int_int_shift_reg_8, i32 %fir_int_int_shift_reg_7, i32 %fir_int_int_shift_reg_6, i32 %fir_int_int_shift_reg_5, i32 %fir_int_int_shift_reg_4, i32 %fir_int_int_shift_reg_3, i32 %fir_int_int_shift_reg_2, i32 %fir_int_int_shift_reg_1, i32 %fir_int_int_shift_reg" [../res/Lab1_FIR/src/fir.cpp:47]   --->   Operation 64 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 65 [5/5] (7.30ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../res/Lab1_FIR/src/fir.cpp:55]   --->   Operation 65 'writeresp' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 66 [4/5] (7.30ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../res/Lab1_FIR/src/fir.cpp:55]   --->   Operation 66 'writeresp' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 67 [3/5] (7.30ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../res/Lab1_FIR/src/fir.cpp:55]   --->   Operation 67 'writeresp' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 68 [2/5] (7.30ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../res/Lab1_FIR/src/fir.cpp:55]   --->   Operation 68 'writeresp' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 69 [1/1] (0.00ns)   --->   "%spectopmodule_ln31 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [../res/Lab1_FIR/src/fir.cpp:31]   --->   Operation 69 'spectopmodule' 'spectopmodule_ln31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 100, void @empty_7, void @empty_0, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_4, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_5, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_5, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_5, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_5, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %len"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %len, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_11, void @empty_4, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %len, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coef, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_13, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_5, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coef, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_5, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_11, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 82 [1/5] (7.30ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../res/Lab1_FIR/src/fir.cpp:55]   --->   Operation 82 'writeresp' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [../res/Lab1_FIR/src/fir.cpp:55]   --->   Operation 83 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('coef_read', ../res/Lab1_FIR/src/fir.cpp:31) on port 'coef' (../res/Lab1_FIR/src/fir.cpp:31) [203]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', ../res/Lab1_FIR/src/fir.cpp:41) [223]  (0.000 ns)
	bus request operation ('empty', ../res/Lab1_FIR/src/fir.cpp:41) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:41) [224]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../res/Lab1_FIR/src/fir.cpp:41) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:41) [224]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../res/Lab1_FIR/src/fir.cpp:41) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:41) [224]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../res/Lab1_FIR/src/fir.cpp:41) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:41) [224]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../res/Lab1_FIR/src/fir.cpp:41) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:41) [224]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../res/Lab1_FIR/src/fir.cpp:41) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:41) [224]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../res/Lab1_FIR/src/fir.cpp:41) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:41) [224]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../res/Lab1_FIR/src/fir.cpp:41) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:41) [224]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 3.285ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln47', ../res/Lab1_FIR/src/fir.cpp:47) [226]  (2.552 ns)
	'select' operation ('empty_63', ../res/Lab1_FIR/src/fir.cpp:47) [230]  (0.733 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', ../res/Lab1_FIR/src/fir.cpp:47) [229]  (0.000 ns)
	bus request operation ('empty_64', ../res/Lab1_FIR/src/fir.cpp:47) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:47) [232]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_64', ../res/Lab1_FIR/src/fir.cpp:47) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:47) [232]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_64', ../res/Lab1_FIR/src/fir.cpp:47) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:47) [232]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_64', ../res/Lab1_FIR/src/fir.cpp:47) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:47) [232]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_64', ../res/Lab1_FIR/src/fir.cpp:47) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:47) [232]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_64', ../res/Lab1_FIR/src/fir.cpp:47) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:47) [232]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_64', ../res/Lab1_FIR/src/fir.cpp:47) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:47) [232]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_64', ../res/Lab1_FIR/src/fir.cpp:47) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:47) [232]  (7.300 ns)

 <State 20>: 4.140ns
The critical path consists of the following:
	'call' operation ('call_ln47', ../res/Lab1_FIR/src/fir.cpp:47) to 'fir_wrap_Pipeline_VITIS_LOOP_47_2' [237]  (4.140 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_66', ../res/Lab1_FIR/src/fir.cpp:55) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:55) [238]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_66', ../res/Lab1_FIR/src/fir.cpp:55) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:55) [238]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_66', ../res/Lab1_FIR/src/fir.cpp:55) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:55) [238]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_66', ../res/Lab1_FIR/src/fir.cpp:55) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:55) [238]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_66', ../res/Lab1_FIR/src/fir.cpp:55) on port 'gmem' (../res/Lab1_FIR/src/fir.cpp:55) [238]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
