From 02f0c54d3484c7509df7c2ce04c140759aab44b2 Mon Sep 17 00:00:00 2001
From: Collin May <mayco@uw.edu>
Date: Mon, 21 Mar 2022 13:47:09 -0700
Subject: [PATCH 1/3] add device trees for BlackParrot

---
 arch/riscv/boot/dts/Makefile                 |  1 +
 arch/riscv/boot/dts/blackparrot/Makefile     |  4 ++
 arch/riscv/boot/dts/blackparrot/bp-1hart.dts | 50 ++++++++++++++
 arch/riscv/boot/dts/blackparrot/bp-4hart.dts | 98 ++++++++++++++++++++++++++++
 4 files changed, 153 insertions(+)
 create mode 100644 arch/riscv/boot/dts/blackparrot/Makefile
 create mode 100644 arch/riscv/boot/dts/blackparrot/bp-1hart.dts
 create mode 100644 arch/riscv/boot/dts/blackparrot/bp-4hart.dts

diff --git a/arch/riscv/boot/dts/Makefile b/arch/riscv/boot/dts/Makefile
index fe996b88319e..a2b6c46c9da2 100644
--- a/arch/riscv/boot/dts/Makefile
+++ b/arch/riscv/boot/dts/Makefile
@@ -2,5 +2,6 @@
 subdir-y += sifive
 subdir-$(CONFIG_SOC_CANAAN_K210_DTB_BUILTIN) += canaan
 subdir-y += microchip
+subdir-y += blackparrot
 
 obj-$(CONFIG_BUILTIN_DTB) := $(addsuffix /, $(subdir-y))
diff --git a/arch/riscv/boot/dts/blackparrot/Makefile b/arch/riscv/boot/dts/blackparrot/Makefile
new file mode 100644
index 000000000000..1c4b0e8f504e
--- /dev/null
+++ b/arch/riscv/boot/dts/blackparrot/Makefile
@@ -0,0 +1,4 @@
+# SPDX-License-Identifier: GPL-2.0
+dtb-y += bp-1hart.dtb \
+         bp-4hart.dtb
+obj-$(CONFIG_BUILTIN_DTB) += $(addsuffix .o, $(dtb-y))
diff --git a/arch/riscv/boot/dts/blackparrot/bp-1hart.dts b/arch/riscv/boot/dts/blackparrot/bp-1hart.dts
new file mode 100644
index 000000000000..10d25cf25656
--- /dev/null
+++ b/arch/riscv/boot/dts/blackparrot/bp-1hart.dts
@@ -0,0 +1,50 @@
+
+/dts-v1/;
+
+/ {
+	#address-cells = <2>;
+	#size-cells = <2>;
+	compatible = "ucbbar,spike-bare-dev";
+	model = "ucbbar,spike-bare";
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		timebase-frequency = <10000000>;
+
+		CPU0: cpu@0 {
+			device_type = "cpu";
+			reg = <0>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv64imafdc";
+			mmu-type = "riscv,sv39";
+			clock-frequency = <1000000000>;
+			CPU0_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				interrupt-controller;
+				compatible = "riscv,cpu-intc";
+			};
+		};
+
+	};
+	memory@80000000 {
+		device_type = "memory";
+		reg = <0x0 0x80000000 0x0 0x04000000>;
+	};
+	soc {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		compatible = "ucbbar,spike-bare-soc", "simple-bus";
+		ranges;
+		clint@300000 {
+			compatible = "riscv,clint0";
+			interrupts-extended = <
+				&CPU0_intc 3 &CPU0_intc 7
+			>;
+			reg = <0x0 0x300000 0x0 0xc0000>;
+		};
+	};
+	htif {
+		compatible = "ucb,htif0";
+	};
+};
diff --git a/arch/riscv/boot/dts/blackparrot/bp-4hart.dts b/arch/riscv/boot/dts/blackparrot/bp-4hart.dts
new file mode 100644
index 000000000000..05d830675afb
--- /dev/null
+++ b/arch/riscv/boot/dts/blackparrot/bp-4hart.dts
@@ -0,0 +1,98 @@
+
+/dts-v1/;
+
+/ {
+	#address-cells = <2>;
+	#size-cells = <2>;
+	compatible = "ucbbar,spike-bare-dev";
+	model = "ucbbar,spike-bare";
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		timebase-frequency = <10000000>;
+
+		CPU0: cpu@0 {
+			device_type = "cpu";
+			reg = <0>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv64imafdc";
+			mmu-type = "riscv,sv39";
+			clock-frequency = <1000000000>;
+			CPU0_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				interrupt-controller;
+				compatible = "riscv,cpu-intc";
+			};
+		};
+
+		CPU1: cpu@1 {
+			device_type = "cpu";
+			reg = <1>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv64imafdc";
+			mmu-type = "riscv,sv39";
+			clock-frequency = <1000000000>;
+			CPU1_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				interrupt-controller;
+				compatible = "riscv,cpu-intc";
+			};
+		};
+
+		CPU2: cpu@2 {
+			device_type = "cpu";
+			reg = <2>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv64imafdc";
+			mmu-type = "riscv,sv39";
+			clock-frequency = <1000000000>;
+			CPU2_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				interrupt-controller;
+				compatible = "riscv,cpu-intc";
+			};
+		};
+
+		CPU3: cpu@3 {
+			device_type = "cpu";
+			reg = <3>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv64imafdc";
+			mmu-type = "riscv,sv39";
+			clock-frequency = <1000000000>;
+			CPU3_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				interrupt-controller;
+				compatible = "riscv,cpu-intc";
+			};
+		};
+
+	};
+	memory@80000000 {
+		device_type = "memory";
+		reg = <0x0 0x80000000 0x0 0x04000000>;
+	};
+	soc {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		compatible = "ucbbar,spike-bare-soc", "simple-bus";
+		ranges;
+		clint@300000 {
+			compatible = "riscv,clint0";
+			interrupts-extended = <
+				&CPU0_intc 3 &CPU0_intc 7
+				&CPU1_intc 3 &CPU1_intc 7
+				&CPU2_intc 3 &CPU2_intc 7
+				&CPU3_intc 3 &CPU3_intc 7
+			>;
+			reg = <0x0 0x300000 0x0 0xc0000>;
+		};
+	};
+	htif {
+		compatible = "ucb,htif0";
+	};
+};
-- 
2.16.5

