============================================================
   Tang Dynasty, V4.6.13941
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/Anlogic/TD4.6.1/bin/td.exe
   Built at =   17:07:14 Aug 27 2019
   Run by =     zhang
   Run Date =   Tue Oct  1 08:33:28 2019

   Run on =     DESKTOP-SGFO9TT
============================================================
RUN-1002 : start command "open_project cam.al"
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db cam_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.13941.
RUN-1001 : Database version number 46116.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db cam_pr.db" in  1.172721s wall, 1.140625s user + 0.156250s system = 1.296875s CPU (110.6%)

RUN-1004 : used memory is 208 MB, reserved memory is 184 MB, peak memory is 208 MB
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 48 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4116/157 useful/useless nets, 3899/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 921 distributor mux.
SYN-1016 : Merged 3304 instances.
SYN-1015 : Optimize round 1, 4530 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4548/184 useful/useless nets, 4337/2125 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2206 better
SYN-1014 : Optimize round 3
SYN-1032 : 4547/0 useful/useless nets, 4336/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.150195s wall, 1.171875s user + 0.046875s system = 1.218750s CPU (106.0%)

RUN-1004 : used memory is 205 MB, reserved memory is 174 MB, peak memory is 224 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3514
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               505
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            552

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3301   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5190/8 useful/useless nets, 4723/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4973/0 useful/useless nets, 4506/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7263/0 useful/useless nets, 6837/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5299/0 useful/useless nets, 4879/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7604/13 useful/useless nets, 7184/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26501, tnet num: 7613, tinst num: 7178, tnode num: 29828, tedge num: 39828.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7613 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1220 (3.95), #lev = 34 (4.62)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6520 instances into 777 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1842/1 useful/useless nets, 1422/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1839/0 useful/useless nets, 1419/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 772 LUT to BLE ...
SYN-4008 : Packed 772 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (603 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 628 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 843/1085 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1144   out of  19600    5.84%
#reg                  221   out of  19600    1.13%
#le                  1199
  #lut only           978   out of   1199   81.57%
  #reg only            55   out of   1199    4.59%
  #lut&reg            166   out of   1199   13.84%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1199  |1144  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.168252s wall, 6.109375s user + 0.078125s system = 6.187500s CPU (100.3%)

RUN-1004 : used memory is 249 MB, reserved memory is 218 MB, peak memory is 295 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (92 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 717 instances
RUN-1001 : 301 mslices, 301 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1542 nets
RUN-1001 : 975 nets have 2 pins
RUN-1001 : 390 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 715 instances, 602 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8408, tnet num: 1540, tinst num: 715, tnode num: 9298, tedge num: 14602.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.153989s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (131.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 465036
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 383880, overlap = 139.5
PHY-3002 : Step(2): len = 323872, overlap = 139.5
PHY-3002 : Step(3): len = 308214, overlap = 137.25
PHY-3002 : Step(4): len = 291565, overlap = 139.5
PHY-3002 : Step(5): len = 277306, overlap = 139.5
PHY-3002 : Step(6): len = 268327, overlap = 139.5
PHY-3002 : Step(7): len = 260594, overlap = 139.5
PHY-3002 : Step(8): len = 254393, overlap = 137.25
PHY-3002 : Step(9): len = 226618, overlap = 139.5
PHY-3002 : Step(10): len = 212272, overlap = 139.5
PHY-3002 : Step(11): len = 205460, overlap = 137.25
PHY-3002 : Step(12): len = 202701, overlap = 139.5
PHY-3002 : Step(13): len = 197262, overlap = 137.25
PHY-3002 : Step(14): len = 191614, overlap = 139.5
PHY-3002 : Step(15): len = 186694, overlap = 137.25
PHY-3002 : Step(16): len = 182724, overlap = 139.5
PHY-3002 : Step(17): len = 178789, overlap = 137.25
PHY-3002 : Step(18): len = 174343, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.12516e-06
PHY-3002 : Step(19): len = 176185, overlap = 139.5
PHY-3002 : Step(20): len = 173375, overlap = 121.5
PHY-3002 : Step(21): len = 170291, overlap = 121.5
PHY-3002 : Step(22): len = 167240, overlap = 128.25
PHY-3002 : Step(23): len = 164455, overlap = 126
PHY-3002 : Step(24): len = 161551, overlap = 123.75
PHY-3002 : Step(25): len = 158308, overlap = 126
PHY-3002 : Step(26): len = 155606, overlap = 123.75
PHY-3002 : Step(27): len = 152258, overlap = 126
PHY-3002 : Step(28): len = 148425, overlap = 126
PHY-3002 : Step(29): len = 145705, overlap = 128.25
PHY-3002 : Step(30): len = 142408, overlap = 126
PHY-3002 : Step(31): len = 138114, overlap = 128.25
PHY-3002 : Step(32): len = 135154, overlap = 126
PHY-3002 : Step(33): len = 132448, overlap = 126
PHY-3002 : Step(34): len = 128142, overlap = 124
PHY-3002 : Step(35): len = 124465, overlap = 129.5
PHY-3002 : Step(36): len = 122187, overlap = 127
PHY-3002 : Step(37): len = 118921, overlap = 129.25
PHY-3002 : Step(38): len = 115002, overlap = 127.5
PHY-3002 : Step(39): len = 112564, overlap = 129.25
PHY-3002 : Step(40): len = 109956, overlap = 126.25
PHY-3002 : Step(41): len = 106866, overlap = 126
PHY-3002 : Step(42): len = 103691, overlap = 123.75
PHY-3002 : Step(43): len = 101502, overlap = 126
PHY-3002 : Step(44): len = 98816.1, overlap = 123.75
PHY-3002 : Step(45): len = 94395.1, overlap = 126.5
PHY-3002 : Step(46): len = 91828, overlap = 124
PHY-3002 : Step(47): len = 90406.1, overlap = 126
PHY-3002 : Step(48): len = 83647.9, overlap = 123.75
PHY-3002 : Step(49): len = 74961.4, overlap = 126
PHY-3002 : Step(50): len = 73438.2, overlap = 123.75
PHY-3002 : Step(51): len = 71734.7, overlap = 126
PHY-3002 : Step(52): len = 58464.4, overlap = 121.75
PHY-3002 : Step(53): len = 56820.3, overlap = 123.25
PHY-3002 : Step(54): len = 53923.3, overlap = 133.5
PHY-3002 : Step(55): len = 52362.6, overlap = 133.5
PHY-3002 : Step(56): len = 50439.1, overlap = 136.5
PHY-3002 : Step(57): len = 49551.2, overlap = 134.5
PHY-3002 : Step(58): len = 48639.5, overlap = 136.5
PHY-3002 : Step(59): len = 47522.9, overlap = 133.75
PHY-3002 : Step(60): len = 46413.8, overlap = 138.5
PHY-3002 : Step(61): len = 44648.7, overlap = 141.75
PHY-3002 : Step(62): len = 43851, overlap = 141.5
PHY-3002 : Step(63): len = 42913.9, overlap = 141.5
PHY-3002 : Step(64): len = 42028.8, overlap = 141.75
PHY-3002 : Step(65): len = 40959.8, overlap = 148.25
PHY-3002 : Step(66): len = 40399.5, overlap = 152
PHY-3002 : Step(67): len = 39752.4, overlap = 151.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.02503e-05
PHY-3002 : Step(68): len = 45425.5, overlap = 146.75
PHY-3002 : Step(69): len = 47031.9, overlap = 144.75
PHY-3002 : Step(70): len = 47757.9, overlap = 144.75
PHY-3002 : Step(71): len = 47702, overlap = 142.5
PHY-3002 : Step(72): len = 47449.5, overlap = 145
PHY-3002 : Step(73): len = 47926.2, overlap = 145.5
PHY-3002 : Step(74): len = 48113.8, overlap = 145.75
PHY-3002 : Step(75): len = 47952.4, overlap = 145.75
PHY-3002 : Step(76): len = 47736.7, overlap = 145.75
PHY-3002 : Step(77): len = 47815, overlap = 145.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.05006e-05
PHY-3002 : Step(78): len = 50676.2, overlap = 146
PHY-3002 : Step(79): len = 51274, overlap = 148.5
PHY-3002 : Step(80): len = 52390.6, overlap = 148.75
PHY-3002 : Step(81): len = 53191.1, overlap = 144.25
PHY-3002 : Step(82): len = 53628.1, overlap = 144.75
PHY-3002 : Step(83): len = 53860.2, overlap = 149.5
PHY-3002 : Step(84): len = 54663.8, overlap = 149.5
PHY-3002 : Step(85): len = 55347.9, overlap = 149.25
PHY-3002 : Step(86): len = 56040.1, overlap = 147.25
PHY-3002 : Step(87): len = 56116.3, overlap = 140.5
PHY-3002 : Step(88): len = 55402.3, overlap = 145.25
PHY-3002 : Step(89): len = 54835.4, overlap = 144.5
PHY-3002 : Step(90): len = 54550.7, overlap = 146.5
PHY-3002 : Step(91): len = 54448.4, overlap = 144.5
PHY-3002 : Step(92): len = 54321.7, overlap = 141.25
PHY-3002 : Step(93): len = 54358.7, overlap = 143
PHY-3002 : Step(94): len = 54337.2, overlap = 140.5
PHY-3002 : Step(95): len = 54355.7, overlap = 138
PHY-3002 : Step(96): len = 54331.4, overlap = 135.5
PHY-3002 : Step(97): len = 54090.6, overlap = 137.5
PHY-3002 : Step(98): len = 54284.1, overlap = 137
PHY-3002 : Step(99): len = 54197.8, overlap = 137.25
PHY-3002 : Step(100): len = 53651.2, overlap = 137.25
PHY-3002 : Step(101): len = 53279.3, overlap = 136
PHY-3002 : Step(102): len = 53241.5, overlap = 137
PHY-3002 : Step(103): len = 53116.1, overlap = 131.5
PHY-3002 : Step(104): len = 52885, overlap = 127.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.10012e-05
PHY-3002 : Step(105): len = 56553.6, overlap = 116
PHY-3002 : Step(106): len = 57874.9, overlap = 107
PHY-3002 : Step(107): len = 58606, overlap = 106.75
PHY-3002 : Step(108): len = 59264, overlap = 110.25
PHY-3002 : Step(109): len = 59829.6, overlap = 112
PHY-3002 : Step(110): len = 59459.5, overlap = 107
PHY-3002 : Step(111): len = 59264.5, overlap = 106.75
PHY-3002 : Step(112): len = 59474.2, overlap = 103.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.20025e-05
PHY-3002 : Step(113): len = 61794.7, overlap = 108
PHY-3002 : Step(114): len = 62573.1, overlap = 99.75
PHY-3002 : Step(115): len = 65004.6, overlap = 103.5
PHY-3002 : Step(116): len = 67535.9, overlap = 105
PHY-3002 : Step(117): len = 67668.2, overlap = 106
PHY-3002 : Step(118): len = 67547.6, overlap = 108.25
PHY-3002 : Step(119): len = 67994.9, overlap = 106.75
PHY-3002 : Step(120): len = 68625.2, overlap = 109
PHY-3002 : Step(121): len = 68711, overlap = 109.75
PHY-3002 : Step(122): len = 68725.5, overlap = 106.5
PHY-3002 : Step(123): len = 68749.8, overlap = 99.5
PHY-3002 : Step(124): len = 68542.5, overlap = 99.5
PHY-3002 : Step(125): len = 68420.8, overlap = 95.75
PHY-3002 : Step(126): len = 68104.7, overlap = 98.25
PHY-3002 : Step(127): len = 67850.5, overlap = 98
PHY-3002 : Step(128): len = 67787.4, overlap = 97.75
PHY-3002 : Step(129): len = 67533.2, overlap = 96.5
PHY-3002 : Step(130): len = 67386.4, overlap = 91
PHY-3002 : Step(131): len = 67367.3, overlap = 90.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000164005
PHY-3002 : Step(132): len = 68610.2, overlap = 91.25
PHY-3002 : Step(133): len = 69505.6, overlap = 92
PHY-3002 : Step(134): len = 70682.9, overlap = 83.75
PHY-3002 : Step(135): len = 71341.2, overlap = 87
PHY-3002 : Step(136): len = 71801, overlap = 85
PHY-3002 : Step(137): len = 72174.2, overlap = 85.25
PHY-3002 : Step(138): len = 72420.3, overlap = 82.75
PHY-3002 : Step(139): len = 72466.8, overlap = 82.75
PHY-3002 : Step(140): len = 72509.8, overlap = 83
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00031928
PHY-3002 : Step(141): len = 73148.8, overlap = 90
PHY-3002 : Step(142): len = 73577, overlap = 90.25
PHY-3002 : Step(143): len = 74213.5, overlap = 90.25
PHY-3002 : Step(144): len = 75436.9, overlap = 88
PHY-3002 : Step(145): len = 75840.2, overlap = 88
PHY-3002 : Step(146): len = 75926.9, overlap = 87.75
PHY-3002 : Step(147): len = 75980.5, overlap = 87.75
PHY-3002 : Step(148): len = 76077.7, overlap = 87.75
PHY-3002 : Step(149): len = 76169.6, overlap = 90
PHY-3002 : Step(150): len = 76208.9, overlap = 92.25
PHY-3002 : Step(151): len = 76418.6, overlap = 92.25
PHY-3002 : Step(152): len = 76455.1, overlap = 94.5
PHY-3002 : Step(153): len = 76458.8, overlap = 90.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000624228
PHY-3002 : Step(154): len = 76790.4, overlap = 88
PHY-3002 : Step(155): len = 77101, overlap = 90.25
PHY-3002 : Step(156): len = 77319.4, overlap = 90.5
PHY-3002 : Step(157): len = 77581.5, overlap = 88.25
PHY-3002 : Step(158): len = 77756.3, overlap = 86.25
PHY-3002 : Step(159): len = 77961, overlap = 86.25
PHY-3002 : Step(160): len = 78218.8, overlap = 86.25
PHY-3002 : Step(161): len = 78384.2, overlap = 86.25
PHY-3002 : Step(162): len = 78532.1, overlap = 86.25
PHY-3002 : Step(163): len = 78697.3, overlap = 86.25
PHY-3002 : Step(164): len = 78800.7, overlap = 84
PHY-3002 : Step(165): len = 78885.7, overlap = 84
PHY-3002 : Step(166): len = 78984.8, overlap = 81.75
PHY-3002 : Step(167): len = 79024, overlap = 81.75
PHY-3002 : Step(168): len = 79004.1, overlap = 84
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00116347
PHY-3002 : Step(169): len = 79133.6, overlap = 84
PHY-3002 : Step(170): len = 79324.4, overlap = 84
PHY-3002 : Step(171): len = 79478.4, overlap = 84
PHY-3002 : Step(172): len = 79542, overlap = 84
PHY-3002 : Step(173): len = 79594.2, overlap = 86.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00159392
PHY-3002 : Step(174): len = 79636.5, overlap = 86.25
PHY-3002 : Step(175): len = 79809.1, overlap = 86.25
PHY-3002 : Step(176): len = 79881.8, overlap = 86.25
PHY-3002 : Step(177): len = 79952.2, overlap = 86.25
PHY-3002 : Step(178): len = 80134.7, overlap = 86.25
PHY-3002 : Step(179): len = 80202.4, overlap = 86.25
PHY-3002 : Step(180): len = 80259.9, overlap = 86.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023887s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (196.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.13274e-06
PHY-3002 : Step(181): len = 98447.6, overlap = 34.75
PHY-3002 : Step(182): len = 97711.5, overlap = 34.75
PHY-3002 : Step(183): len = 96422.7, overlap = 35
PHY-3002 : Step(184): len = 94613.2, overlap = 35.5
PHY-3002 : Step(185): len = 91737.3, overlap = 36.25
PHY-3002 : Step(186): len = 90540.3, overlap = 38
PHY-3002 : Step(187): len = 88291.6, overlap = 39.75
PHY-3002 : Step(188): len = 87207.5, overlap = 39.25
PHY-3002 : Step(189): len = 86609.6, overlap = 39.5
PHY-3002 : Step(190): len = 85540.7, overlap = 39
PHY-3002 : Step(191): len = 84949.1, overlap = 39.75
PHY-3002 : Step(192): len = 84701.2, overlap = 39.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.02655e-05
PHY-3002 : Step(193): len = 84615.2, overlap = 39.5
PHY-3002 : Step(194): len = 84635.8, overlap = 39.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.0531e-05
PHY-3002 : Step(195): len = 84548.1, overlap = 39.5
PHY-3002 : Step(196): len = 85284.7, overlap = 38.25
PHY-3002 : Step(197): len = 85579.6, overlap = 35.25
PHY-3002 : Step(198): len = 85474, overlap = 35.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.26102e-05
PHY-3002 : Step(199): len = 85660.5, overlap = 56.25
PHY-3002 : Step(200): len = 86221.5, overlap = 56
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.52204e-05
PHY-3002 : Step(201): len = 86061.9, overlap = 55.25
PHY-3002 : Step(202): len = 86881.9, overlap = 54.25
PHY-3002 : Step(203): len = 88085.7, overlap = 48
PHY-3002 : Step(204): len = 88249, overlap = 47.5
PHY-3002 : Step(205): len = 88701.6, overlap = 44.25
PHY-3002 : Step(206): len = 89379.8, overlap = 41
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.04407e-05
PHY-3002 : Step(207): len = 89579.9, overlap = 39.75
PHY-3002 : Step(208): len = 89960.3, overlap = 38.75
PHY-3002 : Step(209): len = 90627.7, overlap = 35.75
PHY-3002 : Step(210): len = 91224.9, overlap = 34
PHY-3002 : Step(211): len = 91504.1, overlap = 32.75
PHY-3002 : Step(212): len = 91726.4, overlap = 32.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.143074s wall, 0.234375s user + 0.125000s system = 0.359375s CPU (251.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000273856
PHY-3002 : Step(213): len = 100166, overlap = 4.75
PHY-3002 : Step(214): len = 98624.7, overlap = 8
PHY-3002 : Step(215): len = 96987.9, overlap = 14
PHY-3002 : Step(216): len = 96019.2, overlap = 16.75
PHY-3002 : Step(217): len = 95858.4, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000547711
PHY-3002 : Step(218): len = 96148, overlap = 17
PHY-3002 : Step(219): len = 96220.1, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109542
PHY-3002 : Step(220): len = 96214.9, overlap = 16
PHY-3002 : Step(221): len = 96208.9, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008134s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 99147.3, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 99129.3, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 408120, over cnt = 42(0%), over = 49, worst = 2
PHY-1002 : len = 408168, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 408152, over cnt = 22(0%), over = 25, worst = 2
PHY-1002 : len = 407824, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 386248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.583895s wall, 0.578125s user + 0.046875s system = 0.625000s CPU (107.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 653 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 759 instances, 646 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8732, tnet num: 1584, tinst num: 759, tnode num: 9763, tedge num: 15124.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.180048s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (121.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 112109
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(222): len = 111755, overlap = 0
PHY-3002 : Step(223): len = 111762, overlap = 0.25
PHY-3002 : Step(224): len = 111264, overlap = 0
PHY-3002 : Step(225): len = 111277, overlap = 0
PHY-3002 : Step(226): len = 111063, overlap = 0
PHY-3002 : Step(227): len = 110943, overlap = 0
PHY-3002 : Step(228): len = 110730, overlap = 0
PHY-3002 : Step(229): len = 110756, overlap = 0
PHY-3002 : Step(230): len = 110870, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003974s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0393806
PHY-3002 : Step(231): len = 110693, overlap = 2.25
PHY-3002 : Step(232): len = 110667, overlap = 2.5
PHY-3002 : Step(233): len = 110667, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.52978e-05
PHY-3002 : Step(234): len = 110720, overlap = 5.25
PHY-3002 : Step(235): len = 110720, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000130596
PHY-3002 : Step(236): len = 110747, overlap = 4.5
PHY-3002 : Step(237): len = 110747, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000261191
PHY-3002 : Step(238): len = 110761, overlap = 4.25
PHY-3002 : Step(239): len = 110761, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031987s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (146.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000942377
PHY-3002 : Step(240): len = 110801, overlap = 2.25
PHY-3002 : Step(241): len = 110854, overlap = 1.5
PHY-3002 : Step(242): len = 110833, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006092s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 110931, Over = 0
PHY-3001 : Final: Len = 110931, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  9.627099s wall, 17.828125s user + 5.875000s system = 23.703125s CPU (246.2%)

RUN-1004 : used memory is 285 MB, reserved memory is 255 MB, peak memory is 304 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 524 to 420
PHY-1001 : Pin misalignment score is improved from 420 to 415
PHY-1001 : Pin misalignment score is improved from 415 to 415
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 761 instances
RUN-1001 : 324 mslices, 322 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1586 nets
RUN-1001 : 951 nets have 2 pins
RUN-1001 : 402 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 80 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 379312, over cnt = 70(0%), over = 84, worst = 3
PHY-1002 : len = 379392, over cnt = 52(0%), over = 62, worst = 3
PHY-1002 : len = 379192, over cnt = 43(0%), over = 51, worst = 3
PHY-1002 : len = 378832, over cnt = 35(0%), over = 43, worst = 3
PHY-1002 : len = 353144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.671089s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (109.4%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 223 to 18
PHY-1001 : End pin swap;  0.027252s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.7%)

PHY-1001 : End global routing;  1.680622s wall, 1.687500s user + 0.046875s system = 1.734375s CPU (103.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34784, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.828254s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (100.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 34736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.180402s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 602168, over cnt = 58(0%), over = 58, worst = 1
PHY-1001 : End Routed; 8.683811s wall, 9.640625s user + 0.187500s system = 9.828125s CPU (113.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 598000, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.380095s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (102.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 597808, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.041011s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 595008, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 595008
PHY-1001 : End DR Iter 3; 0.490418s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (98.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.707328s wall, 17.421875s user + 0.468750s system = 17.890625s CPU (107.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.609379s wall, 19.343750s user + 0.515625s system = 19.859375s CPU (106.7%)

RUN-1004 : used memory is 420 MB, reserved memory is 391 MB, peak memory is 825 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1232   out of  19600    6.29%
#reg                  257   out of  19600    1.31%
#le                  1287
  #lut only          1030   out of   1287   80.03%
  #reg only            55   out of   1287    4.27%
  #lut&reg            202   out of   1287   15.70%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8732, tnet num: 1584, tinst num: 759, tnode num: 9763, tedge num: 15124.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.056612s wall, 0.890625s user + 0.171875s system = 1.062500s CPU (100.6%)

RUN-1004 : used memory is 821 MB, reserved memory is 795 MB, peak memory is 825 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 761
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1586, pip num: 27451
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1816 valid insts, and 67897 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.526882s wall, 27.265625s user + 0.046875s system = 27.312500s CPU (603.3%)

RUN-1004 : used memory is 850 MB, reserved memory is 824 MB, peak memory is 911 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.591731s wall, 1.515625s user + 0.109375s system = 1.625000s CPU (102.1%)

RUN-1004 : used memory is 953 MB, reserved memory is 951 MB, peak memory is 955 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.966813s wall, 0.593750s user + 0.765625s system = 1.359375s CPU (19.5%)

RUN-1004 : used memory is 981 MB, reserved memory is 980 MB, peak memory is 982 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.146322s wall, 2.250000s user + 1.000000s system = 3.250000s CPU (35.5%)

RUN-1004 : used memory is 847 MB, reserved memory is 841 MB, peak memory is 982 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4111/157 useful/useless nets, 3894/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4528 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4545/184 useful/useless nets, 4334/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4544/0 useful/useless nets, 4333/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.270328s wall, 1.281250s user + 0.109375s system = 1.390625s CPU (109.5%)

RUN-1004 : used memory is 363 MB, reserved memory is 360 MB, peak memory is 982 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3515
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3302   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5187/8 useful/useless nets, 4720/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4970/0 useful/useless nets, 4503/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7260/0 useful/useless nets, 6834/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5296/0 useful/useless nets, 4876/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7601/13 useful/useless nets, 7181/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26492, tnet num: 7610, tinst num: 7175, tnode num: 29819, tedge num: 39816.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1216 (3.95), #lev = 34 (4.59)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 789 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1854/1 useful/useless nets, 1434/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1851/0 useful/useless nets, 1431/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 784 LUT to BLE ...
SYN-4008 : Packed 784 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (603 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 855/1097 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1161   out of  19600    5.92%
#reg                  221   out of  19600    1.13%
#le                  1216
  #lut only           995   out of   1216   81.83%
  #reg only            55   out of   1216    4.52%
  #lut&reg            166   out of   1216   13.65%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1216  |1161  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.679306s wall, 6.640625s user + 0.203125s system = 6.843750s CPU (102.5%)

RUN-1004 : used memory is 428 MB, reserved memory is 428 MB, peak memory is 982 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 726 instances
RUN-1001 : 305 mslices, 306 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1554 nets
RUN-1001 : 1014 nets have 2 pins
RUN-1001 : 354 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 724 instances, 611 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8523, tnet num: 1552, tinst num: 724, tnode num: 9422, tedge num: 14799.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.153445s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 483769
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(243): len = 401866, overlap = 139.5
PHY-3002 : Step(244): len = 347913, overlap = 139.5
PHY-3002 : Step(245): len = 313674, overlap = 139.5
PHY-3002 : Step(246): len = 287961, overlap = 137.25
PHY-3002 : Step(247): len = 281329, overlap = 137.25
PHY-3002 : Step(248): len = 272074, overlap = 137.25
PHY-3002 : Step(249): len = 262831, overlap = 139.5
PHY-3002 : Step(250): len = 257431, overlap = 139.5
PHY-3002 : Step(251): len = 250565, overlap = 139.5
PHY-3002 : Step(252): len = 243417, overlap = 139.5
PHY-3002 : Step(253): len = 238240, overlap = 139.5
PHY-3002 : Step(254): len = 231786, overlap = 139.5
PHY-3002 : Step(255): len = 224844, overlap = 137.25
PHY-3002 : Step(256): len = 220438, overlap = 137.25
PHY-3002 : Step(257): len = 214311, overlap = 139.5
PHY-3002 : Step(258): len = 205201, overlap = 139.5
PHY-3002 : Step(259): len = 200899, overlap = 137.25
PHY-3002 : Step(260): len = 196248, overlap = 139.5
PHY-3002 : Step(261): len = 189974, overlap = 139.5
PHY-3002 : Step(262): len = 185162, overlap = 139.5
PHY-3002 : Step(263): len = 181223, overlap = 137.25
PHY-3002 : Step(264): len = 176677, overlap = 139.5
PHY-3002 : Step(265): len = 171342, overlap = 137.25
PHY-3002 : Step(266): len = 166707, overlap = 139.5
PHY-3002 : Step(267): len = 162899, overlap = 137.25
PHY-3002 : Step(268): len = 158511, overlap = 139.5
PHY-3002 : Step(269): len = 154006, overlap = 137.25
PHY-3002 : Step(270): len = 150331, overlap = 139.5
PHY-3002 : Step(271): len = 146049, overlap = 137.25
PHY-3002 : Step(272): len = 141059, overlap = 139.5
PHY-3002 : Step(273): len = 137366, overlap = 137.25
PHY-3002 : Step(274): len = 133938, overlap = 139.5
PHY-3002 : Step(275): len = 128517, overlap = 139.5
PHY-3002 : Step(276): len = 124194, overlap = 139.5
PHY-3002 : Step(277): len = 121717, overlap = 137.25
PHY-3002 : Step(278): len = 117781, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4628e-06
PHY-3002 : Step(279): len = 117618, overlap = 139.5
PHY-3002 : Step(280): len = 122797, overlap = 132.75
PHY-3002 : Step(281): len = 126168, overlap = 128.25
PHY-3002 : Step(282): len = 124724, overlap = 132.75
PHY-3002 : Step(283): len = 122633, overlap = 128.5
PHY-3002 : Step(284): len = 120186, overlap = 128.5
PHY-3002 : Step(285): len = 117234, overlap = 128.75
PHY-3002 : Step(286): len = 113767, overlap = 129.5
PHY-3002 : Step(287): len = 110484, overlap = 129.5
PHY-3002 : Step(288): len = 107913, overlap = 125.75
PHY-3002 : Step(289): len = 104748, overlap = 128.25
PHY-3002 : Step(290): len = 101960, overlap = 128.75
PHY-3002 : Step(291): len = 99078.7, overlap = 129.25
PHY-3002 : Step(292): len = 96264.2, overlap = 130
PHY-3002 : Step(293): len = 93771.1, overlap = 130.5
PHY-3002 : Step(294): len = 90674.3, overlap = 129.5
PHY-3002 : Step(295): len = 87490.9, overlap = 131
PHY-3002 : Step(296): len = 85451.1, overlap = 131
PHY-3002 : Step(297): len = 83310.8, overlap = 133.75
PHY-3002 : Step(298): len = 78918.2, overlap = 135.75
PHY-3002 : Step(299): len = 76274.1, overlap = 136.75
PHY-3002 : Step(300): len = 75146.8, overlap = 137.5
PHY-3002 : Step(301): len = 70746.8, overlap = 134.75
PHY-3002 : Step(302): len = 65934.7, overlap = 139
PHY-3002 : Step(303): len = 65017.4, overlap = 140.25
PHY-3002 : Step(304): len = 63949.9, overlap = 143
PHY-3002 : Step(305): len = 62038.4, overlap = 144.25
PHY-3002 : Step(306): len = 59362.4, overlap = 144.75
PHY-3002 : Step(307): len = 55500.6, overlap = 142.75
PHY-3002 : Step(308): len = 55123.5, overlap = 145.25
PHY-3002 : Step(309): len = 54707.1, overlap = 145.5
PHY-3002 : Step(310): len = 53391.8, overlap = 147
PHY-3002 : Step(311): len = 48420.5, overlap = 150.75
PHY-3002 : Step(312): len = 47748.4, overlap = 151.5
PHY-3002 : Step(313): len = 47461.7, overlap = 151.5
PHY-3002 : Step(314): len = 47308.3, overlap = 151.75
PHY-3002 : Step(315): len = 46458.9, overlap = 152.25
PHY-3002 : Step(316): len = 45515.1, overlap = 151.5
PHY-3002 : Step(317): len = 44413.9, overlap = 151
PHY-3002 : Step(318): len = 43163.7, overlap = 150.25
PHY-3002 : Step(319): len = 42892.1, overlap = 150.75
PHY-3002 : Step(320): len = 42896, overlap = 148.5
PHY-3002 : Step(321): len = 42827.2, overlap = 149.5
PHY-3002 : Step(322): len = 42647.9, overlap = 150
PHY-3002 : Step(323): len = 41478.1, overlap = 152
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.92561e-06
PHY-3002 : Step(324): len = 46105.3, overlap = 156.5
PHY-3002 : Step(325): len = 47145.8, overlap = 156.5
PHY-3002 : Step(326): len = 49339.2, overlap = 151.25
PHY-3002 : Step(327): len = 49680.2, overlap = 157
PHY-3002 : Step(328): len = 49300.7, overlap = 156
PHY-3002 : Step(329): len = 47941.7, overlap = 154
PHY-3002 : Step(330): len = 47331.7, overlap = 157.75
PHY-3002 : Step(331): len = 47377.4, overlap = 152.25
PHY-3002 : Step(332): len = 47532.2, overlap = 151.25
PHY-3002 : Step(333): len = 47753.3, overlap = 151.25
PHY-3002 : Step(334): len = 47836.2, overlap = 151.25
PHY-3002 : Step(335): len = 47764.3, overlap = 146.75
PHY-3002 : Step(336): len = 47415.6, overlap = 146.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.38512e-05
PHY-3002 : Step(337): len = 52789.9, overlap = 140
PHY-3002 : Step(338): len = 53286.9, overlap = 137.75
PHY-3002 : Step(339): len = 54883.3, overlap = 140.5
PHY-3002 : Step(340): len = 56932.8, overlap = 140.25
PHY-3002 : Step(341): len = 56767.4, overlap = 138.75
PHY-3002 : Step(342): len = 56274.2, overlap = 134.25
PHY-3002 : Step(343): len = 55400.4, overlap = 134.5
PHY-3002 : Step(344): len = 55214.5, overlap = 135.75
PHY-3002 : Step(345): len = 55509.9, overlap = 129.5
PHY-3002 : Step(346): len = 55502.8, overlap = 129.75
PHY-3002 : Step(347): len = 55446, overlap = 130
PHY-3002 : Step(348): len = 55200.4, overlap = 136.25
PHY-3002 : Step(349): len = 54915.9, overlap = 138
PHY-3002 : Step(350): len = 54306, overlap = 137.5
PHY-3002 : Step(351): len = 53754.1, overlap = 137.75
PHY-3002 : Step(352): len = 53332.8, overlap = 142.25
PHY-3002 : Step(353): len = 52917.8, overlap = 142.25
PHY-3002 : Step(354): len = 52063.4, overlap = 142.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.77024e-05
PHY-3002 : Step(355): len = 54969, overlap = 140.25
PHY-3002 : Step(356): len = 56198.8, overlap = 142.25
PHY-3002 : Step(357): len = 58026.6, overlap = 142.5
PHY-3002 : Step(358): len = 58976.6, overlap = 142.75
PHY-3002 : Step(359): len = 59465.2, overlap = 138
PHY-3002 : Step(360): len = 60115.9, overlap = 142.5
PHY-3002 : Step(361): len = 61165.9, overlap = 133.5
PHY-3002 : Step(362): len = 61695, overlap = 133.5
PHY-3002 : Step(363): len = 61512.9, overlap = 133.75
PHY-3002 : Step(364): len = 61395.1, overlap = 138.25
PHY-3002 : Step(365): len = 61458.7, overlap = 140.75
PHY-3002 : Step(366): len = 61519, overlap = 140.75
PHY-3002 : Step(367): len = 61613.1, overlap = 138.75
PHY-3002 : Step(368): len = 61723.2, overlap = 134.75
PHY-3002 : Step(369): len = 61291.6, overlap = 134.5
PHY-3002 : Step(370): len = 60912.9, overlap = 129.75
PHY-3002 : Step(371): len = 60542, overlap = 130
PHY-3002 : Step(372): len = 59988.7, overlap = 129.75
PHY-3002 : Step(373): len = 59534.2, overlap = 130
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.54048e-05
PHY-3002 : Step(374): len = 61884.4, overlap = 139
PHY-3002 : Step(375): len = 62858.2, overlap = 134.5
PHY-3002 : Step(376): len = 64235.3, overlap = 132
PHY-3002 : Step(377): len = 65290, overlap = 129.75
PHY-3002 : Step(378): len = 65173.7, overlap = 125.25
PHY-3002 : Step(379): len = 65133.8, overlap = 129
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0001096
PHY-3002 : Step(380): len = 67104.6, overlap = 126.75
PHY-3002 : Step(381): len = 67924.5, overlap = 124
PHY-3002 : Step(382): len = 69027.5, overlap = 121.75
PHY-3002 : Step(383): len = 70418.1, overlap = 112.25
PHY-3002 : Step(384): len = 71325.2, overlap = 112
PHY-3002 : Step(385): len = 71851.9, overlap = 112
PHY-3002 : Step(386): len = 72177.9, overlap = 106.75
PHY-3002 : Step(387): len = 72077.7, overlap = 106.5
PHY-3002 : Step(388): len = 72278, overlap = 101.25
PHY-3002 : Step(389): len = 72509.3, overlap = 97.5
PHY-3002 : Step(390): len = 72527, overlap = 104.25
PHY-3002 : Step(391): len = 72522.7, overlap = 106.5
PHY-3002 : Step(392): len = 72639.8, overlap = 101
PHY-3002 : Step(393): len = 72668.9, overlap = 96.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000219201
PHY-3002 : Step(394): len = 73614.9, overlap = 103
PHY-3002 : Step(395): len = 74160.4, overlap = 100
PHY-3002 : Step(396): len = 74712.7, overlap = 100
PHY-3002 : Step(397): len = 75222.9, overlap = 95.5
PHY-3002 : Step(398): len = 75574.3, overlap = 90.75
PHY-3002 : Step(399): len = 75658.1, overlap = 86
PHY-3002 : Step(400): len = 75641.3, overlap = 85.75
PHY-3002 : Step(401): len = 75741.5, overlap = 79
PHY-3002 : Step(402): len = 75675.9, overlap = 85.75
PHY-3002 : Step(403): len = 75545.3, overlap = 87.75
PHY-3002 : Step(404): len = 75678.4, overlap = 87.75
PHY-3002 : Step(405): len = 75610.8, overlap = 94
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000427381
PHY-3002 : Step(406): len = 76040.3, overlap = 93.75
PHY-3002 : Step(407): len = 76437.4, overlap = 91.5
PHY-3002 : Step(408): len = 76982.7, overlap = 84.5
PHY-3002 : Step(409): len = 77180.6, overlap = 82.25
PHY-3002 : Step(410): len = 77669.5, overlap = 89
PHY-3002 : Step(411): len = 77960.9, overlap = 89
PHY-3002 : Step(412): len = 78298.6, overlap = 89
PHY-3002 : Step(413): len = 78666.5, overlap = 89
PHY-3002 : Step(414): len = 79139.4, overlap = 88.75
PHY-3002 : Step(415): len = 79135.2, overlap = 88.75
PHY-3002 : Step(416): len = 79334.7, overlap = 86.25
PHY-3002 : Step(417): len = 79593.5, overlap = 88.5
PHY-3002 : Step(418): len = 79866.7, overlap = 88.5
PHY-3002 : Step(419): len = 79977.4, overlap = 88.25
PHY-3002 : Step(420): len = 80296.1, overlap = 87.75
PHY-3002 : Step(421): len = 80683.9, overlap = 87.5
PHY-3002 : Step(422): len = 80771.7, overlap = 87.25
PHY-3002 : Step(423): len = 80645.3, overlap = 91.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00074095
PHY-3002 : Step(424): len = 80823.9, overlap = 91.25
PHY-3002 : Step(425): len = 81129.1, overlap = 88.75
PHY-3002 : Step(426): len = 81443.7, overlap = 88.5
PHY-3002 : Step(427): len = 81587.3, overlap = 88.5
PHY-3002 : Step(428): len = 81620.2, overlap = 90.5
PHY-3002 : Step(429): len = 81646.5, overlap = 85.75
PHY-3002 : Step(430): len = 81729, overlap = 83.5
PHY-3002 : Step(431): len = 81779.2, overlap = 83.25
PHY-3002 : Step(432): len = 81819.1, overlap = 81
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00122013
PHY-3002 : Step(433): len = 81922.8, overlap = 80.25
PHY-3002 : Step(434): len = 82130.3, overlap = 80
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016411s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (190.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.08814e-06
PHY-3002 : Step(435): len = 94205.5, overlap = 32
PHY-3002 : Step(436): len = 90384.5, overlap = 32.75
PHY-3002 : Step(437): len = 88004.9, overlap = 34.25
PHY-3002 : Step(438): len = 85603.7, overlap = 34
PHY-3002 : Step(439): len = 84070.6, overlap = 32.75
PHY-3002 : Step(440): len = 82993.9, overlap = 32.75
PHY-3002 : Step(441): len = 81694, overlap = 32.25
PHY-3002 : Step(442): len = 80519.1, overlap = 32.25
PHY-3002 : Step(443): len = 79905.4, overlap = 32.5
PHY-3002 : Step(444): len = 79527, overlap = 32.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.17629e-06
PHY-3002 : Step(445): len = 79460.1, overlap = 32
PHY-3002 : Step(446): len = 79475.7, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.23526e-05
PHY-3002 : Step(447): len = 79391.7, overlap = 32
PHY-3002 : Step(448): len = 79443.4, overlap = 32.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.45877e-06
PHY-3002 : Step(449): len = 79519.7, overlap = 57.5
PHY-3002 : Step(450): len = 79581.5, overlap = 57.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49175e-05
PHY-3002 : Step(451): len = 79860, overlap = 57
PHY-3002 : Step(452): len = 82368.2, overlap = 48.5
PHY-3002 : Step(453): len = 83642.5, overlap = 44.5
PHY-3002 : Step(454): len = 83890.9, overlap = 43.75
PHY-3002 : Step(455): len = 84423, overlap = 39.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98351e-05
PHY-3002 : Step(456): len = 84374, overlap = 38.25
PHY-3002 : Step(457): len = 85169.3, overlap = 36.5
PHY-3002 : Step(458): len = 85417.8, overlap = 35
PHY-3002 : Step(459): len = 85327.1, overlap = 32.5
PHY-3002 : Step(460): len = 85498.3, overlap = 31.5
PHY-3002 : Step(461): len = 85687.1, overlap = 29.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.96701e-05
PHY-3002 : Step(462): len = 86182.1, overlap = 28.25
PHY-3002 : Step(463): len = 86888.3, overlap = 26.25
PHY-3002 : Step(464): len = 87359.7, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.184558s wall, 0.203125s user + 0.218750s system = 0.421875s CPU (228.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000238563
PHY-3002 : Step(465): len = 95396.9, overlap = 4
PHY-3002 : Step(466): len = 94132.6, overlap = 7.5
PHY-3002 : Step(467): len = 92859.3, overlap = 11.5
PHY-3002 : Step(468): len = 92084.2, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000477126
PHY-3002 : Step(469): len = 92340.4, overlap = 16
PHY-3002 : Step(470): len = 92418.1, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000954252
PHY-3002 : Step(471): len = 92441.6, overlap = 15.25
PHY-3002 : Step(472): len = 92441.6, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015985s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.7%)

PHY-3001 : Legalized: Len = 94991, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 95029, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 395448, over cnt = 70(0%), over = 94, worst = 3
PHY-1002 : len = 395656, over cnt = 53(0%), over = 73, worst = 3
PHY-1002 : len = 395680, over cnt = 42(0%), over = 57, worst = 3
PHY-1002 : len = 395600, over cnt = 37(0%), over = 52, worst = 3
PHY-1002 : len = 355928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.593496s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (102.7%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 768 instances, 655 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.178714s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (113.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 105969
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(473): len = 105504, overlap = 0
PHY-3002 : Step(474): len = 105501, overlap = 0
PHY-3002 : Step(475): len = 105107, overlap = 1.25
PHY-3002 : Step(476): len = 105077, overlap = 1.5
PHY-3002 : Step(477): len = 104777, overlap = 2.75
PHY-3002 : Step(478): len = 104608, overlap = 3
PHY-3002 : Step(479): len = 104608, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004000s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.97949e-05
PHY-3002 : Step(480): len = 104631, overlap = 4
PHY-3002 : Step(481): len = 104631, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.95898e-05
PHY-3002 : Step(482): len = 104559, overlap = 4.25
PHY-3002 : Step(483): len = 104576, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00015918
PHY-3002 : Step(484): len = 104616, overlap = 5
PHY-3002 : Step(485): len = 104616, overlap = 5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.00724e-05
PHY-3002 : Step(486): len = 104579, overlap = 8.5
PHY-3002 : Step(487): len = 104579, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000120145
PHY-3002 : Step(488): len = 104631, overlap = 8
PHY-3002 : Step(489): len = 104650, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00024029
PHY-3002 : Step(490): len = 104725, overlap = 7
PHY-3002 : Step(491): len = 104725, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023928s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (130.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000619234
PHY-3002 : Step(492): len = 104929, overlap = 4
PHY-3002 : Step(493): len = 105008, overlap = 3.75
PHY-3002 : Step(494): len = 105015, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006340s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (246.5%)

PHY-3001 : Legalized: Len = 105294, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 105604, Over = 0
RUN-1003 : finish command "place -eco" in  1.013624s wall, 1.187500s user + 0.718750s system = 1.906250s CPU (188.1%)

RUN-1004 : used memory is 435 MB, reserved memory is 435 MB, peak memory is 982 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  10.307276s wall, 19.531250s user + 5.781250s system = 25.312500s CPU (245.6%)

RUN-1004 : used memory is 435 MB, reserved memory is 435 MB, peak memory is 982 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 521 to 415
PHY-1001 : Pin misalignment score is improved from 415 to 415
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 770 instances
RUN-1001 : 334 mslices, 321 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1598 nets
RUN-1001 : 990 nets have 2 pins
RUN-1001 : 366 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 78 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 375000, over cnt = 99(0%), over = 128, worst = 2
PHY-1002 : len = 375240, over cnt = 81(0%), over = 106, worst = 2
PHY-1002 : len = 375128, over cnt = 58(0%), over = 74, worst = 2
PHY-1002 : len = 375104, over cnt = 50(0%), over = 62, worst = 2
PHY-1002 : len = 333472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.672666s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (99.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 219 to 15
PHY-1001 : End pin swap;  0.029762s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.0%)

PHY-1001 : End global routing;  1.773083s wall, 1.765625s user + 0.015625s system = 1.781250s CPU (100.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37760, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.834289s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (101.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 37680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.179798s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (113.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 593552, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 7.934865s wall, 9.171875s user + 0.265625s system = 9.437500s CPU (118.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 589720, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 1; 0.209288s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (112.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 589432, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.038843s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (120.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 589448, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.026463s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 589464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 589464
PHY-1001 : End DR Iter 4; 0.024552s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.674535s wall, 12.656250s user + 0.625000s system = 13.281250s CPU (113.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.642060s wall, 14.656250s user + 0.640625s system = 15.296875s CPU (112.1%)

RUN-1004 : used memory is 458 MB, reserved memory is 455 MB, peak memory is 982 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1249   out of  19600    6.37%
#reg                  257   out of  19600    1.31%
#le                  1304
  #lut only          1047   out of   1304   80.29%
  #reg only            55   out of   1304    4.22%
  #lut&reg            202   out of   1304   15.49%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.061924s wall, 0.968750s user + 0.109375s system = 1.078125s CPU (101.5%)

RUN-1004 : used memory is 844 MB, reserved memory is 845 MB, peak memory is 982 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1598, pip num: 27603
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1724 valid insts, and 68200 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.618358s wall, 26.562500s user + 0.125000s system = 26.687500s CPU (577.9%)

RUN-1004 : used memory is 873 MB, reserved memory is 873 MB, peak memory is 982 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.523133s wall, 1.500000s user + 0.093750s system = 1.593750s CPU (104.6%)

RUN-1004 : used memory is 997 MB, reserved memory is 998 MB, peak memory is 998 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.738648s wall, 0.437500s user + 0.187500s system = 0.625000s CPU (9.3%)

RUN-1004 : used memory is 1026 MB, reserved memory is 1028 MB, peak memory is 1026 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.831517s wall, 2.109375s user + 0.312500s system = 2.421875s CPU (27.4%)

RUN-1004 : used memory is 910 MB, reserved memory is 905 MB, peak memory is 1026 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 48 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4116/157 useful/useless nets, 3899/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 921 distributor mux.
SYN-1016 : Merged 3305 instances.
SYN-1015 : Optimize round 1, 4531 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4548/184 useful/useless nets, 4337/2125 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2206 better
SYN-1014 : Optimize round 3
SYN-1032 : 4547/0 useful/useless nets, 4336/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.188807s wall, 1.281250s user + 0.078125s system = 1.359375s CPU (114.3%)

RUN-1004 : used memory is 418 MB, reserved memory is 416 MB, peak memory is 1026 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3515
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            551

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3302   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5190/8 useful/useless nets, 4723/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4973/0 useful/useless nets, 4506/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7263/0 useful/useless nets, 6837/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5299/0 useful/useless nets, 4879/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7604/13 useful/useless nets, 7184/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26501, tnet num: 7613, tinst num: 7178, tnode num: 29828, tedge num: 39828.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7613 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1219 (3.98), #lev = 36 (4.63)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6520 instances into 771 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1836/1 useful/useless nets, 1416/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1833/0 useful/useless nets, 1413/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 766 LUT to BLE ...
SYN-4008 : Packed 766 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 31 SEQ (603 nodes)...
SYN-4005 : Packed 31 SEQ with LUT/SLICE
SYN-4006 : 623 single LUT's are left
SYN-4006 : 72 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 838/1080 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1140   out of  19600    5.82%
#reg                  221   out of  19600    1.13%
#le                  1193
  #lut only           972   out of   1193   81.48%
  #reg only            53   out of   1193    4.44%
  #lut&reg            168   out of   1193   14.08%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1193  |1140  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.240087s wall, 6.296875s user + 0.171875s system = 6.468750s CPU (103.7%)

RUN-1004 : used memory is 463 MB, reserved memory is 465 MB, peak memory is 1026 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 714 instances
RUN-1001 : 300 mslices, 299 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1536 nets
RUN-1001 : 1015 nets have 2 pins
RUN-1001 : 341 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 712 instances, 599 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8433, tnet num: 1534, tinst num: 712, tnode num: 9327, tedge num: 14657.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.160316s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 484187
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(495): len = 398331, overlap = 139.5
PHY-3002 : Step(496): len = 348170, overlap = 139.5
PHY-3002 : Step(497): len = 337594, overlap = 137.25
PHY-3002 : Step(498): len = 328433, overlap = 139.5
PHY-3002 : Step(499): len = 319901, overlap = 137.25
PHY-3002 : Step(500): len = 312484, overlap = 139.5
PHY-3002 : Step(501): len = 303952, overlap = 137.25
PHY-3002 : Step(502): len = 296582, overlap = 139.5
PHY-3002 : Step(503): len = 288319, overlap = 137.25
PHY-3002 : Step(504): len = 281085, overlap = 139.5
PHY-3002 : Step(505): len = 273711, overlap = 137.25
PHY-3002 : Step(506): len = 267419, overlap = 139.5
PHY-3002 : Step(507): len = 260339, overlap = 137.25
PHY-3002 : Step(508): len = 254072, overlap = 139.5
PHY-3002 : Step(509): len = 248648, overlap = 137.25
PHY-3002 : Step(510): len = 242881, overlap = 139.5
PHY-3002 : Step(511): len = 235817, overlap = 135
PHY-3002 : Step(512): len = 231354, overlap = 135
PHY-3002 : Step(513): len = 225254, overlap = 137.25
PHY-3002 : Step(514): len = 215331, overlap = 139.5
PHY-3002 : Step(515): len = 210991, overlap = 137.25
PHY-3002 : Step(516): len = 205899, overlap = 139.5
PHY-3002 : Step(517): len = 194912, overlap = 139.5
PHY-3002 : Step(518): len = 190411, overlap = 137.25
PHY-3002 : Step(519): len = 186718, overlap = 139.5
PHY-3002 : Step(520): len = 179167, overlap = 139.5
PHY-3002 : Step(521): len = 174561, overlap = 137.25
PHY-3002 : Step(522): len = 171499, overlap = 137.25
PHY-3002 : Step(523): len = 165729, overlap = 139.5
PHY-3002 : Step(524): len = 159524, overlap = 137.25
PHY-3002 : Step(525): len = 156445, overlap = 137.25
PHY-3002 : Step(526): len = 152121, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.05131e-06
PHY-3002 : Step(527): len = 156146, overlap = 128.25
PHY-3002 : Step(528): len = 153386, overlap = 130.5
PHY-3002 : Step(529): len = 149225, overlap = 128.25
PHY-3002 : Step(530): len = 146656, overlap = 123.75
PHY-3002 : Step(531): len = 143564, overlap = 123.75
PHY-3002 : Step(532): len = 140703, overlap = 121.5
PHY-3002 : Step(533): len = 136880, overlap = 121.5
PHY-3002 : Step(534): len = 133733, overlap = 123.75
PHY-3002 : Step(535): len = 131121, overlap = 124.25
PHY-3002 : Step(536): len = 127396, overlap = 126.75
PHY-3002 : Step(537): len = 123598, overlap = 131.75
PHY-3002 : Step(538): len = 120996, overlap = 131.5
PHY-3002 : Step(539): len = 118177, overlap = 132
PHY-3002 : Step(540): len = 114505, overlap = 133
PHY-3002 : Step(541): len = 111079, overlap = 133.25
PHY-3002 : Step(542): len = 108576, overlap = 133
PHY-3002 : Step(543): len = 105967, overlap = 132
PHY-3002 : Step(544): len = 102201, overlap = 130.5
PHY-3002 : Step(545): len = 99165.8, overlap = 131.25
PHY-3002 : Step(546): len = 97054.6, overlap = 132.5
PHY-3002 : Step(547): len = 94060.5, overlap = 133.25
PHY-3002 : Step(548): len = 89587.2, overlap = 136.25
PHY-3002 : Step(549): len = 87383.3, overlap = 137
PHY-3002 : Step(550): len = 85844.9, overlap = 137.5
PHY-3002 : Step(551): len = 79744.9, overlap = 142.75
PHY-3002 : Step(552): len = 73067.8, overlap = 144.75
PHY-3002 : Step(553): len = 71926.8, overlap = 145.25
PHY-3002 : Step(554): len = 69500.8, overlap = 145.75
PHY-3002 : Step(555): len = 60656, overlap = 144.25
PHY-3002 : Step(556): len = 60361.6, overlap = 145.75
PHY-3002 : Step(557): len = 59906.8, overlap = 147.25
PHY-3002 : Step(558): len = 59565.1, overlap = 147.75
PHY-3002 : Step(559): len = 59150.9, overlap = 152
PHY-3002 : Step(560): len = 58645.9, overlap = 151.75
PHY-3002 : Step(561): len = 57091.4, overlap = 150.75
PHY-3002 : Step(562): len = 56622.6, overlap = 151
PHY-3002 : Step(563): len = 56401.5, overlap = 150.75
PHY-3002 : Step(564): len = 56033.8, overlap = 142.75
PHY-3002 : Step(565): len = 54795.7, overlap = 141.75
PHY-3002 : Step(566): len = 53419.7, overlap = 142
PHY-3002 : Step(567): len = 51976.3, overlap = 137.5
PHY-3002 : Step(568): len = 49971.5, overlap = 139
PHY-3002 : Step(569): len = 49985.5, overlap = 138.75
PHY-3002 : Step(570): len = 49742.7, overlap = 144.75
PHY-3002 : Step(571): len = 48436.3, overlap = 149.75
PHY-3002 : Step(572): len = 47264.5, overlap = 150.25
PHY-3002 : Step(573): len = 47172.5, overlap = 150.25
PHY-3002 : Step(574): len = 47061, overlap = 149.5
PHY-3002 : Step(575): len = 46379, overlap = 149.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.10262e-06
PHY-3002 : Step(576): len = 51501.8, overlap = 144.5
PHY-3002 : Step(577): len = 52017.5, overlap = 140
PHY-3002 : Step(578): len = 52891.2, overlap = 136.5
PHY-3002 : Step(579): len = 53464.1, overlap = 129.5
PHY-3002 : Step(580): len = 53780.8, overlap = 131.75
PHY-3002 : Step(581): len = 53606.9, overlap = 135.75
PHY-3002 : Step(582): len = 53444.9, overlap = 135.5
PHY-3002 : Step(583): len = 52936.5, overlap = 132.25
PHY-3002 : Step(584): len = 52567, overlap = 127.5
PHY-3002 : Step(585): len = 52822, overlap = 122.75
PHY-3002 : Step(586): len = 52592.2, overlap = 120.25
PHY-3002 : Step(587): len = 51435.1, overlap = 118.25
PHY-3002 : Step(588): len = 51027.6, overlap = 119.5
PHY-3002 : Step(589): len = 51441.7, overlap = 118.5
PHY-3002 : Step(590): len = 51290.3, overlap = 118.75
PHY-3002 : Step(591): len = 50708.1, overlap = 119.75
PHY-3002 : Step(592): len = 49993.2, overlap = 120.25
PHY-3002 : Step(593): len = 49493.5, overlap = 125.5
PHY-3002 : Step(594): len = 49409.8, overlap = 127
PHY-3002 : Step(595): len = 49266.1, overlap = 129.75
PHY-3002 : Step(596): len = 48919, overlap = 124.5
PHY-3002 : Step(597): len = 48567, overlap = 125.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.62052e-05
PHY-3002 : Step(598): len = 53113.5, overlap = 132
PHY-3002 : Step(599): len = 53744.1, overlap = 134.25
PHY-3002 : Step(600): len = 56338.5, overlap = 137
PHY-3002 : Step(601): len = 57281.2, overlap = 138.75
PHY-3002 : Step(602): len = 57848.8, overlap = 131.5
PHY-3002 : Step(603): len = 58892.2, overlap = 127.25
PHY-3002 : Step(604): len = 59046.9, overlap = 121.25
PHY-3002 : Step(605): len = 59064.9, overlap = 127.75
PHY-3002 : Step(606): len = 59007.3, overlap = 128.75
PHY-3002 : Step(607): len = 58599.5, overlap = 129.5
PHY-3002 : Step(608): len = 57916.2, overlap = 131
PHY-3002 : Step(609): len = 57624.6, overlap = 131.5
PHY-3002 : Step(610): len = 57342.8, overlap = 131.5
PHY-3002 : Step(611): len = 56770.1, overlap = 131.25
PHY-3002 : Step(612): len = 56098.1, overlap = 135.25
PHY-3002 : Step(613): len = 55470.5, overlap = 137.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.24105e-05
PHY-3002 : Step(614): len = 58765.9, overlap = 130.25
PHY-3002 : Step(615): len = 59750.6, overlap = 137
PHY-3002 : Step(616): len = 60989.8, overlap = 123.25
PHY-3002 : Step(617): len = 61168.5, overlap = 125.25
PHY-3002 : Step(618): len = 60992.1, overlap = 123
PHY-3002 : Step(619): len = 60726, overlap = 120.5
PHY-3002 : Step(620): len = 61328.8, overlap = 111.75
PHY-3002 : Step(621): len = 61667.2, overlap = 111.5
PHY-3002 : Step(622): len = 60976.1, overlap = 109
PHY-3002 : Step(623): len = 60715.8, overlap = 107.25
PHY-3002 : Step(624): len = 60889.4, overlap = 103.25
PHY-3002 : Step(625): len = 60859.2, overlap = 108
PHY-3002 : Step(626): len = 61071.6, overlap = 103.5
PHY-3002 : Step(627): len = 61054.8, overlap = 106.25
PHY-3002 : Step(628): len = 60523.9, overlap = 115.25
PHY-3002 : Step(629): len = 59964.7, overlap = 110.75
PHY-3002 : Step(630): len = 59742, overlap = 106
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.48209e-05
PHY-3002 : Step(631): len = 61726.6, overlap = 112.75
PHY-3002 : Step(632): len = 62290.5, overlap = 112.75
PHY-3002 : Step(633): len = 63495.1, overlap = 115
PHY-3002 : Step(634): len = 63945.2, overlap = 117.25
PHY-3002 : Step(635): len = 64152.3, overlap = 119
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000122657
PHY-3002 : Step(636): len = 65629.8, overlap = 116.75
PHY-3002 : Step(637): len = 66112.6, overlap = 116.75
PHY-3002 : Step(638): len = 66945.7, overlap = 116.5
PHY-3002 : Step(639): len = 67901.7, overlap = 120.25
PHY-3002 : Step(640): len = 67871.6, overlap = 117.75
PHY-3002 : Step(641): len = 68057, overlap = 117.75
PHY-3002 : Step(642): len = 68278.1, overlap = 115.25
PHY-3002 : Step(643): len = 68323.7, overlap = 115.25
PHY-3002 : Step(644): len = 68559.1, overlap = 112.75
PHY-3002 : Step(645): len = 68732.3, overlap = 112.5
PHY-3002 : Step(646): len = 68910.2, overlap = 114.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000225216
PHY-3002 : Step(647): len = 69734.7, overlap = 112
PHY-3002 : Step(648): len = 70172.9, overlap = 112
PHY-3002 : Step(649): len = 71378.5, overlap = 102.75
PHY-3002 : Step(650): len = 71695.4, overlap = 100
PHY-3002 : Step(651): len = 71740.9, overlap = 103.75
PHY-3002 : Step(652): len = 71497.1, overlap = 103.25
PHY-3002 : Step(653): len = 71962.8, overlap = 94
PHY-3002 : Step(654): len = 72168.8, overlap = 87
PHY-3002 : Step(655): len = 72785.1, overlap = 87
PHY-3002 : Step(656): len = 72870.5, overlap = 88.75
PHY-3002 : Step(657): len = 73178.5, overlap = 82
PHY-3002 : Step(658): len = 73542.6, overlap = 81.75
PHY-3002 : Step(659): len = 73571.1, overlap = 81.75
PHY-3002 : Step(660): len = 73711.2, overlap = 83.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000443494
PHY-3002 : Step(661): len = 74458.9, overlap = 86
PHY-3002 : Step(662): len = 74650.4, overlap = 86
PHY-3002 : Step(663): len = 74995.2, overlap = 85.75
PHY-3002 : Step(664): len = 75188.1, overlap = 87.5
PHY-3002 : Step(665): len = 75637.9, overlap = 86.75
PHY-3002 : Step(666): len = 75687.9, overlap = 84.5
PHY-3002 : Step(667): len = 75836.8, overlap = 84.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000761879
PHY-3002 : Step(668): len = 76070.2, overlap = 84.5
PHY-3002 : Step(669): len = 76350.5, overlap = 91.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00101038
PHY-3002 : Step(670): len = 76404.5, overlap = 91.25
PHY-3002 : Step(671): len = 76708.1, overlap = 91
PHY-3002 : Step(672): len = 76918.5, overlap = 91
PHY-3002 : Step(673): len = 76983.2, overlap = 93
PHY-3002 : Step(674): len = 77074, overlap = 90.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010483s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73107e-06
PHY-3002 : Step(675): len = 94232.8, overlap = 28.25
PHY-3002 : Step(676): len = 94021.7, overlap = 29
PHY-3002 : Step(677): len = 93275.1, overlap = 29.25
PHY-3002 : Step(678): len = 92533.4, overlap = 30
PHY-3002 : Step(679): len = 91228.4, overlap = 30
PHY-3002 : Step(680): len = 90739.9, overlap = 30.25
PHY-3002 : Step(681): len = 90302, overlap = 30.75
PHY-3002 : Step(682): len = 89771.7, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.46215e-06
PHY-3002 : Step(683): len = 89632.7, overlap = 31.25
PHY-3002 : Step(684): len = 89499.7, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49243e-05
PHY-3002 : Step(685): len = 89452.2, overlap = 31
PHY-3002 : Step(686): len = 89451.6, overlap = 30.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.98486e-05
PHY-3002 : Step(687): len = 89554.5, overlap = 31
PHY-3002 : Step(688): len = 89773.1, overlap = 30.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.22696e-05
PHY-3002 : Step(689): len = 89641.3, overlap = 45.75
PHY-3002 : Step(690): len = 89814.1, overlap = 45.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.31866e-05
PHY-3002 : Step(691): len = 90264.9, overlap = 43.5
PHY-3002 : Step(692): len = 92775.5, overlap = 34
PHY-3002 : Step(693): len = 92846.6, overlap = 34.25
PHY-3002 : Step(694): len = 92823.7, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.63733e-05
PHY-3002 : Step(695): len = 93332.3, overlap = 30.25
PHY-3002 : Step(696): len = 94065.8, overlap = 26.25
PHY-3002 : Step(697): len = 94637.7, overlap = 22.75
PHY-3002 : Step(698): len = 94849.2, overlap = 21.25
PHY-3002 : Step(699): len = 95058.1, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.186705s wall, 0.187500s user + 0.109375s system = 0.296875s CPU (159.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000268284
PHY-3002 : Step(700): len = 102553, overlap = 5.5
PHY-3002 : Step(701): len = 101208, overlap = 7
PHY-3002 : Step(702): len = 100112, overlap = 9.25
PHY-3002 : Step(703): len = 99082.2, overlap = 15.25
PHY-3002 : Step(704): len = 98321.9, overlap = 16.75
PHY-3002 : Step(705): len = 97877.5, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000536569
PHY-3002 : Step(706): len = 98205.5, overlap = 19.25
PHY-3002 : Step(707): len = 98308.1, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107314
PHY-3002 : Step(708): len = 98536.4, overlap = 16.75
PHY-3002 : Step(709): len = 98617.8, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008365s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 101221, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 101213, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 386176, over cnt = 64(0%), over = 83, worst = 2
PHY-1002 : len = 386480, over cnt = 44(0%), over = 56, worst = 2
PHY-1002 : len = 386040, over cnt = 34(0%), over = 46, worst = 2
PHY-1002 : len = 385520, over cnt = 29(0%), over = 40, worst = 2
PHY-1002 : len = 323328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.616098s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (98.9%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 650 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 756 instances, 643 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8757, tnet num: 1578, tinst num: 756, tnode num: 9792, tedge num: 15179.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1578 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.172810s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 112978
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(710): len = 112335, overlap = 0
PHY-3002 : Step(711): len = 112350, overlap = 0
PHY-3002 : Step(712): len = 112016, overlap = 0
PHY-3002 : Step(713): len = 111995, overlap = 0.5
PHY-3002 : Step(714): len = 111995, overlap = 0.5
PHY-3002 : Step(715): len = 111761, overlap = 0
PHY-3002 : Step(716): len = 111761, overlap = 0
PHY-3002 : Step(717): len = 111840, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003800s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.87713e-05
PHY-3002 : Step(718): len = 111721, overlap = 4.5
PHY-3002 : Step(719): len = 111742, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.75427e-05
PHY-3002 : Step(720): len = 111775, overlap = 4.75
PHY-3002 : Step(721): len = 111775, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.50853e-05
PHY-3002 : Step(722): len = 111765, overlap = 4.25
PHY-3002 : Step(723): len = 111765, overlap = 4.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.54001e-05
PHY-3002 : Step(724): len = 111762, overlap = 9
PHY-3002 : Step(725): len = 111762, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0001108
PHY-3002 : Step(726): len = 111814, overlap = 8.5
PHY-3002 : Step(727): len = 111814, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000221601
PHY-3002 : Step(728): len = 111903, overlap = 8.25
PHY-3002 : Step(729): len = 111903, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027278s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000694418
PHY-3002 : Step(730): len = 112146, overlap = 4.25
PHY-3002 : Step(731): len = 112187, overlap = 4.75
PHY-3002 : Step(732): len = 112219, overlap = 4
PHY-3002 : Step(733): len = 112212, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005932s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 112356, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 112412, Over = 0
RUN-1003 : finish command "place -eco" in  1.028525s wall, 1.140625s user + 0.609375s system = 1.750000s CPU (170.1%)

RUN-1004 : used memory is 470 MB, reserved memory is 473 MB, peak memory is 1026 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  9.901084s wall, 18.328125s user + 5.437500s system = 23.765625s CPU (240.0%)

RUN-1004 : used memory is 470 MB, reserved memory is 473 MB, peak memory is 1026 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 511 to 408
PHY-1001 : Pin misalignment score is improved from 408 to 405
PHY-1001 : Pin misalignment score is improved from 405 to 403
PHY-1001 : Pin misalignment score is improved from 403 to 403
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 758 instances
RUN-1001 : 329 mslices, 314 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1580 nets
RUN-1001 : 991 nets have 2 pins
RUN-1001 : 353 nets have [3 - 5] pins
RUN-1001 : 92 nets have [6 - 10] pins
RUN-1001 : 73 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 356440, over cnt = 107(0%), over = 128, worst = 2
PHY-1002 : len = 356736, over cnt = 91(0%), over = 105, worst = 2
PHY-1002 : len = 356088, over cnt = 68(0%), over = 75, worst = 2
PHY-1002 : len = 355616, over cnt = 58(0%), over = 65, worst = 2
PHY-1002 : len = 312472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.725679s wall, 0.765625s user + 0.046875s system = 0.812500s CPU (112.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 225 to 22
PHY-1001 : End pin swap;  0.028145s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.0%)

PHY-1001 : End global routing;  1.766980s wall, 1.828125s user + 0.046875s system = 1.875000s CPU (106.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38464, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.784203s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (101.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 38336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.185809s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 593976, over cnt = 118(0%), over = 119, worst = 2
PHY-1001 : End Routed; 8.287272s wall, 9.484375s user + 0.343750s system = 9.828125s CPU (118.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 586632, over cnt = 41(0%), over = 42, worst = 2
PHY-1001 : End DR Iter 1; 1.074454s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (101.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 585464, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.165225s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (113.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 585496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 585496
PHY-1001 : End DR Iter 3; 0.031587s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.116917s wall, 14.140625s user + 0.656250s system = 14.796875s CPU (112.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.140491s wall, 16.250000s user + 0.703125s system = 16.953125s CPU (112.0%)

RUN-1004 : used memory is 491 MB, reserved memory is 490 MB, peak memory is 1026 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1228   out of  19600    6.27%
#reg                  257   out of  19600    1.31%
#le                  1281
  #lut only          1024   out of   1281   79.94%
  #reg only            53   out of   1281    4.14%
  #lut&reg            204   out of   1281   15.93%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8757, tnet num: 1578, tinst num: 756, tnode num: 9792, tedge num: 15179.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1578 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.159522s wall, 1.046875s user + 0.171875s system = 1.218750s CPU (105.1%)

RUN-1004 : used memory is 859 MB, reserved memory is 861 MB, peak memory is 1026 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 758
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1580, pip num: 27357
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1766 valid insts, and 67857 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.741508s wall, 27.125000s user + 0.203125s system = 27.328125s CPU (576.4%)

RUN-1004 : used memory is 882 MB, reserved memory is 885 MB, peak memory is 1026 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.524921s wall, 1.468750s user + 0.046875s system = 1.515625s CPU (99.4%)

RUN-1004 : used memory is 1013 MB, reserved memory is 1016 MB, peak memory is 1026 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.846290s wall, 0.375000s user + 0.437500s system = 0.812500s CPU (11.9%)

RUN-1004 : used memory is 1042 MB, reserved memory is 1046 MB, peak memory is 1042 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.940435s wall, 2.000000s user + 0.515625s system = 2.515625s CPU (28.1%)

RUN-1004 : used memory is 930 MB, reserved memory is 927 MB, peak memory is 1042 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 48 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4116/157 useful/useless nets, 3899/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 921 distributor mux.
SYN-1016 : Merged 3305 instances.
SYN-1015 : Optimize round 1, 4531 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4548/184 useful/useless nets, 4337/2125 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2206 better
SYN-1014 : Optimize round 3
SYN-1032 : 4547/0 useful/useless nets, 4336/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.174241s wall, 1.234375s user + 0.046875s system = 1.281250s CPU (109.1%)

RUN-1004 : used memory is 465 MB, reserved memory is 467 MB, peak memory is 1042 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3515
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            551

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3302   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5190/8 useful/useless nets, 4723/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4973/0 useful/useless nets, 4506/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7263/0 useful/useless nets, 6837/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5299/0 useful/useless nets, 4879/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7604/13 useful/useless nets, 7184/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26501, tnet num: 7613, tinst num: 7178, tnode num: 29828, tedge num: 39828.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7613 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1219 (3.98), #lev = 36 (4.63)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6520 instances into 771 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1836/1 useful/useless nets, 1416/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1833/0 useful/useless nets, 1413/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 766 LUT to BLE ...
SYN-4008 : Packed 766 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 31 SEQ (604 nodes)...
SYN-4005 : Packed 31 SEQ with LUT/SLICE
SYN-4006 : 623 single LUT's are left
SYN-4006 : 72 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 838/1080 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1140   out of  19600    5.82%
#reg                  221   out of  19600    1.13%
#le                  1193
  #lut only           972   out of   1193   81.48%
  #reg only            53   out of   1193    4.44%
  #lut&reg            168   out of   1193   14.08%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1193  |1140  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.173076s wall, 6.156250s user + 0.062500s system = 6.218750s CPU (100.7%)

RUN-1004 : used memory is 499 MB, reserved memory is 503 MB, peak memory is 1042 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 714 instances
RUN-1001 : 300 mslices, 299 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1536 nets
RUN-1001 : 1015 nets have 2 pins
RUN-1001 : 341 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 712 instances, 599 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8433, tnet num: 1534, tinst num: 712, tnode num: 9327, tedge num: 14657.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.166311s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (112.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 483057
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(734): len = 392466, overlap = 139.5
PHY-3002 : Step(735): len = 339287, overlap = 139.5
PHY-3002 : Step(736): len = 327961, overlap = 137.25
PHY-3002 : Step(737): len = 319958, overlap = 139.5
PHY-3002 : Step(738): len = 311607, overlap = 137.25
PHY-3002 : Step(739): len = 304425, overlap = 139.5
PHY-3002 : Step(740): len = 296114, overlap = 137.25
PHY-3002 : Step(741): len = 288801, overlap = 139.5
PHY-3002 : Step(742): len = 281311, overlap = 137.25
PHY-3002 : Step(743): len = 275089, overlap = 139.5
PHY-3002 : Step(744): len = 267806, overlap = 137.25
PHY-3002 : Step(745): len = 261651, overlap = 139.5
PHY-3002 : Step(746): len = 254640, overlap = 137.25
PHY-3002 : Step(747): len = 249054, overlap = 139.5
PHY-3002 : Step(748): len = 243971, overlap = 137.25
PHY-3002 : Step(749): len = 237200, overlap = 137.25
PHY-3002 : Step(750): len = 231189, overlap = 135
PHY-3002 : Step(751): len = 226014, overlap = 137.25
PHY-3002 : Step(752): len = 221083, overlap = 135
PHY-3002 : Step(753): len = 214801, overlap = 139.5
PHY-3002 : Step(754): len = 208812, overlap = 137.25
PHY-3002 : Step(755): len = 204775, overlap = 137.25
PHY-3002 : Step(756): len = 199371, overlap = 139.5
PHY-3002 : Step(757): len = 193122, overlap = 139.5
PHY-3002 : Step(758): len = 188894, overlap = 137.25
PHY-3002 : Step(759): len = 185151, overlap = 137.25
PHY-3002 : Step(760): len = 179055, overlap = 139.5
PHY-3002 : Step(761): len = 174311, overlap = 137.25
PHY-3002 : Step(762): len = 170518, overlap = 139.5
PHY-3002 : Step(763): len = 165943, overlap = 137.25
PHY-3002 : Step(764): len = 162123, overlap = 137.25
PHY-3002 : Step(765): len = 158393, overlap = 137.25
PHY-3002 : Step(766): len = 154021, overlap = 139.5
PHY-3002 : Step(767): len = 149574, overlap = 137.25
PHY-3002 : Step(768): len = 145872, overlap = 137.25
PHY-3002 : Step(769): len = 142239, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.20853e-06
PHY-3002 : Step(770): len = 147787, overlap = 128.25
PHY-3002 : Step(771): len = 145531, overlap = 130.5
PHY-3002 : Step(772): len = 141048, overlap = 128.25
PHY-3002 : Step(773): len = 139312, overlap = 128.25
PHY-3002 : Step(774): len = 136771, overlap = 123.75
PHY-3002 : Step(775): len = 133629, overlap = 123.75
PHY-3002 : Step(776): len = 130698, overlap = 127
PHY-3002 : Step(777): len = 127568, overlap = 126.75
PHY-3002 : Step(778): len = 124695, overlap = 126.75
PHY-3002 : Step(779): len = 121515, overlap = 126.5
PHY-3002 : Step(780): len = 118472, overlap = 129.75
PHY-3002 : Step(781): len = 115584, overlap = 130.5
PHY-3002 : Step(782): len = 112623, overlap = 131.5
PHY-3002 : Step(783): len = 109426, overlap = 131.5
PHY-3002 : Step(784): len = 106625, overlap = 130
PHY-3002 : Step(785): len = 104053, overlap = 130.5
PHY-3002 : Step(786): len = 100651, overlap = 129
PHY-3002 : Step(787): len = 97951, overlap = 130.25
PHY-3002 : Step(788): len = 95912.6, overlap = 131.75
PHY-3002 : Step(789): len = 92007.8, overlap = 132
PHY-3002 : Step(790): len = 88811.9, overlap = 132.25
PHY-3002 : Step(791): len = 87269.6, overlap = 132.75
PHY-3002 : Step(792): len = 84428.3, overlap = 134
PHY-3002 : Step(793): len = 79209.8, overlap = 139.75
PHY-3002 : Step(794): len = 77432.2, overlap = 141
PHY-3002 : Step(795): len = 76221, overlap = 141.5
PHY-3002 : Step(796): len = 68816.5, overlap = 143.5
PHY-3002 : Step(797): len = 64691.4, overlap = 144.75
PHY-3002 : Step(798): len = 64159.9, overlap = 145
PHY-3002 : Step(799): len = 63965.3, overlap = 150.25
PHY-3002 : Step(800): len = 63796.7, overlap = 148
PHY-3002 : Step(801): len = 60325.2, overlap = 143.75
PHY-3002 : Step(802): len = 59568.7, overlap = 144
PHY-3002 : Step(803): len = 58607.1, overlap = 145.75
PHY-3002 : Step(804): len = 57962.3, overlap = 144.75
PHY-3002 : Step(805): len = 56680.4, overlap = 143.75
PHY-3002 : Step(806): len = 55899.9, overlap = 143.25
PHY-3002 : Step(807): len = 54180.6, overlap = 137.25
PHY-3002 : Step(808): len = 52880.5, overlap = 138.25
PHY-3002 : Step(809): len = 52663, overlap = 139
PHY-3002 : Step(810): len = 52394.2, overlap = 138.25
PHY-3002 : Step(811): len = 51279.8, overlap = 139
PHY-3002 : Step(812): len = 50158.6, overlap = 141.25
PHY-3002 : Step(813): len = 48288.5, overlap = 141.5
PHY-3002 : Step(814): len = 48018.4, overlap = 140.75
PHY-3002 : Step(815): len = 47985, overlap = 141
PHY-3002 : Step(816): len = 47828.1, overlap = 140
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.41706e-06
PHY-3002 : Step(817): len = 53334.1, overlap = 133
PHY-3002 : Step(818): len = 53846.9, overlap = 132.5
PHY-3002 : Step(819): len = 54301.4, overlap = 123.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.58653e-05
PHY-3002 : Step(820): len = 59584.4, overlap = 123
PHY-3002 : Step(821): len = 61778.4, overlap = 122
PHY-3002 : Step(822): len = 63507.5, overlap = 120.75
PHY-3002 : Step(823): len = 65205.9, overlap = 113.75
PHY-3002 : Step(824): len = 65017, overlap = 113.25
PHY-3002 : Step(825): len = 64396.6, overlap = 114
PHY-3002 : Step(826): len = 64418.9, overlap = 112.75
PHY-3002 : Step(827): len = 64834.8, overlap = 109.25
PHY-3002 : Step(828): len = 65031.3, overlap = 109.5
PHY-3002 : Step(829): len = 64909.6, overlap = 108.5
PHY-3002 : Step(830): len = 64341.4, overlap = 112.75
PHY-3002 : Step(831): len = 63981.3, overlap = 114.25
PHY-3002 : Step(832): len = 63381, overlap = 118.75
PHY-3002 : Step(833): len = 63173.2, overlap = 123
PHY-3002 : Step(834): len = 63098.4, overlap = 123.5
PHY-3002 : Step(835): len = 63010.4, overlap = 121.5
PHY-3002 : Step(836): len = 63260.6, overlap = 117.5
PHY-3002 : Step(837): len = 63430.6, overlap = 118.5
PHY-3002 : Step(838): len = 63226.9, overlap = 118.25
PHY-3002 : Step(839): len = 62756.5, overlap = 118.75
PHY-3002 : Step(840): len = 62401.8, overlap = 121
PHY-3002 : Step(841): len = 62267.5, overlap = 122.25
PHY-3002 : Step(842): len = 61848.4, overlap = 124.25
PHY-3002 : Step(843): len = 61131, overlap = 125.5
PHY-3002 : Step(844): len = 60745.7, overlap = 125.5
PHY-3002 : Step(845): len = 60219.3, overlap = 125.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.17306e-05
PHY-3002 : Step(846): len = 63942.3, overlap = 117
PHY-3002 : Step(847): len = 64819.9, overlap = 108
PHY-3002 : Step(848): len = 65488.3, overlap = 110.75
PHY-3002 : Step(849): len = 66002.3, overlap = 108.75
PHY-3002 : Step(850): len = 66194.4, overlap = 111.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.34612e-05
PHY-3002 : Step(851): len = 68364.9, overlap = 109
PHY-3002 : Step(852): len = 69287.7, overlap = 111.25
PHY-3002 : Step(853): len = 73219.5, overlap = 108.5
PHY-3002 : Step(854): len = 75686.2, overlap = 99.25
PHY-3002 : Step(855): len = 74966.1, overlap = 101.5
PHY-3002 : Step(856): len = 75557.1, overlap = 103.75
PHY-3002 : Step(857): len = 75699.7, overlap = 103.5
PHY-3002 : Step(858): len = 75940, overlap = 101.25
PHY-3002 : Step(859): len = 76465.3, overlap = 103.5
PHY-3002 : Step(860): len = 76376, overlap = 101
PHY-3002 : Step(861): len = 76448.5, overlap = 91.75
PHY-3002 : Step(862): len = 76602, overlap = 94
PHY-3002 : Step(863): len = 76462, overlap = 96
PHY-3002 : Step(864): len = 76184.2, overlap = 95.75
PHY-3002 : Step(865): len = 75989.8, overlap = 93.75
PHY-3002 : Step(866): len = 75900.7, overlap = 96
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000126922
PHY-3002 : Step(867): len = 77321.6, overlap = 96
PHY-3002 : Step(868): len = 78117, overlap = 91.5
PHY-3002 : Step(869): len = 79754.7, overlap = 86.75
PHY-3002 : Step(870): len = 80730, overlap = 86.5
PHY-3002 : Step(871): len = 81487.7, overlap = 91
PHY-3002 : Step(872): len = 81663.6, overlap = 91
PHY-3002 : Step(873): len = 82046.7, overlap = 93
PHY-3002 : Step(874): len = 82106.9, overlap = 93
PHY-3002 : Step(875): len = 82101.7, overlap = 93
PHY-3002 : Step(876): len = 82015.9, overlap = 90.5
PHY-3002 : Step(877): len = 81849.7, overlap = 90.5
PHY-3002 : Step(878): len = 81787.4, overlap = 90.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000253845
PHY-3002 : Step(879): len = 82688.4, overlap = 92.75
PHY-3002 : Step(880): len = 83076.9, overlap = 90.5
PHY-3002 : Step(881): len = 83563.4, overlap = 88.25
PHY-3002 : Step(882): len = 83679.5, overlap = 87.75
PHY-3002 : Step(883): len = 83836.3, overlap = 87.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0004874
PHY-3002 : Step(884): len = 84267.5, overlap = 87.75
PHY-3002 : Step(885): len = 84565.1, overlap = 87.75
PHY-3002 : Step(886): len = 85056, overlap = 90
PHY-3002 : Step(887): len = 86555.9, overlap = 90
PHY-3002 : Step(888): len = 86840.6, overlap = 90
PHY-3002 : Step(889): len = 86940.4, overlap = 85.5
PHY-3002 : Step(890): len = 87166.6, overlap = 85.5
PHY-3002 : Step(891): len = 87378.2, overlap = 87.75
PHY-3002 : Step(892): len = 87481.4, overlap = 88
PHY-3002 : Step(893): len = 87667.7, overlap = 88
PHY-3002 : Step(894): len = 88391.3, overlap = 85.25
PHY-3002 : Step(895): len = 88515.9, overlap = 87.5
PHY-3002 : Step(896): len = 88545.6, overlap = 85.25
PHY-3002 : Step(897): len = 88561.2, overlap = 87.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000899738
PHY-3002 : Step(898): len = 88903.1, overlap = 87.25
PHY-3002 : Step(899): len = 89174.2, overlap = 85
PHY-3002 : Step(900): len = 89333.4, overlap = 85
PHY-3002 : Step(901): len = 89441.9, overlap = 85
PHY-3002 : Step(902): len = 89579, overlap = 85
PHY-3002 : Step(903): len = 89793.4, overlap = 78.25
PHY-3002 : Step(904): len = 89990.2, overlap = 78
PHY-3002 : Step(905): len = 90058.2, overlap = 78
PHY-3002 : Step(906): len = 90405, overlap = 78
PHY-3002 : Step(907): len = 90870.7, overlap = 73.25
PHY-3002 : Step(908): len = 90965, overlap = 73.5
PHY-3002 : Step(909): len = 91054.7, overlap = 76
PHY-3002 : Step(910): len = 91286.2, overlap = 78.25
PHY-3002 : Step(911): len = 91301.9, overlap = 78.5
PHY-3002 : Step(912): len = 91349.5, overlap = 78.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00154244
PHY-3002 : Step(913): len = 91440.3, overlap = 78.5
PHY-3002 : Step(914): len = 91629, overlap = 78.5
PHY-3002 : Step(915): len = 91722.2, overlap = 78.5
PHY-3002 : Step(916): len = 91819, overlap = 76.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00191398
PHY-3002 : Step(917): len = 91829.3, overlap = 76.25
PHY-3002 : Step(918): len = 92144.2, overlap = 76.25
PHY-3002 : Step(919): len = 92540.9, overlap = 76.5
PHY-3002 : Step(920): len = 92566.6, overlap = 76.5
PHY-3002 : Step(921): len = 92522.8, overlap = 76.5
PHY-3002 : Step(922): len = 92574.3, overlap = 76.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039887s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (156.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.71803e-06
PHY-3002 : Step(923): len = 104015, overlap = 28.75
PHY-3002 : Step(924): len = 103706, overlap = 29
PHY-3002 : Step(925): len = 102854, overlap = 29.25
PHY-3002 : Step(926): len = 101752, overlap = 30.25
PHY-3002 : Step(927): len = 98826.9, overlap = 30
PHY-3002 : Step(928): len = 98102.7, overlap = 30.25
PHY-3002 : Step(929): len = 97041.8, overlap = 30.5
PHY-3002 : Step(930): len = 95748.8, overlap = 30.5
PHY-3002 : Step(931): len = 94762.9, overlap = 32
PHY-3002 : Step(932): len = 93661.3, overlap = 33.75
PHY-3002 : Step(933): len = 92481.3, overlap = 36
PHY-3002 : Step(934): len = 91486.7, overlap = 36.75
PHY-3002 : Step(935): len = 91166.1, overlap = 36.75
PHY-3002 : Step(936): len = 90693.2, overlap = 35.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.43605e-06
PHY-3002 : Step(937): len = 90406.1, overlap = 35
PHY-3002 : Step(938): len = 90428.8, overlap = 35
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.48721e-05
PHY-3002 : Step(939): len = 90390.2, overlap = 34.75
PHY-3002 : Step(940): len = 90425.9, overlap = 34.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.97442e-05
PHY-3002 : Step(941): len = 90481.7, overlap = 34.25
PHY-3002 : Step(942): len = 90698.8, overlap = 32.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.73839e-05
PHY-3002 : Step(943): len = 90816.6, overlap = 32.25
PHY-3002 : Step(944): len = 92442.8, overlap = 33.25
PHY-3002 : Step(945): len = 92784.2, overlap = 32.5
PHY-3002 : Step(946): len = 93169.8, overlap = 28.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50751e-05
PHY-3002 : Step(947): len = 93169.2, overlap = 40.75
PHY-3002 : Step(948): len = 93614.3, overlap = 38.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.01503e-05
PHY-3002 : Step(949): len = 93903.8, overlap = 37.75
PHY-3002 : Step(950): len = 95608.8, overlap = 32.75
PHY-3002 : Step(951): len = 96436.7, overlap = 28.75
PHY-3002 : Step(952): len = 96637.2, overlap = 26.75
PHY-3002 : Step(953): len = 96958.4, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.03005e-05
PHY-3002 : Step(954): len = 96943.9, overlap = 25.25
PHY-3002 : Step(955): len = 97265.3, overlap = 24.75
PHY-3002 : Step(956): len = 97646.2, overlap = 21.75
PHY-3002 : Step(957): len = 97400.9, overlap = 21.75
PHY-3002 : Step(958): len = 97369.7, overlap = 22.25
PHY-3002 : Step(959): len = 97357.6, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.276798s wall, 0.281250s user + 0.250000s system = 0.531250s CPU (191.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000276796
PHY-3002 : Step(960): len = 104427, overlap = 2.5
PHY-3002 : Step(961): len = 102778, overlap = 6.75
PHY-3002 : Step(962): len = 101563, overlap = 10.75
PHY-3002 : Step(963): len = 100780, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000553592
PHY-3002 : Step(964): len = 101053, overlap = 15
PHY-3002 : Step(965): len = 101098, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00110718
PHY-3002 : Step(966): len = 100961, overlap = 13.75
PHY-3002 : Step(967): len = 100919, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009104s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (171.6%)

PHY-3001 : Legalized: Len = 103473, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 103525, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 405568, over cnt = 53(0%), over = 65, worst = 2
PHY-1002 : len = 405880, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 405184, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 404936, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 383024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.601087s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (104.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 650 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 756 instances, 643 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8757, tnet num: 1578, tinst num: 756, tnode num: 9792, tedge num: 15179.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1578 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.191521s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (97.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 115544
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(968): len = 114956, overlap = 0
PHY-3002 : Step(969): len = 114921, overlap = 0
PHY-3002 : Step(970): len = 114357, overlap = 0
PHY-3002 : Step(971): len = 114185, overlap = 0
PHY-3002 : Step(972): len = 114158, overlap = 1
PHY-3002 : Step(973): len = 113746, overlap = 0.25
PHY-3002 : Step(974): len = 113631, overlap = 1
PHY-3002 : Step(975): len = 113595, overlap = 2.25
PHY-3002 : Step(976): len = 113595, overlap = 2.25
PHY-3002 : Step(977): len = 113611, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004095s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.51113e-05
PHY-3002 : Step(978): len = 113528, overlap = 3.75
PHY-3002 : Step(979): len = 113528, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.02226e-05
PHY-3002 : Step(980): len = 113530, overlap = 3.5
PHY-3002 : Step(981): len = 113560, overlap = 4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.00158e-05
PHY-3002 : Step(982): len = 113527, overlap = 7.25
PHY-3002 : Step(983): len = 113529, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.00315e-05
PHY-3002 : Step(984): len = 113585, overlap = 6.75
PHY-3002 : Step(985): len = 113585, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000159718
PHY-3002 : Step(986): len = 113573, overlap = 6.25
PHY-3002 : Step(987): len = 113580, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034434s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (181.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000903301
PHY-3002 : Step(988): len = 113969, overlap = 2.75
PHY-3002 : Step(989): len = 114003, overlap = 3.75
PHY-3002 : Step(990): len = 114001, overlap = 3.25
PHY-3002 : Step(991): len = 113987, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006761s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 114324, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 114378, Over = 0
RUN-1003 : finish command "place -eco" in  1.106640s wall, 1.828125s user + 0.390625s system = 2.218750s CPU (200.5%)

RUN-1004 : used memory is 507 MB, reserved memory is 511 MB, peak memory is 1042 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  11.512391s wall, 22.140625s user + 6.484375s system = 28.625000s CPU (248.6%)

RUN-1004 : used memory is 507 MB, reserved memory is 511 MB, peak memory is 1042 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 519 to 415
PHY-1001 : Pin misalignment score is improved from 415 to 412
PHY-1001 : Pin misalignment score is improved from 412 to 412
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 758 instances
RUN-1001 : 329 mslices, 314 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1580 nets
RUN-1001 : 991 nets have 2 pins
RUN-1001 : 353 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 387776, over cnt = 79(0%), over = 95, worst = 2
PHY-1002 : len = 388088, over cnt = 62(0%), over = 70, worst = 2
PHY-1002 : len = 388264, over cnt = 44(0%), over = 50, worst = 2
PHY-1002 : len = 381384, over cnt = 22(0%), over = 23, worst = 2
PHY-1002 : len = 369784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.628953s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (101.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 236 to 23
PHY-1001 : End pin swap;  0.027762s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (168.8%)

PHY-1001 : End global routing;  1.664387s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (102.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.474618s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (102.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000051s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 599888, over cnt = 74(0%), over = 74, worst = 1
PHY-1001 : End Routed; 7.994467s wall, 9.671875s user + 0.171875s system = 9.843750s CPU (123.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 596848, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.150683s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 596760, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 596760
PHY-1001 : End DR Iter 2; 0.032749s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (47.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.015215s wall, 12.453125s user + 0.437500s system = 12.890625s CPU (117.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.899452s wall, 14.375000s user + 0.437500s system = 14.812500s CPU (114.8%)

RUN-1004 : used memory is 591 MB, reserved memory is 597 MB, peak memory is 1042 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1228   out of  19600    6.27%
#reg                  257   out of  19600    1.31%
#le                  1281
  #lut only          1024   out of   1281   79.94%
  #reg only            53   out of   1281    4.14%
  #lut&reg            204   out of   1281   15.93%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8757, tnet num: 1578, tinst num: 756, tnode num: 9792, tedge num: 15179.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1578 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.036284s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (107.1%)

RUN-1004 : used memory is 893 MB, reserved memory is 899 MB, peak memory is 1042 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 758
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1580, pip num: 27608
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1728 valid insts, and 68372 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.495527s wall, 26.562500s user + 0.140625s system = 26.703125s CPU (594.0%)

RUN-1004 : used memory is 914 MB, reserved memory is 921 MB, peak memory is 1042 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.559804s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (100.2%)

RUN-1004 : used memory is 1042 MB, reserved memory is 1053 MB, peak memory is 1044 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.779460s wall, 0.421875s user + 0.406250s system = 0.828125s CPU (12.2%)

RUN-1004 : used memory is 1071 MB, reserved memory is 1084 MB, peak memory is 1072 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.870330s wall, 2.062500s user + 0.484375s system = 2.546875s CPU (28.7%)

RUN-1004 : used memory is 992 MB, reserved memory is 1003 MB, peak memory is 1072 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 48 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4116/157 useful/useless nets, 3899/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 921 distributor mux.
SYN-1016 : Merged 3304 instances.
SYN-1015 : Optimize round 1, 4530 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4548/184 useful/useless nets, 4337/2125 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2206 better
SYN-1014 : Optimize round 3
SYN-1032 : 4547/0 useful/useless nets, 4336/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.145908s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (110.4%)

RUN-1004 : used memory is 523 MB, reserved memory is 540 MB, peak memory is 1072 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3514
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               505
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            552

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3301   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5190/8 useful/useless nets, 4723/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4973/0 useful/useless nets, 4506/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7263/0 useful/useless nets, 6837/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5299/0 useful/useless nets, 4879/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7604/13 useful/useless nets, 7184/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26501, tnet num: 7613, tinst num: 7178, tnode num: 29828, tedge num: 39828.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7613 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1220 (3.95), #lev = 34 (4.62)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6520 instances into 777 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1842/1 useful/useless nets, 1422/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1839/0 useful/useless nets, 1419/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 772 LUT to BLE ...
SYN-4008 : Packed 772 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (604 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 628 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 843/1085 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1144   out of  19600    5.84%
#reg                  221   out of  19600    1.13%
#le                  1199
  #lut only           978   out of   1199   81.57%
  #reg only            55   out of   1199    4.59%
  #lut&reg            166   out of   1199   13.84%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1199  |1144  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.274443s wall, 6.281250s user + 0.046875s system = 6.328125s CPU (100.9%)

RUN-1004 : used memory is 542 MB, reserved memory is 556 MB, peak memory is 1072 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (92 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 717 instances
RUN-1001 : 301 mslices, 301 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1542 nets
RUN-1001 : 975 nets have 2 pins
RUN-1001 : 390 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 715 instances, 602 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8408, tnet num: 1540, tinst num: 715, tnode num: 9298, tedge num: 14602.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.149889s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (104.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 486900
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(992): len = 404247, overlap = 139.5
PHY-3002 : Step(993): len = 347269, overlap = 139.5
PHY-3002 : Step(994): len = 327406, overlap = 139.5
PHY-3002 : Step(995): len = 304514, overlap = 139.5
PHY-3002 : Step(996): len = 289136, overlap = 139.5
PHY-3002 : Step(997): len = 280926, overlap = 139.5
PHY-3002 : Step(998): len = 273235, overlap = 137.25
PHY-3002 : Step(999): len = 264649, overlap = 139.5
PHY-3002 : Step(1000): len = 256321, overlap = 137.25
PHY-3002 : Step(1001): len = 251796, overlap = 139.5
PHY-3002 : Step(1002): len = 244227, overlap = 137.25
PHY-3002 : Step(1003): len = 237044, overlap = 139.5
PHY-3002 : Step(1004): len = 232458, overlap = 137.25
PHY-3002 : Step(1005): len = 227496, overlap = 137.25
PHY-3002 : Step(1006): len = 219282, overlap = 135
PHY-3002 : Step(1007): len = 213775, overlap = 137.25
PHY-3002 : Step(1008): len = 209773, overlap = 135
PHY-3002 : Step(1009): len = 203380, overlap = 139.5
PHY-3002 : Step(1010): len = 198206, overlap = 137.25
PHY-3002 : Step(1011): len = 194345, overlap = 139.5
PHY-3002 : Step(1012): len = 186717, overlap = 137.25
PHY-3002 : Step(1013): len = 181479, overlap = 139.5
PHY-3002 : Step(1014): len = 178416, overlap = 137.25
PHY-3002 : Step(1015): len = 172513, overlap = 139.5
PHY-3002 : Step(1016): len = 166278, overlap = 137.25
PHY-3002 : Step(1017): len = 163037, overlap = 139.5
PHY-3002 : Step(1018): len = 158796, overlap = 137.25
PHY-3002 : Step(1019): len = 151446, overlap = 139.5
PHY-3002 : Step(1020): len = 147742, overlap = 137.25
PHY-3002 : Step(1021): len = 144949, overlap = 139.5
PHY-3002 : Step(1022): len = 137966, overlap = 137.25
PHY-3002 : Step(1023): len = 133408, overlap = 139.5
PHY-3002 : Step(1024): len = 131145, overlap = 137.25
PHY-3002 : Step(1025): len = 127232, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.66006e-06
PHY-3002 : Step(1026): len = 126781, overlap = 139.5
PHY-3002 : Step(1027): len = 131139, overlap = 126
PHY-3002 : Step(1028): len = 130398, overlap = 128.5
PHY-3002 : Step(1029): len = 128716, overlap = 128.25
PHY-3002 : Step(1030): len = 126314, overlap = 132.75
PHY-3002 : Step(1031): len = 124243, overlap = 130.5
PHY-3002 : Step(1032): len = 121507, overlap = 133
PHY-3002 : Step(1033): len = 118488, overlap = 131
PHY-3002 : Step(1034): len = 115940, overlap = 133.5
PHY-3002 : Step(1035): len = 113121, overlap = 131.25
PHY-3002 : Step(1036): len = 108948, overlap = 134.25
PHY-3002 : Step(1037): len = 105835, overlap = 133
PHY-3002 : Step(1038): len = 103881, overlap = 135
PHY-3002 : Step(1039): len = 100293, overlap = 133.25
PHY-3002 : Step(1040): len = 95740.1, overlap = 136.5
PHY-3002 : Step(1041): len = 93789.8, overlap = 134.5
PHY-3002 : Step(1042): len = 91711.3, overlap = 136.5
PHY-3002 : Step(1043): len = 79699.5, overlap = 130.25
PHY-3002 : Step(1044): len = 75317.4, overlap = 128.25
PHY-3002 : Step(1045): len = 74584.4, overlap = 126.75
PHY-3002 : Step(1046): len = 66389.2, overlap = 136.75
PHY-3002 : Step(1047): len = 62798.6, overlap = 137.75
PHY-3002 : Step(1048): len = 61143.9, overlap = 140.25
PHY-3002 : Step(1049): len = 59372.3, overlap = 138.25
PHY-3002 : Step(1050): len = 58403.4, overlap = 138.5
PHY-3002 : Step(1051): len = 57332.6, overlap = 143
PHY-3002 : Step(1052): len = 56521.7, overlap = 144.75
PHY-3002 : Step(1053): len = 55192.8, overlap = 144.5
PHY-3002 : Step(1054): len = 53729.4, overlap = 151
PHY-3002 : Step(1055): len = 52184.7, overlap = 151.5
PHY-3002 : Step(1056): len = 50416.7, overlap = 154.75
PHY-3002 : Step(1057): len = 49225.7, overlap = 149.25
PHY-3002 : Step(1058): len = 47518.3, overlap = 154.25
PHY-3002 : Step(1059): len = 45312.6, overlap = 150.75
PHY-3002 : Step(1060): len = 44414.6, overlap = 154.25
PHY-3002 : Step(1061): len = 43569.6, overlap = 154.25
PHY-3002 : Step(1062): len = 42694.4, overlap = 156.75
PHY-3002 : Step(1063): len = 41713.5, overlap = 156
PHY-3002 : Step(1064): len = 41024.9, overlap = 160.25
PHY-3002 : Step(1065): len = 40358.9, overlap = 158.5
PHY-3002 : Step(1066): len = 39674.6, overlap = 158
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.32012e-06
PHY-3002 : Step(1067): len = 44866.6, overlap = 154
PHY-3002 : Step(1068): len = 45932.4, overlap = 156.25
PHY-3002 : Step(1069): len = 46507.7, overlap = 156.25
PHY-3002 : Step(1070): len = 46605.2, overlap = 154
PHY-3002 : Step(1071): len = 46461.8, overlap = 154.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.46402e-05
PHY-3002 : Step(1072): len = 51925.5, overlap = 152.5
PHY-3002 : Step(1073): len = 52860.6, overlap = 146
PHY-3002 : Step(1074): len = 54079.2, overlap = 147
PHY-3002 : Step(1075): len = 55629.1, overlap = 143
PHY-3002 : Step(1076): len = 55134, overlap = 145.75
PHY-3002 : Step(1077): len = 55006.7, overlap = 148
PHY-3002 : Step(1078): len = 54820.5, overlap = 150
PHY-3002 : Step(1079): len = 54556.8, overlap = 145.5
PHY-3002 : Step(1080): len = 54156.7, overlap = 147.25
PHY-3002 : Step(1081): len = 54056.1, overlap = 139.25
PHY-3002 : Step(1082): len = 53849.4, overlap = 140.75
PHY-3002 : Step(1083): len = 53522.3, overlap = 138.75
PHY-3002 : Step(1084): len = 52982.3, overlap = 140.5
PHY-3002 : Step(1085): len = 52308.2, overlap = 142
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.92805e-05
PHY-3002 : Step(1086): len = 57394.6, overlap = 148.5
PHY-3002 : Step(1087): len = 59752.8, overlap = 153
PHY-3002 : Step(1088): len = 61935.5, overlap = 161
PHY-3002 : Step(1089): len = 62411.8, overlap = 158.5
PHY-3002 : Step(1090): len = 61995.6, overlap = 156
PHY-3002 : Step(1091): len = 61752.9, overlap = 153.5
PHY-3002 : Step(1092): len = 61830.6, overlap = 155
PHY-3002 : Step(1093): len = 61789.7, overlap = 142.5
PHY-3002 : Step(1094): len = 61385.5, overlap = 142.25
PHY-3002 : Step(1095): len = 61143.7, overlap = 130.5
PHY-3002 : Step(1096): len = 61440.7, overlap = 141
PHY-3002 : Step(1097): len = 61241.8, overlap = 133.5
PHY-3002 : Step(1098): len = 60654.8, overlap = 125.75
PHY-3002 : Step(1099): len = 60293.4, overlap = 120.5
PHY-3002 : Step(1100): len = 60267.3, overlap = 117.75
PHY-3002 : Step(1101): len = 59881.2, overlap = 114.5
PHY-3002 : Step(1102): len = 59204.3, overlap = 109.75
PHY-3002 : Step(1103): len = 58752.9, overlap = 104.75
PHY-3002 : Step(1104): len = 58693.5, overlap = 108.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.8561e-05
PHY-3002 : Step(1105): len = 60894.7, overlap = 113
PHY-3002 : Step(1106): len = 61757.4, overlap = 104
PHY-3002 : Step(1107): len = 63021.3, overlap = 99.25
PHY-3002 : Step(1108): len = 64853.6, overlap = 100.75
PHY-3002 : Step(1109): len = 64986.3, overlap = 96.25
PHY-3002 : Step(1110): len = 64984, overlap = 100.5
PHY-3002 : Step(1111): len = 65199.4, overlap = 98.25
PHY-3002 : Step(1112): len = 65342.1, overlap = 98
PHY-3002 : Step(1113): len = 65908.4, overlap = 95.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000117122
PHY-3002 : Step(1114): len = 67570.8, overlap = 97.5
PHY-3002 : Step(1115): len = 68109.7, overlap = 99.75
PHY-3002 : Step(1116): len = 69202.2, overlap = 99.25
PHY-3002 : Step(1117): len = 70215.9, overlap = 97
PHY-3002 : Step(1118): len = 70886, overlap = 99.5
PHY-3002 : Step(1119): len = 71075.8, overlap = 101.25
PHY-3002 : Step(1120): len = 71812, overlap = 92.5
PHY-3002 : Step(1121): len = 72249.4, overlap = 92.5
PHY-3002 : Step(1122): len = 72716.3, overlap = 92.5
PHY-3002 : Step(1123): len = 73292.6, overlap = 88
PHY-3002 : Step(1124): len = 73133.2, overlap = 90
PHY-3002 : Step(1125): len = 73059, overlap = 94.5
PHY-3002 : Step(1126): len = 72654.8, overlap = 92.25
PHY-3002 : Step(1127): len = 72421.1, overlap = 93.75
PHY-3002 : Step(1128): len = 72294.4, overlap = 93.75
PHY-3002 : Step(1129): len = 72328.8, overlap = 91.5
PHY-3002 : Step(1130): len = 72326.6, overlap = 87
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000234244
PHY-3002 : Step(1131): len = 73137.1, overlap = 89
PHY-3002 : Step(1132): len = 73457.7, overlap = 93.25
PHY-3002 : Step(1133): len = 73756.6, overlap = 93.25
PHY-3002 : Step(1134): len = 74138.2, overlap = 93.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000468488
PHY-3002 : Step(1135): len = 74651.3, overlap = 91
PHY-3002 : Step(1136): len = 74879.5, overlap = 90.75
PHY-3002 : Step(1137): len = 75345.8, overlap = 90.75
PHY-3002 : Step(1138): len = 75826.1, overlap = 88.25
PHY-3002 : Step(1139): len = 76026.4, overlap = 88.25
PHY-3002 : Step(1140): len = 76442.2, overlap = 92.75
PHY-3002 : Step(1141): len = 76820.8, overlap = 92.75
PHY-3002 : Step(1142): len = 76991.9, overlap = 92.75
PHY-3002 : Step(1143): len = 77344.1, overlap = 92.75
PHY-3002 : Step(1144): len = 78215.7, overlap = 92.75
PHY-3002 : Step(1145): len = 78476.5, overlap = 90.5
PHY-3002 : Step(1146): len = 78442.5, overlap = 90.25
PHY-3002 : Step(1147): len = 78546.6, overlap = 87.5
PHY-3002 : Step(1148): len = 78584.2, overlap = 87.25
PHY-3002 : Step(1149): len = 78788.3, overlap = 82.75
PHY-3002 : Step(1150): len = 78762.9, overlap = 85
PHY-3002 : Step(1151): len = 78880.6, overlap = 84.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000896909
PHY-3002 : Step(1152): len = 79155.2, overlap = 84.25
PHY-3002 : Step(1153): len = 79385.5, overlap = 85.75
PHY-3002 : Step(1154): len = 79704, overlap = 85.5
PHY-3002 : Step(1155): len = 79941.1, overlap = 84.75
PHY-3002 : Step(1156): len = 79933.6, overlap = 84.5
PHY-3002 : Step(1157): len = 80001.2, overlap = 77.5
PHY-3002 : Step(1158): len = 80032.7, overlap = 77.25
PHY-3002 : Step(1159): len = 80097.1, overlap = 77
PHY-3002 : Step(1160): len = 80184.1, overlap = 76.75
PHY-3002 : Step(1161): len = 80308.4, overlap = 76.5
PHY-3002 : Step(1162): len = 80371.8, overlap = 78.75
PHY-3002 : Step(1163): len = 80428.7, overlap = 78.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00147231
PHY-3002 : Step(1164): len = 80528.1, overlap = 78.75
PHY-3002 : Step(1165): len = 80798.3, overlap = 78.75
PHY-3002 : Step(1166): len = 81057.4, overlap = 78.5
PHY-3002 : Step(1167): len = 81159, overlap = 78.5
PHY-3002 : Step(1168): len = 81260.2, overlap = 78.5
PHY-3002 : Step(1169): len = 81361.5, overlap = 76.25
PHY-3002 : Step(1170): len = 81509.1, overlap = 78.5
PHY-3002 : Step(1171): len = 81614.3, overlap = 78.5
PHY-3002 : Step(1172): len = 81722.9, overlap = 78.5
PHY-3002 : Step(1173): len = 81906.9, overlap = 76.25
PHY-3002 : Step(1174): len = 82004.4, overlap = 76.25
PHY-3002 : Step(1175): len = 82025.8, overlap = 76.25
PHY-3002 : Step(1176): len = 82138.1, overlap = 76.25
PHY-3002 : Step(1177): len = 82364.8, overlap = 74
PHY-3002 : Step(1178): len = 82467.4, overlap = 74
PHY-3002 : Step(1179): len = 82552.2, overlap = 74
PHY-3002 : Step(1180): len = 82751.9, overlap = 74
PHY-3002 : Step(1181): len = 82960.3, overlap = 76.5
PHY-3002 : Step(1182): len = 83005.3, overlap = 76.75
PHY-3002 : Step(1183): len = 83060.5, overlap = 79
PHY-3002 : Step(1184): len = 83165.6, overlap = 79
PHY-3002 : Step(1185): len = 83163.6, overlap = 79
PHY-3002 : Step(1186): len = 83229.2, overlap = 78.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00171753
PHY-3002 : Step(1187): len = 83224.7, overlap = 78.5
PHY-3002 : Step(1188): len = 83301.6, overlap = 76.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00206857
PHY-3002 : Step(1189): len = 83304.6, overlap = 76.75
PHY-3002 : Step(1190): len = 83314.1, overlap = 79
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025725s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (425.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.78017e-06
PHY-3002 : Step(1191): len = 99096.9, overlap = 25
PHY-3002 : Step(1192): len = 98133, overlap = 24
PHY-3002 : Step(1193): len = 96734.6, overlap = 23.75
PHY-3002 : Step(1194): len = 94716, overlap = 24.25
PHY-3002 : Step(1195): len = 90184.4, overlap = 24.5
PHY-3002 : Step(1196): len = 88399.5, overlap = 25
PHY-3002 : Step(1197): len = 86978.4, overlap = 24.5
PHY-3002 : Step(1198): len = 86164.1, overlap = 23.75
PHY-3002 : Step(1199): len = 85157.4, overlap = 23.75
PHY-3002 : Step(1200): len = 84346.4, overlap = 24.25
PHY-3002 : Step(1201): len = 83652.3, overlap = 23.75
PHY-3002 : Step(1202): len = 83188.2, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.56035e-06
PHY-3002 : Step(1203): len = 83122.8, overlap = 23.75
PHY-3002 : Step(1204): len = 83122.8, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.91207e-05
PHY-3002 : Step(1205): len = 83169.6, overlap = 24.5
PHY-3002 : Step(1206): len = 83370.6, overlap = 24.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.51684e-06
PHY-3002 : Step(1207): len = 83309.1, overlap = 52.75
PHY-3002 : Step(1208): len = 83365.4, overlap = 52.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.54552e-05
PHY-3002 : Step(1209): len = 83729.9, overlap = 50
PHY-3002 : Step(1210): len = 87182.8, overlap = 41
PHY-3002 : Step(1211): len = 87484.8, overlap = 39
PHY-3002 : Step(1212): len = 87391.1, overlap = 34.25
PHY-3002 : Step(1213): len = 87494.3, overlap = 32.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.09104e-05
PHY-3002 : Step(1214): len = 87587, overlap = 30.75
PHY-3002 : Step(1215): len = 87857.5, overlap = 30.5
PHY-3002 : Step(1216): len = 88554.1, overlap = 26.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.192939s wall, 0.218750s user + 0.078125s system = 0.296875s CPU (153.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000304634
PHY-3002 : Step(1217): len = 99629.5, overlap = 5.75
PHY-3002 : Step(1218): len = 97630.8, overlap = 10.75
PHY-3002 : Step(1219): len = 96060.2, overlap = 12.75
PHY-3002 : Step(1220): len = 94829.1, overlap = 12.75
PHY-3002 : Step(1221): len = 94327.9, overlap = 16.5
PHY-3002 : Step(1222): len = 93925.1, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000609268
PHY-3002 : Step(1223): len = 94215.4, overlap = 16
PHY-3002 : Step(1224): len = 94364.3, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00121854
PHY-3002 : Step(1225): len = 94406.1, overlap = 15.25
PHY-3002 : Step(1226): len = 94406.1, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008976s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 97299.6, Over = 0
PHY-3001 : Final: Len = 97299.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 412536, over cnt = 39(0%), over = 47, worst = 2
PHY-1002 : len = 412696, over cnt = 26(0%), over = 28, worst = 2
PHY-1002 : len = 412736, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 412736, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 399456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.592251s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (100.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 653 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 759 instances, 646 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8732, tnet num: 1584, tinst num: 759, tnode num: 9763, tedge num: 15124.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.179127s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 109025
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1227): len = 108574, overlap = 0
PHY-3002 : Step(1228): len = 108525, overlap = 0
PHY-3002 : Step(1229): len = 107813, overlap = 0
PHY-3002 : Step(1230): len = 107536, overlap = 0
PHY-3002 : Step(1231): len = 107334, overlap = 0.5
PHY-3002 : Step(1232): len = 107071, overlap = 0.75
PHY-3002 : Step(1233): len = 106987, overlap = 1.5
PHY-3002 : Step(1234): len = 106986, overlap = 1.5
PHY-3002 : Step(1235): len = 106923, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003958s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000384152
PHY-3002 : Step(1236): len = 106866, overlap = 5.5
PHY-3002 : Step(1237): len = 106866, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000768305
PHY-3002 : Step(1238): len = 106890, overlap = 4.5
PHY-3002 : Step(1239): len = 106890, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00153661
PHY-3002 : Step(1240): len = 106903, overlap = 4.75
PHY-3002 : Step(1241): len = 106903, overlap = 4.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.09856e-05
PHY-3002 : Step(1242): len = 106860, overlap = 7.75
PHY-3002 : Step(1243): len = 106860, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.19711e-05
PHY-3002 : Step(1244): len = 106902, overlap = 7.25
PHY-3002 : Step(1245): len = 106902, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000163942
PHY-3002 : Step(1246): len = 106899, overlap = 6.75
PHY-3002 : Step(1247): len = 106917, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017078s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0012785
PHY-3002 : Step(1248): len = 107060, overlap = 1.5
PHY-3002 : Step(1249): len = 107083, overlap = 2
PHY-3002 : Step(1250): len = 107090, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006154s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 107271, Over = 0
PHY-3001 : Final: Len = 107271, Over = 0
RUN-1003 : finish command "place -eco" in  1.041828s wall, 1.609375s user + 0.468750s system = 2.078125s CPU (199.5%)

RUN-1004 : used memory is 549 MB, reserved memory is 564 MB, peak memory is 1072 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  10.942217s wall, 20.109375s user + 6.203125s system = 26.312500s CPU (240.5%)

RUN-1004 : used memory is 549 MB, reserved memory is 564 MB, peak memory is 1072 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 523 to 413
PHY-1001 : Pin misalignment score is improved from 413 to 408
PHY-1001 : Pin misalignment score is improved from 408 to 406
PHY-1001 : Pin misalignment score is improved from 406 to 406
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 761 instances
RUN-1001 : 324 mslices, 322 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1586 nets
RUN-1001 : 951 nets have 2 pins
RUN-1001 : 402 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 77 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 386832, over cnt = 73(0%), over = 87, worst = 2
PHY-1002 : len = 387144, over cnt = 57(0%), over = 63, worst = 2
PHY-1002 : len = 386992, over cnt = 47(0%), over = 51, worst = 2
PHY-1002 : len = 386632, over cnt = 33(0%), over = 37, worst = 2
PHY-1002 : len = 359200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.682326s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (103.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 232 to 23
PHY-1001 : End pin swap;  0.029010s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.7%)

PHY-1001 : End global routing;  1.735868s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (101.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.452636s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (103.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 607128, over cnt = 46(0%), over = 46, worst = 1
PHY-1001 : End Routed; 8.200645s wall, 9.875000s user + 0.125000s system = 10.000000s CPU (121.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 606064, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.086417s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 605888, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.028128s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 605792, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 605792
PHY-1001 : End DR Iter 3; 0.022820s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.207118s wall, 12.750000s user + 0.296875s system = 13.046875s CPU (116.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.195248s wall, 14.781250s user + 0.328125s system = 15.109375s CPU (114.5%)

RUN-1004 : used memory is 620 MB, reserved memory is 621 MB, peak memory is 1072 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1232   out of  19600    6.29%
#reg                  257   out of  19600    1.31%
#le                  1287
  #lut only          1030   out of   1287   80.03%
  #reg only            55   out of   1287    4.27%
  #lut&reg            202   out of   1287   15.70%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8732, tnet num: 1584, tinst num: 759, tnode num: 9763, tedge num: 15124.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.053650s wall, 0.968750s user + 0.140625s system = 1.109375s CPU (105.3%)

RUN-1004 : used memory is 922 MB, reserved memory is 922 MB, peak memory is 1072 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 761
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1586, pip num: 27681
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1824 valid insts, and 68348 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.592433s wall, 27.671875s user + 0.125000s system = 27.796875s CPU (605.3%)

RUN-1004 : used memory is 949 MB, reserved memory is 954 MB, peak memory is 1072 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.533584s wall, 1.468750s user + 0.062500s system = 1.531250s CPU (99.8%)

RUN-1004 : used memory is 1070 MB, reserved memory is 1079 MB, peak memory is 1072 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.851078s wall, 0.296875s user + 0.468750s system = 0.765625s CPU (11.2%)

RUN-1004 : used memory is 1100 MB, reserved memory is 1109 MB, peak memory is 1100 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.927960s wall, 1.906250s user + 0.562500s system = 2.468750s CPU (27.7%)

RUN-1004 : used memory is 1033 MB, reserved memory is 1041 MB, peak memory is 1100 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 48 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4116/157 useful/useless nets, 3899/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 919 distributor mux.
SYN-1016 : Merged 3305 instances.
SYN-1015 : Optimize round 1, 4529 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4547/184 useful/useless nets, 4336/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4546/0 useful/useless nets, 4335/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.180956s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (107.2%)

RUN-1004 : used memory is 504 MB, reserved memory is 537 MB, peak memory is 1100 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3513
  #and               1930
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               507
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            552

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3300   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5189/8 useful/useless nets, 4722/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4972/0 useful/useless nets, 4505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7262/0 useful/useless nets, 6836/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5298/0 useful/useless nets, 4878/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7603/13 useful/useless nets, 7183/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26498, tnet num: 7612, tinst num: 7177, tnode num: 29825, tedge num: 39824.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7612 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1208 (3.98), #lev = 33 (4.53)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6519 instances into 773 LUTs, name keeping = 32%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1838/1 useful/useless nets, 1418/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1835/0 useful/useless nets, 1415/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 768 LUT to BLE ...
SYN-4008 : Packed 768 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 31 SEQ (604 nodes)...
SYN-4005 : Packed 31 SEQ with LUT/SLICE
SYN-4006 : 625 single LUT's are left
SYN-4006 : 72 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 840/1082 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1142   out of  19600    5.83%
#reg                  221   out of  19600    1.13%
#le                  1198
  #lut only           977   out of   1198   81.55%
  #reg only            56   out of   1198    4.67%
  #lut&reg            165   out of   1198   13.77%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1198  |1142  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.053240s wall, 6.203125s user + 0.078125s system = 6.281250s CPU (103.8%)

RUN-1004 : used memory is 525 MB, reserved memory is 558 MB, peak memory is 1100 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 717 instances
RUN-1001 : 301 mslices, 301 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1537 nets
RUN-1001 : 1013 nets have 2 pins
RUN-1001 : 350 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 715 instances, 602 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8410, tnet num: 1535, tinst num: 715, tnode num: 9305, tedge num: 14607.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1535 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.151771s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 473333
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1251): len = 392310, overlap = 139.5
PHY-3002 : Step(1252): len = 336923, overlap = 139.5
PHY-3002 : Step(1253): len = 316841, overlap = 139.5
PHY-3002 : Step(1254): len = 307311, overlap = 139.5
PHY-3002 : Step(1255): len = 299103, overlap = 137.25
PHY-3002 : Step(1256): len = 291801, overlap = 139.5
PHY-3002 : Step(1257): len = 256473, overlap = 137.25
PHY-3002 : Step(1258): len = 220216, overlap = 139.5
PHY-3002 : Step(1259): len = 205642, overlap = 137.25
PHY-3002 : Step(1260): len = 200146, overlap = 139.5
PHY-3002 : Step(1261): len = 192292, overlap = 139.5
PHY-3002 : Step(1262): len = 188972, overlap = 137.25
PHY-3002 : Step(1263): len = 184527, overlap = 139.5
PHY-3002 : Step(1264): len = 178444, overlap = 137.25
PHY-3002 : Step(1265): len = 174524, overlap = 137.25
PHY-3002 : Step(1266): len = 170776, overlap = 137.25
PHY-3002 : Step(1267): len = 166376, overlap = 139.5
PHY-3002 : Step(1268): len = 161890, overlap = 137.25
PHY-3002 : Step(1269): len = 158198, overlap = 139.5
PHY-3002 : Step(1270): len = 153858, overlap = 137.25
PHY-3002 : Step(1271): len = 149434, overlap = 139.5
PHY-3002 : Step(1272): len = 145809, overlap = 137.25
PHY-3002 : Step(1273): len = 141546, overlap = 139.5
PHY-3002 : Step(1274): len = 137267, overlap = 137.25
PHY-3002 : Step(1275): len = 133614, overlap = 137.25
PHY-3002 : Step(1276): len = 130151, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.22338e-06
PHY-3002 : Step(1277): len = 146794, overlap = 130.5
PHY-3002 : Step(1278): len = 149912, overlap = 130.5
PHY-3002 : Step(1279): len = 140436, overlap = 128.25
PHY-3002 : Step(1280): len = 135980, overlap = 128.25
PHY-3002 : Step(1281): len = 133083, overlap = 126
PHY-3002 : Step(1282): len = 130276, overlap = 126
PHY-3002 : Step(1283): len = 125062, overlap = 128.75
PHY-3002 : Step(1284): len = 121563, overlap = 128.5
PHY-3002 : Step(1285): len = 118944, overlap = 128.5
PHY-3002 : Step(1286): len = 115158, overlap = 128.5
PHY-3002 : Step(1287): len = 112418, overlap = 133
PHY-3002 : Step(1288): len = 110199, overlap = 133
PHY-3002 : Step(1289): len = 107338, overlap = 128.75
PHY-3002 : Step(1290): len = 104570, overlap = 128.25
PHY-3002 : Step(1291): len = 102488, overlap = 128.25
PHY-3002 : Step(1292): len = 100211, overlap = 128.75
PHY-3002 : Step(1293): len = 97052, overlap = 129.5
PHY-3002 : Step(1294): len = 94661.5, overlap = 129.75
PHY-3002 : Step(1295): len = 92969.3, overlap = 127.5
PHY-3002 : Step(1296): len = 90061.9, overlap = 134.75
PHY-3002 : Step(1297): len = 87153.8, overlap = 133.75
PHY-3002 : Step(1298): len = 85566.5, overlap = 131.5
PHY-3002 : Step(1299): len = 83557.8, overlap = 131.25
PHY-3002 : Step(1300): len = 78788.9, overlap = 131
PHY-3002 : Step(1301): len = 76791.1, overlap = 131.75
PHY-3002 : Step(1302): len = 75458.2, overlap = 132.5
PHY-3002 : Step(1303): len = 70666.3, overlap = 129.25
PHY-3002 : Step(1304): len = 67656.9, overlap = 122.75
PHY-3002 : Step(1305): len = 66498.3, overlap = 123
PHY-3002 : Step(1306): len = 65096.3, overlap = 127
PHY-3002 : Step(1307): len = 63520.5, overlap = 127.5
PHY-3002 : Step(1308): len = 61690.8, overlap = 127.75
PHY-3002 : Step(1309): len = 59147.2, overlap = 126
PHY-3002 : Step(1310): len = 58057, overlap = 128
PHY-3002 : Step(1311): len = 56719.5, overlap = 130
PHY-3002 : Step(1312): len = 54267.2, overlap = 128.5
PHY-3002 : Step(1313): len = 52873.3, overlap = 127.75
PHY-3002 : Step(1314): len = 51754.1, overlap = 127
PHY-3002 : Step(1315): len = 50910.2, overlap = 131.25
PHY-3002 : Step(1316): len = 49591.7, overlap = 128.5
PHY-3002 : Step(1317): len = 48576.7, overlap = 129.5
PHY-3002 : Step(1318): len = 47474.3, overlap = 130
PHY-3002 : Step(1319): len = 46449.9, overlap = 131.25
PHY-3002 : Step(1320): len = 45515.3, overlap = 132.75
PHY-3002 : Step(1321): len = 45038.1, overlap = 133.75
PHY-3002 : Step(1322): len = 44632.8, overlap = 132.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.04468e-05
PHY-3002 : Step(1323): len = 49518, overlap = 130.5
PHY-3002 : Step(1324): len = 50448.2, overlap = 128.25
PHY-3002 : Step(1325): len = 52305.2, overlap = 128.75
PHY-3002 : Step(1326): len = 52201.9, overlap = 128.75
PHY-3002 : Step(1327): len = 51395.7, overlap = 124.5
PHY-3002 : Step(1328): len = 51338.6, overlap = 124.5
PHY-3002 : Step(1329): len = 51654.3, overlap = 124.5
PHY-3002 : Step(1330): len = 52466.7, overlap = 122.5
PHY-3002 : Step(1331): len = 52337.2, overlap = 123
PHY-3002 : Step(1332): len = 51884.6, overlap = 123.5
PHY-3002 : Step(1333): len = 50923.4, overlap = 131
PHY-3002 : Step(1334): len = 50181.4, overlap = 133.75
PHY-3002 : Step(1335): len = 50137.8, overlap = 134
PHY-3002 : Step(1336): len = 50009.3, overlap = 134
PHY-3002 : Step(1337): len = 49636.5, overlap = 134.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.08935e-05
PHY-3002 : Step(1338): len = 52872.1, overlap = 134.5
PHY-3002 : Step(1339): len = 54254.4, overlap = 127.75
PHY-3002 : Step(1340): len = 55519.1, overlap = 129.5
PHY-3002 : Step(1341): len = 58415.3, overlap = 134.5
PHY-3002 : Step(1342): len = 59956.6, overlap = 134.5
PHY-3002 : Step(1343): len = 59366.7, overlap = 134.5
PHY-3002 : Step(1344): len = 58867.8, overlap = 134.5
PHY-3002 : Step(1345): len = 59231.8, overlap = 132.75
PHY-3002 : Step(1346): len = 59413.6, overlap = 135.5
PHY-3002 : Step(1347): len = 59306.9, overlap = 133
PHY-3002 : Step(1348): len = 58802.6, overlap = 132.75
PHY-3002 : Step(1349): len = 57988.4, overlap = 133.25
PHY-3002 : Step(1350): len = 57657, overlap = 131.25
PHY-3002 : Step(1351): len = 57474.6, overlap = 134.25
PHY-3002 : Step(1352): len = 57032.4, overlap = 137.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.17871e-05
PHY-3002 : Step(1353): len = 60701.8, overlap = 125.75
PHY-3002 : Step(1354): len = 61543.7, overlap = 123.5
PHY-3002 : Step(1355): len = 62274.7, overlap = 121.25
PHY-3002 : Step(1356): len = 62967.5, overlap = 124
PHY-3002 : Step(1357): len = 63313.9, overlap = 124.25
PHY-3002 : Step(1358): len = 63563.9, overlap = 126
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.35741e-05
PHY-3002 : Step(1359): len = 65732.7, overlap = 125.75
PHY-3002 : Step(1360): len = 67159.7, overlap = 125.5
PHY-3002 : Step(1361): len = 70073, overlap = 118.75
PHY-3002 : Step(1362): len = 71149.5, overlap = 118.75
PHY-3002 : Step(1363): len = 71313, overlap = 121
PHY-3002 : Step(1364): len = 71356.1, overlap = 118.25
PHY-3002 : Step(1365): len = 71516.8, overlap = 118
PHY-3002 : Step(1366): len = 71973.2, overlap = 118
PHY-3002 : Step(1367): len = 72129.8, overlap = 115.25
PHY-3002 : Step(1368): len = 72721.1, overlap = 113
PHY-3002 : Step(1369): len = 73296.2, overlap = 111
PHY-3002 : Step(1370): len = 73705.2, overlap = 104.5
PHY-3002 : Step(1371): len = 73604.3, overlap = 104.5
PHY-3002 : Step(1372): len = 73343.6, overlap = 105
PHY-3002 : Step(1373): len = 73202.7, overlap = 104.5
PHY-3002 : Step(1374): len = 73189, overlap = 104.25
PHY-3002 : Step(1375): len = 73402.4, overlap = 104.5
PHY-3002 : Step(1376): len = 73821.2, overlap = 103.75
PHY-3002 : Step(1377): len = 74480.7, overlap = 98.75
PHY-3002 : Step(1378): len = 74448.3, overlap = 98.75
PHY-3002 : Step(1379): len = 74257.4, overlap = 99
PHY-3002 : Step(1380): len = 74084.7, overlap = 96.5
PHY-3002 : Step(1381): len = 74114.2, overlap = 96.5
PHY-3002 : Step(1382): len = 74081.5, overlap = 96.25
PHY-3002 : Step(1383): len = 74248, overlap = 96.5
PHY-3002 : Step(1384): len = 74034.4, overlap = 94.25
PHY-3002 : Step(1385): len = 73725.6, overlap = 94
PHY-3002 : Step(1386): len = 73242.9, overlap = 94
PHY-3002 : Step(1387): len = 72690.1, overlap = 96.5
PHY-3002 : Step(1388): len = 71819.9, overlap = 96.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000167148
PHY-3002 : Step(1389): len = 73563, overlap = 96.5
PHY-3002 : Step(1390): len = 73794, overlap = 94
PHY-3002 : Step(1391): len = 74270.8, overlap = 93.75
PHY-3002 : Step(1392): len = 74647.9, overlap = 89.25
PHY-3002 : Step(1393): len = 74830.6, overlap = 91.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000334297
PHY-3002 : Step(1394): len = 75516.5, overlap = 89.25
PHY-3002 : Step(1395): len = 75866.5, overlap = 89.25
PHY-3002 : Step(1396): len = 76284.3, overlap = 91
PHY-3002 : Step(1397): len = 76556.9, overlap = 86.25
PHY-3002 : Step(1398): len = 76880.7, overlap = 84
PHY-3002 : Step(1399): len = 77064.7, overlap = 81.25
PHY-3002 : Step(1400): len = 77421.6, overlap = 79
PHY-3002 : Step(1401): len = 77571.8, overlap = 79
PHY-3002 : Step(1402): len = 77881.8, overlap = 79
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000604544
PHY-3002 : Step(1403): len = 78079, overlap = 78.75
PHY-3002 : Step(1404): len = 78545.1, overlap = 78.75
PHY-3002 : Step(1405): len = 78966.5, overlap = 83
PHY-3002 : Step(1406): len = 79054.2, overlap = 82.75
PHY-3002 : Step(1407): len = 79138.1, overlap = 82.5
PHY-3002 : Step(1408): len = 79453.2, overlap = 82.25
PHY-3002 : Step(1409): len = 79691.9, overlap = 82.25
PHY-3002 : Step(1410): len = 79863.8, overlap = 81.75
PHY-3002 : Step(1411): len = 79982.5, overlap = 81.5
PHY-3002 : Step(1412): len = 80215.1, overlap = 79.25
PHY-3002 : Step(1413): len = 80272.2, overlap = 79.25
PHY-3002 : Step(1414): len = 80294.1, overlap = 79.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00110859
PHY-3002 : Step(1415): len = 80442, overlap = 79.25
PHY-3002 : Step(1416): len = 80613.6, overlap = 77
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00165668
PHY-3002 : Step(1417): len = 80717.4, overlap = 77
PHY-3002 : Step(1418): len = 80921.5, overlap = 76.75
PHY-3002 : Step(1419): len = 81074, overlap = 76.75
PHY-3002 : Step(1420): len = 81213.1, overlap = 76.5
PHY-3002 : Step(1421): len = 81303.2, overlap = 76.25
PHY-3002 : Step(1422): len = 81350.7, overlap = 78.5
PHY-3002 : Step(1423): len = 81496.1, overlap = 78.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019716s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.54874e-06
PHY-3002 : Step(1424): len = 100849, overlap = 28
PHY-3002 : Step(1425): len = 99581.5, overlap = 28
PHY-3002 : Step(1426): len = 98238.3, overlap = 28.75
PHY-3002 : Step(1427): len = 97320.1, overlap = 29
PHY-3002 : Step(1428): len = 94081, overlap = 28.5
PHY-3002 : Step(1429): len = 92392.1, overlap = 28.5
PHY-3002 : Step(1430): len = 91075.8, overlap = 29
PHY-3002 : Step(1431): len = 90297.6, overlap = 29.25
PHY-3002 : Step(1432): len = 89674.8, overlap = 30
PHY-3002 : Step(1433): len = 88942.5, overlap = 30.5
PHY-3002 : Step(1434): len = 88346.7, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.09749e-06
PHY-3002 : Step(1435): len = 88248.3, overlap = 31.75
PHY-3002 : Step(1436): len = 88238.2, overlap = 31.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.4195e-05
PHY-3002 : Step(1437): len = 88150.9, overlap = 31.75
PHY-3002 : Step(1438): len = 88296.7, overlap = 32.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.839e-05
PHY-3002 : Step(1439): len = 88599.6, overlap = 33.5
PHY-3002 : Step(1440): len = 89075.3, overlap = 34
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.10122e-05
PHY-3002 : Step(1441): len = 89373.3, overlap = 34
PHY-3002 : Step(1442): len = 91501.5, overlap = 32.75
PHY-3002 : Step(1443): len = 91918.7, overlap = 32
PHY-3002 : Step(1444): len = 91860.3, overlap = 30.25
PHY-3002 : Step(1445): len = 91730.8, overlap = 28.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.69289e-05
PHY-3002 : Step(1446): len = 91673.4, overlap = 43.75
PHY-3002 : Step(1447): len = 91996.9, overlap = 41.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.38578e-05
PHY-3002 : Step(1448): len = 92025.7, overlap = 38.5
PHY-3002 : Step(1449): len = 93154.5, overlap = 30.25
PHY-3002 : Step(1450): len = 94278.2, overlap = 25.75
PHY-3002 : Step(1451): len = 94196.3, overlap = 25.25
PHY-3002 : Step(1452): len = 94093.6, overlap = 23.5
PHY-3002 : Step(1453): len = 94101.8, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.77155e-05
PHY-3002 : Step(1454): len = 94206, overlap = 22.75
PHY-3002 : Step(1455): len = 94474, overlap = 21.75
PHY-3002 : Step(1456): len = 94639.6, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.254080s wall, 0.375000s user + 0.187500s system = 0.562500s CPU (221.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00031365
PHY-3002 : Step(1457): len = 101749, overlap = 3.75
PHY-3002 : Step(1458): len = 100328, overlap = 6.5
PHY-3002 : Step(1459): len = 99177.4, overlap = 10
PHY-3002 : Step(1460): len = 98292.1, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0006273
PHY-3002 : Step(1461): len = 98566.1, overlap = 14.25
PHY-3002 : Step(1462): len = 98601, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0012546
PHY-3002 : Step(1463): len = 98640.8, overlap = 13
PHY-3002 : Step(1464): len = 98673, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008621s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 101157, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 1, deltaY = 2.
PHY-3001 : Final: Len = 101189, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 404680, over cnt = 62(0%), over = 76, worst = 3
PHY-1002 : len = 404912, over cnt = 45(0%), over = 56, worst = 3
PHY-1002 : len = 404872, over cnt = 38(0%), over = 49, worst = 3
PHY-1002 : len = 404616, over cnt = 31(0%), over = 41, worst = 3
PHY-1001 : End global iterations;  0.589560s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (100.7%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 653 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 759 instances, 646 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8734, tnet num: 1579, tinst num: 759, tnode num: 9770, tedge num: 15129.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.191009s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (106.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 112730
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1465): len = 112210, overlap = 0
PHY-3002 : Step(1466): len = 112067, overlap = 0
PHY-3002 : Step(1467): len = 111974, overlap = 0.5
PHY-3002 : Step(1468): len = 111816, overlap = 0
PHY-3002 : Step(1469): len = 111707, overlap = 0
PHY-3002 : Step(1470): len = 111600, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004589s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.76418e-05
PHY-3002 : Step(1471): len = 111561, overlap = 3.75
PHY-3002 : Step(1472): len = 111596, overlap = 3.5
PHY-3002 : Step(1473): len = 111608, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000195284
PHY-3002 : Step(1474): len = 111556, overlap = 3
PHY-3002 : Step(1475): len = 111563, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000390567
PHY-3002 : Step(1476): len = 111605, overlap = 3
PHY-3002 : Step(1477): len = 111631, overlap = 2.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.36307e-05
PHY-3002 : Step(1478): len = 111586, overlap = 7.75
PHY-3002 : Step(1479): len = 111586, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.70683e-05
PHY-3002 : Step(1480): len = 111646, overlap = 7
PHY-3002 : Step(1481): len = 111689, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000194137
PHY-3002 : Step(1482): len = 111714, overlap = 5.25
PHY-3002 : Step(1483): len = 111727, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014703s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000599749
PHY-3002 : Step(1484): len = 111820, overlap = 1.75
PHY-3002 : Step(1485): len = 111787, overlap = 1.75
PHY-3002 : Step(1486): len = 111840, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006730s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (232.2%)

PHY-3001 : Legalized: Len = 112078, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 7, deltaY = 3.
PHY-3001 : Final: Len = 112230, Over = 0
RUN-1003 : finish command "place -eco" in  1.023451s wall, 1.312500s user + 0.531250s system = 1.843750s CPU (180.2%)

RUN-1004 : used memory is 532 MB, reserved memory is 566 MB, peak memory is 1100 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  10.407792s wall, 20.093750s user + 5.562500s system = 25.656250s CPU (246.5%)

RUN-1004 : used memory is 532 MB, reserved memory is 566 MB, peak memory is 1100 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 483 to 389
PHY-1001 : Pin misalignment score is improved from 389 to 387
PHY-1001 : Pin misalignment score is improved from 387 to 387
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 761 instances
RUN-1001 : 324 mslices, 322 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1581 nets
RUN-1001 : 989 nets have 2 pins
RUN-1001 : 362 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 392512, over cnt = 73(0%), over = 87, worst = 3
PHY-1002 : len = 392768, over cnt = 51(0%), over = 60, worst = 2
PHY-1002 : len = 392760, over cnt = 38(0%), over = 46, worst = 2
PHY-1002 : len = 392424, over cnt = 33(0%), over = 41, worst = 2
PHY-1002 : len = 366528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.618667s wall, 0.640625s user + 0.078125s system = 0.718750s CPU (116.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 200 to 12
PHY-1001 : End pin swap;  0.026843s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.2%)

PHY-1001 : End global routing;  1.714712s wall, 1.781250s user + 0.093750s system = 1.875000s CPU (109.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37488, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.805482s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (102.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 37640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.051577s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (121.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 611416, over cnt = 80(0%), over = 80, worst = 1
PHY-1001 : End Routed; 8.483206s wall, 10.125000s user + 0.218750s system = 10.343750s CPU (121.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 607400, over cnt = 15(0%), over = 16, worst = 2
PHY-1001 : End DR Iter 1; 0.190636s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 607072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 607072
PHY-1001 : End DR Iter 2; 0.044605s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (140.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.930331s wall, 13.468750s user + 0.453125s system = 13.921875s CPU (116.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.872262s wall, 15.484375s user + 0.578125s system = 16.062500s CPU (115.8%)

RUN-1004 : used memory is 629 MB, reserved memory is 665 MB, peak memory is 1100 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1230   out of  19600    6.28%
#reg                  257   out of  19600    1.31%
#le                  1286
  #lut only          1029   out of   1286   80.02%
  #reg only            56   out of   1286    4.35%
  #lut&reg            201   out of   1286   15.63%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8734, tnet num: 1579, tinst num: 759, tnode num: 9770, tedge num: 15129.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.060303s wall, 0.984375s user + 0.109375s system = 1.093750s CPU (103.2%)

RUN-1004 : used memory is 932 MB, reserved memory is 967 MB, peak memory is 1100 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 761
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1581, pip num: 27695
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1780 valid insts, and 68598 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.476444s wall, 26.921875s user + 0.156250s system = 27.078125s CPU (604.9%)

RUN-1004 : used memory is 948 MB, reserved memory is 983 MB, peak memory is 1100 MB
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 48 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4116/157 useful/useless nets, 3899/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 919 distributor mux.
SYN-1016 : Merged 3305 instances.
SYN-1015 : Optimize round 1, 4529 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4547/184 useful/useless nets, 4336/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4546/0 useful/useless nets, 4335/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.174549s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (105.1%)

RUN-1004 : used memory is 532 MB, reserved memory is 589 MB, peak memory is 1100 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3513
  #and               1930
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               507
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            552

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3300   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5189/8 useful/useless nets, 4722/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4972/0 useful/useless nets, 4505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7262/0 useful/useless nets, 6836/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5298/0 useful/useless nets, 4878/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7603/13 useful/useless nets, 7183/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26498, tnet num: 7612, tinst num: 7177, tnode num: 29825, tedge num: 39824.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7612 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1208 (3.98), #lev = 33 (4.53)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6519 instances into 773 LUTs, name keeping = 32%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1838/1 useful/useless nets, 1418/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1835/0 useful/useless nets, 1415/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 768 LUT to BLE ...
SYN-4008 : Packed 768 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 31 SEQ (604 nodes)...
SYN-4005 : Packed 31 SEQ with LUT/SLICE
SYN-4006 : 625 single LUT's are left
SYN-4006 : 72 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 840/1082 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1142   out of  19600    5.83%
#reg                  221   out of  19600    1.13%
#le                  1198
  #lut only           977   out of   1198   81.55%
  #reg only            56   out of   1198    4.67%
  #lut&reg            165   out of   1198   13.77%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1198  |1142  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.900465s wall, 5.984375s user + 0.062500s system = 6.046875s CPU (102.5%)

RUN-1004 : used memory is 547 MB, reserved memory is 604 MB, peak memory is 1100 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 717 instances
RUN-1001 : 301 mslices, 301 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1537 nets
RUN-1001 : 1013 nets have 2 pins
RUN-1001 : 350 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 715 instances, 602 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8410, tnet num: 1535, tinst num: 715, tnode num: 9305, tedge num: 14607.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1535 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.158602s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (108.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 473333
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1487): len = 392310, overlap = 139.5
PHY-3002 : Step(1488): len = 336923, overlap = 139.5
PHY-3002 : Step(1489): len = 316841, overlap = 139.5
PHY-3002 : Step(1490): len = 307311, overlap = 139.5
PHY-3002 : Step(1491): len = 299103, overlap = 137.25
PHY-3002 : Step(1492): len = 291801, overlap = 139.5
PHY-3002 : Step(1493): len = 256473, overlap = 137.25
PHY-3002 : Step(1494): len = 220216, overlap = 139.5
PHY-3002 : Step(1495): len = 205642, overlap = 137.25
PHY-3002 : Step(1496): len = 200146, overlap = 139.5
PHY-3002 : Step(1497): len = 192292, overlap = 139.5
PHY-3002 : Step(1498): len = 188972, overlap = 137.25
PHY-3002 : Step(1499): len = 184527, overlap = 139.5
PHY-3002 : Step(1500): len = 178444, overlap = 137.25
PHY-3002 : Step(1501): len = 174524, overlap = 137.25
PHY-3002 : Step(1502): len = 170776, overlap = 137.25
PHY-3002 : Step(1503): len = 166376, overlap = 139.5
PHY-3002 : Step(1504): len = 161890, overlap = 137.25
PHY-3002 : Step(1505): len = 158198, overlap = 139.5
PHY-3002 : Step(1506): len = 153858, overlap = 137.25
PHY-3002 : Step(1507): len = 149434, overlap = 139.5
PHY-3002 : Step(1508): len = 145809, overlap = 137.25
PHY-3002 : Step(1509): len = 141546, overlap = 139.5
PHY-3002 : Step(1510): len = 137267, overlap = 137.25
PHY-3002 : Step(1511): len = 133614, overlap = 137.25
PHY-3002 : Step(1512): len = 130151, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.22338e-06
PHY-3002 : Step(1513): len = 146794, overlap = 130.5
PHY-3002 : Step(1514): len = 149912, overlap = 130.5
PHY-3002 : Step(1515): len = 140436, overlap = 128.25
PHY-3002 : Step(1516): len = 135980, overlap = 128.25
PHY-3002 : Step(1517): len = 133083, overlap = 126
PHY-3002 : Step(1518): len = 130276, overlap = 126
PHY-3002 : Step(1519): len = 125062, overlap = 128.75
PHY-3002 : Step(1520): len = 121563, overlap = 128.5
PHY-3002 : Step(1521): len = 118944, overlap = 128.5
PHY-3002 : Step(1522): len = 115158, overlap = 128.5
PHY-3002 : Step(1523): len = 112418, overlap = 133
PHY-3002 : Step(1524): len = 110199, overlap = 133
PHY-3002 : Step(1525): len = 107338, overlap = 128.75
PHY-3002 : Step(1526): len = 104570, overlap = 128.25
PHY-3002 : Step(1527): len = 102488, overlap = 128.25
PHY-3002 : Step(1528): len = 100211, overlap = 128.75
PHY-3002 : Step(1529): len = 97052, overlap = 129.5
PHY-3002 : Step(1530): len = 94661.5, overlap = 129.75
PHY-3002 : Step(1531): len = 92969.3, overlap = 127.5
PHY-3002 : Step(1532): len = 90061.9, overlap = 134.75
PHY-3002 : Step(1533): len = 87153.8, overlap = 133.75
PHY-3002 : Step(1534): len = 85566.5, overlap = 131.5
PHY-3002 : Step(1535): len = 83557.8, overlap = 131.25
PHY-3002 : Step(1536): len = 78788.9, overlap = 131
PHY-3002 : Step(1537): len = 76791.1, overlap = 131.75
PHY-3002 : Step(1538): len = 75458.2, overlap = 132.5
PHY-3002 : Step(1539): len = 70666.3, overlap = 129.25
PHY-3002 : Step(1540): len = 67656.9, overlap = 122.75
PHY-3002 : Step(1541): len = 66498.3, overlap = 123
PHY-3002 : Step(1542): len = 65096.3, overlap = 127
PHY-3002 : Step(1543): len = 63520.5, overlap = 127.5
PHY-3002 : Step(1544): len = 61690.8, overlap = 127.75
PHY-3002 : Step(1545): len = 59147.2, overlap = 126
PHY-3002 : Step(1546): len = 58057, overlap = 128
PHY-3002 : Step(1547): len = 56719.5, overlap = 130
PHY-3002 : Step(1548): len = 54267.2, overlap = 128.5
PHY-3002 : Step(1549): len = 52873.3, overlap = 127.75
PHY-3002 : Step(1550): len = 51754.1, overlap = 127
PHY-3002 : Step(1551): len = 50910.2, overlap = 131.25
PHY-3002 : Step(1552): len = 49591.7, overlap = 128.5
PHY-3002 : Step(1553): len = 48576.7, overlap = 129.5
PHY-3002 : Step(1554): len = 47474.3, overlap = 130
PHY-3002 : Step(1555): len = 46449.9, overlap = 131.25
PHY-3002 : Step(1556): len = 45515.3, overlap = 132.75
PHY-3002 : Step(1557): len = 45038.1, overlap = 133.75
PHY-3002 : Step(1558): len = 44632.8, overlap = 132.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.04468e-05
PHY-3002 : Step(1559): len = 49518, overlap = 130.5
PHY-3002 : Step(1560): len = 50448.2, overlap = 128.25
PHY-3002 : Step(1561): len = 52305.2, overlap = 128.75
PHY-3002 : Step(1562): len = 52201.9, overlap = 128.75
PHY-3002 : Step(1563): len = 51395.7, overlap = 124.5
PHY-3002 : Step(1564): len = 51338.6, overlap = 124.5
PHY-3002 : Step(1565): len = 51654.3, overlap = 124.5
PHY-3002 : Step(1566): len = 52466.7, overlap = 122.5
PHY-3002 : Step(1567): len = 52337.2, overlap = 123
PHY-3002 : Step(1568): len = 51884.6, overlap = 123.5
PHY-3002 : Step(1569): len = 50923.4, overlap = 131
PHY-3002 : Step(1570): len = 50181.4, overlap = 133.75
PHY-3002 : Step(1571): len = 50137.8, overlap = 134
PHY-3002 : Step(1572): len = 50009.3, overlap = 134
PHY-3002 : Step(1573): len = 49636.5, overlap = 134.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.08935e-05
PHY-3002 : Step(1574): len = 52872.1, overlap = 134.5
PHY-3002 : Step(1575): len = 54254.4, overlap = 127.75
PHY-3002 : Step(1576): len = 55519.1, overlap = 129.5
PHY-3002 : Step(1577): len = 58415.3, overlap = 134.5
PHY-3002 : Step(1578): len = 59956.6, overlap = 134.5
PHY-3002 : Step(1579): len = 59366.7, overlap = 134.5
PHY-3002 : Step(1580): len = 58867.8, overlap = 134.5
PHY-3002 : Step(1581): len = 59231.8, overlap = 132.75
PHY-3002 : Step(1582): len = 59413.6, overlap = 135.5
PHY-3002 : Step(1583): len = 59306.9, overlap = 133
PHY-3002 : Step(1584): len = 58802.6, overlap = 132.75
PHY-3002 : Step(1585): len = 57988.4, overlap = 133.25
PHY-3002 : Step(1586): len = 57657, overlap = 131.25
PHY-3002 : Step(1587): len = 57474.6, overlap = 134.25
PHY-3002 : Step(1588): len = 57032.4, overlap = 137.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.17871e-05
PHY-3002 : Step(1589): len = 60701.8, overlap = 125.75
PHY-3002 : Step(1590): len = 61543.7, overlap = 123.5
PHY-3002 : Step(1591): len = 62274.7, overlap = 121.25
PHY-3002 : Step(1592): len = 62967.5, overlap = 124
PHY-3002 : Step(1593): len = 63313.9, overlap = 124.25
PHY-3002 : Step(1594): len = 63563.9, overlap = 126
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.35741e-05
PHY-3002 : Step(1595): len = 65732.7, overlap = 125.75
PHY-3002 : Step(1596): len = 67159.7, overlap = 125.5
PHY-3002 : Step(1597): len = 70073, overlap = 118.75
PHY-3002 : Step(1598): len = 71149.5, overlap = 118.75
PHY-3002 : Step(1599): len = 71313, overlap = 121
PHY-3002 : Step(1600): len = 71356.1, overlap = 118.25
PHY-3002 : Step(1601): len = 71516.8, overlap = 118
PHY-3002 : Step(1602): len = 71973.2, overlap = 118
PHY-3002 : Step(1603): len = 72129.8, overlap = 115.25
PHY-3002 : Step(1604): len = 72721.1, overlap = 113
PHY-3002 : Step(1605): len = 73296.2, overlap = 111
PHY-3002 : Step(1606): len = 73705.2, overlap = 104.5
PHY-3002 : Step(1607): len = 73604.3, overlap = 104.5
PHY-3002 : Step(1608): len = 73343.6, overlap = 105
PHY-3002 : Step(1609): len = 73202.7, overlap = 104.5
PHY-3002 : Step(1610): len = 73189, overlap = 104.25
PHY-3002 : Step(1611): len = 73402.4, overlap = 104.5
PHY-3002 : Step(1612): len = 73821.2, overlap = 103.75
PHY-3002 : Step(1613): len = 74480.7, overlap = 98.75
PHY-3002 : Step(1614): len = 74448.3, overlap = 98.75
PHY-3002 : Step(1615): len = 74257.4, overlap = 99
PHY-3002 : Step(1616): len = 74084.7, overlap = 96.5
PHY-3002 : Step(1617): len = 74114.2, overlap = 96.5
PHY-3002 : Step(1618): len = 74081.5, overlap = 96.25
PHY-3002 : Step(1619): len = 74248, overlap = 96.5
PHY-3002 : Step(1620): len = 74034.4, overlap = 94.25
PHY-3002 : Step(1621): len = 73725.6, overlap = 94
PHY-3002 : Step(1622): len = 73242.9, overlap = 94
PHY-3002 : Step(1623): len = 72690.1, overlap = 96.5
PHY-3002 : Step(1624): len = 71819.9, overlap = 96.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000167148
PHY-3002 : Step(1625): len = 73563, overlap = 96.5
PHY-3002 : Step(1626): len = 73794, overlap = 94
PHY-3002 : Step(1627): len = 74270.8, overlap = 93.75
PHY-3002 : Step(1628): len = 74647.9, overlap = 89.25
PHY-3002 : Step(1629): len = 74830.6, overlap = 91.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000334297
PHY-3002 : Step(1630): len = 75516.5, overlap = 89.25
PHY-3002 : Step(1631): len = 75866.5, overlap = 89.25
PHY-3002 : Step(1632): len = 76284.3, overlap = 91
PHY-3002 : Step(1633): len = 76556.9, overlap = 86.25
PHY-3002 : Step(1634): len = 76880.7, overlap = 84
PHY-3002 : Step(1635): len = 77064.7, overlap = 81.25
PHY-3002 : Step(1636): len = 77421.6, overlap = 79
PHY-3002 : Step(1637): len = 77571.8, overlap = 79
PHY-3002 : Step(1638): len = 77881.8, overlap = 79
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000604544
PHY-3002 : Step(1639): len = 78079, overlap = 78.75
PHY-3002 : Step(1640): len = 78545.1, overlap = 78.75
PHY-3002 : Step(1641): len = 78966.5, overlap = 83
PHY-3002 : Step(1642): len = 79054.2, overlap = 82.75
PHY-3002 : Step(1643): len = 79138.1, overlap = 82.5
PHY-3002 : Step(1644): len = 79453.2, overlap = 82.25
PHY-3002 : Step(1645): len = 79691.9, overlap = 82.25
PHY-3002 : Step(1646): len = 79863.8, overlap = 81.75
PHY-3002 : Step(1647): len = 79982.5, overlap = 81.5
PHY-3002 : Step(1648): len = 80215.1, overlap = 79.25
PHY-3002 : Step(1649): len = 80272.2, overlap = 79.25
PHY-3002 : Step(1650): len = 80294.1, overlap = 79.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00110859
PHY-3002 : Step(1651): len = 80442, overlap = 79.25
PHY-3002 : Step(1652): len = 80613.6, overlap = 77
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00165668
PHY-3002 : Step(1653): len = 80717.4, overlap = 77
PHY-3002 : Step(1654): len = 80921.5, overlap = 76.75
PHY-3002 : Step(1655): len = 81074, overlap = 76.75
PHY-3002 : Step(1656): len = 81213.1, overlap = 76.5
PHY-3002 : Step(1657): len = 81303.2, overlap = 76.25
PHY-3002 : Step(1658): len = 81350.7, overlap = 78.5
PHY-3002 : Step(1659): len = 81496.1, overlap = 78.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020713s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (226.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.54874e-06
PHY-3002 : Step(1660): len = 100849, overlap = 28
PHY-3002 : Step(1661): len = 99581.5, overlap = 28
PHY-3002 : Step(1662): len = 98238.3, overlap = 28.75
PHY-3002 : Step(1663): len = 97320.1, overlap = 29
PHY-3002 : Step(1664): len = 94081, overlap = 28.5
PHY-3002 : Step(1665): len = 92392.1, overlap = 28.5
PHY-3002 : Step(1666): len = 91075.8, overlap = 29
PHY-3002 : Step(1667): len = 90297.6, overlap = 29.25
PHY-3002 : Step(1668): len = 89674.8, overlap = 30
PHY-3002 : Step(1669): len = 88942.5, overlap = 30.5
PHY-3002 : Step(1670): len = 88346.7, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.09749e-06
PHY-3002 : Step(1671): len = 88248.3, overlap = 31.75
PHY-3002 : Step(1672): len = 88238.2, overlap = 31.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.4195e-05
PHY-3002 : Step(1673): len = 88150.9, overlap = 31.75
PHY-3002 : Step(1674): len = 88296.7, overlap = 32.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.839e-05
PHY-3002 : Step(1675): len = 88599.6, overlap = 33.5
PHY-3002 : Step(1676): len = 89075.3, overlap = 34
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.10122e-05
PHY-3002 : Step(1677): len = 89373.3, overlap = 34
PHY-3002 : Step(1678): len = 91501.5, overlap = 32.75
PHY-3002 : Step(1679): len = 91918.7, overlap = 32
PHY-3002 : Step(1680): len = 91860.3, overlap = 30.25
PHY-3002 : Step(1681): len = 91730.8, overlap = 28.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.69289e-05
PHY-3002 : Step(1682): len = 91673.4, overlap = 43.75
PHY-3002 : Step(1683): len = 91996.9, overlap = 41.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.38578e-05
PHY-3002 : Step(1684): len = 92025.7, overlap = 38.5
PHY-3002 : Step(1685): len = 93154.5, overlap = 30.25
PHY-3002 : Step(1686): len = 94278.2, overlap = 25.75
PHY-3002 : Step(1687): len = 94196.3, overlap = 25.25
PHY-3002 : Step(1688): len = 94093.6, overlap = 23.5
PHY-3002 : Step(1689): len = 94101.8, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.77155e-05
PHY-3002 : Step(1690): len = 94206, overlap = 22.75
PHY-3002 : Step(1691): len = 94474, overlap = 21.75
PHY-3002 : Step(1692): len = 94639.6, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.240992s wall, 0.203125s user + 0.250000s system = 0.453125s CPU (188.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00031365
PHY-3002 : Step(1693): len = 101749, overlap = 3.75
PHY-3002 : Step(1694): len = 100328, overlap = 6.5
PHY-3002 : Step(1695): len = 99177.4, overlap = 10
PHY-3002 : Step(1696): len = 98292.1, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0006273
PHY-3002 : Step(1697): len = 98566.1, overlap = 14.25
PHY-3002 : Step(1698): len = 98601, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0012546
PHY-3002 : Step(1699): len = 98640.8, overlap = 13
PHY-3002 : Step(1700): len = 98673, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008379s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 101157, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 1, deltaY = 2.
PHY-3001 : Final: Len = 101189, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 404680, over cnt = 62(0%), over = 76, worst = 3
PHY-1002 : len = 404912, over cnt = 45(0%), over = 56, worst = 3
PHY-1002 : len = 404872, over cnt = 38(0%), over = 49, worst = 3
PHY-1002 : len = 404616, over cnt = 31(0%), over = 41, worst = 3
PHY-1001 : End global iterations;  0.607822s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (108.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 653 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 759 instances, 646 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8734, tnet num: 1579, tinst num: 759, tnode num: 9770, tedge num: 15129.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.176991s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 112730
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1701): len = 112210, overlap = 0
PHY-3002 : Step(1702): len = 112067, overlap = 0
PHY-3002 : Step(1703): len = 111974, overlap = 0.5
PHY-3002 : Step(1704): len = 111816, overlap = 0
PHY-3002 : Step(1705): len = 111707, overlap = 0
PHY-3002 : Step(1706): len = 111600, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003967s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.76418e-05
PHY-3002 : Step(1707): len = 111561, overlap = 3.75
PHY-3002 : Step(1708): len = 111596, overlap = 3.5
PHY-3002 : Step(1709): len = 111608, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000195284
PHY-3002 : Step(1710): len = 111556, overlap = 3
PHY-3002 : Step(1711): len = 111563, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000390567
PHY-3002 : Step(1712): len = 111605, overlap = 3
PHY-3002 : Step(1713): len = 111631, overlap = 2.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.36307e-05
PHY-3002 : Step(1714): len = 111586, overlap = 7.75
PHY-3002 : Step(1715): len = 111586, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.70683e-05
PHY-3002 : Step(1716): len = 111646, overlap = 7
PHY-3002 : Step(1717): len = 111689, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000194137
PHY-3002 : Step(1718): len = 111714, overlap = 5.25
PHY-3002 : Step(1719): len = 111727, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014219s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000599749
PHY-3002 : Step(1720): len = 111820, overlap = 1.75
PHY-3002 : Step(1721): len = 111787, overlap = 1.75
PHY-3002 : Step(1722): len = 111840, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005835s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 112078, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 7, deltaY = 3.
PHY-3001 : Final: Len = 112230, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  9.960828s wall, 18.890625s user + 5.703125s system = 24.593750s CPU (246.9%)

RUN-1004 : used memory is 548 MB, reserved memory is 605 MB, peak memory is 1100 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 483 to 389
PHY-1001 : Pin misalignment score is improved from 389 to 387
PHY-1001 : Pin misalignment score is improved from 387 to 387
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 761 instances
RUN-1001 : 324 mslices, 322 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1581 nets
RUN-1001 : 989 nets have 2 pins
RUN-1001 : 362 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 392512, over cnt = 73(0%), over = 87, worst = 3
PHY-1002 : len = 392768, over cnt = 51(0%), over = 60, worst = 2
PHY-1002 : len = 392760, over cnt = 38(0%), over = 46, worst = 2
PHY-1002 : len = 392424, over cnt = 33(0%), over = 41, worst = 2
PHY-1002 : len = 366528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.685364s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (104.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 200 to 12
PHY-1001 : End pin swap;  0.027455s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.9%)

PHY-1001 : End global routing;  1.755891s wall, 1.765625s user + 0.046875s system = 1.812500s CPU (103.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37488, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.763904s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (98.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 37640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.049933s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 611416, over cnt = 80(0%), over = 80, worst = 1
PHY-1001 : End Routed; 8.311131s wall, 9.625000s user + 0.218750s system = 9.843750s CPU (118.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 607400, over cnt = 15(0%), over = 16, worst = 2
PHY-1001 : End DR Iter 1; 0.189836s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 607072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 607072
PHY-1001 : End DR Iter 2; 0.043139s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.735024s wall, 12.953125s user + 0.390625s system = 13.343750s CPU (113.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.716378s wall, 14.921875s user + 0.453125s system = 15.375000s CPU (112.1%)

RUN-1004 : used memory is 597 MB, reserved memory is 658 MB, peak memory is 1100 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1230   out of  19600    6.28%
#reg                  257   out of  19600    1.31%
#le                  1286
  #lut only          1029   out of   1286   80.02%
  #reg only            56   out of   1286    4.35%
  #lut&reg            201   out of   1286   15.63%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8734, tnet num: 1579, tinst num: 759, tnode num: 9770, tedge num: 15129.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.035990s wall, 0.937500s user + 0.093750s system = 1.031250s CPU (99.5%)

RUN-1004 : used memory is 901 MB, reserved memory is 963 MB, peak memory is 1100 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 761
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1581, pip num: 27695
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1780 valid insts, and 68598 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.602196s wall, 26.953125s user + 0.062500s system = 27.015625s CPU (587.0%)

RUN-1004 : used memory is 921 MB, reserved memory is 982 MB, peak memory is 1100 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.552162s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (99.7%)

RUN-1004 : used memory is 1051 MB, reserved memory is 1113 MB, peak memory is 1100 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.927611s wall, 0.437500s user + 0.515625s system = 0.953125s CPU (13.8%)

RUN-1004 : used memory is 1080 MB, reserved memory is 1144 MB, peak memory is 1100 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.000155s wall, 2.078125s user + 0.546875s system = 2.625000s CPU (29.2%)

RUN-1004 : used memory is 1016 MB, reserved memory is 1078 MB, peak memory is 1100 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 48 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4116/157 useful/useless nets, 3899/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 921 distributor mux.
SYN-1016 : Merged 3305 instances.
SYN-1015 : Optimize round 1, 4531 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4548/184 useful/useless nets, 4337/2125 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2206 better
SYN-1014 : Optimize round 3
SYN-1032 : 4547/0 useful/useless nets, 4336/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.235766s wall, 1.296875s user + 0.046875s system = 1.343750s CPU (108.7%)

RUN-1004 : used memory is 691 MB, reserved memory is 752 MB, peak memory is 1100 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3515
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            551

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3302   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5190/8 useful/useless nets, 4723/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4973/0 useful/useless nets, 4506/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7263/0 useful/useless nets, 6837/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5299/0 useful/useless nets, 4879/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7604/13 useful/useless nets, 7184/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26501, tnet num: 7613, tinst num: 7178, tnode num: 29828, tedge num: 39828.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7613 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1219 (3.98), #lev = 36 (4.63)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6520 instances into 771 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1836/1 useful/useless nets, 1416/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1833/0 useful/useless nets, 1413/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 766 LUT to BLE ...
SYN-4008 : Packed 766 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 31 SEQ (604 nodes)...
SYN-4005 : Packed 31 SEQ with LUT/SLICE
SYN-4006 : 623 single LUT's are left
SYN-4006 : 72 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 838/1080 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1140   out of  19600    5.82%
#reg                  221   out of  19600    1.13%
#le                  1193
  #lut only           972   out of   1193   81.48%
  #reg only            53   out of   1193    4.44%
  #lut&reg            168   out of   1193   14.08%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1193  |1140  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.283086s wall, 6.250000s user + 0.109375s system = 6.359375s CPU (101.2%)

RUN-1004 : used memory is 695 MB, reserved memory is 755 MB, peak memory is 1100 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 714 instances
RUN-1001 : 300 mslices, 299 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1536 nets
RUN-1001 : 1015 nets have 2 pins
RUN-1001 : 341 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 712 instances, 599 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8433, tnet num: 1534, tinst num: 712, tnode num: 9327, tedge num: 14657.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.155250s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (110.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 483057
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1723): len = 392466, overlap = 139.5
PHY-3002 : Step(1724): len = 339287, overlap = 139.5
PHY-3002 : Step(1725): len = 327961, overlap = 137.25
PHY-3002 : Step(1726): len = 319958, overlap = 139.5
PHY-3002 : Step(1727): len = 311607, overlap = 137.25
PHY-3002 : Step(1728): len = 304425, overlap = 139.5
PHY-3002 : Step(1729): len = 296114, overlap = 137.25
PHY-3002 : Step(1730): len = 288801, overlap = 139.5
PHY-3002 : Step(1731): len = 281311, overlap = 137.25
PHY-3002 : Step(1732): len = 275089, overlap = 139.5
PHY-3002 : Step(1733): len = 267806, overlap = 137.25
PHY-3002 : Step(1734): len = 261651, overlap = 139.5
PHY-3002 : Step(1735): len = 254640, overlap = 137.25
PHY-3002 : Step(1736): len = 249054, overlap = 139.5
PHY-3002 : Step(1737): len = 243971, overlap = 137.25
PHY-3002 : Step(1738): len = 237200, overlap = 137.25
PHY-3002 : Step(1739): len = 231189, overlap = 135
PHY-3002 : Step(1740): len = 226014, overlap = 137.25
PHY-3002 : Step(1741): len = 221083, overlap = 135
PHY-3002 : Step(1742): len = 214801, overlap = 139.5
PHY-3002 : Step(1743): len = 208812, overlap = 137.25
PHY-3002 : Step(1744): len = 204775, overlap = 137.25
PHY-3002 : Step(1745): len = 199371, overlap = 139.5
PHY-3002 : Step(1746): len = 193122, overlap = 139.5
PHY-3002 : Step(1747): len = 188894, overlap = 137.25
PHY-3002 : Step(1748): len = 185151, overlap = 137.25
PHY-3002 : Step(1749): len = 179055, overlap = 139.5
PHY-3002 : Step(1750): len = 174311, overlap = 137.25
PHY-3002 : Step(1751): len = 170518, overlap = 139.5
PHY-3002 : Step(1752): len = 165943, overlap = 137.25
PHY-3002 : Step(1753): len = 162123, overlap = 137.25
PHY-3002 : Step(1754): len = 158393, overlap = 137.25
PHY-3002 : Step(1755): len = 154021, overlap = 139.5
PHY-3002 : Step(1756): len = 149574, overlap = 137.25
PHY-3002 : Step(1757): len = 145872, overlap = 137.25
PHY-3002 : Step(1758): len = 142239, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.20853e-06
PHY-3002 : Step(1759): len = 147787, overlap = 128.25
PHY-3002 : Step(1760): len = 145531, overlap = 130.5
PHY-3002 : Step(1761): len = 141048, overlap = 128.25
PHY-3002 : Step(1762): len = 139312, overlap = 128.25
PHY-3002 : Step(1763): len = 136771, overlap = 123.75
PHY-3002 : Step(1764): len = 133629, overlap = 123.75
PHY-3002 : Step(1765): len = 130698, overlap = 127
PHY-3002 : Step(1766): len = 127568, overlap = 126.75
PHY-3002 : Step(1767): len = 124695, overlap = 126.75
PHY-3002 : Step(1768): len = 121515, overlap = 126.5
PHY-3002 : Step(1769): len = 118472, overlap = 129.75
PHY-3002 : Step(1770): len = 115584, overlap = 130.5
PHY-3002 : Step(1771): len = 112623, overlap = 131.5
PHY-3002 : Step(1772): len = 109426, overlap = 131.5
PHY-3002 : Step(1773): len = 106625, overlap = 130
PHY-3002 : Step(1774): len = 104053, overlap = 130.5
PHY-3002 : Step(1775): len = 100651, overlap = 129
PHY-3002 : Step(1776): len = 97951, overlap = 130.25
PHY-3002 : Step(1777): len = 95912.6, overlap = 131.75
PHY-3002 : Step(1778): len = 92007.8, overlap = 132
PHY-3002 : Step(1779): len = 88811.9, overlap = 132.25
PHY-3002 : Step(1780): len = 87269.6, overlap = 132.75
PHY-3002 : Step(1781): len = 84428.3, overlap = 134
PHY-3002 : Step(1782): len = 79209.8, overlap = 139.75
PHY-3002 : Step(1783): len = 77432.2, overlap = 141
PHY-3002 : Step(1784): len = 76221, overlap = 141.5
PHY-3002 : Step(1785): len = 68816.5, overlap = 143.5
PHY-3002 : Step(1786): len = 64691.4, overlap = 144.75
PHY-3002 : Step(1787): len = 64159.9, overlap = 145
PHY-3002 : Step(1788): len = 63965.3, overlap = 150.25
PHY-3002 : Step(1789): len = 63796.7, overlap = 148
PHY-3002 : Step(1790): len = 60325.2, overlap = 143.75
PHY-3002 : Step(1791): len = 59568.7, overlap = 144
PHY-3002 : Step(1792): len = 58607.1, overlap = 145.75
PHY-3002 : Step(1793): len = 57962.3, overlap = 144.75
PHY-3002 : Step(1794): len = 56680.4, overlap = 143.75
PHY-3002 : Step(1795): len = 55899.9, overlap = 143.25
PHY-3002 : Step(1796): len = 54180.6, overlap = 137.25
PHY-3002 : Step(1797): len = 52880.5, overlap = 138.25
PHY-3002 : Step(1798): len = 52663, overlap = 139
PHY-3002 : Step(1799): len = 52394.2, overlap = 138.25
PHY-3002 : Step(1800): len = 51279.8, overlap = 139
PHY-3002 : Step(1801): len = 50158.6, overlap = 141.25
PHY-3002 : Step(1802): len = 48288.5, overlap = 141.5
PHY-3002 : Step(1803): len = 48018.4, overlap = 140.75
PHY-3002 : Step(1804): len = 47985, overlap = 141
PHY-3002 : Step(1805): len = 47828.1, overlap = 140
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.41706e-06
PHY-3002 : Step(1806): len = 53334.1, overlap = 133
PHY-3002 : Step(1807): len = 53846.9, overlap = 132.5
PHY-3002 : Step(1808): len = 54301.4, overlap = 123.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.58653e-05
PHY-3002 : Step(1809): len = 59584.4, overlap = 123
PHY-3002 : Step(1810): len = 61778.4, overlap = 122
PHY-3002 : Step(1811): len = 63507.5, overlap = 120.75
PHY-3002 : Step(1812): len = 65205.9, overlap = 113.75
PHY-3002 : Step(1813): len = 65017, overlap = 113.25
PHY-3002 : Step(1814): len = 64396.6, overlap = 114
PHY-3002 : Step(1815): len = 64418.9, overlap = 112.75
PHY-3002 : Step(1816): len = 64834.8, overlap = 109.25
PHY-3002 : Step(1817): len = 65031.3, overlap = 109.5
PHY-3002 : Step(1818): len = 64909.6, overlap = 108.5
PHY-3002 : Step(1819): len = 64341.4, overlap = 112.75
PHY-3002 : Step(1820): len = 63981.3, overlap = 114.25
PHY-3002 : Step(1821): len = 63381, overlap = 118.75
PHY-3002 : Step(1822): len = 63173.2, overlap = 123
PHY-3002 : Step(1823): len = 63098.4, overlap = 123.5
PHY-3002 : Step(1824): len = 63010.4, overlap = 121.5
PHY-3002 : Step(1825): len = 63260.6, overlap = 117.5
PHY-3002 : Step(1826): len = 63430.6, overlap = 118.5
PHY-3002 : Step(1827): len = 63226.9, overlap = 118.25
PHY-3002 : Step(1828): len = 62756.5, overlap = 118.75
PHY-3002 : Step(1829): len = 62401.8, overlap = 121
PHY-3002 : Step(1830): len = 62267.5, overlap = 122.25
PHY-3002 : Step(1831): len = 61848.4, overlap = 124.25
PHY-3002 : Step(1832): len = 61131, overlap = 125.5
PHY-3002 : Step(1833): len = 60745.7, overlap = 125.5
PHY-3002 : Step(1834): len = 60219.3, overlap = 125.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.17306e-05
PHY-3002 : Step(1835): len = 63942.3, overlap = 117
PHY-3002 : Step(1836): len = 64819.9, overlap = 108
PHY-3002 : Step(1837): len = 65488.3, overlap = 110.75
PHY-3002 : Step(1838): len = 66002.3, overlap = 108.75
PHY-3002 : Step(1839): len = 66194.4, overlap = 111.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.34612e-05
PHY-3002 : Step(1840): len = 68364.9, overlap = 109
PHY-3002 : Step(1841): len = 69287.7, overlap = 111.25
PHY-3002 : Step(1842): len = 73219.5, overlap = 108.5
PHY-3002 : Step(1843): len = 75686.2, overlap = 99.25
PHY-3002 : Step(1844): len = 74966.1, overlap = 101.5
PHY-3002 : Step(1845): len = 75557.1, overlap = 103.75
PHY-3002 : Step(1846): len = 75699.7, overlap = 103.5
PHY-3002 : Step(1847): len = 75940, overlap = 101.25
PHY-3002 : Step(1848): len = 76465.3, overlap = 103.5
PHY-3002 : Step(1849): len = 76376, overlap = 101
PHY-3002 : Step(1850): len = 76448.5, overlap = 91.75
PHY-3002 : Step(1851): len = 76602, overlap = 94
PHY-3002 : Step(1852): len = 76462, overlap = 96
PHY-3002 : Step(1853): len = 76184.2, overlap = 95.75
PHY-3002 : Step(1854): len = 75989.8, overlap = 93.75
PHY-3002 : Step(1855): len = 75900.7, overlap = 96
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000126922
PHY-3002 : Step(1856): len = 77321.6, overlap = 96
PHY-3002 : Step(1857): len = 78117, overlap = 91.5
PHY-3002 : Step(1858): len = 79754.7, overlap = 86.75
PHY-3002 : Step(1859): len = 80730, overlap = 86.5
PHY-3002 : Step(1860): len = 81487.7, overlap = 91
PHY-3002 : Step(1861): len = 81663.6, overlap = 91
PHY-3002 : Step(1862): len = 82046.7, overlap = 93
PHY-3002 : Step(1863): len = 82106.9, overlap = 93
PHY-3002 : Step(1864): len = 82101.7, overlap = 93
PHY-3002 : Step(1865): len = 82015.9, overlap = 90.5
PHY-3002 : Step(1866): len = 81849.7, overlap = 90.5
PHY-3002 : Step(1867): len = 81787.4, overlap = 90.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000253845
PHY-3002 : Step(1868): len = 82688.4, overlap = 92.75
PHY-3002 : Step(1869): len = 83076.9, overlap = 90.5
PHY-3002 : Step(1870): len = 83563.4, overlap = 88.25
PHY-3002 : Step(1871): len = 83679.5, overlap = 87.75
PHY-3002 : Step(1872): len = 83836.3, overlap = 87.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0004874
PHY-3002 : Step(1873): len = 84267.5, overlap = 87.75
PHY-3002 : Step(1874): len = 84565.1, overlap = 87.75
PHY-3002 : Step(1875): len = 85056, overlap = 90
PHY-3002 : Step(1876): len = 86555.9, overlap = 90
PHY-3002 : Step(1877): len = 86840.6, overlap = 90
PHY-3002 : Step(1878): len = 86940.4, overlap = 85.5
PHY-3002 : Step(1879): len = 87166.6, overlap = 85.5
PHY-3002 : Step(1880): len = 87378.2, overlap = 87.75
PHY-3002 : Step(1881): len = 87481.4, overlap = 88
PHY-3002 : Step(1882): len = 87667.7, overlap = 88
PHY-3002 : Step(1883): len = 88391.3, overlap = 85.25
PHY-3002 : Step(1884): len = 88515.9, overlap = 87.5
PHY-3002 : Step(1885): len = 88545.6, overlap = 85.25
PHY-3002 : Step(1886): len = 88561.2, overlap = 87.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000899738
PHY-3002 : Step(1887): len = 88903.1, overlap = 87.25
PHY-3002 : Step(1888): len = 89174.2, overlap = 85
PHY-3002 : Step(1889): len = 89333.4, overlap = 85
PHY-3002 : Step(1890): len = 89441.9, overlap = 85
PHY-3002 : Step(1891): len = 89579, overlap = 85
PHY-3002 : Step(1892): len = 89793.4, overlap = 78.25
PHY-3002 : Step(1893): len = 89990.2, overlap = 78
PHY-3002 : Step(1894): len = 90058.2, overlap = 78
PHY-3002 : Step(1895): len = 90405, overlap = 78
PHY-3002 : Step(1896): len = 90870.7, overlap = 73.25
PHY-3002 : Step(1897): len = 90965, overlap = 73.5
PHY-3002 : Step(1898): len = 91054.7, overlap = 76
PHY-3002 : Step(1899): len = 91286.2, overlap = 78.25
PHY-3002 : Step(1900): len = 91301.9, overlap = 78.5
PHY-3002 : Step(1901): len = 91349.5, overlap = 78.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00154244
PHY-3002 : Step(1902): len = 91440.3, overlap = 78.5
PHY-3002 : Step(1903): len = 91629, overlap = 78.5
PHY-3002 : Step(1904): len = 91722.2, overlap = 78.5
PHY-3002 : Step(1905): len = 91819, overlap = 76.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00191398
PHY-3002 : Step(1906): len = 91829.3, overlap = 76.25
PHY-3002 : Step(1907): len = 92144.2, overlap = 76.25
PHY-3002 : Step(1908): len = 92540.9, overlap = 76.5
PHY-3002 : Step(1909): len = 92566.6, overlap = 76.5
PHY-3002 : Step(1910): len = 92522.8, overlap = 76.5
PHY-3002 : Step(1911): len = 92574.3, overlap = 76.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035163s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (222.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.71803e-06
PHY-3002 : Step(1912): len = 104015, overlap = 28.75
PHY-3002 : Step(1913): len = 103706, overlap = 29
PHY-3002 : Step(1914): len = 102854, overlap = 29.25
PHY-3002 : Step(1915): len = 101752, overlap = 30.25
PHY-3002 : Step(1916): len = 98826.9, overlap = 30
PHY-3002 : Step(1917): len = 98102.7, overlap = 30.25
PHY-3002 : Step(1918): len = 97041.8, overlap = 30.5
PHY-3002 : Step(1919): len = 95748.8, overlap = 30.5
PHY-3002 : Step(1920): len = 94762.9, overlap = 32
PHY-3002 : Step(1921): len = 93661.3, overlap = 33.75
PHY-3002 : Step(1922): len = 92481.3, overlap = 36
PHY-3002 : Step(1923): len = 91486.7, overlap = 36.75
PHY-3002 : Step(1924): len = 91166.1, overlap = 36.75
PHY-3002 : Step(1925): len = 90693.2, overlap = 35.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.43605e-06
PHY-3002 : Step(1926): len = 90406.1, overlap = 35
PHY-3002 : Step(1927): len = 90428.8, overlap = 35
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.48721e-05
PHY-3002 : Step(1928): len = 90390.2, overlap = 34.75
PHY-3002 : Step(1929): len = 90425.9, overlap = 34.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.97442e-05
PHY-3002 : Step(1930): len = 90481.7, overlap = 34.25
PHY-3002 : Step(1931): len = 90698.8, overlap = 32.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.73839e-05
PHY-3002 : Step(1932): len = 90816.6, overlap = 32.25
PHY-3002 : Step(1933): len = 92442.8, overlap = 33.25
PHY-3002 : Step(1934): len = 92784.2, overlap = 32.5
PHY-3002 : Step(1935): len = 93169.8, overlap = 28.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50751e-05
PHY-3002 : Step(1936): len = 93169.2, overlap = 40.75
PHY-3002 : Step(1937): len = 93614.3, overlap = 38.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.01503e-05
PHY-3002 : Step(1938): len = 93903.8, overlap = 37.75
PHY-3002 : Step(1939): len = 95608.8, overlap = 32.75
PHY-3002 : Step(1940): len = 96436.7, overlap = 28.75
PHY-3002 : Step(1941): len = 96637.2, overlap = 26.75
PHY-3002 : Step(1942): len = 96958.4, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.03005e-05
PHY-3002 : Step(1943): len = 96943.9, overlap = 25.25
PHY-3002 : Step(1944): len = 97265.3, overlap = 24.75
PHY-3002 : Step(1945): len = 97646.2, overlap = 21.75
PHY-3002 : Step(1946): len = 97400.9, overlap = 21.75
PHY-3002 : Step(1947): len = 97369.7, overlap = 22.25
PHY-3002 : Step(1948): len = 97357.6, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.265143s wall, 0.234375s user + 0.171875s system = 0.406250s CPU (153.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000276796
PHY-3002 : Step(1949): len = 104427, overlap = 2.5
PHY-3002 : Step(1950): len = 102778, overlap = 6.75
PHY-3002 : Step(1951): len = 101563, overlap = 10.75
PHY-3002 : Step(1952): len = 100780, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000553592
PHY-3002 : Step(1953): len = 101053, overlap = 15
PHY-3002 : Step(1954): len = 101098, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00110718
PHY-3002 : Step(1955): len = 100961, overlap = 13.75
PHY-3002 : Step(1956): len = 100919, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008708s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 103473, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 103525, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 405568, over cnt = 53(0%), over = 65, worst = 2
PHY-1002 : len = 405880, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 405184, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 404936, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 383024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.629021s wall, 0.609375s user + 0.062500s system = 0.671875s CPU (106.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 650 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 756 instances, 643 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8757, tnet num: 1578, tinst num: 756, tnode num: 9792, tedge num: 15179.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1578 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.187246s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (116.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 115544
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1957): len = 114956, overlap = 0
PHY-3002 : Step(1958): len = 114921, overlap = 0
PHY-3002 : Step(1959): len = 114357, overlap = 0
PHY-3002 : Step(1960): len = 114185, overlap = 0
PHY-3002 : Step(1961): len = 114158, overlap = 1
PHY-3002 : Step(1962): len = 113746, overlap = 0.25
PHY-3002 : Step(1963): len = 113631, overlap = 1
PHY-3002 : Step(1964): len = 113595, overlap = 2.25
PHY-3002 : Step(1965): len = 113595, overlap = 2.25
PHY-3002 : Step(1966): len = 113611, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004133s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (378.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.51113e-05
PHY-3002 : Step(1967): len = 113528, overlap = 3.75
PHY-3002 : Step(1968): len = 113528, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.02226e-05
PHY-3002 : Step(1969): len = 113530, overlap = 3.5
PHY-3002 : Step(1970): len = 113560, overlap = 4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.00158e-05
PHY-3002 : Step(1971): len = 113527, overlap = 7.25
PHY-3002 : Step(1972): len = 113529, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.00315e-05
PHY-3002 : Step(1973): len = 113585, overlap = 6.75
PHY-3002 : Step(1974): len = 113585, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000159718
PHY-3002 : Step(1975): len = 113573, overlap = 6.25
PHY-3002 : Step(1976): len = 113580, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030541s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (153.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000903301
PHY-3002 : Step(1977): len = 113969, overlap = 2.75
PHY-3002 : Step(1978): len = 114003, overlap = 3.75
PHY-3002 : Step(1979): len = 114001, overlap = 3.25
PHY-3002 : Step(1980): len = 113987, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005960s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 114324, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 114378, Over = 0
RUN-1003 : finish command "place -eco" in  1.080915s wall, 1.625000s user + 0.546875s system = 2.171875s CPU (200.9%)

RUN-1004 : used memory is 696 MB, reserved memory is 755 MB, peak memory is 1100 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  11.017589s wall, 21.578125s user + 6.328125s system = 27.906250s CPU (253.3%)

RUN-1004 : used memory is 696 MB, reserved memory is 755 MB, peak memory is 1100 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 519 to 415
PHY-1001 : Pin misalignment score is improved from 415 to 412
PHY-1001 : Pin misalignment score is improved from 412 to 412
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 758 instances
RUN-1001 : 329 mslices, 314 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1580 nets
RUN-1001 : 991 nets have 2 pins
RUN-1001 : 353 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 387776, over cnt = 79(0%), over = 95, worst = 2
PHY-1002 : len = 388088, over cnt = 62(0%), over = 70, worst = 2
PHY-1002 : len = 388264, over cnt = 44(0%), over = 50, worst = 2
PHY-1002 : len = 381384, over cnt = 22(0%), over = 23, worst = 2
PHY-1002 : len = 369784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.655350s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (102.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 236 to 23
PHY-1001 : End pin swap;  0.027918s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.9%)

PHY-1001 : End global routing;  1.721956s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (100.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.443814s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (98.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 599888, over cnt = 74(0%), over = 74, worst = 1
PHY-1001 : End Routed; 7.580008s wall, 9.000000s user + 0.187500s system = 9.187500s CPU (121.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 596848, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.145031s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (118.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 596760, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 596760
PHY-1001 : End DR Iter 2; 0.031319s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.591789s wall, 11.859375s user + 0.406250s system = 12.265625s CPU (115.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.537775s wall, 13.828125s user + 0.421875s system = 14.250000s CPU (113.7%)

RUN-1004 : used memory is 652 MB, reserved memory is 704 MB, peak memory is 1100 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1228   out of  19600    6.27%
#reg                  257   out of  19600    1.31%
#le                  1281
  #lut only          1024   out of   1281   79.94%
  #reg only            53   out of   1281    4.14%
  #lut&reg            204   out of   1281   15.93%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8757, tnet num: 1578, tinst num: 756, tnode num: 9792, tedge num: 15179.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1578 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.060118s wall, 0.968750s user + 0.093750s system = 1.062500s CPU (100.2%)

RUN-1004 : used memory is 953 MB, reserved memory is 1004 MB, peak memory is 1100 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 758
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1580, pip num: 27608
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1728 valid insts, and 68372 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.330209s wall, 26.109375s user + 0.062500s system = 26.171875s CPU (604.4%)

RUN-1004 : used memory is 962 MB, reserved memory is 1011 MB, peak memory is 1100 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.547919s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (98.9%)

RUN-1004 : used memory is 1072 MB, reserved memory is 1130 MB, peak memory is 1100 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.831399s wall, 0.375000s user + 0.328125s system = 0.703125s CPU (10.3%)

RUN-1004 : used memory is 1100 MB, reserved memory is 1160 MB, peak memory is 1101 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.912794s wall, 2.000000s user + 0.375000s system = 2.375000s CPU (26.6%)

RUN-1004 : used memory is 1031 MB, reserved memory is 1089 MB, peak memory is 1101 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4129/157 useful/useless nets, 3912/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 932 distributor mux.
SYN-1016 : Merged 3321 instances.
SYN-1015 : Optimize round 1, 4558 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4558/184 useful/useless nets, 4347/2135 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2216 better
SYN-1014 : Optimize round 3
SYN-1032 : 4557/0 useful/useless nets, 4346/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.200000s wall, 1.281250s user + 0.062500s system = 1.343750s CPU (112.0%)

RUN-1004 : used memory is 715 MB, reserved memory is 769 MB, peak memory is 1101 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3525
  #and               1939
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                284
  #bufif1               1
  #MX21               509
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            550

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3312   |212    |268    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5200/8 useful/useless nets, 4733/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4983/0 useful/useless nets, 4516/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7284/0 useful/useless nets, 6858/0 useful/useless insts
SYN-1016 : Merged 1968 instances.
SYN-2501 : Optimize round 1, 3806 better
SYN-2501 : Optimize round 2
SYN-1032 : 5310/0 useful/useless nets, 4890/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7615/13 useful/useless nets, 7195/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26532, tnet num: 7624, tinst num: 7189, tnode num: 29859, tedge num: 39868.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1219 (3.97), #lev = 36 (4.58)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6531 instances into 758 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1823/1 useful/useless nets, 1403/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1820/0 useful/useless nets, 1400/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 753 LUT to BLE ...
SYN-4008 : Packed 753 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 29 SEQ (626 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 612 single LUT's are left
SYN-4006 : 74 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 827/1069 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1127   out of  19600    5.75%
#reg                  221   out of  19600    1.13%
#le                  1181
  #lut only           960   out of   1181   81.29%
  #reg only            54   out of   1181    4.57%
  #lut&reg            167   out of   1181   14.14%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1181  |1127  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.084057s wall, 6.171875s user + 0.031250s system = 6.203125s CPU (102.0%)

RUN-1004 : used memory is 721 MB, reserved memory is 771 MB, peak memory is 1101 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 709 instances
RUN-1001 : 297 mslices, 297 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1523 nets
RUN-1001 : 990 nets have 2 pins
RUN-1001 : 358 nets have [3 - 5] pins
RUN-1001 : 62 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 707 instances, 594 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8388, tnet num: 1521, tinst num: 707, tnode num: 9291, tedge num: 14590.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.163647s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (124.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 491801
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1981): len = 395859, overlap = 139.5
PHY-3002 : Step(1982): len = 348671, overlap = 139.5
PHY-3002 : Step(1983): len = 331543, overlap = 139.5
PHY-3002 : Step(1984): len = 306720, overlap = 139.5
PHY-3002 : Step(1985): len = 290123, overlap = 139.5
PHY-3002 : Step(1986): len = 281576, overlap = 137.25
PHY-3002 : Step(1987): len = 272968, overlap = 137.25
PHY-3002 : Step(1988): len = 259299, overlap = 139.5
PHY-3002 : Step(1989): len = 250649, overlap = 135
PHY-3002 : Step(1990): len = 245482, overlap = 139.5
PHY-3002 : Step(1991): len = 206157, overlap = 137.25
PHY-3002 : Step(1992): len = 180837, overlap = 139.5
PHY-3002 : Step(1993): len = 176299, overlap = 137.25
PHY-3002 : Step(1994): len = 169563, overlap = 137.25
PHY-3002 : Step(1995): len = 164911, overlap = 137.25
PHY-3002 : Step(1996): len = 161260, overlap = 137.25
PHY-3002 : Step(1997): len = 154648, overlap = 137.25
PHY-3002 : Step(1998): len = 150127, overlap = 137.25
PHY-3002 : Step(1999): len = 146435, overlap = 137.25
PHY-3002 : Step(2000): len = 142235, overlap = 137.25
PHY-3002 : Step(2001): len = 137284, overlap = 139.5
PHY-3002 : Step(2002): len = 133512, overlap = 137.25
PHY-3002 : Step(2003): len = 130693, overlap = 137.25
PHY-3002 : Step(2004): len = 125405, overlap = 137.25
PHY-3002 : Step(2005): len = 118321, overlap = 139.5
PHY-3002 : Step(2006): len = 115916, overlap = 137.25
PHY-3002 : Step(2007): len = 112725, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.64078e-06
PHY-3002 : Step(2008): len = 119953, overlap = 132.75
PHY-3002 : Step(2009): len = 128510, overlap = 132.75
PHY-3002 : Step(2010): len = 123766, overlap = 128.25
PHY-3002 : Step(2011): len = 120007, overlap = 132.75
PHY-3002 : Step(2012): len = 116772, overlap = 130.5
PHY-3002 : Step(2013): len = 113544, overlap = 128.25
PHY-3002 : Step(2014): len = 109762, overlap = 129.25
PHY-3002 : Step(2015): len = 107443, overlap = 129.5
PHY-3002 : Step(2016): len = 105115, overlap = 129.75
PHY-3002 : Step(2017): len = 101622, overlap = 129.5
PHY-3002 : Step(2018): len = 98730.6, overlap = 129.25
PHY-3002 : Step(2019): len = 96389.8, overlap = 127.25
PHY-3002 : Step(2020): len = 93160.4, overlap = 125
PHY-3002 : Step(2021): len = 89283.6, overlap = 126.25
PHY-3002 : Step(2022): len = 86929.1, overlap = 126.5
PHY-3002 : Step(2023): len = 84747.7, overlap = 128.25
PHY-3002 : Step(2024): len = 81711.8, overlap = 132.25
PHY-3002 : Step(2025): len = 78237.6, overlap = 130
PHY-3002 : Step(2026): len = 76312.6, overlap = 132
PHY-3002 : Step(2027): len = 74428.6, overlap = 132.25
PHY-3002 : Step(2028): len = 68874, overlap = 140.25
PHY-3002 : Step(2029): len = 65160.2, overlap = 141.5
PHY-3002 : Step(2030): len = 64428.3, overlap = 141.25
PHY-3002 : Step(2031): len = 62586.1, overlap = 148.5
PHY-3002 : Step(2032): len = 58664, overlap = 152.5
PHY-3002 : Step(2033): len = 55449.5, overlap = 150.5
PHY-3002 : Step(2034): len = 54451.7, overlap = 150.5
PHY-3002 : Step(2035): len = 52759.7, overlap = 151
PHY-3002 : Step(2036): len = 51458.6, overlap = 159.75
PHY-3002 : Step(2037): len = 50144.5, overlap = 160
PHY-3002 : Step(2038): len = 48752.5, overlap = 158
PHY-3002 : Step(2039): len = 48769.1, overlap = 161.25
PHY-3002 : Step(2040): len = 48971.5, overlap = 157.5
PHY-3002 : Step(2041): len = 47304.6, overlap = 159.75
PHY-3002 : Step(2042): len = 45883.7, overlap = 159
PHY-3002 : Step(2043): len = 44382.4, overlap = 163
PHY-3002 : Step(2044): len = 43383.8, overlap = 161
PHY-3002 : Step(2045): len = 43065, overlap = 166.25
PHY-3002 : Step(2046): len = 42871, overlap = 166.25
PHY-3002 : Step(2047): len = 42691.4, overlap = 166.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.28157e-06
PHY-3002 : Step(2048): len = 46925.7, overlap = 166.25
PHY-3002 : Step(2049): len = 47931.6, overlap = 168.75
PHY-3002 : Step(2050): len = 50003.2, overlap = 162.25
PHY-3002 : Step(2051): len = 51674.7, overlap = 166.75
PHY-3002 : Step(2052): len = 51428.5, overlap = 159.75
PHY-3002 : Step(2053): len = 50696.3, overlap = 164.75
PHY-3002 : Step(2054): len = 49378.2, overlap = 163.5
PHY-3002 : Step(2055): len = 48522.9, overlap = 163
PHY-3002 : Step(2056): len = 48094.4, overlap = 166
PHY-3002 : Step(2057): len = 47984, overlap = 165.5
PHY-3002 : Step(2058): len = 47797.3, overlap = 165.25
PHY-3002 : Step(2059): len = 47396.4, overlap = 160
PHY-3002 : Step(2060): len = 47007.2, overlap = 162.25
PHY-3002 : Step(2061): len = 46507.4, overlap = 162.5
PHY-3002 : Step(2062): len = 45896.8, overlap = 156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.45631e-05
PHY-3002 : Step(2063): len = 51200.3, overlap = 151.75
PHY-3002 : Step(2064): len = 52468.9, overlap = 151.75
PHY-3002 : Step(2065): len = 53846, overlap = 152.75
PHY-3002 : Step(2066): len = 55137, overlap = 147.5
PHY-3002 : Step(2067): len = 55160.2, overlap = 145.25
PHY-3002 : Step(2068): len = 54850.1, overlap = 145.5
PHY-3002 : Step(2069): len = 55061, overlap = 137.75
PHY-3002 : Step(2070): len = 56024, overlap = 136
PHY-3002 : Step(2071): len = 55941.4, overlap = 135.75
PHY-3002 : Step(2072): len = 55593.8, overlap = 135.5
PHY-3002 : Step(2073): len = 55540, overlap = 135.5
PHY-3002 : Step(2074): len = 55140.2, overlap = 134.25
PHY-3002 : Step(2075): len = 54705.3, overlap = 132.25
PHY-3002 : Step(2076): len = 53833.2, overlap = 137
PHY-3002 : Step(2077): len = 53009, overlap = 135.25
PHY-3002 : Step(2078): len = 53212.9, overlap = 135.5
PHY-3002 : Step(2079): len = 53185.5, overlap = 134.75
PHY-3002 : Step(2080): len = 52960.8, overlap = 137
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.91263e-05
PHY-3002 : Step(2081): len = 57758.8, overlap = 148.25
PHY-3002 : Step(2082): len = 59271.4, overlap = 152.75
PHY-3002 : Step(2083): len = 61660.1, overlap = 155
PHY-3002 : Step(2084): len = 61789.7, overlap = 155
PHY-3002 : Step(2085): len = 61465, overlap = 154.25
PHY-3002 : Step(2086): len = 61452.2, overlap = 149.5
PHY-3002 : Step(2087): len = 61574.3, overlap = 153
PHY-3002 : Step(2088): len = 61596.4, overlap = 152
PHY-3002 : Step(2089): len = 61294.7, overlap = 153
PHY-3002 : Step(2090): len = 60860.5, overlap = 133.5
PHY-3002 : Step(2091): len = 60622, overlap = 133.25
PHY-3002 : Step(2092): len = 60567.8, overlap = 128.25
PHY-3002 : Step(2093): len = 59901.7, overlap = 125.5
PHY-3002 : Step(2094): len = 59258.8, overlap = 125.75
PHY-3002 : Step(2095): len = 59407.5, overlap = 128
PHY-3002 : Step(2096): len = 59369.8, overlap = 117.75
PHY-3002 : Step(2097): len = 59045, overlap = 118.5
PHY-3002 : Step(2098): len = 58479.1, overlap = 111.5
PHY-3002 : Step(2099): len = 58080.5, overlap = 113.75
PHY-3002 : Step(2100): len = 57997.6, overlap = 113.5
PHY-3002 : Step(2101): len = 58178.4, overlap = 113.5
PHY-3002 : Step(2102): len = 58406.7, overlap = 113.5
PHY-3002 : Step(2103): len = 58274, overlap = 113
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.82526e-05
PHY-3002 : Step(2104): len = 60937.9, overlap = 124.25
PHY-3002 : Step(2105): len = 61676.4, overlap = 113
PHY-3002 : Step(2106): len = 62171.6, overlap = 112.75
PHY-3002 : Step(2107): len = 62996.5, overlap = 112.5
PHY-3002 : Step(2108): len = 63254.8, overlap = 110.25
PHY-3002 : Step(2109): len = 63818.2, overlap = 114.5
PHY-3002 : Step(2110): len = 63739, overlap = 114.5
PHY-3002 : Step(2111): len = 63635.4, overlap = 112.25
PHY-3002 : Step(2112): len = 64089.7, overlap = 112
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000116505
PHY-3002 : Step(2113): len = 65598.8, overlap = 112
PHY-3002 : Step(2114): len = 66224.7, overlap = 111.75
PHY-3002 : Step(2115): len = 67388.3, overlap = 109.5
PHY-3002 : Step(2116): len = 68210.4, overlap = 102.75
PHY-3002 : Step(2117): len = 68831.3, overlap = 95.75
PHY-3002 : Step(2118): len = 69039.4, overlap = 95.75
PHY-3002 : Step(2119): len = 69351.2, overlap = 95.75
PHY-3002 : Step(2120): len = 69550.1, overlap = 93.5
PHY-3002 : Step(2121): len = 69957.7, overlap = 101.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00023301
PHY-3002 : Step(2122): len = 71005.5, overlap = 103.5
PHY-3002 : Step(2123): len = 71376.6, overlap = 103.5
PHY-3002 : Step(2124): len = 71748.2, overlap = 103.5
PHY-3002 : Step(2125): len = 72267.3, overlap = 96.75
PHY-3002 : Step(2126): len = 72649.7, overlap = 94.5
PHY-3002 : Step(2127): len = 72923.5, overlap = 94.5
PHY-3002 : Step(2128): len = 73212.7, overlap = 94.5
PHY-3002 : Step(2129): len = 73534.2, overlap = 92.25
PHY-3002 : Step(2130): len = 73608.3, overlap = 90
PHY-3002 : Step(2131): len = 73639.9, overlap = 87.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00046602
PHY-3002 : Step(2132): len = 73994.9, overlap = 87.5
PHY-3002 : Step(2133): len = 74425.3, overlap = 87.5
PHY-3002 : Step(2134): len = 74876.5, overlap = 87.5
PHY-3002 : Step(2135): len = 74981.3, overlap = 87.5
PHY-3002 : Step(2136): len = 75082.1, overlap = 87.25
PHY-3002 : Step(2137): len = 75307.2, overlap = 86.75
PHY-3002 : Step(2138): len = 75781.4, overlap = 86
PHY-3002 : Step(2139): len = 75912.6, overlap = 86
PHY-3002 : Step(2140): len = 76067.2, overlap = 86
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000747734
PHY-3002 : Step(2141): len = 76295, overlap = 90
PHY-3002 : Step(2142): len = 76654.3, overlap = 90
PHY-3002 : Step(2143): len = 76966.5, overlap = 84.5
PHY-3002 : Step(2144): len = 77059.5, overlap = 80
PHY-3002 : Step(2145): len = 77120.5, overlap = 80
PHY-3002 : Step(2146): len = 77191.4, overlap = 80.25
PHY-3002 : Step(2147): len = 77312.7, overlap = 82.5
PHY-3002 : Step(2148): len = 77363.1, overlap = 82.5
PHY-3002 : Step(2149): len = 77437.9, overlap = 82.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00121304
PHY-3002 : Step(2150): len = 77542, overlap = 82.25
PHY-3002 : Step(2151): len = 77769.5, overlap = 82.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00152457
PHY-3002 : Step(2152): len = 77819.5, overlap = 82.25
PHY-3002 : Step(2153): len = 78034.3, overlap = 82.25
PHY-3002 : Step(2154): len = 78268.9, overlap = 82.25
PHY-3002 : Step(2155): len = 78345.9, overlap = 82.25
PHY-3002 : Step(2156): len = 78435.6, overlap = 82
PHY-3002 : Step(2157): len = 78594.3, overlap = 82
PHY-3002 : Step(2158): len = 78667.6, overlap = 82
PHY-3002 : Step(2159): len = 78734.3, overlap = 82
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017499s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.02595e-06
PHY-3002 : Step(2160): len = 103770, overlap = 31
PHY-3002 : Step(2161): len = 103284, overlap = 30.75
PHY-3002 : Step(2162): len = 102301, overlap = 30.25
PHY-3002 : Step(2163): len = 101138, overlap = 30.25
PHY-3002 : Step(2164): len = 98698.1, overlap = 32.5
PHY-3002 : Step(2165): len = 98153.7, overlap = 33.25
PHY-3002 : Step(2166): len = 97471.7, overlap = 33.25
PHY-3002 : Step(2167): len = 96600.5, overlap = 33.25
PHY-3002 : Step(2168): len = 95297.1, overlap = 33.25
PHY-3002 : Step(2169): len = 94720, overlap = 34
PHY-3002 : Step(2170): len = 94132.1, overlap = 35
PHY-3002 : Step(2171): len = 93466.1, overlap = 36.25
PHY-3002 : Step(2172): len = 92901.9, overlap = 37.75
PHY-3002 : Step(2173): len = 92483.1, overlap = 39
PHY-3002 : Step(2174): len = 92279.5, overlap = 39.75
PHY-3002 : Step(2175): len = 91974.2, overlap = 42.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.00519e-05
PHY-3002 : Step(2176): len = 91989.2, overlap = 43.25
PHY-3002 : Step(2177): len = 91989.2, overlap = 43.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.01038e-05
PHY-3002 : Step(2178): len = 92033.1, overlap = 42.25
PHY-3002 : Step(2179): len = 92161.6, overlap = 42.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.02076e-05
PHY-3002 : Step(2180): len = 92277.3, overlap = 41
PHY-3002 : Step(2181): len = 93358.7, overlap = 39
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.04152e-05
PHY-3002 : Step(2182): len = 93335.5, overlap = 38.25
PHY-3002 : Step(2183): len = 95207.9, overlap = 33.75
PHY-3002 : Step(2184): len = 97037.7, overlap = 30.25
PHY-3002 : Step(2185): len = 96724.8, overlap = 28.75
PHY-3002 : Step(2186): len = 96684.9, overlap = 28.25
PHY-3002 : Step(2187): len = 96816.9, overlap = 26.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.13706e-05
PHY-3002 : Step(2188): len = 96594.7, overlap = 42.5
PHY-3002 : Step(2189): len = 97305.1, overlap = 39
PHY-3002 : Step(2190): len = 98395.7, overlap = 36.5
PHY-3002 : Step(2191): len = 98098.4, overlap = 36
PHY-3002 : Step(2192): len = 98071.7, overlap = 35
PHY-3002 : Step(2193): len = 98175.4, overlap = 35.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.27413e-05
PHY-3002 : Step(2194): len = 98350.7, overlap = 34.5
PHY-3002 : Step(2195): len = 99561.7, overlap = 29.75
PHY-3002 : Step(2196): len = 100244, overlap = 25.5
PHY-3002 : Step(2197): len = 99990.6, overlap = 24.75
PHY-3002 : Step(2198): len = 100022, overlap = 24.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.54825e-05
PHY-3002 : Step(2199): len = 100596, overlap = 24.75
PHY-3002 : Step(2200): len = 101634, overlap = 20.5
PHY-3002 : Step(2201): len = 102078, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.255233s wall, 0.250000s user + 0.187500s system = 0.437500s CPU (171.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501637
PHY-3002 : Step(2202): len = 107321, overlap = 3
PHY-3002 : Step(2203): len = 106142, overlap = 6.25
PHY-3002 : Step(2204): len = 105326, overlap = 7
PHY-3002 : Step(2205): len = 104555, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100327
PHY-3002 : Step(2206): len = 104658, overlap = 10.5
PHY-3002 : Step(2207): len = 104677, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00200655
PHY-3002 : Step(2208): len = 104710, overlap = 10.25
PHY-3002 : Step(2209): len = 104739, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009356s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (167.0%)

PHY-3001 : Legalized: Len = 106776, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 106812, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 421032, over cnt = 50(0%), over = 58, worst = 4
PHY-1002 : len = 421232, over cnt = 35(0%), over = 41, worst = 4
PHY-1002 : len = 421112, over cnt = 27(0%), over = 30, worst = 2
PHY-1002 : len = 421000, over cnt = 21(0%), over = 22, worst = 2
PHY-1002 : len = 403856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.604124s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (103.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 645 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 751 instances, 638 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8712, tnet num: 1565, tinst num: 751, tnode num: 9756, tedge num: 15112.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.180806s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 119452
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2210): len = 118685, overlap = 0
PHY-3002 : Step(2211): len = 118424, overlap = 0.25
PHY-3002 : Step(2212): len = 118077, overlap = 0
PHY-3002 : Step(2213): len = 117773, overlap = 0
PHY-3002 : Step(2214): len = 117552, overlap = 0
PHY-3002 : Step(2215): len = 117552, overlap = 0
PHY-3002 : Step(2216): len = 117547, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003925s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (796.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166689
PHY-3002 : Step(2217): len = 117446, overlap = 5
PHY-3002 : Step(2218): len = 117446, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000333377
PHY-3002 : Step(2219): len = 117417, overlap = 5.5
PHY-3002 : Step(2220): len = 117424, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000666755
PHY-3002 : Step(2221): len = 117358, overlap = 6
PHY-3002 : Step(2222): len = 117358, overlap = 6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.85571e-05
PHY-3002 : Step(2223): len = 117304, overlap = 7.5
PHY-3002 : Step(2224): len = 117307, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000117114
PHY-3002 : Step(2225): len = 117260, overlap = 7.5
PHY-3002 : Step(2226): len = 117279, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000234228
PHY-3002 : Step(2227): len = 117281, overlap = 6.75
PHY-3002 : Step(2228): len = 117281, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024712s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (252.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00131339
PHY-3002 : Step(2229): len = 117465, overlap = 1.75
PHY-3002 : Step(2230): len = 117464, overlap = 2.5
PHY-3002 : Step(2231): len = 117454, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006454s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 117552, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 2.
PHY-3001 : Final: Len = 117570, Over = 0
RUN-1003 : finish command "place -eco" in  1.016499s wall, 1.468750s user + 0.671875s system = 2.140625s CPU (210.6%)

RUN-1004 : used memory is 721 MB, reserved memory is 772 MB, peak memory is 1101 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  10.688012s wall, 20.531250s user + 6.328125s system = 26.859375s CPU (251.3%)

RUN-1004 : used memory is 721 MB, reserved memory is 772 MB, peak memory is 1101 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 501 to 409
PHY-1001 : Pin misalignment score is improved from 409 to 404
PHY-1001 : Pin misalignment score is improved from 404 to 404
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 753 instances
RUN-1001 : 326 mslices, 312 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1567 nets
RUN-1001 : 966 nets have 2 pins
RUN-1001 : 370 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 395208, over cnt = 84(0%), over = 101, worst = 4
PHY-1002 : len = 395440, over cnt = 68(0%), over = 83, worst = 4
PHY-1002 : len = 395200, over cnt = 55(0%), over = 66, worst = 2
PHY-1002 : len = 394800, over cnt = 47(0%), over = 55, worst = 2
PHY-1002 : len = 353992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.686407s wall, 0.796875s user + 0.031250s system = 0.828125s CPU (120.6%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 213 to 15
PHY-1001 : End pin swap;  0.030831s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.4%)

PHY-1001 : End global routing;  1.722691s wall, 1.828125s user + 0.031250s system = 1.859375s CPU (107.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.528657s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (97.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 605888, over cnt = 52(0%), over = 52, worst = 1
PHY-1001 : End Routed; 8.588903s wall, 9.640625s user + 0.265625s system = 9.906250s CPU (115.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 603800, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.226829s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (110.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 603776, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.042464s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 603720, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 603720
PHY-1001 : End DR Iter 3; 0.030278s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (154.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.741212s wall, 12.703125s user + 0.453125s system = 13.156250s CPU (112.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.695227s wall, 14.781250s user + 0.500000s system = 15.281250s CPU (111.6%)

RUN-1004 : used memory is 724 MB, reserved memory is 773 MB, peak memory is 1101 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1215   out of  19600    6.20%
#reg                  257   out of  19600    1.31%
#le                  1269
  #lut only          1012   out of   1269   79.75%
  #reg only            54   out of   1269    4.26%
  #lut&reg            203   out of   1269   16.00%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8712, tnet num: 1565, tinst num: 751, tnode num: 9756, tedge num: 15112.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.063929s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (101.3%)

RUN-1004 : used memory is 1025 MB, reserved memory is 1075 MB, peak memory is 1101 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 753
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1567, pip num: 27597
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1814 valid insts, and 67841 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.474182s wall, 27.656250s user + 0.093750s system = 27.750000s CPU (620.2%)

RUN-1004 : used memory is 1028 MB, reserved memory is 1078 MB, peak memory is 1101 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.520010s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (100.7%)

RUN-1004 : used memory is 1110 MB, reserved memory is 1163 MB, peak memory is 1112 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.866443s wall, 0.453125s user + 0.468750s system = 0.921875s CPU (13.4%)

RUN-1004 : used memory is 1139 MB, reserved memory is 1193 MB, peak memory is 1140 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.945677s wall, 2.062500s user + 0.546875s system = 2.609375s CPU (29.2%)

RUN-1004 : used memory is 1069 MB, reserved memory is 1121 MB, peak memory is 1140 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4128/157 useful/useless nets, 3911/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 932 distributor mux.
SYN-1016 : Merged 3321 instances.
SYN-1015 : Optimize round 1, 4557 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4558/183 useful/useless nets, 4347/2135 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2216 better
SYN-1014 : Optimize round 3
SYN-1032 : 4557/0 useful/useless nets, 4346/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.181747s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (107.1%)

RUN-1004 : used memory is 749 MB, reserved memory is 799 MB, peak memory is 1140 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3525
  #and               1939
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                284
  #bufif1               1
  #MX21               509
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            550

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3312   |212    |268    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5200/8 useful/useless nets, 4733/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4983/0 useful/useless nets, 4516/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7284/0 useful/useless nets, 6858/0 useful/useless insts
SYN-1016 : Merged 1968 instances.
SYN-2501 : Optimize round 1, 3806 better
SYN-2501 : Optimize round 2
SYN-1032 : 5310/0 useful/useless nets, 4890/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7615/13 useful/useless nets, 7195/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26540, tnet num: 7624, tinst num: 7189, tnode num: 29867, tedge num: 39884.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1219 (3.97), #lev = 36 (4.58)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6531 instances into 758 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1823/1 useful/useless nets, 1403/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1820/0 useful/useless nets, 1400/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 753 LUT to BLE ...
SYN-4008 : Packed 753 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 29 SEQ (626 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 612 single LUT's are left
SYN-4006 : 74 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 827/1069 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1127   out of  19600    5.75%
#reg                  221   out of  19600    1.13%
#le                  1181
  #lut only           960   out of   1181   81.29%
  #reg only            54   out of   1181    4.57%
  #lut&reg            167   out of   1181   14.14%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1181  |1127  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.088430s wall, 6.093750s user + 0.031250s system = 6.125000s CPU (100.6%)

RUN-1004 : used memory is 752 MB, reserved memory is 799 MB, peak memory is 1140 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 709 instances
RUN-1001 : 297 mslices, 297 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1523 nets
RUN-1001 : 982 nets have 2 pins
RUN-1001 : 366 nets have [3 - 5] pins
RUN-1001 : 62 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 707 instances, 594 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8396, tnet num: 1521, tinst num: 707, tnode num: 9299, tedge num: 14606.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.152264s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 488461
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2232): len = 400479, overlap = 139.5
PHY-3002 : Step(2233): len = 354739, overlap = 139.5
PHY-3002 : Step(2234): len = 340088, overlap = 139.5
PHY-3002 : Step(2235): len = 305379, overlap = 139.5
PHY-3002 : Step(2236): len = 284869, overlap = 139.5
PHY-3002 : Step(2237): len = 274753, overlap = 139.5
PHY-3002 : Step(2238): len = 268456, overlap = 137.25
PHY-3002 : Step(2239): len = 261430, overlap = 137.25
PHY-3002 : Step(2240): len = 255308, overlap = 137.25
PHY-3002 : Step(2241): len = 248624, overlap = 137.25
PHY-3002 : Step(2242): len = 242303, overlap = 137.25
PHY-3002 : Step(2243): len = 237208, overlap = 135
PHY-3002 : Step(2244): len = 230665, overlap = 137.25
PHY-3002 : Step(2245): len = 223896, overlap = 137.25
PHY-3002 : Step(2246): len = 218876, overlap = 137.25
PHY-3002 : Step(2247): len = 213260, overlap = 137.25
PHY-3002 : Step(2248): len = 207508, overlap = 137.25
PHY-3002 : Step(2249): len = 202756, overlap = 135
PHY-3002 : Step(2250): len = 197246, overlap = 137.25
PHY-3002 : Step(2251): len = 192387, overlap = 135
PHY-3002 : Step(2252): len = 187817, overlap = 137.25
PHY-3002 : Step(2253): len = 181539, overlap = 137.25
PHY-3002 : Step(2254): len = 177493, overlap = 139.5
PHY-3002 : Step(2255): len = 173035, overlap = 137.25
PHY-3002 : Step(2256): len = 166843, overlap = 139.5
PHY-3002 : Step(2257): len = 162966, overlap = 137.25
PHY-3002 : Step(2258): len = 159161, overlap = 137.25
PHY-3002 : Step(2259): len = 154818, overlap = 137.25
PHY-3002 : Step(2260): len = 149014, overlap = 139.5
PHY-3002 : Step(2261): len = 145037, overlap = 137.25
PHY-3002 : Step(2262): len = 142248, overlap = 137.25
PHY-3002 : Step(2263): len = 135397, overlap = 139.5
PHY-3002 : Step(2264): len = 129643, overlap = 139.5
PHY-3002 : Step(2265): len = 126677, overlap = 137.25
PHY-3002 : Step(2266): len = 123298, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.84882e-06
PHY-3002 : Step(2267): len = 132120, overlap = 128.25
PHY-3002 : Step(2268): len = 137372, overlap = 130.5
PHY-3002 : Step(2269): len = 131154, overlap = 128.25
PHY-3002 : Step(2270): len = 126786, overlap = 126
PHY-3002 : Step(2271): len = 122391, overlap = 126
PHY-3002 : Step(2272): len = 119372, overlap = 126
PHY-3002 : Step(2273): len = 116077, overlap = 126
PHY-3002 : Step(2274): len = 113248, overlap = 126
PHY-3002 : Step(2275): len = 110611, overlap = 128.25
PHY-3002 : Step(2276): len = 107696, overlap = 126
PHY-3002 : Step(2277): len = 104516, overlap = 126
PHY-3002 : Step(2278): len = 101568, overlap = 123.75
PHY-3002 : Step(2279): len = 98863.8, overlap = 126
PHY-3002 : Step(2280): len = 96482.7, overlap = 126
PHY-3002 : Step(2281): len = 93559.8, overlap = 128.25
PHY-3002 : Step(2282): len = 90585.4, overlap = 126
PHY-3002 : Step(2283): len = 88132.7, overlap = 124
PHY-3002 : Step(2284): len = 85897.8, overlap = 124
PHY-3002 : Step(2285): len = 83300.1, overlap = 126.5
PHY-3002 : Step(2286): len = 79755, overlap = 124.75
PHY-3002 : Step(2287): len = 77423.5, overlap = 125.75
PHY-3002 : Step(2288): len = 75964.8, overlap = 125.75
PHY-3002 : Step(2289): len = 69544.8, overlap = 131.25
PHY-3002 : Step(2290): len = 64426.4, overlap = 128.25
PHY-3002 : Step(2291): len = 63535.8, overlap = 128.75
PHY-3002 : Step(2292): len = 61634.6, overlap = 130
PHY-3002 : Step(2293): len = 56901.4, overlap = 133.25
PHY-3002 : Step(2294): len = 52429.6, overlap = 138
PHY-3002 : Step(2295): len = 51857.5, overlap = 138
PHY-3002 : Step(2296): len = 50728.4, overlap = 137.75
PHY-3002 : Step(2297): len = 49328.3, overlap = 136
PHY-3002 : Step(2298): len = 48208.5, overlap = 133
PHY-3002 : Step(2299): len = 47060.9, overlap = 131.75
PHY-3002 : Step(2300): len = 45579.5, overlap = 135.5
PHY-3002 : Step(2301): len = 44896.8, overlap = 131.25
PHY-3002 : Step(2302): len = 44293.3, overlap = 131
PHY-3002 : Step(2303): len = 43735.5, overlap = 136.5
PHY-3002 : Step(2304): len = 43545.6, overlap = 138
PHY-3002 : Step(2305): len = 43082.8, overlap = 140.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.69763e-06
PHY-3002 : Step(2306): len = 48602.7, overlap = 138.5
PHY-3002 : Step(2307): len = 49721.8, overlap = 140.75
PHY-3002 : Step(2308): len = 50388.8, overlap = 139
PHY-3002 : Step(2309): len = 48676, overlap = 139
PHY-3002 : Step(2310): len = 48447.3, overlap = 148
PHY-3002 : Step(2311): len = 48812.3, overlap = 145.75
PHY-3002 : Step(2312): len = 49171.2, overlap = 148.25
PHY-3002 : Step(2313): len = 49233.2, overlap = 147.25
PHY-3002 : Step(2314): len = 48245.4, overlap = 151
PHY-3002 : Step(2315): len = 47033.1, overlap = 143.75
PHY-3002 : Step(2316): len = 46191.7, overlap = 150
PHY-3002 : Step(2317): len = 45992.9, overlap = 148
PHY-3002 : Step(2318): len = 46045.1, overlap = 147.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.53953e-05
PHY-3002 : Step(2319): len = 50661.3, overlap = 134.25
PHY-3002 : Step(2320): len = 52274.9, overlap = 136.5
PHY-3002 : Step(2321): len = 54308.4, overlap = 130
PHY-3002 : Step(2322): len = 55096.2, overlap = 127.75
PHY-3002 : Step(2323): len = 55590.6, overlap = 130
PHY-3002 : Step(2324): len = 56279.5, overlap = 127.75
PHY-3002 : Step(2325): len = 56878.7, overlap = 133.5
PHY-3002 : Step(2326): len = 57305.1, overlap = 125.25
PHY-3002 : Step(2327): len = 57092.8, overlap = 126.25
PHY-3002 : Step(2328): len = 56605.2, overlap = 126.75
PHY-3002 : Step(2329): len = 56206.9, overlap = 127.25
PHY-3002 : Step(2330): len = 55737.1, overlap = 126
PHY-3002 : Step(2331): len = 55603.4, overlap = 133
PHY-3002 : Step(2332): len = 55378.2, overlap = 134
PHY-3002 : Step(2333): len = 55146.3, overlap = 137
PHY-3002 : Step(2334): len = 54799.8, overlap = 145
PHY-3002 : Step(2335): len = 54345.5, overlap = 145.5
PHY-3002 : Step(2336): len = 53553.7, overlap = 143.25
PHY-3002 : Step(2337): len = 52398.1, overlap = 139.5
PHY-3002 : Step(2338): len = 51773.7, overlap = 140.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.03906e-05
PHY-3002 : Step(2339): len = 55678.8, overlap = 153.75
PHY-3002 : Step(2340): len = 57289.9, overlap = 151.75
PHY-3002 : Step(2341): len = 60052.4, overlap = 151.75
PHY-3002 : Step(2342): len = 60372.8, overlap = 152
PHY-3002 : Step(2343): len = 60606.2, overlap = 152
PHY-3002 : Step(2344): len = 60779.1, overlap = 147.25
PHY-3002 : Step(2345): len = 61295.9, overlap = 145.5
PHY-3002 : Step(2346): len = 61468.9, overlap = 139
PHY-3002 : Step(2347): len = 60480.5, overlap = 137.5
PHY-3002 : Step(2348): len = 60052.3, overlap = 143
PHY-3002 : Step(2349): len = 59834.6, overlap = 141.25
PHY-3002 : Step(2350): len = 59593.8, overlap = 139
PHY-3002 : Step(2351): len = 59323.1, overlap = 135
PHY-3002 : Step(2352): len = 58854.5, overlap = 137.25
PHY-3002 : Step(2353): len = 58332.1, overlap = 138.5
PHY-3002 : Step(2354): len = 58108.2, overlap = 135.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.07812e-05
PHY-3002 : Step(2355): len = 60464.2, overlap = 128.5
PHY-3002 : Step(2356): len = 61446.1, overlap = 126.25
PHY-3002 : Step(2357): len = 62662.1, overlap = 121.75
PHY-3002 : Step(2358): len = 63786.1, overlap = 123.75
PHY-3002 : Step(2359): len = 63555.6, overlap = 119.25
PHY-3002 : Step(2360): len = 63498.5, overlap = 128.5
PHY-3002 : Step(2361): len = 63468.1, overlap = 126
PHY-3002 : Step(2362): len = 63530.3, overlap = 125.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000121562
PHY-3002 : Step(2363): len = 64989.7, overlap = 118.5
PHY-3002 : Step(2364): len = 65794.2, overlap = 111.25
PHY-3002 : Step(2365): len = 66331.5, overlap = 111
PHY-3002 : Step(2366): len = 67002.8, overlap = 110.25
PHY-3002 : Step(2367): len = 66814.1, overlap = 112.25
PHY-3002 : Step(2368): len = 66595.5, overlap = 112.25
PHY-3002 : Step(2369): len = 66616, overlap = 109.5
PHY-3002 : Step(2370): len = 66706.8, overlap = 107
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000226329
PHY-3002 : Step(2371): len = 67500.9, overlap = 111
PHY-3002 : Step(2372): len = 68047.6, overlap = 108.75
PHY-3002 : Step(2373): len = 68645.5, overlap = 103.75
PHY-3002 : Step(2374): len = 68872, overlap = 103.5
PHY-3002 : Step(2375): len = 69097.1, overlap = 108
PHY-3002 : Step(2376): len = 69166.4, overlap = 107.75
PHY-3002 : Step(2377): len = 69207.4, overlap = 102.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000447626
PHY-3002 : Step(2378): len = 69809.5, overlap = 104.25
PHY-3002 : Step(2379): len = 70236.6, overlap = 101.5
PHY-3002 : Step(2380): len = 70692.7, overlap = 96.5
PHY-3002 : Step(2381): len = 71104.8, overlap = 96.5
PHY-3002 : Step(2382): len = 71141.9, overlap = 96.25
PHY-3002 : Step(2383): len = 71185.4, overlap = 100.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000807315
PHY-3002 : Step(2384): len = 71401.9, overlap = 100.25
PHY-3002 : Step(2385): len = 71657.6, overlap = 100.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00108884
PHY-3002 : Step(2386): len = 71803.2, overlap = 100.5
PHY-3002 : Step(2387): len = 72232.1, overlap = 100.5
PHY-3002 : Step(2388): len = 72493.1, overlap = 100.5
PHY-3002 : Step(2389): len = 72568.9, overlap = 100
PHY-3002 : Step(2390): len = 72701.4, overlap = 99.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015229s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (307.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.05695e-06
PHY-3002 : Step(2391): len = 89876.8, overlap = 35
PHY-3002 : Step(2392): len = 89510.8, overlap = 34
PHY-3002 : Step(2393): len = 88658.1, overlap = 33.5
PHY-3002 : Step(2394): len = 87707.3, overlap = 33.25
PHY-3002 : Step(2395): len = 85914, overlap = 31.75
PHY-3002 : Step(2396): len = 85266.8, overlap = 32
PHY-3002 : Step(2397): len = 84624.5, overlap = 30.75
PHY-3002 : Step(2398): len = 83861.5, overlap = 30.25
PHY-3002 : Step(2399): len = 82863.6, overlap = 29.25
PHY-3002 : Step(2400): len = 82575.3, overlap = 28.5
PHY-3002 : Step(2401): len = 82138.2, overlap = 27.25
PHY-3002 : Step(2402): len = 81849, overlap = 28.75
PHY-3002 : Step(2403): len = 81658.2, overlap = 29.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.11389e-06
PHY-3002 : Step(2404): len = 81606.8, overlap = 29.25
PHY-3002 : Step(2405): len = 81606.8, overlap = 29.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.22278e-05
PHY-3002 : Step(2406): len = 81621.9, overlap = 29
PHY-3002 : Step(2407): len = 81653.6, overlap = 29.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.91771e-06
PHY-3002 : Step(2408): len = 81666.9, overlap = 47.75
PHY-3002 : Step(2409): len = 81666.9, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.28271e-05
PHY-3002 : Step(2410): len = 82304.9, overlap = 45.25
PHY-3002 : Step(2411): len = 83332, overlap = 45.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.26083e-05
PHY-3002 : Step(2412): len = 83313.7, overlap = 45.25
PHY-3002 : Step(2413): len = 85713.7, overlap = 40.25
PHY-3002 : Step(2414): len = 86722.1, overlap = 34.75
PHY-3002 : Step(2415): len = 87273.5, overlap = 34
PHY-3002 : Step(2416): len = 88319.1, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.179847s wall, 0.218750s user + 0.125000s system = 0.343750s CPU (191.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000211828
PHY-3002 : Step(2417): len = 98894.4, overlap = 5.5
PHY-3002 : Step(2418): len = 97235.6, overlap = 9.5
PHY-3002 : Step(2419): len = 95895.1, overlap = 11
PHY-3002 : Step(2420): len = 95181.2, overlap = 12.75
PHY-3002 : Step(2421): len = 94793.7, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000423656
PHY-3002 : Step(2422): len = 95219.6, overlap = 14
PHY-3002 : Step(2423): len = 95349, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000847313
PHY-3002 : Step(2424): len = 95518, overlap = 12
PHY-3002 : Step(2425): len = 95518, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008456s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (184.8%)

PHY-3001 : Legalized: Len = 97732.8, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 2.
PHY-3001 : Final: Len = 97862.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 385664, over cnt = 39(0%), over = 45, worst = 2
PHY-1002 : len = 385768, over cnt = 24(0%), over = 25, worst = 2
PHY-1002 : len = 385720, over cnt = 20(0%), over = 20, worst = 1
PHY-1002 : len = 385592, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 385648, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 376384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.625568s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (102.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 645 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 751 instances, 638 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8720, tnet num: 1565, tinst num: 751, tnode num: 9764, tedge num: 15128.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.176561s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (106.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 108826
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2426): len = 108329, overlap = 0.25
PHY-3002 : Step(2427): len = 108223, overlap = 1
PHY-3002 : Step(2428): len = 107922, overlap = 2.25
PHY-3002 : Step(2429): len = 107724, overlap = 0.5
PHY-3002 : Step(2430): len = 107515, overlap = 0.75
PHY-3002 : Step(2431): len = 107515, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004093s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.51204e-05
PHY-3002 : Step(2432): len = 107458, overlap = 6.5
PHY-3002 : Step(2433): len = 107473, overlap = 6.5
PHY-3002 : Step(2434): len = 107473, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.02407e-05
PHY-3002 : Step(2435): len = 107427, overlap = 6.5
PHY-3002 : Step(2436): len = 107413, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100481
PHY-3002 : Step(2437): len = 107386, overlap = 6.75
PHY-3002 : Step(2438): len = 107400, overlap = 6.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.50808e-05
PHY-3002 : Step(2439): len = 107378, overlap = 7.75
PHY-3002 : Step(2440): len = 107378, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000139762
PHY-3002 : Step(2441): len = 107393, overlap = 6.75
PHY-3002 : Step(2442): len = 107415, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000279523
PHY-3002 : Step(2443): len = 107445, overlap = 5.75
PHY-3002 : Step(2444): len = 107454, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034280s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (182.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000507681
PHY-3002 : Step(2445): len = 107493, overlap = 3
PHY-3002 : Step(2446): len = 107464, overlap = 3
PHY-3002 : Step(2447): len = 107473, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006205s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 107726, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : 7 instances has been re-located, deltaX = 7, deltaY = 2.
PHY-3001 : Final: Len = 107858, Over = 0
RUN-1003 : finish command "place -eco" in  1.037805s wall, 1.484375s user + 0.546875s system = 2.031250s CPU (195.7%)

RUN-1004 : used memory is 752 MB, reserved memory is 799 MB, peak memory is 1140 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  9.548324s wall, 17.500000s user + 4.890625s system = 22.390625s CPU (234.5%)

RUN-1004 : used memory is 752 MB, reserved memory is 799 MB, peak memory is 1140 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 489 to 404
PHY-1001 : Pin misalignment score is improved from 404 to 400
PHY-1001 : Pin misalignment score is improved from 400 to 400
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 753 instances
RUN-1001 : 326 mslices, 312 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1567 nets
RUN-1001 : 958 nets have 2 pins
RUN-1001 : 378 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 60 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 370544, over cnt = 70(0%), over = 80, worst = 2
PHY-1002 : len = 370744, over cnt = 49(0%), over = 55, worst = 2
PHY-1002 : len = 370184, over cnt = 28(0%), over = 34, worst = 2
PHY-1002 : len = 370248, over cnt = 21(0%), over = 26, worst = 2
PHY-1002 : len = 357976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.652480s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (103.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 217 to 13
PHY-1001 : End pin swap;  0.027617s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.2%)

PHY-1001 : End global routing;  1.725895s wall, 1.734375s user + 0.015625s system = 1.750000s CPU (101.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35984, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.936968s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (100.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 36024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.176937s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 585232, over cnt = 54(0%), over = 54, worst = 1
PHY-1001 : End Routed; 8.284241s wall, 9.390625s user + 0.171875s system = 9.562500s CPU (115.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 583456, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.070387s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (133.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 583448, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 583448
PHY-1001 : End DR Iter 2; 0.022148s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (141.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.769944s wall, 12.718750s user + 0.359375s system = 13.078125s CPU (111.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.712998s wall, 14.656250s user + 0.390625s system = 15.046875s CPU (109.7%)

RUN-1004 : used memory is 750 MB, reserved memory is 797 MB, peak memory is 1140 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1215   out of  19600    6.20%
#reg                  257   out of  19600    1.31%
#le                  1269
  #lut only          1012   out of   1269   79.75%
  #reg only            54   out of   1269    4.26%
  #lut&reg            203   out of   1269   16.00%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8720, tnet num: 1565, tinst num: 751, tnode num: 9764, tedge num: 15128.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.020700s wall, 0.937500s user + 0.109375s system = 1.046875s CPU (102.6%)

RUN-1004 : used memory is 1050 MB, reserved memory is 1098 MB, peak memory is 1140 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 753
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1567, pip num: 27167
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1749 valid insts, and 66961 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.383711s wall, 26.109375s user + 0.078125s system = 26.187500s CPU (597.4%)

RUN-1004 : used memory is 1051 MB, reserved memory is 1099 MB, peak memory is 1140 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.564858s wall, 1.546875s user + 0.046875s system = 1.593750s CPU (101.8%)

RUN-1004 : used memory is 1137 MB, reserved memory is 1188 MB, peak memory is 1140 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.844553s wall, 0.437500s user + 0.328125s system = 0.765625s CPU (11.2%)

RUN-1004 : used memory is 1166 MB, reserved memory is 1219 MB, peak memory is 1167 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.940527s wall, 2.109375s user + 0.406250s system = 2.515625s CPU (28.1%)

RUN-1004 : used memory is 1098 MB, reserved memory is 1149 MB, peak memory is 1167 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4128/157 useful/useless nets, 3911/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 932 distributor mux.
SYN-1016 : Merged 3321 instances.
SYN-1015 : Optimize round 1, 4557 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4558/183 useful/useless nets, 4347/2135 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2216 better
SYN-1014 : Optimize round 3
SYN-1032 : 4557/0 useful/useless nets, 4346/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.181083s wall, 1.250000s user + 0.062500s system = 1.312500s CPU (111.1%)

RUN-1004 : used memory is 670 MB, reserved memory is 721 MB, peak memory is 1167 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3525
  #and               1939
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                284
  #bufif1               1
  #MX21               509
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            550

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3312   |212    |268    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5200/8 useful/useless nets, 4733/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4983/0 useful/useless nets, 4516/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7284/0 useful/useless nets, 6858/0 useful/useless insts
SYN-1016 : Merged 1968 instances.
SYN-2501 : Optimize round 1, 3806 better
SYN-2501 : Optimize round 2
SYN-1032 : 5310/0 useful/useless nets, 4890/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7615/13 useful/useless nets, 7195/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26532, tnet num: 7624, tinst num: 7189, tnode num: 29859, tedge num: 39868.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1219 (3.97), #lev = 36 (4.58)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6531 instances into 758 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1823/1 useful/useless nets, 1403/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1820/0 useful/useless nets, 1400/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 753 LUT to BLE ...
SYN-4008 : Packed 753 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 29 SEQ (626 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 612 single LUT's are left
SYN-4006 : 74 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 827/1069 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1127   out of  19600    5.75%
#reg                  221   out of  19600    1.13%
#le                  1181
  #lut only           960   out of   1181   81.29%
  #reg only            54   out of   1181    4.57%
  #lut&reg            167   out of   1181   14.14%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1181  |1127  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.139793s wall, 6.125000s user + 0.109375s system = 6.234375s CPU (101.5%)

RUN-1004 : used memory is 685 MB, reserved memory is 736 MB, peak memory is 1167 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 709 instances
RUN-1001 : 297 mslices, 297 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1523 nets
RUN-1001 : 990 nets have 2 pins
RUN-1001 : 358 nets have [3 - 5] pins
RUN-1001 : 62 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 707 instances, 594 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8388, tnet num: 1521, tinst num: 707, tnode num: 9291, tedge num: 14590.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.152794s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (143.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 491801
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2448): len = 395661, overlap = 139.5
PHY-3002 : Step(2449): len = 348461, overlap = 139.5
PHY-3002 : Step(2450): len = 331336, overlap = 139.5
PHY-3002 : Step(2451): len = 306479, overlap = 139.5
PHY-3002 : Step(2452): len = 289857, overlap = 139.5
PHY-3002 : Step(2453): len = 281304, overlap = 137.25
PHY-3002 : Step(2454): len = 272687, overlap = 137.25
PHY-3002 : Step(2455): len = 259006, overlap = 139.5
PHY-3002 : Step(2456): len = 250341, overlap = 135
PHY-3002 : Step(2457): len = 245163, overlap = 139.5
PHY-3002 : Step(2458): len = 205986, overlap = 137.25
PHY-3002 : Step(2459): len = 180710, overlap = 139.5
PHY-3002 : Step(2460): len = 176124, overlap = 137.25
PHY-3002 : Step(2461): len = 169340, overlap = 137.25
PHY-3002 : Step(2462): len = 164747, overlap = 137.25
PHY-3002 : Step(2463): len = 161052, overlap = 137.25
PHY-3002 : Step(2464): len = 155077, overlap = 137.25
PHY-3002 : Step(2465): len = 150666, overlap = 137.25
PHY-3002 : Step(2466): len = 146993, overlap = 137.25
PHY-3002 : Step(2467): len = 143406, overlap = 137.25
PHY-3002 : Step(2468): len = 137883, overlap = 139.5
PHY-3002 : Step(2469): len = 132058, overlap = 137.25
PHY-3002 : Step(2470): len = 128992, overlap = 137.25
PHY-3002 : Step(2471): len = 125685, overlap = 137.25
PHY-3002 : Step(2472): len = 118920, overlap = 139.5
PHY-3002 : Step(2473): len = 115195, overlap = 137.25
PHY-3002 : Step(2474): len = 112769, overlap = 137.25
PHY-3002 : Step(2475): len = 107664, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.92494e-06
PHY-3002 : Step(2476): len = 111557, overlap = 137.25
PHY-3002 : Step(2477): len = 123500, overlap = 126
PHY-3002 : Step(2478): len = 118503, overlap = 123.75
PHY-3002 : Step(2479): len = 116265, overlap = 123.75
PHY-3002 : Step(2480): len = 113814, overlap = 122
PHY-3002 : Step(2481): len = 111181, overlap = 124.75
PHY-3002 : Step(2482): len = 108740, overlap = 127.25
PHY-3002 : Step(2483): len = 106245, overlap = 125.5
PHY-3002 : Step(2484): len = 102816, overlap = 125.5
PHY-3002 : Step(2485): len = 99842, overlap = 125.25
PHY-3002 : Step(2486): len = 97588.5, overlap = 125.25
PHY-3002 : Step(2487): len = 94328.5, overlap = 127.75
PHY-3002 : Step(2488): len = 90855.9, overlap = 130.75
PHY-3002 : Step(2489): len = 88896.8, overlap = 122
PHY-3002 : Step(2490): len = 86213.7, overlap = 126.5
PHY-3002 : Step(2491): len = 81472.3, overlap = 131
PHY-3002 : Step(2492): len = 79221.4, overlap = 129.5
PHY-3002 : Step(2493): len = 77883.6, overlap = 131.5
PHY-3002 : Step(2494): len = 73567.1, overlap = 136.75
PHY-3002 : Step(2495): len = 67700, overlap = 147.25
PHY-3002 : Step(2496): len = 66372, overlap = 147.75
PHY-3002 : Step(2497): len = 64927.6, overlap = 148.75
PHY-3002 : Step(2498): len = 60960.8, overlap = 152.75
PHY-3002 : Step(2499): len = 57825.8, overlap = 153.5
PHY-3002 : Step(2500): len = 56388.5, overlap = 151.5
PHY-3002 : Step(2501): len = 55624.8, overlap = 151
PHY-3002 : Step(2502): len = 54262.1, overlap = 157.5
PHY-3002 : Step(2503): len = 52385.4, overlap = 159
PHY-3002 : Step(2504): len = 50659.5, overlap = 159.75
PHY-3002 : Step(2505): len = 49808.7, overlap = 158.5
PHY-3002 : Step(2506): len = 49143.2, overlap = 158.75
PHY-3002 : Step(2507): len = 48800.6, overlap = 158.5
PHY-3002 : Step(2508): len = 48565.9, overlap = 159
PHY-3002 : Step(2509): len = 48326.5, overlap = 159.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.84987e-06
PHY-3002 : Step(2510): len = 53489, overlap = 159.5
PHY-3002 : Step(2511): len = 54990.5, overlap = 159
PHY-3002 : Step(2512): len = 56960.3, overlap = 156.75
PHY-3002 : Step(2513): len = 56708.2, overlap = 156.25
PHY-3002 : Step(2514): len = 56229, overlap = 155.5
PHY-3002 : Step(2515): len = 55095.6, overlap = 154.75
PHY-3002 : Step(2516): len = 54308.7, overlap = 155.5
PHY-3002 : Step(2517): len = 54128.2, overlap = 155.5
PHY-3002 : Step(2518): len = 54001.1, overlap = 151.25
PHY-3002 : Step(2519): len = 53538.6, overlap = 146.25
PHY-3002 : Step(2520): len = 52634.3, overlap = 148.75
PHY-3002 : Step(2521): len = 51270.2, overlap = 148.75
PHY-3002 : Step(2522): len = 48966.9, overlap = 141.75
PHY-3002 : Step(2523): len = 49118.9, overlap = 140
PHY-3002 : Step(2524): len = 49296.6, overlap = 141
PHY-3002 : Step(2525): len = 49366.1, overlap = 141.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.56997e-05
PHY-3002 : Step(2526): len = 54485.4, overlap = 139.25
PHY-3002 : Step(2527): len = 56311, overlap = 139
PHY-3002 : Step(2528): len = 56526.4, overlap = 143.25
PHY-3002 : Step(2529): len = 56629.8, overlap = 137.75
PHY-3002 : Step(2530): len = 57270.4, overlap = 137.5
PHY-3002 : Step(2531): len = 57343.1, overlap = 131.5
PHY-3002 : Step(2532): len = 57213.1, overlap = 130
PHY-3002 : Step(2533): len = 57490.3, overlap = 125.75
PHY-3002 : Step(2534): len = 57647.5, overlap = 125.5
PHY-3002 : Step(2535): len = 57410.8, overlap = 126
PHY-3002 : Step(2536): len = 56973.9, overlap = 124.5
PHY-3002 : Step(2537): len = 56152.2, overlap = 122.75
PHY-3002 : Step(2538): len = 55259.7, overlap = 124
PHY-3002 : Step(2539): len = 54491.9, overlap = 122
PHY-3002 : Step(2540): len = 53832.7, overlap = 127.25
PHY-3002 : Step(2541): len = 53617.6, overlap = 128
PHY-3002 : Step(2542): len = 53063.7, overlap = 127.5
PHY-3002 : Step(2543): len = 52776.8, overlap = 129.75
PHY-3002 : Step(2544): len = 52609.7, overlap = 130
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.13995e-05
PHY-3002 : Step(2545): len = 57121.5, overlap = 141
PHY-3002 : Step(2546): len = 59703.8, overlap = 145.5
PHY-3002 : Step(2547): len = 63494.3, overlap = 142.5
PHY-3002 : Step(2548): len = 63430.4, overlap = 147
PHY-3002 : Step(2549): len = 63266.3, overlap = 146.5
PHY-3002 : Step(2550): len = 63071.2, overlap = 147.75
PHY-3002 : Step(2551): len = 63844, overlap = 140.25
PHY-3002 : Step(2552): len = 63609.4, overlap = 137.5
PHY-3002 : Step(2553): len = 63429.7, overlap = 137.25
PHY-3002 : Step(2554): len = 63083.9, overlap = 125.5
PHY-3002 : Step(2555): len = 62554.9, overlap = 128
PHY-3002 : Step(2556): len = 61948.5, overlap = 139.5
PHY-3002 : Step(2557): len = 61268, overlap = 134.25
PHY-3002 : Step(2558): len = 61016.4, overlap = 123
PHY-3002 : Step(2559): len = 61125.2, overlap = 124.75
PHY-3002 : Step(2560): len = 60957.1, overlap = 131.5
PHY-3002 : Step(2561): len = 60449.8, overlap = 122.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.2799e-05
PHY-3002 : Step(2562): len = 62942, overlap = 127
PHY-3002 : Step(2563): len = 64082.9, overlap = 117.5
PHY-3002 : Step(2564): len = 65847.9, overlap = 114.75
PHY-3002 : Step(2565): len = 67004.5, overlap = 117.75
PHY-3002 : Step(2566): len = 66537.2, overlap = 114.75
PHY-3002 : Step(2567): len = 66391.1, overlap = 120.75
PHY-3002 : Step(2568): len = 66468.6, overlap = 111.5
PHY-3002 : Step(2569): len = 66464.8, overlap = 120.25
PHY-3002 : Step(2570): len = 66408.9, overlap = 115.5
PHY-3002 : Step(2571): len = 66030.9, overlap = 113
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000125598
PHY-3002 : Step(2572): len = 67497.7, overlap = 112.75
PHY-3002 : Step(2573): len = 68314.9, overlap = 108.25
PHY-3002 : Step(2574): len = 69190.5, overlap = 106
PHY-3002 : Step(2575): len = 69545.1, overlap = 106
PHY-3002 : Step(2576): len = 69653.6, overlap = 108
PHY-3002 : Step(2577): len = 69963.3, overlap = 110.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000251196
PHY-3002 : Step(2578): len = 70848.5, overlap = 108
PHY-3002 : Step(2579): len = 71340.4, overlap = 99
PHY-3002 : Step(2580): len = 72076.2, overlap = 96.75
PHY-3002 : Step(2581): len = 72796.8, overlap = 101
PHY-3002 : Step(2582): len = 73241, overlap = 105.25
PHY-3002 : Step(2583): len = 73356.7, overlap = 102.5
PHY-3002 : Step(2584): len = 73645.6, overlap = 98
PHY-3002 : Step(2585): len = 73829.5, overlap = 93.75
PHY-3002 : Step(2586): len = 74151.7, overlap = 95.75
PHY-3002 : Step(2587): len = 74230.5, overlap = 95.75
PHY-3002 : Step(2588): len = 74424.6, overlap = 91.25
PHY-3002 : Step(2589): len = 74749.1, overlap = 93.25
PHY-3002 : Step(2590): len = 74735.6, overlap = 93.25
PHY-3002 : Step(2591): len = 74642.1, overlap = 93
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000491495
PHY-3002 : Step(2592): len = 75035.7, overlap = 93.25
PHY-3002 : Step(2593): len = 75442, overlap = 91
PHY-3002 : Step(2594): len = 75905.1, overlap = 91
PHY-3002 : Step(2595): len = 76166.5, overlap = 91
PHY-3002 : Step(2596): len = 76272.3, overlap = 95.5
PHY-3002 : Step(2597): len = 76241.2, overlap = 90.75
PHY-3002 : Step(2598): len = 76321.2, overlap = 86.25
PHY-3002 : Step(2599): len = 76334.3, overlap = 84
PHY-3002 : Step(2600): len = 76414.5, overlap = 83.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000802495
PHY-3002 : Step(2601): len = 76548, overlap = 83.75
PHY-3002 : Step(2602): len = 76870.2, overlap = 81.5
PHY-3002 : Step(2603): len = 77153.1, overlap = 86.25
PHY-3002 : Step(2604): len = 77220.2, overlap = 86.25
PHY-3002 : Step(2605): len = 77112.1, overlap = 86.25
PHY-3002 : Step(2606): len = 77273.2, overlap = 86.25
PHY-3002 : Step(2607): len = 77287.4, overlap = 84
PHY-3002 : Step(2608): len = 77341.6, overlap = 84
PHY-3002 : Step(2609): len = 77478.9, overlap = 84
PHY-3002 : Step(2610): len = 77588.6, overlap = 84
PHY-3002 : Step(2611): len = 77556.5, overlap = 84
PHY-3002 : Step(2612): len = 77535, overlap = 83.75
PHY-3002 : Step(2613): len = 77579.8, overlap = 83.75
PHY-3002 : Step(2614): len = 77658.5, overlap = 83.75
PHY-3002 : Step(2615): len = 77777.1, overlap = 83.5
PHY-3002 : Step(2616): len = 77906, overlap = 83.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00140119
PHY-3002 : Step(2617): len = 77991.9, overlap = 83.25
PHY-3002 : Step(2618): len = 78274, overlap = 83.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00170064
PHY-3002 : Step(2619): len = 78308.7, overlap = 83.25
PHY-3002 : Step(2620): len = 78547.1, overlap = 78.75
PHY-3002 : Step(2621): len = 78824.8, overlap = 76.5
PHY-3002 : Step(2622): len = 78957.1, overlap = 76.5
PHY-3002 : Step(2623): len = 79087.5, overlap = 76.25
PHY-3002 : Step(2624): len = 79281.8, overlap = 76.25
PHY-3002 : Step(2625): len = 79407.9, overlap = 78.5
PHY-3002 : Step(2626): len = 79522.6, overlap = 77.75
PHY-3002 : Step(2627): len = 79679.6, overlap = 77.75
PHY-3002 : Step(2628): len = 79831.6, overlap = 80
PHY-3002 : Step(2629): len = 79927.5, overlap = 80
PHY-3002 : Step(2630): len = 80070.5, overlap = 82.25
PHY-3002 : Step(2631): len = 80188.8, overlap = 82.25
PHY-3002 : Step(2632): len = 80231.9, overlap = 82.25
PHY-3002 : Step(2633): len = 80302.1, overlap = 82.25
PHY-3002 : Step(2634): len = 80406.3, overlap = 82.25
PHY-3002 : Step(2635): len = 80437.5, overlap = 82
PHY-3002 : Step(2636): len = 80459.5, overlap = 79.75
PHY-3002 : Step(2637): len = 80517.8, overlap = 79.75
PHY-3002 : Step(2638): len = 80536, overlap = 77.5
PHY-3002 : Step(2639): len = 80564.7, overlap = 77.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00215344
PHY-3002 : Step(2640): len = 80591.3, overlap = 77.5
PHY-3002 : Step(2641): len = 80713.6, overlap = 77.5
PHY-3002 : Step(2642): len = 80771.1, overlap = 77.5
PHY-3002 : Step(2643): len = 80819.6, overlap = 77.5
PHY-3002 : Step(2644): len = 80849.9, overlap = 77.25
PHY-3002 : Step(2645): len = 80857.3, overlap = 75
PHY-3002 : Step(2646): len = 80847.6, overlap = 77.25
PHY-3002 : Step(2647): len = 80858.6, overlap = 77.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00260065
PHY-3002 : Step(2648): len = 80860.9, overlap = 77.25
PHY-3002 : Step(2649): len = 80941.9, overlap = 72.75
PHY-3002 : Step(2650): len = 81039.8, overlap = 70.5
PHY-3002 : Step(2651): len = 81023.4, overlap = 70.25
PHY-3002 : Step(2652): len = 80975.3, overlap = 70.25
PHY-3002 : Step(2653): len = 80953.9, overlap = 70.25
PHY-3002 : Step(2654): len = 80993.8, overlap = 70.25
PHY-3002 : Step(2655): len = 81020.8, overlap = 70.25
PHY-3002 : Step(2656): len = 81083.8, overlap = 70.25
PHY-3002 : Step(2657): len = 81132.9, overlap = 70.25
PHY-3002 : Step(2658): len = 81197.5, overlap = 70
PHY-3002 : Step(2659): len = 81244.8, overlap = 70
PHY-3002 : Step(2660): len = 81329.5, overlap = 72
PHY-3002 : Step(2661): len = 81356.6, overlap = 72
PHY-3002 : Step(2662): len = 81398.2, overlap = 72
PHY-3002 : Step(2663): len = 81419.3, overlap = 72
PHY-3002 : Step(2664): len = 81452, overlap = 72
PHY-3002 : Step(2665): len = 81504.7, overlap = 72
PHY-3002 : Step(2666): len = 81547.3, overlap = 72
PHY-3002 : Step(2667): len = 81554.2, overlap = 72
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00372385
PHY-3002 : Step(2668): len = 81616.9, overlap = 72
PHY-3002 : Step(2669): len = 81699.8, overlap = 72.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00391583
PHY-3002 : Step(2670): len = 81688.4, overlap = 72.25
PHY-3002 : Step(2671): len = 81728.4, overlap = 72.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038797s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (161.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.48589e-06
PHY-3002 : Step(2672): len = 95059.2, overlap = 26.5
PHY-3002 : Step(2673): len = 94681.2, overlap = 27
PHY-3002 : Step(2674): len = 93691, overlap = 27.25
PHY-3002 : Step(2675): len = 92053.1, overlap = 27.75
PHY-3002 : Step(2676): len = 88798.2, overlap = 28.25
PHY-3002 : Step(2677): len = 88038.5, overlap = 29
PHY-3002 : Step(2678): len = 86932.1, overlap = 28.5
PHY-3002 : Step(2679): len = 85831.5, overlap = 29.75
PHY-3002 : Step(2680): len = 85185.4, overlap = 31
PHY-3002 : Step(2681): len = 84249.8, overlap = 33.75
PHY-3002 : Step(2682): len = 83529.5, overlap = 35.5
PHY-3002 : Step(2683): len = 83406.9, overlap = 37
PHY-3002 : Step(2684): len = 83092.5, overlap = 38.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.97178e-06
PHY-3002 : Step(2685): len = 82987.9, overlap = 38.5
PHY-3002 : Step(2686): len = 82982, overlap = 38.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.79436e-05
PHY-3002 : Step(2687): len = 82977.2, overlap = 39
PHY-3002 : Step(2688): len = 83441.9, overlap = 38.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.58871e-05
PHY-3002 : Step(2689): len = 83480.4, overlap = 38.75
PHY-3002 : Step(2690): len = 83619.8, overlap = 37.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.85233e-05
PHY-3002 : Step(2691): len = 83851.3, overlap = 36.25
PHY-3002 : Step(2692): len = 85568.4, overlap = 35.5
PHY-3002 : Step(2693): len = 86926.4, overlap = 35
PHY-3002 : Step(2694): len = 87239.6, overlap = 34.5
PHY-3002 : Step(2695): len = 87542.3, overlap = 33.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.01024e-05
PHY-3002 : Step(2696): len = 87421.4, overlap = 44.25
PHY-3002 : Step(2697): len = 88164.7, overlap = 42
PHY-3002 : Step(2698): len = 89698.2, overlap = 36.25
PHY-3002 : Step(2699): len = 89501.5, overlap = 38.5
PHY-3002 : Step(2700): len = 89314.4, overlap = 38
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.02047e-05
PHY-3002 : Step(2701): len = 89361, overlap = 36
PHY-3002 : Step(2702): len = 89702.1, overlap = 34.25
PHY-3002 : Step(2703): len = 90109.7, overlap = 31.75
PHY-3002 : Step(2704): len = 90373.4, overlap = 31
PHY-3002 : Step(2705): len = 90619.1, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.04095e-05
PHY-3002 : Step(2706): len = 91218.6, overlap = 27
PHY-3002 : Step(2707): len = 92251.3, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.250694s wall, 0.265625s user + 0.125000s system = 0.390625s CPU (155.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000285486
PHY-3002 : Step(2708): len = 99212.5, overlap = 4.75
PHY-3002 : Step(2709): len = 97821.8, overlap = 6
PHY-3002 : Step(2710): len = 96403.2, overlap = 11.5
PHY-3002 : Step(2711): len = 95609, overlap = 15.25
PHY-3002 : Step(2712): len = 95265.9, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000570972
PHY-3002 : Step(2713): len = 95486.8, overlap = 14.75
PHY-3002 : Step(2714): len = 95601, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00114194
PHY-3002 : Step(2715): len = 95621.6, overlap = 16.5
PHY-3002 : Step(2716): len = 95632.6, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008799s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 98230.1, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 0.
PHY-3001 : Final: Len = 98332.1, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 394776, over cnt = 43(0%), over = 54, worst = 2
PHY-1002 : len = 394920, over cnt = 20(0%), over = 23, worst = 2
PHY-1002 : len = 394880, over cnt = 13(0%), over = 16, worst = 2
PHY-1002 : len = 394872, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 381912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.602225s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (103.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 645 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 751 instances, 638 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8712, tnet num: 1565, tinst num: 751, tnode num: 9756, tedge num: 15112.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.194539s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (120.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 109981
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2717): len = 109492, overlap = 0.25
PHY-3002 : Step(2718): len = 109418, overlap = 0
PHY-3002 : Step(2719): len = 108827, overlap = 0
PHY-3002 : Step(2720): len = 108628, overlap = 0
PHY-3002 : Step(2721): len = 108528, overlap = 0
PHY-3002 : Step(2722): len = 108296, overlap = 1.5
PHY-3002 : Step(2723): len = 108296, overlap = 1.5
PHY-3002 : Step(2724): len = 108235, overlap = 1.5
PHY-3002 : Step(2725): len = 108235, overlap = 1.5
PHY-3002 : Step(2726): len = 108164, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004149s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.36993e-05
PHY-3002 : Step(2727): len = 108167, overlap = 4.25
PHY-3002 : Step(2728): len = 108167, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000107399
PHY-3002 : Step(2729): len = 108107, overlap = 4.25
PHY-3002 : Step(2730): len = 108107, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000214797
PHY-3002 : Step(2731): len = 108152, overlap = 3.75
PHY-3002 : Step(2732): len = 108152, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.33744e-05
PHY-3002 : Step(2733): len = 108092, overlap = 5.25
PHY-3002 : Step(2734): len = 108093, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000126749
PHY-3002 : Step(2735): len = 108106, overlap = 5.5
PHY-3002 : Step(2736): len = 108106, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000239287
PHY-3002 : Step(2737): len = 108106, overlap = 3.5
PHY-3002 : Step(2738): len = 108107, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041395s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (151.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000569862
PHY-3002 : Step(2739): len = 108089, overlap = 1.25
PHY-3002 : Step(2740): len = 108159, overlap = 2
PHY-3002 : Step(2741): len = 108175, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006151s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 108297, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 6, deltaY = 4.
PHY-3001 : Final: Len = 108403, Over = 0
RUN-1003 : finish command "place -eco" in  1.146581s wall, 1.656250s user + 0.640625s system = 2.296875s CPU (200.3%)

RUN-1004 : used memory is 687 MB, reserved memory is 737 MB, peak memory is 1167 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  13.117892s wall, 26.000000s user + 6.796875s system = 32.796875s CPU (250.0%)

RUN-1004 : used memory is 687 MB, reserved memory is 737 MB, peak memory is 1167 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 497 to 404
PHY-1001 : Pin misalignment score is improved from 404 to 403
PHY-1001 : Pin misalignment score is improved from 403 to 402
PHY-1001 : Pin misalignment score is improved from 402 to 401
PHY-1001 : Pin misalignment score is improved from 401 to 401
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 753 instances
RUN-1001 : 326 mslices, 312 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1567 nets
RUN-1001 : 966 nets have 2 pins
RUN-1001 : 370 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 88 nets have [11 - 20] pins
RUN-1001 : 59 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 368208, over cnt = 91(0%), over = 111, worst = 3
PHY-1002 : len = 368400, over cnt = 77(0%), over = 92, worst = 3
PHY-1002 : len = 368392, over cnt = 61(0%), over = 72, worst = 2
PHY-1002 : len = 366520, over cnt = 39(0%), over = 48, worst = 2
PHY-1002 : len = 365064, over cnt = 27(0%), over = 35, worst = 2
PHY-1002 : len = 339416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.663716s wall, 0.734375s user + 0.046875s system = 0.781250s CPU (117.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 206 to 18
PHY-1001 : End pin swap;  0.029262s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.8%)

PHY-1001 : End global routing;  1.807690s wall, 1.859375s user + 0.046875s system = 1.906250s CPU (105.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34176, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.773875s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (103.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 34240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.053851s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (116.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 595144, over cnt = 62(0%), over = 62, worst = 1
PHY-1001 : End Routed; 8.135243s wall, 9.625000s user + 0.171875s system = 9.796875s CPU (120.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 593792, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 1; 0.083757s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (93.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 593888, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.034802s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 593752, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 593752
PHY-1001 : End DR Iter 3; 0.024101s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (194.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.496857s wall, 12.859375s user + 0.390625s system = 13.250000s CPU (115.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.603708s wall, 15.031250s user + 0.437500s system = 15.468750s CPU (113.7%)

RUN-1004 : used memory is 756 MB, reserved memory is 802 MB, peak memory is 1167 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1215   out of  19600    6.20%
#reg                  257   out of  19600    1.31%
#le                  1269
  #lut only          1012   out of   1269   79.75%
  #reg only            54   out of   1269    4.26%
  #lut&reg            203   out of   1269   16.00%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8712, tnet num: 1565, tinst num: 751, tnode num: 9756, tedge num: 15112.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.045989s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (103.1%)

RUN-1004 : used memory is 1056 MB, reserved memory is 1103 MB, peak memory is 1167 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 753
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1567, pip num: 27463
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1782 valid insts, and 67562 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.397235s wall, 26.593750s user + 0.140625s system = 26.734375s CPU (608.0%)

RUN-1004 : used memory is 1060 MB, reserved memory is 1106 MB, peak memory is 1167 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.568128s wall, 1.531250s user + 0.046875s system = 1.578125s CPU (100.6%)

RUN-1004 : used memory is 1151 MB, reserved memory is 1199 MB, peak memory is 1167 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.846287s wall, 0.359375s user + 0.375000s system = 0.734375s CPU (10.7%)

RUN-1004 : used memory is 1180 MB, reserved memory is 1230 MB, peak memory is 1180 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.963807s wall, 2.000000s user + 0.453125s system = 2.453125s CPU (27.4%)

RUN-1004 : used memory is 1108 MB, reserved memory is 1156 MB, peak memory is 1180 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4121/165 useful/useless nets, 3908/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 932 distributor mux.
SYN-1016 : Merged 3321 instances.
SYN-1015 : Optimize round 1, 4562 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4550/184 useful/useless nets, 4343/2135 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2216 better
SYN-1014 : Optimize round 3
SYN-1032 : 4549/0 useful/useless nets, 4342/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.185845s wall, 1.234375s user + 0.109375s system = 1.343750s CPU (113.3%)

RUN-1004 : used memory is 788 MB, reserved memory is 836 MB, peak memory is 1180 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3525
  #and               1939
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                284
  #bufif1               1
  #MX21               509
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            546

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3312   |212    |268    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5072/132 useful/useless nets, 4705/24 useful/useless insts
SYN-1016 : Merged 201 instances.
SYN-2571 : Optimize after map_dsp, round 1, 345 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4871/0 useful/useless nets, 4504/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7172/0 useful/useless nets, 6846/0 useful/useless insts
SYN-1016 : Merged 1968 instances.
SYN-2501 : Optimize round 1, 3806 better
SYN-2501 : Optimize round 2
SYN-1032 : 5198/0 useful/useless nets, 4878/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 6999/13 useful/useless nets, 6679/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 24224, tnet num: 7008, tinst num: 6673, tnode num: 27527, tedge num: 36388.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7008 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1149 (3.96), #lev = 37 (4.58)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6019 instances into 726 LUTs, name keeping = 32%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1687/1 useful/useless nets, 1367/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1684/0 useful/useless nets, 1364/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 721 LUT to BLE ...
SYN-4008 : Packed 721 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 33 SEQ (589 nodes)...
SYN-4005 : Packed 33 SEQ with LUT/SLICE
SYN-4006 : 576 single LUT's are left
SYN-4006 : 70 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 791/1029 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1079   out of  19600    5.51%
#reg                  221   out of  19600    1.13%
#le                  1130
  #lut only           909   out of   1130   80.44%
  #reg only            51   out of   1130    4.51%
  #lut&reg            170   out of   1130   15.04%
#dsp                    1   out of     29    3.45%
#bram                  57   out of     64   89.06%
  #bram9k              57
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1130  |1079  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.716517s wall, 5.750000s user + 0.093750s system = 5.843750s CPU (102.2%)

RUN-1004 : used memory is 790 MB, reserved memory is 836 MB, peak memory is 1180 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (89 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 679 instances
RUN-1001 : 284 mslices, 284 lslices, 45 pads, 57 brams, 1 dsps
RUN-1001 : There are total 1387 nets
RUN-1001 : 876 nets have 2 pins
RUN-1001 : 337 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 677 instances, 568 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7817, tnet num: 1385, tinst num: 677, tnode num: 8691, tedge num: 13627.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1385 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.155872s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (140.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 432857
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.965224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2742): len = 365267, overlap = 130.5
PHY-3002 : Step(2743): len = 305401, overlap = 130.5
PHY-3002 : Step(2744): len = 287803, overlap = 130.5
PHY-3002 : Step(2745): len = 266415, overlap = 130.5
PHY-3002 : Step(2746): len = 249767, overlap = 128.25
PHY-3002 : Step(2747): len = 243221, overlap = 126
PHY-3002 : Step(2748): len = 238935, overlap = 130.5
PHY-3002 : Step(2749): len = 232976, overlap = 128.25
PHY-3002 : Step(2750): len = 227369, overlap = 130.5
PHY-3002 : Step(2751): len = 222303, overlap = 128.25
PHY-3002 : Step(2752): len = 217583, overlap = 130.5
PHY-3002 : Step(2753): len = 211399, overlap = 128.25
PHY-3002 : Step(2754): len = 204995, overlap = 130.5
PHY-3002 : Step(2755): len = 200865, overlap = 128.25
PHY-3002 : Step(2756): len = 195743, overlap = 130.5
PHY-3002 : Step(2757): len = 188689, overlap = 126
PHY-3002 : Step(2758): len = 184739, overlap = 128.25
PHY-3002 : Step(2759): len = 180375, overlap = 126
PHY-3002 : Step(2760): len = 173829, overlap = 128.25
PHY-3002 : Step(2761): len = 169488, overlap = 128.25
PHY-3002 : Step(2762): len = 165958, overlap = 130.5
PHY-3002 : Step(2763): len = 160306, overlap = 128.25
PHY-3002 : Step(2764): len = 155816, overlap = 130.5
PHY-3002 : Step(2765): len = 152856, overlap = 128.25
PHY-3002 : Step(2766): len = 148786, overlap = 130.5
PHY-3002 : Step(2767): len = 143189, overlap = 128.25
PHY-3002 : Step(2768): len = 139651, overlap = 130.5
PHY-3002 : Step(2769): len = 136202, overlap = 128.25
PHY-3002 : Step(2770): len = 132752, overlap = 130.5
PHY-3002 : Step(2771): len = 129377, overlap = 128.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.85333e-06
PHY-3002 : Step(2772): len = 139524, overlap = 126
PHY-3002 : Step(2773): len = 138587, overlap = 114.75
PHY-3002 : Step(2774): len = 134794, overlap = 117
PHY-3002 : Step(2775): len = 132550, overlap = 119.25
PHY-3002 : Step(2776): len = 130436, overlap = 119.25
PHY-3002 : Step(2777): len = 128179, overlap = 121.5
PHY-3002 : Step(2778): len = 125291, overlap = 119.25
PHY-3002 : Step(2779): len = 122342, overlap = 121.5
PHY-3002 : Step(2780): len = 119074, overlap = 119.25
PHY-3002 : Step(2781): len = 115840, overlap = 121.5
PHY-3002 : Step(2782): len = 113179, overlap = 119.25
PHY-3002 : Step(2783): len = 110633, overlap = 121.5
PHY-3002 : Step(2784): len = 107799, overlap = 119.25
PHY-3002 : Step(2785): len = 105148, overlap = 121.5
PHY-3002 : Step(2786): len = 103014, overlap = 117
PHY-3002 : Step(2787): len = 100518, overlap = 117
PHY-3002 : Step(2788): len = 97158, overlap = 117
PHY-3002 : Step(2789): len = 94857.5, overlap = 119.25
PHY-3002 : Step(2790): len = 93261.4, overlap = 114.75
PHY-3002 : Step(2791): len = 89514.3, overlap = 117
PHY-3002 : Step(2792): len = 86062.8, overlap = 117
PHY-3002 : Step(2793): len = 84586, overlap = 119.25
PHY-3002 : Step(2794): len = 81905.4, overlap = 117
PHY-3002 : Step(2795): len = 75858.7, overlap = 119.25
PHY-3002 : Step(2796): len = 73761.4, overlap = 117
PHY-3002 : Step(2797): len = 72578.3, overlap = 119.25
PHY-3002 : Step(2798): len = 67537.6, overlap = 110.5
PHY-3002 : Step(2799): len = 64207.3, overlap = 113.5
PHY-3002 : Step(2800): len = 62970.9, overlap = 111.25
PHY-3002 : Step(2801): len = 61933.8, overlap = 116.25
PHY-3002 : Step(2802): len = 60151.9, overlap = 112.25
PHY-3002 : Step(2803): len = 58777.4, overlap = 112.25
PHY-3002 : Step(2804): len = 57176.4, overlap = 113.75
PHY-3002 : Step(2805): len = 56223, overlap = 117
PHY-3002 : Step(2806): len = 53090.9, overlap = 118.25
PHY-3002 : Step(2807): len = 51554.3, overlap = 121.75
PHY-3002 : Step(2808): len = 50723.6, overlap = 122.75
PHY-3002 : Step(2809): len = 48476.1, overlap = 126.5
PHY-3002 : Step(2810): len = 47604, overlap = 126
PHY-3002 : Step(2811): len = 45398.1, overlap = 131.25
PHY-3002 : Step(2812): len = 44165.5, overlap = 130.75
PHY-3002 : Step(2813): len = 43572.1, overlap = 134.75
PHY-3002 : Step(2814): len = 42934.6, overlap = 137.25
PHY-3002 : Step(2815): len = 42454, overlap = 143.25
PHY-3002 : Step(2816): len = 41755.6, overlap = 143
PHY-3002 : Step(2817): len = 40822.1, overlap = 147.75
PHY-3002 : Step(2818): len = 39529.6, overlap = 149.25
PHY-3002 : Step(2819): len = 38926.6, overlap = 150
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.17067e-05
PHY-3002 : Step(2820): len = 43526.5, overlap = 134.25
PHY-3002 : Step(2821): len = 43955, overlap = 141
PHY-3002 : Step(2822): len = 45142.3, overlap = 141
PHY-3002 : Step(2823): len = 45433.3, overlap = 143.25
PHY-3002 : Step(2824): len = 45432.6, overlap = 145.25
PHY-3002 : Step(2825): len = 45661.9, overlap = 145
PHY-3002 : Step(2826): len = 45955.9, overlap = 145
PHY-3002 : Step(2827): len = 46022.5, overlap = 145
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.34133e-05
PHY-3002 : Step(2828): len = 48645.2, overlap = 149.5
PHY-3002 : Step(2829): len = 49574.9, overlap = 149.5
PHY-3002 : Step(2830): len = 51781, overlap = 147.25
PHY-3002 : Step(2831): len = 52176.8, overlap = 145.5
PHY-3002 : Step(2832): len = 52169.9, overlap = 142.25
PHY-3002 : Step(2833): len = 52348, overlap = 140
PHY-3002 : Step(2834): len = 52466.6, overlap = 135.25
PHY-3002 : Step(2835): len = 52336.6, overlap = 134.5
PHY-3002 : Step(2836): len = 52266.5, overlap = 133
PHY-3002 : Step(2837): len = 52367.2, overlap = 133
PHY-3002 : Step(2838): len = 52315.5, overlap = 136.75
PHY-3002 : Step(2839): len = 52598.9, overlap = 126.25
PHY-3002 : Step(2840): len = 53045.9, overlap = 121.75
PHY-3002 : Step(2841): len = 52913.9, overlap = 124.5
PHY-3002 : Step(2842): len = 52556.5, overlap = 125.75
PHY-3002 : Step(2843): len = 52393.3, overlap = 126
PHY-3002 : Step(2844): len = 52160.4, overlap = 120.75
PHY-3002 : Step(2845): len = 52147.4, overlap = 126.5
PHY-3002 : Step(2846): len = 51953, overlap = 126
PHY-3002 : Step(2847): len = 51547.3, overlap = 118
PHY-3002 : Step(2848): len = 51136.2, overlap = 119.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.68267e-05
PHY-3002 : Step(2849): len = 53540.5, overlap = 126
PHY-3002 : Step(2850): len = 54278.1, overlap = 125.75
PHY-3002 : Step(2851): len = 55095, overlap = 118.5
PHY-3002 : Step(2852): len = 56306.3, overlap = 120.5
PHY-3002 : Step(2853): len = 56541.2, overlap = 118
PHY-3002 : Step(2854): len = 56527.8, overlap = 120.75
PHY-3002 : Step(2855): len = 56764.2, overlap = 114.75
PHY-3002 : Step(2856): len = 57268.4, overlap = 112.75
PHY-3002 : Step(2857): len = 57411.4, overlap = 117
PHY-3002 : Step(2858): len = 57514.6, overlap = 118.75
PHY-3002 : Step(2859): len = 57476, overlap = 112.75
PHY-3002 : Step(2860): len = 57262.4, overlap = 112.5
PHY-3002 : Step(2861): len = 56910.3, overlap = 116.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.36533e-05
PHY-3002 : Step(2862): len = 58487, overlap = 116.5
PHY-3002 : Step(2863): len = 59097.2, overlap = 120.75
PHY-3002 : Step(2864): len = 59757.2, overlap = 119.25
PHY-3002 : Step(2865): len = 60470.5, overlap = 119.25
PHY-3002 : Step(2866): len = 61094.5, overlap = 119.25
PHY-3002 : Step(2867): len = 61433.7, overlap = 119.25
PHY-3002 : Step(2868): len = 62004.8, overlap = 109.5
PHY-3002 : Step(2869): len = 62126.6, overlap = 109.75
PHY-3002 : Step(2870): len = 62313.4, overlap = 104.75
PHY-3002 : Step(2871): len = 62433.1, overlap = 100.5
PHY-3002 : Step(2872): len = 62354.7, overlap = 105
PHY-3002 : Step(2873): len = 62115, overlap = 101.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000187307
PHY-3002 : Step(2874): len = 63095.5, overlap = 101.75
PHY-3002 : Step(2875): len = 63729.5, overlap = 99.25
PHY-3002 : Step(2876): len = 64052.1, overlap = 99.25
PHY-3002 : Step(2877): len = 64404.8, overlap = 96.75
PHY-3002 : Step(2878): len = 64790.8, overlap = 96.25
PHY-3002 : Step(2879): len = 64826.4, overlap = 94
PHY-3002 : Step(2880): len = 65065.1, overlap = 89.25
PHY-3002 : Step(2881): len = 65199.8, overlap = 86.75
PHY-3002 : Step(2882): len = 65291.2, overlap = 84.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000354463
PHY-3002 : Step(2883): len = 65686.7, overlap = 88.5
PHY-3002 : Step(2884): len = 66029.7, overlap = 90.5
PHY-3002 : Step(2885): len = 66488.1, overlap = 83.5
PHY-3002 : Step(2886): len = 67008.1, overlap = 83.5
PHY-3002 : Step(2887): len = 67284.3, overlap = 87.25
PHY-3002 : Step(2888): len = 67504.2, overlap = 87.25
PHY-3002 : Step(2889): len = 67591.3, overlap = 87
PHY-3002 : Step(2890): len = 67606.5, overlap = 86.75
PHY-3002 : Step(2891): len = 67550.1, overlap = 83.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000638037
PHY-3002 : Step(2892): len = 67765.8, overlap = 83.75
PHY-3002 : Step(2893): len = 67931.1, overlap = 83.75
PHY-3002 : Step(2894): len = 68182.2, overlap = 83
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00119394
PHY-3002 : Step(2895): len = 68292, overlap = 83
PHY-3002 : Step(2896): len = 68635.4, overlap = 82.75
PHY-3002 : Step(2897): len = 68788.6, overlap = 82.5
PHY-3002 : Step(2898): len = 68940.2, overlap = 82.25
PHY-3002 : Step(2899): len = 69065, overlap = 79.75
PHY-3002 : Step(2900): len = 69376.8, overlap = 79.5
PHY-3002 : Step(2901): len = 69458.7, overlap = 79.25
PHY-3002 : Step(2902): len = 69648.9, overlap = 79
PHY-3002 : Step(2903): len = 69769.6, overlap = 76.75
PHY-3002 : Step(2904): len = 69954.6, overlap = 81
PHY-3002 : Step(2905): len = 69995.9, overlap = 80.75
PHY-3002 : Step(2906): len = 70123.8, overlap = 80
PHY-3002 : Step(2907): len = 70199.6, overlap = 80
PHY-3002 : Step(2908): len = 70319.7, overlap = 79.25
PHY-3002 : Step(2909): len = 70393.5, overlap = 79.5
PHY-3002 : Step(2910): len = 70583.8, overlap = 79.5
PHY-3002 : Step(2911): len = 70637, overlap = 81.75
PHY-3002 : Step(2912): len = 70723.7, overlap = 79
PHY-3002 : Step(2913): len = 70832.4, overlap = 79
PHY-3002 : Step(2914): len = 70939.8, overlap = 79
PHY-3002 : Step(2915): len = 70990.4, overlap = 79
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00187866
PHY-3002 : Step(2916): len = 71088.5, overlap = 79
PHY-3002 : Step(2917): len = 71252.3, overlap = 79
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00227203
PHY-3002 : Step(2918): len = 71280, overlap = 79
PHY-3002 : Step(2919): len = 71356.7, overlap = 79
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035229s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (133.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.965224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.50223e-06
PHY-3002 : Step(2920): len = 82409.9, overlap = 31
PHY-3002 : Step(2921): len = 81940.5, overlap = 31.5
PHY-3002 : Step(2922): len = 80902.9, overlap = 31.25
PHY-3002 : Step(2923): len = 79393.7, overlap = 31.5
PHY-3002 : Step(2924): len = 76998.9, overlap = 32.25
PHY-3002 : Step(2925): len = 76273.3, overlap = 33
PHY-3002 : Step(2926): len = 75467.9, overlap = 32.75
PHY-3002 : Step(2927): len = 74646.9, overlap = 33
PHY-3002 : Step(2928): len = 73607.7, overlap = 32.75
PHY-3002 : Step(2929): len = 72397.3, overlap = 32.75
PHY-3002 : Step(2930): len = 71795.5, overlap = 32
PHY-3002 : Step(2931): len = 71290, overlap = 34
PHY-3002 : Step(2932): len = 70662.3, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.00446e-06
PHY-3002 : Step(2933): len = 70552.4, overlap = 35.75
PHY-3002 : Step(2934): len = 70558.8, overlap = 35.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.40089e-05
PHY-3002 : Step(2935): len = 70615, overlap = 35.75
PHY-3002 : Step(2936): len = 70692.2, overlap = 35.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.33827e-05
PHY-3002 : Step(2937): len = 70912.8, overlap = 34.25
PHY-3002 : Step(2938): len = 71499.6, overlap = 33.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.965224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.09939e-06
PHY-3002 : Step(2939): len = 71343.4, overlap = 54.25
PHY-3002 : Step(2940): len = 71510, overlap = 53.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.45374e-05
PHY-3002 : Step(2941): len = 72073.2, overlap = 51.75
PHY-3002 : Step(2942): len = 73136.9, overlap = 50.25
PHY-3002 : Step(2943): len = 73977.3, overlap = 45.75
PHY-3002 : Step(2944): len = 74322.9, overlap = 44.75
PHY-3002 : Step(2945): len = 74586.2, overlap = 44
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.90747e-05
PHY-3002 : Step(2946): len = 75216.5, overlap = 40.5
PHY-3002 : Step(2947): len = 76182.4, overlap = 37.25
PHY-3002 : Step(2948): len = 77322.1, overlap = 35
PHY-3002 : Step(2949): len = 77374.1, overlap = 33.5
PHY-3002 : Step(2950): len = 77579.8, overlap = 28.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.219460s wall, 0.250000s user + 0.109375s system = 0.359375s CPU (163.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.965224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000230947
PHY-3002 : Step(2951): len = 88139.9, overlap = 5
PHY-3002 : Step(2952): len = 86481.8, overlap = 8.5
PHY-3002 : Step(2953): len = 85185, overlap = 13.25
PHY-3002 : Step(2954): len = 84275.7, overlap = 14.25
PHY-3002 : Step(2955): len = 83629.3, overlap = 14.75
PHY-3002 : Step(2956): len = 83299.9, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000461894
PHY-3002 : Step(2957): len = 83678.5, overlap = 15.5
PHY-3002 : Step(2958): len = 83745.3, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000923787
PHY-3002 : Step(2959): len = 83956.1, overlap = 15
PHY-3002 : Step(2960): len = 84033.2, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009036s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (345.9%)

PHY-3001 : Legalized: Len = 86123.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 86111.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 385536, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 385760, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 385792, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 385792, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 379912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.522092s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (104.7%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 624 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 684 instances, 575 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7876, tnet num: 1392, tinst num: 684, tnode num: 8758, tedge num: 13711.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.159312s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (107.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 88623.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.964796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2961): len = 88074.8, overlap = 0
PHY-3002 : Step(2962): len = 88053.8, overlap = 0
PHY-3002 : Step(2963): len = 88041.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004554s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (343.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2964): len = 87983.3, overlap = 0.25
PHY-3002 : Step(2965): len = 88008.2, overlap = 0.5
PHY-3002 : Step(2966): len = 88008.2, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00170826
PHY-3002 : Step(2967): len = 88004.7, overlap = 0.75
PHY-3002 : Step(2968): len = 88005.7, overlap = 0.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00341651
PHY-3002 : Step(2969): len = 87965.6, overlap = 0.75
PHY-3002 : Step(2970): len = 87965.6, overlap = 0.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00683302
PHY-3002 : Step(2971): len = 87964.1, overlap = 0.5
PHY-3002 : Step(2972): len = 87964.1, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017143s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00482308
PHY-3002 : Step(2973): len = 87998.6, overlap = 0
PHY-3002 : Step(2974): len = 87993.7, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005812s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 88026.8, Over = 0
PHY-3001 : Final: Len = 88026.8, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  10.380261s wall, 18.562500s user + 5.656250s system = 24.218750s CPU (233.3%)

RUN-1004 : used memory is 790 MB, reserved memory is 836 MB, peak memory is 1180 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 505 to 382
PHY-1001 : Pin misalignment score is improved from 382 to 382
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 686 instances
RUN-1001 : 286 mslices, 289 lslices, 45 pads, 57 brams, 1 dsps
RUN-1001 : There are total 1394 nets
RUN-1001 : 866 nets have 2 pins
RUN-1001 : 339 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 381992, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 382104, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 382096, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 381992, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 369848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.635282s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (108.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 220 to 12
PHY-1001 : End pin swap;  0.028610s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.2%)

PHY-1001 : End global routing;  1.729865s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (102.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.494364s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (104.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 559264, over cnt = 49(0%), over = 49, worst = 1
PHY-1001 : End Routed; 7.489752s wall, 8.421875s user + 0.109375s system = 8.531250s CPU (113.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 557528, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 1; 0.288390s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (108.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 556272, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.205282s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 556088, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 556088
PHY-1001 : End DR Iter 3; 0.029101s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.700329s wall, 11.468750s user + 0.328125s system = 11.796875s CPU (110.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.613219s wall, 13.406250s user + 0.375000s system = 13.781250s CPU (109.3%)

RUN-1004 : used memory is 790 MB, reserved memory is 835 MB, peak memory is 1180 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1093   out of  19600    5.58%
#reg                  223   out of  19600    1.14%
#le                  1144
  #lut only           921   out of   1144   80.51%
  #reg only            51   out of   1144    4.46%
  #lut&reg            172   out of   1144   15.03%
#dsp                    1   out of     29    3.45%
#bram                  57   out of     64   89.06%
  #bram9k              57
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7876, tnet num: 1392, tinst num: 684, tnode num: 8758, tedge num: 13711.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000000011110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 686
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1394, pip num: 25386
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1600 valid insts, and 62295 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000000011110000000000000000" in  4.240932s wall, 24.156250s user + 0.093750s system = 24.250000s CPU (571.8%)

RUN-1004 : used memory is 1089 MB, reserved memory is 1134 MB, peak memory is 1180 MB
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.623581s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (101.0%)

RUN-1004 : used memory is 1168 MB, reserved memory is 1215 MB, peak memory is 1180 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.822885s wall, 0.484375s user + 0.593750s system = 1.078125s CPU (15.8%)

RUN-1004 : used memory is 1198 MB, reserved memory is 1246 MB, peak memory is 1198 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.980248s wall, 2.234375s user + 0.656250s system = 2.890625s CPU (32.2%)

RUN-1004 : used memory is 1136 MB, reserved memory is 1183 MB, peak memory is 1198 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4121/165 useful/useless nets, 3908/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 932 distributor mux.
SYN-1016 : Merged 3321 instances.
SYN-1015 : Optimize round 1, 4562 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4550/184 useful/useless nets, 4343/2135 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2216 better
SYN-1014 : Optimize round 3
SYN-1032 : 4549/0 useful/useless nets, 4342/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.225470s wall, 1.250000s user + 0.062500s system = 1.312500s CPU (107.1%)

RUN-1004 : used memory is 837 MB, reserved memory is 882 MB, peak memory is 1198 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3525
  #and               1939
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                284
  #bufif1               1
  #MX21               509
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            546

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3312   |212    |268    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5072/132 useful/useless nets, 4705/24 useful/useless insts
SYN-1016 : Merged 201 instances.
SYN-2571 : Optimize after map_dsp, round 1, 345 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4871/0 useful/useless nets, 4504/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7172/0 useful/useless nets, 6846/0 useful/useless insts
SYN-1016 : Merged 1968 instances.
SYN-2501 : Optimize round 1, 3806 better
SYN-2501 : Optimize round 2
SYN-1032 : 5198/0 useful/useless nets, 4878/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 6999/13 useful/useless nets, 6679/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 24224, tnet num: 7008, tinst num: 6673, tnode num: 27527, tedge num: 36388.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7008 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1149 (3.96), #lev = 37 (4.58)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6019 instances into 726 LUTs, name keeping = 32%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1687/1 useful/useless nets, 1367/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1684/0 useful/useless nets, 1364/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 721 LUT to BLE ...
SYN-4008 : Packed 721 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 33 SEQ (589 nodes)...
SYN-4005 : Packed 33 SEQ with LUT/SLICE
SYN-4006 : 576 single LUT's are left
SYN-4006 : 70 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 791/1029 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1079   out of  19600    5.51%
#reg                  221   out of  19600    1.13%
#le                  1130
  #lut only           909   out of   1130   80.44%
  #reg only            51   out of   1130    4.51%
  #lut&reg            170   out of   1130   15.04%
#dsp                    1   out of     29    3.45%
#bram                  57   out of     64   89.06%
  #bram9k              57
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1130  |1079  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.681463s wall, 5.703125s user + 0.093750s system = 5.796875s CPU (102.0%)

RUN-1004 : used memory is 835 MB, reserved memory is 879 MB, peak memory is 1198 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (89 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 679 instances
RUN-1001 : 284 mslices, 284 lslices, 45 pads, 57 brams, 1 dsps
RUN-1001 : There are total 1387 nets
RUN-1001 : 876 nets have 2 pins
RUN-1001 : 337 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 677 instances, 568 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7817, tnet num: 1385, tinst num: 677, tnode num: 8691, tedge num: 13627.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1385 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.143280s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (141.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 432857
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.965224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2975): len = 365267, overlap = 130.5
PHY-3002 : Step(2976): len = 305401, overlap = 130.5
PHY-3002 : Step(2977): len = 287803, overlap = 130.5
PHY-3002 : Step(2978): len = 266415, overlap = 130.5
PHY-3002 : Step(2979): len = 249767, overlap = 128.25
PHY-3002 : Step(2980): len = 243221, overlap = 126
PHY-3002 : Step(2981): len = 238935, overlap = 130.5
PHY-3002 : Step(2982): len = 232976, overlap = 128.25
PHY-3002 : Step(2983): len = 227369, overlap = 130.5
PHY-3002 : Step(2984): len = 222303, overlap = 128.25
PHY-3002 : Step(2985): len = 217583, overlap = 130.5
PHY-3002 : Step(2986): len = 211399, overlap = 128.25
PHY-3002 : Step(2987): len = 204995, overlap = 130.5
PHY-3002 : Step(2988): len = 200865, overlap = 128.25
PHY-3002 : Step(2989): len = 195743, overlap = 130.5
PHY-3002 : Step(2990): len = 188689, overlap = 126
PHY-3002 : Step(2991): len = 184739, overlap = 128.25
PHY-3002 : Step(2992): len = 180375, overlap = 126
PHY-3002 : Step(2993): len = 173829, overlap = 128.25
PHY-3002 : Step(2994): len = 169488, overlap = 128.25
PHY-3002 : Step(2995): len = 165958, overlap = 130.5
PHY-3002 : Step(2996): len = 160306, overlap = 128.25
PHY-3002 : Step(2997): len = 155816, overlap = 130.5
PHY-3002 : Step(2998): len = 152856, overlap = 128.25
PHY-3002 : Step(2999): len = 148786, overlap = 130.5
PHY-3002 : Step(3000): len = 143189, overlap = 128.25
PHY-3002 : Step(3001): len = 139651, overlap = 130.5
PHY-3002 : Step(3002): len = 136202, overlap = 128.25
PHY-3002 : Step(3003): len = 132752, overlap = 130.5
PHY-3002 : Step(3004): len = 129377, overlap = 128.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.85333e-06
PHY-3002 : Step(3005): len = 139524, overlap = 126
PHY-3002 : Step(3006): len = 138587, overlap = 114.75
PHY-3002 : Step(3007): len = 134794, overlap = 117
PHY-3002 : Step(3008): len = 132550, overlap = 119.25
PHY-3002 : Step(3009): len = 130436, overlap = 119.25
PHY-3002 : Step(3010): len = 128179, overlap = 121.5
PHY-3002 : Step(3011): len = 125291, overlap = 119.25
PHY-3002 : Step(3012): len = 122342, overlap = 121.5
PHY-3002 : Step(3013): len = 119074, overlap = 119.25
PHY-3002 : Step(3014): len = 115840, overlap = 121.5
PHY-3002 : Step(3015): len = 113179, overlap = 119.25
PHY-3002 : Step(3016): len = 110633, overlap = 121.5
PHY-3002 : Step(3017): len = 107799, overlap = 119.25
PHY-3002 : Step(3018): len = 105148, overlap = 121.5
PHY-3002 : Step(3019): len = 103014, overlap = 117
PHY-3002 : Step(3020): len = 100518, overlap = 117
PHY-3002 : Step(3021): len = 97158, overlap = 117
PHY-3002 : Step(3022): len = 94857.5, overlap = 119.25
PHY-3002 : Step(3023): len = 93261.4, overlap = 114.75
PHY-3002 : Step(3024): len = 89514.3, overlap = 117
PHY-3002 : Step(3025): len = 86062.8, overlap = 117
PHY-3002 : Step(3026): len = 84586, overlap = 119.25
PHY-3002 : Step(3027): len = 81905.4, overlap = 117
PHY-3002 : Step(3028): len = 75858.7, overlap = 119.25
PHY-3002 : Step(3029): len = 73761.4, overlap = 117
PHY-3002 : Step(3030): len = 72578.3, overlap = 119.25
PHY-3002 : Step(3031): len = 67537.6, overlap = 110.5
PHY-3002 : Step(3032): len = 64207.3, overlap = 113.5
PHY-3002 : Step(3033): len = 62970.9, overlap = 111.25
PHY-3002 : Step(3034): len = 61933.8, overlap = 116.25
PHY-3002 : Step(3035): len = 60151.9, overlap = 112.25
PHY-3002 : Step(3036): len = 58777.4, overlap = 112.25
PHY-3002 : Step(3037): len = 57176.4, overlap = 113.75
PHY-3002 : Step(3038): len = 56223, overlap = 117
PHY-3002 : Step(3039): len = 53090.9, overlap = 118.25
PHY-3002 : Step(3040): len = 51554.3, overlap = 121.75
PHY-3002 : Step(3041): len = 50723.6, overlap = 122.75
PHY-3002 : Step(3042): len = 48476.1, overlap = 126.5
PHY-3002 : Step(3043): len = 47604, overlap = 126
PHY-3002 : Step(3044): len = 45398.1, overlap = 131.25
PHY-3002 : Step(3045): len = 44165.5, overlap = 130.75
PHY-3002 : Step(3046): len = 43572.1, overlap = 134.75
PHY-3002 : Step(3047): len = 42934.6, overlap = 137.25
PHY-3002 : Step(3048): len = 42454, overlap = 143.25
PHY-3002 : Step(3049): len = 41755.6, overlap = 143
PHY-3002 : Step(3050): len = 40822.1, overlap = 147.75
PHY-3002 : Step(3051): len = 39529.6, overlap = 149.25
PHY-3002 : Step(3052): len = 38926.6, overlap = 150
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.17067e-05
PHY-3002 : Step(3053): len = 43526.5, overlap = 134.25
PHY-3002 : Step(3054): len = 43955, overlap = 141
PHY-3002 : Step(3055): len = 45142.3, overlap = 141
PHY-3002 : Step(3056): len = 45433.3, overlap = 143.25
PHY-3002 : Step(3057): len = 45432.6, overlap = 145.25
PHY-3002 : Step(3058): len = 45661.9, overlap = 145
PHY-3002 : Step(3059): len = 45955.9, overlap = 145
PHY-3002 : Step(3060): len = 46022.5, overlap = 145
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.34133e-05
PHY-3002 : Step(3061): len = 48645.2, overlap = 149.5
PHY-3002 : Step(3062): len = 49574.9, overlap = 149.5
PHY-3002 : Step(3063): len = 51781, overlap = 147.25
PHY-3002 : Step(3064): len = 52176.8, overlap = 145.5
PHY-3002 : Step(3065): len = 52169.9, overlap = 142.25
PHY-3002 : Step(3066): len = 52348, overlap = 140
PHY-3002 : Step(3067): len = 52466.6, overlap = 135.25
PHY-3002 : Step(3068): len = 52336.6, overlap = 134.5
PHY-3002 : Step(3069): len = 52266.5, overlap = 133
PHY-3002 : Step(3070): len = 52367.2, overlap = 133
PHY-3002 : Step(3071): len = 52315.5, overlap = 136.75
PHY-3002 : Step(3072): len = 52598.9, overlap = 126.25
PHY-3002 : Step(3073): len = 53045.9, overlap = 121.75
PHY-3002 : Step(3074): len = 52913.9, overlap = 124.5
PHY-3002 : Step(3075): len = 52556.5, overlap = 125.75
PHY-3002 : Step(3076): len = 52393.3, overlap = 126
PHY-3002 : Step(3077): len = 52160.4, overlap = 120.75
PHY-3002 : Step(3078): len = 52147.4, overlap = 126.5
PHY-3002 : Step(3079): len = 51953, overlap = 126
PHY-3002 : Step(3080): len = 51547.3, overlap = 118
PHY-3002 : Step(3081): len = 51136.2, overlap = 119.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.68267e-05
PHY-3002 : Step(3082): len = 53540.5, overlap = 126
PHY-3002 : Step(3083): len = 54278.1, overlap = 125.75
PHY-3002 : Step(3084): len = 55095, overlap = 118.5
PHY-3002 : Step(3085): len = 56306.3, overlap = 120.5
PHY-3002 : Step(3086): len = 56541.2, overlap = 118
PHY-3002 : Step(3087): len = 56527.8, overlap = 120.75
PHY-3002 : Step(3088): len = 56764.2, overlap = 114.75
PHY-3002 : Step(3089): len = 57268.4, overlap = 112.75
PHY-3002 : Step(3090): len = 57411.4, overlap = 117
PHY-3002 : Step(3091): len = 57514.6, overlap = 118.75
PHY-3002 : Step(3092): len = 57476, overlap = 112.75
PHY-3002 : Step(3093): len = 57262.4, overlap = 112.5
PHY-3002 : Step(3094): len = 56910.3, overlap = 116.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.36533e-05
PHY-3002 : Step(3095): len = 58487, overlap = 116.5
PHY-3002 : Step(3096): len = 59097.2, overlap = 120.75
PHY-3002 : Step(3097): len = 59757.2, overlap = 119.25
PHY-3002 : Step(3098): len = 60470.5, overlap = 119.25
PHY-3002 : Step(3099): len = 61094.5, overlap = 119.25
PHY-3002 : Step(3100): len = 61433.7, overlap = 119.25
PHY-3002 : Step(3101): len = 62004.8, overlap = 109.5
PHY-3002 : Step(3102): len = 62126.6, overlap = 109.75
PHY-3002 : Step(3103): len = 62313.4, overlap = 104.75
PHY-3002 : Step(3104): len = 62433.1, overlap = 100.5
PHY-3002 : Step(3105): len = 62354.7, overlap = 105
PHY-3002 : Step(3106): len = 62115, overlap = 101.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000187307
PHY-3002 : Step(3107): len = 63095.5, overlap = 101.75
PHY-3002 : Step(3108): len = 63729.5, overlap = 99.25
PHY-3002 : Step(3109): len = 64052.1, overlap = 99.25
PHY-3002 : Step(3110): len = 64404.8, overlap = 96.75
PHY-3002 : Step(3111): len = 64790.8, overlap = 96.25
PHY-3002 : Step(3112): len = 64826.4, overlap = 94
PHY-3002 : Step(3113): len = 65065.1, overlap = 89.25
PHY-3002 : Step(3114): len = 65199.8, overlap = 86.75
PHY-3002 : Step(3115): len = 65291.2, overlap = 84.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000354463
PHY-3002 : Step(3116): len = 65686.7, overlap = 88.5
PHY-3002 : Step(3117): len = 66029.7, overlap = 90.5
PHY-3002 : Step(3118): len = 66488.1, overlap = 83.5
PHY-3002 : Step(3119): len = 67008.1, overlap = 83.5
PHY-3002 : Step(3120): len = 67284.3, overlap = 87.25
PHY-3002 : Step(3121): len = 67504.2, overlap = 87.25
PHY-3002 : Step(3122): len = 67591.3, overlap = 87
PHY-3002 : Step(3123): len = 67606.5, overlap = 86.75
PHY-3002 : Step(3124): len = 67550.1, overlap = 83.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000638037
PHY-3002 : Step(3125): len = 67765.8, overlap = 83.75
PHY-3002 : Step(3126): len = 67931.1, overlap = 83.75
PHY-3002 : Step(3127): len = 68182.2, overlap = 83
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00119394
PHY-3002 : Step(3128): len = 68292, overlap = 83
PHY-3002 : Step(3129): len = 68635.4, overlap = 82.75
PHY-3002 : Step(3130): len = 68788.6, overlap = 82.5
PHY-3002 : Step(3131): len = 68940.2, overlap = 82.25
PHY-3002 : Step(3132): len = 69065, overlap = 79.75
PHY-3002 : Step(3133): len = 69376.8, overlap = 79.5
PHY-3002 : Step(3134): len = 69458.7, overlap = 79.25
PHY-3002 : Step(3135): len = 69648.9, overlap = 79
PHY-3002 : Step(3136): len = 69769.6, overlap = 76.75
PHY-3002 : Step(3137): len = 69954.6, overlap = 81
PHY-3002 : Step(3138): len = 69995.9, overlap = 80.75
PHY-3002 : Step(3139): len = 70123.8, overlap = 80
PHY-3002 : Step(3140): len = 70199.6, overlap = 80
PHY-3002 : Step(3141): len = 70319.7, overlap = 79.25
PHY-3002 : Step(3142): len = 70393.5, overlap = 79.5
PHY-3002 : Step(3143): len = 70583.8, overlap = 79.5
PHY-3002 : Step(3144): len = 70637, overlap = 81.75
PHY-3002 : Step(3145): len = 70723.7, overlap = 79
PHY-3002 : Step(3146): len = 70832.4, overlap = 79
PHY-3002 : Step(3147): len = 70939.8, overlap = 79
PHY-3002 : Step(3148): len = 70990.4, overlap = 79
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00187866
PHY-3002 : Step(3149): len = 71088.5, overlap = 79
PHY-3002 : Step(3150): len = 71252.3, overlap = 79
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00227203
PHY-3002 : Step(3151): len = 71280, overlap = 79
PHY-3002 : Step(3152): len = 71356.7, overlap = 79
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035536s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (219.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.965224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.50223e-06
PHY-3002 : Step(3153): len = 82409.9, overlap = 31
PHY-3002 : Step(3154): len = 81940.5, overlap = 31.5
PHY-3002 : Step(3155): len = 80902.9, overlap = 31.25
PHY-3002 : Step(3156): len = 79393.7, overlap = 31.5
PHY-3002 : Step(3157): len = 76998.9, overlap = 32.25
PHY-3002 : Step(3158): len = 76273.3, overlap = 33
PHY-3002 : Step(3159): len = 75467.9, overlap = 32.75
PHY-3002 : Step(3160): len = 74646.9, overlap = 33
PHY-3002 : Step(3161): len = 73607.7, overlap = 32.75
PHY-3002 : Step(3162): len = 72397.3, overlap = 32.75
PHY-3002 : Step(3163): len = 71795.5, overlap = 32
PHY-3002 : Step(3164): len = 71290, overlap = 34
PHY-3002 : Step(3165): len = 70662.3, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.00446e-06
PHY-3002 : Step(3166): len = 70552.4, overlap = 35.75
PHY-3002 : Step(3167): len = 70558.8, overlap = 35.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.40089e-05
PHY-3002 : Step(3168): len = 70615, overlap = 35.75
PHY-3002 : Step(3169): len = 70692.2, overlap = 35.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.33827e-05
PHY-3002 : Step(3170): len = 70912.8, overlap = 34.25
PHY-3002 : Step(3171): len = 71499.6, overlap = 33.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.965224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.09939e-06
PHY-3002 : Step(3172): len = 71343.4, overlap = 54.25
PHY-3002 : Step(3173): len = 71510, overlap = 53.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.45374e-05
PHY-3002 : Step(3174): len = 72073.2, overlap = 51.75
PHY-3002 : Step(3175): len = 73136.9, overlap = 50.25
PHY-3002 : Step(3176): len = 73977.3, overlap = 45.75
PHY-3002 : Step(3177): len = 74322.9, overlap = 44.75
PHY-3002 : Step(3178): len = 74586.2, overlap = 44
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.90747e-05
PHY-3002 : Step(3179): len = 75216.5, overlap = 40.5
PHY-3002 : Step(3180): len = 76182.4, overlap = 37.25
PHY-3002 : Step(3181): len = 77322.1, overlap = 35
PHY-3002 : Step(3182): len = 77374.1, overlap = 33.5
PHY-3002 : Step(3183): len = 77579.8, overlap = 28.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.203876s wall, 0.250000s user + 0.093750s system = 0.343750s CPU (168.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.965224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000230947
PHY-3002 : Step(3184): len = 88139.9, overlap = 5
PHY-3002 : Step(3185): len = 86481.8, overlap = 8.5
PHY-3002 : Step(3186): len = 85185, overlap = 13.25
PHY-3002 : Step(3187): len = 84275.7, overlap = 14.25
PHY-3002 : Step(3188): len = 83629.3, overlap = 14.75
PHY-3002 : Step(3189): len = 83299.9, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000461894
PHY-3002 : Step(3190): len = 83678.5, overlap = 15.5
PHY-3002 : Step(3191): len = 83745.3, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000923787
PHY-3002 : Step(3192): len = 83956.1, overlap = 15
PHY-3002 : Step(3193): len = 84033.2, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008346s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 86123.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 86111.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 385536, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 385760, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 385792, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 385792, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 379912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.532754s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (105.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 624 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 684 instances, 575 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7876, tnet num: 1392, tinst num: 684, tnode num: 8758, tedge num: 13711.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.160118s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (107.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 88623.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.964796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3194): len = 88074.8, overlap = 0
PHY-3002 : Step(3195): len = 88053.8, overlap = 0
PHY-3002 : Step(3196): len = 88041.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004301s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (726.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3197): len = 87983.3, overlap = 0.25
PHY-3002 : Step(3198): len = 88008.2, overlap = 0.5
PHY-3002 : Step(3199): len = 88008.2, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00170826
PHY-3002 : Step(3200): len = 88004.7, overlap = 0.75
PHY-3002 : Step(3201): len = 88005.7, overlap = 0.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00341651
PHY-3002 : Step(3202): len = 87965.6, overlap = 0.75
PHY-3002 : Step(3203): len = 87965.6, overlap = 0.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00683302
PHY-3002 : Step(3204): len = 87964.1, overlap = 0.5
PHY-3002 : Step(3205): len = 87964.1, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018093s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (431.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.964796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00482308
PHY-3002 : Step(3206): len = 87998.6, overlap = 0
PHY-3002 : Step(3207): len = 87993.7, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005818s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 88026.8, Over = 0
PHY-3001 : Final: Len = 88026.8, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  10.324105s wall, 17.984375s user + 5.343750s system = 23.328125s CPU (226.0%)

RUN-1004 : used memory is 835 MB, reserved memory is 879 MB, peak memory is 1198 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 505 to 382
PHY-1001 : Pin misalignment score is improved from 382 to 382
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 686 instances
RUN-1001 : 286 mslices, 289 lslices, 45 pads, 57 brams, 1 dsps
RUN-1001 : There are total 1394 nets
RUN-1001 : 866 nets have 2 pins
RUN-1001 : 339 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 381992, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 382104, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 382096, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 381992, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 369848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.615543s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (101.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 220 to 12
PHY-1001 : End pin swap;  0.028900s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.1%)

PHY-1001 : End global routing;  1.738753s wall, 1.765625s user + 0.015625s system = 1.781250s CPU (102.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.503646s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 559264, over cnt = 49(0%), over = 49, worst = 1
PHY-1001 : End Routed; 7.532556s wall, 8.078125s user + 0.281250s system = 8.359375s CPU (111.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 557528, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 1; 0.282816s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (99.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 556272, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.215988s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (101.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 556088, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 556088
PHY-1001 : End DR Iter 3; 0.031379s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.859207s wall, 11.312500s user + 0.562500s system = 11.875000s CPU (109.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.783179s wall, 13.296875s user + 0.578125s system = 13.875000s CPU (108.5%)

RUN-1004 : used memory is 823 MB, reserved memory is 876 MB, peak memory is 1198 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1093   out of  19600    5.58%
#reg                  223   out of  19600    1.14%
#le                  1144
  #lut only           921   out of   1144   80.51%
  #reg only            51   out of   1144    4.46%
  #lut&reg            172   out of   1144   15.03%
#dsp                    1   out of     29    3.45%
#bram                  57   out of     64   89.06%
  #bram9k              57
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7876, tnet num: 1392, tinst num: 684, tnode num: 8758, tedge num: 13711.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.026963s wall, 1.062500s user + 0.171875s system = 1.234375s CPU (120.2%)

RUN-1004 : used memory is 1123 MB, reserved memory is 1176 MB, peak memory is 1198 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000000011110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 686
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1394, pip num: 25386
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1600 valid insts, and 62287 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000000011110000000000000000" in  4.109810s wall, 23.984375s user + 0.125000s system = 24.109375s CPU (586.6%)

RUN-1004 : used memory is 1125 MB, reserved memory is 1178 MB, peak memory is 1198 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.581995s wall, 1.562500s user + 0.031250s system = 1.593750s CPU (100.7%)

RUN-1004 : used memory is 1180 MB, reserved memory is 1235 MB, peak memory is 1198 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.883716s wall, 0.390625s user + 0.406250s system = 0.796875s CPU (11.6%)

RUN-1004 : used memory is 1208 MB, reserved memory is 1265 MB, peak memory is 1209 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.999690s wall, 2.062500s user + 0.468750s system = 2.531250s CPU (28.1%)

RUN-1004 : used memory is 1156 MB, reserved memory is 1212 MB, peak memory is 1209 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4129/157 useful/useless nets, 3912/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 932 distributor mux.
SYN-1016 : Merged 3321 instances.
SYN-1015 : Optimize round 1, 4558 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4558/184 useful/useless nets, 4347/2135 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2216 better
SYN-1014 : Optimize round 3
SYN-1032 : 4557/0 useful/useless nets, 4346/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.174513s wall, 1.250000s user + 0.078125s system = 1.328125s CPU (113.1%)

RUN-1004 : used memory is 834 MB, reserved memory is 889 MB, peak memory is 1209 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3525
  #and               1939
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                284
  #bufif1               1
  #MX21               509
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            550

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3312   |212    |268    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5200/8 useful/useless nets, 4733/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4983/0 useful/useless nets, 4516/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7284/0 useful/useless nets, 6858/0 useful/useless insts
SYN-1016 : Merged 1968 instances.
SYN-2501 : Optimize round 1, 3806 better
SYN-2501 : Optimize round 2
SYN-1032 : 5310/0 useful/useless nets, 4890/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7615/13 useful/useless nets, 7195/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26532, tnet num: 7624, tinst num: 7189, tnode num: 29859, tedge num: 39868.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1219 (3.97), #lev = 36 (4.58)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6531 instances into 758 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1823/1 useful/useless nets, 1403/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1820/0 useful/useless nets, 1400/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 753 LUT to BLE ...
SYN-4008 : Packed 753 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 29 SEQ (626 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 612 single LUT's are left
SYN-4006 : 74 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 827/1069 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1127   out of  19600    5.75%
#reg                  221   out of  19600    1.13%
#le                  1181
  #lut only           960   out of   1181   81.29%
  #reg only            54   out of   1181    4.57%
  #lut&reg            167   out of   1181   14.14%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1181  |1127  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.166402s wall, 6.109375s user + 0.093750s system = 6.203125s CPU (100.6%)

RUN-1004 : used memory is 834 MB, reserved memory is 888 MB, peak memory is 1209 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 709 instances
RUN-1001 : 297 mslices, 297 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1523 nets
RUN-1001 : 990 nets have 2 pins
RUN-1001 : 358 nets have [3 - 5] pins
RUN-1001 : 62 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 707 instances, 594 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8388, tnet num: 1521, tinst num: 707, tnode num: 9291, tedge num: 14590.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.152516s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 491801
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3208): len = 395859, overlap = 139.5
PHY-3002 : Step(3209): len = 348671, overlap = 139.5
PHY-3002 : Step(3210): len = 331543, overlap = 139.5
PHY-3002 : Step(3211): len = 306720, overlap = 139.5
PHY-3002 : Step(3212): len = 290123, overlap = 139.5
PHY-3002 : Step(3213): len = 281576, overlap = 137.25
PHY-3002 : Step(3214): len = 272968, overlap = 137.25
PHY-3002 : Step(3215): len = 259299, overlap = 139.5
PHY-3002 : Step(3216): len = 250649, overlap = 135
PHY-3002 : Step(3217): len = 245482, overlap = 139.5
PHY-3002 : Step(3218): len = 206157, overlap = 137.25
PHY-3002 : Step(3219): len = 180837, overlap = 139.5
PHY-3002 : Step(3220): len = 176299, overlap = 137.25
PHY-3002 : Step(3221): len = 169563, overlap = 137.25
PHY-3002 : Step(3222): len = 164911, overlap = 137.25
PHY-3002 : Step(3223): len = 161260, overlap = 137.25
PHY-3002 : Step(3224): len = 154648, overlap = 137.25
PHY-3002 : Step(3225): len = 150127, overlap = 137.25
PHY-3002 : Step(3226): len = 146435, overlap = 137.25
PHY-3002 : Step(3227): len = 142235, overlap = 137.25
PHY-3002 : Step(3228): len = 137284, overlap = 139.5
PHY-3002 : Step(3229): len = 133512, overlap = 137.25
PHY-3002 : Step(3230): len = 130693, overlap = 137.25
PHY-3002 : Step(3231): len = 125405, overlap = 137.25
PHY-3002 : Step(3232): len = 118321, overlap = 139.5
PHY-3002 : Step(3233): len = 115916, overlap = 137.25
PHY-3002 : Step(3234): len = 112725, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.64078e-06
PHY-3002 : Step(3235): len = 119953, overlap = 132.75
PHY-3002 : Step(3236): len = 128510, overlap = 132.75
PHY-3002 : Step(3237): len = 123766, overlap = 128.25
PHY-3002 : Step(3238): len = 120007, overlap = 132.75
PHY-3002 : Step(3239): len = 116772, overlap = 130.5
PHY-3002 : Step(3240): len = 113544, overlap = 128.25
PHY-3002 : Step(3241): len = 109762, overlap = 129.25
PHY-3002 : Step(3242): len = 107443, overlap = 129.5
PHY-3002 : Step(3243): len = 105115, overlap = 129.75
PHY-3002 : Step(3244): len = 101622, overlap = 129.5
PHY-3002 : Step(3245): len = 98730.6, overlap = 129.25
PHY-3002 : Step(3246): len = 96389.8, overlap = 127.25
PHY-3002 : Step(3247): len = 93160.4, overlap = 125
PHY-3002 : Step(3248): len = 89283.6, overlap = 126.25
PHY-3002 : Step(3249): len = 86929.1, overlap = 126.5
PHY-3002 : Step(3250): len = 84747.7, overlap = 128.25
PHY-3002 : Step(3251): len = 81711.8, overlap = 132.25
PHY-3002 : Step(3252): len = 78237.6, overlap = 130
PHY-3002 : Step(3253): len = 76312.6, overlap = 132
PHY-3002 : Step(3254): len = 74428.6, overlap = 132.25
PHY-3002 : Step(3255): len = 68874, overlap = 140.25
PHY-3002 : Step(3256): len = 65160.2, overlap = 141.5
PHY-3002 : Step(3257): len = 64428.3, overlap = 141.25
PHY-3002 : Step(3258): len = 62586.1, overlap = 148.5
PHY-3002 : Step(3259): len = 58664, overlap = 152.5
PHY-3002 : Step(3260): len = 55449.5, overlap = 150.5
PHY-3002 : Step(3261): len = 54451.7, overlap = 150.5
PHY-3002 : Step(3262): len = 52759.7, overlap = 151
PHY-3002 : Step(3263): len = 51458.6, overlap = 159.75
PHY-3002 : Step(3264): len = 50144.5, overlap = 160
PHY-3002 : Step(3265): len = 48752.5, overlap = 158
PHY-3002 : Step(3266): len = 48769.1, overlap = 161.25
PHY-3002 : Step(3267): len = 48971.5, overlap = 157.5
PHY-3002 : Step(3268): len = 47304.6, overlap = 159.75
PHY-3002 : Step(3269): len = 45883.7, overlap = 159
PHY-3002 : Step(3270): len = 44382.4, overlap = 163
PHY-3002 : Step(3271): len = 43383.8, overlap = 161
PHY-3002 : Step(3272): len = 43065, overlap = 166.25
PHY-3002 : Step(3273): len = 42871, overlap = 166.25
PHY-3002 : Step(3274): len = 42691.4, overlap = 166.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.28157e-06
PHY-3002 : Step(3275): len = 46925.7, overlap = 166.25
PHY-3002 : Step(3276): len = 47931.6, overlap = 168.75
PHY-3002 : Step(3277): len = 50003.2, overlap = 162.25
PHY-3002 : Step(3278): len = 51674.7, overlap = 166.75
PHY-3002 : Step(3279): len = 51428.5, overlap = 159.75
PHY-3002 : Step(3280): len = 50696.3, overlap = 164.75
PHY-3002 : Step(3281): len = 49378.2, overlap = 163.5
PHY-3002 : Step(3282): len = 48522.9, overlap = 163
PHY-3002 : Step(3283): len = 48094.4, overlap = 166
PHY-3002 : Step(3284): len = 47984, overlap = 165.5
PHY-3002 : Step(3285): len = 47797.3, overlap = 165.25
PHY-3002 : Step(3286): len = 47396.4, overlap = 160
PHY-3002 : Step(3287): len = 47007.2, overlap = 162.25
PHY-3002 : Step(3288): len = 46507.4, overlap = 162.5
PHY-3002 : Step(3289): len = 45896.8, overlap = 156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.45631e-05
PHY-3002 : Step(3290): len = 51200.3, overlap = 151.75
PHY-3002 : Step(3291): len = 52468.9, overlap = 151.75
PHY-3002 : Step(3292): len = 53846, overlap = 152.75
PHY-3002 : Step(3293): len = 55137, overlap = 147.5
PHY-3002 : Step(3294): len = 55160.2, overlap = 145.25
PHY-3002 : Step(3295): len = 54850.1, overlap = 145.5
PHY-3002 : Step(3296): len = 55061, overlap = 137.75
PHY-3002 : Step(3297): len = 56024, overlap = 136
PHY-3002 : Step(3298): len = 55941.4, overlap = 135.75
PHY-3002 : Step(3299): len = 55593.8, overlap = 135.5
PHY-3002 : Step(3300): len = 55540, overlap = 135.5
PHY-3002 : Step(3301): len = 55140.2, overlap = 134.25
PHY-3002 : Step(3302): len = 54705.3, overlap = 132.25
PHY-3002 : Step(3303): len = 53833.2, overlap = 137
PHY-3002 : Step(3304): len = 53009, overlap = 135.25
PHY-3002 : Step(3305): len = 53212.9, overlap = 135.5
PHY-3002 : Step(3306): len = 53185.5, overlap = 134.75
PHY-3002 : Step(3307): len = 52960.8, overlap = 137
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.91263e-05
PHY-3002 : Step(3308): len = 57758.8, overlap = 148.25
PHY-3002 : Step(3309): len = 59271.4, overlap = 152.75
PHY-3002 : Step(3310): len = 61660.1, overlap = 155
PHY-3002 : Step(3311): len = 61789.7, overlap = 155
PHY-3002 : Step(3312): len = 61465, overlap = 154.25
PHY-3002 : Step(3313): len = 61452.2, overlap = 149.5
PHY-3002 : Step(3314): len = 61574.3, overlap = 153
PHY-3002 : Step(3315): len = 61596.4, overlap = 152
PHY-3002 : Step(3316): len = 61294.7, overlap = 153
PHY-3002 : Step(3317): len = 60860.5, overlap = 133.5
PHY-3002 : Step(3318): len = 60622, overlap = 133.25
PHY-3002 : Step(3319): len = 60567.8, overlap = 128.25
PHY-3002 : Step(3320): len = 59901.7, overlap = 125.5
PHY-3002 : Step(3321): len = 59258.8, overlap = 125.75
PHY-3002 : Step(3322): len = 59407.5, overlap = 128
PHY-3002 : Step(3323): len = 59369.8, overlap = 117.75
PHY-3002 : Step(3324): len = 59045, overlap = 118.5
PHY-3002 : Step(3325): len = 58479.1, overlap = 111.5
PHY-3002 : Step(3326): len = 58080.5, overlap = 113.75
PHY-3002 : Step(3327): len = 57997.6, overlap = 113.5
PHY-3002 : Step(3328): len = 58178.4, overlap = 113.5
PHY-3002 : Step(3329): len = 58406.7, overlap = 113.5
PHY-3002 : Step(3330): len = 58274, overlap = 113
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.82526e-05
PHY-3002 : Step(3331): len = 60937.9, overlap = 124.25
PHY-3002 : Step(3332): len = 61676.4, overlap = 113
PHY-3002 : Step(3333): len = 62171.6, overlap = 112.75
PHY-3002 : Step(3334): len = 62996.5, overlap = 112.5
PHY-3002 : Step(3335): len = 63254.8, overlap = 110.25
PHY-3002 : Step(3336): len = 63818.2, overlap = 114.5
PHY-3002 : Step(3337): len = 63739, overlap = 114.5
PHY-3002 : Step(3338): len = 63635.4, overlap = 112.25
PHY-3002 : Step(3339): len = 64089.7, overlap = 112
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000116505
PHY-3002 : Step(3340): len = 65598.8, overlap = 112
PHY-3002 : Step(3341): len = 66224.7, overlap = 111.75
PHY-3002 : Step(3342): len = 67388.3, overlap = 109.5
PHY-3002 : Step(3343): len = 68210.4, overlap = 102.75
PHY-3002 : Step(3344): len = 68831.3, overlap = 95.75
PHY-3002 : Step(3345): len = 69039.4, overlap = 95.75
PHY-3002 : Step(3346): len = 69351.2, overlap = 95.75
PHY-3002 : Step(3347): len = 69550.1, overlap = 93.5
PHY-3002 : Step(3348): len = 69957.7, overlap = 101.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00023301
PHY-3002 : Step(3349): len = 71005.5, overlap = 103.5
PHY-3002 : Step(3350): len = 71376.6, overlap = 103.5
PHY-3002 : Step(3351): len = 71748.2, overlap = 103.5
PHY-3002 : Step(3352): len = 72267.3, overlap = 96.75
PHY-3002 : Step(3353): len = 72649.7, overlap = 94.5
PHY-3002 : Step(3354): len = 72923.5, overlap = 94.5
PHY-3002 : Step(3355): len = 73212.7, overlap = 94.5
PHY-3002 : Step(3356): len = 73534.2, overlap = 92.25
PHY-3002 : Step(3357): len = 73608.3, overlap = 90
PHY-3002 : Step(3358): len = 73639.9, overlap = 87.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00046602
PHY-3002 : Step(3359): len = 73994.9, overlap = 87.5
PHY-3002 : Step(3360): len = 74425.3, overlap = 87.5
PHY-3002 : Step(3361): len = 74876.5, overlap = 87.5
PHY-3002 : Step(3362): len = 74981.3, overlap = 87.5
PHY-3002 : Step(3363): len = 75082.1, overlap = 87.25
PHY-3002 : Step(3364): len = 75307.2, overlap = 86.75
PHY-3002 : Step(3365): len = 75781.4, overlap = 86
PHY-3002 : Step(3366): len = 75912.6, overlap = 86
PHY-3002 : Step(3367): len = 76067.2, overlap = 86
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000747734
PHY-3002 : Step(3368): len = 76295, overlap = 90
PHY-3002 : Step(3369): len = 76654.3, overlap = 90
PHY-3002 : Step(3370): len = 76966.5, overlap = 84.5
PHY-3002 : Step(3371): len = 77059.5, overlap = 80
PHY-3002 : Step(3372): len = 77120.5, overlap = 80
PHY-3002 : Step(3373): len = 77191.4, overlap = 80.25
PHY-3002 : Step(3374): len = 77312.7, overlap = 82.5
PHY-3002 : Step(3375): len = 77363.1, overlap = 82.5
PHY-3002 : Step(3376): len = 77437.9, overlap = 82.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00121304
PHY-3002 : Step(3377): len = 77542, overlap = 82.25
PHY-3002 : Step(3378): len = 77769.5, overlap = 82.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00152457
PHY-3002 : Step(3379): len = 77819.5, overlap = 82.25
PHY-3002 : Step(3380): len = 78034.3, overlap = 82.25
PHY-3002 : Step(3381): len = 78268.9, overlap = 82.25
PHY-3002 : Step(3382): len = 78345.9, overlap = 82.25
PHY-3002 : Step(3383): len = 78435.6, overlap = 82
PHY-3002 : Step(3384): len = 78594.3, overlap = 82
PHY-3002 : Step(3385): len = 78667.6, overlap = 82
PHY-3002 : Step(3386): len = 78734.3, overlap = 82
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018314s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (170.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.02595e-06
PHY-3002 : Step(3387): len = 103770, overlap = 31
PHY-3002 : Step(3388): len = 103284, overlap = 30.75
PHY-3002 : Step(3389): len = 102301, overlap = 30.25
PHY-3002 : Step(3390): len = 101138, overlap = 30.25
PHY-3002 : Step(3391): len = 98698.1, overlap = 32.5
PHY-3002 : Step(3392): len = 98153.7, overlap = 33.25
PHY-3002 : Step(3393): len = 97471.7, overlap = 33.25
PHY-3002 : Step(3394): len = 96600.5, overlap = 33.25
PHY-3002 : Step(3395): len = 95297.1, overlap = 33.25
PHY-3002 : Step(3396): len = 94720, overlap = 34
PHY-3002 : Step(3397): len = 94132.1, overlap = 35
PHY-3002 : Step(3398): len = 93466.1, overlap = 36.25
PHY-3002 : Step(3399): len = 92901.9, overlap = 37.75
PHY-3002 : Step(3400): len = 92483.1, overlap = 39
PHY-3002 : Step(3401): len = 92279.5, overlap = 39.75
PHY-3002 : Step(3402): len = 91974.2, overlap = 42.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.00519e-05
PHY-3002 : Step(3403): len = 91989.2, overlap = 43.25
PHY-3002 : Step(3404): len = 91989.2, overlap = 43.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.01038e-05
PHY-3002 : Step(3405): len = 92033.1, overlap = 42.25
PHY-3002 : Step(3406): len = 92161.6, overlap = 42.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.02076e-05
PHY-3002 : Step(3407): len = 92277.3, overlap = 41
PHY-3002 : Step(3408): len = 93358.7, overlap = 39
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.04152e-05
PHY-3002 : Step(3409): len = 93335.5, overlap = 38.25
PHY-3002 : Step(3410): len = 95207.9, overlap = 33.75
PHY-3002 : Step(3411): len = 97037.7, overlap = 30.25
PHY-3002 : Step(3412): len = 96724.8, overlap = 28.75
PHY-3002 : Step(3413): len = 96684.9, overlap = 28.25
PHY-3002 : Step(3414): len = 96816.9, overlap = 26.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.13706e-05
PHY-3002 : Step(3415): len = 96594.7, overlap = 42.5
PHY-3002 : Step(3416): len = 97305.1, overlap = 39
PHY-3002 : Step(3417): len = 98395.7, overlap = 36.5
PHY-3002 : Step(3418): len = 98098.4, overlap = 36
PHY-3002 : Step(3419): len = 98071.7, overlap = 35
PHY-3002 : Step(3420): len = 98175.4, overlap = 35.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.27413e-05
PHY-3002 : Step(3421): len = 98350.7, overlap = 34.5
PHY-3002 : Step(3422): len = 99561.7, overlap = 29.75
PHY-3002 : Step(3423): len = 100244, overlap = 25.5
PHY-3002 : Step(3424): len = 99990.6, overlap = 24.75
PHY-3002 : Step(3425): len = 100022, overlap = 24.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.54825e-05
PHY-3002 : Step(3426): len = 100596, overlap = 24.75
PHY-3002 : Step(3427): len = 101634, overlap = 20.5
PHY-3002 : Step(3428): len = 102078, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.270767s wall, 0.343750s user + 0.218750s system = 0.562500s CPU (207.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501637
PHY-3002 : Step(3429): len = 107321, overlap = 3
PHY-3002 : Step(3430): len = 106142, overlap = 6.25
PHY-3002 : Step(3431): len = 105326, overlap = 7
PHY-3002 : Step(3432): len = 104555, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100327
PHY-3002 : Step(3433): len = 104658, overlap = 10.5
PHY-3002 : Step(3434): len = 104677, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00200655
PHY-3002 : Step(3435): len = 104710, overlap = 10.25
PHY-3002 : Step(3436): len = 104739, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010107s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (309.2%)

PHY-3001 : Legalized: Len = 106776, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 106812, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 421032, over cnt = 50(0%), over = 58, worst = 4
PHY-1002 : len = 421232, over cnt = 35(0%), over = 41, worst = 4
PHY-1002 : len = 421112, over cnt = 27(0%), over = 30, worst = 2
PHY-1002 : len = 421000, over cnt = 21(0%), over = 22, worst = 2
PHY-1002 : len = 403856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.628333s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (114.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 645 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 751 instances, 638 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8712, tnet num: 1565, tinst num: 751, tnode num: 9756, tedge num: 15112.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.183337s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (119.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 119452
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3437): len = 118685, overlap = 0
PHY-3002 : Step(3438): len = 118424, overlap = 0.25
PHY-3002 : Step(3439): len = 118077, overlap = 0
PHY-3002 : Step(3440): len = 117773, overlap = 0
PHY-3002 : Step(3441): len = 117552, overlap = 0
PHY-3002 : Step(3442): len = 117552, overlap = 0
PHY-3002 : Step(3443): len = 117547, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004091s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (381.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166689
PHY-3002 : Step(3444): len = 117446, overlap = 5
PHY-3002 : Step(3445): len = 117446, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000333377
PHY-3002 : Step(3446): len = 117417, overlap = 5.5
PHY-3002 : Step(3447): len = 117424, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000666755
PHY-3002 : Step(3448): len = 117358, overlap = 6
PHY-3002 : Step(3449): len = 117358, overlap = 6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.85571e-05
PHY-3002 : Step(3450): len = 117304, overlap = 7.5
PHY-3002 : Step(3451): len = 117307, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000117114
PHY-3002 : Step(3452): len = 117260, overlap = 7.5
PHY-3002 : Step(3453): len = 117279, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000234228
PHY-3002 : Step(3454): len = 117281, overlap = 6.75
PHY-3002 : Step(3455): len = 117281, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025185s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (62.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00131339
PHY-3002 : Step(3456): len = 117465, overlap = 1.75
PHY-3002 : Step(3457): len = 117464, overlap = 2.5
PHY-3002 : Step(3458): len = 117454, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006491s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 117552, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 2.
PHY-3001 : Final: Len = 117570, Over = 0
RUN-1003 : finish command "place -eco" in  1.052011s wall, 1.750000s user + 0.703125s system = 2.453125s CPU (233.2%)

RUN-1004 : used memory is 834 MB, reserved memory is 888 MB, peak memory is 1209 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  11.113944s wall, 21.859375s user + 6.187500s system = 28.046875s CPU (252.4%)

RUN-1004 : used memory is 834 MB, reserved memory is 888 MB, peak memory is 1209 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 501 to 409
PHY-1001 : Pin misalignment score is improved from 409 to 404
PHY-1001 : Pin misalignment score is improved from 404 to 404
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 753 instances
RUN-1001 : 326 mslices, 312 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1567 nets
RUN-1001 : 966 nets have 2 pins
RUN-1001 : 370 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 395208, over cnt = 84(0%), over = 101, worst = 4
PHY-1002 : len = 395440, over cnt = 68(0%), over = 83, worst = 4
PHY-1002 : len = 395200, over cnt = 55(0%), over = 66, worst = 2
PHY-1002 : len = 394800, over cnt = 47(0%), over = 55, worst = 2
PHY-1002 : len = 353992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.664795s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (101.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 213 to 15
PHY-1001 : End pin swap;  0.027074s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (173.1%)

PHY-1001 : End global routing;  1.706347s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (101.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.532045s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 605888, over cnt = 52(0%), over = 52, worst = 1
PHY-1001 : End Routed; 8.679778s wall, 9.781250s user + 0.296875s system = 10.078125s CPU (116.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 603800, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.226268s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (103.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 603776, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.044450s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 603720, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 603720
PHY-1001 : End DR Iter 3; 0.029757s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.801253s wall, 12.843750s user + 0.421875s system = 13.265625s CPU (112.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.744103s wall, 14.796875s user + 0.437500s system = 15.234375s CPU (110.8%)

RUN-1004 : used memory is 837 MB, reserved memory is 891 MB, peak memory is 1209 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1215   out of  19600    6.20%
#reg                  257   out of  19600    1.31%
#le                  1269
  #lut only          1012   out of   1269   79.75%
  #reg only            54   out of   1269    4.26%
  #lut&reg            203   out of   1269   16.00%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8712, tnet num: 1565, tinst num: 751, tnode num: 9756, tedge num: 15112.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.046478s wall, 0.984375s user + 0.093750s system = 1.078125s CPU (103.0%)

RUN-1004 : used memory is 1136 MB, reserved memory is 1191 MB, peak memory is 1209 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 753
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1567, pip num: 27597
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1814 valid insts, and 67833 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.507148s wall, 27.859375s user + 0.046875s system = 27.906250s CPU (619.2%)

RUN-1004 : used memory is 1138 MB, reserved memory is 1193 MB, peak memory is 1209 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.533065s wall, 1.484375s user + 0.078125s system = 1.562500s CPU (101.9%)

RUN-1004 : used memory is 943 MB, reserved memory is 1269 MB, peak memory is 1209 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.818249s wall, 0.453125s user + 0.406250s system = 0.859375s CPU (12.6%)

RUN-1004 : used memory is 972 MB, reserved memory is 1300 MB, peak memory is 1209 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.884806s wall, 2.093750s user + 0.500000s system = 2.593750s CPU (29.2%)

RUN-1004 : used memory is 916 MB, reserved memory is 1243 MB, peak memory is 1209 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4129/157 useful/useless nets, 3912/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 932 distributor mux.
SYN-1016 : Merged 3321 instances.
SYN-1015 : Optimize round 1, 4558 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4558/184 useful/useless nets, 4347/2135 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2216 better
SYN-1014 : Optimize round 3
SYN-1032 : 4557/0 useful/useless nets, 4346/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.184845s wall, 1.218750s user + 0.078125s system = 1.296875s CPU (109.5%)

RUN-1004 : used memory is 849 MB, reserved memory is 922 MB, peak memory is 1209 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3525
  #and               1939
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                284
  #bufif1               1
  #MX21               509
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            550

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3312   |212    |268    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5200/8 useful/useless nets, 4733/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4983/0 useful/useless nets, 4516/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7284/0 useful/useless nets, 6858/0 useful/useless insts
SYN-1016 : Merged 1968 instances.
SYN-2501 : Optimize round 1, 3806 better
SYN-2501 : Optimize round 2
SYN-1032 : 5310/0 useful/useless nets, 4890/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7615/13 useful/useless nets, 7195/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26533, tnet num: 7624, tinst num: 7189, tnode num: 29860, tedge num: 39870.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1219 (3.97), #lev = 36 (4.58)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6531 instances into 758 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1823/1 useful/useless nets, 1403/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1820/0 useful/useless nets, 1400/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 753 LUT to BLE ...
SYN-4008 : Packed 753 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 29 SEQ (626 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 612 single LUT's are left
SYN-4006 : 74 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 827/1069 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1127   out of  19600    5.75%
#reg                  221   out of  19600    1.13%
#le                  1181
  #lut only           960   out of   1181   81.29%
  #reg only            54   out of   1181    4.57%
  #lut&reg            167   out of   1181   14.14%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1181  |1127  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.127846s wall, 6.156250s user + 0.078125s system = 6.234375s CPU (101.7%)

RUN-1004 : used memory is 851 MB, reserved memory is 922 MB, peak memory is 1209 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 709 instances
RUN-1001 : 297 mslices, 297 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1523 nets
RUN-1001 : 989 nets have 2 pins
RUN-1001 : 359 nets have [3 - 5] pins
RUN-1001 : 62 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 707 instances, 594 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8389, tnet num: 1521, tinst num: 707, tnode num: 9292, tedge num: 14592.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.149790s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (104.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 491951
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3459): len = 393547, overlap = 139.5
PHY-3002 : Step(3460): len = 341864, overlap = 139.5
PHY-3002 : Step(3461): len = 321530, overlap = 137.25
PHY-3002 : Step(3462): len = 308497, overlap = 139.5
PHY-3002 : Step(3463): len = 295729, overlap = 139.5
PHY-3002 : Step(3464): len = 285276, overlap = 139.5
PHY-3002 : Step(3465): len = 275694, overlap = 139.5
PHY-3002 : Step(3466): len = 266063, overlap = 139.5
PHY-3002 : Step(3467): len = 258669, overlap = 137.25
PHY-3002 : Step(3468): len = 201063, overlap = 137.25
PHY-3002 : Step(3469): len = 174674, overlap = 139.5
PHY-3002 : Step(3470): len = 164044, overlap = 137.25
PHY-3002 : Step(3471): len = 160140, overlap = 137.25
PHY-3002 : Step(3472): len = 155554, overlap = 137.25
PHY-3002 : Step(3473): len = 152418, overlap = 139.5
PHY-3002 : Step(3474): len = 146340, overlap = 139.5
PHY-3002 : Step(3475): len = 140223, overlap = 139.5
PHY-3002 : Step(3476): len = 136522, overlap = 137.25
PHY-3002 : Step(3477): len = 132860, overlap = 137.25
PHY-3002 : Step(3478): len = 128559, overlap = 137.25
PHY-3002 : Step(3479): len = 124848, overlap = 137.25
PHY-3002 : Step(3480): len = 121307, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.63524e-06
PHY-3002 : Step(3481): len = 129713, overlap = 128.25
PHY-3002 : Step(3482): len = 134510, overlap = 130.5
PHY-3002 : Step(3483): len = 129468, overlap = 128.25
PHY-3002 : Step(3484): len = 126803, overlap = 132.75
PHY-3002 : Step(3485): len = 122938, overlap = 130.5
PHY-3002 : Step(3486): len = 119013, overlap = 128.25
PHY-3002 : Step(3487): len = 115920, overlap = 128.25
PHY-3002 : Step(3488): len = 112813, overlap = 128.25
PHY-3002 : Step(3489): len = 109805, overlap = 128.25
PHY-3002 : Step(3490): len = 106688, overlap = 128.5
PHY-3002 : Step(3491): len = 103919, overlap = 124.5
PHY-3002 : Step(3492): len = 101242, overlap = 124.75
PHY-3002 : Step(3493): len = 98182, overlap = 125
PHY-3002 : Step(3494): len = 94930.5, overlap = 125.25
PHY-3002 : Step(3495): len = 92344.1, overlap = 126
PHY-3002 : Step(3496): len = 89600.1, overlap = 126.25
PHY-3002 : Step(3497): len = 86351.7, overlap = 127.25
PHY-3002 : Step(3498): len = 83776.5, overlap = 128.25
PHY-3002 : Step(3499): len = 81573.4, overlap = 130.25
PHY-3002 : Step(3500): len = 78518.4, overlap = 129
PHY-3002 : Step(3501): len = 75703.6, overlap = 131.25
PHY-3002 : Step(3502): len = 74187.8, overlap = 132.25
PHY-3002 : Step(3503): len = 72206.7, overlap = 134
PHY-3002 : Step(3504): len = 67419.4, overlap = 142
PHY-3002 : Step(3505): len = 64942.4, overlap = 141.75
PHY-3002 : Step(3506): len = 64041.7, overlap = 141.75
PHY-3002 : Step(3507): len = 57475.3, overlap = 144.25
PHY-3002 : Step(3508): len = 51753.4, overlap = 151
PHY-3002 : Step(3509): len = 51245.8, overlap = 151.75
PHY-3002 : Step(3510): len = 51088.7, overlap = 152.5
PHY-3002 : Step(3511): len = 51009.2, overlap = 156.5
PHY-3002 : Step(3512): len = 50485.1, overlap = 155.5
PHY-3002 : Step(3513): len = 49551.1, overlap = 157.75
PHY-3002 : Step(3514): len = 48659.6, overlap = 157.75
PHY-3002 : Step(3515): len = 46975.8, overlap = 159.25
PHY-3002 : Step(3516): len = 45858.2, overlap = 157.25
PHY-3002 : Step(3517): len = 45043.4, overlap = 162
PHY-3002 : Step(3518): len = 44052.6, overlap = 163.25
PHY-3002 : Step(3519): len = 43775.8, overlap = 165.25
PHY-3002 : Step(3520): len = 43420.6, overlap = 162.25
PHY-3002 : Step(3521): len = 43239.3, overlap = 162.25
PHY-3002 : Step(3522): len = 42397.3, overlap = 162.25
PHY-3002 : Step(3523): len = 41824.1, overlap = 163
PHY-3002 : Step(3524): len = 41691.4, overlap = 163
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.27048e-06
PHY-3002 : Step(3525): len = 47151.8, overlap = 162.25
PHY-3002 : Step(3526): len = 47932.1, overlap = 162
PHY-3002 : Step(3527): len = 48341.9, overlap = 162
PHY-3002 : Step(3528): len = 48542.7, overlap = 162.25
PHY-3002 : Step(3529): len = 48363.2, overlap = 165.75
PHY-3002 : Step(3530): len = 47974, overlap = 165.75
PHY-3002 : Step(3531): len = 47529.8, overlap = 160.25
PHY-3002 : Step(3532): len = 47112.7, overlap = 146.5
PHY-3002 : Step(3533): len = 47092.4, overlap = 151.5
PHY-3002 : Step(3534): len = 47133.5, overlap = 152
PHY-3002 : Step(3535): len = 46815.1, overlap = 149
PHY-3002 : Step(3536): len = 46255.4, overlap = 149.75
PHY-3002 : Step(3537): len = 45811.8, overlap = 146.25
PHY-3002 : Step(3538): len = 45658.6, overlap = 146.5
PHY-3002 : Step(3539): len = 46146.7, overlap = 146
PHY-3002 : Step(3540): len = 46464, overlap = 145.5
PHY-3002 : Step(3541): len = 46445.3, overlap = 143.25
PHY-3002 : Step(3542): len = 45235.6, overlap = 143
PHY-3002 : Step(3543): len = 44790.7, overlap = 143
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.45094e-05
PHY-3002 : Step(3544): len = 49599.1, overlap = 138.25
PHY-3002 : Step(3545): len = 50359.8, overlap = 143
PHY-3002 : Step(3546): len = 51322.8, overlap = 143
PHY-3002 : Step(3547): len = 52431.4, overlap = 140.25
PHY-3002 : Step(3548): len = 52785.5, overlap = 139.75
PHY-3002 : Step(3549): len = 53076.8, overlap = 139.25
PHY-3002 : Step(3550): len = 53432.6, overlap = 138.25
PHY-3002 : Step(3551): len = 53344.7, overlap = 138.25
PHY-3002 : Step(3552): len = 53210.4, overlap = 145.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.90187e-05
PHY-3002 : Step(3553): len = 57834.6, overlap = 150.25
PHY-3002 : Step(3554): len = 59446.2, overlap = 150.25
PHY-3002 : Step(3555): len = 62300.2, overlap = 150
PHY-3002 : Step(3556): len = 63370.6, overlap = 143
PHY-3002 : Step(3557): len = 63175.9, overlap = 141
PHY-3002 : Step(3558): len = 62588, overlap = 143.25
PHY-3002 : Step(3559): len = 61998.3, overlap = 136.25
PHY-3002 : Step(3560): len = 61800.6, overlap = 141.5
PHY-3002 : Step(3561): len = 61476.3, overlap = 143.25
PHY-3002 : Step(3562): len = 60386.8, overlap = 148.75
PHY-3002 : Step(3563): len = 59392, overlap = 143.25
PHY-3002 : Step(3564): len = 59217.8, overlap = 139.5
PHY-3002 : Step(3565): len = 58914, overlap = 130.25
PHY-3002 : Step(3566): len = 58606.8, overlap = 123.25
PHY-3002 : Step(3567): len = 58569.3, overlap = 118.5
PHY-3002 : Step(3568): len = 58591.3, overlap = 115.75
PHY-3002 : Step(3569): len = 58696.4, overlap = 108.75
PHY-3002 : Step(3570): len = 58536.1, overlap = 104.25
PHY-3002 : Step(3571): len = 58156.7, overlap = 106.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.80374e-05
PHY-3002 : Step(3572): len = 61251.6, overlap = 104.5
PHY-3002 : Step(3573): len = 61808.8, overlap = 95.25
PHY-3002 : Step(3574): len = 63332.3, overlap = 95.25
PHY-3002 : Step(3575): len = 64402.9, overlap = 95
PHY-3002 : Step(3576): len = 64339.6, overlap = 101.75
PHY-3002 : Step(3577): len = 64419, overlap = 95
PHY-3002 : Step(3578): len = 64249.7, overlap = 92.75
PHY-3002 : Step(3579): len = 64630.5, overlap = 92.5
PHY-3002 : Step(3580): len = 65560.6, overlap = 97
PHY-3002 : Step(3581): len = 65761.1, overlap = 99.25
PHY-3002 : Step(3582): len = 65739.8, overlap = 98.75
PHY-3002 : Step(3583): len = 65417.2, overlap = 98.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000116075
PHY-3002 : Step(3584): len = 66842.1, overlap = 102.75
PHY-3002 : Step(3585): len = 67454.2, overlap = 102.5
PHY-3002 : Step(3586): len = 68869.2, overlap = 95.5
PHY-3002 : Step(3587): len = 69631.7, overlap = 95.5
PHY-3002 : Step(3588): len = 69650.7, overlap = 97
PHY-3002 : Step(3589): len = 69676.6, overlap = 98.25
PHY-3002 : Step(3590): len = 69780.6, overlap = 95.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00022156
PHY-3002 : Step(3591): len = 70946.7, overlap = 98.75
PHY-3002 : Step(3592): len = 71441.4, overlap = 94.25
PHY-3002 : Step(3593): len = 72194.8, overlap = 94.25
PHY-3002 : Step(3594): len = 73092.1, overlap = 98.75
PHY-3002 : Step(3595): len = 73310, overlap = 96.5
PHY-3002 : Step(3596): len = 73486.9, overlap = 96.75
PHY-3002 : Step(3597): len = 73510.7, overlap = 98.5
PHY-3002 : Step(3598): len = 73645.5, overlap = 98.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000415161
PHY-3002 : Step(3599): len = 74268.7, overlap = 96.75
PHY-3002 : Step(3600): len = 74557.6, overlap = 96.75
PHY-3002 : Step(3601): len = 74762.7, overlap = 94.75
PHY-3002 : Step(3602): len = 75318.8, overlap = 92.25
PHY-3002 : Step(3603): len = 75850.4, overlap = 96.75
PHY-3002 : Step(3604): len = 76016.5, overlap = 96.75
PHY-3002 : Step(3605): len = 76151.3, overlap = 99
PHY-3002 : Step(3606): len = 76402.2, overlap = 101.25
PHY-3002 : Step(3607): len = 76719.3, overlap = 101
PHY-3002 : Step(3608): len = 76985.5, overlap = 101
PHY-3002 : Step(3609): len = 77110.2, overlap = 96.75
PHY-3002 : Step(3610): len = 77579.1, overlap = 98
PHY-3002 : Step(3611): len = 77720.2, overlap = 95.5
PHY-3002 : Step(3612): len = 77853.8, overlap = 95.25
PHY-3002 : Step(3613): len = 78032.3, overlap = 95
PHY-3002 : Step(3614): len = 78396.1, overlap = 88.25
PHY-3002 : Step(3615): len = 78515.4, overlap = 86.25
PHY-3002 : Step(3616): len = 78454.1, overlap = 86.5
PHY-3002 : Step(3617): len = 78426.3, overlap = 84.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000754232
PHY-3002 : Step(3618): len = 78834.9, overlap = 89
PHY-3002 : Step(3619): len = 79105, overlap = 84.5
PHY-3002 : Step(3620): len = 79294.9, overlap = 80
PHY-3002 : Step(3621): len = 79471.1, overlap = 78
PHY-3002 : Step(3622): len = 79618.3, overlap = 80
PHY-3002 : Step(3623): len = 79727, overlap = 82.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00121432
PHY-3002 : Step(3624): len = 79851, overlap = 82.25
PHY-3002 : Step(3625): len = 80185.2, overlap = 82.25
PHY-3002 : Step(3626): len = 80458.7, overlap = 80
PHY-3002 : Step(3627): len = 80537, overlap = 80
PHY-3002 : Step(3628): len = 80575.9, overlap = 80
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029518s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (158.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.6442e-06
PHY-3002 : Step(3629): len = 97889.9, overlap = 30.5
PHY-3002 : Step(3630): len = 97452, overlap = 30.25
PHY-3002 : Step(3631): len = 96541.1, overlap = 30
PHY-3002 : Step(3632): len = 95479.2, overlap = 31.25
PHY-3002 : Step(3633): len = 93433.2, overlap = 32.25
PHY-3002 : Step(3634): len = 92931, overlap = 32.75
PHY-3002 : Step(3635): len = 92154, overlap = 33.5
PHY-3002 : Step(3636): len = 91052.6, overlap = 34.5
PHY-3002 : Step(3637): len = 89563.6, overlap = 35.5
PHY-3002 : Step(3638): len = 88954.8, overlap = 36.25
PHY-3002 : Step(3639): len = 88176, overlap = 38
PHY-3002 : Step(3640): len = 87477.9, overlap = 39.75
PHY-3002 : Step(3641): len = 86988.3, overlap = 40.5
PHY-3002 : Step(3642): len = 86639.3, overlap = 42.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.28841e-06
PHY-3002 : Step(3643): len = 86435.2, overlap = 42.25
PHY-3002 : Step(3644): len = 86406.5, overlap = 42.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.85768e-05
PHY-3002 : Step(3645): len = 86495.3, overlap = 42.25
PHY-3002 : Step(3646): len = 86495.3, overlap = 42.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.48342e-05
PHY-3002 : Step(3647): len = 86701.2, overlap = 42
PHY-3002 : Step(3648): len = 87871.2, overlap = 39.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.96685e-05
PHY-3002 : Step(3649): len = 87853.7, overlap = 39.5
PHY-3002 : Step(3650): len = 89176.2, overlap = 36
PHY-3002 : Step(3651): len = 91335.6, overlap = 29.25
PHY-3002 : Step(3652): len = 91484.2, overlap = 25.75
PHY-3002 : Step(3653): len = 91720.1, overlap = 24.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.9413e-05
PHY-3002 : Step(3654): len = 91608, overlap = 39.5
PHY-3002 : Step(3655): len = 91969.9, overlap = 38
PHY-3002 : Step(3656): len = 92619.3, overlap = 34
PHY-3002 : Step(3657): len = 92849.5, overlap = 32.5
PHY-3002 : Step(3658): len = 92886.7, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.88261e-05
PHY-3002 : Step(3659): len = 93177.5, overlap = 31.25
PHY-3002 : Step(3660): len = 93553.8, overlap = 30.25
PHY-3002 : Step(3661): len = 93925, overlap = 26
PHY-3002 : Step(3662): len = 93942.6, overlap = 25
PHY-3002 : Step(3663): len = 94009.5, overlap = 25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.76521e-05
PHY-3002 : Step(3664): len = 94423.2, overlap = 24
PHY-3002 : Step(3665): len = 95175.5, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.293585s wall, 0.296875s user + 0.187500s system = 0.484375s CPU (165.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000311756
PHY-3002 : Step(3666): len = 101707, overlap = 4.5
PHY-3002 : Step(3667): len = 100541, overlap = 7
PHY-3002 : Step(3668): len = 99563.8, overlap = 10.25
PHY-3002 : Step(3669): len = 98969.4, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000623511
PHY-3002 : Step(3670): len = 99388.1, overlap = 14.75
PHY-3002 : Step(3671): len = 99439.1, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00124702
PHY-3002 : Step(3672): len = 99260.7, overlap = 14.5
PHY-3002 : Step(3673): len = 99260.7, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008697s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 101592, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 101630, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 420944, over cnt = 50(0%), over = 59, worst = 2
PHY-1002 : len = 421112, over cnt = 35(0%), over = 39, worst = 2
PHY-1002 : len = 420984, over cnt = 27(0%), over = 29, worst = 2
PHY-1002 : len = 420792, over cnt = 21(0%), over = 22, worst = 2
PHY-1002 : len = 391216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.660542s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (108.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 645 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 751 instances, 638 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8713, tnet num: 1565, tinst num: 751, tnode num: 9757, tedge num: 15114.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.190371s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (106.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 113552
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3674): len = 112974, overlap = 0.25
PHY-3002 : Step(3675): len = 112969, overlap = 0
PHY-3002 : Step(3676): len = 112798, overlap = 0
PHY-3002 : Step(3677): len = 112702, overlap = 0
PHY-3002 : Step(3678): len = 112550, overlap = 0
PHY-3002 : Step(3679): len = 112308, overlap = 0
PHY-3002 : Step(3680): len = 112308, overlap = 0
PHY-3002 : Step(3681): len = 112325, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004000s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000187732
PHY-3002 : Step(3682): len = 112223, overlap = 2.25
PHY-3002 : Step(3683): len = 112235, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000375465
PHY-3002 : Step(3684): len = 112234, overlap = 3.5
PHY-3002 : Step(3685): len = 112234, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000750929
PHY-3002 : Step(3686): len = 112215, overlap = 4
PHY-3002 : Step(3687): len = 112215, overlap = 4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.28294e-05
PHY-3002 : Step(3688): len = 112256, overlap = 4.5
PHY-3002 : Step(3689): len = 112256, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000105659
PHY-3002 : Step(3690): len = 112258, overlap = 4
PHY-3002 : Step(3691): len = 112258, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000211318
PHY-3002 : Step(3692): len = 112281, overlap = 4
PHY-3002 : Step(3693): len = 112300, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028884s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000639519
PHY-3002 : Step(3694): len = 112327, overlap = 2.5
PHY-3002 : Step(3695): len = 112317, overlap = 2.75
PHY-3002 : Step(3696): len = 112276, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005851s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 112488, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 2.
PHY-3001 : Final: Len = 112524, Over = 0
RUN-1003 : finish command "place -eco" in  1.117541s wall, 1.640625s user + 0.453125s system = 2.093750s CPU (187.4%)

RUN-1004 : used memory is 857 MB, reserved memory is 922 MB, peak memory is 1209 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  10.944682s wall, 20.109375s user + 5.234375s system = 25.343750s CPU (231.6%)

RUN-1004 : used memory is 857 MB, reserved memory is 922 MB, peak memory is 1209 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 483 to 391
PHY-1001 : Pin misalignment score is improved from 391 to 389
PHY-1001 : Pin misalignment score is improved from 389 to 389
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 753 instances
RUN-1001 : 326 mslices, 312 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1567 nets
RUN-1001 : 965 nets have 2 pins
RUN-1001 : 371 nets have [3 - 5] pins
RUN-1001 : 71 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 59 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 391896, over cnt = 66(0%), over = 78, worst = 2
PHY-1002 : len = 392000, over cnt = 48(0%), over = 55, worst = 2
PHY-1002 : len = 391600, over cnt = 36(0%), over = 42, worst = 2
PHY-1002 : len = 391376, over cnt = 33(0%), over = 37, worst = 2
PHY-1002 : len = 362392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.692477s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (101.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 203 to 20
PHY-1001 : End pin swap;  0.027391s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.1%)

PHY-1001 : End global routing;  1.770242s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (100.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.529711s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (97.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 611120, over cnt = 50(0%), over = 50, worst = 1
PHY-1001 : End Routed; 9.027453s wall, 10.281250s user + 0.187500s system = 10.468750s CPU (116.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 609328, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 1; 0.136452s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (114.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 609016, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.051785s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (181.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 608944, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 608944
PHY-1001 : End DR Iter 3; 0.021228s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.083372s wall, 13.281250s user + 0.359375s system = 13.640625s CPU (112.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  14.080980s wall, 15.281250s user + 0.375000s system = 15.656250s CPU (111.2%)

RUN-1004 : used memory is 856 MB, reserved memory is 921 MB, peak memory is 1209 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1215   out of  19600    6.20%
#reg                  257   out of  19600    1.31%
#le                  1269
  #lut only          1012   out of   1269   79.75%
  #reg only            54   out of   1269    4.26%
  #lut&reg            203   out of   1269   16.00%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8713, tnet num: 1565, tinst num: 751, tnode num: 9757, tedge num: 15114.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.030710s wall, 0.984375s user + 0.125000s system = 1.109375s CPU (107.6%)

RUN-1004 : used memory is 1156 MB, reserved memory is 1222 MB, peak memory is 1209 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 753
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1567, pip num: 27605
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1882 valid insts, and 67855 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.501391s wall, 27.750000s user + 0.078125s system = 27.828125s CPU (618.2%)

RUN-1004 : used memory is 1158 MB, reserved memory is 1224 MB, peak memory is 1222 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.531970s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (102.0%)

RUN-1004 : used memory is 1230 MB, reserved memory is 1298 MB, peak memory is 1231 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.855040s wall, 0.390625s user + 0.390625s system = 0.781250s CPU (11.4%)

RUN-1004 : used memory is 1259 MB, reserved memory is 1328 MB, peak memory is 1260 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.922863s wall, 2.046875s user + 0.453125s system = 2.500000s CPU (28.0%)

RUN-1004 : used memory is 1206 MB, reserved memory is 1274 MB, peak memory is 1260 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4129/157 useful/useless nets, 3912/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 932 distributor mux.
SYN-1016 : Merged 3321 instances.
SYN-1015 : Optimize round 1, 4558 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4558/184 useful/useless nets, 4347/2135 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2216 better
SYN-1014 : Optimize round 3
SYN-1032 : 4557/0 useful/useless nets, 4346/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.238413s wall, 1.281250s user + 0.078125s system = 1.359375s CPU (109.8%)

RUN-1004 : used memory is 861 MB, reserved memory is 949 MB, peak memory is 1260 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3525
  #and               1939
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                284
  #bufif1               1
  #MX21               509
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            550

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3312   |212    |268    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5200/8 useful/useless nets, 4733/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4983/0 useful/useless nets, 4516/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7284/0 useful/useless nets, 6858/0 useful/useless insts
SYN-1016 : Merged 1968 instances.
SYN-2501 : Optimize round 1, 3806 better
SYN-2501 : Optimize round 2
SYN-1032 : 5310/0 useful/useless nets, 4890/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7615/13 useful/useless nets, 7195/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26538, tnet num: 7624, tinst num: 7189, tnode num: 29865, tedge num: 39880.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1219 (3.97), #lev = 36 (4.58)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.14 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6531 instances into 758 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1823/1 useful/useless nets, 1403/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1820/0 useful/useless nets, 1400/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 753 LUT to BLE ...
SYN-4008 : Packed 753 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 29 SEQ (626 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 612 single LUT's are left
SYN-4006 : 74 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 827/1069 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1127   out of  19600    5.75%
#reg                  221   out of  19600    1.13%
#le                  1181
  #lut only           960   out of   1181   81.29%
  #reg only            54   out of   1181    4.57%
  #lut&reg            167   out of   1181   14.14%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1181  |1127  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.426587s wall, 6.453125s user + 0.062500s system = 6.515625s CPU (101.4%)

RUN-1004 : used memory is 861 MB, reserved memory is 949 MB, peak memory is 1260 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 709 instances
RUN-1001 : 297 mslices, 297 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1523 nets
RUN-1001 : 984 nets have 2 pins
RUN-1001 : 364 nets have [3 - 5] pins
RUN-1001 : 62 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 707 instances, 594 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8394, tnet num: 1521, tinst num: 707, tnode num: 9297, tedge num: 14602.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.178501s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 488461
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3697): len = 400479, overlap = 139.5
PHY-3002 : Step(3698): len = 354739, overlap = 139.5
PHY-3002 : Step(3699): len = 340088, overlap = 139.5
PHY-3002 : Step(3700): len = 305379, overlap = 139.5
PHY-3002 : Step(3701): len = 284869, overlap = 139.5
PHY-3002 : Step(3702): len = 274752, overlap = 139.5
PHY-3002 : Step(3703): len = 268455, overlap = 137.25
PHY-3002 : Step(3704): len = 261430, overlap = 137.25
PHY-3002 : Step(3705): len = 255309, overlap = 137.25
PHY-3002 : Step(3706): len = 248626, overlap = 137.25
PHY-3002 : Step(3707): len = 242303, overlap = 137.25
PHY-3002 : Step(3708): len = 237208, overlap = 135
PHY-3002 : Step(3709): len = 230664, overlap = 137.25
PHY-3002 : Step(3710): len = 223896, overlap = 137.25
PHY-3002 : Step(3711): len = 218876, overlap = 137.25
PHY-3002 : Step(3712): len = 213261, overlap = 137.25
PHY-3002 : Step(3713): len = 207505, overlap = 137.25
PHY-3002 : Step(3714): len = 202749, overlap = 135
PHY-3002 : Step(3715): len = 197236, overlap = 137.25
PHY-3002 : Step(3716): len = 192374, overlap = 135
PHY-3002 : Step(3717): len = 187800, overlap = 137.25
PHY-3002 : Step(3718): len = 181520, overlap = 139.5
PHY-3002 : Step(3719): len = 177467, overlap = 139.5
PHY-3002 : Step(3720): len = 173010, overlap = 137.25
PHY-3002 : Step(3721): len = 166806, overlap = 139.5
PHY-3002 : Step(3722): len = 162943, overlap = 137.25
PHY-3002 : Step(3723): len = 158520, overlap = 139.5
PHY-3002 : Step(3724): len = 153324, overlap = 137.25
PHY-3002 : Step(3725): len = 149497, overlap = 137.25
PHY-3002 : Step(3726): len = 145913, overlap = 137.25
PHY-3002 : Step(3727): len = 140919, overlap = 139.5
PHY-3002 : Step(3728): len = 137164, overlap = 137.25
PHY-3002 : Step(3729): len = 134348, overlap = 137.25
PHY-3002 : Step(3730): len = 128990, overlap = 139.5
PHY-3002 : Step(3731): len = 122612, overlap = 139.5
PHY-3002 : Step(3732): len = 119907, overlap = 137.25
PHY-3002 : Step(3733): len = 116709, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.60068e-06
PHY-3002 : Step(3734): len = 124826, overlap = 130.5
PHY-3002 : Step(3735): len = 129599, overlap = 126
PHY-3002 : Step(3736): len = 123146, overlap = 123.75
PHY-3002 : Step(3737): len = 119632, overlap = 126
PHY-3002 : Step(3738): len = 114885, overlap = 121.5
PHY-3002 : Step(3739): len = 112510, overlap = 123.75
PHY-3002 : Step(3740): len = 109846, overlap = 123.75
PHY-3002 : Step(3741): len = 106627, overlap = 123.75
PHY-3002 : Step(3742): len = 104244, overlap = 123.75
PHY-3002 : Step(3743): len = 101570, overlap = 121.5
PHY-3002 : Step(3744): len = 97918.7, overlap = 123.75
PHY-3002 : Step(3745): len = 95303.6, overlap = 121.75
PHY-3002 : Step(3746): len = 93287.3, overlap = 126.25
PHY-3002 : Step(3747): len = 89809.4, overlap = 126.25
PHY-3002 : Step(3748): len = 85716.3, overlap = 126.5
PHY-3002 : Step(3749): len = 84040.6, overlap = 124.25
PHY-3002 : Step(3750): len = 81879, overlap = 126.5
PHY-3002 : Step(3751): len = 74115.1, overlap = 128.5
PHY-3002 : Step(3752): len = 70718.8, overlap = 130
PHY-3002 : Step(3753): len = 69769.9, overlap = 129.75
PHY-3002 : Step(3754): len = 65792.5, overlap = 129.75
PHY-3002 : Step(3755): len = 61291.8, overlap = 130.5
PHY-3002 : Step(3756): len = 59578.2, overlap = 130.25
PHY-3002 : Step(3757): len = 57915.1, overlap = 130
PHY-3002 : Step(3758): len = 56829.2, overlap = 133.25
PHY-3002 : Step(3759): len = 55171.7, overlap = 132.5
PHY-3002 : Step(3760): len = 53931.7, overlap = 139.5
PHY-3002 : Step(3761): len = 51790.3, overlap = 136
PHY-3002 : Step(3762): len = 50334.5, overlap = 138.25
PHY-3002 : Step(3763): len = 49113.9, overlap = 136
PHY-3002 : Step(3764): len = 47012.3, overlap = 134.5
PHY-3002 : Step(3765): len = 46358.2, overlap = 132.75
PHY-3002 : Step(3766): len = 45481.8, overlap = 133.75
PHY-3002 : Step(3767): len = 44005.8, overlap = 136.25
PHY-3002 : Step(3768): len = 43070.2, overlap = 139
PHY-3002 : Step(3769): len = 42257.8, overlap = 136
PHY-3002 : Step(3770): len = 41660.2, overlap = 145.5
PHY-3002 : Step(3771): len = 41161.7, overlap = 143.75
PHY-3002 : Step(3772): len = 40332.8, overlap = 146
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.20135e-06
PHY-3002 : Step(3773): len = 45441.4, overlap = 143.75
PHY-3002 : Step(3774): len = 46365.5, overlap = 146.25
PHY-3002 : Step(3775): len = 48954.9, overlap = 147.5
PHY-3002 : Step(3776): len = 48775.7, overlap = 150
PHY-3002 : Step(3777): len = 48364.2, overlap = 152.25
PHY-3002 : Step(3778): len = 47954.4, overlap = 150.5
PHY-3002 : Step(3779): len = 47499.7, overlap = 148
PHY-3002 : Step(3780): len = 47333.1, overlap = 146.75
PHY-3002 : Step(3781): len = 47161.2, overlap = 150
PHY-3002 : Step(3782): len = 46696.9, overlap = 146.5
PHY-3002 : Step(3783): len = 45901.8, overlap = 146
PHY-3002 : Step(3784): len = 45965.1, overlap = 141.5
PHY-3002 : Step(3785): len = 45932.2, overlap = 140
PHY-3002 : Step(3786): len = 45722.6, overlap = 138.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.44027e-05
PHY-3002 : Step(3787): len = 49543.3, overlap = 136
PHY-3002 : Step(3788): len = 50724.5, overlap = 133.75
PHY-3002 : Step(3789): len = 52747.8, overlap = 135.75
PHY-3002 : Step(3790): len = 53263.5, overlap = 135
PHY-3002 : Step(3791): len = 53669.4, overlap = 135
PHY-3002 : Step(3792): len = 55177.2, overlap = 131
PHY-3002 : Step(3793): len = 56602.8, overlap = 125.75
PHY-3002 : Step(3794): len = 56466.9, overlap = 126.75
PHY-3002 : Step(3795): len = 55861.4, overlap = 126
PHY-3002 : Step(3796): len = 55475.4, overlap = 125
PHY-3002 : Step(3797): len = 55120, overlap = 126.75
PHY-3002 : Step(3798): len = 54611.8, overlap = 127.5
PHY-3002 : Step(3799): len = 54248.9, overlap = 130.75
PHY-3002 : Step(3800): len = 54064.3, overlap = 131
PHY-3002 : Step(3801): len = 53895.8, overlap = 131.25
PHY-3002 : Step(3802): len = 53434.6, overlap = 129.5
PHY-3002 : Step(3803): len = 52570.9, overlap = 130.5
PHY-3002 : Step(3804): len = 51721.2, overlap = 135.75
PHY-3002 : Step(3805): len = 51349.2, overlap = 136.5
PHY-3002 : Step(3806): len = 51053.4, overlap = 136.75
PHY-3002 : Step(3807): len = 50574.5, overlap = 140
PHY-3002 : Step(3808): len = 50036.3, overlap = 140.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.88054e-05
PHY-3002 : Step(3809): len = 53616.9, overlap = 142.5
PHY-3002 : Step(3810): len = 55556.4, overlap = 149.25
PHY-3002 : Step(3811): len = 58671.7, overlap = 149.5
PHY-3002 : Step(3812): len = 58413.4, overlap = 149.5
PHY-3002 : Step(3813): len = 58136.1, overlap = 152.5
PHY-3002 : Step(3814): len = 58627, overlap = 148.25
PHY-3002 : Step(3815): len = 60050.6, overlap = 146.5
PHY-3002 : Step(3816): len = 60247.2, overlap = 140
PHY-3002 : Step(3817): len = 59766.8, overlap = 129
PHY-3002 : Step(3818): len = 59078.4, overlap = 129
PHY-3002 : Step(3819): len = 58560.1, overlap = 138
PHY-3002 : Step(3820): len = 58127.3, overlap = 144.5
PHY-3002 : Step(3821): len = 58198.3, overlap = 142.25
PHY-3002 : Step(3822): len = 57870.1, overlap = 130
PHY-3002 : Step(3823): len = 57185.6, overlap = 126.5
PHY-3002 : Step(3824): len = 56846, overlap = 121.25
PHY-3002 : Step(3825): len = 56827.2, overlap = 116.75
PHY-3002 : Step(3826): len = 56650.3, overlap = 114.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.76108e-05
PHY-3002 : Step(3827): len = 59123.5, overlap = 112
PHY-3002 : Step(3828): len = 59858.2, overlap = 109.5
PHY-3002 : Step(3829): len = 61123.3, overlap = 109
PHY-3002 : Step(3830): len = 62178.2, overlap = 110.75
PHY-3002 : Step(3831): len = 61904.1, overlap = 114.75
PHY-3002 : Step(3832): len = 61936.1, overlap = 112
PHY-3002 : Step(3833): len = 61897.7, overlap = 109.25
PHY-3002 : Step(3834): len = 61955.6, overlap = 109
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000115222
PHY-3002 : Step(3835): len = 63201.9, overlap = 113
PHY-3002 : Step(3836): len = 63860.4, overlap = 115.25
PHY-3002 : Step(3837): len = 64989.3, overlap = 112.75
PHY-3002 : Step(3838): len = 65807.3, overlap = 112.75
PHY-3002 : Step(3839): len = 65705.9, overlap = 107.75
PHY-3002 : Step(3840): len = 66173.7, overlap = 114
PHY-3002 : Step(3841): len = 66688, overlap = 109.25
PHY-3002 : Step(3842): len = 66804.5, overlap = 109
PHY-3002 : Step(3843): len = 66658.5, overlap = 108.25
PHY-3002 : Step(3844): len = 66552.3, overlap = 107.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000230443
PHY-3002 : Step(3845): len = 67686.6, overlap = 107.5
PHY-3002 : Step(3846): len = 68049.3, overlap = 102.75
PHY-3002 : Step(3847): len = 68608.6, overlap = 98
PHY-3002 : Step(3848): len = 68813.4, overlap = 97.75
PHY-3002 : Step(3849): len = 69056.2, overlap = 99
PHY-3002 : Step(3850): len = 69178.6, overlap = 99
PHY-3002 : Step(3851): len = 69297.8, overlap = 96.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000460887
PHY-3002 : Step(3852): len = 69739.3, overlap = 96.75
PHY-3002 : Step(3853): len = 70099.3, overlap = 96.5
PHY-3002 : Step(3854): len = 70868.8, overlap = 98.75
PHY-3002 : Step(3855): len = 71291.6, overlap = 96.25
PHY-3002 : Step(3856): len = 71363.6, overlap = 95.75
PHY-3002 : Step(3857): len = 71461, overlap = 95.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000703922
PHY-3002 : Step(3858): len = 71577.6, overlap = 95.75
PHY-3002 : Step(3859): len = 71945.7, overlap = 95.75
PHY-3002 : Step(3860): len = 72241.5, overlap = 95.5
PHY-3002 : Step(3861): len = 72359.6, overlap = 95.5
PHY-3002 : Step(3862): len = 72492.9, overlap = 100
PHY-3002 : Step(3863): len = 72557.5, overlap = 100
PHY-3002 : Step(3864): len = 72713.7, overlap = 99.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050935s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (276.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.8126e-06
PHY-3002 : Step(3865): len = 90426.3, overlap = 32.5
PHY-3002 : Step(3866): len = 90259.3, overlap = 32
PHY-3002 : Step(3867): len = 89484.4, overlap = 31.75
PHY-3002 : Step(3868): len = 88279.5, overlap = 30.5
PHY-3002 : Step(3869): len = 86682.6, overlap = 30.25
PHY-3002 : Step(3870): len = 86325.9, overlap = 30
PHY-3002 : Step(3871): len = 85870.7, overlap = 29.25
PHY-3002 : Step(3872): len = 85229.7, overlap = 30.25
PHY-3002 : Step(3873): len = 84277, overlap = 32
PHY-3002 : Step(3874): len = 83689, overlap = 32.75
PHY-3002 : Step(3875): len = 83122.1, overlap = 33
PHY-3002 : Step(3876): len = 82843.7, overlap = 33.75
PHY-3002 : Step(3877): len = 82382.9, overlap = 34.5
PHY-3002 : Step(3878): len = 82158.8, overlap = 34.5
PHY-3002 : Step(3879): len = 82023.7, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.62519e-06
PHY-3002 : Step(3880): len = 82010.6, overlap = 34.75
PHY-3002 : Step(3881): len = 82010.6, overlap = 34.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.12504e-05
PHY-3002 : Step(3882): len = 82002.3, overlap = 34.25
PHY-3002 : Step(3883): len = 82031, overlap = 34.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.39756e-06
PHY-3002 : Step(3884): len = 82090.2, overlap = 50.5
PHY-3002 : Step(3885): len = 82846.2, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.67951e-05
PHY-3002 : Step(3886): len = 82926.7, overlap = 47
PHY-3002 : Step(3887): len = 83828.3, overlap = 45.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.15984e-05
PHY-3002 : Step(3888): len = 83869.8, overlap = 45
PHY-3002 : Step(3889): len = 87378.3, overlap = 38.25
PHY-3002 : Step(3890): len = 88351.9, overlap = 35.25
PHY-3002 : Step(3891): len = 88431.1, overlap = 32.25
PHY-3002 : Step(3892): len = 88715.3, overlap = 30.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.31967e-05
PHY-3002 : Step(3893): len = 88912, overlap = 29.25
PHY-3002 : Step(3894): len = 89642.5, overlap = 28
PHY-3002 : Step(3895): len = 89908.5, overlap = 26
PHY-3002 : Step(3896): len = 89962.4, overlap = 26
PHY-3002 : Step(3897): len = 90223.1, overlap = 23
PHY-3002 : Step(3898): len = 90556.6, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.269178s wall, 0.250000s user + 0.187500s system = 0.437500s CPU (162.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000278832
PHY-3002 : Step(3899): len = 98613.6, overlap = 5.75
PHY-3002 : Step(3900): len = 97196.1, overlap = 10
PHY-3002 : Step(3901): len = 96249.1, overlap = 14
PHY-3002 : Step(3902): len = 95546.3, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000557664
PHY-3002 : Step(3903): len = 95861.6, overlap = 12.5
PHY-3002 : Step(3904): len = 95951.3, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111533
PHY-3002 : Step(3905): len = 96015.4, overlap = 13.5
PHY-3002 : Step(3906): len = 96015.4, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012543s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (124.6%)

PHY-3001 : Legalized: Len = 98033.8, Over = 0
PHY-3001 : Final: Len = 98033.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 400800, over cnt = 43(0%), over = 49, worst = 2
PHY-1002 : len = 400960, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 400968, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 400872, over cnt = 21(0%), over = 21, worst = 1
PHY-1002 : len = 378744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.763337s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (98.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 645 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 751 instances, 638 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8718, tnet num: 1565, tinst num: 751, tnode num: 9762, tedge num: 15124.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.219053s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (121.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 109805
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3907): len = 109005, overlap = 0
PHY-3002 : Step(3908): len = 108735, overlap = 0.75
PHY-3002 : Step(3909): len = 108396, overlap = 0
PHY-3002 : Step(3910): len = 108287, overlap = 0
PHY-3002 : Step(3911): len = 108218, overlap = 0
PHY-3002 : Step(3912): len = 108084, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006238s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.18171e-05
PHY-3002 : Step(3913): len = 107972, overlap = 6.25
PHY-3002 : Step(3914): len = 107964, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.36343e-05
PHY-3002 : Step(3915): len = 108025, overlap = 6.5
PHY-3002 : Step(3916): len = 108025, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000167269
PHY-3002 : Step(3917): len = 107977, overlap = 6
PHY-3002 : Step(3918): len = 107977, overlap = 6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.29412e-05
PHY-3002 : Step(3919): len = 108005, overlap = 7.75
PHY-3002 : Step(3920): len = 108005, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000125882
PHY-3002 : Step(3921): len = 108011, overlap = 7.5
PHY-3002 : Step(3922): len = 108011, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000245837
PHY-3002 : Step(3923): len = 108089, overlap = 6.25
PHY-3002 : Step(3924): len = 108089, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031125s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (251.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000622974
PHY-3002 : Step(3925): len = 108152, overlap = 4.75
PHY-3002 : Step(3926): len = 108153, overlap = 6.25
PHY-3002 : Step(3927): len = 108155, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006672s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (234.2%)

PHY-3001 : Legalized: Len = 108240, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : 10 instances has been re-located, deltaX = 10, deltaY = 4.
PHY-3001 : Final: Len = 108350, Over = 0
RUN-1003 : finish command "place -eco" in  1.355203s wall, 1.953125s user + 0.750000s system = 2.703125s CPU (199.5%)

RUN-1004 : used memory is 861 MB, reserved memory is 949 MB, peak memory is 1260 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  11.567645s wall, 22.390625s user + 5.343750s system = 27.734375s CPU (239.8%)

RUN-1004 : used memory is 861 MB, reserved memory is 949 MB, peak memory is 1260 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 488 to 400
PHY-1001 : Pin misalignment score is improved from 400 to 396
PHY-1001 : Pin misalignment score is improved from 396 to 396
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 753 instances
RUN-1001 : 326 mslices, 312 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1567 nets
RUN-1001 : 960 nets have 2 pins
RUN-1001 : 376 nets have [3 - 5] pins
RUN-1001 : 75 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 370416, over cnt = 53(0%), over = 63, worst = 2
PHY-1002 : len = 370592, over cnt = 43(0%), over = 49, worst = 2
PHY-1002 : len = 370136, over cnt = 36(0%), over = 40, worst = 2
PHY-1002 : len = 369944, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 341720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.737407s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (108.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 198 to 17
PHY-1001 : End pin swap;  0.028252s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.6%)

PHY-1001 : End global routing;  2.037881s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (102.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.803195s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (103.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 588488, over cnt = 37(0%), over = 37, worst = 1
PHY-1001 : End Routed; 10.034338s wall, 11.375000s user + 0.312500s system = 11.687500s CPU (116.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 587696, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 1; 0.063547s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (122.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 587736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.036158s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 587712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 587712
PHY-1001 : End DR Iter 3; 0.022290s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (210.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.412081s wall, 14.609375s user + 0.546875s system = 15.156250s CPU (113.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.739860s wall, 16.953125s user + 0.562500s system = 17.515625s CPU (111.3%)

RUN-1004 : used memory is 861 MB, reserved memory is 949 MB, peak memory is 1260 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1215   out of  19600    6.20%
#reg                  257   out of  19600    1.31%
#le                  1269
  #lut only          1012   out of   1269   79.75%
  #reg only            54   out of   1269    4.26%
  #lut&reg            203   out of   1269   16.00%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8718, tnet num: 1565, tinst num: 751, tnode num: 9762, tedge num: 15124.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.204559s wall, 1.187500s user + 0.078125s system = 1.265625s CPU (105.1%)

RUN-1004 : used memory is 1161 MB, reserved memory is 1249 MB, peak memory is 1260 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 753
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1567, pip num: 27141
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1776 valid insts, and 66908 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.798709s wall, 27.875000s user + 0.125000s system = 28.000000s CPU (583.5%)

RUN-1004 : used memory is 1163 MB, reserved memory is 1251 MB, peak memory is 1260 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.602994s wall, 1.562500s user + 0.046875s system = 1.609375s CPU (100.4%)

RUN-1004 : used memory is 1231 MB, reserved memory is 1321 MB, peak memory is 1260 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.766036s wall, 0.265625s user + 0.328125s system = 0.593750s CPU (8.8%)

RUN-1004 : used memory is 1260 MB, reserved memory is 1351 MB, peak memory is 1261 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.927336s wall, 1.968750s user + 0.406250s system = 2.375000s CPU (26.6%)

RUN-1004 : used memory is 1212 MB, reserved memory is 1303 MB, peak memory is 1261 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4128/157 useful/useless nets, 3911/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 932 distributor mux.
SYN-1016 : Merged 3321 instances.
SYN-1015 : Optimize round 1, 4557 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4558/183 useful/useless nets, 4347/2135 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2216 better
SYN-1014 : Optimize round 3
SYN-1032 : 4557/0 useful/useless nets, 4346/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.217034s wall, 1.250000s user + 0.062500s system = 1.312500s CPU (107.8%)

RUN-1004 : used memory is 871 MB, reserved memory is 977 MB, peak memory is 1261 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3525
  #and               1939
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                284
  #bufif1               1
  #MX21               509
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            550

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3312   |212    |268    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5200/8 useful/useless nets, 4733/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4983/0 useful/useless nets, 4516/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7284/0 useful/useless nets, 6858/0 useful/useless insts
SYN-1016 : Merged 1968 instances.
SYN-2501 : Optimize round 1, 3806 better
SYN-2501 : Optimize round 2
SYN-1032 : 5310/0 useful/useless nets, 4890/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7615/13 useful/useless nets, 7195/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26540, tnet num: 7624, tinst num: 7189, tnode num: 29867, tedge num: 39884.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1219 (3.97), #lev = 36 (4.58)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6531 instances into 758 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1823/1 useful/useless nets, 1403/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1820/0 useful/useless nets, 1400/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 753 LUT to BLE ...
SYN-4008 : Packed 753 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 29 SEQ (626 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 612 single LUT's are left
SYN-4006 : 74 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 827/1069 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1127   out of  19600    5.75%
#reg                  221   out of  19600    1.13%
#le                  1180
  #lut only           959   out of   1180   81.27%
  #reg only            53   out of   1180    4.49%
  #lut&reg            168   out of   1180   14.24%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1180  |1127  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.435515s wall, 6.437500s user + 0.171875s system = 6.609375s CPU (102.7%)

RUN-1004 : used memory is 872 MB, reserved memory is 977 MB, peak memory is 1261 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (92 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 708 instances
RUN-1001 : 296 mslices, 297 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1523 nets
RUN-1001 : 984 nets have 2 pins
RUN-1001 : 366 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 706 instances, 593 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8394, tnet num: 1521, tinst num: 706, tnode num: 9295, tedge num: 14603.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.162260s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 485087
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3928): len = 406782, overlap = 139.5
PHY-3002 : Step(3929): len = 354739, overlap = 139.5
PHY-3002 : Step(3930): len = 337981, overlap = 137.25
PHY-3002 : Step(3931): len = 308014, overlap = 139.5
PHY-3002 : Step(3932): len = 285215, overlap = 139.5
PHY-3002 : Step(3933): len = 278969, overlap = 139.5
PHY-3002 : Step(3934): len = 271890, overlap = 139.5
PHY-3002 : Step(3935): len = 264761, overlap = 137.25
PHY-3002 : Step(3936): len = 259201, overlap = 139.5
PHY-3002 : Step(3937): len = 253167, overlap = 137.25
PHY-3002 : Step(3938): len = 245992, overlap = 137.25
PHY-3002 : Step(3939): len = 240673, overlap = 135
PHY-3002 : Step(3940): len = 235522, overlap = 137.25
PHY-3002 : Step(3941): len = 230468, overlap = 135
PHY-3002 : Step(3942): len = 224801, overlap = 137.25
PHY-3002 : Step(3943): len = 218886, overlap = 135
PHY-3002 : Step(3944): len = 214601, overlap = 137.25
PHY-3002 : Step(3945): len = 209852, overlap = 135
PHY-3002 : Step(3946): len = 203466, overlap = 139.5
PHY-3002 : Step(3947): len = 198502, overlap = 137.25
PHY-3002 : Step(3948): len = 194502, overlap = 139.5
PHY-3002 : Step(3949): len = 189801, overlap = 137.25
PHY-3002 : Step(3950): len = 185055, overlap = 139.5
PHY-3002 : Step(3951): len = 180459, overlap = 137.25
PHY-3002 : Step(3952): len = 175683, overlap = 139.5
PHY-3002 : Step(3953): len = 171868, overlap = 137.25
PHY-3002 : Step(3954): len = 167259, overlap = 139.5
PHY-3002 : Step(3955): len = 162820, overlap = 137.25
PHY-3002 : Step(3956): len = 158150, overlap = 139.5
PHY-3002 : Step(3957): len = 155058, overlap = 137.25
PHY-3002 : Step(3958): len = 150841, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.44537e-06
PHY-3002 : Step(3959): len = 158865, overlap = 128.25
PHY-3002 : Step(3960): len = 159701, overlap = 126
PHY-3002 : Step(3961): len = 152878, overlap = 123.75
PHY-3002 : Step(3962): len = 149823, overlap = 121.5
PHY-3002 : Step(3963): len = 145986, overlap = 128.25
PHY-3002 : Step(3964): len = 142970, overlap = 130.5
PHY-3002 : Step(3965): len = 139856, overlap = 126
PHY-3002 : Step(3966): len = 136077, overlap = 128.25
PHY-3002 : Step(3967): len = 133436, overlap = 126
PHY-3002 : Step(3968): len = 130428, overlap = 130.5
PHY-3002 : Step(3969): len = 126205, overlap = 128.25
PHY-3002 : Step(3970): len = 123233, overlap = 130.5
PHY-3002 : Step(3971): len = 120803, overlap = 128.25
PHY-3002 : Step(3972): len = 116996, overlap = 130.75
PHY-3002 : Step(3973): len = 113856, overlap = 128.75
PHY-3002 : Step(3974): len = 111690, overlap = 131.25
PHY-3002 : Step(3975): len = 108998, overlap = 129.25
PHY-3002 : Step(3976): len = 106290, overlap = 132
PHY-3002 : Step(3977): len = 104162, overlap = 131.5
PHY-3002 : Step(3978): len = 101165, overlap = 134.75
PHY-3002 : Step(3979): len = 97998.1, overlap = 132.25
PHY-3002 : Step(3980): len = 95977, overlap = 135
PHY-3002 : Step(3981): len = 93317.7, overlap = 133.75
PHY-3002 : Step(3982): len = 89829.9, overlap = 137
PHY-3002 : Step(3983): len = 87409.7, overlap = 136.75
PHY-3002 : Step(3984): len = 85628.9, overlap = 140.25
PHY-3002 : Step(3985): len = 82388.5, overlap = 139.25
PHY-3002 : Step(3986): len = 77561.5, overlap = 143.25
PHY-3002 : Step(3987): len = 75668.1, overlap = 141.75
PHY-3002 : Step(3988): len = 74602.5, overlap = 144
PHY-3002 : Step(3989): len = 61747.6, overlap = 145.25
PHY-3002 : Step(3990): len = 59163.3, overlap = 147.75
PHY-3002 : Step(3991): len = 58320.1, overlap = 144.5
PHY-3002 : Step(3992): len = 56006.9, overlap = 143.75
PHY-3002 : Step(3993): len = 55736.9, overlap = 145.5
PHY-3002 : Step(3994): len = 55126.9, overlap = 144
PHY-3002 : Step(3995): len = 54716.6, overlap = 141.5
PHY-3002 : Step(3996): len = 53252, overlap = 142.5
PHY-3002 : Step(3997): len = 52046.7, overlap = 142
PHY-3002 : Step(3998): len = 50430.1, overlap = 142.75
PHY-3002 : Step(3999): len = 49614.3, overlap = 139.75
PHY-3002 : Step(4000): len = 48664.5, overlap = 141
PHY-3002 : Step(4001): len = 47510.5, overlap = 145.25
PHY-3002 : Step(4002): len = 46921.7, overlap = 145.5
PHY-3002 : Step(4003): len = 46043.8, overlap = 139.75
PHY-3002 : Step(4004): len = 45284.2, overlap = 137.75
PHY-3002 : Step(4005): len = 45045.5, overlap = 138.25
PHY-3002 : Step(4006): len = 44550.5, overlap = 131.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.08907e-05
PHY-3002 : Step(4007): len = 49329.2, overlap = 131.5
PHY-3002 : Step(4008): len = 49965.6, overlap = 131.5
PHY-3002 : Step(4009): len = 51526.7, overlap = 133.5
PHY-3002 : Step(4010): len = 51790.2, overlap = 133
PHY-3002 : Step(4011): len = 51407.3, overlap = 133.5
PHY-3002 : Step(4012): len = 50918.6, overlap = 137.75
PHY-3002 : Step(4013): len = 50584.2, overlap = 136.25
PHY-3002 : Step(4014): len = 50358.1, overlap = 132.25
PHY-3002 : Step(4015): len = 49577.1, overlap = 130.75
PHY-3002 : Step(4016): len = 48855.7, overlap = 132.25
PHY-3002 : Step(4017): len = 48602.8, overlap = 135.75
PHY-3002 : Step(4018): len = 48399.5, overlap = 138
PHY-3002 : Step(4019): len = 48244.4, overlap = 138.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.17815e-05
PHY-3002 : Step(4020): len = 52837.1, overlap = 145.5
PHY-3002 : Step(4021): len = 54620.1, overlap = 152.25
PHY-3002 : Step(4022): len = 56695, overlap = 147.75
PHY-3002 : Step(4023): len = 57954.9, overlap = 148.25
PHY-3002 : Step(4024): len = 59065, overlap = 143.5
PHY-3002 : Step(4025): len = 58723.8, overlap = 136.75
PHY-3002 : Step(4026): len = 58210.9, overlap = 132.5
PHY-3002 : Step(4027): len = 57853.5, overlap = 134.5
PHY-3002 : Step(4028): len = 57870.7, overlap = 132.75
PHY-3002 : Step(4029): len = 57834.2, overlap = 137.5
PHY-3002 : Step(4030): len = 57556.6, overlap = 139.5
PHY-3002 : Step(4031): len = 56979.7, overlap = 139.25
PHY-3002 : Step(4032): len = 56092.2, overlap = 137.75
PHY-3002 : Step(4033): len = 55184.5, overlap = 129.25
PHY-3002 : Step(4034): len = 54716.4, overlap = 128.25
PHY-3002 : Step(4035): len = 54421.3, overlap = 128.5
PHY-3002 : Step(4036): len = 53984.8, overlap = 132.5
PHY-3002 : Step(4037): len = 53963.8, overlap = 127.75
PHY-3002 : Step(4038): len = 53661.8, overlap = 120.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.3563e-05
PHY-3002 : Step(4039): len = 56555.8, overlap = 111.75
PHY-3002 : Step(4040): len = 57059, overlap = 111.75
PHY-3002 : Step(4041): len = 58780.1, overlap = 115.75
PHY-3002 : Step(4042): len = 59674.2, overlap = 113.5
PHY-3002 : Step(4043): len = 58784.8, overlap = 113.5
PHY-3002 : Step(4044): len = 58813.6, overlap = 112.75
PHY-3002 : Step(4045): len = 59515.8, overlap = 112.5
PHY-3002 : Step(4046): len = 60406.7, overlap = 105.5
PHY-3002 : Step(4047): len = 60331.2, overlap = 105.5
PHY-3002 : Step(4048): len = 60312.5, overlap = 114.25
PHY-3002 : Step(4049): len = 60478.5, overlap = 114
PHY-3002 : Step(4050): len = 60361.2, overlap = 111.5
PHY-3002 : Step(4051): len = 60276.8, overlap = 115.75
PHY-3002 : Step(4052): len = 59911.7, overlap = 115.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.71259e-05
PHY-3002 : Step(4053): len = 61748.3, overlap = 115.75
PHY-3002 : Step(4054): len = 62492.4, overlap = 115.5
PHY-3002 : Step(4055): len = 63341.2, overlap = 112.5
PHY-3002 : Step(4056): len = 65035.2, overlap = 112.25
PHY-3002 : Step(4057): len = 65030.2, overlap = 114.25
PHY-3002 : Step(4058): len = 64864.4, overlap = 114.25
PHY-3002 : Step(4059): len = 64968.4, overlap = 114
PHY-3002 : Step(4060): len = 65465.6, overlap = 111.75
PHY-3002 : Step(4061): len = 65941.1, overlap = 104.75
PHY-3002 : Step(4062): len = 66145.2, overlap = 100
PHY-3002 : Step(4063): len = 66267.8, overlap = 100
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000170055
PHY-3002 : Step(4064): len = 67280.9, overlap = 100
PHY-3002 : Step(4065): len = 67877.3, overlap = 100
PHY-3002 : Step(4066): len = 68954.8, overlap = 97.75
PHY-3002 : Step(4067): len = 69794.2, overlap = 97.75
PHY-3002 : Step(4068): len = 69900.7, overlap = 100
PHY-3002 : Step(4069): len = 70140.5, overlap = 97.5
PHY-3002 : Step(4070): len = 70475.3, overlap = 97.25
PHY-3002 : Step(4071): len = 70616.1, overlap = 94.75
PHY-3002 : Step(4072): len = 70567, overlap = 94.5
PHY-3002 : Step(4073): len = 70582.5, overlap = 94.25
PHY-3002 : Step(4074): len = 70568.1, overlap = 96.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000340111
PHY-3002 : Step(4075): len = 71498.1, overlap = 95.75
PHY-3002 : Step(4076): len = 71749.4, overlap = 95
PHY-3002 : Step(4077): len = 71986.9, overlap = 92.5
PHY-3002 : Step(4078): len = 72305.9, overlap = 92
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000608371
PHY-3002 : Step(4079): len = 72679.6, overlap = 92
PHY-3002 : Step(4080): len = 73026.7, overlap = 92
PHY-3002 : Step(4081): len = 73245.3, overlap = 89.5
PHY-3002 : Step(4082): len = 73456.7, overlap = 89.25
PHY-3002 : Step(4083): len = 73669.4, overlap = 88.25
PHY-3002 : Step(4084): len = 73925, overlap = 79.25
PHY-3002 : Step(4085): len = 74149.1, overlap = 81
PHY-3002 : Step(4086): len = 74280.8, overlap = 80.25
PHY-3002 : Step(4087): len = 74452.7, overlap = 82.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000923522
PHY-3002 : Step(4088): len = 74588.1, overlap = 82.25
PHY-3002 : Step(4089): len = 74889.7, overlap = 82
PHY-3002 : Step(4090): len = 75201.6, overlap = 81.5
PHY-3002 : Step(4091): len = 75232, overlap = 81
PHY-3002 : Step(4092): len = 75313.8, overlap = 80.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00120401
PHY-3002 : Step(4093): len = 75360.7, overlap = 80.75
PHY-3002 : Step(4094): len = 75668.7, overlap = 80
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011596s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.34652e-06
PHY-3002 : Step(4095): len = 91972.1, overlap = 24.75
PHY-3002 : Step(4096): len = 91748.5, overlap = 24.75
PHY-3002 : Step(4097): len = 90883.6, overlap = 24.75
PHY-3002 : Step(4098): len = 89718.9, overlap = 24.25
PHY-3002 : Step(4099): len = 88299.1, overlap = 24.75
PHY-3002 : Step(4100): len = 87832.2, overlap = 25
PHY-3002 : Step(4101): len = 87252.6, overlap = 25.25
PHY-3002 : Step(4102): len = 86588.1, overlap = 25.25
PHY-3002 : Step(4103): len = 85594.3, overlap = 25.75
PHY-3002 : Step(4104): len = 85017.5, overlap = 25.75
PHY-3002 : Step(4105): len = 84607.1, overlap = 25.75
PHY-3002 : Step(4106): len = 84284.7, overlap = 25.75
PHY-3002 : Step(4107): len = 83632.9, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.69304e-06
PHY-3002 : Step(4108): len = 83496.3, overlap = 26
PHY-3002 : Step(4109): len = 83497.4, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.73861e-05
PHY-3002 : Step(4110): len = 83517.2, overlap = 26
PHY-3002 : Step(4111): len = 83861, overlap = 25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.69819e-06
PHY-3002 : Step(4112): len = 83782.8, overlap = 46.75
PHY-3002 : Step(4113): len = 84150.5, overlap = 46.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.68244e-05
PHY-3002 : Step(4114): len = 84386.1, overlap = 45.75
PHY-3002 : Step(4115): len = 85450.3, overlap = 44.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.50042e-05
PHY-3002 : Step(4116): len = 85503.6, overlap = 42.75
PHY-3002 : Step(4117): len = 88058.1, overlap = 34.75
PHY-3002 : Step(4118): len = 88941.3, overlap = 32
PHY-3002 : Step(4119): len = 89253, overlap = 30.75
PHY-3002 : Step(4120): len = 89972.7, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.227791s wall, 0.265625s user + 0.109375s system = 0.375000s CPU (164.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000253648
PHY-3002 : Step(4121): len = 99896.6, overlap = 5
PHY-3002 : Step(4122): len = 98253.1, overlap = 12.5
PHY-3002 : Step(4123): len = 96588.8, overlap = 14
PHY-3002 : Step(4124): len = 95997.4, overlap = 13.5
PHY-3002 : Step(4125): len = 95861, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000507297
PHY-3002 : Step(4126): len = 96030.2, overlap = 15.25
PHY-3002 : Step(4127): len = 95967.5, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00101459
PHY-3002 : Step(4128): len = 96078, overlap = 15.25
PHY-3002 : Step(4129): len = 96224.6, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008548s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 98154.2, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 98190.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 398176, over cnt = 43(0%), over = 48, worst = 2
PHY-1002 : len = 398304, over cnt = 36(0%), over = 38, worst = 2
PHY-1002 : len = 398384, over cnt = 20(0%), over = 20, worst = 1
PHY-1002 : len = 398320, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 380976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.684066s wall, 0.765625s user + 0.031250s system = 0.796875s CPU (116.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 644 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 750 instances, 637 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8718, tnet num: 1565, tinst num: 750, tnode num: 9760, tedge num: 15125.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.189891s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (131.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 109108
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4130): len = 108627, overlap = 0.5
PHY-3002 : Step(4131): len = 108686, overlap = 0
PHY-3002 : Step(4132): len = 108326, overlap = 0
PHY-3002 : Step(4133): len = 108206, overlap = 0
PHY-3002 : Step(4134): len = 107980, overlap = 0
PHY-3002 : Step(4135): len = 107980, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004214s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.83885e-05
PHY-3002 : Step(4136): len = 108049, overlap = 4.25
PHY-3002 : Step(4137): len = 108062, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.67769e-05
PHY-3002 : Step(4138): len = 107997, overlap = 4
PHY-3002 : Step(4139): len = 107976, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000153554
PHY-3002 : Step(4140): len = 108016, overlap = 4
PHY-3002 : Step(4141): len = 108016, overlap = 4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.41451e-05
PHY-3002 : Step(4142): len = 107982, overlap = 8.5
PHY-3002 : Step(4143): len = 107982, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016024s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (97.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000648801
PHY-3002 : Step(4144): len = 108275, overlap = 4
PHY-3002 : Step(4145): len = 108310, overlap = 5.25
PHY-3002 : Step(4146): len = 108332, overlap = 5.5
PHY-3002 : Step(4147): len = 108217, overlap = 4.5
PHY-3002 : Step(4148): len = 108199, overlap = 4
PHY-3002 : Step(4149): len = 108180, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006259s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 108353, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : 9 instances has been re-located, deltaX = 9, deltaY = 5.
PHY-3001 : Final: Len = 108559, Over = 0
RUN-1003 : finish command "place -eco" in  1.046660s wall, 1.359375s user + 0.593750s system = 1.953125s CPU (186.6%)

RUN-1004 : used memory is 872 MB, reserved memory is 977 MB, peak memory is 1261 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  10.763831s wall, 21.359375s user + 5.421875s system = 26.781250s CPU (248.8%)

RUN-1004 : used memory is 872 MB, reserved memory is 977 MB, peak memory is 1261 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 511 to 408
PHY-1001 : Pin misalignment score is improved from 408 to 408
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 752 instances
RUN-1001 : 317 mslices, 320 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1567 nets
RUN-1001 : 960 nets have 2 pins
RUN-1001 : 378 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 80 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 372872, over cnt = 37(0%), over = 44, worst = 3
PHY-1002 : len = 372928, over cnt = 26(0%), over = 31, worst = 2
PHY-1002 : len = 372952, over cnt = 15(0%), over = 18, worst = 2
PHY-1002 : len = 372936, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 363768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.726210s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (107.6%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 212 to 16
PHY-1001 : End pin swap;  0.030339s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.5%)

PHY-1001 : End global routing;  1.972839s wall, 1.984375s user + 0.015625s system = 2.000000s CPU (101.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36264, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.972281s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (102.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 36272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.056641s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 597256, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End Routed; 8.418955s wall, 9.890625s user + 0.218750s system = 10.109375s CPU (120.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 596728, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.032435s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (240.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 596712, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.022963s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 596728, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 596728
PHY-1001 : End DR Iter 3; 0.021955s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.960534s wall, 13.359375s user + 0.421875s system = 13.781250s CPU (115.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  14.136460s wall, 15.562500s user + 0.437500s system = 16.000000s CPU (113.2%)

RUN-1004 : used memory is 874 MB, reserved memory is 979 MB, peak memory is 1261 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1215   out of  19600    6.20%
#reg                  257   out of  19600    1.31%
#le                  1268
  #lut only          1011   out of   1268   79.73%
  #reg only            53   out of   1268    4.18%
  #lut&reg            204   out of   1268   16.09%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8718, tnet num: 1565, tinst num: 750, tnode num: 9760, tedge num: 15125.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.106614s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (100.2%)

RUN-1004 : used memory is 1174 MB, reserved memory is 1279 MB, peak memory is 1261 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 752
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1567, pip num: 27381
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1779 valid insts, and 67413 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.492147s wall, 26.843750s user + 0.125000s system = 26.968750s CPU (600.4%)

RUN-1004 : used memory is 1174 MB, reserved memory is 1279 MB, peak memory is 1261 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.539726s wall, 1.515625s user + 0.062500s system = 1.578125s CPU (102.5%)

RUN-1004 : used memory is 1236 MB, reserved memory is 1342 MB, peak memory is 1261 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.757518s wall, 0.437500s user + 0.281250s system = 0.718750s CPU (10.6%)

RUN-1004 : used memory is 1265 MB, reserved memory is 1373 MB, peak memory is 1265 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.832999s wall, 2.078125s user + 0.359375s system = 2.437500s CPU (27.6%)

RUN-1004 : used memory is 1221 MB, reserved memory is 1329 MB, peak memory is 1265 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4128/157 useful/useless nets, 3911/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 932 distributor mux.
SYN-1016 : Merged 3321 instances.
SYN-1015 : Optimize round 1, 4557 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4558/183 useful/useless nets, 4347/2135 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2216 better
SYN-1014 : Optimize round 3
SYN-1032 : 4557/0 useful/useless nets, 4346/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.233775s wall, 1.312500s user + 0.046875s system = 1.359375s CPU (110.2%)

RUN-1004 : used memory is 781 MB, reserved memory is 917 MB, peak memory is 1265 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3525
  #and               1939
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                284
  #bufif1               1
  #MX21               509
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            550

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3312   |212    |268    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5200/8 useful/useless nets, 4733/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4983/0 useful/useless nets, 4516/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7284/0 useful/useless nets, 6858/0 useful/useless insts
SYN-1016 : Merged 1968 instances.
SYN-2501 : Optimize round 1, 3806 better
SYN-2501 : Optimize round 2
SYN-1032 : 5310/0 useful/useless nets, 4890/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7615/13 useful/useless nets, 7195/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26540, tnet num: 7624, tinst num: 7189, tnode num: 29867, tedge num: 39884.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1219 (3.97), #lev = 36 (4.58)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6531 instances into 758 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1823/1 useful/useless nets, 1403/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1820/0 useful/useless nets, 1400/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 753 LUT to BLE ...
SYN-4008 : Packed 753 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 29 SEQ (626 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 612 single LUT's are left
SYN-4006 : 74 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 827/1069 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1127   out of  19600    5.75%
#reg                  221   out of  19600    1.13%
#le                  1181
  #lut only           960   out of   1181   81.29%
  #reg only            54   out of   1181    4.57%
  #lut&reg            167   out of   1181   14.14%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1181  |1127  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.391060s wall, 6.421875s user + 0.234375s system = 6.656250s CPU (104.1%)

RUN-1004 : used memory is 794 MB, reserved memory is 929 MB, peak memory is 1265 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 709 instances
RUN-1001 : 297 mslices, 297 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1523 nets
RUN-1001 : 982 nets have 2 pins
RUN-1001 : 366 nets have [3 - 5] pins
RUN-1001 : 62 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 707 instances, 594 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8396, tnet num: 1521, tinst num: 707, tnode num: 9299, tedge num: 14606.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.162436s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 488485
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4150): len = 400503, overlap = 139.5
PHY-3002 : Step(4151): len = 354721, overlap = 139.5
PHY-3002 : Step(4152): len = 340061, overlap = 139.5
PHY-3002 : Step(4153): len = 305351, overlap = 139.5
PHY-3002 : Step(4154): len = 284837, overlap = 139.5
PHY-3002 : Step(4155): len = 274716, overlap = 139.5
PHY-3002 : Step(4156): len = 268417, overlap = 137.25
PHY-3002 : Step(4157): len = 261383, overlap = 137.25
PHY-3002 : Step(4158): len = 255280, overlap = 137.25
PHY-3002 : Step(4159): len = 248584, overlap = 137.25
PHY-3002 : Step(4160): len = 242288, overlap = 137.25
PHY-3002 : Step(4161): len = 237168, overlap = 135
PHY-3002 : Step(4162): len = 230662, overlap = 137.25
PHY-3002 : Step(4163): len = 223820, overlap = 137.25
PHY-3002 : Step(4164): len = 219491, overlap = 135
PHY-3002 : Step(4165): len = 213434, overlap = 137.25
PHY-3002 : Step(4166): len = 203743, overlap = 137.25
PHY-3002 : Step(4167): len = 199343, overlap = 135
PHY-3002 : Step(4168): len = 195489, overlap = 137.25
PHY-3002 : Step(4169): len = 188701, overlap = 137.25
PHY-3002 : Step(4170): len = 182240, overlap = 139.5
PHY-3002 : Step(4171): len = 178908, overlap = 137.25
PHY-3002 : Step(4172): len = 174498, overlap = 139.5
PHY-3002 : Step(4173): len = 166897, overlap = 139.5
PHY-3002 : Step(4174): len = 162852, overlap = 137.25
PHY-3002 : Step(4175): len = 159216, overlap = 137.25
PHY-3002 : Step(4176): len = 153283, overlap = 139.5
PHY-3002 : Step(4177): len = 149461, overlap = 137.25
PHY-3002 : Step(4178): len = 145899, overlap = 139.5
PHY-3002 : Step(4179): len = 140307, overlap = 139.5
PHY-3002 : Step(4180): len = 135809, overlap = 137.25
PHY-3002 : Step(4181): len = 133003, overlap = 137.25
PHY-3002 : Step(4182): len = 128221, overlap = 139.5
PHY-3002 : Step(4183): len = 123916, overlap = 137.25
PHY-3002 : Step(4184): len = 121117, overlap = 137.25
PHY-3002 : Step(4185): len = 117085, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.57878e-06
PHY-3002 : Step(4186): len = 129800, overlap = 126
PHY-3002 : Step(4187): len = 130581, overlap = 130.5
PHY-3002 : Step(4188): len = 123437, overlap = 128.25
PHY-3002 : Step(4189): len = 119579, overlap = 128.25
PHY-3002 : Step(4190): len = 114786, overlap = 126
PHY-3002 : Step(4191): len = 111679, overlap = 126
PHY-3002 : Step(4192): len = 107802, overlap = 128.25
PHY-3002 : Step(4193): len = 104957, overlap = 128.25
PHY-3002 : Step(4194): len = 102564, overlap = 128.25
PHY-3002 : Step(4195): len = 100071, overlap = 126
PHY-3002 : Step(4196): len = 97192.8, overlap = 123.75
PHY-3002 : Step(4197): len = 94602.8, overlap = 128.25
PHY-3002 : Step(4198): len = 92279.2, overlap = 126
PHY-3002 : Step(4199): len = 89301.1, overlap = 128.5
PHY-3002 : Step(4200): len = 86921.1, overlap = 124.25
PHY-3002 : Step(4201): len = 84810.8, overlap = 126.75
PHY-3002 : Step(4202): len = 81626.3, overlap = 124.75
PHY-3002 : Step(4203): len = 78806.4, overlap = 127
PHY-3002 : Step(4204): len = 76893.2, overlap = 126
PHY-3002 : Step(4205): len = 74504, overlap = 129.25
PHY-3002 : Step(4206): len = 71265.4, overlap = 128.75
PHY-3002 : Step(4207): len = 68785.1, overlap = 129
PHY-3002 : Step(4208): len = 67231.4, overlap = 129
PHY-3002 : Step(4209): len = 63717.8, overlap = 130.75
PHY-3002 : Step(4210): len = 58842.4, overlap = 131
PHY-3002 : Step(4211): len = 57666, overlap = 131.25
PHY-3002 : Step(4212): len = 56614.2, overlap = 131.25
PHY-3002 : Step(4213): len = 50904.4, overlap = 131
PHY-3002 : Step(4214): len = 49512.1, overlap = 131
PHY-3002 : Step(4215): len = 48294.5, overlap = 132
PHY-3002 : Step(4216): len = 47481.6, overlap = 135
PHY-3002 : Step(4217): len = 46059, overlap = 136.75
PHY-3002 : Step(4218): len = 45379.2, overlap = 135.75
PHY-3002 : Step(4219): len = 43607.1, overlap = 139.75
PHY-3002 : Step(4220): len = 42765.4, overlap = 141.25
PHY-3002 : Step(4221): len = 41948.9, overlap = 142.5
PHY-3002 : Step(4222): len = 41417.4, overlap = 142.25
PHY-3002 : Step(4223): len = 41251.2, overlap = 142.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.15756e-06
PHY-3002 : Step(4224): len = 46495.3, overlap = 140.5
PHY-3002 : Step(4225): len = 47213.7, overlap = 138.5
PHY-3002 : Step(4226): len = 50071.4, overlap = 142.5
PHY-3002 : Step(4227): len = 50226.3, overlap = 149.25
PHY-3002 : Step(4228): len = 49629.8, overlap = 147
PHY-3002 : Step(4229): len = 49124.8, overlap = 150
PHY-3002 : Step(4230): len = 48464.3, overlap = 146.25
PHY-3002 : Step(4231): len = 48577.7, overlap = 145
PHY-3002 : Step(4232): len = 48588.5, overlap = 144.75
PHY-3002 : Step(4233): len = 48185.8, overlap = 147
PHY-3002 : Step(4234): len = 47210.2, overlap = 148
PHY-3002 : Step(4235): len = 46175.5, overlap = 146.25
PHY-3002 : Step(4236): len = 45805.1, overlap = 147.75
PHY-3002 : Step(4237): len = 45484.2, overlap = 140.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.43151e-05
PHY-3002 : Step(4238): len = 49868.3, overlap = 134
PHY-3002 : Step(4239): len = 50904.1, overlap = 131.75
PHY-3002 : Step(4240): len = 53471.6, overlap = 130.25
PHY-3002 : Step(4241): len = 54634.7, overlap = 134.5
PHY-3002 : Step(4242): len = 55129.3, overlap = 130
PHY-3002 : Step(4243): len = 55900.3, overlap = 129.75
PHY-3002 : Step(4244): len = 57157.4, overlap = 116.75
PHY-3002 : Step(4245): len = 57259.8, overlap = 118.5
PHY-3002 : Step(4246): len = 56870.2, overlap = 118.75
PHY-3002 : Step(4247): len = 56320.7, overlap = 122
PHY-3002 : Step(4248): len = 55996.9, overlap = 125
PHY-3002 : Step(4249): len = 55356.5, overlap = 129.25
PHY-3002 : Step(4250): len = 55189.9, overlap = 131.5
PHY-3002 : Step(4251): len = 54905.6, overlap = 133.75
PHY-3002 : Step(4252): len = 54522.9, overlap = 136
PHY-3002 : Step(4253): len = 53872.7, overlap = 130.75
PHY-3002 : Step(4254): len = 53312.9, overlap = 131.25
PHY-3002 : Step(4255): len = 52749.8, overlap = 131.25
PHY-3002 : Step(4256): len = 52528.6, overlap = 136
PHY-3002 : Step(4257): len = 52633.2, overlap = 138.25
PHY-3002 : Step(4258): len = 52367, overlap = 138.25
PHY-3002 : Step(4259): len = 51769.4, overlap = 139.75
PHY-3002 : Step(4260): len = 51713.4, overlap = 139.25
PHY-3002 : Step(4261): len = 51646.7, overlap = 140.25
PHY-3002 : Step(4262): len = 51180.7, overlap = 140.75
PHY-3002 : Step(4263): len = 50853.7, overlap = 140.5
PHY-3002 : Step(4264): len = 50757.6, overlap = 141.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.86302e-05
PHY-3002 : Step(4265): len = 54288.6, overlap = 136.75
PHY-3002 : Step(4266): len = 55253.9, overlap = 132
PHY-3002 : Step(4267): len = 56192.3, overlap = 127.5
PHY-3002 : Step(4268): len = 56396.8, overlap = 128
PHY-3002 : Step(4269): len = 56286.9, overlap = 126
PHY-3002 : Step(4270): len = 56155.7, overlap = 121.75
PHY-3002 : Step(4271): len = 56414.9, overlap = 122.25
PHY-3002 : Step(4272): len = 56716.7, overlap = 122.25
PHY-3002 : Step(4273): len = 56788.4, overlap = 126.25
PHY-3002 : Step(4274): len = 56439.1, overlap = 125.75
PHY-3002 : Step(4275): len = 55846.7, overlap = 118.5
PHY-3002 : Step(4276): len = 55736.1, overlap = 115.5
PHY-3002 : Step(4277): len = 55658.6, overlap = 112.75
PHY-3002 : Step(4278): len = 55217.2, overlap = 108.25
PHY-3002 : Step(4279): len = 54794.2, overlap = 105.5
PHY-3002 : Step(4280): len = 54334.9, overlap = 105.25
PHY-3002 : Step(4281): len = 54089.8, overlap = 106.5
PHY-3002 : Step(4282): len = 53988.4, overlap = 106
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.72605e-05
PHY-3002 : Step(4283): len = 56210.1, overlap = 110.25
PHY-3002 : Step(4284): len = 56451.8, overlap = 112.25
PHY-3002 : Step(4285): len = 57042.6, overlap = 121
PHY-3002 : Step(4286): len = 57600, overlap = 120.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000114521
PHY-3002 : Step(4287): len = 59146.7, overlap = 120.25
PHY-3002 : Step(4288): len = 60499.5, overlap = 122.25
PHY-3002 : Step(4289): len = 63052, overlap = 121.75
PHY-3002 : Step(4290): len = 63616.2, overlap = 121.75
PHY-3002 : Step(4291): len = 64225.8, overlap = 121
PHY-3002 : Step(4292): len = 64040.3, overlap = 118.25
PHY-3002 : Step(4293): len = 63897.2, overlap = 120
PHY-3002 : Step(4294): len = 64182.6, overlap = 120
PHY-3002 : Step(4295): len = 64579.4, overlap = 114.75
PHY-3002 : Step(4296): len = 64606.6, overlap = 111.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000229042
PHY-3002 : Step(4297): len = 65604.2, overlap = 110.5
PHY-3002 : Step(4298): len = 65833.2, overlap = 110.25
PHY-3002 : Step(4299): len = 66108.5, overlap = 110
PHY-3002 : Step(4300): len = 66927.4, overlap = 105.5
PHY-3002 : Step(4301): len = 67364.9, overlap = 105.25
PHY-3002 : Step(4302): len = 67352.8, overlap = 103
PHY-3002 : Step(4303): len = 67307, overlap = 98.5
PHY-3002 : Step(4304): len = 67198.8, overlap = 98.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000442148
PHY-3002 : Step(4305): len = 67590.5, overlap = 98.5
PHY-3002 : Step(4306): len = 67818.8, overlap = 98.25
PHY-3002 : Step(4307): len = 68139.2, overlap = 96
PHY-3002 : Step(4308): len = 68420.1, overlap = 96
PHY-3002 : Step(4309): len = 68789.8, overlap = 98
PHY-3002 : Step(4310): len = 69117.9, overlap = 97.75
PHY-3002 : Step(4311): len = 69415.9, overlap = 95.5
PHY-3002 : Step(4312): len = 69734.4, overlap = 95
PHY-3002 : Step(4313): len = 70188, overlap = 92.5
PHY-3002 : Step(4314): len = 70562.2, overlap = 83.5
PHY-3002 : Step(4315): len = 70749.1, overlap = 85.75
PHY-3002 : Step(4316): len = 70838.6, overlap = 85.5
PHY-3002 : Step(4317): len = 71070.8, overlap = 87.25
PHY-3002 : Step(4318): len = 71227.3, overlap = 89.5
PHY-3002 : Step(4319): len = 71333, overlap = 93.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000815006
PHY-3002 : Step(4320): len = 71590.7, overlap = 93.75
PHY-3002 : Step(4321): len = 71951.4, overlap = 93.75
PHY-3002 : Step(4322): len = 72228.4, overlap = 93.75
PHY-3002 : Step(4323): len = 72446.2, overlap = 93.75
PHY-3002 : Step(4324): len = 72550.7, overlap = 93.75
PHY-3002 : Step(4325): len = 72642.3, overlap = 93.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00119349
PHY-3002 : Step(4326): len = 72727.1, overlap = 93.5
PHY-3002 : Step(4327): len = 73051.4, overlap = 93.25
PHY-3002 : Step(4328): len = 73302.7, overlap = 93
PHY-3002 : Step(4329): len = 73363.1, overlap = 92.5
PHY-3002 : Step(4330): len = 73395.9, overlap = 92.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015378s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.77493e-06
PHY-3002 : Step(4331): len = 88979.8, overlap = 30.75
PHY-3002 : Step(4332): len = 88855.5, overlap = 30.75
PHY-3002 : Step(4333): len = 88190.2, overlap = 30.75
PHY-3002 : Step(4334): len = 87232.6, overlap = 30.25
PHY-3002 : Step(4335): len = 86240.5, overlap = 30
PHY-3002 : Step(4336): len = 85964.5, overlap = 29.75
PHY-3002 : Step(4337): len = 85789.1, overlap = 30.25
PHY-3002 : Step(4338): len = 85291, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.54986e-06
PHY-3002 : Step(4339): len = 85238, overlap = 30.5
PHY-3002 : Step(4340): len = 85213.6, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.10997e-05
PHY-3002 : Step(4341): len = 85138.4, overlap = 30.75
PHY-3002 : Step(4342): len = 85144.1, overlap = 30.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.03712e-05
PHY-3002 : Step(4343): len = 85224.6, overlap = 50.25
PHY-3002 : Step(4344): len = 85593.3, overlap = 49.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.07424e-05
PHY-3002 : Step(4345): len = 85791.2, overlap = 48.25
PHY-3002 : Step(4346): len = 89052, overlap = 39
PHY-3002 : Step(4347): len = 89727.7, overlap = 36.5
PHY-3002 : Step(4348): len = 89842.1, overlap = 34
PHY-3002 : Step(4349): len = 90112.3, overlap = 31.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.14847e-05
PHY-3002 : Step(4350): len = 90333.5, overlap = 31.5
PHY-3002 : Step(4351): len = 90770.1, overlap = 29.75
PHY-3002 : Step(4352): len = 91275.5, overlap = 26.5
PHY-3002 : Step(4353): len = 91935.7, overlap = 25.25
PHY-3002 : Step(4354): len = 92049.7, overlap = 25
PHY-3002 : Step(4355): len = 92037.8, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.237101s wall, 0.328125s user + 0.171875s system = 0.500000s CPU (210.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000208855
PHY-3002 : Step(4356): len = 99073.5, overlap = 4.25
PHY-3002 : Step(4357): len = 97664.7, overlap = 8.5
PHY-3002 : Step(4358): len = 96656.1, overlap = 13
PHY-3002 : Step(4359): len = 95836.4, overlap = 17.25
PHY-3002 : Step(4360): len = 95537, overlap = 18.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000417711
PHY-3002 : Step(4361): len = 95863.7, overlap = 15.75
PHY-3002 : Step(4362): len = 95918.9, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000835422
PHY-3002 : Step(4363): len = 96055.2, overlap = 13.75
PHY-3002 : Step(4364): len = 96124.1, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008699s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 98455.1, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 98555.1, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 391024, over cnt = 52(0%), over = 60, worst = 2
PHY-1002 : len = 391112, over cnt = 41(0%), over = 45, worst = 2
PHY-1002 : len = 391232, over cnt = 29(0%), over = 31, worst = 2
PHY-1002 : len = 391256, over cnt = 24(0%), over = 25, worst = 2
PHY-1002 : len = 369360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.631266s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (101.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 645 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 751 instances, 638 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8720, tnet num: 1565, tinst num: 751, tnode num: 9764, tedge num: 15128.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.191315s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (122.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 109782
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4365): len = 109254, overlap = 0.5
PHY-3002 : Step(4366): len = 109223, overlap = 0
PHY-3002 : Step(4367): len = 109082, overlap = 1
PHY-3002 : Step(4368): len = 108776, overlap = 0.75
PHY-3002 : Step(4369): len = 108526, overlap = 0.75
PHY-3002 : Step(4370): len = 108408, overlap = 1
PHY-3002 : Step(4371): len = 108408, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004209s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.95867e-05
PHY-3002 : Step(4372): len = 108451, overlap = 5.75
PHY-3002 : Step(4373): len = 108467, overlap = 5.75
PHY-3002 : Step(4374): len = 108455, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.91734e-05
PHY-3002 : Step(4375): len = 108354, overlap = 5
PHY-3002 : Step(4376): len = 108354, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000118347
PHY-3002 : Step(4377): len = 108402, overlap = 4.5
PHY-3002 : Step(4378): len = 108415, overlap = 4.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.81501e-05
PHY-3002 : Step(4379): len = 108333, overlap = 9.75
PHY-3002 : Step(4380): len = 108333, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000107441
PHY-3002 : Step(4381): len = 108431, overlap = 9.25
PHY-3002 : Step(4382): len = 108451, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000214881
PHY-3002 : Step(4383): len = 108451, overlap = 9.25
PHY-3002 : Step(4384): len = 108467, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021193s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (147.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000566566
PHY-3002 : Step(4385): len = 108616, overlap = 5.5
PHY-3002 : Step(4386): len = 108609, overlap = 4.75
PHY-3002 : Step(4387): len = 108602, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006856s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 108764, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : 7 instances has been re-located, deltaX = 5, deltaY = 6.
PHY-3001 : Final: Len = 108864, Over = 0
RUN-1003 : finish command "place -eco" in  1.119666s wall, 1.578125s user + 0.468750s system = 2.046875s CPU (182.8%)

RUN-1004 : used memory is 794 MB, reserved memory is 929 MB, peak memory is 1265 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  11.315732s wall, 21.890625s user + 5.671875s system = 27.562500s CPU (243.6%)

RUN-1004 : used memory is 794 MB, reserved memory is 929 MB, peak memory is 1265 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 483 to 394
PHY-1001 : Pin misalignment score is improved from 394 to 392
PHY-1001 : Pin misalignment score is improved from 392 to 392
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 753 instances
RUN-1001 : 326 mslices, 312 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1567 nets
RUN-1001 : 958 nets have 2 pins
RUN-1001 : 378 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 368160, over cnt = 61(0%), over = 76, worst = 3
PHY-1002 : len = 368224, over cnt = 50(0%), over = 60, worst = 3
PHY-1002 : len = 365592, over cnt = 24(0%), over = 30, worst = 3
PHY-1002 : len = 365576, over cnt = 21(0%), over = 27, worst = 3
PHY-1002 : len = 350744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.672343s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (113.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 216 to 13
PHY-1001 : End pin swap;  0.029156s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (160.8%)

PHY-1001 : End global routing;  1.931452s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (107.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35536, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.954693s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (99.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 35536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.182063s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 584800, over cnt = 42(0%), over = 43, worst = 2
PHY-1001 : End Routed; 8.587457s wall, 9.984375s user + 0.359375s system = 10.343750s CPU (120.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 582848, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.149565s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (114.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 582360, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.040925s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 582288, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 582288
PHY-1001 : End DR Iter 3; 0.022497s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.324256s wall, 13.609375s user + 0.578125s system = 14.187500s CPU (115.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  14.499413s wall, 15.906250s user + 0.609375s system = 16.515625s CPU (113.9%)

RUN-1004 : used memory is 846 MB, reserved memory is 982 MB, peak memory is 1265 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1215   out of  19600    6.20%
#reg                  257   out of  19600    1.31%
#le                  1269
  #lut only          1012   out of   1269   79.75%
  #reg only            54   out of   1269    4.26%
  #lut&reg            203   out of   1269   16.00%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8720, tnet num: 1565, tinst num: 751, tnode num: 9764, tedge num: 15128.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.089304s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (104.7%)

RUN-1004 : used memory is 1151 MB, reserved memory is 1287 MB, peak memory is 1265 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 753
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1567, pip num: 27092
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1758 valid insts, and 66830 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.360438s wall, 26.031250s user + 0.156250s system = 26.187500s CPU (600.6%)

RUN-1004 : used memory is 1154 MB, reserved memory is 1290 MB, peak memory is 1265 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.530233s wall, 1.468750s user + 0.125000s system = 1.593750s CPU (104.2%)

RUN-1004 : used memory is 1216 MB, reserved memory is 1352 MB, peak memory is 1265 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.762453s wall, 0.234375s user + 0.359375s system = 0.593750s CPU (8.8%)

RUN-1004 : used memory is 1245 MB, reserved memory is 1382 MB, peak memory is 1265 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.823685s wall, 1.828125s user + 0.546875s system = 2.375000s CPU (26.9%)

RUN-1004 : used memory is 1203 MB, reserved memory is 1340 MB, peak memory is 1265 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4129/157 useful/useless nets, 3912/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 932 distributor mux.
SYN-1016 : Merged 3321 instances.
SYN-1015 : Optimize round 1, 4558 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4558/184 useful/useless nets, 4347/2135 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2216 better
SYN-1014 : Optimize round 3
SYN-1032 : 4557/0 useful/useless nets, 4346/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.270505s wall, 1.328125s user + 0.062500s system = 1.390625s CPU (109.5%)

RUN-1004 : used memory is 863 MB, reserved memory is 1019 MB, peak memory is 1265 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3525
  #and               1939
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                284
  #bufif1               1
  #MX21               509
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            550

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3312   |212    |268    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5200/8 useful/useless nets, 4733/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4983/0 useful/useless nets, 4516/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7284/0 useful/useless nets, 6858/0 useful/useless insts
SYN-1016 : Merged 1968 instances.
SYN-2501 : Optimize round 1, 3806 better
SYN-2501 : Optimize round 2
SYN-1032 : 5310/0 useful/useless nets, 4890/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7615/13 useful/useless nets, 7195/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26532, tnet num: 7624, tinst num: 7189, tnode num: 29859, tedge num: 39868.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1219 (3.97), #lev = 36 (4.58)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.14 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6531 instances into 758 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1823/1 useful/useless nets, 1403/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1820/0 useful/useless nets, 1400/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 753 LUT to BLE ...
SYN-4008 : Packed 753 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 29 SEQ (626 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 612 single LUT's are left
SYN-4006 : 74 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 827/1069 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1127   out of  19600    5.75%
#reg                  221   out of  19600    1.13%
#le                  1181
  #lut only           960   out of   1181   81.29%
  #reg only            54   out of   1181    4.57%
  #lut&reg            167   out of   1181   14.14%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1181  |1127  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.561516s wall, 6.593750s user + 0.234375s system = 6.828125s CPU (104.1%)

RUN-1004 : used memory is 865 MB, reserved memory is 1019 MB, peak memory is 1265 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 709 instances
RUN-1001 : 297 mslices, 297 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1523 nets
RUN-1001 : 990 nets have 2 pins
RUN-1001 : 358 nets have [3 - 5] pins
RUN-1001 : 62 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 707 instances, 594 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8388, tnet num: 1521, tinst num: 707, tnode num: 9291, tedge num: 14590.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.196280s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (119.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 491815
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4388): len = 395810, overlap = 139.5
PHY-3002 : Step(4389): len = 348604, overlap = 139.5
PHY-3002 : Step(4390): len = 331465, overlap = 139.5
PHY-3002 : Step(4391): len = 306602, overlap = 139.5
PHY-3002 : Step(4392): len = 289990, overlap = 139.5
PHY-3002 : Step(4393): len = 281429, overlap = 137.25
PHY-3002 : Step(4394): len = 272804, overlap = 137.25
PHY-3002 : Step(4395): len = 259126, overlap = 139.5
PHY-3002 : Step(4396): len = 250464, overlap = 135
PHY-3002 : Step(4397): len = 245301, overlap = 139.5
PHY-3002 : Step(4398): len = 205989, overlap = 137.25
PHY-3002 : Step(4399): len = 180604, overlap = 139.5
PHY-3002 : Step(4400): len = 176136, overlap = 137.25
PHY-3002 : Step(4401): len = 169977, overlap = 137.25
PHY-3002 : Step(4402): len = 165471, overlap = 137.25
PHY-3002 : Step(4403): len = 161606, overlap = 137.25
PHY-3002 : Step(4404): len = 157153, overlap = 137.25
PHY-3002 : Step(4405): len = 151404, overlap = 137.25
PHY-3002 : Step(4406): len = 146780, overlap = 137.25
PHY-3002 : Step(4407): len = 143218, overlap = 137.25
PHY-3002 : Step(4408): len = 137578, overlap = 137.25
PHY-3002 : Step(4409): len = 133793, overlap = 137.25
PHY-3002 : Step(4410): len = 130973, overlap = 137.25
PHY-3002 : Step(4411): len = 125654, overlap = 137.25
PHY-3002 : Step(4412): len = 119196, overlap = 137.25
PHY-3002 : Step(4413): len = 116886, overlap = 137.25
PHY-3002 : Step(4414): len = 113643, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.58084e-06
PHY-3002 : Step(4415): len = 121192, overlap = 132.75
PHY-3002 : Step(4416): len = 128586, overlap = 132.75
PHY-3002 : Step(4417): len = 123955, overlap = 128.25
PHY-3002 : Step(4418): len = 120350, overlap = 132.75
PHY-3002 : Step(4419): len = 117130, overlap = 130.5
PHY-3002 : Step(4420): len = 113867, overlap = 128.25
PHY-3002 : Step(4421): len = 110522, overlap = 129
PHY-3002 : Step(4422): len = 108003, overlap = 129.5
PHY-3002 : Step(4423): len = 105229, overlap = 129.5
PHY-3002 : Step(4424): len = 102432, overlap = 129.5
PHY-3002 : Step(4425): len = 99775.8, overlap = 129.25
PHY-3002 : Step(4426): len = 97065, overlap = 129.25
PHY-3002 : Step(4427): len = 93842.8, overlap = 125
PHY-3002 : Step(4428): len = 90822.9, overlap = 124.75
PHY-3002 : Step(4429): len = 88350.7, overlap = 125.5
PHY-3002 : Step(4430): len = 85605.6, overlap = 128
PHY-3002 : Step(4431): len = 82652, overlap = 129.25
PHY-3002 : Step(4432): len = 80069.5, overlap = 130.75
PHY-3002 : Step(4433): len = 78134.2, overlap = 129.75
PHY-3002 : Step(4434): len = 74747, overlap = 132.25
PHY-3002 : Step(4435): len = 71077.1, overlap = 133.75
PHY-3002 : Step(4436): len = 69561, overlap = 135
PHY-3002 : Step(4437): len = 67748.7, overlap = 135.5
PHY-3002 : Step(4438): len = 61664.2, overlap = 148.5
PHY-3002 : Step(4439): len = 59054.6, overlap = 150.75
PHY-3002 : Step(4440): len = 58411.5, overlap = 151.75
PHY-3002 : Step(4441): len = 51863.1, overlap = 152.5
PHY-3002 : Step(4442): len = 49036.8, overlap = 155.5
PHY-3002 : Step(4443): len = 48573.6, overlap = 152.75
PHY-3002 : Step(4444): len = 47529.6, overlap = 155
PHY-3002 : Step(4445): len = 46952.9, overlap = 152.25
PHY-3002 : Step(4446): len = 45218.3, overlap = 158.5
PHY-3002 : Step(4447): len = 44210.6, overlap = 159.25
PHY-3002 : Step(4448): len = 42886.6, overlap = 163.75
PHY-3002 : Step(4449): len = 42422.7, overlap = 167.25
PHY-3002 : Step(4450): len = 42016, overlap = 169.5
PHY-3002 : Step(4451): len = 41933.7, overlap = 167.5
PHY-3002 : Step(4452): len = 41551.8, overlap = 167.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.16168e-06
PHY-3002 : Step(4453): len = 45944.2, overlap = 169.5
PHY-3002 : Step(4454): len = 46868.4, overlap = 167.25
PHY-3002 : Step(4455): len = 49355.1, overlap = 167.75
PHY-3002 : Step(4456): len = 51159.9, overlap = 163
PHY-3002 : Step(4457): len = 50994.7, overlap = 158.75
PHY-3002 : Step(4458): len = 50189.9, overlap = 165.25
PHY-3002 : Step(4459): len = 48527.1, overlap = 163.75
PHY-3002 : Step(4460): len = 48688.5, overlap = 164
PHY-3002 : Step(4461): len = 49050.9, overlap = 168.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.43234e-05
PHY-3002 : Step(4462): len = 53607.8, overlap = 163.5
PHY-3002 : Step(4463): len = 55453.3, overlap = 154
PHY-3002 : Step(4464): len = 56963.6, overlap = 153.25
PHY-3002 : Step(4465): len = 57599.7, overlap = 151.5
PHY-3002 : Step(4466): len = 58338.6, overlap = 148
PHY-3002 : Step(4467): len = 58728.5, overlap = 135.5
PHY-3002 : Step(4468): len = 58894.1, overlap = 138
PHY-3002 : Step(4469): len = 58830.6, overlap = 133
PHY-3002 : Step(4470): len = 58815, overlap = 132.25
PHY-3002 : Step(4471): len = 58305, overlap = 129.5
PHY-3002 : Step(4472): len = 57743.8, overlap = 131.5
PHY-3002 : Step(4473): len = 56961.9, overlap = 130
PHY-3002 : Step(4474): len = 56120.8, overlap = 132.25
PHY-3002 : Step(4475): len = 55625, overlap = 131.25
PHY-3002 : Step(4476): len = 55042.2, overlap = 132.75
PHY-3002 : Step(4477): len = 53797.1, overlap = 130.75
PHY-3002 : Step(4478): len = 53389.1, overlap = 133.5
PHY-3002 : Step(4479): len = 52843.3, overlap = 132.5
PHY-3002 : Step(4480): len = 52734.4, overlap = 133.25
PHY-3002 : Step(4481): len = 52597.8, overlap = 133.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.86467e-05
PHY-3002 : Step(4482): len = 56257.9, overlap = 140
PHY-3002 : Step(4483): len = 58983.6, overlap = 140.25
PHY-3002 : Step(4484): len = 62062.5, overlap = 146.75
PHY-3002 : Step(4485): len = 61875.1, overlap = 144.25
PHY-3002 : Step(4486): len = 61874.6, overlap = 150.75
PHY-3002 : Step(4487): len = 62683.5, overlap = 151
PHY-3002 : Step(4488): len = 63592.6, overlap = 139.75
PHY-3002 : Step(4489): len = 63261.3, overlap = 139
PHY-3002 : Step(4490): len = 62267.3, overlap = 138.75
PHY-3002 : Step(4491): len = 61740.4, overlap = 141.5
PHY-3002 : Step(4492): len = 61502.1, overlap = 134.25
PHY-3002 : Step(4493): len = 61134.2, overlap = 139
PHY-3002 : Step(4494): len = 60087.3, overlap = 140.25
PHY-3002 : Step(4495): len = 59698.2, overlap = 135.5
PHY-3002 : Step(4496): len = 59582.5, overlap = 133
PHY-3002 : Step(4497): len = 59474.8, overlap = 129
PHY-3002 : Step(4498): len = 59224.7, overlap = 119.5
PHY-3002 : Step(4499): len = 59006.4, overlap = 116.5
PHY-3002 : Step(4500): len = 58837.8, overlap = 116
PHY-3002 : Step(4501): len = 58504.4, overlap = 109.25
PHY-3002 : Step(4502): len = 57995.8, overlap = 109.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.72935e-05
PHY-3002 : Step(4503): len = 60479.6, overlap = 118.5
PHY-3002 : Step(4504): len = 61259.3, overlap = 111.75
PHY-3002 : Step(4505): len = 61964.1, overlap = 102.75
PHY-3002 : Step(4506): len = 63146.9, overlap = 100.25
PHY-3002 : Step(4507): len = 63513.4, overlap = 107
PHY-3002 : Step(4508): len = 63624.1, overlap = 108.75
PHY-3002 : Step(4509): len = 63484.3, overlap = 106.5
PHY-3002 : Step(4510): len = 63589.8, overlap = 110.75
PHY-3002 : Step(4511): len = 64024.6, overlap = 106.25
PHY-3002 : Step(4512): len = 63873.1, overlap = 112.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000114587
PHY-3002 : Step(4513): len = 65433.5, overlap = 112.75
PHY-3002 : Step(4514): len = 65820.9, overlap = 108.25
PHY-3002 : Step(4515): len = 67341.6, overlap = 101.5
PHY-3002 : Step(4516): len = 68404.1, overlap = 99.25
PHY-3002 : Step(4517): len = 68315.3, overlap = 101
PHY-3002 : Step(4518): len = 68668.4, overlap = 101
PHY-3002 : Step(4519): len = 68788.8, overlap = 98.75
PHY-3002 : Step(4520): len = 69410.2, overlap = 96.5
PHY-3002 : Step(4521): len = 69548, overlap = 96.5
PHY-3002 : Step(4522): len = 69353.1, overlap = 98.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000229174
PHY-3002 : Step(4523): len = 70527.2, overlap = 98.75
PHY-3002 : Step(4524): len = 70949.3, overlap = 98.75
PHY-3002 : Step(4525): len = 71479.7, overlap = 98.75
PHY-3002 : Step(4526): len = 71638.5, overlap = 98.75
PHY-3002 : Step(4527): len = 71799.1, overlap = 89.75
PHY-3002 : Step(4528): len = 71954.2, overlap = 89.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000425953
PHY-3002 : Step(4529): len = 72255.1, overlap = 89.5
PHY-3002 : Step(4530): len = 72595.4, overlap = 86.75
PHY-3002 : Step(4531): len = 72906.7, overlap = 86.75
PHY-3002 : Step(4532): len = 73307.4, overlap = 84.5
PHY-3002 : Step(4533): len = 73447.3, overlap = 84.5
PHY-3002 : Step(4534): len = 73574.9, overlap = 97.25
PHY-3002 : Step(4535): len = 73686.8, overlap = 92.25
PHY-3002 : Step(4536): len = 73905.6, overlap = 92
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000672986
PHY-3002 : Step(4537): len = 74149.6, overlap = 93.75
PHY-3002 : Step(4538): len = 74487.7, overlap = 93.5
PHY-3002 : Step(4539): len = 74753.6, overlap = 91.25
PHY-3002 : Step(4540): len = 74879.7, overlap = 91.25
PHY-3002 : Step(4541): len = 74997, overlap = 93.25
PHY-3002 : Step(4542): len = 75315.4, overlap = 93.25
PHY-3002 : Step(4543): len = 75537.7, overlap = 93
PHY-3002 : Step(4544): len = 75667.5, overlap = 95.25
PHY-3002 : Step(4545): len = 76003.2, overlap = 94.75
PHY-3002 : Step(4546): len = 76248.9, overlap = 94.75
PHY-3002 : Step(4547): len = 76271.8, overlap = 94.75
PHY-3002 : Step(4548): len = 76244.7, overlap = 97
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00103587
PHY-3002 : Step(4549): len = 76459, overlap = 96.5
PHY-3002 : Step(4550): len = 76603.1, overlap = 96.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00142276
PHY-3002 : Step(4551): len = 76703.6, overlap = 94.25
PHY-3002 : Step(4552): len = 76925, overlap = 93.75
PHY-3002 : Step(4553): len = 77124.7, overlap = 91.5
PHY-3002 : Step(4554): len = 77226.5, overlap = 91.25
PHY-3002 : Step(4555): len = 77476.6, overlap = 89
PHY-3002 : Step(4556): len = 77562.5, overlap = 86.75
PHY-3002 : Step(4557): len = 77644.4, overlap = 86.75
PHY-3002 : Step(4558): len = 77753, overlap = 84.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012433s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.13217e-06
PHY-3002 : Step(4559): len = 91749.3, overlap = 30
PHY-3002 : Step(4560): len = 91438.6, overlap = 30
PHY-3002 : Step(4561): len = 90573.3, overlap = 29.75
PHY-3002 : Step(4562): len = 89671.4, overlap = 29.75
PHY-3002 : Step(4563): len = 88397.1, overlap = 31
PHY-3002 : Step(4564): len = 87929.5, overlap = 31.75
PHY-3002 : Step(4565): len = 87446.5, overlap = 32
PHY-3002 : Step(4566): len = 86832.3, overlap = 32.25
PHY-3002 : Step(4567): len = 85739.1, overlap = 33.25
PHY-3002 : Step(4568): len = 85388.7, overlap = 33.5
PHY-3002 : Step(4569): len = 85117.3, overlap = 34
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.26434e-06
PHY-3002 : Step(4570): len = 85049, overlap = 34
PHY-3002 : Step(4571): len = 85075.3, overlap = 33.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.65287e-05
PHY-3002 : Step(4572): len = 85015.7, overlap = 33.5
PHY-3002 : Step(4573): len = 85114.5, overlap = 33.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.06597e-05
PHY-3002 : Step(4574): len = 85073.8, overlap = 49.25
PHY-3002 : Step(4575): len = 85646.9, overlap = 48.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.13194e-05
PHY-3002 : Step(4576): len = 85819.9, overlap = 47.5
PHY-3002 : Step(4577): len = 86929.3, overlap = 45.75
PHY-3002 : Step(4578): len = 89586.5, overlap = 42.5
PHY-3002 : Step(4579): len = 90463.2, overlap = 38.75
PHY-3002 : Step(4580): len = 91665.4, overlap = 33.25
PHY-3002 : Step(4581): len = 92202.8, overlap = 31.25
PHY-3002 : Step(4582): len = 92396.6, overlap = 28
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.26388e-05
PHY-3002 : Step(4583): len = 92358.3, overlap = 27.25
PHY-3002 : Step(4584): len = 92500.7, overlap = 27
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.244835s wall, 0.250000s user + 0.125000s system = 0.375000s CPU (153.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000247279
PHY-3002 : Step(4585): len = 100344, overlap = 5.25
PHY-3002 : Step(4586): len = 98933, overlap = 10.25
PHY-3002 : Step(4587): len = 97927.2, overlap = 12
PHY-3002 : Step(4588): len = 97283.8, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000494558
PHY-3002 : Step(4589): len = 97630.9, overlap = 15
PHY-3002 : Step(4590): len = 97693.6, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000989116
PHY-3002 : Step(4591): len = 97931.5, overlap = 13.5
PHY-3002 : Step(4592): len = 97931.5, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008687s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 100399, Over = 0
PHY-3001 : Final: Len = 100399, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 421648, over cnt = 43(0%), over = 48, worst = 2
PHY-1002 : len = 421712, over cnt = 25(0%), over = 27, worst = 2
PHY-1002 : len = 421312, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 420040, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 395880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.666638s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (100.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 645 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 751 instances, 638 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8712, tnet num: 1565, tinst num: 751, tnode num: 9756, tedge num: 15112.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.200308s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (117.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 110584
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4593): len = 110342, overlap = 0
PHY-3002 : Step(4594): len = 110373, overlap = 0
PHY-3002 : Step(4595): len = 110345, overlap = 0.75
PHY-3002 : Step(4596): len = 110407, overlap = 0
PHY-3002 : Step(4597): len = 110268, overlap = 0.75
PHY-3002 : Step(4598): len = 110147, overlap = 1.25
PHY-3002 : Step(4599): len = 110168, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004269s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.53283e-05
PHY-3002 : Step(4600): len = 110134, overlap = 7
PHY-3002 : Step(4601): len = 110194, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.06567e-05
PHY-3002 : Step(4602): len = 110125, overlap = 7.5
PHY-3002 : Step(4603): len = 110145, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000141313
PHY-3002 : Step(4604): len = 110146, overlap = 7.25
PHY-3002 : Step(4605): len = 110173, overlap = 7.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.35729e-05
PHY-3002 : Step(4606): len = 110144, overlap = 8.75
PHY-3002 : Step(4607): len = 110144, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013698s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (570.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000937767
PHY-3002 : Step(4608): len = 110490, overlap = 4
PHY-3002 : Step(4609): len = 110462, overlap = 4.75
PHY-3002 : Step(4610): len = 110447, overlap = 5.25
PHY-3002 : Step(4611): len = 110338, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006326s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 110442, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : 10 instances has been re-located, deltaX = 10, deltaY = 5.
PHY-3001 : Final: Len = 110664, Over = 0
RUN-1003 : finish command "place -eco" in  1.007582s wall, 1.546875s user + 0.546875s system = 2.093750s CPU (207.8%)

RUN-1004 : used memory is 865 MB, reserved memory is 1019 MB, peak memory is 1265 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  10.727210s wall, 20.750000s user + 5.718750s system = 26.468750s CPU (246.7%)

RUN-1004 : used memory is 865 MB, reserved memory is 1019 MB, peak memory is 1265 MB
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4129/157 useful/useless nets, 3912/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 932 distributor mux.
SYN-1016 : Merged 3321 instances.
SYN-1015 : Optimize round 1, 4558 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4558/184 useful/useless nets, 4347/2135 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2216 better
SYN-1014 : Optimize round 3
SYN-1032 : 4557/0 useful/useless nets, 4346/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.287256s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (112.9%)

RUN-1004 : used memory is 841 MB, reserved memory is 1019 MB, peak memory is 1265 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3525
  #and               1939
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                284
  #bufif1               1
  #MX21               509
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            550

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3312   |212    |268    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5200/8 useful/useless nets, 4733/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4983/0 useful/useless nets, 4516/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7284/0 useful/useless nets, 6858/0 useful/useless insts
SYN-1016 : Merged 1968 instances.
SYN-2501 : Optimize round 1, 3806 better
SYN-2501 : Optimize round 2
SYN-1032 : 5310/0 useful/useless nets, 4890/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7615/13 useful/useless nets, 7195/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26532, tnet num: 7624, tinst num: 7189, tnode num: 29859, tedge num: 39868.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1219 (3.97), #lev = 36 (4.58)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6531 instances into 758 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1823/1 useful/useless nets, 1403/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1820/0 useful/useless nets, 1400/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 753 LUT to BLE ...
SYN-4008 : Packed 753 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 29 SEQ (626 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 612 single LUT's are left
SYN-4006 : 74 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 827/1069 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1127   out of  19600    5.75%
#reg                  221   out of  19600    1.13%
#le                  1181
  #lut only           960   out of   1181   81.29%
  #reg only            54   out of   1181    4.57%
  #lut&reg            167   out of   1181   14.14%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1181  |1127  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.533718s wall, 6.625000s user + 0.140625s system = 6.765625s CPU (103.5%)

RUN-1004 : used memory is 841 MB, reserved memory is 1019 MB, peak memory is 1265 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 709 instances
RUN-1001 : 297 mslices, 297 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1523 nets
RUN-1001 : 990 nets have 2 pins
RUN-1001 : 358 nets have [3 - 5] pins
RUN-1001 : 62 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 707 instances, 594 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8388, tnet num: 1521, tinst num: 707, tnode num: 9291, tedge num: 14590.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.178827s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 491785
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4612): len = 395810, overlap = 139.5
PHY-3002 : Step(4613): len = 348612, overlap = 139.5
PHY-3002 : Step(4614): len = 331483, overlap = 139.5
PHY-3002 : Step(4615): len = 306627, overlap = 139.5
PHY-3002 : Step(4616): len = 290018, overlap = 139.5
PHY-3002 : Step(4617): len = 281459, overlap = 137.25
PHY-3002 : Step(4618): len = 272839, overlap = 137.25
PHY-3002 : Step(4619): len = 259161, overlap = 139.5
PHY-3002 : Step(4620): len = 250492, overlap = 135
PHY-3002 : Step(4621): len = 245322, overlap = 139.5
PHY-3002 : Step(4622): len = 205976, overlap = 137.25
PHY-3002 : Step(4623): len = 180366, overlap = 139.5
PHY-3002 : Step(4624): len = 176334, overlap = 137.25
PHY-3002 : Step(4625): len = 170164, overlap = 137.25
PHY-3002 : Step(4626): len = 166236, overlap = 137.25
PHY-3002 : Step(4627): len = 161951, overlap = 137.25
PHY-3002 : Step(4628): len = 155215, overlap = 137.25
PHY-3002 : Step(4629): len = 151346, overlap = 137.25
PHY-3002 : Step(4630): len = 147726, overlap = 137.25
PHY-3002 : Step(4631): len = 142254, overlap = 139.5
PHY-3002 : Step(4632): len = 137576, overlap = 137.25
PHY-3002 : Step(4633): len = 134841, overlap = 137.25
PHY-3002 : Step(4634): len = 129212, overlap = 137.25
PHY-3002 : Step(4635): len = 125007, overlap = 137.25
PHY-3002 : Step(4636): len = 122017, overlap = 137.25
PHY-3002 : Step(4637): len = 118765, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4867e-06
PHY-3002 : Step(4638): len = 124371, overlap = 132.75
PHY-3002 : Step(4639): len = 131489, overlap = 132.75
PHY-3002 : Step(4640): len = 127522, overlap = 132.75
PHY-3002 : Step(4641): len = 124594, overlap = 130.5
PHY-3002 : Step(4642): len = 121723, overlap = 128.25
PHY-3002 : Step(4643): len = 118312, overlap = 128.25
PHY-3002 : Step(4644): len = 115082, overlap = 130.5
PHY-3002 : Step(4645): len = 112101, overlap = 128.5
PHY-3002 : Step(4646): len = 109478, overlap = 128.75
PHY-3002 : Step(4647): len = 106503, overlap = 127
PHY-3002 : Step(4648): len = 103281, overlap = 129.5
PHY-3002 : Step(4649): len = 100617, overlap = 130
PHY-3002 : Step(4650): len = 97988.5, overlap = 127.25
PHY-3002 : Step(4651): len = 94119.4, overlap = 128
PHY-3002 : Step(4652): len = 91310, overlap = 126.25
PHY-3002 : Step(4653): len = 89226.7, overlap = 126.75
PHY-3002 : Step(4654): len = 84975.6, overlap = 130.5
PHY-3002 : Step(4655): len = 80582.5, overlap = 130.5
PHY-3002 : Step(4656): len = 79185, overlap = 128.5
PHY-3002 : Step(4657): len = 76501.7, overlap = 131.75
PHY-3002 : Step(4658): len = 65829.4, overlap = 144.5
PHY-3002 : Step(4659): len = 63668.4, overlap = 143
PHY-3002 : Step(4660): len = 62545, overlap = 143.5
PHY-3002 : Step(4661): len = 59377, overlap = 146.5
PHY-3002 : Step(4662): len = 55948.4, overlap = 146.25
PHY-3002 : Step(4663): len = 54474.1, overlap = 147
PHY-3002 : Step(4664): len = 52059.8, overlap = 155.75
PHY-3002 : Step(4665): len = 51284.6, overlap = 157.75
PHY-3002 : Step(4666): len = 49946, overlap = 160
PHY-3002 : Step(4667): len = 48856.7, overlap = 160
PHY-3002 : Step(4668): len = 48415.8, overlap = 161.5
PHY-3002 : Step(4669): len = 47230.2, overlap = 162.25
PHY-3002 : Step(4670): len = 46652.2, overlap = 162.25
PHY-3002 : Step(4671): len = 44516.1, overlap = 163.75
PHY-3002 : Step(4672): len = 43396.9, overlap = 165.25
PHY-3002 : Step(4673): len = 42995.7, overlap = 165.25
PHY-3002 : Step(4674): len = 42837.1, overlap = 165.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.9734e-06
PHY-3002 : Step(4675): len = 47404.9, overlap = 166.5
PHY-3002 : Step(4676): len = 48323.9, overlap = 166.25
PHY-3002 : Step(4677): len = 50257.7, overlap = 166
PHY-3002 : Step(4678): len = 51801.4, overlap = 166.25
PHY-3002 : Step(4679): len = 52328.6, overlap = 161
PHY-3002 : Step(4680): len = 51615.9, overlap = 163.25
PHY-3002 : Step(4681): len = 49715, overlap = 161.25
PHY-3002 : Step(4682): len = 49026.9, overlap = 163
PHY-3002 : Step(4683): len = 48458.1, overlap = 165.5
PHY-3002 : Step(4684): len = 48482.9, overlap = 167
PHY-3002 : Step(4685): len = 48288.3, overlap = 164.5
PHY-3002 : Step(4686): len = 47906.9, overlap = 166.75
PHY-3002 : Step(4687): len = 47314.4, overlap = 150
PHY-3002 : Step(4688): len = 45767.5, overlap = 158
PHY-3002 : Step(4689): len = 44870.6, overlap = 151.5
PHY-3002 : Step(4690): len = 44999.4, overlap = 147.25
PHY-3002 : Step(4691): len = 45141.1, overlap = 142.75
PHY-3002 : Step(4692): len = 45087.6, overlap = 145.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.39468e-05
PHY-3002 : Step(4693): len = 51497.8, overlap = 151.75
PHY-3002 : Step(4694): len = 52244.7, overlap = 154
PHY-3002 : Step(4695): len = 53146.2, overlap = 151.5
PHY-3002 : Step(4696): len = 54073.7, overlap = 142.5
PHY-3002 : Step(4697): len = 54571.1, overlap = 145
PHY-3002 : Step(4698): len = 54578.5, overlap = 142.25
PHY-3002 : Step(4699): len = 54632.3, overlap = 140
PHY-3002 : Step(4700): len = 54895.1, overlap = 132.75
PHY-3002 : Step(4701): len = 55167, overlap = 134.25
PHY-3002 : Step(4702): len = 55068.8, overlap = 131.5
PHY-3002 : Step(4703): len = 54740.9, overlap = 132
PHY-3002 : Step(4704): len = 54320.7, overlap = 131.75
PHY-3002 : Step(4705): len = 53806.1, overlap = 132.25
PHY-3002 : Step(4706): len = 53147.4, overlap = 132.75
PHY-3002 : Step(4707): len = 52885.9, overlap = 132.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.78936e-05
PHY-3002 : Step(4708): len = 57757.8, overlap = 141.25
PHY-3002 : Step(4709): len = 59055.9, overlap = 154.75
PHY-3002 : Step(4710): len = 61949.2, overlap = 152
PHY-3002 : Step(4711): len = 63336, overlap = 145.25
PHY-3002 : Step(4712): len = 62902.3, overlap = 152
PHY-3002 : Step(4713): len = 62234.4, overlap = 154.5
PHY-3002 : Step(4714): len = 61443.2, overlap = 154.5
PHY-3002 : Step(4715): len = 60700.4, overlap = 152.5
PHY-3002 : Step(4716): len = 60441.7, overlap = 154
PHY-3002 : Step(4717): len = 59899.2, overlap = 147.5
PHY-3002 : Step(4718): len = 59427.2, overlap = 146.5
PHY-3002 : Step(4719): len = 58957.2, overlap = 137.5
PHY-3002 : Step(4720): len = 58753.6, overlap = 134.5
PHY-3002 : Step(4721): len = 58451, overlap = 128.75
PHY-3002 : Step(4722): len = 58384.9, overlap = 121
PHY-3002 : Step(4723): len = 58350.6, overlap = 102.75
PHY-3002 : Step(4724): len = 58151.1, overlap = 107.5
PHY-3002 : Step(4725): len = 57984.5, overlap = 102.25
PHY-3002 : Step(4726): len = 57612.6, overlap = 104.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.57872e-05
PHY-3002 : Step(4727): len = 60441.3, overlap = 102.25
PHY-3002 : Step(4728): len = 60982, overlap = 97.75
PHY-3002 : Step(4729): len = 62069.3, overlap = 100
PHY-3002 : Step(4730): len = 63311.4, overlap = 100
PHY-3002 : Step(4731): len = 63605.2, overlap = 99.75
PHY-3002 : Step(4732): len = 64123.5, overlap = 104.25
PHY-3002 : Step(4733): len = 64761.7, overlap = 99.75
PHY-3002 : Step(4734): len = 64836.4, overlap = 97.25
PHY-3002 : Step(4735): len = 65070.5, overlap = 94.75
PHY-3002 : Step(4736): len = 64995.8, overlap = 88
PHY-3002 : Step(4737): len = 64850.5, overlap = 88
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000111574
PHY-3002 : Step(4738): len = 66633.1, overlap = 92
PHY-3002 : Step(4739): len = 67290.4, overlap = 100
PHY-3002 : Step(4740): len = 68310.2, overlap = 95.25
PHY-3002 : Step(4741): len = 69169.4, overlap = 92.5
PHY-3002 : Step(4742): len = 69740.2, overlap = 92.5
PHY-3002 : Step(4743): len = 70337.3, overlap = 88
PHY-3002 : Step(4744): len = 70675, overlap = 88
PHY-3002 : Step(4745): len = 70582.6, overlap = 87.75
PHY-3002 : Step(4746): len = 70764.9, overlap = 89.75
PHY-3002 : Step(4747): len = 70957.1, overlap = 89.25
PHY-3002 : Step(4748): len = 70975.1, overlap = 84.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000223149
PHY-3002 : Step(4749): len = 71769.3, overlap = 88.75
PHY-3002 : Step(4750): len = 72407.6, overlap = 91
PHY-3002 : Step(4751): len = 73047.8, overlap = 91
PHY-3002 : Step(4752): len = 73403.4, overlap = 88.75
PHY-3002 : Step(4753): len = 73498.3, overlap = 93.25
PHY-3002 : Step(4754): len = 73795.5, overlap = 93.25
PHY-3002 : Step(4755): len = 74014.5, overlap = 93.25
PHY-3002 : Step(4756): len = 74240.2, overlap = 90.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000446298
PHY-3002 : Step(4757): len = 74867.1, overlap = 93
PHY-3002 : Step(4758): len = 75323.5, overlap = 90.5
PHY-3002 : Step(4759): len = 75478.9, overlap = 88.25
PHY-3002 : Step(4760): len = 75840.2, overlap = 88
PHY-3002 : Step(4761): len = 76198.4, overlap = 87.75
PHY-3002 : Step(4762): len = 76444.7, overlap = 87.75
PHY-3002 : Step(4763): len = 76550.9, overlap = 89.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000729168
PHY-3002 : Step(4764): len = 76770.2, overlap = 91.75
PHY-3002 : Step(4765): len = 76991.5, overlap = 91.5
PHY-3002 : Step(4766): len = 77396.8, overlap = 91.5
PHY-3002 : Step(4767): len = 77596.7, overlap = 89.25
PHY-3002 : Step(4768): len = 77712.1, overlap = 89.25
PHY-3002 : Step(4769): len = 77710.5, overlap = 91.5
PHY-3002 : Step(4770): len = 77949.1, overlap = 93.75
PHY-3002 : Step(4771): len = 78115.7, overlap = 93.5
PHY-3002 : Step(4772): len = 78342.9, overlap = 93.5
PHY-3002 : Step(4773): len = 78409.8, overlap = 95.75
PHY-3002 : Step(4774): len = 78723.5, overlap = 95.75
PHY-3002 : Step(4775): len = 78739.1, overlap = 95.75
PHY-3002 : Step(4776): len = 78735.2, overlap = 96
PHY-3002 : Step(4777): len = 78742.6, overlap = 96
PHY-3002 : Step(4778): len = 78812.9, overlap = 96
PHY-3002 : Step(4779): len = 78893, overlap = 95.75
PHY-3002 : Step(4780): len = 78966.5, overlap = 93.75
PHY-3002 : Step(4781): len = 79012, overlap = 89.25
PHY-3002 : Step(4782): len = 79068.2, overlap = 91.5
PHY-3002 : Step(4783): len = 79079.1, overlap = 89.25
PHY-3002 : Step(4784): len = 79089.5, overlap = 89.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00133715
PHY-3002 : Step(4785): len = 79229, overlap = 89.25
PHY-3002 : Step(4786): len = 79401.5, overlap = 88.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00184042
PHY-3002 : Step(4787): len = 79475, overlap = 88.75
PHY-3002 : Step(4788): len = 79811.4, overlap = 88.75
PHY-3002 : Step(4789): len = 80012.6, overlap = 88.5
PHY-3002 : Step(4790): len = 80014.2, overlap = 88.5
PHY-3002 : Step(4791): len = 80053.4, overlap = 88.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038083s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (205.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.37757e-06
PHY-3002 : Step(4792): len = 91504.5, overlap = 30
PHY-3002 : Step(4793): len = 91174.7, overlap = 30
PHY-3002 : Step(4794): len = 90307.6, overlap = 30.25
PHY-3002 : Step(4795): len = 89012.8, overlap = 30.75
PHY-3002 : Step(4796): len = 87454.3, overlap = 31.75
PHY-3002 : Step(4797): len = 87132.9, overlap = 32.25
PHY-3002 : Step(4798): len = 86772.7, overlap = 32.5
PHY-3002 : Step(4799): len = 86105.8, overlap = 33.75
PHY-3002 : Step(4800): len = 84702.5, overlap = 35.75
PHY-3002 : Step(4801): len = 83871.2, overlap = 36
PHY-3002 : Step(4802): len = 83361.1, overlap = 36.5
PHY-3002 : Step(4803): len = 83026.2, overlap = 37.75
PHY-3002 : Step(4804): len = 82611.9, overlap = 38.25
PHY-3002 : Step(4805): len = 82247.3, overlap = 39
PHY-3002 : Step(4806): len = 81989.2, overlap = 39.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.75513e-06
PHY-3002 : Step(4807): len = 81968.4, overlap = 40.25
PHY-3002 : Step(4808): len = 81968.4, overlap = 40.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75103e-05
PHY-3002 : Step(4809): len = 81953.4, overlap = 40.25
PHY-3002 : Step(4810): len = 82226, overlap = 40
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50205e-05
PHY-3002 : Step(4811): len = 82265.6, overlap = 40
PHY-3002 : Step(4812): len = 82893.7, overlap = 38.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.98178e-05
PHY-3002 : Step(4813): len = 82920.2, overlap = 38
PHY-3002 : Step(4814): len = 84722.2, overlap = 32.25
PHY-3002 : Step(4815): len = 85912.1, overlap = 27.5
PHY-3002 : Step(4816): len = 86476.8, overlap = 24.5
PHY-3002 : Step(4817): len = 87558.3, overlap = 21.5
PHY-3002 : Step(4818): len = 87497.2, overlap = 20.75
PHY-3002 : Step(4819): len = 87391.3, overlap = 20
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.00325e-05
PHY-3002 : Step(4820): len = 87312.1, overlap = 37
PHY-3002 : Step(4821): len = 87769.4, overlap = 34.25
PHY-3002 : Step(4822): len = 88266.5, overlap = 31.5
PHY-3002 : Step(4823): len = 88213, overlap = 30.5
PHY-3002 : Step(4824): len = 88077.6, overlap = 28.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.0065e-05
PHY-3002 : Step(4825): len = 88143.3, overlap = 28.75
PHY-3002 : Step(4826): len = 88376.9, overlap = 28
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.013e-05
PHY-3002 : Step(4827): len = 89027.5, overlap = 25.75
PHY-3002 : Step(4828): len = 90024.6, overlap = 21.75
PHY-3002 : Step(4829): len = 90371, overlap = 21.25
PHY-3002 : Step(4830): len = 90703.7, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.321209s wall, 0.390625s user + 0.171875s system = 0.562500s CPU (175.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000401057
PHY-3002 : Step(4831): len = 97074.1, overlap = 3.5
PHY-3002 : Step(4832): len = 95593.6, overlap = 6.5
PHY-3002 : Step(4833): len = 94383.2, overlap = 10.25
PHY-3002 : Step(4834): len = 93703.3, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000802114
PHY-3002 : Step(4835): len = 93934.4, overlap = 13
PHY-3002 : Step(4836): len = 93893.6, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00160423
PHY-3002 : Step(4837): len = 93911.4, overlap = 12.75
PHY-3002 : Step(4838): len = 93916.2, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010200s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 96179.5, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 96195.5, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 407888, over cnt = 24(0%), over = 25, worst = 2
PHY-1002 : len = 408088, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 408104, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 408136, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 401464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.628760s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (104.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 645 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 751 instances, 638 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8712, tnet num: 1565, tinst num: 751, tnode num: 9756, tedge num: 15112.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.186565s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 107993
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4839): len = 107440, overlap = 0.25
PHY-3002 : Step(4840): len = 107376, overlap = 0
PHY-3002 : Step(4841): len = 107009, overlap = 0.25
PHY-3002 : Step(4842): len = 106762, overlap = 0
PHY-3002 : Step(4843): len = 106521, overlap = 0
PHY-3002 : Step(4844): len = 106473, overlap = 1
PHY-3002 : Step(4845): len = 106384, overlap = 1
PHY-3002 : Step(4846): len = 106505, overlap = 0.5
PHY-3002 : Step(4847): len = 106505, overlap = 0.5
PHY-3002 : Step(4848): len = 106403, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004057s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (385.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.15015e-05
PHY-3002 : Step(4849): len = 106383, overlap = 3.25
PHY-3002 : Step(4850): len = 106383, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000103003
PHY-3002 : Step(4851): len = 106420, overlap = 3.25
PHY-3002 : Step(4852): len = 106420, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.41141e-05
PHY-3002 : Step(4853): len = 106407, overlap = 6.25
PHY-3002 : Step(4854): len = 106407, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017454s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000891047
PHY-3002 : Step(4855): len = 106471, overlap = 2.5
PHY-3002 : Step(4856): len = 106541, overlap = 1.5
PHY-3002 : Step(4857): len = 106545, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007588s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 106569, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 106635, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  11.518608s wall, 21.562500s user + 5.718750s system = 27.281250s CPU (236.8%)

RUN-1004 : used memory is 842 MB, reserved memory is 1019 MB, peak memory is 1265 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 487 to 390
PHY-1001 : Pin misalignment score is improved from 390 to 385
PHY-1001 : Pin misalignment score is improved from 385 to 385
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 753 instances
RUN-1001 : 326 mslices, 312 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1567 nets
RUN-1001 : 966 nets have 2 pins
RUN-1001 : 370 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 383920, over cnt = 60(0%), over = 71, worst = 2
PHY-1002 : len = 384072, over cnt = 52(0%), over = 62, worst = 2
PHY-1002 : len = 384032, over cnt = 43(0%), over = 53, worst = 2
PHY-1002 : len = 384072, over cnt = 37(0%), over = 47, worst = 2
PHY-1002 : len = 353696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.729111s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (100.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 206 to 17
PHY-1001 : End pin swap;  0.037097s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.2%)

PHY-1001 : End global routing;  1.863424s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (102.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.578141s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 613552, over cnt = 52(0%), over = 52, worst = 1
PHY-1001 : End Routed; 8.940789s wall, 10.281250s user + 0.156250s system = 10.437500s CPU (116.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 611376, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.116348s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (120.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 611416, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.029824s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (157.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 611424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 611424
PHY-1001 : End DR Iter 3; 0.028289s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.191453s wall, 13.375000s user + 0.343750s system = 13.718750s CPU (112.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  14.291049s wall, 15.500000s user + 0.375000s system = 15.875000s CPU (111.1%)

RUN-1004 : used memory is 843 MB, reserved memory is 1019 MB, peak memory is 1265 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1215   out of  19600    6.20%
#reg                  257   out of  19600    1.31%
#le                  1269
  #lut only          1012   out of   1269   79.75%
  #reg only            54   out of   1269    4.26%
  #lut&reg            203   out of   1269   16.00%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8712, tnet num: 1565, tinst num: 751, tnode num: 9756, tedge num: 15112.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.149298s wall, 1.062500s user + 0.109375s system = 1.171875s CPU (102.0%)

RUN-1004 : used memory is 1143 MB, reserved memory is 1319 MB, peak memory is 1265 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 753
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1567, pip num: 27670
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1802 valid insts, and 67976 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.887152s wall, 27.562500s user + 0.125000s system = 27.687500s CPU (566.5%)

RUN-1004 : used memory is 1143 MB, reserved memory is 1319 MB, peak memory is 1265 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.603112s wall, 1.578125s user + 0.078125s system = 1.656250s CPU (103.3%)

RUN-1004 : used memory is 1196 MB, reserved memory is 1373 MB, peak memory is 1265 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.775952s wall, 0.468750s user + 0.359375s system = 0.828125s CPU (12.2%)

RUN-1004 : used memory is 1226 MB, reserved memory is 1404 MB, peak memory is 1265 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.941588s wall, 2.218750s user + 0.531250s system = 2.750000s CPU (30.8%)

RUN-1004 : used memory is 1184 MB, reserved memory is 1362 MB, peak memory is 1265 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4128/157 useful/useless nets, 3911/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 932 distributor mux.
SYN-1016 : Merged 3321 instances.
SYN-1015 : Optimize round 1, 4557 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4558/183 useful/useless nets, 4347/2135 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2216 better
SYN-1014 : Optimize round 3
SYN-1032 : 4557/0 useful/useless nets, 4346/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.307619s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (113.5%)

RUN-1004 : used memory is 867 MB, reserved memory is 1044 MB, peak memory is 1265 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3525
  #and               1939
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                284
  #bufif1               1
  #MX21               509
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            550

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3312   |212    |268    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5200/8 useful/useless nets, 4733/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4983/0 useful/useless nets, 4516/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7284/0 useful/useless nets, 6858/0 useful/useless insts
SYN-1016 : Merged 1968 instances.
SYN-2501 : Optimize round 1, 3806 better
SYN-2501 : Optimize round 2
SYN-1032 : 5310/0 useful/useless nets, 4890/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7615/13 useful/useless nets, 7195/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26540, tnet num: 7624, tinst num: 7189, tnode num: 29867, tedge num: 39884.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1219 (3.97), #lev = 36 (4.58)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6531 instances into 758 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1823/1 useful/useless nets, 1403/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1820/0 useful/useless nets, 1400/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 753 LUT to BLE ...
SYN-4008 : Packed 753 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 29 SEQ (626 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 612 single LUT's are left
SYN-4006 : 74 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 827/1069 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1127   out of  19600    5.75%
#reg                  221   out of  19600    1.13%
#le                  1181
  #lut only           960   out of   1181   81.29%
  #reg only            54   out of   1181    4.57%
  #lut&reg            167   out of   1181   14.14%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1181  |1127  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.599969s wall, 6.671875s user + 0.046875s system = 6.718750s CPU (101.8%)

RUN-1004 : used memory is 867 MB, reserved memory is 1044 MB, peak memory is 1265 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 709 instances
RUN-1001 : 297 mslices, 297 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1523 nets
RUN-1001 : 982 nets have 2 pins
RUN-1001 : 366 nets have [3 - 5] pins
RUN-1001 : 62 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 707 instances, 594 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8396, tnet num: 1521, tinst num: 707, tnode num: 9299, tedge num: 14606.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.162444s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 488485
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4858): len = 400503, overlap = 139.5
PHY-3002 : Step(4859): len = 354721, overlap = 139.5
PHY-3002 : Step(4860): len = 340061, overlap = 139.5
PHY-3002 : Step(4861): len = 305351, overlap = 139.5
PHY-3002 : Step(4862): len = 284837, overlap = 139.5
PHY-3002 : Step(4863): len = 274716, overlap = 139.5
PHY-3002 : Step(4864): len = 268417, overlap = 137.25
PHY-3002 : Step(4865): len = 261383, overlap = 137.25
PHY-3002 : Step(4866): len = 255280, overlap = 137.25
PHY-3002 : Step(4867): len = 248584, overlap = 137.25
PHY-3002 : Step(4868): len = 242288, overlap = 137.25
PHY-3002 : Step(4869): len = 237168, overlap = 135
PHY-3002 : Step(4870): len = 230662, overlap = 137.25
PHY-3002 : Step(4871): len = 223820, overlap = 137.25
PHY-3002 : Step(4872): len = 219491, overlap = 135
PHY-3002 : Step(4873): len = 213434, overlap = 137.25
PHY-3002 : Step(4874): len = 203743, overlap = 137.25
PHY-3002 : Step(4875): len = 199343, overlap = 135
PHY-3002 : Step(4876): len = 195489, overlap = 137.25
PHY-3002 : Step(4877): len = 188701, overlap = 137.25
PHY-3002 : Step(4878): len = 182240, overlap = 139.5
PHY-3002 : Step(4879): len = 178908, overlap = 137.25
PHY-3002 : Step(4880): len = 174498, overlap = 139.5
PHY-3002 : Step(4881): len = 166897, overlap = 139.5
PHY-3002 : Step(4882): len = 162852, overlap = 137.25
PHY-3002 : Step(4883): len = 159216, overlap = 137.25
PHY-3002 : Step(4884): len = 153283, overlap = 139.5
PHY-3002 : Step(4885): len = 149461, overlap = 137.25
PHY-3002 : Step(4886): len = 145899, overlap = 139.5
PHY-3002 : Step(4887): len = 140307, overlap = 139.5
PHY-3002 : Step(4888): len = 135809, overlap = 137.25
PHY-3002 : Step(4889): len = 133003, overlap = 137.25
PHY-3002 : Step(4890): len = 128221, overlap = 139.5
PHY-3002 : Step(4891): len = 123916, overlap = 137.25
PHY-3002 : Step(4892): len = 121117, overlap = 137.25
PHY-3002 : Step(4893): len = 117085, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.57878e-06
PHY-3002 : Step(4894): len = 129800, overlap = 126
PHY-3002 : Step(4895): len = 130581, overlap = 130.5
PHY-3002 : Step(4896): len = 123437, overlap = 128.25
PHY-3002 : Step(4897): len = 119579, overlap = 128.25
PHY-3002 : Step(4898): len = 114786, overlap = 126
PHY-3002 : Step(4899): len = 111679, overlap = 126
PHY-3002 : Step(4900): len = 107802, overlap = 128.25
PHY-3002 : Step(4901): len = 104957, overlap = 128.25
PHY-3002 : Step(4902): len = 102564, overlap = 128.25
PHY-3002 : Step(4903): len = 100071, overlap = 126
PHY-3002 : Step(4904): len = 97192.8, overlap = 123.75
PHY-3002 : Step(4905): len = 94602.8, overlap = 128.25
PHY-3002 : Step(4906): len = 92279.2, overlap = 126
PHY-3002 : Step(4907): len = 89301.1, overlap = 128.5
PHY-3002 : Step(4908): len = 86921.1, overlap = 124.25
PHY-3002 : Step(4909): len = 84810.8, overlap = 126.75
PHY-3002 : Step(4910): len = 81626.3, overlap = 124.75
PHY-3002 : Step(4911): len = 78806.4, overlap = 127
PHY-3002 : Step(4912): len = 76893.2, overlap = 126
PHY-3002 : Step(4913): len = 74504, overlap = 129.25
PHY-3002 : Step(4914): len = 71265.4, overlap = 128.75
PHY-3002 : Step(4915): len = 68785.1, overlap = 129
PHY-3002 : Step(4916): len = 67231.4, overlap = 129
PHY-3002 : Step(4917): len = 63717.8, overlap = 130.75
PHY-3002 : Step(4918): len = 58842.4, overlap = 131
PHY-3002 : Step(4919): len = 57666, overlap = 131.25
PHY-3002 : Step(4920): len = 56614.2, overlap = 131.25
PHY-3002 : Step(4921): len = 50904.4, overlap = 131
PHY-3002 : Step(4922): len = 49512.1, overlap = 131
PHY-3002 : Step(4923): len = 48294.5, overlap = 132
PHY-3002 : Step(4924): len = 47481.6, overlap = 135
PHY-3002 : Step(4925): len = 46059, overlap = 136.75
PHY-3002 : Step(4926): len = 45379.2, overlap = 135.75
PHY-3002 : Step(4927): len = 43607.1, overlap = 139.75
PHY-3002 : Step(4928): len = 42765.4, overlap = 141.25
PHY-3002 : Step(4929): len = 41948.9, overlap = 142.5
PHY-3002 : Step(4930): len = 41417.4, overlap = 142.25
PHY-3002 : Step(4931): len = 41251.2, overlap = 142.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.15756e-06
PHY-3002 : Step(4932): len = 46495.3, overlap = 140.5
PHY-3002 : Step(4933): len = 47213.7, overlap = 138.5
PHY-3002 : Step(4934): len = 50071.4, overlap = 142.5
PHY-3002 : Step(4935): len = 50226.3, overlap = 149.25
PHY-3002 : Step(4936): len = 49629.8, overlap = 147
PHY-3002 : Step(4937): len = 49124.8, overlap = 150
PHY-3002 : Step(4938): len = 48464.3, overlap = 146.25
PHY-3002 : Step(4939): len = 48577.7, overlap = 145
PHY-3002 : Step(4940): len = 48588.5, overlap = 144.75
PHY-3002 : Step(4941): len = 48185.8, overlap = 147
PHY-3002 : Step(4942): len = 47210.2, overlap = 148
PHY-3002 : Step(4943): len = 46175.5, overlap = 146.25
PHY-3002 : Step(4944): len = 45805.1, overlap = 147.75
PHY-3002 : Step(4945): len = 45484.2, overlap = 140.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.43151e-05
PHY-3002 : Step(4946): len = 49868.3, overlap = 134
PHY-3002 : Step(4947): len = 50904.1, overlap = 131.75
PHY-3002 : Step(4948): len = 53471.6, overlap = 130.25
PHY-3002 : Step(4949): len = 54634.7, overlap = 134.5
PHY-3002 : Step(4950): len = 55129.3, overlap = 130
PHY-3002 : Step(4951): len = 55900.3, overlap = 129.75
PHY-3002 : Step(4952): len = 57157.4, overlap = 116.75
PHY-3002 : Step(4953): len = 57259.8, overlap = 118.5
PHY-3002 : Step(4954): len = 56870.2, overlap = 118.75
PHY-3002 : Step(4955): len = 56320.7, overlap = 122
PHY-3002 : Step(4956): len = 55996.9, overlap = 125
PHY-3002 : Step(4957): len = 55356.5, overlap = 129.25
PHY-3002 : Step(4958): len = 55189.9, overlap = 131.5
PHY-3002 : Step(4959): len = 54905.6, overlap = 133.75
PHY-3002 : Step(4960): len = 54522.9, overlap = 136
PHY-3002 : Step(4961): len = 53872.7, overlap = 130.75
PHY-3002 : Step(4962): len = 53312.9, overlap = 131.25
PHY-3002 : Step(4963): len = 52749.8, overlap = 131.25
PHY-3002 : Step(4964): len = 52528.6, overlap = 136
PHY-3002 : Step(4965): len = 52633.2, overlap = 138.25
PHY-3002 : Step(4966): len = 52367, overlap = 138.25
PHY-3002 : Step(4967): len = 51769.4, overlap = 139.75
PHY-3002 : Step(4968): len = 51713.4, overlap = 139.25
PHY-3002 : Step(4969): len = 51646.7, overlap = 140.25
PHY-3002 : Step(4970): len = 51180.7, overlap = 140.75
PHY-3002 : Step(4971): len = 50853.7, overlap = 140.5
PHY-3002 : Step(4972): len = 50757.6, overlap = 141.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.86302e-05
PHY-3002 : Step(4973): len = 54288.6, overlap = 136.75
PHY-3002 : Step(4974): len = 55253.9, overlap = 132
PHY-3002 : Step(4975): len = 56192.3, overlap = 127.5
PHY-3002 : Step(4976): len = 56396.8, overlap = 128
PHY-3002 : Step(4977): len = 56286.9, overlap = 126
PHY-3002 : Step(4978): len = 56155.7, overlap = 121.75
PHY-3002 : Step(4979): len = 56414.9, overlap = 122.25
PHY-3002 : Step(4980): len = 56716.7, overlap = 122.25
PHY-3002 : Step(4981): len = 56788.4, overlap = 126.25
PHY-3002 : Step(4982): len = 56439.1, overlap = 125.75
PHY-3002 : Step(4983): len = 55846.7, overlap = 118.5
PHY-3002 : Step(4984): len = 55736.1, overlap = 115.5
PHY-3002 : Step(4985): len = 55658.6, overlap = 112.75
PHY-3002 : Step(4986): len = 55217.2, overlap = 108.25
PHY-3002 : Step(4987): len = 54794.2, overlap = 105.5
PHY-3002 : Step(4988): len = 54334.9, overlap = 105.25
PHY-3002 : Step(4989): len = 54089.8, overlap = 106.5
PHY-3002 : Step(4990): len = 53988.4, overlap = 106
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.72605e-05
PHY-3002 : Step(4991): len = 56210.1, overlap = 110.25
PHY-3002 : Step(4992): len = 56451.8, overlap = 112.25
PHY-3002 : Step(4993): len = 57042.6, overlap = 121
PHY-3002 : Step(4994): len = 57600, overlap = 120.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000114521
PHY-3002 : Step(4995): len = 59146.7, overlap = 120.25
PHY-3002 : Step(4996): len = 60499.5, overlap = 122.25
PHY-3002 : Step(4997): len = 63052, overlap = 121.75
PHY-3002 : Step(4998): len = 63616.2, overlap = 121.75
PHY-3002 : Step(4999): len = 64225.8, overlap = 121
PHY-3002 : Step(5000): len = 64040.3, overlap = 118.25
PHY-3002 : Step(5001): len = 63897.2, overlap = 120
PHY-3002 : Step(5002): len = 64182.6, overlap = 120
PHY-3002 : Step(5003): len = 64579.4, overlap = 114.75
PHY-3002 : Step(5004): len = 64606.6, overlap = 111.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000229042
PHY-3002 : Step(5005): len = 65604.2, overlap = 110.5
PHY-3002 : Step(5006): len = 65833.2, overlap = 110.25
PHY-3002 : Step(5007): len = 66108.5, overlap = 110
PHY-3002 : Step(5008): len = 66927.4, overlap = 105.5
PHY-3002 : Step(5009): len = 67364.9, overlap = 105.25
PHY-3002 : Step(5010): len = 67352.8, overlap = 103
PHY-3002 : Step(5011): len = 67307, overlap = 98.5
PHY-3002 : Step(5012): len = 67198.8, overlap = 98.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000442148
PHY-3002 : Step(5013): len = 67590.5, overlap = 98.5
PHY-3002 : Step(5014): len = 67818.8, overlap = 98.25
PHY-3002 : Step(5015): len = 68139.2, overlap = 96
PHY-3002 : Step(5016): len = 68420.1, overlap = 96
PHY-3002 : Step(5017): len = 68789.8, overlap = 98
PHY-3002 : Step(5018): len = 69117.9, overlap = 97.75
PHY-3002 : Step(5019): len = 69415.9, overlap = 95.5
PHY-3002 : Step(5020): len = 69734.4, overlap = 95
PHY-3002 : Step(5021): len = 70188, overlap = 92.5
PHY-3002 : Step(5022): len = 70562.2, overlap = 83.5
PHY-3002 : Step(5023): len = 70749.1, overlap = 85.75
PHY-3002 : Step(5024): len = 70838.6, overlap = 85.5
PHY-3002 : Step(5025): len = 71070.8, overlap = 87.25
PHY-3002 : Step(5026): len = 71227.3, overlap = 89.5
PHY-3002 : Step(5027): len = 71333, overlap = 93.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000815006
PHY-3002 : Step(5028): len = 71590.7, overlap = 93.75
PHY-3002 : Step(5029): len = 71951.4, overlap = 93.75
PHY-3002 : Step(5030): len = 72228.4, overlap = 93.75
PHY-3002 : Step(5031): len = 72446.2, overlap = 93.75
PHY-3002 : Step(5032): len = 72550.7, overlap = 93.75
PHY-3002 : Step(5033): len = 72642.3, overlap = 93.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00119349
PHY-3002 : Step(5034): len = 72727.1, overlap = 93.5
PHY-3002 : Step(5035): len = 73051.4, overlap = 93.25
PHY-3002 : Step(5036): len = 73302.7, overlap = 93
PHY-3002 : Step(5037): len = 73363.1, overlap = 92.5
PHY-3002 : Step(5038): len = 73395.9, overlap = 92.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015532s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (603.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.77493e-06
PHY-3002 : Step(5039): len = 88979.8, overlap = 30.75
PHY-3002 : Step(5040): len = 88855.5, overlap = 30.75
PHY-3002 : Step(5041): len = 88190.2, overlap = 30.75
PHY-3002 : Step(5042): len = 87232.6, overlap = 30.25
PHY-3002 : Step(5043): len = 86240.5, overlap = 30
PHY-3002 : Step(5044): len = 85964.5, overlap = 29.75
PHY-3002 : Step(5045): len = 85789.1, overlap = 30.25
PHY-3002 : Step(5046): len = 85291, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.54986e-06
PHY-3002 : Step(5047): len = 85238, overlap = 30.5
PHY-3002 : Step(5048): len = 85213.6, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.10997e-05
PHY-3002 : Step(5049): len = 85138.4, overlap = 30.75
PHY-3002 : Step(5050): len = 85144.1, overlap = 30.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.03712e-05
PHY-3002 : Step(5051): len = 85224.6, overlap = 50.25
PHY-3002 : Step(5052): len = 85593.3, overlap = 49.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.07424e-05
PHY-3002 : Step(5053): len = 85791.2, overlap = 48.25
PHY-3002 : Step(5054): len = 89052, overlap = 39
PHY-3002 : Step(5055): len = 89727.7, overlap = 36.5
PHY-3002 : Step(5056): len = 89842.1, overlap = 34
PHY-3002 : Step(5057): len = 90112.3, overlap = 31.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.14847e-05
PHY-3002 : Step(5058): len = 90333.5, overlap = 31.5
PHY-3002 : Step(5059): len = 90770.1, overlap = 29.75
PHY-3002 : Step(5060): len = 91275.5, overlap = 26.5
PHY-3002 : Step(5061): len = 91935.7, overlap = 25.25
PHY-3002 : Step(5062): len = 92049.7, overlap = 25
PHY-3002 : Step(5063): len = 92037.8, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.241602s wall, 0.234375s user + 0.125000s system = 0.359375s CPU (148.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000208855
PHY-3002 : Step(5064): len = 99073.5, overlap = 4.25
PHY-3002 : Step(5065): len = 97664.7, overlap = 8.5
PHY-3002 : Step(5066): len = 96656.1, overlap = 13
PHY-3002 : Step(5067): len = 95836.4, overlap = 17.25
PHY-3002 : Step(5068): len = 95537, overlap = 18.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000417711
PHY-3002 : Step(5069): len = 95863.7, overlap = 15.75
PHY-3002 : Step(5070): len = 95918.9, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000835422
PHY-3002 : Step(5071): len = 96055.2, overlap = 13.75
PHY-3002 : Step(5072): len = 96124.1, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009253s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 98455.1, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 98555.1, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 391024, over cnt = 52(0%), over = 60, worst = 2
PHY-1002 : len = 391112, over cnt = 41(0%), over = 45, worst = 2
PHY-1002 : len = 391232, over cnt = 29(0%), over = 31, worst = 2
PHY-1002 : len = 391256, over cnt = 24(0%), over = 25, worst = 2
PHY-1002 : len = 369360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.672190s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (111.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 645 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 751 instances, 638 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8720, tnet num: 1565, tinst num: 751, tnode num: 9764, tedge num: 15128.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.212952s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (110.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 109782
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5073): len = 109254, overlap = 0.5
PHY-3002 : Step(5074): len = 109223, overlap = 0
PHY-3002 : Step(5075): len = 109082, overlap = 1
PHY-3002 : Step(5076): len = 108776, overlap = 0.75
PHY-3002 : Step(5077): len = 108526, overlap = 0.75
PHY-3002 : Step(5078): len = 108408, overlap = 1
PHY-3002 : Step(5079): len = 108408, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006644s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.95867e-05
PHY-3002 : Step(5080): len = 108451, overlap = 5.75
PHY-3002 : Step(5081): len = 108467, overlap = 5.75
PHY-3002 : Step(5082): len = 108455, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.91734e-05
PHY-3002 : Step(5083): len = 108354, overlap = 5
PHY-3002 : Step(5084): len = 108354, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000118347
PHY-3002 : Step(5085): len = 108402, overlap = 4.5
PHY-3002 : Step(5086): len = 108415, overlap = 4.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.81501e-05
PHY-3002 : Step(5087): len = 108333, overlap = 9.75
PHY-3002 : Step(5088): len = 108333, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000107441
PHY-3002 : Step(5089): len = 108431, overlap = 9.25
PHY-3002 : Step(5090): len = 108451, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000214881
PHY-3002 : Step(5091): len = 108451, overlap = 9.25
PHY-3002 : Step(5092): len = 108467, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022050s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000566566
PHY-3002 : Step(5093): len = 108616, overlap = 5.5
PHY-3002 : Step(5094): len = 108609, overlap = 4.75
PHY-3002 : Step(5095): len = 108602, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006607s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 108764, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : 7 instances has been re-located, deltaX = 5, deltaY = 6.
PHY-3001 : Final: Len = 108864, Over = 0
RUN-1003 : finish command "place -eco" in  1.179190s wall, 1.625000s user + 0.531250s system = 2.156250s CPU (182.9%)

RUN-1004 : used memory is 867 MB, reserved memory is 1044 MB, peak memory is 1265 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  11.579549s wall, 21.578125s user + 5.687500s system = 27.265625s CPU (235.5%)

RUN-1004 : used memory is 867 MB, reserved memory is 1044 MB, peak memory is 1265 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 483 to 394
PHY-1001 : Pin misalignment score is improved from 394 to 392
PHY-1001 : Pin misalignment score is improved from 392 to 392
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 753 instances
RUN-1001 : 326 mslices, 312 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1567 nets
RUN-1001 : 958 nets have 2 pins
RUN-1001 : 378 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 368160, over cnt = 61(0%), over = 76, worst = 3
PHY-1002 : len = 368224, over cnt = 50(0%), over = 60, worst = 3
PHY-1002 : len = 365592, over cnt = 24(0%), over = 30, worst = 3
PHY-1002 : len = 365576, over cnt = 21(0%), over = 27, worst = 3
PHY-1002 : len = 350744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.661672s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (101.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 216 to 13
PHY-1001 : End pin swap;  0.030770s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.6%)

PHY-1001 : End global routing;  1.881161s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (101.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35536, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.938401s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (103.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 35536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.187998s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 584800, over cnt = 42(0%), over = 43, worst = 2
PHY-1001 : End Routed; 8.382013s wall, 9.781250s user + 0.171875s system = 9.953125s CPU (118.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 582848, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.171049s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (118.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 582360, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.038207s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 582288, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 582288
PHY-1001 : End DR Iter 3; 0.033820s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.191872s wall, 13.484375s user + 0.406250s system = 13.890625s CPU (113.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  14.320348s wall, 15.671875s user + 0.406250s system = 16.078125s CPU (112.3%)

RUN-1004 : used memory is 869 MB, reserved memory is 1046 MB, peak memory is 1265 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1215   out of  19600    6.20%
#reg                  257   out of  19600    1.31%
#le                  1269
  #lut only          1012   out of   1269   79.75%
  #reg only            54   out of   1269    4.26%
  #lut&reg            203   out of   1269   16.00%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8720, tnet num: 1565, tinst num: 751, tnode num: 9764, tedge num: 15128.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.084846s wall, 1.000000s user + 0.125000s system = 1.125000s CPU (103.7%)

RUN-1004 : used memory is 1170 MB, reserved memory is 1347 MB, peak memory is 1265 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 753
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1567, pip num: 27092
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1758 valid insts, and 66830 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.423664s wall, 26.437500s user + 0.093750s system = 26.531250s CPU (599.8%)

RUN-1004 : used memory is 1172 MB, reserved memory is 1350 MB, peak memory is 1265 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.630449s wall, 1.578125s user + 0.078125s system = 1.656250s CPU (101.6%)

RUN-1004 : used memory is 1224 MB, reserved memory is 1403 MB, peak memory is 1265 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.795426s wall, 0.484375s user + 0.375000s system = 0.859375s CPU (12.6%)

RUN-1004 : used memory is 1251 MB, reserved memory is 1431 MB, peak memory is 1265 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.967242s wall, 2.171875s user + 0.500000s system = 2.671875s CPU (29.8%)

RUN-1004 : used memory is 1209 MB, reserved memory is 1389 MB, peak memory is 1265 MB
GUI-1001 : Download success!
