// VERILOG_OUTPUT: a.v
var Kernel.m int = 10;

def Kernel.main() {
  assert(m == 10);
  print(m);
}

//main();

compile();
writeHdl("a.v");
