INFO: [VRFC 10-163] Analyzing VHDL file "/home/eric/Desktop/FPGA/Personal_Project/test_pattern_gen/test_pattern_gen.srcs/sim_1/new/time_gen_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'time_gen_tb'
