/*
 * memory-r8a7373.h
 *
 * Copyright (C) 2014 Broadcom Corporation - all rights reserved.
 *
 */

#ifndef __MEMORY_R8A7373_H__
#define __MEMORY_R8A7373_H__

/* Please refer SDB4.4-Memory-Map.xlsx */

/* These are really r8a7373 specific and can't change between products*/
#define ICRAM0_START_ADDR				0xE63A0000
#define ICRAM0_END_ADDR					0xE63B1FFF

#define ICRAM1_START_ADDR				0xE63C0000
#define ICRAM1_END_ADDR					0xE63C0FFF

#define SECURE_RAM_START_ADDR				0xE6300000
#define SECURE_RAM_END_ADDR				0xE633FFFF

#define SDRAM_MEMLOG_START_ADDRESS			0xE63C0000
#define SDRAM_MEMLOG_END_ADDRESS			0xE63C0FFF

/* Sdram start address is always same 0x40000000 in r8a7373. Sdram
 * end might change per product so that cannot be hardcoded */
#define SDRAM_START_ADDR				0x40000000

#define SDRAM_MODEM_START_ADDR				0x40000000
#define SDRAM_MODEM_END_ADDR				0x43FBFFFF
#define SDRAM_DIAMOND_START_ADDR			0x43FC0000
#define SDRAM_DIAMOND_END_ADDR				0x43FFFFFF

#define SDRAM_STM_TRACE_BUFFER_START_ADDR		0x44000000
#define SDRAM_SMALL_STM_TRACE_BUFFER_END_ADDR		0x443FFFFF
#define SDRAM_STM_TRACE_BUFFER_END_ADDR			0x44FFFFFF
#define SDRAM_NON_SECURE_SPINLOCK_START_ADDR		0x45000000
#define SDRAM_NON_SECURE_SPINLOCK_END_ADDR		0x45000FFF
#define SDRAM_SMC_START_ADDR				0x45001000
#define SDRAM_SMC_END_ADDR				0x457FFBFF
/* Reserved 457FFC00 - 458E41FF */
#define SDRAM_CRASHLOG_START_ADDR			0x457FFC00
#define SDRAM_BOOTLOG_START_ADDR			0x458E4200
#define SDRAM_BOOTLOG_END_ADDR				0x458EFCEF
#define SDRAM_BOOT_I2C_LOG_START_ADDR			0x458EFCF0
#define SDRAM_BOOT_I2C_LOG_END_ADDR			0x458EFCFF
#define SDRAM_REGISTER_DUMP_AREA_START_ADDR		0x458F0800
#define SDRAM_REGISTER_DUMP_AREA_END_ADDR		0x458FF87F
#define SDRAM_CRASHLOG_END_ADDR				0x458FFBFF

/* Reserved 458EFE00 - 458FFBFF */
#define SDRAM_SOFT_SEMAPHORE_TVRF_START_ADDR		0x458FFC00
#define SDRAM_SOFT_SEMAPHORE_TVRF_END_ADDR		0x458FFC7F
#define SDRAM_SOFT_SEMAPHORE_FREQ_START_ADDR		0x458FFC80
#define SDRAM_SOFT_SEMAPHORE_FREQ_END_ADDR		0x458FFDFF
#define SDRAM_SOFT_SEMAPHORE_E20_START_ADDR		0x458FFE00
#define SDRAM_SOFT_SEMAPHORE_E20_END_ADDR		0x458FFE7F

#define SDRAM_HW_REVISION_VALID_START_ADDR		0x458FFE80
#define SDRAM_HW_REVISION_VALID_END_ADDR		0x458FFE83
#define SDRAM_HW_REVISION_NUMBER_START_ADDR		0x458FFE84
#define SDRAM_HW_REVISION_NUMBER_END_ADDR		0x458FFE87
/* Reserved 458FFE88 - 458FFF7F */
#define SDRAM_NON_VOLATILE_FLAG_AREA_START_ADDR		0x458FFF80
#define SDRAM_NON_VOLATILE_FLAG_AREA_END_ADDR		0x458FFFFF

#define SDRAM_SDTOC_START_ADDR				0x45900000
#define SDRAM_SDTOC_END_ADDR				0x459FDFFF
#define SDRAM_SECURE_SPINLOCK_AND_DATA_START_ADDR	0x459FE000
#define SDRAM_SECURE_SPINLOCK_AND_DATA_END_ADDR		0x459FFFFF

/* Frame buffer hard-coding only used with legacy memory map */
#define SDRAM_FRAME_BUFFER_START_ADDR			0x45B00000
#define SDRAM_FRAME_BUFFER_END_ADDR			0x45EFFFFF

#define SDRAM_MFI_START_ADDR				0x45F00000
#define SDRAM_MFI_END_ADDR				0x45FFFFFF
#define SDRAM_SH_FIRM_START_ADDR			0x46000000
#define SDRAM_SH_FIRM_END_ADDR				0x47BFFFFF
#define SDRAM_ROTATION_BUFFER_START_ADDR		0x47C00000
#define SDRAM_ROTATION_BUFFER_END_ADDR			0x48FFFFFF

#define SDRAM_TUNE_UP_VALUE_START_ADDR			0x48B00000
#define SDRAM_TUNE_UP_VALUE_END_ADDR			0x48EFFFFF

/* Secure DRM Area - Reserved 0x60000000 - 0x611FFFFF */
#define SDRAM_DRM_AREA_START_ADDR			0x60000000
#define SDRAM_DRM_AREA_END_ADDR				0x611FFFFF

#define SDRAM_SECURE_OS_START_ADDR			0x7F500000
#define SDRAM_SECURE_OS_END_ADDR			0x7F7FFFFF
#define SDRAM_SECURE_OS_SIZE				0x300000

#define SDRAM_VOCODER_START_ADDR			0x4F800000
#define SDRAM_VOCODER_END_ADDR				0x4FFFFFFF
#define SDRAM_VOCODER_SIZE				0x800000

#define SDRAM_KERNEL_START_ADDR				0x49000000

#endif /* __MEMORY_R8A7373_H__ */
