<course cert_html_view_enabled="true" display_name="VLSI" language="en" start="&quot;2030-01-01T00:00:00+00:00&quot;">
  <chapter url_name="4d7da6b5aeb145d4a784ff1373f20467"/>
  <chapter url_name="6360dfd1f63944c6a899c33585faea26"/>
  <chapter url_name="a8ac971036fa4c11a54683d031ea480f"/>
  <chapter url_name="8e2ce741fa5b479fab3c47d213d60564"/>
  <chapter url_name="1c125876f028442f9e4dfd8dcb4a3637"/>
  <chapter url_name="faa2ac98a0e7446586b614c0bad6b6e6"/>
  <chapter url_name="6704c56661044e7bbfe3cc17a78e418d"/>
  <chapter url_name="5ffb2a7112d745859e11ffea3db168b7"/>
  <chapter url_name="1d308feeb18042e8bd329ea279a01f08"/>
  <chapter url_name="b031c39befa6476bb891c2e7a76c8a39"/>
  <chapter url_name="294e48ded7ba40118ddf446068a1caa5"/>
  <wiki slug="IIITH.cse14-iiith.Anytime"/>
</course>
