{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743694740423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743694740423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 03 11:39:00 2025 " "Processing started: Thu Apr 03 11:39:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743694740423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1743694740423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mini_SRC_CPU -c Mini_SRC_CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mini_SRC_CPU -c Mini_SRC_CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1743694740423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1743694742370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1743694742370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minisrc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file minisrc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 minisrc_tb " "Found entity 1: minisrc_tb" {  } { { "minisrc_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/minisrc_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minisrc.v 1 1 " "Found 1 design units, including 1 entities, in source file minisrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 minisrc " "Found entity 1: minisrc" {  } { { "minisrc.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/minisrc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/control_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/brmi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/brmi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 brmi_tb " "Found entity 1: brmi_tb" {  } { { "Testbenches/brmi_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/brmi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/brpl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/brpl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 brpl_tb " "Found entity 1: brpl_tb" {  } { { "Testbenches/brpl_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/brpl_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/ori_case_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/ori_case_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ori_case_tb " "Found entity 1: ori_case_tb" {  } { { "Testbenches/ori_case_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/ori_case_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/andi_case_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/andi_case_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 andi_case_tb " "Found entity 1: andi_case_tb" {  } { { "Testbenches/andi_case_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/andi_case_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752471 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mflo_tb.v(93) " "Verilog HDL information at mflo_tb.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/mflo_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/mflo_tb.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743694752482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/mflo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/mflo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mflo_tb " "Found entity 1: mflo_tb" {  } { { "Testbenches/mflo_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/mflo_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752489 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mfhi_tb.v(93) " "Verilog HDL information at mfhi_tb.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/mfhi_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/mfhi_tb.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743694752500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/mfhi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/mfhi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfhi_tb " "Found entity 1: mfhi_tb" {  } { { "Testbenches/mfhi_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/mfhi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/store_case2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/store_case2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 store_case2_tb " "Found entity 1: store_case2_tb" {  } { { "Testbenches/store_case2_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/store_case2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/jal_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/jal_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jal_tb " "Found entity 1: jal_tb" {  } { { "Testbenches/jal_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/jal_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/store_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/store_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 store_tb " "Found entity 1: store_tb" {  } { { "Testbenches/store_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/store_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/jr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/jr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jr_tb " "Found entity 1: jr_tb" {  } { { "Testbenches/jr_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/jr_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/brnz_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/brnz_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 brnz_tb " "Found entity 1: brnz_tb" {  } { { "Testbenches/brnz_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/brnz_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/brzr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/brzr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 brzr_tb " "Found entity 1: brzr_tb" {  } { { "Testbenches/brzr_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/brzr_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/ldi_case4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/ldi_case4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldi_case4_tb " "Found entity 1: ldi_case4_tb" {  } { { "Testbenches/ldi_case4_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/ldi_case4_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/in_case_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/in_case_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_case_tb " "Found entity 1: in_case_tb" {  } { { "Testbenches/in_case_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/in_case_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752653 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 out_case_tb.v(49) " "Verilog HDL Expression warning at out_case_tb.v(49): truncated literal to match 4 bits" {  } { { "Testbenches/out_case_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/out_case_tb.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1743694752664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/out_case_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/out_case_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_case_tb " "Found entity 1: out_case_tb" {  } { { "Testbenches/out_case_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/out_case_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/addi_case_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/addi_case_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addi_case_tb " "Found entity 1: addi_case_tb" {  } { { "Testbenches/addi_case_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/addi_case_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/ld_case2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/ld_case2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_case2_tb " "Found entity 1: ld_case2_tb" {  } { { "Testbenches/ld_case2_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/ld_case2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752708 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Testbenches/store_case1_tb.v " "Can't analyze file -- file Testbenches/store_case1_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1743694752720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/ldi_case3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/ldi_case3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldi_case3_tb " "Found entity 1: ldi_case3_tb" {  } { { "Testbenches/ldi_case3_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/ldi_case3_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "Testbenches/ram_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/ram_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/datapath_tb_ld.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/datapath_tb_ld.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb_ld " "Found entity 1: datapath_tb_ld" {  } { { "Testbenches/datapath_tb_ld.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_ld.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32 " "Found entity 1: mux2to1_32" {  } { { "mux2to1_32.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/mux2to1_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff_logic " "Found entity 1: con_ff_logic" {  } { { "con_ff_logic.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/con_ff_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752815 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb_sra.v(68) " "Verilog HDL information at datapath_tb_sra.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/datapath_tb_sra.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_sra.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743694752828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/datapath_tb_sra.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/datapath_tb_sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb_sra " "Found entity 1: datapath_tb_sra" {  } { { "Testbenches/datapath_tb_sra.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_sra.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752837 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb_sll.v(68) " "Verilog HDL information at datapath_tb_sll.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/datapath_tb_sll.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_sll.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743694752847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/datapath_tb_sll.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/datapath_tb_sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb_sll " "Found entity 1: datapath_tb_sll" {  } { { "Testbenches/datapath_tb_sll.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_sll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752856 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb_shr.v(68) " "Verilog HDL information at datapath_tb_shr.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/datapath_tb_shr.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_shr.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743694752868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/datapath_tb_shr.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/datapath_tb_shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb_shr " "Found entity 1: datapath_tb_shr" {  } { { "Testbenches/datapath_tb_shr.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_shr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752876 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb_ror.v(68) " "Verilog HDL information at datapath_tb_ror.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/datapath_tb_ror.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_ror.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743694752888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/datapath_tb_ror.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/datapath_tb_ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb_ror " "Found entity 1: datapath_tb_ror" {  } { { "Testbenches/datapath_tb_ror.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_ror.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752896 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb_rol.v(68) " "Verilog HDL information at datapath_tb_rol.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/datapath_tb_rol.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_rol.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743694752907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/datapath_tb_rol.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/datapath_tb_rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb_rol " "Found entity 1: datapath_tb_rol" {  } { { "Testbenches/datapath_tb_rol.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_rol.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752916 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb_not.v(63) " "Verilog HDL information at datapath_tb_not.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/datapath_tb_not.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_not.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743694752926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/datapath_tb_not.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/datapath_tb_not.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb_not " "Found entity 1: datapath_tb_not" {  } { { "Testbenches/datapath_tb_not.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_not.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752935 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb_neg.v(63) " "Verilog HDL information at datapath_tb_neg.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/datapath_tb_neg.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_neg.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743694752947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/datapath_tb_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/datapath_tb_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb_neg " "Found entity 1: datapath_tb_neg" {  } { { "Testbenches/datapath_tb_neg.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_neg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752956 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb_sub.v(68) " "Verilog HDL information at datapath_tb_sub.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/datapath_tb_sub.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_sub.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743694752967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/datapath_tb_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/datapath_tb_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb_sub " "Found entity 1: datapath_tb_sub" {  } { { "Testbenches/datapath_tb_sub.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_sub.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752975 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb_add.v(69) " "Verilog HDL information at datapath_tb_add.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/datapath_tb_add.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_add.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743694752985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/datapath_tb_add.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/datapath_tb_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb_add " "Found entity 1: datapath_tb_add" {  } { { "Testbenches/datapath_tb_add.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694752993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694752993 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb_or.v(68) " "Verilog HDL information at datapath_tb_or.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/datapath_tb_or.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_or.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743694753005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/datapath_tb_or.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/datapath_tb_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb_or " "Found entity 1: datapath_tb_or" {  } { { "Testbenches/datapath_tb_or.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_or.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753015 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb_div.v(68) " "Verilog HDL information at datapath_tb_div.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/datapath_tb_div.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_div.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743694753025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/datapath_tb_div.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/datapath_tb_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb_div " "Found entity 1: datapath_tb_div" {  } { { "Testbenches/datapath_tb_div.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753034 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb_mul.v(68) " "Verilog HDL information at datapath_tb_mul.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/datapath_tb_mul.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_mul.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743694753044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/datapath_tb_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/datapath_tb_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb_mul " "Found entity 1: datapath_tb_mul" {  } { { "Testbenches/datapath_tb_mul.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_mul.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/subtractor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/subtractor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_32bit " "Found entity 1: subtractor_32bit" {  } { { "ALU/subtractor_32bit.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ALU/subtractor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "ALU/full_adder.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ALU/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "ALU/divider.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ALU/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/booth_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/booth_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_multiplier " "Found entity 1: booth_multiplier" {  } { { "ALU/booth_multiplier.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ALU/booth_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file registers/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "Registers/program_counter.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Registers/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/register_64.v 1 1 " "Found 1 design units, including 1 entities, in source file registers/register_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_64 " "Found entity 1: register_64" {  } { { "Registers/register_64.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Registers/register_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/register_32.v 1 1 " "Found 1 design units, including 1 entities, in source file registers/register_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "Registers/register_32.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Registers/register_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file registers/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Registers/register_file.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Registers/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file registers/mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdr " "Found entity 1: mdr" {  } { { "Registers/mdr.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Registers/mdr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "ALU/adder_32bit.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ALU/adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753322 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb_and.v(68) " "Verilog HDL information at datapath_tb_and.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743694753335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/datapath_tb_and.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/datapath_tb_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb_and " "Found entity 1: datapath_tb_and" {  } { { "Testbenches/datapath_tb_and.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/Testbenches/datapath_tb_and.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode " "Found entity 1: select_encode" {  } { { "select_encode.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/select_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743694753386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743694753386 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "minisrc_tb " "Elaborating entity \"minisrc_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1743694753526 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "Clock minisrc_tb.v(38) " "Verilog HDL warning at minisrc_tb.v(38): assignments to Clock create a combinational loop" {  } { { "minisrc_tb.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/minisrc_tb.v" 38 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1743694753527 "|minisrc_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minisrc minisrc:uut " "Elaborating entity \"minisrc\" for hierarchy \"minisrc:uut\"" {  } { { "minisrc_tb.v" "uut" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/minisrc_tb.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694753529 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Halt minisrc.v(10) " "Output port \"Halt\" at minisrc.v(10) has no driver" {  } { { "minisrc.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/minisrc.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1743694753531 "|minisrc_tb|minisrc:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit minisrc:uut\|control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"minisrc:uut\|control_unit:CU\"" {  } { { "minisrc.v" "CU" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/minisrc.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694753534 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CON_out control_unit.v(771) " "Verilog HDL Always Construct warning at control_unit.v(771): variable \"CON_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/control_unit.v" 771 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1743694753544 "|minisrc_tb|minisrc:uut|control_unit:CU"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(334) " "Verilog HDL Case Statement information at control_unit.v(334): all case item expressions in this case statement are onehot" {  } { { "control_unit.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/control_unit.v" 334 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1743694753545 "|minisrc_tb|minisrc:uut|control_unit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath minisrc:uut\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"minisrc:uut\|datapath:DP\"" {  } { { "minisrc.v" "DP" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/minisrc.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694753597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file minisrc:uut\|datapath:DP\|register_file:GP_reg " "Elaborating entity \"register_file\" for hierarchy \"minisrc:uut\|datapath:DP\|register_file:GP_reg\"" {  } { { "datapath.v" "GP_reg" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/datapath.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694753611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter minisrc:uut\|datapath:DP\|program_counter:PC " "Elaborating entity \"program_counter\" for hierarchy \"minisrc:uut\|datapath:DP\|program_counter:PC\"" {  } { { "datapath.v" "PC" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/datapath.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694753626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32 minisrc:uut\|datapath:DP\|register_32:IR " "Elaborating entity \"register_32\" for hierarchy \"minisrc:uut\|datapath:DP\|register_32:IR\"" {  } { { "datapath.v" "IR" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694753637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encode minisrc:uut\|datapath:DP\|select_encode:SE_Logic " "Elaborating entity \"select_encode\" for hierarchy \"minisrc:uut\|datapath:DP\|select_encode:SE_Logic\"" {  } { { "datapath.v" "SE_Logic" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/datapath.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694753650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_32 minisrc:uut\|datapath:DP\|mux2to1_32:mux_ALU_B " "Elaborating entity \"mux2to1_32\" for hierarchy \"minisrc:uut\|datapath:DP\|mux2to1_32:mux_ALU_B\"" {  } { { "datapath.v" "mux_ALU_B" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/datapath.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694753670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu minisrc:uut\|datapath:DP\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"minisrc:uut\|datapath:DP\|alu:ALU\"" {  } { { "datapath.v" "ALU" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/datapath.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694753679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit minisrc:uut\|datapath:DP\|alu:ALU\|adder_32bit:u_adder " "Elaborating entity \"adder_32bit\" for hierarchy \"minisrc:uut\|datapath:DP\|alu:ALU\|adder_32bit:u_adder\"" {  } { { "ALU/alu.v" "u_adder" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ALU/alu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694753692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder minisrc:uut\|datapath:DP\|alu:ALU\|adder_32bit:u_adder\|full_adder:adder_gen\[0\].fa_inst " "Elaborating entity \"full_adder\" for hierarchy \"minisrc:uut\|datapath:DP\|alu:ALU\|adder_32bit:u_adder\|full_adder:adder_gen\[0\].fa_inst\"" {  } { { "ALU/adder_32bit.v" "adder_gen\[0\].fa_inst" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ALU/adder_32bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694753703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_32bit minisrc:uut\|datapath:DP\|alu:ALU\|subtractor_32bit:u_sub " "Elaborating entity \"subtractor_32bit\" for hierarchy \"minisrc:uut\|datapath:DP\|alu:ALU\|subtractor_32bit:u_sub\"" {  } { { "ALU/alu.v" "u_sub" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ALU/alu.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694753933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_multiplier minisrc:uut\|datapath:DP\|alu:ALU\|booth_multiplier:u_mult " "Elaborating entity \"booth_multiplier\" for hierarchy \"minisrc:uut\|datapath:DP\|alu:ALU\|booth_multiplier:u_mult\"" {  } { { "ALU/alu.v" "u_mult" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ALU/alu.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694754418 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_multiplier.v(26) " "Verilog HDL Case Statement warning at booth_multiplier.v(26): case item expression never matches the case expression" {  } { { "ALU/booth_multiplier.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ALU/booth_multiplier.v" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1743694754427 "|minisrc_tb|minisrc:uut|datapath:DP|alu:ALU|booth_multiplier:u_mult"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "booth_multiplier.v(25) " "Verilog HDL Case Statement information at booth_multiplier.v(25): all case item expressions in this case statement are onehot" {  } { { "ALU/booth_multiplier.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ALU/booth_multiplier.v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1743694754427 "|minisrc_tb|minisrc:uut|datapath:DP|alu:ALU|booth_multiplier:u_mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider minisrc:uut\|datapath:DP\|alu:ALU\|divider:u_div " "Elaborating entity \"divider\" for hierarchy \"minisrc:uut\|datapath:DP\|alu:ALU\|divider:u_div\"" {  } { { "ALU/alu.v" "u_div" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ALU/alu.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694754436 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R divider.v(14) " "Verilog HDL Always Construct warning at divider.v(14): inferring latch(es) for variable \"R\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/divider.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ALU/divider.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743694754441 "|minisrc_tb|minisrc:uut|datapath:DP|alu:ALU|divider:u_div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q divider.v(14) " "Verilog HDL Always Construct warning at divider.v(14): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/divider.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ALU/divider.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743694754441 "|minisrc_tb|minisrc:uut|datapath:DP|alu:ALU|divider:u_div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M divider.v(14) " "Verilog HDL Always Construct warning at divider.v(14): inferring latch(es) for variable \"M\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/divider.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ALU/divider.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743694754441 "|minisrc_tb|minisrc:uut|datapath:DP|alu:ALU|divider:u_div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i divider.v(14) " "Verilog HDL Always Construct warning at divider.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/divider.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ALU/divider.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743694754441 "|minisrc_tb|minisrc:uut|datapath:DP|alu:ALU|divider:u_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_64 minisrc:uut\|datapath:DP\|register_64:Z " "Elaborating entity \"register_64\" for hierarchy \"minisrc:uut\|datapath:DP\|register_64:Z\"" {  } { { "datapath.v" "Z" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/datapath.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694754451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdr minisrc:uut\|datapath:DP\|mdr:MDR " "Elaborating entity \"mdr\" for hierarchy \"minisrc:uut\|datapath:DP\|mdr:MDR\"" {  } { { "datapath.v" "MDR" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/datapath.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694754488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram minisrc:uut\|datapath:DP\|ram:RAM " "Elaborating entity \"ram\" for hierarchy \"minisrc:uut\|datapath:DP\|ram:RAM\"" {  } { { "datapath.v" "RAM" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/datapath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694754501 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out ram.v(19) " "Verilog HDL Always Construct warning at ram.v(19): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] ram.v(19) " "Inferred latch for \"data_out\[0\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] ram.v(19) " "Inferred latch for \"data_out\[1\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] ram.v(19) " "Inferred latch for \"data_out\[2\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] ram.v(19) " "Inferred latch for \"data_out\[3\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] ram.v(19) " "Inferred latch for \"data_out\[4\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] ram.v(19) " "Inferred latch for \"data_out\[5\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] ram.v(19) " "Inferred latch for \"data_out\[6\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] ram.v(19) " "Inferred latch for \"data_out\[7\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] ram.v(19) " "Inferred latch for \"data_out\[8\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] ram.v(19) " "Inferred latch for \"data_out\[9\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] ram.v(19) " "Inferred latch for \"data_out\[10\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] ram.v(19) " "Inferred latch for \"data_out\[11\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] ram.v(19) " "Inferred latch for \"data_out\[12\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] ram.v(19) " "Inferred latch for \"data_out\[13\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] ram.v(19) " "Inferred latch for \"data_out\[14\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] ram.v(19) " "Inferred latch for \"data_out\[15\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] ram.v(19) " "Inferred latch for \"data_out\[16\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] ram.v(19) " "Inferred latch for \"data_out\[17\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] ram.v(19) " "Inferred latch for \"data_out\[18\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] ram.v(19) " "Inferred latch for \"data_out\[19\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] ram.v(19) " "Inferred latch for \"data_out\[20\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] ram.v(19) " "Inferred latch for \"data_out\[21\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] ram.v(19) " "Inferred latch for \"data_out\[22\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] ram.v(19) " "Inferred latch for \"data_out\[23\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754503 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] ram.v(19) " "Inferred latch for \"data_out\[24\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754504 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] ram.v(19) " "Inferred latch for \"data_out\[25\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754504 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] ram.v(19) " "Inferred latch for \"data_out\[26\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754504 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] ram.v(19) " "Inferred latch for \"data_out\[27\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754504 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] ram.v(19) " "Inferred latch for \"data_out\[28\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754504 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] ram.v(19) " "Inferred latch for \"data_out\[29\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754504 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] ram.v(19) " "Inferred latch for \"data_out\[30\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754504 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] ram.v(19) " "Inferred latch for \"data_out\[31\]\" at ram.v(19)" {  } { { "ram.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/ram.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754504 "|minisrc_tb|minisrc:uut|datapath:DP|ram:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_ff_logic minisrc:uut\|datapath:DP\|con_ff_logic:CON_FF " "Elaborating entity \"con_ff_logic\" for hierarchy \"minisrc:uut\|datapath:DP\|con_ff_logic:CON_FF\"" {  } { { "datapath.v" "CON_FF" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/datapath.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694754531 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CON_out con_ff_logic.v(9) " "Verilog HDL Always Construct warning at con_ff_logic.v(9): inferring latch(es) for variable \"CON_out\", which holds its previous value in one or more paths through the always construct" {  } { { "con_ff_logic.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/con_ff_logic.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743694754532 "|minisrc_tb|minisrc:uut|datapath:DP|con_ff_logic:CON_FF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CON_out con_ff_logic.v(9) " "Inferred latch for \"CON_out\" at con_ff_logic.v(9)" {  } { { "con_ff_logic.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/con_ff_logic.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754533 "|minisrc_tb|minisrc:uut|datapath:DP|con_ff_logic:CON_FF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus minisrc:uut\|datapath:DP\|bus:Bus " "Elaborating entity \"bus\" for hierarchy \"minisrc:uut\|datapath:DP\|bus:Bus\"" {  } { { "datapath.v" "Bus" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/datapath.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743694754556 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bus.v(19) " "Verilog HDL Case Statement warning at bus.v(19): incomplete case statement has no default case item" {  } { { "bus.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/bus.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1743694754559 "|minisrc_tb|minisrc:uut|datapath:DP|bus:Bus"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.v(19) " "Verilog HDL Case Statement information at bus.v(19): all case item expressions in this case statement are onehot" {  } { { "bus.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/bus.v" 19 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1743694754559 "|minisrc_tb|minisrc:uut|datapath:DP|bus:Bus"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select bus.v(18) " "Verilog HDL Always Construct warning at bus.v(18): inferring latch(es) for variable \"select\", which holds its previous value in one or more paths through the always construct" {  } { { "bus.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/bus.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743694754559 "|minisrc_tb|minisrc:uut|datapath:DP|bus:Bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[0\] bus.v(18) " "Inferred latch for \"select\[0\]\" at bus.v(18)" {  } { { "bus.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/bus.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754559 "|minisrc_tb|minisrc:uut|datapath:DP|bus:Bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[1\] bus.v(18) " "Inferred latch for \"select\[1\]\" at bus.v(18)" {  } { { "bus.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/bus.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754559 "|minisrc_tb|minisrc:uut|datapath:DP|bus:Bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[2\] bus.v(18) " "Inferred latch for \"select\[2\]\" at bus.v(18)" {  } { { "bus.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/bus.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754559 "|minisrc_tb|minisrc:uut|datapath:DP|bus:Bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[3\] bus.v(18) " "Inferred latch for \"select\[3\]\" at bus.v(18)" {  } { { "bus.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/bus.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754559 "|minisrc_tb|minisrc:uut|datapath:DP|bus:Bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[4\] bus.v(18) " "Inferred latch for \"select\[4\]\" at bus.v(18)" {  } { { "bus.v" "" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/bus.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743694754559 "|minisrc_tb|minisrc:uut|datapath:DP|bus:Bus"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Clock " "Net \"Clock\" is missing source, defaulting to GND" {  } { { "minisrc_tb.v" "Clock" { Text "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/minisrc_tb.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1743694754731 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1743694754731 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1743694754937 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/18eiaj/Desktop/Mini_SRC_CPU/output_files/Mini_SRC_CPU.map.smsg " "Generated suppressed messages file C:/Users/18eiaj/Desktop/Mini_SRC_CPU/output_files/Mini_SRC_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1743694755044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743694755072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 03 11:39:15 2025 " "Processing ended: Thu Apr 03 11:39:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743694755072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743694755072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743694755072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1743694755072 ""}
