#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jun  3 11:10:46 2025
# Process ID         : 17000
# Current directory  : F:/Miki/JHU/research/Accelerator_2025/vit_accel
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent21624 F:\Miki\JHU\research\Accelerator_2025\vit_accel\vit_accel.xpr
# Log file           : F:/Miki/JHU/research/Accelerator_2025/vit_accel/vivado.log
# Journal file       : F:/Miki/JHU/research/Accelerator_2025/vit_accel\vivado.jou
# Running On         : laptop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-1370P
# CPU Frequency      : 2189 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16873 MB
# Swap memory        : 22548 MB
# Total Virtual      : 39422 MB
# Available Virtual  : 26892 MB
#-----------------------------------------------------------
start_gui
open_project F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/ff_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/mac_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/mult_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/mult_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/mult_row.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_row
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/pe_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/pe_output_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_output_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/pe_row.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_row
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/processing_element.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/qkv_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qkv_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sp_ram(DATA_WIDTH=64,MEM_DEPTH=9...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,AREG=...
Compiling module unimacro_ver.MACC_MACRO(DEVICE="7SERIES",LATE...
Compiling module xil_defaultlib.mac_unit(DATA_WIDTH=4)
Compiling module xil_defaultlib.processing_element(DATA_WIDTH=4)
Compiling module xil_defaultlib.adder(DATA_WIDTH=8)
Compiling module xil_defaultlib.pe_row(DATA_WIDTH=4)
Compiling module xil_defaultlib.pe_array(DATA_WIDTH=4)
Compiling module xil_defaultlib.pe_output_buffer(X=768,DATA_WIDT...
Compiling module xil_defaultlib.mult(DATA_WIDTH=4)
Compiling module xil_defaultlib.mult_pe(DATA_WIDTH=4)
Compiling module xil_defaultlib.mult_row(DATA_WIDTH=4)
Compiling module xil_defaultlib.mult_array(DATA_WIDTH=4)
Compiling module xil_defaultlib.qkv_block(X=768,NUM_PEs=4,NUM_MA...
Compiling module xil_defaultlib.sp_ram(DATA_WIDTH=64,MEM_DEPTH=3...
Compiling module xil_defaultlib.pe_output_buffer(DATA_WIDTH=4)
Compiling module xil_defaultlib.ff_block(X_IN=768,X_FF=3072,NUM_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.398 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1629.398 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/ff_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/mac_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/mult_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/mult_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/mult_row.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_row
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/pe_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/pe_output_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_output_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/pe_row.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_row
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/processing_element.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/qkv_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qkv_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sp_ram(DATA_WIDTH=64,MEM_DEPTH=9...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,AREG=...
Compiling module unimacro_ver.MACC_MACRO(DEVICE="7SERIES",LATE...
Compiling module xil_defaultlib.mac_unit(DATA_WIDTH=4)
Compiling module xil_defaultlib.processing_element(DATA_WIDTH=4)
Compiling module xil_defaultlib.adder(DATA_WIDTH=8)
Compiling module xil_defaultlib.pe_row(DATA_WIDTH=4)
Compiling module xil_defaultlib.pe_array(DATA_WIDTH=4)
Compiling module xil_defaultlib.pe_output_buffer(X=768,DATA_WIDT...
Compiling module xil_defaultlib.mult(DATA_WIDTH=4)
Compiling module xil_defaultlib.mult_pe(DATA_WIDTH=4)
Compiling module xil_defaultlib.mult_row(DATA_WIDTH=4)
Compiling module xil_defaultlib.mult_array(DATA_WIDTH=4)
Compiling module xil_defaultlib.qkv_block(X=768,NUM_PEs=4,NUM_MA...
Compiling module xil_defaultlib.sp_ram(DATA_WIDTH=64,MEM_DEPTH=3...
Compiling module xil_defaultlib.pe_output_buffer(DATA_WIDTH=4)
Compiling module xil_defaultlib.ff_block(X_IN=768,X_FF=3072,NUM_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1648.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting Updated Testbench...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1648.070 ; gain = 0.000
run all
Computation done. Final output = 0
$finish called at time : 1131085 ns : File "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sim_1/new/top_tb.sv" Line 165
run: Time (s): cpu = 00:00:20 ; elapsed = 00:03:16 . Memory (MB): peak = 1648.070 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1648.070 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 67184 KB (Peak: 67184 KB), Simulation CPU Usage: 220187 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  3 12:05:48 2025...
