

================================================================
== Vivado HLS Report for 'eCpri_header_config'
================================================================
* Date:           Fri Apr  9 10:12:34 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        eCpri_header
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvd1760-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     2.004|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_src_state_load = load i2* @data_src_state, align 1" [eCpri_header/eCpri_header_with_8PCID.cpp:36]   --->   Operation 3 'load' 'data_src_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%count_load = load i32* @count, align 4" [eCpri_header/eCpri_header_with_8PCID.cpp:52]   --->   Operation 4 'load' 'count_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.65ns)   --->   "switch i2 %data_src_state_load, label %._crit_edge483 [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %5
    i2 -1, label %6
  ]" [eCpri_header/eCpri_header_with_8PCID.cpp:38]   --->   Operation 5 'switch' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 6 [1/1] (0.64ns)   --->   "store i2 1, i2* @data_src_state, align 1" [eCpri_header/eCpri_header_with_8PCID.cpp:101]   --->   Operation 6 'store' <Predicate = (data_src_state_load == 3)> <Delay = 0.64>
ST_1 : Operation 7 [1/1] (0.60ns)   --->   "br label %._crit_edge483" [eCpri_header/eCpri_header_with_8PCID.cpp:102]   --->   Operation 7 'br' <Predicate = (data_src_state_load == 3)> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.64ns)   --->   "store i2 -1, i2* @data_src_state, align 1" [eCpri_header/eCpri_header_with_8PCID.cpp:95]   --->   Operation 8 'store' <Predicate = (data_src_state_load == 2)> <Delay = 0.64>
ST_1 : Operation 9 [1/1] (0.60ns)   --->   "br label %._crit_edge483" [eCpri_header/eCpri_header_with_8PCID.cpp:96]   --->   Operation 9 'br' <Predicate = (data_src_state_load == 2)> <Delay = 0.60>
ST_1 : Operation 10 [1/1] (0.95ns)   --->   "%add_ln52 = add nsw i32 %count_load, 1" [eCpri_header/eCpri_header_with_8PCID.cpp:52]   --->   Operation 10 'add' 'add_ln52' <Predicate = (data_src_state_load == 1)> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.05ns)   --->   "%icmp_ln879 = icmp eq i32 %add_ln52, 10" [eCpri_header/eCpri_header_with_8PCID.cpp:53]   --->   Operation 11 'icmp' 'icmp_ln879' <Predicate = (data_src_state_load == 1)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %3, label %4" [eCpri_header/eCpri_header_with_8PCID.cpp:53]   --->   Operation 12 'br' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.64ns)   --->   "store i2 1, i2* @data_src_state, align 1" [eCpri_header/eCpri_header_with_8PCID.cpp:79]   --->   Operation 13 'store' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.64>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "br label %._crit_edge483" [eCpri_header/eCpri_header_with_8PCID.cpp:81]   --->   Operation 14 'br' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.60>
ST_1 : Operation 15 [1/1] (0.64ns)   --->   "store i2 -2, i2* @data_src_state, align 1" [eCpri_header/eCpri_header_with_8PCID.cpp:57]   --->   Operation 15 'store' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.64>
ST_1 : Operation 16 [1/1] (0.60ns)   --->   "br label %._crit_edge483" [eCpri_header/eCpri_header_with_8PCID.cpp:59]   --->   Operation 16 'br' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.60>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i16P(i16* %eCPRI_PCID_config_V_PCID_conf_V, i32 1)" [eCpri_header/eCpri_header_with_8PCID.cpp:41]   --->   Operation 17 'nbreadreq' 'tmp' <Predicate = (data_src_state_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 18 [1/1] (0.60ns)   --->   "br i1 %tmp, label %1, label %._crit_edge483" [eCpri_header/eCpri_header_with_8PCID.cpp:41]   --->   Operation 18 'br' <Predicate = (data_src_state_load == 0)> <Delay = 0.60>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_PCID_conf_V = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %eCPRI_PCID_config_V_PCID_conf_V)" [eCpri_header/eCpri_header_with_8PCID.cpp:44]   --->   Operation 19 'read' 'tmp_PCID_conf_V' <Predicate = (data_src_state_load == 0 & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (0.64ns)   --->   "store i2 1, i2* @data_src_state, align 1" [eCpri_header/eCpri_header_with_8PCID.cpp:47]   --->   Operation 20 'store' <Predicate = (data_src_state_load == 0 & tmp)> <Delay = 0.64>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "br label %._crit_edge483" [eCpri_header/eCpri_header_with_8PCID.cpp:48]   --->   Operation 21 'br' <Predicate = (data_src_state_load == 0 & tmp)> <Delay = 0.60>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%count_flag_1 = phi i1 [ false, %codeRepl ], [ true, %6 ], [ false, %5 ], [ true, %3 ], [ true, %4 ], [ true, %1 ], [ false, %0 ]"   --->   Operation 22 'phi' 'count_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%count_new_1 = phi i32 [ undef, %codeRepl ], [ 0, %6 ], [ undef, %5 ], [ 0, %3 ], [ %add_ln52, %4 ], [ 0, %1 ], [ 0, %0 ]" [eCpri_header/eCpri_header_with_8PCID.cpp:52]   --->   Operation 23 'phi' 'count_new_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %count_flag_1, label %mergeST, label %._crit_edge483.new"   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "store i32 %count_new_1, i32* @count, align 4" [eCpri_header/eCpri_header_with_8PCID.cpp:43]   --->   Operation 25 'store' <Predicate = (count_flag_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.60>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %eCPRI_PCID_config_V_PCID_conf_V), !map !94"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %eCPRI_data_out_V_data_V), !map !98"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_out), !map !102"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %PAYLOAD_VALUE), !map !106"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @eCpri_header_config_s) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %eCPRI_data_out_V_data_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [eCpri_header/eCpri_header_with_8PCID.cpp:11]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %eCPRI_PCID_config_V_PCID_conf_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [eCpri_header/eCpri_header_with_8PCID.cpp:13]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [eCpri_header/eCpri_header_with_8PCID.cpp:15]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %state_out, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [eCpri_header/eCpri_header_with_8PCID.cpp:16]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %PAYLOAD_VALUE, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [eCpri_header/eCpri_header_with_8PCID.cpp:17]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [eCpri_header/eCpri_header_with_8PCID.cpp:18]   --->   Operation 36 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i2* @data_src_state, i32 1, [1 x i8]* @p_str) nounwind" [eCpri_header/eCpri_header_with_8PCID.cpp:34]   --->   Operation 37 'specreset' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i2 %data_src_state_load to i8" [eCpri_header/eCpri_header_with_8PCID.cpp:36]   --->   Operation 38 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %state_out, i8 %zext_ln36)" [eCpri_header/eCpri_header_with_8PCID.cpp:36]   --->   Operation 39 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%pcid_config_value_V_s = load i16* @pcid_config_value_V, align 2" [eCpri_header/eCpri_header_with_8PCID.cpp:73]   --->   Operation 40 'load' 'pcid_config_value_V_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%start_pcid_config_va_1 = load i16* @start_pcid_config_va, align 2" [eCpri_header/eCpri_header_with_8PCID.cpp:100]   --->   Operation 41 'load' 'start_pcid_config_va_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.60ns)   --->   "store i16 %start_pcid_config_va_1, i16* @pcid_config_value_V, align 2" [eCpri_header/eCpri_header_with_8PCID.cpp:100]   --->   Operation 42 'store' <Predicate = (data_src_state_load == 3)> <Delay = 0.60>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %PAYLOAD_VALUE, i16 144)" [eCpri_header/eCpri_header_with_8PCID.cpp:84]   --->   Operation 43 'write' <Predicate = (data_src_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i32(i16 256, i16 %pcid_config_value_V_s, i32 9437185)" [eCpri_header/eCpri_header_with_8PCID.cpp:91]   --->   Operation 44 'bitconcatenate' 'p_Result_1' <Predicate = (data_src_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %eCPRI_data_out_V_data_V, i64 %p_Result_1)" [eCpri_header/eCpri_header_with_8PCID.cpp:93]   --->   Operation 45 'write' <Predicate = (data_src_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %PAYLOAD_VALUE, i16 1440)" [eCpri_header/eCpri_header_with_8PCID.cpp:68]   --->   Operation 46 'write' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i32(i16 256, i16 %pcid_config_value_V_s, i32 94371841)" [eCpri_header/eCpri_header_with_8PCID.cpp:75]   --->   Operation 47 'bitconcatenate' 'p_Result_s' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %eCPRI_data_out_V_data_V, i64 %p_Result_s)" [eCpri_header/eCpri_header_with_8PCID.cpp:78]   --->   Operation 48 'write' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 49 [1/1] (0.60ns)   --->   "store i16 %tmp_PCID_conf_V, i16* @pcid_config_value_V, align 2" [eCpri_header/eCpri_header_with_8PCID.cpp:45]   --->   Operation 49 'store' <Predicate = (data_src_state_load == 0 & tmp)> <Delay = 0.60>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "store i16 %tmp_PCID_conf_V, i16* @start_pcid_config_va, align 2" [eCpri_header/eCpri_header_with_8PCID.cpp:46]   --->   Operation 50 'store' <Predicate = (data_src_state_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br label %._crit_edge483.new"   --->   Operation 51 'br' <Predicate = (count_flag_1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [eCpri_header/eCpri_header_with_8PCID.cpp:104]   --->   Operation 52 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.4ns.

 <State 1>: 2ns
The critical path consists of the following:
	'load' operation ('count_load', eCpri_header/eCpri_header_with_8PCID.cpp:52) on static variable 'count' [24]  (0 ns)
	'add' operation ('i_op', eCpri_header/eCpri_header_with_8PCID.cpp:52) [39]  (0.953 ns)
	'icmp' operation ('icmp_ln879', eCpri_header/eCpri_header_with_8PCID.cpp:53) [40]  (1.05 ns)

 <State 2>: 0.605ns
The critical path consists of the following:
	'load' operation ('start_pcid_config_va_1', eCpri_header/eCpri_header_with_8PCID.cpp:100) on static variable 'start_pcid_config_va' [26]  (0 ns)
	'store' operation ('store_ln100', eCpri_header/eCpri_header_with_8PCID.cpp:100) of variable 'start_pcid_config_va_1', eCpri_header/eCpri_header_with_8PCID.cpp:100 on static variable 'pcid_config_value_V' [29]  (0.605 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
