#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000173842f3c40 .scope module, "RISCV_Single_Cycle" "RISCV_Single_Cycle" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "PC_out_top";
    .port_info 3 /OUTPUT 32 "Instruction_out_top";
L_0000017384302880 .functor AND 1, v0000017384325180_0, v0000017384373320_0, C4<1>, C4<1>;
L_0000017384302570 .functor BUFZ 32, v0000017384327cd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017384302960 .functor BUFZ 32, L_0000017384301e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017384328590_0 .net "ALUControl", 3 0, v0000017384325720_0;  1 drivers
v0000017384328950_0 .net "ASel", 0 0, v0000017384373000_0;  1 drivers
v0000017384327550_0 .net "BSel", 0 0, v0000017384373780_0;  1 drivers
v0000017384328630_0 .net "BrUn", 0 0, v0000017384372920_0;  1 drivers
v00000173843286d0_0 .net "ImmSel", 2 0, v00000173843731e0_0;  1 drivers
v00000173843289f0_0 .net "Instruction_out_top", 31 0, L_0000017384302960;  1 drivers
v0000017384327690_0 .net "MemRW", 0 0, v0000017384372240_0;  1 drivers
v00000173843277d0_0 .net "PCSel", 0 0, v0000017384373320_0;  1 drivers
v0000017384327c30_0 .net "PC_out_top", 31 0, L_0000017384302570;  1 drivers
v0000017384326e70_0 .net "RegWEn", 0 0, v0000017384373280_0;  1 drivers
v00000173843272d0_0 .net "WBSel", 1 0, v00000173843733c0_0;  1 drivers
L_0000017384374028 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000017384326f10_0 .net/2u *"_ivl_6", 31 0, L_0000017384374028;  1 drivers
v0000017384327870_0 .net "alu_a", 31 0, L_00000173843cd710;  1 drivers
v0000017384326fb0_0 .net "alu_b", 31 0, L_00000173843cc130;  1 drivers
v0000017384327af0_0 .net "alu_result", 31 0, v0000017384325c20_0;  1 drivers
v000001738432a1b0_0 .net "alu_sign", 0 0, v0000017384325540_0;  1 drivers
v000001738432a570_0 .net "alu_zero", 0 0, v0000017384324fa0_0;  1 drivers
v000001738432a390_0 .net "branch_taken", 0 0, v0000017384325180_0;  1 drivers
o0000017384330148 .functor BUFZ 1, C4<z>; HiZ drive
v0000017384329d50_0 .net "clk", 0 0, o0000017384330148;  0 drivers
v0000017384329fd0_0 .net "dmem_read_data", 31 0, L_0000017384301d20;  1 drivers
v000001738432abb0_0 .net "imm_out", 31 0, v0000017384327910_0;  1 drivers
v000001738432b010_0 .net "inst", 31 0, L_0000017384301e70;  1 drivers
v000001738432b650_0 .net "next_pc", 31 0, L_00000173843cc8b0;  1 drivers
v000001738432b150_0 .net "pc", 31 0, v0000017384327cd0_0;  1 drivers
v000001738432a430_0 .net "pc_branch", 31 0, L_000001738432b5b0;  1 drivers
v000001738432b510_0 .net "pc_plus4", 31 0, L_000001738432ad90;  1 drivers
v000001738432b330_0 .net "pcsel_branch", 0 0, L_0000017384302880;  1 drivers
v000001738432ab10_0 .net "rd", 4 0, L_000001738432acf0;  1 drivers
v000001738432a4d0_0 .net "reg_write_data", 31 0, L_00000173843cfcc0;  1 drivers
v000001738432a890_0 .net "rs1", 4 0, L_000001738432b790;  1 drivers
v000001738432a250_0 .net "rs1_data", 31 0, L_00000173843cc450;  1 drivers
v000001738432a2f0_0 .net "rs2", 4 0, L_000001738432b830;  1 drivers
v000001738432b970_0 .net "rs2_data", 31 0, L_00000173843cdad0;  1 drivers
o0000017384330808 .functor BUFZ 1, C4<z>; HiZ drive
v0000017384329c10_0 .net "rst_n", 0 0, o0000017384330808;  0 drivers
L_000001738432b790 .part L_0000017384301e70, 15, 5;
L_000001738432b830 .part L_0000017384301e70, 20, 5;
L_000001738432acf0 .part L_0000017384301e70, 7, 5;
L_000001738432ad90 .arith/sum 32, v0000017384327cd0_0, L_0000017384374028;
L_000001738432b5b0 .arith/sum 32, v0000017384327cd0_0, v0000017384327910_0;
L_00000173843cc810 .part L_0000017384301e70, 12, 3;
S_00000173842980c0 .scope module, "DMEM_inst" "D_MEM" 2 120, 3 1 0, S_00000173842f3c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRW";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data";
L_0000017384301d20 .functor BUFZ 32, L_00000173843cc630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000173842ee570_0 .net "MemRW", 0 0, v0000017384372240_0;  alias, 1 drivers
v00000173842ee110_0 .net *"_ivl_0", 31 0, L_00000173843cc630;  1 drivers
v00000173842ee610_0 .net *"_ivl_3", 29 0, L_00000173843cc770;  1 drivers
v00000173842ee6b0_0 .net "addr", 31 0, v0000017384325c20_0;  alias, 1 drivers
v00000173842ee750_0 .net "clk", 0 0, o0000017384330148;  alias, 0 drivers
v00000173842ed170 .array "memory", 255 0, 31 0;
v00000173842ee7f0_0 .net "read_data", 31 0, L_0000017384301d20;  alias, 1 drivers
v00000173842ee930_0 .net "write_data", 31 0, L_00000173843cdad0;  alias, 1 drivers
E_00000173842f5d50 .event posedge, v00000173842ee750_0;
L_00000173843cc630 .array/port v00000173842ed170, L_00000173843cc770;
L_00000173843cc770 .part v0000017384325c20_0, 2, 30;
S_00000173842a6210 .scope module, "IMEM_inst" "I_MEM" 2 57, 4 1 0, S_00000173842f3c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "inst";
L_0000017384301e70 .functor BUFZ 32, L_000001738432b8d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000173842eca90_0 .net *"_ivl_0", 31 0, L_000001738432b8d0;  1 drivers
v00000173842ecb30_0 .net *"_ivl_3", 29 0, L_000001738432ba10;  1 drivers
v00000173842ed530_0 .net "addr", 31 0, v0000017384327cd0_0;  alias, 1 drivers
v00000173842ece50_0 .net "inst", 31 0, L_0000017384301e70;  alias, 1 drivers
v00000173842ed210 .array "memory", 255 0, 31 0;
E_00000173842f5e10 .event anyedge, v00000173842ed530_0, v00000173842ece50_0;
L_000001738432b8d0 .array/port v00000173842ed210, L_000001738432ba10;
L_000001738432ba10 .part v0000017384327cd0_0, 2, 30;
S_00000173842a63a0 .scope module, "Reg_inst" "RegisterFile" 2 84, 5 1 0, S_00000173842f3c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "RegWEn";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
v00000173842ed3f0_0 .net "RegWEn", 0 0, v0000017384373280_0;  alias, 1 drivers
v00000173842ed710_0 .net *"_ivl_0", 31 0, L_00000173843cda30;  1 drivers
v00000173842ed7b0_0 .net *"_ivl_10", 6 0, L_00000173843cc3b0;  1 drivers
L_00000173843741d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000173843269e0_0 .net *"_ivl_13", 1 0, L_00000173843741d8;  1 drivers
L_0000017384374220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017384325a40_0 .net/2u *"_ivl_14", 31 0, L_0000017384374220;  1 drivers
v00000173843252c0_0 .net *"_ivl_18", 31 0, L_00000173843cd670;  1 drivers
L_0000017384374268 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017384326120_0 .net *"_ivl_21", 26 0, L_0000017384374268;  1 drivers
L_00000173843742b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017384326580_0 .net/2u *"_ivl_22", 31 0, L_00000173843742b0;  1 drivers
v0000017384325860_0 .net *"_ivl_24", 0 0, L_00000173843cd7b0;  1 drivers
v0000017384325b80_0 .net *"_ivl_26", 31 0, L_00000173843cc9f0;  1 drivers
v0000017384325f40_0 .net *"_ivl_28", 6 0, L_00000173843ccf90;  1 drivers
L_0000017384374148 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017384326080_0 .net *"_ivl_3", 26 0, L_0000017384374148;  1 drivers
L_00000173843742f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017384325cc0_0 .net *"_ivl_31", 1 0, L_00000173843742f8;  1 drivers
L_0000017384374340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017384324b40_0 .net/2u *"_ivl_32", 31 0, L_0000017384374340;  1 drivers
L_0000017384374190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173843266c0_0 .net/2u *"_ivl_4", 31 0, L_0000017384374190;  1 drivers
v0000017384325d60_0 .net *"_ivl_6", 0 0, L_00000173843cd490;  1 drivers
v00000173843268a0_0 .net *"_ivl_8", 31 0, L_00000173843cd0d0;  1 drivers
v0000017384326800_0 .net "clk", 0 0, o0000017384330148;  alias, 0 drivers
v0000017384326300_0 .var/i "i", 31 0;
v00000173843254a0_0 .net "rd", 4 0, L_000001738432acf0;  alias, 1 drivers
v0000017384325e00 .array "regfile", 31 0, 31 0;
v0000017384326940_0 .net "rs1", 4 0, L_000001738432b790;  alias, 1 drivers
v00000173843261c0_0 .net "rs1_data", 31 0, L_00000173843cc450;  alias, 1 drivers
v0000017384325ea0_0 .net "rs2", 4 0, L_000001738432b830;  alias, 1 drivers
v0000017384326760_0 .net "rs2_data", 31 0, L_00000173843cdad0;  alias, 1 drivers
v0000017384324be0_0 .net "rst_n", 0 0, o0000017384330808;  alias, 0 drivers
v0000017384324c80_0 .net "write_data", 31 0, L_00000173843cfcc0;  alias, 1 drivers
E_00000173842f6250 .event negedge, v0000017384324be0_0;
L_00000173843cda30 .concat [ 5 27 0 0], L_000001738432b790, L_0000017384374148;
L_00000173843cd490 .cmp/ne 32, L_00000173843cda30, L_0000017384374190;
L_00000173843cd0d0 .array/port v0000017384325e00, L_00000173843cc3b0;
L_00000173843cc3b0 .concat [ 5 2 0 0], L_000001738432b790, L_00000173843741d8;
L_00000173843cc450 .functor MUXZ 32, L_0000017384374220, L_00000173843cd0d0, L_00000173843cd490, C4<>;
L_00000173843cd670 .concat [ 5 27 0 0], L_000001738432b830, L_0000017384374268;
L_00000173843cd7b0 .cmp/ne 32, L_00000173843cd670, L_00000173843742b0;
L_00000173843cc9f0 .array/port v0000017384325e00, L_00000173843ccf90;
L_00000173843ccf90 .concat [ 5 2 0 0], L_000001738432b830, L_00000173843742f8;
L_00000173843cdad0 .functor MUXZ 32, L_0000017384374340, L_00000173843cc9f0, L_00000173843cd7b0, C4<>;
S_000001738428bea0 .scope module, "alu" "ALU" 2 111, 6 1 0, S_00000173842f3c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "Sign";
L_0000017384302810 .functor NOT 32, L_00000173843cc130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017384325540_0 .var "Sign", 0 0;
v00000173843257c0_0 .net *"_ivl_1", 0 0, L_00000173843cc590;  1 drivers
v0000017384324d20_0 .net *"_ivl_10", 31 0, L_00000173843cdc10;  1 drivers
L_0000017384374388 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017384324dc0_0 .net *"_ivl_13", 30 0, L_0000017384374388;  1 drivers
v0000017384325fe0_0 .net *"_ivl_2", 31 0, L_0000017384302810;  1 drivers
v00000173843255e0_0 .net *"_ivl_4", 31 0, L_00000173843cd170;  1 drivers
v0000017384325360_0 .net *"_ivl_6", 31 0, L_00000173843cdb70;  1 drivers
v0000017384324e60_0 .net *"_ivl_9", 0 0, L_00000173843cd850;  1 drivers
v0000017384325400_0 .net "a", 31 0, L_00000173843cd710;  alias, 1 drivers
v00000173843263a0_0 .net "alu_control", 3 0, v0000017384325720_0;  alias, 1 drivers
v0000017384324f00_0 .net "b", 31 0, L_00000173843cc130;  alias, 1 drivers
v0000017384325c20_0 .var "result", 31 0;
v0000017384326260_0 .net "sum", 31 0, L_00000173843cdd50;  1 drivers
v0000017384324fa0_0 .var "zero", 0 0;
E_00000173842f6610/0 .event anyedge, v00000173843263a0_0, v0000017384326260_0, v0000017384325400_0, v0000017384324f00_0;
E_00000173842f6610/1 .event anyedge, v00000173842ee6b0_0;
E_00000173842f6610 .event/or E_00000173842f6610/0, E_00000173842f6610/1;
L_00000173843cc590 .part v0000017384325720_0, 0, 1;
L_00000173843cd170 .functor MUXZ 32, L_00000173843cc130, L_0000017384302810, L_00000173843cc590, C4<>;
L_00000173843cdb70 .arith/sum 32, L_00000173843cd710, L_00000173843cd170;
L_00000173843cd850 .part v0000017384325720_0, 0, 1;
L_00000173843cdc10 .concat [ 1 31 0 0], L_00000173843cd850, L_0000017384374388;
L_00000173843cdd50 .arith/sum 32, L_00000173843cdb70, L_00000173843cdc10;
S_000001738428c030 .scope module, "branch_comp" "Branch_Comp" 2 128, 7 1 0, S_00000173842f3c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 1 "BrUn";
    .port_info 4 /OUTPUT 1 "branch_taken";
L_00000173843025e0 .functor BUFZ 32, L_00000173843cc450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000173843021f0 .functor BUFZ 32, L_00000173843cdad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017384325040_0 .net "BrUn", 0 0, v0000017384372920_0;  alias, 1 drivers
v00000173843250e0_0 .net "a", 31 0, L_00000173843cc450;  alias, 1 drivers
v0000017384325680_0 .net/s "a_signed", 31 0, L_00000173843025e0;  1 drivers
v0000017384326440_0 .net "b", 31 0, L_00000173843cdad0;  alias, 1 drivers
v0000017384326620_0 .net/s "b_signed", 31 0, L_00000173843021f0;  1 drivers
v0000017384325180_0 .var "branch_taken", 0 0;
v0000017384325220_0 .net "funct3", 2 0, L_00000173843cc810;  1 drivers
E_00000173842f52d0/0 .event anyedge, v0000017384325220_0, v00000173843261c0_0, v00000173842ee930_0, v0000017384325040_0;
E_00000173842f52d0/1 .event anyedge, v0000017384325680_0, v0000017384326620_0;
E_00000173842f52d0 .event/or E_00000173842f52d0/0, E_00000173842f52d0/1;
S_0000017384279c70 .scope module, "control_unit" "Control_Unit_Top" 2 63, 8 1 0, S_00000173842f3c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "BrUn";
    .port_info 2 /OUTPUT 1 "ASel";
    .port_info 3 /OUTPUT 1 "BSel";
    .port_info 4 /OUTPUT 1 "MemRW";
    .port_info 5 /OUTPUT 1 "RegWEn";
    .port_info 6 /OUTPUT 3 "ImmSel";
    .port_info 7 /OUTPUT 2 "WBSel";
    .port_info 8 /OUTPUT 1 "PCSel";
    .port_info 9 /OUTPUT 4 "ALUControl";
v0000017384373d20_0 .net "ALUControl", 3 0, v0000017384325720_0;  alias, 1 drivers
v0000017384372880_0 .net "ALUop", 1 0, v0000017384373460_0;  1 drivers
v00000173843729c0_0 .net "ASel", 0 0, v0000017384373000_0;  alias, 1 drivers
v0000017384373dc0_0 .net "BSel", 0 0, v0000017384373780_0;  alias, 1 drivers
v0000017384372e20_0 .net "BrUn", 0 0, v0000017384372920_0;  alias, 1 drivers
v0000017384372b00_0 .net "ImmSel", 2 0, v00000173843731e0_0;  alias, 1 drivers
v0000017384373640_0 .net "MemRW", 0 0, v0000017384372240_0;  alias, 1 drivers
v00000173843722e0_0 .net "PCSel", 0 0, v0000017384373320_0;  alias, 1 drivers
v0000017384373e60_0 .net "RegWEn", 0 0, v0000017384373280_0;  alias, 1 drivers
v0000017384372a60_0 .net "WBSel", 1 0, v00000173843733c0_0;  alias, 1 drivers
v0000017384372ba0_0 .net "funct3", 2 0, L_000001738432aed0;  1 drivers
v0000017384373820_0 .net "funct7", 6 0, L_000001738432af70;  1 drivers
v0000017384373500_0 .net "funct7b5", 0 0, L_00000173843cd530;  1 drivers
v0000017384373b40_0 .net "instr", 31 0, L_0000017384301e70;  alias, 1 drivers
v0000017384373f00_0 .net "opb5", 0 0, L_00000173843cdcb0;  1 drivers
v0000017384372c40_0 .net "opcode", 6 0, L_000001738432a110;  1 drivers
L_000001738432a110 .part L_0000017384301e70, 0, 7;
L_000001738432aed0 .part L_0000017384301e70, 12, 3;
L_000001738432af70 .part L_0000017384301e70, 25, 7;
L_00000173843cd530 .part L_0000017384301e70, 30, 1;
L_00000173843cdcb0 .part L_0000017384301e70, 5, 1;
S_0000017384279e00 .scope module, "alu_dec_inst" "alu_decoder" 8 35, 9 1 0, S_0000017384279c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "alu_op";
    .port_info 4 /OUTPUT 4 "alu_control";
L_0000017384301fc0 .functor AND 1, L_00000173843cd530, L_00000173843cdcb0, C4<1>, C4<1>;
v00000173843264e0_0 .net "RtypeSub", 0 0, L_0000017384301fc0;  1 drivers
v0000017384325720_0 .var "alu_control", 3 0;
v0000017384325900_0 .net "alu_op", 1 0, v0000017384373460_0;  alias, 1 drivers
v00000173843259a0_0 .net "funct3", 2 0, L_000001738432aed0;  alias, 1 drivers
v0000017384325ae0_0 .net "funct7b5", 0 0, L_00000173843cd530;  alias, 1 drivers
v00000173843724c0_0 .net "opb5", 0 0, L_00000173843cdcb0;  alias, 1 drivers
E_00000173842f6b50 .event anyedge, v0000017384325900_0, v00000173843259a0_0, v00000173843264e0_0, v0000017384325ae0_0;
S_00000173842c58b0 .scope module, "main_dec_inst" "main_decoder" 8 21, 10 1 0, S_0000017384279c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 2 "alu_op";
    .port_info 2 /OUTPUT 1 "BrUn";
    .port_info 3 /OUTPUT 1 "ASel";
    .port_info 4 /OUTPUT 1 "BSel";
    .port_info 5 /OUTPUT 1 "MemRW";
    .port_info 6 /OUTPUT 1 "RegWEn";
    .port_info 7 /OUTPUT 3 "ImmSel";
    .port_info 8 /OUTPUT 2 "WBSel";
    .port_info 9 /OUTPUT 1 "PCSel";
v0000017384373000_0 .var "ASel", 0 0;
v0000017384373780_0 .var "BSel", 0 0;
v0000017384372920_0 .var "BrUn", 0 0;
v00000173843731e0_0 .var "ImmSel", 2 0;
v0000017384372240_0 .var "MemRW", 0 0;
v0000017384373320_0 .var "PCSel", 0 0;
v0000017384373280_0 .var "RegWEn", 0 0;
v00000173843733c0_0 .var "WBSel", 1 0;
v0000017384373460_0 .var "alu_op", 1 0;
v00000173843727e0_0 .net "opcode", 6 0, L_000001738432a110;  alias, 1 drivers
E_00000173842f7150 .event anyedge, v00000173843727e0_0;
S_00000173842c5a40 .scope module, "imm_gen" "Imm_Gen" 2 77, 11 1 0, S_00000173842f3c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 3 "ImmSel";
    .port_info 2 /OUTPUT 32 "imm_out";
v0000017384372ce0_0 .net "ImmSel", 2 0, v00000173843731e0_0;  alias, 1 drivers
v0000017384372060_0 .net *"_ivl_11", 0 0, L_00000173843cd210;  1 drivers
v0000017384372420_0 .net *"_ivl_12", 19 0, L_00000173843cc310;  1 drivers
v0000017384372f60_0 .net *"_ivl_15", 6 0, L_00000173843cc090;  1 drivers
v0000017384372100_0 .net *"_ivl_17", 4 0, L_00000173843cc4f0;  1 drivers
v0000017384372d80_0 .net *"_ivl_21", 0 0, L_00000173843ccd10;  1 drivers
v00000173843726a0_0 .net *"_ivl_22", 18 0, L_00000173843cd3f0;  1 drivers
v00000173843735a0_0 .net *"_ivl_25", 0 0, L_00000173843ccdb0;  1 drivers
v0000017384372ec0_0 .net *"_ivl_27", 0 0, L_00000173843cce50;  1 drivers
v00000173843736e0_0 .net *"_ivl_29", 5 0, L_00000173843cd350;  1 drivers
v0000017384372380_0 .net *"_ivl_3", 0 0, L_00000173843cd8f0;  1 drivers
v00000173843730a0_0 .net *"_ivl_31", 3 0, L_00000173843cc950;  1 drivers
L_0000017384374070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017384373140_0 .net/2u *"_ivl_32", 0 0, L_0000017384374070;  1 drivers
v00000173843738c0_0 .net *"_ivl_37", 19 0, L_00000173843cddf0;  1 drivers
L_00000173843740b8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000017384373960_0 .net/2u *"_ivl_38", 11 0, L_00000173843740b8;  1 drivers
v0000017384373a00_0 .net *"_ivl_4", 19 0, L_00000173843cc6d0;  1 drivers
v00000173843721a0_0 .net *"_ivl_43", 0 0, L_00000173843ccbd0;  1 drivers
v0000017384373aa0_0 .net *"_ivl_44", 10 0, L_00000173843cdf30;  1 drivers
v0000017384373be0_0 .net *"_ivl_47", 0 0, L_00000173843cd030;  1 drivers
v0000017384373c80_0 .net *"_ivl_49", 7 0, L_00000173843cd5d0;  1 drivers
v0000017384372740_0 .net *"_ivl_51", 0 0, L_00000173843ccc70;  1 drivers
v0000017384372560_0 .net *"_ivl_53", 9 0, L_00000173843ccef0;  1 drivers
L_0000017384374100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017384372600_0 .net/2u *"_ivl_54", 0 0, L_0000017384374100;  1 drivers
v0000017384328130_0 .net *"_ivl_7", 11 0, L_00000173843cde90;  1 drivers
v0000017384327190_0 .net "immB", 31 0, L_00000173843cc270;  1 drivers
v00000173843283b0_0 .net "immI", 31 0, L_00000173843cd2b0;  1 drivers
v0000017384326b50_0 .net "immJ", 31 0, L_00000173843cd990;  1 drivers
v0000017384327b90_0 .net "immS", 31 0, L_00000173843cc1d0;  1 drivers
v00000173843275f0_0 .net "immU", 31 0, L_00000173843ccb30;  1 drivers
v0000017384327910_0 .var "imm_out", 31 0;
v0000017384327370_0 .net "instr", 31 0, L_0000017384301e70;  alias, 1 drivers
v0000017384327050_0 .net "opcode", 6 0, L_00000173843cca90;  1 drivers
E_00000173842f7110/0 .event anyedge, v00000173843731e0_0, v00000173843283b0_0, v0000017384327b90_0, v0000017384327190_0;
E_00000173842f7110/1 .event anyedge, v00000173843275f0_0, v0000017384326b50_0;
E_00000173842f7110 .event/or E_00000173842f7110/0, E_00000173842f7110/1;
L_00000173843cca90 .part L_0000017384301e70, 0, 7;
L_00000173843cd8f0 .part L_0000017384301e70, 31, 1;
LS_00000173843cc6d0_0_0 .concat [ 1 1 1 1], L_00000173843cd8f0, L_00000173843cd8f0, L_00000173843cd8f0, L_00000173843cd8f0;
LS_00000173843cc6d0_0_4 .concat [ 1 1 1 1], L_00000173843cd8f0, L_00000173843cd8f0, L_00000173843cd8f0, L_00000173843cd8f0;
LS_00000173843cc6d0_0_8 .concat [ 1 1 1 1], L_00000173843cd8f0, L_00000173843cd8f0, L_00000173843cd8f0, L_00000173843cd8f0;
LS_00000173843cc6d0_0_12 .concat [ 1 1 1 1], L_00000173843cd8f0, L_00000173843cd8f0, L_00000173843cd8f0, L_00000173843cd8f0;
LS_00000173843cc6d0_0_16 .concat [ 1 1 1 1], L_00000173843cd8f0, L_00000173843cd8f0, L_00000173843cd8f0, L_00000173843cd8f0;
LS_00000173843cc6d0_1_0 .concat [ 4 4 4 4], LS_00000173843cc6d0_0_0, LS_00000173843cc6d0_0_4, LS_00000173843cc6d0_0_8, LS_00000173843cc6d0_0_12;
LS_00000173843cc6d0_1_4 .concat [ 4 0 0 0], LS_00000173843cc6d0_0_16;
L_00000173843cc6d0 .concat [ 16 4 0 0], LS_00000173843cc6d0_1_0, LS_00000173843cc6d0_1_4;
L_00000173843cde90 .part L_0000017384301e70, 20, 12;
L_00000173843cd2b0 .concat [ 12 20 0 0], L_00000173843cde90, L_00000173843cc6d0;
L_00000173843cd210 .part L_0000017384301e70, 31, 1;
LS_00000173843cc310_0_0 .concat [ 1 1 1 1], L_00000173843cd210, L_00000173843cd210, L_00000173843cd210, L_00000173843cd210;
LS_00000173843cc310_0_4 .concat [ 1 1 1 1], L_00000173843cd210, L_00000173843cd210, L_00000173843cd210, L_00000173843cd210;
LS_00000173843cc310_0_8 .concat [ 1 1 1 1], L_00000173843cd210, L_00000173843cd210, L_00000173843cd210, L_00000173843cd210;
LS_00000173843cc310_0_12 .concat [ 1 1 1 1], L_00000173843cd210, L_00000173843cd210, L_00000173843cd210, L_00000173843cd210;
LS_00000173843cc310_0_16 .concat [ 1 1 1 1], L_00000173843cd210, L_00000173843cd210, L_00000173843cd210, L_00000173843cd210;
LS_00000173843cc310_1_0 .concat [ 4 4 4 4], LS_00000173843cc310_0_0, LS_00000173843cc310_0_4, LS_00000173843cc310_0_8, LS_00000173843cc310_0_12;
LS_00000173843cc310_1_4 .concat [ 4 0 0 0], LS_00000173843cc310_0_16;
L_00000173843cc310 .concat [ 16 4 0 0], LS_00000173843cc310_1_0, LS_00000173843cc310_1_4;
L_00000173843cc090 .part L_0000017384301e70, 25, 7;
L_00000173843cc4f0 .part L_0000017384301e70, 7, 5;
L_00000173843cc1d0 .concat [ 5 7 20 0], L_00000173843cc4f0, L_00000173843cc090, L_00000173843cc310;
L_00000173843ccd10 .part L_0000017384301e70, 31, 1;
LS_00000173843cd3f0_0_0 .concat [ 1 1 1 1], L_00000173843ccd10, L_00000173843ccd10, L_00000173843ccd10, L_00000173843ccd10;
LS_00000173843cd3f0_0_4 .concat [ 1 1 1 1], L_00000173843ccd10, L_00000173843ccd10, L_00000173843ccd10, L_00000173843ccd10;
LS_00000173843cd3f0_0_8 .concat [ 1 1 1 1], L_00000173843ccd10, L_00000173843ccd10, L_00000173843ccd10, L_00000173843ccd10;
LS_00000173843cd3f0_0_12 .concat [ 1 1 1 1], L_00000173843ccd10, L_00000173843ccd10, L_00000173843ccd10, L_00000173843ccd10;
LS_00000173843cd3f0_0_16 .concat [ 1 1 1 0], L_00000173843ccd10, L_00000173843ccd10, L_00000173843ccd10;
LS_00000173843cd3f0_1_0 .concat [ 4 4 4 4], LS_00000173843cd3f0_0_0, LS_00000173843cd3f0_0_4, LS_00000173843cd3f0_0_8, LS_00000173843cd3f0_0_12;
LS_00000173843cd3f0_1_4 .concat [ 3 0 0 0], LS_00000173843cd3f0_0_16;
L_00000173843cd3f0 .concat [ 16 3 0 0], LS_00000173843cd3f0_1_0, LS_00000173843cd3f0_1_4;
L_00000173843ccdb0 .part L_0000017384301e70, 31, 1;
L_00000173843cce50 .part L_0000017384301e70, 7, 1;
L_00000173843cd350 .part L_0000017384301e70, 25, 6;
L_00000173843cc950 .part L_0000017384301e70, 8, 4;
LS_00000173843cc270_0_0 .concat [ 1 4 6 1], L_0000017384374070, L_00000173843cc950, L_00000173843cd350, L_00000173843cce50;
LS_00000173843cc270_0_4 .concat [ 1 19 0 0], L_00000173843ccdb0, L_00000173843cd3f0;
L_00000173843cc270 .concat [ 12 20 0 0], LS_00000173843cc270_0_0, LS_00000173843cc270_0_4;
L_00000173843cddf0 .part L_0000017384301e70, 12, 20;
L_00000173843ccb30 .concat [ 12 20 0 0], L_00000173843740b8, L_00000173843cddf0;
L_00000173843ccbd0 .part L_0000017384301e70, 31, 1;
LS_00000173843cdf30_0_0 .concat [ 1 1 1 1], L_00000173843ccbd0, L_00000173843ccbd0, L_00000173843ccbd0, L_00000173843ccbd0;
LS_00000173843cdf30_0_4 .concat [ 1 1 1 1], L_00000173843ccbd0, L_00000173843ccbd0, L_00000173843ccbd0, L_00000173843ccbd0;
LS_00000173843cdf30_0_8 .concat [ 1 1 1 0], L_00000173843ccbd0, L_00000173843ccbd0, L_00000173843ccbd0;
L_00000173843cdf30 .concat [ 4 4 3 0], LS_00000173843cdf30_0_0, LS_00000173843cdf30_0_4, LS_00000173843cdf30_0_8;
L_00000173843cd030 .part L_0000017384301e70, 31, 1;
L_00000173843cd5d0 .part L_0000017384301e70, 12, 8;
L_00000173843ccc70 .part L_0000017384301e70, 20, 1;
L_00000173843ccef0 .part L_0000017384301e70, 21, 10;
LS_00000173843cd990_0_0 .concat [ 1 10 1 8], L_0000017384374100, L_00000173843ccef0, L_00000173843ccc70, L_00000173843cd5d0;
LS_00000173843cd990_0_4 .concat [ 1 11 0 0], L_00000173843cd030, L_00000173843cdf30;
L_00000173843cd990 .concat [ 20 12 0 0], LS_00000173843cd990_0_0, LS_00000173843cd990_0_4;
S_00000173842bace0 .scope module, "mux_a" "Mux2" 2 97, 12 1 0, S_00000173842f3c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0000017384328270_0 .net "in0", 31 0, L_00000173843cc450;  alias, 1 drivers
v0000017384327a50_0 .net "in1", 31 0, v0000017384327cd0_0;  alias, 1 drivers
v0000017384327eb0_0 .net "out", 31 0, L_00000173843cd710;  alias, 1 drivers
v00000173843274b0_0 .net "sel", 0 0, v0000017384373000_0;  alias, 1 drivers
L_00000173843cd710 .functor MUXZ 32, L_00000173843cc450, v0000017384327cd0_0, v0000017384373000_0, C4<>;
S_00000173842bae70 .scope module, "mux_b" "Mux2" 2 104, 12 1 0, S_00000173842f3c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0000017384327d70_0 .net "in0", 31 0, L_00000173843cdad0;  alias, 1 drivers
v0000017384328770_0 .net "in1", 31 0, v0000017384327910_0;  alias, 1 drivers
v0000017384327e10_0 .net "out", 31 0, L_00000173843cc130;  alias, 1 drivers
v0000017384327ff0_0 .net "sel", 0 0, v0000017384373780_0;  alias, 1 drivers
L_00000173843cc130 .functor MUXZ 32, L_00000173843cdad0, v0000017384327910_0, v0000017384373780_0, C4<>;
S_000001738429df40 .scope module, "mux_pc" "Mux2" 2 136, 12 1 0, S_00000173842f3c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0000017384328450_0 .net "in0", 31 0, L_000001738432ad90;  alias, 1 drivers
v0000017384328090_0 .net "in1", 31 0, L_000001738432b5b0;  alias, 1 drivers
v0000017384328810_0 .net "out", 31 0, L_00000173843cc8b0;  alias, 1 drivers
v00000173843281d0_0 .net "sel", 0 0, L_0000017384302880;  alias, 1 drivers
L_00000173843cc8b0 .functor MUXZ 32, L_000001738432ad90, L_000001738432b5b0, L_0000017384302880, C4<>;
S_000001738429e0d0 .scope module, "mux_wb" "Mux3" 2 143, 12 13 0, S_00000173842f3c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
L_00000173843743d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017384326bf0_0 .net/2u *"_ivl_0", 1 0, L_00000173843743d0;  1 drivers
v00000173843284f0_0 .net *"_ivl_2", 0 0, L_00000173843ce280;  1 drivers
L_0000017384374418 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000017384326c90_0 .net/2u *"_ivl_4", 1 0, L_0000017384374418;  1 drivers
v00000173843270f0_0 .net *"_ivl_6", 0 0, L_00000173843cfae0;  1 drivers
v0000017384327730_0 .net *"_ivl_8", 31 0, L_00000173843cefa0;  1 drivers
v00000173843288b0_0 .net "in0", 31 0, L_0000017384301d20;  alias, 1 drivers
v0000017384326d30_0 .net "in1", 31 0, v0000017384325c20_0;  alias, 1 drivers
v0000017384326dd0_0 .net "in2", 31 0, L_000001738432ad90;  alias, 1 drivers
v0000017384328310_0 .net "out", 31 0, L_00000173843cfcc0;  alias, 1 drivers
v0000017384327f50_0 .net "sel", 1 0, v00000173843733c0_0;  alias, 1 drivers
L_00000173843ce280 .cmp/eq 2, v00000173843733c0_0, L_00000173843743d0;
L_00000173843cfae0 .cmp/eq 2, v00000173843733c0_0, L_0000017384374418;
L_00000173843cefa0 .functor MUXZ 32, L_000001738432ad90, v0000017384325c20_0, L_00000173843cfae0, C4<>;
L_00000173843cfcc0 .functor MUXZ 32, L_00000173843cefa0, L_0000017384301d20, L_00000173843ce280, C4<>;
S_0000017384328e80 .scope module, "pc_inst" "PC" 2 47, 13 1 0, S_00000173842f3c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc";
v0000017384327410_0 .net "clk", 0 0, o0000017384330148;  alias, 0 drivers
v0000017384327230_0 .net "next_pc", 31 0, L_00000173843cc8b0;  alias, 1 drivers
v0000017384327cd0_0 .var "pc", 31 0;
v00000173843279b0_0 .net "rst_n", 0 0, o0000017384330808;  alias, 0 drivers
E_00000173842f6650/0 .event negedge, v0000017384324be0_0;
E_00000173842f6650/1 .event posedge, v00000173842ee750_0;
E_00000173842f6650 .event/or E_00000173842f6650/0, E_00000173842f6650/1;
S_0000017384297f30 .scope module, "tb_float_add" "tb_float_add" 14 4;
 .timescale -9 -12;
v000001738432ae30_0 .var "a", 31 0;
v000001738432b290_0 .var "b", 31 0;
v000001738432b470_0 .net "result", 31 0, L_00000173843ce320;  1 drivers
S_0000017384329970 .scope module, "uut" "float_add" 14 9, 15 2 0, S_0000017384297f30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v000001738432aa70_0 .net "a", 31 0, v000001738432ae30_0;  1 drivers
v0000017384329e90_0 .net "b", 31 0, v000001738432b290_0;  1 drivers
v0000017384329cb0_0 .net "result", 31 0, L_00000173843ce320;  alias, 1 drivers
L_00000173843ce320 .ufunc/vec4 TD_tb_float_add.uut.add_float, 32, v000001738432ae30_0, v000001738432b290_0 (v000001738432a930_0, v000001738432a750_0) S_0000017384328b60;
S_0000017384328b60 .scope function.vec4.s32, "add_float" "add_float" 15 8, 15 8 0, S_0000017384329970;
 .timescale 0 0;
v000001738432a930_0 .var "a", 31 0;
; Variable add_float is vec4 return value of scope S_0000017384328b60
v000001738432b1f0_0 .var "aligned_a", 24 0;
v000001738432a6b0_0 .var "aligned_b", 24 0;
v000001738432a750_0 .var "b", 31 0;
v0000017384329df0_0 .var "exp_a", 7 0;
v0000017384329f30_0 .var "exp_b", 7 0;
v000001738432b0b0_0 .var "exp_res", 7 0;
v000001738432b6f0_0 .var "frac_a", 23 0;
v000001738432a7f0_0 .var "frac_b", 23 0;
v000001738432b3d0_0 .var "frac_res", 22 0;
v0000017384329b70_0 .var "sign_a", 0 0;
v000001738432ac50_0 .var "sign_b", 0 0;
v000001738432a070_0 .var "sign_res", 0 0;
v000001738432a9d0_0 .var "sum", 24 0;
TD_tb_float_add.uut.add_float ;
    %load/vec4 v000001738432a930_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000017384329b70_0, 0, 1;
    %load/vec4 v000001738432a750_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001738432ac50_0, 0, 1;
    %load/vec4 v000001738432a930_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000017384329df0_0, 0, 8;
    %load/vec4 v000001738432a750_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000017384329f30_0, 0, 8;
    %load/vec4 v0000017384329df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001738432a930_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001738432a930_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v000001738432b6f0_0, 0, 24;
    %load/vec4 v0000017384329f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001738432a750_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001738432a750_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v000001738432a7f0_0, 0, 24;
    %load/vec4 v0000017384329f30_0;
    %load/vec4 v0000017384329df0_0;
    %cmp/u;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v000001738432b6f0_0;
    %pad/u 25;
    %store/vec4 v000001738432b1f0_0, 0, 25;
    %load/vec4 v000001738432a7f0_0;
    %pad/u 25;
    %load/vec4 v0000017384329df0_0;
    %load/vec4 v0000017384329f30_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001738432a6b0_0, 0, 25;
    %load/vec4 v0000017384329df0_0;
    %store/vec4 v000001738432b0b0_0, 0, 8;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001738432b6f0_0;
    %pad/u 25;
    %load/vec4 v0000017384329f30_0;
    %load/vec4 v0000017384329df0_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001738432b1f0_0, 0, 25;
    %load/vec4 v000001738432a7f0_0;
    %pad/u 25;
    %store/vec4 v000001738432a6b0_0, 0, 25;
    %load/vec4 v0000017384329f30_0;
    %store/vec4 v000001738432b0b0_0, 0, 8;
T_0.5 ;
    %load/vec4 v0000017384329b70_0;
    %load/vec4 v000001738432ac50_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v000001738432b1f0_0;
    %load/vec4 v000001738432a6b0_0;
    %add;
    %store/vec4 v000001738432a9d0_0, 0, 25;
    %load/vec4 v0000017384329b70_0;
    %store/vec4 v000001738432a070_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000001738432a6b0_0;
    %load/vec4 v000001738432b1f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v000001738432b1f0_0;
    %load/vec4 v000001738432a6b0_0;
    %sub;
    %store/vec4 v000001738432a9d0_0, 0, 25;
    %load/vec4 v0000017384329b70_0;
    %store/vec4 v000001738432a070_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v000001738432a6b0_0;
    %load/vec4 v000001738432b1f0_0;
    %sub;
    %store/vec4 v000001738432a9d0_0, 0, 25;
    %load/vec4 v000001738432ac50_0;
    %store/vec4 v000001738432a070_0, 0, 1;
T_0.9 ;
T_0.7 ;
    %load/vec4 v000001738432a9d0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v000001738432a9d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001738432a9d0_0, 0, 25;
    %load/vec4 v000001738432b0b0_0;
    %addi 1, 0, 8;
    %store/vec4 v000001738432b0b0_0, 0, 8;
    %jmp T_0.11;
T_0.10 ;
T_0.12 ;
    %load/vec4 v000001738432a9d0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001738432b0b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz T_0.13, 8;
    %load/vec4 v000001738432a9d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001738432a9d0_0, 0, 25;
    %load/vec4 v000001738432b0b0_0;
    %subi 1, 0, 8;
    %store/vec4 v000001738432b0b0_0, 0, 8;
    %jmp T_0.12;
T_0.13 ;
T_0.11 ;
    %load/vec4 v000001738432a9d0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v000001738432b3d0_0, 0, 23;
    %load/vec4 v000001738432a070_0;
    %load/vec4 v000001738432b0b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001738432b3d0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to add_float (store_vec4_to_lval)
    %end;
    .scope S_0000017384328e80;
T_1 ;
    %wait E_00000173842f6650;
    %load/vec4 v00000173843279b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017384327cd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017384327230_0;
    %assign/vec4 v0000017384327cd0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000173842a6210;
T_2 ;
    %wait E_00000173842f5e10;
    %vpi_func 4 10 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 4 10 "$display", "IMEM: Cycle=%0d, addr=%h, inst=%h", S<0,vec4,u64>, v00000173842ed530_0, v00000173842ece50_0 {1 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000173842c58b0;
T_3 ;
    %wait E_00000173842f7150;
    %load/vec4 v00000173843727e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017384373460_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384372920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384372240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373280_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000173843731e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000173843733c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373320_0, 0, 1;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017384373460_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384372920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384372240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384373280_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000173843731e0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000173843733c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373320_0, 0, 1;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017384373460_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384372920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384373780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384372240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384373280_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000173843731e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000173843733c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373320_0, 0, 1;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017384373460_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384372920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384373780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384372240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373280_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000173843731e0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000173843733c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373320_0, 0, 1;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017384373460_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384372920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384373780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384372240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373280_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000173843731e0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000173843733c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384373320_0, 0, 1;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000017384373460_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384372920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384373000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384372240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384373280_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000173843731e0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000173843733c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384373320_0, 0, 1;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017384373460_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384372920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384373780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384372240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384373280_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000173843731e0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000173843733c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373320_0, 0, 1;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017384373460_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384372920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384373780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384372240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384373280_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000173843731e0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000173843733c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373320_0, 0, 1;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017384373460_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384372920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384373000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384373780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384372240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017384373280_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000173843731e0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000173843733c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384373320_0, 0, 1;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017384279e00;
T_4 ;
    %wait E_00000173842f6b50;
    %load/vec4 v0000017384325900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %load/vec4 v00000173843259a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000017384325720_0, 0, 4;
    %jmp T_4.13;
T_4.4 ;
    %load/vec4 v00000173843264e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.14, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %store/vec4 v0000017384325720_0, 0, 4;
    %jmp T_4.13;
T_4.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000017384325720_0, 0, 4;
    %jmp T_4.13;
T_4.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000017384325720_0, 0, 4;
    %jmp T_4.13;
T_4.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000017384325720_0, 0, 4;
    %jmp T_4.13;
T_4.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000017384325720_0, 0, 4;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0000017384325ae0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 11, 0, 4;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %pushi/vec4 10, 0, 4;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v0000017384325720_0, 0, 4;
    %jmp T_4.13;
T_4.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000017384325720_0, 0, 4;
    %jmp T_4.13;
T_4.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017384325720_0, 0, 4;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017384325720_0, 0, 4;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000017384325720_0, 0, 4;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000173842c5a40;
T_5 ;
    %wait E_00000173842f7110;
    %load/vec4 v0000017384372ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017384327910_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v00000173843283b0_0;
    %store/vec4 v0000017384327910_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0000017384327b90_0;
    %store/vec4 v0000017384327910_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0000017384327190_0;
    %store/vec4 v0000017384327910_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v00000173843275f0_0;
    %store/vec4 v0000017384327910_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0000017384326b50_0;
    %store/vec4 v0000017384327910_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000173842a63a0;
T_6 ;
    %wait E_00000173842f6250;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017384326300_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000017384326300_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017384326300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017384325e00, 0, 4;
    %load/vec4 v0000017384326300_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017384326300_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000173842a63a0;
T_7 ;
    %wait E_00000173842f5d50;
    %load/vec4 v00000173842ed3f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v00000173843254a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000017384324c80_0;
    %load/vec4 v00000173843254a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017384325e00, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000173842a63a0;
T_8 ;
    %wait E_00000173842f5d50;
    %load/vec4 v00000173842ed3f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v00000173843254a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call 5 32 "$display", "RF: time=%0t, x%0d <= 0x%h", $time, v00000173843254a0_0, v0000017384324c80_0 {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001738428bea0;
T_9 ;
    %wait E_00000173842f6610;
    %load/vec4 v00000173843263a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017384325c20_0, 0, 32;
    %jmp T_9.11;
T_9.0 ;
    %load/vec4 v0000017384326260_0;
    %store/vec4 v0000017384325c20_0, 0, 32;
    %jmp T_9.11;
T_9.1 ;
    %load/vec4 v0000017384326260_0;
    %store/vec4 v0000017384325c20_0, 0, 32;
    %jmp T_9.11;
T_9.2 ;
    %load/vec4 v0000017384325400_0;
    %load/vec4 v0000017384324f00_0;
    %and;
    %store/vec4 v0000017384325c20_0, 0, 32;
    %jmp T_9.11;
T_9.3 ;
    %load/vec4 v0000017384325400_0;
    %load/vec4 v0000017384324f00_0;
    %or;
    %store/vec4 v0000017384325c20_0, 0, 32;
    %jmp T_9.11;
T_9.4 ;
    %load/vec4 v0000017384325400_0;
    %load/vec4 v0000017384324f00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000017384325c20_0, 0, 32;
    %jmp T_9.11;
T_9.5 ;
    %load/vec4 v0000017384325400_0;
    %load/vec4 v0000017384324f00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %store/vec4 v0000017384325c20_0, 0, 32;
    %jmp T_9.11;
T_9.6 ;
    %load/vec4 v0000017384325400_0;
    %load/vec4 v0000017384324f00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.15, 8;
T_9.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.15, 8;
 ; End of false expr.
    %blend;
T_9.15;
    %store/vec4 v0000017384325c20_0, 0, 32;
    %jmp T_9.11;
T_9.7 ;
    %load/vec4 v0000017384325400_0;
    %load/vec4 v0000017384324f00_0;
    %xor;
    %store/vec4 v0000017384325c20_0, 0, 32;
    %jmp T_9.11;
T_9.8 ;
    %load/vec4 v0000017384325400_0;
    %load/vec4 v0000017384324f00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000017384325c20_0, 0, 32;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v0000017384325400_0;
    %load/vec4 v0000017384324f00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000017384325c20_0, 0, 32;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %load/vec4 v0000017384325c20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000017384324fa0_0, 0, 1;
    %load/vec4 v0000017384325c20_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000017384325540_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000173842980c0;
T_10 ;
    %wait E_00000173842f5d50;
    %load/vec4 v00000173842ee570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000173842ee930_0;
    %load/vec4 v00000173842ee6b0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173842ed170, 0, 4;
    %vpi_call 3 18 "$display", "D_MEM: time=%0t, addr=%h, write_data=%h", $time, v00000173842ee6b0_0, v00000173842ee930_0 {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001738428c030;
T_11 ;
    %wait E_00000173842f52d0;
    %load/vec4 v0000017384325220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017384325180_0, 0, 1;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v00000173843250e0_0;
    %load/vec4 v0000017384326440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000017384325180_0, 0, 1;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v00000173843250e0_0;
    %load/vec4 v0000017384326440_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0000017384325180_0, 0, 1;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0000017384325040_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.8, 8;
    %load/vec4 v00000173843250e0_0;
    %load/vec4 v0000017384326440_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %load/vec4 v0000017384325680_0;
    %load/vec4 v0000017384326620_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %store/vec4 v0000017384325180_0, 0, 1;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0000017384325040_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %load/vec4 v0000017384326440_0;
    %load/vec4 v00000173843250e0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %load/vec4 v0000017384326620_0;
    %load/vec4 v0000017384325680_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %store/vec4 v0000017384325180_0, 0, 1;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v00000173843250e0_0;
    %load/vec4 v0000017384326440_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0000017384325180_0, 0, 1;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0000017384326440_0;
    %load/vec4 v00000173843250e0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0000017384325180_0, 0, 1;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000173842f3c40;
T_12 ;
    %wait E_00000173842f5d50;
    %load/vec4 v0000017384327690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call 2 158 "$display", "DEBUG: time=%0t, PC=%h, rs1_data=%h, imm_out=%h, ALU result=%h, addr=%h, write_data=%h, ASel=%b, BSel=%b, ALUControl=%b", $time, v000001738432b150_0, v000001738432a250_0, v000001738432abb0_0, v0000017384327af0_0, v0000017384327af0_0, v000001738432b970_0, v0000017384328950_0, v0000017384327550_0, v0000017384328590_0 {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000017384297f30;
T_13 ;
    %vpi_call 14 17 "$display", "Time\011\011a\011\011b\011\011result" {0 0 0};
    %vpi_call 14 18 "$monitor", "%0t\011%h\011%h\011%h", $time, v000001738432ae30_0, v000001738432b290_0, v000001738432b470_0 {0 0 0};
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001738432ae30_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001738432b290_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1069547520, 0, 32;
    %store/vec4 v000001738432ae30_0, 0, 32;
    %pushi/vec4 1067450368, 0, 32;
    %store/vec4 v000001738432b290_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1084227584, 0, 32;
    %store/vec4 v000001738432ae30_0, 0, 32;
    %pushi/vec4 3221225472, 0, 32;
    %store/vec4 v000001738432b290_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001738432ae30_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001738432b290_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 14 40 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "Single_Cycle_top.v";
    "D_mem.v";
    "I_mem.v";
    "Reg_file.v";
    "ALU.v";
    "Branch_Comp.v";
    "Control_unit_top.v";
    "ALU_Decoder.v";
    "main_decoder.v";
    "Imm_gen.v";
    "Mux.v";
    "PC.v";
    "float_adder_tb.v";
    "float_adder.v";
