set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/pdk/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/pdk/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/home/passant/caravel_user_project_analog/openlane/user_analog_project_wrapper"
set ::env(DESIGN_NAME) "user_analog_project_wrapper"
set ::env(VERILOG_FILES) "/home/passant/caravel_user_project_analog/openlane/user_analog_project_wrapper/../../verilog/rtl/defines.v /home/passant/caravel_user_project_analog/openlane/user_analog_project_wrapper/../../verilog/rtl/user_analog_project_wrapper.v"
set ::env(RUN_VERILATOR) "0"
set ::env(CLOCK_PERIOD) "25"
set ::env(CLOCK_PORT) "wb_clk_i"
set ::env(CLOCK_NET) "wb_clk_i"
set ::env(DIODE_INSERTION_STRATEGY) "3"
set ::env(FP_PDN_VPITCH) "180"
set ::env(FP_PDN_HPITCH) "180"
set ::env(FP_PDN_VOFFSET) "5"
set ::env(FP_PDN_HOFFSET) "5"
set ::env(FP_SIZING) "absolute"
set ::env(UNIT) "2.4"
set ::env(FP_IO_VEXTEND) "4.8"
set ::env(FP_IO_HEXTEND) "4.8"
set ::env(FP_IO_VLENGTH) "2.4"
set ::env(FP_IO_HLENGTH) "2.4"
set ::env(FP_IO_VTHICKNESS_MULT) "4"
set ::env(FP_IO_HTHICKNESS_MULT) "4"
set ::env(FP_PDN_CORE_RING) "1"
set ::env(FP_PDN_CORE_RING_VWIDTH) "3.1"
set ::env(FP_PDN_CORE_RING_HWIDTH) "3.1"
set ::env(FP_PDN_CORE_RING_VOFFSET) "12.45"
set ::env(FP_PDN_CORE_RING_HOFFSET) "12.45"
set ::env(FP_PDN_CORE_RING_VSPACING) "1.7"
set ::env(FP_PDN_CORE_RING_HSPACING) "1.7"
set ::env(FP_PDN_VWIDTH) "3.1"
set ::env(FP_PDN_HWIDTH) "3.1"
set ::env(FP_PDN_VSPACING) "15.5"
set ::env(FP_PDN_HSPACING) "15.5"
set ::env(VDD_NETS) "vccd1 vccd2 vdda1 vdda2"
set ::env(GND_NETS) "vssd1 vssd2 vssa1 vssa2"
set ::env(SYNTH_USE_PG_PINS_DEFINES) "USE_POWER_PINS"
set ::env(BASE_SDC_FILE) "/home/passant/caravel_user_project_analog/openlane/user_analog_project_wrapper/budget.sdc"
set ::env(RCX_SDC_FILE) "/home/passant/caravel_user_project_analog/openlane/user_analog_project_wrapper/signoff.sdc"
set ::env(SYNTH_READ_BLACKBOX_LIB) "1"
set ::env(RUN_TAP_DECAP_INSERTION) "1"
set ::env(GLB_RESIZER_TIMING_OPTIMIZATIONS) "1"
set ::env(CLOCK_TREE_SYNTH) "1"
set ::env(SYNTH_BUFFERING) "0"
set ::env(GRT_ADJUSTMENT) "0.3"
set ::env(GRT_ESTIMATE_PARASITICS) "1"
set ::env(GRT_ALLOW_CONGESTION) "1"
set ::env(RUN_MAGIC_DRC) "0"
set ::env(RUN_LVS) "0"
set ::env(RUN_KLAYOUT_XOR) "0"
set ::env(RUN_CVC) "0"
set ::env(RUN_KLAYOUT) "0"
set ::env(RUN_IRDROP_REPORT) "0"
set ::env(PL_TARGET_DENSITY) "0.2"
set ::env(PL_RESIZER_HOLD_SLACK_MARGIN) "0.005"
set ::env(GLB_RESIZER_HOLD_SLACK_MARGIN) "0.005"
set ::env(RT_MAX_LAYER) "met4"
set ::env(DIE_AREA) "0 0 2920 3520"
