// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module yuv_filter_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY,
        m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY,
        m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY,
        m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID,
        m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA,
        m_axi_gmem_0_RLAST,
        m_axi_gmem_0_RID,
        m_axi_gmem_0_RFIFONUM,
        m_axi_gmem_0_RUSER,
        m_axi_gmem_0_RRESP,
        m_axi_gmem_0_BVALID,
        m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP,
        m_axi_gmem_0_BID,
        m_axi_gmem_0_BUSER,
        p_scale_channels_ch1_dout,
        p_scale_channels_ch1_empty_n,
        p_scale_channels_ch1_read,
        p_scale_channels_ch1_num_data_valid,
        p_scale_channels_ch1_fifo_cap,
        p_scale_channels_ch2_dout,
        p_scale_channels_ch2_empty_n,
        p_scale_channels_ch2_read,
        p_scale_channels_ch2_num_data_valid,
        p_scale_channels_ch2_fifo_cap,
        p_scale_channels_ch3_dout,
        p_scale_channels_ch3_empty_n,
        p_scale_channels_ch3_read,
        p_scale_channels_ch3_num_data_valid,
        p_scale_channels_ch3_fifo_cap,
        bound,
        height,
        out_channels_ch1,
        out_channels_ch2,
        out_channels_ch3
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_0_AWVALID;
input   m_axi_gmem_0_AWREADY;
output  [63:0] m_axi_gmem_0_AWADDR;
output  [0:0] m_axi_gmem_0_AWID;
output  [31:0] m_axi_gmem_0_AWLEN;
output  [2:0] m_axi_gmem_0_AWSIZE;
output  [1:0] m_axi_gmem_0_AWBURST;
output  [1:0] m_axi_gmem_0_AWLOCK;
output  [3:0] m_axi_gmem_0_AWCACHE;
output  [2:0] m_axi_gmem_0_AWPROT;
output  [3:0] m_axi_gmem_0_AWQOS;
output  [3:0] m_axi_gmem_0_AWREGION;
output  [0:0] m_axi_gmem_0_AWUSER;
output   m_axi_gmem_0_WVALID;
input   m_axi_gmem_0_WREADY;
output  [15:0] m_axi_gmem_0_WDATA;
output  [1:0] m_axi_gmem_0_WSTRB;
output   m_axi_gmem_0_WLAST;
output  [0:0] m_axi_gmem_0_WID;
output  [0:0] m_axi_gmem_0_WUSER;
output   m_axi_gmem_0_ARVALID;
input   m_axi_gmem_0_ARREADY;
output  [63:0] m_axi_gmem_0_ARADDR;
output  [0:0] m_axi_gmem_0_ARID;
output  [31:0] m_axi_gmem_0_ARLEN;
output  [2:0] m_axi_gmem_0_ARSIZE;
output  [1:0] m_axi_gmem_0_ARBURST;
output  [1:0] m_axi_gmem_0_ARLOCK;
output  [3:0] m_axi_gmem_0_ARCACHE;
output  [2:0] m_axi_gmem_0_ARPROT;
output  [3:0] m_axi_gmem_0_ARQOS;
output  [3:0] m_axi_gmem_0_ARREGION;
output  [0:0] m_axi_gmem_0_ARUSER;
input   m_axi_gmem_0_RVALID;
output   m_axi_gmem_0_RREADY;
input  [15:0] m_axi_gmem_0_RDATA;
input   m_axi_gmem_0_RLAST;
input  [0:0] m_axi_gmem_0_RID;
input  [9:0] m_axi_gmem_0_RFIFONUM;
input  [0:0] m_axi_gmem_0_RUSER;
input  [1:0] m_axi_gmem_0_RRESP;
input   m_axi_gmem_0_BVALID;
output   m_axi_gmem_0_BREADY;
input  [1:0] m_axi_gmem_0_BRESP;
input  [0:0] m_axi_gmem_0_BID;
input  [0:0] m_axi_gmem_0_BUSER;
input  [7:0] p_scale_channels_ch1_dout;
input   p_scale_channels_ch1_empty_n;
output   p_scale_channels_ch1_read;
input  [2:0] p_scale_channels_ch1_num_data_valid;
input  [2:0] p_scale_channels_ch1_fifo_cap;
input  [7:0] p_scale_channels_ch2_dout;
input   p_scale_channels_ch2_empty_n;
output   p_scale_channels_ch2_read;
input  [2:0] p_scale_channels_ch2_num_data_valid;
input  [2:0] p_scale_channels_ch2_fifo_cap;
input  [7:0] p_scale_channels_ch3_dout;
input   p_scale_channels_ch3_empty_n;
output   p_scale_channels_ch3_read;
input  [2:0] p_scale_channels_ch3_num_data_valid;
input  [2:0] p_scale_channels_ch3_fifo_cap;
input  [31:0] bound;
input  [15:0] height;
input  [63:0] out_channels_ch1;
input  [63:0] out_channels_ch2;
input  [63:0] out_channels_ch3;

reg ap_idle;
reg m_axi_gmem_0_AWVALID;
reg[63:0] m_axi_gmem_0_AWADDR;
reg m_axi_gmem_0_WVALID;
reg[15:0] m_axi_gmem_0_WDATA;
reg[1:0] m_axi_gmem_0_WSTRB;
reg m_axi_gmem_0_BREADY;
reg p_scale_channels_ch1_read;
reg p_scale_channels_ch2_read;
reg p_scale_channels_ch3_read;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_block_state9_io_grp7;
reg    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln116_reg_911;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    p_scale_channels_ch1_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp1;
reg    ap_block_pp0_stage1_subdone_grp1_done_reg;
reg    ap_block_pp0_stage1_subdone_grp1;
reg    ap_block_pp0_stage1_subdone;
reg    p_scale_channels_ch2_blk_n;
wire    ap_block_pp0_stage1_grp2;
reg    ap_block_pp0_stage1_subdone_grp2_done_reg;
reg    ap_block_pp0_stage1_subdone_grp2;
reg    p_scale_channels_ch3_blk_n;
wire    ap_block_pp0_stage1_grp3;
reg    ap_block_pp0_stage1_subdone_grp3_done_reg;
reg    ap_block_pp0_stage1_subdone_grp3;
reg    gmem_blk_n_AW;
wire    ap_block_pp0_stage0_grp4;
reg    ap_block_pp0_stage0_subdone_grp4_done_reg;
reg    ap_block_pp0_stage0_subdone_grp4;
reg    ap_block_pp0_stage0_subdone;
reg    gmem_blk_n_W;
wire    ap_block_pp0_stage1_grp5;
reg    ap_block_pp0_stage1_subdone_grp5_done_reg;
reg    ap_block_pp0_stage1_subdone_grp5;
reg    gmem_blk_n_B;
wire    ap_block_pp0_stage1_grp6;
reg    ap_block_pp0_stage1_subdone_grp6_done_reg;
reg    ap_block_pp0_stage1_subdone_grp6;
wire    ap_block_pp0_stage2_grp7;
wire    ap_block_pp0_stage0_grp9;
reg    ap_block_pp0_stage0_subdone_grp9_done_reg;
reg    ap_block_pp0_stage0_subdone_grp9;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
wire   [0:0] icmp_ln116_fu_269_p2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] bit_sel2_reg_915;
reg    ap_block_state2_pp0_stage1_iter0_grp2;
reg    ap_block_pp0_stage1_11001_grp2;
wire   [6:0] trunc_ln125_fu_304_p1;
reg   [6:0] trunc_ln125_reg_920;
reg   [6:0] trunc_ln125_reg_920_pp0_iter1_reg;
reg   [0:0] bit_sel_reg_927;
reg    ap_block_state2_pp0_stage1_iter0_grp3;
reg    ap_block_pp0_stage1_11001_grp3;
wire   [6:0] trunc_ln126_fu_316_p1;
reg   [6:0] trunc_ln126_reg_932;
reg    ap_block_state2_pp0_stage1_iter0_grp1;
reg    ap_block_pp0_stage1_11001_grp1;
wire   [0:0] xor_ln125_fu_324_p2;
reg   [0:0] xor_ln125_reg_942;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
reg   [0:0] xor_ln125_reg_942_pp0_iter1_reg;
wire  signed [7:0] E_fu_345_p3;
reg  signed [7:0] E_reg_953;
wire  signed [17:0] grp_fu_844_p3;
reg  signed [17:0] add_ln127_reg_963;
wire  signed [16:0] mul_ln128_fu_426_p2;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
wire   [26:0] add_ln130_1_fu_432_p2;
reg   [26:0] add_ln130_1_reg_975;
wire  signed [16:0] grp_fu_852_p3;
reg  signed [16:0] add_ln128_reg_980;
wire   [0:0] trunc_ln130_fu_462_p1;
reg   [0:0] trunc_ln130_reg_985;
reg    ap_block_pp0_stage2_11001_grp7;
wire   [1:0] shl_ln130_fu_470_p2;
reg   [1:0] shl_ln130_reg_990;
reg   [63:0] gmem_addr_reg_995;
wire   [0:0] trunc_ln131_fu_501_p1;
reg   [0:0] trunc_ln131_reg_1001;
wire   [1:0] shl_ln131_fu_509_p2;
reg   [1:0] shl_ln131_reg_1006;
reg   [63:0] gmem_addr_1_reg_1011;
wire   [0:0] trunc_ln132_fu_540_p1;
reg   [0:0] trunc_ln132_reg_1017;
reg   [63:0] gmem_addr_2_reg_1023;
wire   [18:0] add_ln129_fu_714_p2;
reg   [18:0] add_ln129_reg_1029;
wire   [0:0] icmp_ln129_fu_730_p2;
reg   [0:0] icmp_ln129_reg_1035;
wire   [15:0] shl_ln130_2_fu_751_p2;
reg   [15:0] shl_ln130_2_reg_1041;
wire   [15:0] shl_ln131_2_fu_772_p2;
reg   [15:0] shl_ln131_2_reg_1046;
wire   [1:0] shl_ln132_fu_821_p2;
reg   [1:0] shl_ln132_reg_1051;
wire   [15:0] shl_ln132_2_fu_838_p2;
reg   [15:0] shl_ln132_2_reg_1056;
wire  signed [63:0] sext_ln130_fu_486_p1;
wire  signed [63:0] sext_ln131_fu_525_p1;
wire  signed [63:0] sext_ln132_fu_554_p1;
reg    ap_block_pp0_stage0_11001_grp4;
reg    ap_block_pp0_stage1_11001_grp5;
wire    ap_block_pp0_stage1_01001_grp5;
reg    ap_block_pp0_stage1_11001_grp6;
reg    ap_block_pp0_stage2_01001_grp7;
reg    ap_block_pp0_stage0_11001_grp9;
wire    ap_block_pp0_stage0_01001_grp9;
reg   [15:0] y_fu_146;
wire   [15:0] add_ln119_fu_438_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage1_grp0;
reg   [15:0] x_fu_150;
wire   [15:0] select_ln116_fu_381_p3;
reg   [31:0] indvar_flatten_fu_154;
wire   [31:0] add_ln116_fu_275_p2;
reg   [31:0] ap_sig_allocacmp_indvar_flatten_load;
wire    ap_block_pp0_stage0;
wire   [8:0] zext_ln124_fu_286_p1;
wire  signed [8:0] C_fu_290_p2;
wire    ap_block_pp0_stage2_grp0;
wire  signed [7:0] D_fu_329_p3;
wire    ap_block_pp0_stage0_grp0;
wire   [0:0] xor_ln126_fu_340_p2;
wire   [0:0] icmp_ln119_fu_362_p2;
wire   [15:0] add_ln116_1_fu_375_p2;
wire   [25:0] tmp_fu_389_p3;
wire   [23:0] tmp_1_fu_401_p3;
wire   [26:0] zext_ln119_1_fu_397_p1;
wire   [26:0] zext_ln119_2_fu_409_p1;
wire   [15:0] select_ln99_fu_367_p3;
wire  signed [8:0] mul_ln128_fu_426_p1;
wire   [26:0] add_ln119_1_fu_413_p2;
wire   [26:0] zext_ln119_fu_419_p1;
wire   [63:0] zext_ln130_2_fu_454_p1;
wire   [63:0] add_ln130_fu_457_p2;
wire   [1:0] zext_ln130_1_fu_466_p1;
wire   [62:0] trunc_ln130_1_fu_476_p4;
wire   [63:0] add_ln131_fu_496_p2;
wire   [1:0] zext_ln131_1_fu_505_p1;
wire   [62:0] trunc_ln131_1_fu_515_p4;
wire   [63:0] add_ln132_fu_535_p2;
wire   [62:0] trunc_ln132_1_fu_544_p4;
wire  signed [17:0] grp_fu_860_p3;
wire   [1:0] tmp_2_fu_567_p4;
wire   [0:0] icmp_ln127_fu_576_p2;
wire   [0:0] tmp_3_fu_582_p3;
wire   [0:0] or_ln127_fu_606_p2;
wire   [7:0] select_ln127_fu_598_p3;
wire   [7:0] trunc_ln127_1_fu_589_p4;
wire  signed [17:0] sext_ln128_2_fu_620_p1;
(* use_dsp48 = "no" *) wire   [17:0] add_ln128_1_fu_623_p2;
wire   [1:0] tmp_4_fu_628_p4;
wire   [0:0] icmp_ln128_fu_638_p2;
wire   [0:0] tmp_5_fu_644_p3;
wire   [0:0] or_ln128_fu_670_p2;
wire   [7:0] select_ln128_fu_662_p3;
wire   [7:0] trunc_ln128_1_fu_652_p4;
wire   [16:0] tmp_6_fu_684_p4;
wire   [9:0] tmp_7_fu_696_p4;
wire  signed [18:0] sext_ln129_1_fu_692_p1;
wire  signed [18:0] sext_ln129_2_fu_704_p1;
wire   [18:0] add_ln129_1_fu_708_p2;
wire  signed [18:0] sext_ln127_3_fu_564_p1;
wire   [2:0] tmp_8_fu_720_p4;
wire   [7:0] R_fu_612_p3;
wire   [3:0] shl_ln130_1_fu_740_p3;
wire   [15:0] zext_ln130_fu_736_p1;
wire   [15:0] zext_ln130_3_fu_747_p1;
wire   [7:0] G_fu_676_p3;
wire   [3:0] shl_ln131_1_fu_761_p3;
wire   [15:0] zext_ln131_fu_757_p1;
wire   [15:0] zext_ln131_2_fu_768_p1;
wire   [0:0] tmp_9_fu_778_p3;
wire   [0:0] or_ln129_fu_801_p2;
wire   [7:0] select_ln129_fu_794_p3;
wire   [7:0] trunc_ln129_1_fu_785_p4;
wire   [7:0] B_fu_806_p3;
wire   [1:0] zext_ln132_1_fu_818_p1;
wire   [3:0] shl_ln132_1_fu_827_p3;
wire   [15:0] zext_ln132_fu_814_p1;
wire   [15:0] zext_ln132_2_fu_834_p1;
wire   [8:0] grp_fu_844_p1;
wire   [7:0] grp_fu_844_p2;
wire  signed [7:0] grp_fu_852_p1;
wire   [8:0] grp_fu_860_p0;
reg    grp_fu_844_ce;
reg    grp_fu_852_ce;
reg    ap_block_pp0_stage1_11001;
reg    grp_fu_860_ce;
reg    ap_block_pp0_stage2_11001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0_1to25;
reg    ap_done_pending_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_1268;
reg    ap_condition_1272;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp2_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp3_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp4_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp5_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp6_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp9_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 y_fu_146 = 16'd0;
#0 x_fu_150 = 16'd0;
#0 indvar_flatten_fu_154 = 32'd0;
#0 ap_done_reg = 1'b0;
end

yuv_filter_mul_8s_9s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 17 ))
mul_8s_9s_17_1_1_U76(
    .din0(E_reg_953),
    .din1(mul_ln128_fu_426_p1),
    .dout(mul_ln128_fu_426_p2)
);

yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mac_muladd_9s_9ns_8ns_18_4_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(C_fu_290_p2),
    .din1(grp_fu_844_p1),
    .din2(grp_fu_844_p2),
    .ce(grp_fu_844_ce),
    .dout(grp_fu_844_p3)
);

yuv_filter_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(D_fu_329_p3),
    .din1(grp_fu_852_p1),
    .din2(mul_ln128_fu_426_p2),
    .ce(grp_fu_852_ce),
    .dout(grp_fu_852_p3)
);

yuv_filter_mac_muladd_9ns_8s_18s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_9ns_8s_18s_18_4_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_860_p0),
    .din1(E_fu_345_p3),
    .din2(add_ln127_reg_963),
    .ce(grp_fu_860_ce),
    .dout(grp_fu_860_p3)
);

yuv_filter_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp4_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp4_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp4)) begin
                ap_block_pp0_stage0_subdone_grp4_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp9_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp9_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp9)) begin
                ap_block_pp0_stage0_subdone_grp9_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp1)) begin
                ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp2)) begin
                ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp3_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp3_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp3)) begin
                ap_block_pp0_stage1_subdone_grp3_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp5_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp5_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp5)) begin
                ap_block_pp0_stage1_subdone_grp5_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp6_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp6_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp6)) begin
                ap_block_pp0_stage1_subdone_grp6_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter24_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln116_fu_269_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_154 <= add_ln116_fu_275_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_154 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        x_fu_150 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        x_fu_150 <= select_ln116_fu_381_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        y_fu_146 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        y_fu_146 <= add_ln119_fu_438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        E_reg_953 <= E_fu_345_p3;
        add_ln129_reg_1029 <= add_ln129_fu_714_p2;
        icmp_ln129_reg_1035 <= icmp_ln129_fu_730_p2;
        shl_ln130_2_reg_1041 <= shl_ln130_2_fu_751_p2;
        shl_ln131_2_reg_1046 <= shl_ln131_2_fu_772_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg))) begin
        add_ln127_reg_963 <= grp_fu_844_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        add_ln128_reg_980 <= grp_fu_852_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        add_ln130_1_reg_975 <= add_ln130_1_fu_432_p2;
        shl_ln132_2_reg_1056 <= shl_ln132_2_fu_838_p2;
        shl_ln132_reg_1051 <= shl_ln132_fu_821_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp2) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg))) begin
        bit_sel2_reg_915 <= p_scale_channels_ch2_dout[8'd7];
        trunc_ln125_reg_920 <= trunc_ln125_fu_304_p1;
        trunc_ln125_reg_920_pp0_iter1_reg <= trunc_ln125_reg_920;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp3) & (1'b0 == ap_block_pp0_stage1_subdone_grp3_done_reg))) begin
        bit_sel_reg_927 <= p_scale_channels_ch3_dout[8'd7];
        trunc_ln126_reg_932 <= trunc_ln126_fu_316_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp7))) begin
        gmem_addr_1_reg_1011 <= sext_ln131_fu_525_p1;
        gmem_addr_2_reg_1023 <= sext_ln132_fu_554_p1;
        gmem_addr_reg_995 <= sext_ln130_fu_486_p1;
        shl_ln130_reg_990 <= shl_ln130_fu_470_p2;
        shl_ln131_reg_1006 <= shl_ln131_fu_509_p2;
        trunc_ln130_reg_985 <= trunc_ln130_fu_462_p1;
        trunc_ln131_reg_1001 <= trunc_ln131_fu_501_p1;
        trunc_ln132_reg_1017 <= trunc_ln132_fu_540_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln116_reg_911 <= icmp_ln116_fu_269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        xor_ln125_reg_942 <= xor_ln125_fu_324_p2;
        xor_ln125_reg_942_pp0_iter1_reg <= xor_ln125_reg_942;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln116_reg_911 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter24_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter24_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter23_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter22_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter21_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter20_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter19_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter17_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter16_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter14_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg 
    == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to25 = 1'b1;
    end else begin
        ap_idle_pp0_1to25 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 32'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_154;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage1_grp6)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage0_grp4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp7)))) begin
        gmem_blk_n_AW = m_axi_gmem_0_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage1_grp6)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage0_grp4)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp7)))) begin
        gmem_blk_n_B = m_axi_gmem_0_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage0_grp9)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage1_grp5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp7)))) begin
        gmem_blk_n_W = m_axi_gmem_0_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_844_ce = 1'b1;
    end else begin
        grp_fu_844_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_852_ce = 1'b1;
    end else begin
        grp_fu_852_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_860_ce = 1'b1;
    end else begin
        grp_fu_860_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp7))) begin
            m_axi_gmem_0_AWADDR = gmem_addr_2_reg_1023;
        end else if ((1'b1 == ap_condition_1272)) begin
            m_axi_gmem_0_AWADDR = gmem_addr_1_reg_1011;
        end else if ((1'b1 == ap_condition_1268)) begin
            m_axi_gmem_0_AWADDR = gmem_addr_reg_995;
        end else begin
            m_axi_gmem_0_AWADDR = 'bx;
        end
    end else begin
        m_axi_gmem_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp6) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp4) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp7)))) begin
        m_axi_gmem_0_AWVALID = 1'b1;
    end else begin
        m_axi_gmem_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp6) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp4) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp7)))) begin
        m_axi_gmem_0_BREADY = 1'b1;
    end else begin
        m_axi_gmem_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001_grp9) & (1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg))) begin
        m_axi_gmem_0_WDATA = shl_ln132_2_reg_1056;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001_grp7))) begin
        m_axi_gmem_0_WDATA = shl_ln131_2_reg_1046;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001_grp5) & (1'b0 == ap_block_pp0_stage1_subdone_grp5_done_reg))) begin
        m_axi_gmem_0_WDATA = shl_ln130_2_reg_1041;
    end else begin
        m_axi_gmem_0_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001_grp9) & (1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg))) begin
        m_axi_gmem_0_WSTRB = shl_ln132_reg_1051;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001_grp7))) begin
        m_axi_gmem_0_WSTRB = shl_ln131_reg_1006;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001_grp5) & (1'b0 == ap_block_pp0_stage1_subdone_grp5_done_reg))) begin
        m_axi_gmem_0_WSTRB = shl_ln130_reg_990;
    end else begin
        m_axi_gmem_0_WSTRB = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp9) & (1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp5) & (1'b0 == ap_block_pp0_stage1_subdone_grp5_done_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp7)))) begin
        m_axi_gmem_0_WVALID = 1'b1;
    end else begin
        m_axi_gmem_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln116_reg_911 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage1_grp1))) begin
        p_scale_channels_ch1_blk_n = p_scale_channels_ch1_empty_n;
    end else begin
        p_scale_channels_ch1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln116_reg_911 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg))) begin
        p_scale_channels_ch1_read = 1'b1;
    end else begin
        p_scale_channels_ch1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln116_reg_911 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage1_grp2))) begin
        p_scale_channels_ch2_blk_n = p_scale_channels_ch2_empty_n;
    end else begin
        p_scale_channels_ch2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln116_reg_911 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp2) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg))) begin
        p_scale_channels_ch2_read = 1'b1;
    end else begin
        p_scale_channels_ch2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln116_reg_911 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage1_grp3))) begin
        p_scale_channels_ch3_blk_n = p_scale_channels_ch3_empty_n;
    end else begin
        p_scale_channels_ch3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln116_reg_911 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp3) & (1'b0 == ap_block_pp0_stage1_subdone_grp3_done_reg))) begin
        p_scale_channels_ch3_read = 1'b1;
    end else begin
        p_scale_channels_ch3_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to25 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign B_fu_806_p3 = ((or_ln129_fu_801_p2[0:0] == 1'b1) ? select_ln129_fu_794_p3 : trunc_ln129_1_fu_785_p4);

assign C_fu_290_p2 = ($signed(zext_ln124_fu_286_p1) + $signed(9'd496));

assign D_fu_329_p3 = {{xor_ln125_fu_324_p2}, {trunc_ln125_reg_920}};

assign E_fu_345_p3 = {{xor_ln126_fu_340_p2}, {trunc_ln126_reg_932}};

assign G_fu_676_p3 = ((or_ln128_fu_670_p2[0:0] == 1'b1) ? select_ln128_fu_662_p3 : trunc_ln128_1_fu_652_p4);

assign R_fu_612_p3 = ((or_ln127_fu_606_p2[0:0] == 1'b1) ? select_ln127_fu_598_p3 : trunc_ln127_1_fu_589_p4);

assign add_ln116_1_fu_375_p2 = (x_fu_150 + 16'd1);

assign add_ln116_fu_275_p2 = (ap_sig_allocacmp_indvar_flatten_load + 32'd1);

assign add_ln119_1_fu_413_p2 = (zext_ln119_1_fu_397_p1 + zext_ln119_2_fu_409_p1);

assign add_ln119_fu_438_p2 = (select_ln99_fu_367_p3 + 16'd1);

assign add_ln128_1_fu_623_p2 = ($signed(sext_ln128_2_fu_620_p1) + $signed(add_ln127_reg_963));

assign add_ln129_1_fu_708_p2 = ($signed(sext_ln129_1_fu_692_p1) + $signed(sext_ln129_2_fu_704_p1));

assign add_ln129_fu_714_p2 = ($signed(add_ln129_1_fu_708_p2) + $signed(sext_ln127_3_fu_564_p1));

assign add_ln130_1_fu_432_p2 = (add_ln119_1_fu_413_p2 + zext_ln119_fu_419_p1);

assign add_ln130_fu_457_p2 = (zext_ln130_2_fu_454_p1 + out_channels_ch1);

assign add_ln131_fu_496_p2 = (zext_ln130_2_fu_454_p1 + out_channels_ch2);

assign add_ln132_fu_535_p2 = (zext_ln130_2_fu_454_p1 + out_channels_ch3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (m_axi_gmem_0_WREADY == 1'b0)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (m_axi_gmem_0_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (m_axi_gmem_0_AWREADY == 1'b0)));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp4 = (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (m_axi_gmem_0_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (m_axi_gmem_0_AWREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp9 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (m_axi_gmem_0_WREADY == 1'b0));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (m_axi_gmem_0_WREADY == 1'b0)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (m_axi_gmem_0_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (m_axi_gmem_0_AWREADY == 1'b0)));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp4 = (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (m_axi_gmem_0_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (m_axi_gmem_0_AWREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp9 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp9_done_reg) & (m_axi_gmem_0_WREADY == 1'b0));
end

assign ap_block_pp0_stage1_01001_grp5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b0 == ap_block_pp0_stage1_subdone_grp3_done_reg) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp3)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1)))) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg) & (m_axi_gmem_0_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg) & (m_axi_gmem_0_AWREADY == 1'b0)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp5_done_reg) & (m_axi_gmem_0_WREADY == 1'b0)))));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp1 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp2 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp2));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp3 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp3_done_reg) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp3));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp5 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp5_done_reg) & (m_axi_gmem_0_WREADY == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp6 = (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg) & (m_axi_gmem_0_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg) & (m_axi_gmem_0_AWREADY == 1'b0)));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b0 == ap_block_pp0_stage1_subdone_grp3_done_reg) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp3)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1)))) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg) & (m_axi_gmem_0_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg) & (m_axi_gmem_0_AWREADY == 1'b0)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp5_done_reg) & (m_axi_gmem_0_WREADY == 1'b0)))));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp1 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp2 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp2));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp3 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp3_done_reg) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp3));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp5 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp5_done_reg) & (m_axi_gmem_0_WREADY == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp6 = (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg) & (m_axi_gmem_0_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg) & (m_axi_gmem_0_AWREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage2_01001_grp7 = ((ap_enable_reg_pp0_iter25 == 1'b1) & (m_axi_gmem_0_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter25 == 1'b1) & (m_axi_gmem_0_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state9_io_grp7)));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp7 = (((ap_enable_reg_pp0_iter25 == 1'b1) & (m_axi_gmem_0_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state9_io_grp7)));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter25 == 1'b1) & (m_axi_gmem_0_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state9_io_grp7)));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_grp1 = ((icmp_ln116_reg_911 == 1'd0) & (p_scale_channels_ch1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_grp2 = ((icmp_ln116_reg_911 == 1'd0) & (p_scale_channels_ch2_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_grp3 = ((icmp_ln116_reg_911 == 1'd0) & (p_scale_channels_ch3_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_io_grp7 = ((m_axi_gmem_0_WREADY == 1'b0) | (m_axi_gmem_0_AWREADY == 1'b0));
end

always @ (*) begin
    ap_condition_1268 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp4) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg));
end

always @ (*) begin
    ap_condition_1272 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp6) & (1'b0 == ap_block_pp0_stage1_subdone_grp6_done_reg));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_ready = ap_ready_sig;

assign grp_fu_844_p1 = 18'd298;

assign grp_fu_844_p2 = 18'd128;

assign grp_fu_852_p1 = 16'd65436;

assign grp_fu_860_p0 = 18'd409;

assign icmp_ln116_fu_269_p2 = ((ap_sig_allocacmp_indvar_flatten_load == bound) ? 1'b1 : 1'b0);

assign icmp_ln119_fu_362_p2 = ((y_fu_146 == height) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_576_p2 = ((tmp_2_fu_567_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln128_fu_638_p2 = ((tmp_4_fu_628_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_730_p2 = (($signed(tmp_8_fu_720_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign m_axi_gmem_0_ARADDR = 64'd0;

assign m_axi_gmem_0_ARBURST = 2'd0;

assign m_axi_gmem_0_ARCACHE = 4'd0;

assign m_axi_gmem_0_ARID = 1'd0;

assign m_axi_gmem_0_ARLEN = 32'd0;

assign m_axi_gmem_0_ARLOCK = 2'd0;

assign m_axi_gmem_0_ARPROT = 3'd0;

assign m_axi_gmem_0_ARQOS = 4'd0;

assign m_axi_gmem_0_ARREGION = 4'd0;

assign m_axi_gmem_0_ARSIZE = 3'd0;

assign m_axi_gmem_0_ARUSER = 1'd0;

assign m_axi_gmem_0_ARVALID = 1'b0;

assign m_axi_gmem_0_AWBURST = 2'd0;

assign m_axi_gmem_0_AWCACHE = 4'd0;

assign m_axi_gmem_0_AWID = 1'd0;

assign m_axi_gmem_0_AWLEN = 64'd1;

assign m_axi_gmem_0_AWLOCK = 2'd0;

assign m_axi_gmem_0_AWPROT = 3'd0;

assign m_axi_gmem_0_AWQOS = 4'd0;

assign m_axi_gmem_0_AWREGION = 4'd0;

assign m_axi_gmem_0_AWSIZE = 3'd0;

assign m_axi_gmem_0_AWUSER = 1'd0;

assign m_axi_gmem_0_RREADY = 1'b0;

assign m_axi_gmem_0_WID = 1'd0;

assign m_axi_gmem_0_WLAST = 1'b0;

assign m_axi_gmem_0_WUSER = 1'd0;

assign mul_ln128_fu_426_p1 = 17'd130864;

assign or_ln127_fu_606_p2 = (tmp_3_fu_582_p3 | icmp_ln127_fu_576_p2);

assign or_ln128_fu_670_p2 = (tmp_5_fu_644_p3 | icmp_ln128_fu_638_p2);

assign or_ln129_fu_801_p2 = (tmp_9_fu_778_p3 | icmp_ln129_reg_1035);

assign select_ln116_fu_381_p3 = ((icmp_ln119_fu_362_p2[0:0] == 1'b1) ? add_ln116_1_fu_375_p2 : x_fu_150);

assign select_ln127_fu_598_p3 = ((icmp_ln127_fu_576_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln128_fu_662_p3 = ((icmp_ln128_fu_638_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln129_fu_794_p3 = ((icmp_ln129_reg_1035[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln99_fu_367_p3 = ((icmp_ln119_fu_362_p2[0:0] == 1'b1) ? 16'd0 : y_fu_146);

assign sext_ln127_3_fu_564_p1 = add_ln127_reg_963;

assign sext_ln128_2_fu_620_p1 = add_ln128_reg_980;

assign sext_ln129_1_fu_692_p1 = $signed(tmp_6_fu_684_p4);

assign sext_ln129_2_fu_704_p1 = $signed(tmp_7_fu_696_p4);

assign sext_ln130_fu_486_p1 = $signed(trunc_ln130_1_fu_476_p4);

assign sext_ln131_fu_525_p1 = $signed(trunc_ln131_1_fu_515_p4);

assign sext_ln132_fu_554_p1 = $signed(trunc_ln132_1_fu_544_p4);

assign shl_ln130_1_fu_740_p3 = {{trunc_ln130_reg_985}, {3'd0}};

assign shl_ln130_2_fu_751_p2 = zext_ln130_fu_736_p1 << zext_ln130_3_fu_747_p1;

assign shl_ln130_fu_470_p2 = 2'd1 << zext_ln130_1_fu_466_p1;

assign shl_ln131_1_fu_761_p3 = {{trunc_ln131_reg_1001}, {3'd0}};

assign shl_ln131_2_fu_772_p2 = zext_ln131_fu_757_p1 << zext_ln131_2_fu_768_p1;

assign shl_ln131_fu_509_p2 = 2'd1 << zext_ln131_1_fu_505_p1;

assign shl_ln132_1_fu_827_p3 = {{trunc_ln132_reg_1017}, {3'd0}};

assign shl_ln132_2_fu_838_p2 = zext_ln132_fu_814_p1 << zext_ln132_2_fu_834_p1;

assign shl_ln132_fu_821_p2 = 2'd1 << zext_ln132_1_fu_818_p1;

assign tmp_1_fu_401_p3 = {{select_ln116_fu_381_p3}, {8'd0}};

assign tmp_2_fu_567_p4 = {{grp_fu_860_p3[17:16]}};

assign tmp_3_fu_582_p3 = grp_fu_860_p3[32'd17];

assign tmp_4_fu_628_p4 = {{add_ln128_1_fu_623_p2[17:16]}};

assign tmp_5_fu_644_p3 = add_ln128_1_fu_623_p2[32'd17];

assign tmp_6_fu_684_p4 = {{{xor_ln125_reg_942_pp0_iter1_reg}, {trunc_ln125_reg_920_pp0_iter1_reg}}, {9'd0}};

assign tmp_7_fu_696_p4 = {{{xor_ln125_reg_942_pp0_iter1_reg}, {trunc_ln125_reg_920_pp0_iter1_reg}}, {2'd0}};

assign tmp_8_fu_720_p4 = {{add_ln129_fu_714_p2[18:16]}};

assign tmp_9_fu_778_p3 = add_ln129_reg_1029[32'd18];

assign tmp_fu_389_p3 = {{select_ln116_fu_381_p3}, {10'd0}};

assign trunc_ln125_fu_304_p1 = p_scale_channels_ch2_dout[6:0];

assign trunc_ln126_fu_316_p1 = p_scale_channels_ch3_dout[6:0];

assign trunc_ln127_1_fu_589_p4 = {{grp_fu_860_p3[15:8]}};

assign trunc_ln128_1_fu_652_p4 = {{add_ln128_1_fu_623_p2[15:8]}};

assign trunc_ln129_1_fu_785_p4 = {{add_ln129_reg_1029[15:8]}};

assign trunc_ln130_1_fu_476_p4 = {{add_ln130_fu_457_p2[63:1]}};

assign trunc_ln130_fu_462_p1 = add_ln130_fu_457_p2[0:0];

assign trunc_ln131_1_fu_515_p4 = {{add_ln131_fu_496_p2[63:1]}};

assign trunc_ln131_fu_501_p1 = add_ln131_fu_496_p2[0:0];

assign trunc_ln132_1_fu_544_p4 = {{add_ln132_fu_535_p2[63:1]}};

assign trunc_ln132_fu_540_p1 = add_ln132_fu_535_p2[0:0];

assign xor_ln125_fu_324_p2 = (bit_sel2_reg_915 ^ 1'd1);

assign xor_ln126_fu_340_p2 = (bit_sel_reg_927 ^ 1'd1);

assign zext_ln119_1_fu_397_p1 = tmp_fu_389_p3;

assign zext_ln119_2_fu_409_p1 = tmp_1_fu_401_p3;

assign zext_ln119_fu_419_p1 = select_ln99_fu_367_p3;

assign zext_ln124_fu_286_p1 = p_scale_channels_ch1_dout;

assign zext_ln130_1_fu_466_p1 = trunc_ln130_fu_462_p1;

assign zext_ln130_2_fu_454_p1 = add_ln130_1_reg_975;

assign zext_ln130_3_fu_747_p1 = shl_ln130_1_fu_740_p3;

assign zext_ln130_fu_736_p1 = R_fu_612_p3;

assign zext_ln131_1_fu_505_p1 = trunc_ln131_fu_501_p1;

assign zext_ln131_2_fu_768_p1 = shl_ln131_1_fu_761_p3;

assign zext_ln131_fu_757_p1 = G_fu_676_p3;

assign zext_ln132_1_fu_818_p1 = trunc_ln132_reg_1017;

assign zext_ln132_2_fu_834_p1 = shl_ln132_1_fu_827_p3;

assign zext_ln132_fu_814_p1 = B_fu_806_p3;

endmodule //yuv_filter_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y
