// Seed: 3779620139
module module_0 (
    output tri1 id_0,
    output tri1 id_1
);
  wire id_3;
endmodule
module module_1 (
    output wor id_0
    , id_2
);
  wire id_3;
  assign id_0 = id_2;
  supply0 id_4 = 1;
  module_0(
      id_2, id_0
  );
  always_ff @(*) $display;
  always @(posedge 1 or posedge 1) begin
    id_0 = 1'b0 == 1'h0;
  end
  timeunit 1ps;
endmodule
module module_2;
  assign id_1[1] = id_1[1];
endmodule
module module_3;
  tri1 id_2;
  module_2();
  wire id_3 = id_3;
  always @(*) id_2 = 1;
endmodule
