{
    "name": "nox",
    "folder": "nox",
    "sim_files": [
        "xlnx/rtl/verilog-axi/tb/test_axi_adapter_16_32.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_adapter_32_16.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_adapter_32_32.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_axil_adapter_16_32.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_axil_adapter_32_16.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_axil_adapter_32_32.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_cdma_32.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_cdma_32_unaligned.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_crossbar_4x4.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_dma_32_32.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_dma_rd_32_32.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_dma_rd_32_32_unaligned.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_dma_wr_32_32.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_dma_wr_32_32_unaligned.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_dp_ram.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_fifo.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_fifo_delay.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_interconnect_4x4.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_ram.v",
        "xlnx/rtl/verilog-axi/tb/test_axi_register.v",
        "xlnx/rtl/verilog-axi/tb/test_axil_adapter_16_32.v",
        "xlnx/rtl/verilog-axi/tb/test_axil_adapter_32_16.v",
        "xlnx/rtl/verilog-axi/tb/test_axil_adapter_32_32.v",
        "xlnx/rtl/verilog-axi/tb/test_axil_cdc.v",
        "xlnx/rtl/verilog-axi/tb/test_axil_dp_ram.v",
        "xlnx/rtl/verilog-axi/tb/test_axil_interconnect_4x4.v",
        "xlnx/rtl/verilog-axi/tb/test_axil_ram.v",
        "xlnx/rtl/verilog-axi/tb/test_axil_register.v",
        "xlnx/rtl/wbuart32/bench/verilog/echotest.v",
        "xlnx/rtl/wbuart32/bench/verilog/linetest.v",
        "synth/prim/dv/prim_alert/tb/prim_alert_tb.sv",
        "synth/prim/dv/prim_esc/tb/prim_esc_tb.sv",
        "synth/prim/dv/prim_lfsr/prim_lfsr_tb.sv",
        "synth/prim/dv/prim_present/tb/prim_present_tb.sv",
        "synth/prim/dv/prim_prince/tb/prim_prince_tb.sv",
        "synth/prim/fpv/tb/prim_alert_rxtx_async_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_alert_rxtx_async_fatal_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_alert_rxtx_async_fatal_tb.sv",
        "synth/prim/fpv/tb/prim_alert_rxtx_async_tb.sv",
        "synth/prim/fpv/tb/prim_alert_rxtx_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_alert_rxtx_fatal_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_alert_rxtx_fatal_tb.sv",
        "synth/prim/fpv/tb/prim_alert_rxtx_tb.sv",
        "synth/prim/fpv/tb/prim_arbiter_fixed_tb.sv",
        "synth/prim/fpv/tb/prim_arbiter_ppc_tb.sv",
        "synth/prim/fpv/tb/prim_arbiter_tree_tb.sv",
        "synth/prim/fpv/tb/prim_count_tb.sv",
        "synth/prim/fpv/tb/prim_esc_rxtx_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_esc_rxtx_tb.sv",
        "synth/prim/fpv/tb/prim_fifo_async_sram_adapter_tb.sv",
        "synth/prim/fpv/tb/prim_fifo_sync_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_fifo_sync_tb.sv",
        "synth/prim/fpv/tb/prim_keccak_tb.sv",
        "synth/prim/fpv/tb/prim_lfsr_tb.sv",
        "synth/prim/fpv/tb/prim_packer_tb.sv",
        "synth/prim/fpv/tb/prim_secded_22_16_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_22_16_tb.sv",
        "synth/prim/fpv/tb/prim_secded_28_22_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_28_22_tb.sv",
        "synth/prim/fpv/tb/prim_secded_39_32_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_39_32_tb.sv",
        "synth/prim/fpv/tb/prim_secded_64_57_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_64_57_tb.sv",
        "synth/prim/fpv/tb/prim_secded_72_64_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_72_64_tb.sv",
        "synth/prim/fpv/tb/prim_secded_hamming_22_16_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_hamming_22_16_tb.sv",
        "synth/prim/fpv/tb/prim_secded_hamming_39_32_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_hamming_39_32_tb.sv",
        "synth/prim/fpv/tb/prim_secded_hamming_72_64_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_hamming_72_64_tb.sv",
        "synth/prim/fpv/tb/prim_secded_hamming_76_68_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_hamming_76_68_tb.sv",
        "synth/prim/fpv/tb/prim_secded_inv_22_16_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_inv_22_16_tb.sv",
        "synth/prim/fpv/tb/prim_secded_inv_28_22_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_inv_28_22_tb.sv",
        "synth/prim/fpv/tb/prim_secded_inv_39_32_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_inv_39_32_tb.sv",
        "synth/prim/fpv/tb/prim_secded_inv_64_57_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_inv_64_57_tb.sv",
        "synth/prim/fpv/tb/prim_secded_inv_72_64_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_inv_72_64_tb.sv",
        "synth/prim/fpv/tb/prim_secded_inv_hamming_22_16_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_inv_hamming_22_16_tb.sv",
        "synth/prim/fpv/tb/prim_secded_inv_hamming_39_32_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_inv_hamming_39_32_tb.sv",
        "synth/prim/fpv/tb/prim_secded_inv_hamming_72_64_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_inv_hamming_72_64_tb.sv",
        "synth/prim/fpv/tb/prim_secded_inv_hamming_76_68_bind_fpv.sv",
        "synth/prim/fpv/tb/prim_secded_inv_hamming_76_68_tb.sv",
        "synth/prim/pre_dv/prim_flop_2sync/tb.sv",
        "synth/prim/pre_dv/prim_sync_reqack/rtl/prim_sync_reqack_tb.sv",
        "synth/prim/pre_dv/prim_trivium/rtl/prim_trivium_tb.sv",
        "tb/axi_mem.sv",
        "tb/nox_sim.sv"
    ],
    "files": [
        "synth/rtl/latch_map.v",
        "synth/rtl/prim_clock_gating.v",
        "xlnx/rtl/verilog-axi/rtl/arbiter.v",
        "xlnx/rtl/verilog-axi/rtl/axi_adapter.v",
        "xlnx/rtl/verilog-axi/rtl/axi_adapter_rd.v",
        "xlnx/rtl/verilog-axi/rtl/axi_adapter_wr.v",
        "xlnx/rtl/verilog-axi/rtl/axi_axil_adapter.v",
        "xlnx/rtl/verilog-axi/rtl/axi_axil_adapter_rd.v",
        "xlnx/rtl/verilog-axi/rtl/axi_axil_adapter_wr.v",
        "xlnx/rtl/verilog-axi/rtl/axi_cdma.v",
        "xlnx/rtl/verilog-axi/rtl/axi_cdma_desc_mux.v",
        "xlnx/rtl/verilog-axi/rtl/axi_crossbar.v",
        "xlnx/rtl/verilog-axi/rtl/axi_crossbar_addr.v",
        "xlnx/rtl/verilog-axi/rtl/axi_crossbar_rd.v",
        "xlnx/rtl/verilog-axi/rtl/axi_crossbar_wr.v",
        "xlnx/rtl/verilog-axi/rtl/axi_dma.v",
        "xlnx/rtl/verilog-axi/rtl/axi_dma_desc_mux.v",
        "xlnx/rtl/verilog-axi/rtl/axi_dma_rd.v",
        "xlnx/rtl/verilog-axi/rtl/axi_dma_wr.v",
        "xlnx/rtl/verilog-axi/rtl/axi_dp_ram.v",
        "xlnx/rtl/verilog-axi/rtl/axi_fifo.v",
        "xlnx/rtl/verilog-axi/rtl/axi_fifo_rd.v",
        "xlnx/rtl/verilog-axi/rtl/axi_fifo_wr.v",
        "xlnx/rtl/verilog-axi/rtl/axi_interconnect.v",
        "xlnx/rtl/verilog-axi/rtl/axi_ram.v",
        "xlnx/rtl/verilog-axi/rtl/axi_ram_rd_if.v",
        "xlnx/rtl/verilog-axi/rtl/axi_ram_wr_if.v",
        "xlnx/rtl/verilog-axi/rtl/axi_ram_wr_rd_if.v",
        "xlnx/rtl/verilog-axi/rtl/axi_register.v",
        "xlnx/rtl/verilog-axi/rtl/axi_register_rd.v",
        "xlnx/rtl/verilog-axi/rtl/axi_register_wr.v",
        "xlnx/rtl/verilog-axi/rtl/axil_adapter.v",
        "xlnx/rtl/verilog-axi/rtl/axil_adapter_rd.v",
        "xlnx/rtl/verilog-axi/rtl/axil_adapter_wr.v",
        "xlnx/rtl/verilog-axi/rtl/axil_cdc.v",
        "xlnx/rtl/verilog-axi/rtl/axil_cdc_rd.v",
        "xlnx/rtl/verilog-axi/rtl/axil_cdc_wr.v",
        "xlnx/rtl/verilog-axi/rtl/axil_crossbar.v",
        "xlnx/rtl/verilog-axi/rtl/axil_crossbar_addr.v",
        "xlnx/rtl/verilog-axi/rtl/axil_crossbar_rd.v",
        "xlnx/rtl/verilog-axi/rtl/axil_crossbar_wr.v",
        "xlnx/rtl/verilog-axi/rtl/axil_dp_ram.v",
        "xlnx/rtl/verilog-axi/rtl/axil_interconnect.v",
        "xlnx/rtl/verilog-axi/rtl/axil_ram.v",
        "xlnx/rtl/verilog-axi/rtl/axil_reg_if.v",
        "xlnx/rtl/verilog-axi/rtl/axil_reg_if_rd.v",
        "xlnx/rtl/verilog-axi/rtl/axil_reg_if_wr.v",
        "xlnx/rtl/verilog-axi/rtl/axil_register.v",
        "xlnx/rtl/verilog-axi/rtl/axil_register_rd.v",
        "xlnx/rtl/verilog-axi/rtl/axil_register_wr.v",
        "xlnx/rtl/verilog-axi/rtl/priority_encoder.v",
        "xlnx/rtl/wbuart32/bench/formal/faxil_slave.v",
        "xlnx/rtl/wbuart32/bench/verilog/helloworld.v",
        "xlnx/rtl/wbuart32/bench/verilog/speechfifo.v",
        "xlnx/rtl/wbuart32/rtl/axiluart.v",
        "xlnx/rtl/wbuart32/rtl/rxuart.v",
        "xlnx/rtl/wbuart32/rtl/rxuartlite.v",
        "xlnx/rtl/wbuart32/rtl/skidbuffer.v",
        "xlnx/rtl/wbuart32/rtl/txuart.v",
        "xlnx/rtl/wbuart32/rtl/txuartlite.v",
        "xlnx/rtl/wbuart32/rtl/ufifo.v",
        "xlnx/rtl/wbuart32/rtl/wbuart-insert.v",
        "xlnx/rtl/wbuart32/rtl/wbuart.v",
        "bus_arch_sv_pkg/amba_ahb_pkg.sv",
        "bus_arch_sv_pkg/amba_axi_pkg.sv",
        "bus_arch_sv_pkg/intel_avalon_pkg.sv",
        "rtl/cb_to_ahb.sv",
        "rtl/cb_to_axi.sv",
        "rtl/csr.sv",
        "rtl/decode.sv",
        "rtl/execute.sv",
        "rtl/fetch.sv",
        "rtl/fifo_nox.sv",
        "rtl/lsu.sv",
        "rtl/nox.sv",
        "rtl/register_file.sv",
        "rtl/reset_sync.sv",
        "rtl/skid_buffer.sv",
        "rtl/wb.sv",
        "rtl/inc/nox_utils_pkg.sv",
        "sw/coremark/boot_rom.sv",
        "synth/prim/dv/prim_present/crypto_dpi_present/crypto_dpi_present_pkg.sv",
        "synth/prim/dv/prim_prince/crypto_dpi_prince/crypto_dpi_prince_pkg.sv",
        "synth/prim/fpv/vip/prim_alert_rxtx_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_alert_rxtx_async_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_esc_rxtx_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_fifo_sync_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_22_16_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_28_22_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_39_32_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_64_57_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_72_64_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_hamming_22_16_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_hamming_39_32_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_hamming_72_64_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_hamming_76_68_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_inv_22_16_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_inv_28_22_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_inv_39_32_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_inv_64_57_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_inv_72_64_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_inv_hamming_22_16_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_inv_hamming_39_32_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_inv_hamming_72_64_assert_fpv.sv",
        "synth/prim/fpv/vip/prim_secded_inv_hamming_76_68_assert_fpv.sv",
        "synth/prim/pre_dv/prim_crc32/prim_crc32_sim.sv",
        "synth/prim/rtl/prim_alert_pkg.sv",
        "synth/prim/rtl/prim_alert_receiver.sv",
        "synth/prim/rtl/prim_alert_sender.sv",
        "synth/prim/rtl/prim_arbiter_fixed.sv",
        "synth/prim/rtl/prim_arbiter_ppc.sv",
        "synth/prim/rtl/prim_arbiter_tree.sv",
        "synth/prim/rtl/prim_arbiter_tree_dup.sv",
        "synth/prim/rtl/prim_assert.sv",
        "synth/prim/rtl/prim_blanker.sv",
        "synth/prim/rtl/prim_cdc_rand_delay.sv",
        "synth/prim/rtl/prim_cipher_pkg.sv",
        "synth/prim/rtl/prim_clock_gating_sync.sv",
        "synth/prim/rtl/prim_clock_gp_mux2.sv",
        "synth/prim/rtl/prim_clock_meas.sv",
        "synth/prim/rtl/prim_clock_timeout.sv",
        "synth/prim/rtl/prim_count.sv",
        "synth/prim/rtl/prim_crc32.sv",
        "synth/prim/rtl/prim_diff_decode.sv",
        "synth/prim/rtl/prim_dom_and_2share.sv",
        "synth/prim/rtl/prim_double_lfsr.sv",
        "synth/prim/rtl/prim_edge_detector.sv",
        "synth/prim/rtl/prim_edn_req.sv",
        "synth/prim/rtl/prim_esc_pkg.sv",
        "synth/prim/rtl/prim_esc_receiver.sv",
        "synth/prim/rtl/prim_esc_sender.sv",
        "synth/prim/rtl/prim_fifo_async.sv",
        "synth/prim/rtl/prim_fifo_async_simple.sv",
        "synth/prim/rtl/prim_fifo_async_sram_adapter.sv",
        "synth/prim/rtl/prim_fifo_sync.sv",
        "synth/prim/rtl/prim_fifo_sync_cnt.sv",
        "synth/prim/rtl/prim_filter.sv",
        "synth/prim/rtl/prim_filter_ctr.sv",
        "synth/prim/rtl/prim_flop_2sync.sv",
        "synth/prim/rtl/prim_flop_macros.sv",
        "synth/prim/rtl/prim_gate_gen.sv",
        "synth/prim/rtl/prim_gf_mult.sv",
        "synth/prim/rtl/prim_intr_hw.sv",
        "synth/prim/rtl/prim_keccak.sv",
        "synth/prim/rtl/prim_lc_and_hardened.sv",
        "synth/prim/rtl/prim_lc_combine.sv",
        "synth/prim/rtl/prim_lc_dec.sv",
        "synth/prim/rtl/prim_lc_or_hardened.sv",
        "synth/prim/rtl/prim_lc_sender.sv",
        "synth/prim/rtl/prim_lc_sync.sv",
        "synth/prim/rtl/prim_lfsr.sv",
        "synth/prim/rtl/prim_max_tree.sv",
        "synth/prim/rtl/prim_msb_extend.sv",
        "synth/prim/rtl/prim_mubi12_dec.sv",
        "synth/prim/rtl/prim_mubi12_sender.sv",
        "synth/prim/rtl/prim_mubi12_sync.sv",
        "synth/prim/rtl/prim_mubi16_dec.sv",
        "synth/prim/rtl/prim_mubi16_sender.sv",
        "synth/prim/rtl/prim_mubi16_sync.sv",
        "synth/prim/rtl/prim_mubi4_dec.sv",
        "synth/prim/rtl/prim_mubi4_sender.sv",
        "synth/prim/rtl/prim_mubi4_sync.sv",
        "synth/prim/rtl/prim_mubi8_dec.sv",
        "synth/prim/rtl/prim_mubi8_sender.sv",
        "synth/prim/rtl/prim_mubi8_sync.sv",
        "synth/prim/rtl/prim_mubi_pkg.sv",
        "synth/prim/rtl/prim_multibit_sync.sv",
        "synth/prim/rtl/prim_onehot_check.sv",
        "synth/prim/rtl/prim_onehot_enc.sv",
        "synth/prim/rtl/prim_onehot_mux.sv",
        "synth/prim/rtl/prim_otp_pkg.sv",
        "synth/prim/rtl/prim_packer.sv",
        "synth/prim/rtl/prim_packer_fifo.sv",
        "synth/prim/rtl/prim_pad_wrapper_pkg.sv",
        "synth/prim/rtl/prim_present.sv",
        "synth/prim/rtl/prim_prince.sv",
        "synth/prim/rtl/prim_pulse_sync.sv",
        "synth/prim/rtl/prim_ram_1p_adv.sv",
        "synth/prim/rtl/prim_ram_1p_pkg.sv",
        "synth/prim/rtl/prim_ram_1p_scr.sv",
        "synth/prim/rtl/prim_ram_1r1w_adv.sv",
        "synth/prim/rtl/prim_ram_1r1w_async_adv.sv",
        "synth/prim/rtl/prim_ram_2p_adv.sv",
        "synth/prim/rtl/prim_ram_2p_async_adv.sv",
        "synth/prim/rtl/prim_ram_2p_pkg.sv",
        "synth/prim/rtl/prim_reg_cdc.sv",
        "synth/prim/rtl/prim_reg_cdc_arb.sv",
        "synth/prim/rtl/prim_reg_we_check.sv",
        "synth/prim/rtl/prim_rom_adv.sv",
        "synth/prim/rtl/prim_rom_pkg.sv",
        "synth/prim/rtl/prim_rst_sync.sv",
        "synth/prim/rtl/prim_sec_anchor_buf.sv",
        "synth/prim/rtl/prim_sec_anchor_flop.sv",
        "synth/prim/rtl/prim_secded_22_16_dec.sv",
        "synth/prim/rtl/prim_secded_22_16_enc.sv",
        "synth/prim/rtl/prim_secded_28_22_dec.sv",
        "synth/prim/rtl/prim_secded_28_22_enc.sv",
        "synth/prim/rtl/prim_secded_39_32_dec.sv",
        "synth/prim/rtl/prim_secded_39_32_enc.sv",
        "synth/prim/rtl/prim_secded_64_57_dec.sv",
        "synth/prim/rtl/prim_secded_64_57_enc.sv",
        "synth/prim/rtl/prim_secded_72_64_dec.sv",
        "synth/prim/rtl/prim_secded_72_64_enc.sv",
        "synth/prim/rtl/prim_secded_hamming_22_16_dec.sv",
        "synth/prim/rtl/prim_secded_hamming_22_16_enc.sv",
        "synth/prim/rtl/prim_secded_hamming_39_32_dec.sv",
        "synth/prim/rtl/prim_secded_hamming_39_32_enc.sv",
        "synth/prim/rtl/prim_secded_hamming_72_64_dec.sv",
        "synth/prim/rtl/prim_secded_hamming_72_64_enc.sv",
        "synth/prim/rtl/prim_secded_hamming_76_68_dec.sv",
        "synth/prim/rtl/prim_secded_hamming_76_68_enc.sv",
        "synth/prim/rtl/prim_secded_inv_22_16_dec.sv",
        "synth/prim/rtl/prim_secded_inv_22_16_enc.sv",
        "synth/prim/rtl/prim_secded_inv_28_22_dec.sv",
        "synth/prim/rtl/prim_secded_inv_28_22_enc.sv",
        "synth/prim/rtl/prim_secded_inv_39_32_dec.sv",
        "synth/prim/rtl/prim_secded_inv_39_32_enc.sv",
        "synth/prim/rtl/prim_secded_inv_64_57_dec.sv",
        "synth/prim/rtl/prim_secded_inv_64_57_enc.sv",
        "synth/prim/rtl/prim_secded_inv_72_64_dec.sv",
        "synth/prim/rtl/prim_secded_inv_72_64_enc.sv",
        "synth/prim/rtl/prim_secded_inv_hamming_22_16_dec.sv",
        "synth/prim/rtl/prim_secded_inv_hamming_22_16_enc.sv",
        "synth/prim/rtl/prim_secded_inv_hamming_39_32_dec.sv",
        "synth/prim/rtl/prim_secded_inv_hamming_39_32_enc.sv",
        "synth/prim/rtl/prim_secded_inv_hamming_72_64_dec.sv",
        "synth/prim/rtl/prim_secded_inv_hamming_72_64_enc.sv",
        "synth/prim/rtl/prim_secded_inv_hamming_76_68_dec.sv",
        "synth/prim/rtl/prim_secded_inv_hamming_76_68_enc.sv",
        "synth/prim/rtl/prim_secded_pkg.sv",
        "synth/prim/rtl/prim_sha2.sv",
        "synth/prim/rtl/prim_sha2_32.sv",
        "synth/prim/rtl/prim_sha2_pad.sv",
        "synth/prim/rtl/prim_sha2_pkg.sv",
        "synth/prim/rtl/prim_slicer.sv",
        "synth/prim/rtl/prim_sparse_fsm_flop.sv",
        "synth/prim/rtl/prim_sram_arbiter.sv",
        "synth/prim/rtl/prim_subreg.sv",
        "synth/prim/rtl/prim_subreg_arb.sv",
        "synth/prim/rtl/prim_subreg_ext.sv",
        "synth/prim/rtl/prim_subreg_pkg.sv",
        "synth/prim/rtl/prim_subreg_shadow.sv",
        "synth/prim/rtl/prim_subst_perm.sv",
        "synth/prim/rtl/prim_sum_tree.sv",
        "synth/prim/rtl/prim_sync_reqack.sv",
        "synth/prim/rtl/prim_sync_reqack_data.sv",
        "synth/prim/rtl/prim_sync_slow_fast.sv",
        "synth/prim/rtl/prim_trivium.sv",
        "synth/prim/rtl/prim_trivium_pkg.sv",
        "synth/prim/rtl/prim_util_pkg.sv",
        "synth/prim/rtl/prim_xoshiro256pp.sv",
        "synth/prim_generic/rtl/prim_generic_and2.sv",
        "synth/prim_generic/rtl/prim_generic_buf.sv",
        "synth/prim_generic/rtl/prim_generic_clock_buf.sv",
        "synth/prim_generic/rtl/prim_generic_clock_div.sv",
        "synth/prim_generic/rtl/prim_generic_clock_gating.sv",
        "synth/prim_generic/rtl/prim_generic_clock_inv.sv",
        "synth/prim_generic/rtl/prim_generic_clock_mux2.sv",
        "synth/prim_generic/rtl/prim_generic_flash.sv",
        "synth/prim_generic/rtl/prim_generic_flash_bank.sv",
        "synth/prim_generic/rtl/prim_generic_flop.sv",
        "synth/prim_generic/rtl/prim_generic_flop_en.sv",
        "synth/prim_generic/rtl/prim_generic_otp.sv",
        "synth/prim_generic/rtl/prim_generic_pad_attr.sv",
        "synth/prim_generic/rtl/prim_generic_pad_wrapper.sv",
        "synth/prim_generic/rtl/prim_generic_ram_1p.sv",
        "synth/prim_generic/rtl/prim_generic_ram_1r1w.sv",
        "synth/prim_generic/rtl/prim_generic_ram_2p.sv",
        "synth/prim_generic/rtl/prim_generic_rom.sv",
        "synth/prim_generic/rtl/prim_generic_usb_diff_rx.sv",
        "synth/prim_generic/rtl/prim_generic_xnor2.sv",
        "synth/prim_generic/rtl/prim_generic_xor2.sv",
        "xlnx/rtl/axi_crossbar_wrapper.sv",
        "xlnx/rtl/axi_gpio.sv",
        "xlnx/rtl/axi_interconnect_wrapper.sv",
        "xlnx/rtl/axi_mem_wrapper.sv",
        "xlnx/rtl/axi_mem_wrapper_coremark.sv",
        "xlnx/rtl/axi_mtimer.sv",
        "xlnx/rtl/axi_rom_wrapper.sv",
        "xlnx/rtl/axi_spi_master.sv",
        "xlnx/rtl/axi_uart_wrapper.sv",
        "xlnx/rtl/cdc_2ff_sync.sv",
        "xlnx/rtl/cdc_async_fifo.sv",
        "xlnx/rtl/clk_mgmt.sv",
        "xlnx/rtl/nox_coremark.sv",
        "xlnx/rtl/nox_soc.sv",
        "xlnx/rtl/nox_wrapper.sv",
        "xlnx/rtl/rst_ctrl.sv"
    ],
    "include_dirs": [],
    "repository": "https://github.com/aignacio/nox",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "march": "rv32i",
    "two_memory": false
}