
DW3000_op.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a6f8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000029c  0800a8d8  0800a8d8  0000b8d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab74  0800ab74  0000c188  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ab74  0800ab74  0000bb74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab7c  0800ab7c  0000c188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab7c  0800ab7c  0000bb7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ab80  0800ab80  0000bb80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000188  20000000  0800ab84  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c10  20000188  0800ad0c  0000c188  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d98  0800ad0c  0000cd98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c188  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015406  00000000  00000000  0000c1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004029  00000000  00000000  000215be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c0  00000000  00000000  000255e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ddb  00000000  00000000  000268a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b2ae  00000000  00000000  00027683  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b3c4  00000000  00000000  00052931  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9bc1  00000000  00000000  0006dcf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001578b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051b4  00000000  00000000  001578fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  0015cab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000188 	.word	0x20000188
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a8c0 	.word	0x0800a8c0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000018c 	.word	0x2000018c
 800021c:	0800a8c0 	.word	0x0800a8c0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <sendBytes>:
    number >>= 1; // Right shift the number by 1 bit
  }
  return count;
}

HAL_StatusTypeDef sendBytes(uint8_t *sendb, uint16_t sendLen) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	460b      	mov	r3, r1
 80005f6:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80005f8:	2300      	movs	r3, #0
 80005fa:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&UWB_SPI_HANDLE, sendb, sendLen, 1);
 80005fc:	887a      	ldrh	r2, [r7, #2]
 80005fe:	2301      	movs	r3, #1
 8000600:	6879      	ldr	r1, [r7, #4]
 8000602:	4805      	ldr	r0, [pc, #20]	@ (8000618 <sendBytes+0x2c>)
 8000604:	f004 f8e3 	bl	80047ce <HAL_SPI_Transmit>
 8000608:	4603      	mov	r3, r0
 800060a:	73fb      	strb	r3, [r7, #15]

  return status;
 800060c:	7bfb      	ldrb	r3, [r7, #15]
}
 800060e:	4618      	mov	r0, r3
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	200001a8 	.word	0x200001a8

0800061c <readBytes>:

HAL_StatusTypeDef readBytes(uint8_t *recvb, uint16_t recLen) {
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8000628:	2300      	movs	r3, #0
 800062a:	73fb      	strb	r3, [r7, #15]

  HAL_SPI_Receive(&UWB_SPI_HANDLE, recvb, recLen, 1);
 800062c:	887a      	ldrh	r2, [r7, #2]
 800062e:	2301      	movs	r3, #1
 8000630:	6879      	ldr	r1, [r7, #4]
 8000632:	4804      	ldr	r0, [pc, #16]	@ (8000644 <readBytes+0x28>)
 8000634:	f004 fa41 	bl	8004aba <HAL_SPI_Receive>

  return status;
 8000638:	7bfb      	ldrb	r3, [r7, #15]
}
 800063a:	4618      	mov	r0, r3
 800063c:	3710      	adds	r7, #16
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	200001a8 	.word	0x200001a8

08000648 <DW3000pack_fast_command>:

uint8_t DW3000pack_fast_command(uint8_t cmd) {
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]
  uint8_t b = 0x81;
 8000652:	2381      	movs	r3, #129	@ 0x81
 8000654:	73fb      	strb	r3, [r7, #15]
  b |= ((cmd & 0x1F) << 1);
 8000656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065a:	005b      	lsls	r3, r3, #1
 800065c:	b25b      	sxtb	r3, r3
 800065e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8000662:	b25a      	sxtb	r2, r3
 8000664:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000668:	4313      	orrs	r3, r2
 800066a:	b25b      	sxtb	r3, r3
 800066c:	73fb      	strb	r3, [r7, #15]

  return b;
 800066e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000670:	4618      	mov	r0, r3
 8000672:	3714      	adds	r7, #20
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr

0800067c <DW3000pack_full_address>:
  b |= ((address & 0x1F) << 1);

  return b;
}

uint16_t DW3000pack_full_address(uint8_t base, uint8_t sub, uint8_t rw) {
 800067c:	b480      	push	{r7}
 800067e:	b085      	sub	sp, #20
 8000680:	af00      	add	r7, sp, #0
 8000682:	4603      	mov	r3, r0
 8000684:	71fb      	strb	r3, [r7, #7]
 8000686:	460b      	mov	r3, r1
 8000688:	71bb      	strb	r3, [r7, #6]
 800068a:	4613      	mov	r3, r2
 800068c:	717b      	strb	r3, [r7, #5]
  uint16_t header = 0x4000;
 800068e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000692:	81fb      	strh	r3, [r7, #14]

  header |= (rw << 15);
 8000694:	797b      	ldrb	r3, [r7, #5]
 8000696:	b21b      	sxth	r3, r3
 8000698:	03db      	lsls	r3, r3, #15
 800069a:	b21a      	sxth	r2, r3
 800069c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006a0:	4313      	orrs	r3, r2
 80006a2:	b21b      	sxth	r3, r3
 80006a4:	81fb      	strh	r3, [r7, #14]
  header |= ((base & 0x1F) << 9);
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	b21b      	sxth	r3, r3
 80006aa:	025b      	lsls	r3, r3, #9
 80006ac:	b21b      	sxth	r3, r3
 80006ae:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80006b2:	b21a      	sxth	r2, r3
 80006b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006b8:	4313      	orrs	r3, r2
 80006ba:	b21b      	sxth	r3, r3
 80006bc:	81fb      	strh	r3, [r7, #14]
  header |= ((sub & 0x7F) << 2);
 80006be:	79bb      	ldrb	r3, [r7, #6]
 80006c0:	b21b      	sxth	r3, r3
 80006c2:	009b      	lsls	r3, r3, #2
 80006c4:	b21b      	sxth	r3, r3
 80006c6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80006ca:	b21a      	sxth	r2, r3
 80006cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006d0:	4313      	orrs	r3, r2
 80006d2:	b21b      	sxth	r3, r3
 80006d4:	81fb      	strh	r3, [r7, #14]

  return header;
 80006d6:	89fb      	ldrh	r3, [r7, #14]
}
 80006d8:	4618      	mov	r0, r3
 80006da:	3714      	adds	r7, #20
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr

080006e4 <DW3000pack_mask_cmd_1octet>:

void DW3000pack_mask_cmd_1octet(uint32_t reg, uint8_t andmask, uint8_t ormask, uint8_t* cmd) {
 80006e4:	b480      	push	{r7}
 80006e6:	b087      	sub	sp, #28
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	607b      	str	r3, [r7, #4]
 80006ee:	460b      	mov	r3, r1
 80006f0:	72fb      	strb	r3, [r7, #11]
 80006f2:	4613      	mov	r3, r2
 80006f4:	72bb      	strb	r3, [r7, #10]
  uint8_t base = reg >> 16;
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	0c1b      	lsrs	r3, r3, #16
 80006fa:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC001;
 8000700:	f24c 0301 	movw	r3, #49153	@ 0xc001
 8000704:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 8000706:	7dfb      	ldrb	r3, [r7, #23]
 8000708:	b21b      	sxth	r3, r3
 800070a:	025b      	lsls	r3, r3, #9
 800070c:	b21b      	sxth	r3, r3
 800070e:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8000712:	b21a      	sxth	r2, r3
 8000714:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000718:	4313      	orrs	r3, r2
 800071a:	b21b      	sxth	r3, r3
 800071c:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 800071e:	7dbb      	ldrb	r3, [r7, #22]
 8000720:	b21b      	sxth	r3, r3
 8000722:	009b      	lsls	r3, r3, #2
 8000724:	b21b      	sxth	r3, r3
 8000726:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800072a:	b21a      	sxth	r2, r3
 800072c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000730:	4313      	orrs	r3, r2
 8000732:	b21b      	sxth	r3, r3
 8000734:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 8000736:	8abb      	ldrh	r3, [r7, #20]
 8000738:	0a1b      	lsrs	r3, r3, #8
 800073a:	b29b      	uxth	r3, r3
 800073c:	b2da      	uxtb	r2, r3
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	3301      	adds	r3, #1
 8000746:	8aba      	ldrh	r2, [r7, #20]
 8000748:	b2d2      	uxtb	r2, r2
 800074a:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	3302      	adds	r3, #2
 8000750:	7afa      	ldrb	r2, [r7, #11]
 8000752:	701a      	strb	r2, [r3, #0]
  cmd[3] = ormask;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3303      	adds	r3, #3
 8000758:	7aba      	ldrb	r2, [r7, #10]
 800075a:	701a      	strb	r2, [r3, #0]
}
 800075c:	bf00      	nop
 800075e:	371c      	adds	r7, #28
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr

08000768 <DW3000pack_mask_cmd_2octet>:

void DW3000pack_mask_cmd_2octet(uint32_t reg, uint16_t andmask, uint16_t ormask, uint8_t* cmd) {
 8000768:	b480      	push	{r7}
 800076a:	b087      	sub	sp, #28
 800076c:	af00      	add	r7, sp, #0
 800076e:	60f8      	str	r0, [r7, #12]
 8000770:	607b      	str	r3, [r7, #4]
 8000772:	460b      	mov	r3, r1
 8000774:	817b      	strh	r3, [r7, #10]
 8000776:	4613      	mov	r3, r2
 8000778:	813b      	strh	r3, [r7, #8]
  uint8_t base = reg >> 16;
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	0c1b      	lsrs	r3, r3, #16
 800077e:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC002;
 8000784:	f24c 0302 	movw	r3, #49154	@ 0xc002
 8000788:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 800078a:	7dfb      	ldrb	r3, [r7, #23]
 800078c:	b21b      	sxth	r3, r3
 800078e:	025b      	lsls	r3, r3, #9
 8000790:	b21b      	sxth	r3, r3
 8000792:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8000796:	b21a      	sxth	r2, r3
 8000798:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800079c:	4313      	orrs	r3, r2
 800079e:	b21b      	sxth	r3, r3
 80007a0:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 80007a2:	7dbb      	ldrb	r3, [r7, #22]
 80007a4:	b21b      	sxth	r3, r3
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	b21b      	sxth	r3, r3
 80007aa:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80007ae:	b21a      	sxth	r2, r3
 80007b0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80007b4:	4313      	orrs	r3, r2
 80007b6:	b21b      	sxth	r3, r3
 80007b8:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 80007ba:	8abb      	ldrh	r3, [r7, #20]
 80007bc:	0a1b      	lsrs	r3, r3, #8
 80007be:	b29b      	uxth	r3, r3
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	3301      	adds	r3, #1
 80007ca:	8aba      	ldrh	r2, [r7, #20]
 80007cc:	b2d2      	uxtb	r2, r2
 80007ce:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask & 0xFF;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	3302      	adds	r3, #2
 80007d4:	897a      	ldrh	r2, [r7, #10]
 80007d6:	b2d2      	uxtb	r2, r2
 80007d8:	701a      	strb	r2, [r3, #0]
  cmd[3] = andmask >> 8;
 80007da:	897b      	ldrh	r3, [r7, #10]
 80007dc:	0a1b      	lsrs	r3, r3, #8
 80007de:	b29a      	uxth	r2, r3
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	3303      	adds	r3, #3
 80007e4:	b2d2      	uxtb	r2, r2
 80007e6:	701a      	strb	r2, [r3, #0]
  cmd[4] = ormask & 0xFF;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	3304      	adds	r3, #4
 80007ec:	893a      	ldrh	r2, [r7, #8]
 80007ee:	b2d2      	uxtb	r2, r2
 80007f0:	701a      	strb	r2, [r3, #0]
  cmd[5] = ormask >> 8;
 80007f2:	893b      	ldrh	r3, [r7, #8]
 80007f4:	0a1b      	lsrs	r3, r3, #8
 80007f6:	b29a      	uxth	r2, r3
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	3305      	adds	r3, #5
 80007fc:	b2d2      	uxtb	r2, r2
 80007fe:	701a      	strb	r2, [r3, #0]
}
 8000800:	bf00      	nop
 8000802:	371c      	adds	r7, #28
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr

0800080c <DW3000pack_mask_cmd_4octet>:

void DW3000pack_mask_cmd_4octet(uint32_t reg, uint32_t andmask, uint32_t ormask, uint8_t* cmd) {
 800080c:	b480      	push	{r7}
 800080e:	b087      	sub	sp, #28
 8000810:	af00      	add	r7, sp, #0
 8000812:	60f8      	str	r0, [r7, #12]
 8000814:	60b9      	str	r1, [r7, #8]
 8000816:	607a      	str	r2, [r7, #4]
 8000818:	603b      	str	r3, [r7, #0]
  uint8_t base = reg >> 16;
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	0c1b      	lsrs	r3, r3, #16
 800081e:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC003;
 8000824:	f24c 0303 	movw	r3, #49155	@ 0xc003
 8000828:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 800082a:	7dfb      	ldrb	r3, [r7, #23]
 800082c:	b21b      	sxth	r3, r3
 800082e:	025b      	lsls	r3, r3, #9
 8000830:	b21b      	sxth	r3, r3
 8000832:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8000836:	b21a      	sxth	r2, r3
 8000838:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800083c:	4313      	orrs	r3, r2
 800083e:	b21b      	sxth	r3, r3
 8000840:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 8000842:	7dbb      	ldrb	r3, [r7, #22]
 8000844:	b21b      	sxth	r3, r3
 8000846:	009b      	lsls	r3, r3, #2
 8000848:	b21b      	sxth	r3, r3
 800084a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800084e:	b21a      	sxth	r2, r3
 8000850:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000854:	4313      	orrs	r3, r2
 8000856:	b21b      	sxth	r3, r3
 8000858:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 800085a:	8abb      	ldrh	r3, [r7, #20]
 800085c:	0a1b      	lsrs	r3, r3, #8
 800085e:	b29b      	uxth	r3, r3
 8000860:	b2da      	uxtb	r2, r3
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	3301      	adds	r3, #1
 800086a:	8aba      	ldrh	r2, [r7, #20]
 800086c:	b2d2      	uxtb	r2, r2
 800086e:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask & 0xFF;
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	3302      	adds	r3, #2
 8000874:	68ba      	ldr	r2, [r7, #8]
 8000876:	b2d2      	uxtb	r2, r2
 8000878:	701a      	strb	r2, [r3, #0]
  cmd[3] = andmask >> 8;
 800087a:	68bb      	ldr	r3, [r7, #8]
 800087c:	0a1a      	lsrs	r2, r3, #8
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	3303      	adds	r3, #3
 8000882:	b2d2      	uxtb	r2, r2
 8000884:	701a      	strb	r2, [r3, #0]
  cmd[4] = andmask >> 16;
 8000886:	68bb      	ldr	r3, [r7, #8]
 8000888:	0c1a      	lsrs	r2, r3, #16
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	3304      	adds	r3, #4
 800088e:	b2d2      	uxtb	r2, r2
 8000890:	701a      	strb	r2, [r3, #0]
  cmd[5] = andmask >> 24;
 8000892:	68bb      	ldr	r3, [r7, #8]
 8000894:	0e1a      	lsrs	r2, r3, #24
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	3305      	adds	r3, #5
 800089a:	b2d2      	uxtb	r2, r2
 800089c:	701a      	strb	r2, [r3, #0]
  cmd[6] = ormask & 0xFF;
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	3306      	adds	r3, #6
 80008a2:	687a      	ldr	r2, [r7, #4]
 80008a4:	b2d2      	uxtb	r2, r2
 80008a6:	701a      	strb	r2, [r3, #0]
  cmd[7] = ormask >> 8;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	0a1a      	lsrs	r2, r3, #8
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	3307      	adds	r3, #7
 80008b0:	b2d2      	uxtb	r2, r2
 80008b2:	701a      	strb	r2, [r3, #0]
  cmd[8] = ormask >> 16;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	0c1a      	lsrs	r2, r3, #16
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	3308      	adds	r3, #8
 80008bc:	b2d2      	uxtb	r2, r2
 80008be:	701a      	strb	r2, [r3, #0]
  cmd[9] = ormask >> 24;
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	0e1a      	lsrs	r2, r3, #24
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	3309      	adds	r3, #9
 80008c8:	b2d2      	uxtb	r2, r2
 80008ca:	701a      	strb	r2, [r3, #0]
}
 80008cc:	bf00      	nop
 80008ce:	371c      	adds	r7, #28
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr

080008d8 <set_bits>:

void set_bits(uint32_t reg, uint32_t mask, uint8_t reg_width) {
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08a      	sub	sp, #40	@ 0x28
 80008dc:	af00      	add	r7, sp, #0
 80008de:	60f8      	str	r0, [r7, #12]
 80008e0:	60b9      	str	r1, [r7, #8]
 80008e2:	4613      	mov	r3, r2
 80008e4:	71fb      	strb	r3, [r7, #7]
  // longest command is 10 bytes, so allocate 10 bytes
  uint8_t cmd[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 80008e6:	f107 0314 	add.w	r3, r7, #20
 80008ea:	2200      	movs	r2, #0
 80008ec:	601a      	str	r2, [r3, #0]
 80008ee:	605a      	str	r2, [r3, #4]
 80008f0:	811a      	strh	r2, [r3, #8]
  uint32_t andmask = 0xFFFFFFFFUL;
 80008f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008f6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ormask  = mask;
 80008f8:	68bb      	ldr	r3, [r7, #8]
 80008fa:	623b      	str	r3, [r7, #32]

  if (reg_width == 1)      DW3000pack_mask_cmd_1octet(reg, andmask, ormask, cmd);
 80008fc:	79fb      	ldrb	r3, [r7, #7]
 80008fe:	2b01      	cmp	r3, #1
 8000900:	d109      	bne.n	8000916 <set_bits+0x3e>
 8000902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000904:	b2d9      	uxtb	r1, r3
 8000906:	6a3b      	ldr	r3, [r7, #32]
 8000908:	b2da      	uxtb	r2, r3
 800090a:	f107 0314 	add.w	r3, r7, #20
 800090e:	68f8      	ldr	r0, [r7, #12]
 8000910:	f7ff fee8 	bl	80006e4 <DW3000pack_mask_cmd_1octet>
 8000914:	e016      	b.n	8000944 <set_bits+0x6c>
  else if (reg_width == 2) DW3000pack_mask_cmd_2octet(reg, andmask, ormask, cmd);
 8000916:	79fb      	ldrb	r3, [r7, #7]
 8000918:	2b02      	cmp	r3, #2
 800091a:	d109      	bne.n	8000930 <set_bits+0x58>
 800091c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800091e:	b299      	uxth	r1, r3
 8000920:	6a3b      	ldr	r3, [r7, #32]
 8000922:	b29a      	uxth	r2, r3
 8000924:	f107 0314 	add.w	r3, r7, #20
 8000928:	68f8      	ldr	r0, [r7, #12]
 800092a:	f7ff ff1d 	bl	8000768 <DW3000pack_mask_cmd_2octet>
 800092e:	e009      	b.n	8000944 <set_bits+0x6c>
  else if (reg_width == 4) DW3000pack_mask_cmd_4octet(reg, andmask, ormask, cmd);
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	2b04      	cmp	r3, #4
 8000934:	d106      	bne.n	8000944 <set_bits+0x6c>
 8000936:	f107 0314 	add.w	r3, r7, #20
 800093a:	6a3a      	ldr	r2, [r7, #32]
 800093c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800093e:	68f8      	ldr	r0, [r7, #12]
 8000940:	f7ff ff64 	bl	800080c <DW3000pack_mask_cmd_4octet>

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000944:	2200      	movs	r2, #0
 8000946:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800094a:	4809      	ldr	r0, [pc, #36]	@ (8000970 <set_bits+0x98>)
 800094c:	f001 fb8c 	bl	8002068 <HAL_GPIO_WritePin>
  sendBytes(cmd, 10);
 8000950:	f107 0314 	add.w	r3, r7, #20
 8000954:	210a      	movs	r1, #10
 8000956:	4618      	mov	r0, r3
 8000958:	f7ff fe48 	bl	80005ec <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 800095c:	2201      	movs	r2, #1
 800095e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000962:	4803      	ldr	r0, [pc, #12]	@ (8000970 <set_bits+0x98>)
 8000964:	f001 fb80 	bl	8002068 <HAL_GPIO_WritePin>
}
 8000968:	bf00      	nop
 800096a:	3728      	adds	r7, #40	@ 0x28
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	40020800 	.word	0x40020800

08000974 <set_SPI2lowspeed>:
/**
 * @brief Set the SPI speed to low speed (5 MHz)
 * 
 * @param hspi 
 */
void set_SPI2lowspeed(SPI_HandleTypeDef *hspi) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  // set SPI speed to 3 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	2218      	movs	r2, #24
 8000980:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 8000982:	6878      	ldr	r0, [r7, #4]
 8000984:	f003 fe78 	bl	8004678 <HAL_SPI_Init>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <set_SPI2lowspeed+0x1e>
    Error_Handler();
 800098e:	f000 fe57 	bl	8001640 <Error_Handler>
  }
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}

0800099a <set_SPI2highspeed>:
/**
 * @brief set the SPI speed to high speed (20 MHz)
 * 
 * @param hspi 
 */
void set_SPI2highspeed(SPI_HandleTypeDef *hspi) {
 800099a:	b580      	push	{r7, lr}
 800099c:	b082      	sub	sp, #8
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
  // set SPI speed to 24 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	2200      	movs	r2, #0
 80009a6:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 80009a8:	6878      	ldr	r0, [r7, #4]
 80009aa:	f003 fe65 	bl	8004678 <HAL_SPI_Init>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <set_SPI2highspeed+0x1e>
    Error_Handler();
 80009b4:	f000 fe44 	bl	8001640 <Error_Handler>
  }
}
 80009b8:	bf00      	nop
 80009ba:	3708      	adds	r7, #8
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}

080009c0 <DW3000poweron>:

/**
 * @brief Enable on the DW3000 3.3V LDO
 * 
 */
void DW3000poweron(void) {
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_PWR_EN_GPIO_Port, UWB_PWR_EN_Pin, GPIO_PIN_SET);
 80009c4:	2201      	movs	r2, #1
 80009c6:	2102      	movs	r1, #2
 80009c8:	4802      	ldr	r0, [pc, #8]	@ (80009d4 <DW3000poweron+0x14>)
 80009ca:	f001 fb4d 	bl	8002068 <HAL_GPIO_WritePin>
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40020000 	.word	0x40020000

080009d8 <DW3000hardReset>:
 * Host microprocessor can use this pin to reset the device instead of calling dwt_softreset() function.
 * The pin should be driven low (for 10 ns) and then left in open-drain mode.
 * RSTn pin should never be driven high.
 * 
 */
void DW3000hardReset(void) {
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_RESET);
 80009dc:	2200      	movs	r2, #0
 80009de:	2108      	movs	r1, #8
 80009e0:	4806      	ldr	r0, [pc, #24]	@ (80009fc <DW3000hardReset+0x24>)
 80009e2:	f001 fb41 	bl	8002068 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80009e6:	200a      	movs	r0, #10
 80009e8:	f001 f86c 	bl	8001ac4 <HAL_Delay>
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_SET);
 80009ec:	2201      	movs	r2, #1
 80009ee:	2108      	movs	r1, #8
 80009f0:	4802      	ldr	r0, [pc, #8]	@ (80009fc <DW3000hardReset+0x24>)
 80009f2:	f001 fb39 	bl	8002068 <HAL_GPIO_WritePin>
}
 80009f6:	bf00      	nop
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40020000 	.word	0x40020000

08000a00 <DW3000writereg>:
 * 
 * @param reg register full address (base + sub)
 * @param data data to write
 * @param len length of data to write (1, 2, 4 bytes)
 */
void DW3000writereg(uint32_t reg, uint8_t* data, uint8_t len) {
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60f8      	str	r0, [r7, #12]
 8000a08:	60b9      	str	r1, [r7, #8]
 8000a0a:	4613      	mov	r3, r2
 8000a0c:	71fb      	strb	r3, [r7, #7]
  uint8_t base = reg >> 16;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	0c1b      	lsrs	r3, r3, #16
 8000a12:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	75bb      	strb	r3, [r7, #22]

  uint16_t header = DW3000pack_full_address(base, sub, 1);
 8000a18:	7db9      	ldrb	r1, [r7, #22]
 8000a1a:	7dfb      	ldrb	r3, [r7, #23]
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f7ff fe2c 	bl	800067c <DW3000pack_full_address>
 8000a24:	4603      	mov	r3, r0
 8000a26:	82bb      	strh	r3, [r7, #20]

  // uint8_t* regBytes = data;
  uint8_t headerBytes[2];
  headerBytes[0] = (header >> 8) & 0xFF;
 8000a28:	8abb      	ldrh	r3, [r7, #20]
 8000a2a:	0a1b      	lsrs	r3, r3, #8
 8000a2c:	b29b      	uxth	r3, r3
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	743b      	strb	r3, [r7, #16]
  headerBytes[1] = header & 0xFF;
 8000a32:	8abb      	ldrh	r3, [r7, #20]
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	747b      	strb	r3, [r7, #17]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a3e:	480c      	ldr	r0, [pc, #48]	@ (8000a70 <DW3000writereg+0x70>)
 8000a40:	f001 fb12 	bl	8002068 <HAL_GPIO_WritePin>
  sendBytes(headerBytes, 2);
 8000a44:	f107 0310 	add.w	r3, r7, #16
 8000a48:	2102      	movs	r1, #2
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f7ff fdce 	bl	80005ec <sendBytes>
  sendBytes(data, len);
 8000a50:	79fb      	ldrb	r3, [r7, #7]
 8000a52:	b29b      	uxth	r3, r3
 8000a54:	4619      	mov	r1, r3
 8000a56:	68b8      	ldr	r0, [r7, #8]
 8000a58:	f7ff fdc8 	bl	80005ec <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a62:	4803      	ldr	r0, [pc, #12]	@ (8000a70 <DW3000writereg+0x70>)
 8000a64:	f001 fb00 	bl	8002068 <HAL_GPIO_WritePin>
}
 8000a68:	bf00      	nop
 8000a6a:	3718      	adds	r7, #24
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40020800 	.word	0x40020800

08000a74 <DW3000readreg>:
 * 
 * @param reg register full address (base + sub)
 * @param len length of data to read (1, 2, 4 bytes)
 * @return uint32_t data read from the register
 */
uint32_t DW3000readreg(uint32_t reg, uint8_t len) {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b086      	sub	sp, #24
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	460b      	mov	r3, r1
 8000a7e:	70fb      	strb	r3, [r7, #3]
  uint8_t base = reg >> 16;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	0c1b      	lsrs	r3, r3, #16
 8000a84:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	75bb      	strb	r3, [r7, #22]

  uint16_t header = DW3000pack_full_address(base, sub, 0);
 8000a8a:	7db9      	ldrb	r1, [r7, #22]
 8000a8c:	7dfb      	ldrb	r3, [r7, #23]
 8000a8e:	2200      	movs	r2, #0
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff fdf3 	bl	800067c <DW3000pack_full_address>
 8000a96:	4603      	mov	r3, r0
 8000a98:	82bb      	strh	r3, [r7, #20]

  uint8_t regBytes[4] = {0, 0, 0, 0};
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	60fb      	str	r3, [r7, #12]
  uint8_t headerBytes[2];
  headerBytes[0] = (header >> 8) & 0xFF;
 8000a9e:	8abb      	ldrh	r3, [r7, #20]
 8000aa0:	0a1b      	lsrs	r3, r3, #8
 8000aa2:	b29b      	uxth	r3, r3
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	723b      	strb	r3, [r7, #8]
  headerBytes[1] = header & 0xFF;
 8000aa8:	8abb      	ldrh	r3, [r7, #20]
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	727b      	strb	r3, [r7, #9]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000aae:	2200      	movs	r2, #0
 8000ab0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ab4:	4813      	ldr	r0, [pc, #76]	@ (8000b04 <DW3000readreg+0x90>)
 8000ab6:	f001 fad7 	bl	8002068 <HAL_GPIO_WritePin>
  sendBytes(headerBytes, 2);
 8000aba:	f107 0308 	add.w	r3, r7, #8
 8000abe:	2102      	movs	r1, #2
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f7ff fd93 	bl	80005ec <sendBytes>
  readBytes(regBytes, len);
 8000ac6:	78fb      	ldrb	r3, [r7, #3]
 8000ac8:	b29a      	uxth	r2, r3
 8000aca:	f107 030c 	add.w	r3, r7, #12
 8000ace:	4611      	mov	r1, r2
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f7ff fda3 	bl	800061c <readBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000adc:	4809      	ldr	r0, [pc, #36]	@ (8000b04 <DW3000readreg+0x90>)
 8000ade:	f001 fac3 	bl	8002068 <HAL_GPIO_WritePin>

  // Combine the 4 bytes into a single 32-bit integer
  uint32_t regValue =
  ((uint32_t)regBytes[3] << 24) |
 8000ae2:	7bfb      	ldrb	r3, [r7, #15]
 8000ae4:	061a      	lsls	r2, r3, #24
  ((uint32_t)regBytes[2] << 16) |
 8000ae6:	7bbb      	ldrb	r3, [r7, #14]
 8000ae8:	041b      	lsls	r3, r3, #16
  ((uint32_t)regBytes[3] << 24) |
 8000aea:	431a      	orrs	r2, r3
  ((uint32_t)regBytes[1] << 8)  |
 8000aec:	7b7b      	ldrb	r3, [r7, #13]
 8000aee:	021b      	lsls	r3, r3, #8
  ((uint32_t)regBytes[2] << 16) |
 8000af0:	4313      	orrs	r3, r2
  ((uint32_t)regBytes[0]);
 8000af2:	7b3a      	ldrb	r2, [r7, #12]
  uint32_t regValue =
 8000af4:	4313      	orrs	r3, r2
 8000af6:	613b      	str	r3, [r7, #16]

  return regValue;
 8000af8:	693b      	ldr	r3, [r7, #16]
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	3718      	adds	r7, #24
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40020800 	.word	0x40020800

08000b08 <DW3000enter_IDLE_PLL>:

/**
 * @brief set the AINIT2IDLE bit in the SEQ_CTRL register to automatically enter the IDLE_PLL state
 * 
 */
void DW3000enter_IDLE_PLL(void) {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  set_bits(SEQ_CTRL_ID, SEQ_CTRL_AINIT2IDLE_BIT_MASK, 4); // set the AINIT2IDLE bit
 8000b0c:	2204      	movs	r2, #4
 8000b0e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b12:	4804      	ldr	r0, [pc, #16]	@ (8000b24 <DW3000enter_IDLE_PLL+0x1c>)
 8000b14:	f7ff fee0 	bl	80008d8 <set_bits>
  Delay_us(10);
 8000b18:	200a      	movs	r0, #10
 8000b1a:	f000 fa6c 	bl	8000ff6 <Delay_us>
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	00110008 	.word	0x00110008

08000b28 <DW3000check_IDLE_RC>:
/**
 * @brief FZ stole from DecaWave API, check if the DW3000 is in the IDLE_RC state
 * 
 * @return uint8_t 
 */
uint8_t DW3000check_IDLE_RC(void) {
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATUS_ID, 4);
 8000b2e:	2104      	movs	r1, #4
 8000b30:	2044      	movs	r0, #68	@ 0x44
 8000b32:	f7ff ff9f 	bl	8000a74 <DW3000readreg>
 8000b36:	6078      	str	r0, [r7, #4]
  return ((reg & (SYS_STATUS_RCINIT_BIT_MASK)) == (SYS_STATUS_RCINIT_BIT_MASK));
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	bf14      	ite	ne
 8000b42:	2301      	movne	r3, #1
 8000b44:	2300      	moveq	r3, #0
 8000b46:	b2db      	uxtb	r3, r3
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3708      	adds	r7, #8
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <DW3000check_IDLE_PLL>:
/**
 * @brief check if the DW3000 PLL locked, which shows the DW3000 is in the IDLE_PLL state
 * 
 * @return uint8_t 
 */
uint8_t DW3000check_IDLE_PLL(void) {
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATUS_ID, 4);
 8000b56:	2104      	movs	r1, #4
 8000b58:	2044      	movs	r0, #68	@ 0x44
 8000b5a:	f7ff ff8b 	bl	8000a74 <DW3000readreg>
 8000b5e:	6078      	str	r0, [r7, #4]
  return ((reg & (SYS_STATUS_CP_LOCK_BIT_MASK)) == (SYS_STATUS_CP_LOCK_BIT_MASK)) ? 1U : 0U;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	085b      	lsrs	r3, r3, #1
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	f003 0301 	and.w	r3, r3, #1
 8000b6a:	b2db      	uxtb	r3, r3
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	3708      	adds	r7, #8
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <DW3000check_IDLE>:
/**
 * @brief check if the DW3000 is in the IDLE_PLL state
 * 
 * @return uint8_t 
 */
uint8_t DW3000check_IDLE(void) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATE_LO_ID, 4);
 8000b7a:	2104      	movs	r1, #4
 8000b7c:	4808      	ldr	r0, [pc, #32]	@ (8000ba0 <DW3000check_IDLE+0x2c>)
 8000b7e:	f7ff ff79 	bl	8000a74 <DW3000readreg>
 8000b82:	6078      	str	r0, [r7, #4]
  return (reg >> 16 & DW_SYS_STATE_IDLE) == DW_SYS_STATE_IDLE ? 1 : 0;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	0c1b      	lsrs	r3, r3, #16
 8000b88:	f003 0303 	and.w	r3, r3, #3
 8000b8c:	2b03      	cmp	r3, #3
 8000b8e:	bf0c      	ite	eq
 8000b90:	2301      	moveq	r3, #1
 8000b92:	2300      	movne	r3, #0
 8000b94:	b2db      	uxtb	r3, r3
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	000f0030 	.word	0x000f0030

08000ba4 <DW3000_writefastCMD_FZ>:
/**
 * @brief write a fast command to the DW3000
 * 
 * @param cmd 
 */
void DW3000_writefastCMD_FZ(uint8_t cmd) {
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd2send = DW3000pack_fast_command(cmd);
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f7ff fd49 	bl	8000648 <DW3000pack_fast_command>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	73fb      	strb	r3, [r7, #15]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bc0:	4809      	ldr	r0, [pc, #36]	@ (8000be8 <DW3000_writefastCMD_FZ+0x44>)
 8000bc2:	f001 fa51 	bl	8002068 <HAL_GPIO_WritePin>
  sendBytes(&cmd2send, 1);
 8000bc6:	f107 030f 	add.w	r3, r7, #15
 8000bca:	2101      	movs	r1, #1
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f7ff fd0d 	bl	80005ec <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bd8:	4803      	ldr	r0, [pc, #12]	@ (8000be8 <DW3000_writefastCMD_FZ+0x44>)
 8000bda:	f001 fa45 	bl	8002068 <HAL_GPIO_WritePin>
}
 8000bde:	bf00      	nop
 8000be0:	3710      	adds	r7, #16
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40020800 	.word	0x40020800

08000bec <DW3000_clear_IRQ>:

// clear the IRQ flags
void DW3000_clear_IRQ(void) {
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
  uint32_t irqFlags = DW3000readreg(SYS_STATUS_ID, 4);
 8000bf2:	2104      	movs	r1, #4
 8000bf4:	2044      	movs	r0, #68	@ 0x44
 8000bf6:	f7ff ff3d 	bl	8000a74 <DW3000readreg>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	607b      	str	r3, [r7, #4]
    // FZ: Clear the interrupt flags
  DW3000writereg(SYS_STATUS_ID, (uint8_t*)&irqFlags, 4);
 8000bfe:	1d3b      	adds	r3, r7, #4
 8000c00:	2204      	movs	r2, #4
 8000c02:	4619      	mov	r1, r3
 8000c04:	2044      	movs	r0, #68	@ 0x44
 8000c06:	f7ff fefb 	bl	8000a00 <DW3000writereg>
  DW3000_IRQ_flag = false;
 8000c0a:	4b03      	ldr	r3, [pc, #12]	@ (8000c18 <DW3000_clear_IRQ+0x2c>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	701a      	strb	r2, [r3, #0]
}
 8000c10:	bf00      	nop
 8000c12:	3708      	adds	r7, #8
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	200001a4 	.word	0x200001a4

08000c1c <DW3000config_CH>:

void DW3000_clear_all_events(void) {
  DW3000_writefastCMD_FZ(CMD_CLR_IRQS);
}

void DW3000config_CH(uint16_t RX_PCODE, uint16_t TX_PCODE, uint8_t SFD_TYP, channel CH) {
 8000c1c:	b590      	push	{r4, r7, lr}
 8000c1e:	b085      	sub	sp, #20
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	4604      	mov	r4, r0
 8000c24:	4608      	mov	r0, r1
 8000c26:	4611      	mov	r1, r2
 8000c28:	461a      	mov	r2, r3
 8000c2a:	4623      	mov	r3, r4
 8000c2c:	80fb      	strh	r3, [r7, #6]
 8000c2e:	4603      	mov	r3, r0
 8000c30:	80bb      	strh	r3, [r7, #4]
 8000c32:	460b      	mov	r3, r1
 8000c34:	70fb      	strb	r3, [r7, #3]
 8000c36:	4613      	mov	r3, r2
 8000c38:	70bb      	strb	r3, [r7, #2]
  uint32_t chan_ctrl = 0;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	60fb      	str	r3, [r7, #12]

  chan_ctrl |= ((RX_PCODE << CHAN_CTRL_RX_PCODE_BIT_OFFSET) & CHAN_CTRL_RX_PCODE_BIT_MASK) |
 8000c3e:	88fb      	ldrh	r3, [r7, #6]
 8000c40:	021b      	lsls	r3, r3, #8
 8000c42:	f403 52f8 	and.w	r2, r3, #7936	@ 0x1f00
               ((TX_PCODE << CHAN_CTRL_TX_PCODE_BIT_OFFSET) & CHAN_CTRL_TX_PCODE_BIT_MASK) |
 8000c46:	88bb      	ldrh	r3, [r7, #4]
 8000c48:	00db      	lsls	r3, r3, #3
 8000c4a:	b2db      	uxtb	r3, r3
  chan_ctrl |= ((RX_PCODE << CHAN_CTRL_RX_PCODE_BIT_OFFSET) & CHAN_CTRL_RX_PCODE_BIT_MASK) |
 8000c4c:	431a      	orrs	r2, r3
               ((SFD_TYP  << CHAN_CTRL_SFD_TYPE_BIT_OFFSET) & CHAN_CTRL_SFD_TYPE_BIT_MASK) |
 8000c4e:	78fb      	ldrb	r3, [r7, #3]
 8000c50:	005b      	lsls	r3, r3, #1
 8000c52:	f003 0306 	and.w	r3, r3, #6
               ((TX_PCODE << CHAN_CTRL_TX_PCODE_BIT_OFFSET) & CHAN_CTRL_TX_PCODE_BIT_MASK) |
 8000c56:	431a      	orrs	r2, r3
               ((CH       << CHAN_CTRL_RF_CHAN_BIT_OFFSET) & CHAN_CTRL_RF_CHAN_BIT_MASK);
 8000c58:	78bb      	ldrb	r3, [r7, #2]
 8000c5a:	f003 0301 	and.w	r3, r3, #1
               ((SFD_TYP  << CHAN_CTRL_SFD_TYPE_BIT_OFFSET) & CHAN_CTRL_SFD_TYPE_BIT_MASK) |
 8000c5e:	431a      	orrs	r2, r3
  chan_ctrl |= ((RX_PCODE << CHAN_CTRL_RX_PCODE_BIT_OFFSET) & CHAN_CTRL_RX_PCODE_BIT_MASK) |
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	4313      	orrs	r3, r2
 8000c64:	60fb      	str	r3, [r7, #12]

  // FZ: write the channel control register
  DW3000writereg(CHAN_CTRL_ID, (uint8_t*)&chan_ctrl, 4);
 8000c66:	f107 030c 	add.w	r3, r7, #12
 8000c6a:	2204      	movs	r2, #4
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4803      	ldr	r0, [pc, #12]	@ (8000c7c <DW3000config_CH+0x60>)
 8000c70:	f7ff fec6 	bl	8000a00 <DW3000writereg>
}
 8000c74:	bf00      	nop
 8000c76:	3714      	adds	r7, #20
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd90      	pop	{r4, r7, pc}
 8000c7c:	00010014 	.word	0x00010014

08000c80 <DW3000_irq_for_tx_done>:

void DW3000_irq_for_tx_done(void) {
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
  uint32_t sys_enable = DW3000readreg(SYS_ENABLE_LO_ID, 4);
 8000c86:	2104      	movs	r1, #4
 8000c88:	203c      	movs	r0, #60	@ 0x3c
 8000c8a:	f7ff fef3 	bl	8000a74 <DW3000readreg>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	607b      	str	r3, [r7, #4]
  sys_enable |= (1 << SYS_ENABLE_LO_TXFRS_ENABLE_BIT_OFFSET); // Enable TX done interrupt
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c98:	607b      	str	r3, [r7, #4]
  DW3000writereg(SYS_ENABLE_LO_ID, (uint8_t*)&sys_enable, SYS_ENABLE_LO_LEN);
 8000c9a:	1d3b      	adds	r3, r7, #4
 8000c9c:	2204      	movs	r2, #4
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	203c      	movs	r0, #60	@ 0x3c
 8000ca2:	f7ff fead 	bl	8000a00 <DW3000writereg>
}
 8000ca6:	bf00      	nop
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}

08000cae <DW3000_irq_for_rx_done>:

void DW3000_irq_for_rx_done(void) {
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b082      	sub	sp, #8
 8000cb2:	af00      	add	r7, sp, #0
  // uint32_t sys_enable = DW3000readreg(SYS_ENABLE_LO_ID, 4);
  // sys_enable |= ((1 << SYS_ENABLE_LO_RXFR_ENABLE_BIT_OFFSET)  |
  //                (1 << SYS_ENABLE_LO_RXPHD_ENABLE_BIT_OFFSET)); // Enable RX done interrupt
  uint32_t sys_enable = SYS_ENABLE_LO_MASK;
 8000cb4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000cb8:	607b      	str	r3, [r7, #4]
  DW3000writereg(SYS_ENABLE_LO_ID, (uint8_t*)&sys_enable, SYS_ENABLE_LO_LEN);
 8000cba:	1d3b      	adds	r3, r7, #4
 8000cbc:	2204      	movs	r2, #4
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	203c      	movs	r0, #60	@ 0x3c
 8000cc2:	f7ff fe9d 	bl	8000a00 <DW3000writereg>
}
 8000cc6:	bf00      	nop
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
	...

08000cd0 <DW3000_set_max_sfd_timeout>:

void DW3000_disable_RX_timeout(void) {
  ;
}

void DW3000_set_max_sfd_timeout(void) {
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
  // FZ: Set the maximum SFD timeout
  uint16_t sfd_timeout = RX_SFD_TOC_MASK;
 8000cd6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cda:	80fb      	strh	r3, [r7, #6]
  DW3000writereg(RX_SFD_TOC_ID, (uint8_t*)&sfd_timeout, 2);
 8000cdc:	1dbb      	adds	r3, r7, #6
 8000cde:	2202      	movs	r2, #2
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	4803      	ldr	r0, [pc, #12]	@ (8000cf0 <DW3000_set_max_sfd_timeout+0x20>)
 8000ce4:	f7ff fe8c 	bl	8000a00 <DW3000writereg>
}
 8000ce8:	bf00      	nop
 8000cea:	3708      	adds	r7, #8
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	00060002 	.word	0x00060002

08000cf4 <DW3000_debug_reg>:

void DW3000_debug_reg(uint32_t reg, uint8_t len) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	460b      	mov	r3, r1
 8000cfe:	70fb      	strb	r3, [r7, #3]
  uint32_t reg_value = DW3000readreg(reg, len);
 8000d00:	78fb      	ldrb	r3, [r7, #3]
 8000d02:	4619      	mov	r1, r3
 8000d04:	6878      	ldr	r0, [r7, #4]
 8000d06:	f7ff feb5 	bl	8000a74 <DW3000readreg>
 8000d0a:	60f8      	str	r0, [r7, #12]
  printf("DW3000 Register 0x%08lX: 0x%08lX\r\n", reg, reg_value);
 8000d0c:	68fa      	ldr	r2, [r7, #12]
 8000d0e:	6879      	ldr	r1, [r7, #4]
 8000d10:	4803      	ldr	r0, [pc, #12]	@ (8000d20 <DW3000_debug_reg+0x2c>)
 8000d12:	f008 ffb9 	bl	8009c88 <iprintf>
}
 8000d16:	bf00      	nop
 8000d18:	3710      	adds	r7, #16
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	0800a8d8 	.word	0x0800a8d8

08000d24 <DW3000_cfg_FZ>:
 * - Always change RF_TX_CTRL_1 to 0x0E
 * - Always change RF_TX_CTRL_2 to 0x1C071134 (ch5) or 0x1C010034 (ch9)
 * - Always change PLL_CFG to 0x1F3C (ch5) or 0x0F3C (ch9)
 * - Always change PLL_CFG_LD in PLL_CAL to 0x8 (documented as 0x81 but that's the whole register)
 */
void DW3000_cfg_FZ(void) {
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b08a      	sub	sp, #40	@ 0x28
 8000d28:	af00      	add	r7, sp, #0
  // Always change THR_64 in DGC_CFG to 0x32
  uint32_t dgc_cfg = DW3000readreg(DGC_CFG_ID, 4);
 8000d2a:	2104      	movs	r1, #4
 8000d2c:	4845      	ldr	r0, [pc, #276]	@ (8000e44 <DW3000_cfg_FZ+0x120>)
 8000d2e:	f7ff fea1 	bl	8000a74 <DW3000readreg>
 8000d32:	4603      	mov	r3, r0
 8000d34:	61fb      	str	r3, [r7, #28]
  dgc_cfg |= (1 << DGC_CFG_RX_TUNE_EN_BIT_OFFSET) |
 8000d36:	69fa      	ldr	r2, [r7, #28]
 8000d38:	f246 4301 	movw	r3, #25601	@ 0x6401
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	61fb      	str	r3, [r7, #28]
             (0x32 << DGC_CFG_THR_64_BIT_OFFSET); // Enable RX tuning
  DW3000writereg(DGC_CFG_ID, (uint8_t*)&dgc_cfg, 4);
 8000d40:	f107 031c 	add.w	r3, r7, #28
 8000d44:	2204      	movs	r2, #4
 8000d46:	4619      	mov	r1, r3
 8000d48:	483e      	ldr	r0, [pc, #248]	@ (8000e44 <DW3000_cfg_FZ+0x120>)
 8000d4a:	f7ff fe59 	bl	8000a00 <DW3000writereg>

  // Always clear DT0B4 in DTUNE0
  uint32_t dtune0 = DW3000readreg(DTUNE0_ID, 4);
 8000d4e:	2104      	movs	r1, #4
 8000d50:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 8000d54:	f7ff fe8e 	bl	8000a74 <DW3000readreg>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	61bb      	str	r3, [r7, #24]
  dtune0 &= ~DTUNE0_DT0B4_BIT_MASK; // Clear the DT0B4 bit
 8000d5c:	69bb      	ldr	r3, [r7, #24]
 8000d5e:	f023 0310 	bic.w	r3, r3, #16
 8000d62:	61bb      	str	r3, [r7, #24]
  DW3000writereg(DTUNE0_ID, (uint8_t*)&dtune0, 4);
 8000d64:	f107 0318 	add.w	r3, r7, #24
 8000d68:	2204      	movs	r2, #4
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 8000d70:	f7ff fe46 	bl	8000a00 <DW3000writereg>

  // Always change COMP_DLY in RX_CAL to 0x2
  uint32_t rx_cal = DW3000readreg(RX_CAL_CFG_ID, 4);
 8000d74:	2104      	movs	r1, #4
 8000d76:	4834      	ldr	r0, [pc, #208]	@ (8000e48 <DW3000_cfg_FZ+0x124>)
 8000d78:	f7ff fe7c 	bl	8000a74 <DW3000readreg>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	617b      	str	r3, [r7, #20]
  rx_cal &= ~RX_CAL_CFG_COMP_DLY_BIT_MASK; // Clear the COMP_DLY
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8000d86:	617b      	str	r3, [r7, #20]
  rx_cal |= (0x2 << RX_CAL_CFG_COMP_DLY_BIT_OFFSET); // Set COMP_DLY to 0x2
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d8e:	617b      	str	r3, [r7, #20]
  DW3000writereg(RX_CAL_CFG_ID, (uint8_t*)&rx_cal, 4);
 8000d90:	f107 0314 	add.w	r3, r7, #20
 8000d94:	2204      	movs	r2, #4
 8000d96:	4619      	mov	r1, r3
 8000d98:	482b      	ldr	r0, [pc, #172]	@ (8000e48 <DW3000_cfg_FZ+0x124>)
 8000d9a:	f7ff fe31 	bl	8000a00 <DW3000writereg>

  // Always change LDO_RLOAD to 0x14
  uint8_t ldo_cfg = 0x14; // LDO_RLOAD value
 8000d9e:	2314      	movs	r3, #20
 8000da0:	74fb      	strb	r3, [r7, #19]
  DW3000writereg(LDO_RLOAD_ID, &ldo_cfg, 1);
 8000da2:	f107 0313 	add.w	r3, r7, #19
 8000da6:	2201      	movs	r2, #1
 8000da8:	4619      	mov	r1, r3
 8000daa:	4828      	ldr	r0, [pc, #160]	@ (8000e4c <DW3000_cfg_FZ+0x128>)
 8000dac:	f7ff fe28 	bl	8000a00 <DW3000writereg>

  // Always change RF_TX_CTRL_1 to 0x0E
  uint8_t rf_tx_ctrl_1 = 0x0E;
 8000db0:	230e      	movs	r3, #14
 8000db2:	74bb      	strb	r3, [r7, #18]
  DW3000writereg(RF_TX_CTRL_1_ID, &rf_tx_ctrl_1, 1);
 8000db4:	f107 0312 	add.w	r3, r7, #18
 8000db8:	2201      	movs	r2, #1
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4824      	ldr	r0, [pc, #144]	@ (8000e50 <DW3000_cfg_FZ+0x12c>)
 8000dbe:	f7ff fe1f 	bl	8000a00 <DW3000writereg>

  // Always change RF_TX_CTRL_2 to 0x1C071134 (ch5) or 0x1C010034 (ch9)
  uint32_t channel_ctrl = DW3000readreg(CHAN_CTRL_ID, 4);
 8000dc2:	2104      	movs	r1, #4
 8000dc4:	4823      	ldr	r0, [pc, #140]	@ (8000e54 <DW3000_cfg_FZ+0x130>)
 8000dc6:	f7ff fe55 	bl	8000a74 <DW3000readreg>
 8000dca:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t channel_sel  = channel_ctrl & CHAN_CTRL_RF_CHAN_BIT_MASK; // Get the current channel
 8000dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dce:	f003 0301 	and.w	r3, r3, #1
 8000dd2:	623b      	str	r3, [r7, #32]
  uint32_t rf_tx_ctrl_2 = (channel_sel == 0) ? 0x1C071134 : 0x1C010034; // Set RF_TX_CTRL_2 based on channel
 8000dd4:	6a3b      	ldr	r3, [r7, #32]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d101      	bne.n	8000dde <DW3000_cfg_FZ+0xba>
 8000dda:	4b1f      	ldr	r3, [pc, #124]	@ (8000e58 <DW3000_cfg_FZ+0x134>)
 8000ddc:	e000      	b.n	8000de0 <DW3000_cfg_FZ+0xbc>
 8000dde:	4b1f      	ldr	r3, [pc, #124]	@ (8000e5c <DW3000_cfg_FZ+0x138>)
 8000de0:	60fb      	str	r3, [r7, #12]
  DW3000writereg(TX_CTRL_HI_ID, (uint8_t*)&rf_tx_ctrl_2, 4);
 8000de2:	f107 030c 	add.w	r3, r7, #12
 8000de6:	2204      	movs	r2, #4
 8000de8:	4619      	mov	r1, r3
 8000dea:	481d      	ldr	r0, [pc, #116]	@ (8000e60 <DW3000_cfg_FZ+0x13c>)
 8000dec:	f7ff fe08 	bl	8000a00 <DW3000writereg>

  // Always change PLL_CFG to 0x1F3C (ch5) or 0x0F3C (ch9)
  uint16_t pll_cfg = (channel_sel == 0) ? 0x1F3C : 0x0F3C; // Set PLL_CFG based on channel
 8000df0:	6a3b      	ldr	r3, [r7, #32]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d102      	bne.n	8000dfc <DW3000_cfg_FZ+0xd8>
 8000df6:	f641 733c 	movw	r3, #7996	@ 0x1f3c
 8000dfa:	e001      	b.n	8000e00 <DW3000_cfg_FZ+0xdc>
 8000dfc:	f640 733c 	movw	r3, #3900	@ 0xf3c
 8000e00:	817b      	strh	r3, [r7, #10]
  DW3000writereg(PLL_CFG_ID, (uint8_t*)&pll_cfg, 2);
 8000e02:	f107 030a 	add.w	r3, r7, #10
 8000e06:	2202      	movs	r2, #2
 8000e08:	4619      	mov	r1, r3
 8000e0a:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 8000e0e:	f7ff fdf7 	bl	8000a00 <DW3000writereg>

  // Always change PLL_CFG_LD in PLL_CAL to 0x8
  uint32_t pll_cal = DW3000readreg(PLL_CAL_ID, 4);
 8000e12:	2104      	movs	r1, #4
 8000e14:	4813      	ldr	r0, [pc, #76]	@ (8000e64 <DW3000_cfg_FZ+0x140>)
 8000e16:	f7ff fe2d 	bl	8000a74 <DW3000readreg>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	607b      	str	r3, [r7, #4]
  pll_cal &= ~PLL_CAL_PLL_PLL_CFG_LD_MASK; // Clear the PLL_CFG_LD bits
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000e24:	607b      	str	r3, [r7, #4]
  pll_cal |= (0x8 << PLL_CAL_PLL_PLL_CFG_LD_OFFSET); // Set PLL_CFG_LD to 0x8
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e2c:	607b      	str	r3, [r7, #4]
  DW3000writereg(PLL_CAL_ID, (uint8_t*)&pll_cal, 4);
 8000e2e:	1d3b      	adds	r3, r7, #4
 8000e30:	2204      	movs	r2, #4
 8000e32:	4619      	mov	r1, r3
 8000e34:	480b      	ldr	r0, [pc, #44]	@ (8000e64 <DW3000_cfg_FZ+0x140>)
 8000e36:	f7ff fde3 	bl	8000a00 <DW3000writereg>
}
 8000e3a:	bf00      	nop
 8000e3c:	3728      	adds	r7, #40	@ 0x28
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	00030018 	.word	0x00030018
 8000e48:	0004000c 	.word	0x0004000c
 8000e4c:	00070051 	.word	0x00070051
 8000e50:	0007001a 	.word	0x0007001a
 8000e54:	00010014 	.word	0x00010014
 8000e58:	1c071134 	.word	0x1c071134
 8000e5c:	1c010034 	.word	0x1c010034
 8000e60:	0007001c 	.word	0x0007001c
 8000e64:	00090008 	.word	0x00090008

08000e68 <DW3000_pgf_cal>:
 * - Before reading RX_CAL_RESI/RESQ, bit 16 in RX_CAL_CFG (the low bit of COMP_DLY) must be set
 * - (After calibration, the previous value of LDO_CTRL should be restored to save power.)
 * - Without these steps, calibration will fail (missing LDOs) and the failure won't be noticed
 *   (result values not being read properly), but the radio will perform very badly.
 */
void DW3000_pgf_cal(void) {
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
  // pre calibration steps
  uint32_t ldo_ctrl = DW3000readreg(LDO_CTRL_ID, 4);
 8000e6e:	2104      	movs	r1, #4
 8000e70:	482f      	ldr	r0, [pc, #188]	@ (8000f30 <DW3000_pgf_cal+0xc8>)
 8000e72:	f7ff fdff 	bl	8000a74 <DW3000readreg>
 8000e76:	4603      	mov	r3, r0
 8000e78:	60fb      	str	r3, [r7, #12]
  uint32_t ldo_ctrl_restore = ldo_ctrl; // Save the original LDO_CTRL value
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	60bb      	str	r3, [r7, #8]

  // Set VDDMS1, VDDMS3, and VDDIF2 bits in LDO_CTRL
  ldo_ctrl |= (1 << LDO_CTRL_LDO_VDDMS1_EN_BIT_OFFSET) |
 8000e7e:	68fa      	ldr	r2, [r7, #12]
 8000e80:	f240 1305 	movw	r3, #261	@ 0x105
 8000e84:	4313      	orrs	r3, r2
 8000e86:	60fb      	str	r3, [r7, #12]
              (1 << LDO_CTRL_LDO_VDDMS3_EN_BIT_OFFSET) |
              (1 << LDO_CTRL_LDO_VDDIF2_EN_BIT_OFFSET);
  DW3000writereg(LDO_CTRL_ID, (uint8_t*)&ldo_ctrl, 4);
 8000e88:	f107 030c 	add.w	r3, r7, #12
 8000e8c:	2204      	movs	r2, #4
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4827      	ldr	r0, [pc, #156]	@ (8000f30 <DW3000_pgf_cal+0xc8>)
 8000e92:	f7ff fdb5 	bl	8000a00 <DW3000writereg>

  // calibration steps
  uint32_t rx_cal_cfg = DW3000readreg(RX_CAL_CFG_ID, 4);
 8000e96:	2104      	movs	r1, #4
 8000e98:	4826      	ldr	r0, [pc, #152]	@ (8000f34 <DW3000_pgf_cal+0xcc>)
 8000e9a:	f7ff fdeb 	bl	8000a74 <DW3000readreg>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	607b      	str	r3, [r7, #4]
  rx_cal_cfg &= ~RX_CAL_CFG_CAL_MODE_BIT_MASK; // Set the CAL_MODE to 0
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	f023 0303 	bic.w	r3, r3, #3
 8000ea8:	607b      	str	r3, [r7, #4]
  rx_cal_cfg |= (0x01 << RX_CAL_CFG_CAL_MODE_BIT_OFFSET); // set CAL_MODE to calibration mode
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	f043 0301 	orr.w	r3, r3, #1
 8000eb0:	607b      	str	r3, [r7, #4]
  DW3000writereg(RX_CAL_CFG_ID, (uint8_t*)&rx_cal_cfg, 4);
 8000eb2:	1d3b      	adds	r3, r7, #4
 8000eb4:	2204      	movs	r2, #4
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	481e      	ldr	r0, [pc, #120]	@ (8000f34 <DW3000_pgf_cal+0xcc>)
 8000eba:	f7ff fda1 	bl	8000a00 <DW3000writereg>
  // Start the calibration
  rx_cal_cfg = DW3000readreg(RX_CAL_CFG_ID, 4);
 8000ebe:	2104      	movs	r1, #4
 8000ec0:	481c      	ldr	r0, [pc, #112]	@ (8000f34 <DW3000_pgf_cal+0xcc>)
 8000ec2:	f7ff fdd7 	bl	8000a74 <DW3000readreg>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	607b      	str	r3, [r7, #4]
  rx_cal_cfg |= (0x01 << RX_CAL_CFG_CAL_EN_BIT_OFFSET);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	f043 0310 	orr.w	r3, r3, #16
 8000ed0:	607b      	str	r3, [r7, #4]
  DW3000writereg(RX_CAL_CFG_ID, (uint8_t*)&rx_cal_cfg, 4);
 8000ed2:	1d3b      	adds	r3, r7, #4
 8000ed4:	2204      	movs	r2, #4
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	4816      	ldr	r0, [pc, #88]	@ (8000f34 <DW3000_pgf_cal+0xcc>)
 8000eda:	f7ff fd91 	bl	8000a00 <DW3000writereg>

  // Wait for calibration to complete
  while (!(DW3000readreg(RX_CAL_STS_ID, 1) & 0x01)) {
 8000ede:	e002      	b.n	8000ee6 <DW3000_pgf_cal+0x7e>
    HAL_Delay(1); // Delay to avoid busy-waiting
 8000ee0:	2001      	movs	r0, #1
 8000ee2:	f000 fdef 	bl	8001ac4 <HAL_Delay>
  while (!(DW3000readreg(RX_CAL_STS_ID, 1) & 0x01)) {
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	4813      	ldr	r0, [pc, #76]	@ (8000f38 <DW3000_pgf_cal+0xd0>)
 8000eea:	f7ff fdc3 	bl	8000a74 <DW3000readreg>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	f003 0301 	and.w	r3, r3, #1
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d0f3      	beq.n	8000ee0 <DW3000_pgf_cal+0x78>
  }

  // back to normal mode
  rx_cal_cfg = DW3000readreg(RX_CAL_CFG_ID, 4);
 8000ef8:	2104      	movs	r1, #4
 8000efa:	480e      	ldr	r0, [pc, #56]	@ (8000f34 <DW3000_pgf_cal+0xcc>)
 8000efc:	f7ff fdba 	bl	8000a74 <DW3000readreg>
 8000f00:	4603      	mov	r3, r0
 8000f02:	607b      	str	r3, [r7, #4]
  rx_cal_cfg &= ~RX_CAL_CFG_CAL_MODE_BIT_MASK; // Set the CAL_MODE to 0
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	f023 0303 	bic.w	r3, r3, #3
 8000f0a:	607b      	str	r3, [r7, #4]
  DW3000writereg(RX_CAL_CFG_ID, (uint8_t*)&rx_cal_cfg, 4);
 8000f0c:	1d3b      	adds	r3, r7, #4
 8000f0e:	2204      	movs	r2, #4
 8000f10:	4619      	mov	r1, r3
 8000f12:	4808      	ldr	r0, [pc, #32]	@ (8000f34 <DW3000_pgf_cal+0xcc>)
 8000f14:	f7ff fd74 	bl	8000a00 <DW3000writereg>

  // LDO back to restored value to save power
  DW3000writereg(LDO_CTRL_ID, (uint8_t*)&ldo_ctrl_restore, 4);
 8000f18:	f107 0308 	add.w	r3, r7, #8
 8000f1c:	2204      	movs	r2, #4
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4803      	ldr	r0, [pc, #12]	@ (8000f30 <DW3000_pgf_cal+0xc8>)
 8000f22:	f7ff fd6d 	bl	8000a00 <DW3000writereg>
}
 8000f26:	bf00      	nop
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	00070048 	.word	0x00070048
 8000f34:	0004000c 	.word	0x0004000c
 8000f38:	00040020 	.word	0x00040020

08000f3c <HAL_GPIO_EXTI_Callback>:

// FZ: the IRQ will be triggered at the very beginning because
// the SPI ready will cause an interrupt
// so we need to clear the interrupt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == UWB_IRQ_Pin) {
 8000f46:	88fb      	ldrh	r3, [r7, #6]
 8000f48:	2b04      	cmp	r3, #4
 8000f4a:	d102      	bne.n	8000f52 <HAL_GPIO_EXTI_Callback+0x16>
    DW3000_IRQ_flag = true;
 8000f4c:	4b04      	ldr	r3, [pc, #16]	@ (8000f60 <HAL_GPIO_EXTI_Callback+0x24>)
 8000f4e:	2201      	movs	r2, #1
 8000f50:	701a      	strb	r2, [r3, #0]
  }
}
 8000f52:	bf00      	nop
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	200001a4 	.word	0x200001a4

08000f64 <DW3000_start_receiver_FZ>:

/**
 * @brief write a RX fast command
 * 
 */
void DW3000_start_receiver_FZ(void) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  DW3000_writefastCMD_FZ(CMD_RX);
 8000f68:	2002      	movs	r0, #2
 8000f6a:	f7ff fe1b 	bl	8000ba4 <DW3000_writefastCMD_FZ>
}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <DW3000_writetxdata_FZ>:
 * 
 * @param data data2send
 * @param len length of data2send
 * @return uint8_t 
 */
void DW3000_writetxdata_FZ(uint8_t *data, uint16_t len) {
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b082      	sub	sp, #8
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
 8000f7a:	460b      	mov	r3, r1
 8000f7c:	807b      	strh	r3, [r7, #2]
  DW3000writereg(TX_BUFFER_ID, data, len);
 8000f7e:	887b      	ldrh	r3, [r7, #2]
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	461a      	mov	r2, r3
 8000f84:	6879      	ldr	r1, [r7, #4]
 8000f86:	f44f 10a0 	mov.w	r0, #1310720	@ 0x140000
 8000f8a:	f7ff fd39 	bl	8000a00 <DW3000writereg>
}
 8000f8e:	bf00      	nop
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <DW3000_txcmd_FZ>:
/**
 * @brief write a TX fast command
 * 
 * @param delay 
 */
void DW3000_txcmd_FZ(uint32_t delay) {
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b082      	sub	sp, #8
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	6078      	str	r0, [r7, #4]
  DW3000_writefastCMD_FZ(CMD_TX);
 8000f9e:	2001      	movs	r0, #1
 8000fa0:	f7ff fe00 	bl	8000ba4 <DW3000_writefastCMD_FZ>
}
 8000fa4:	bf00      	nop
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <blink_led>:
 * 
 * @param GPIOx GPIO port
 * @param GPIO_Pin GPIO pin
 * @param interval LED on duration in ms. If 0, always on.
 */
void blink_led(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, int interval) {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	607a      	str	r2, [r7, #4]
 8000fb8:	817b      	strh	r3, [r7, #10]
    // if interval > 0, blink
	if (interval) {
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d010      	beq.n	8000fe2 <blink_led+0x36>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8000fc0:	897b      	ldrh	r3, [r7, #10]
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	68f8      	ldr	r0, [r7, #12]
 8000fc8:	f001 f84e 	bl	8002068 <HAL_GPIO_WritePin>
		HAL_Delay(interval);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f000 fd78 	bl	8001ac4 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8000fd4:	897b      	ldrh	r3, [r7, #10]
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	4619      	mov	r1, r3
 8000fda:	68f8      	ldr	r0, [r7, #12]
 8000fdc:	f001 f844 	bl	8002068 <HAL_GPIO_WritePin>
	}
	// if interval == 0, always on
	else {
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
	}
}
 8000fe0:	e005      	b.n	8000fee <blink_led+0x42>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8000fe2:	897b      	ldrh	r3, [r7, #10]
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	68f8      	ldr	r0, [r7, #12]
 8000fea:	f001 f83d 	bl	8002068 <HAL_GPIO_WritePin>
}
 8000fee:	bf00      	nop
 8000ff0:	3710      	adds	r7, #16
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <Delay_us>:

void Delay_us(uint32_t us)
{
 8000ff6:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8000ffa:	b087      	sub	sp, #28
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  uint64_t delayus;
	unsigned int i;

  delayus = us * 10;
 8001000:	687a      	ldr	r2, [r7, #4]
 8001002:	4613      	mov	r3, r2
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	4413      	add	r3, r2
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	461a      	mov	r2, r3
 800100c:	2300      	movs	r3, #0
 800100e:	4690      	mov	r8, r2
 8001010:	4699      	mov	r9, r3
 8001012:	e9c7 8902 	strd	r8, r9, [r7, #8]
  for (i = 0; i < delayus; i++)
 8001016:	2300      	movs	r3, #0
 8001018:	617b      	str	r3, [r7, #20]
 800101a:	e003      	b.n	8001024 <Delay_us+0x2e>
  {
    __NOP();
 800101c:	bf00      	nop
  for (i = 0; i < delayus; i++)
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	3301      	adds	r3, #1
 8001022:	617b      	str	r3, [r7, #20]
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	2200      	movs	r2, #0
 8001028:	461c      	mov	r4, r3
 800102a:	4615      	mov	r5, r2
 800102c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001030:	4294      	cmp	r4, r2
 8001032:	eb75 0303 	sbcs.w	r3, r5, r3
 8001036:	d3f1      	bcc.n	800101c <Delay_us+0x26>
  }
}
 8001038:	bf00      	nop
 800103a:	bf00      	nop
 800103c:	371c      	adds	r7, #28
 800103e:	46bd      	mov	sp, r7
 8001040:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8001044:	4770      	bx	lr
	...

08001048 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800104e:	f000 fcdc 	bl	8001a0a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001052:	f000 f939 	bl	80012c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001056:	f000 fa21 	bl	800149c <MX_GPIO_Init>
  MX_SPI1_Init();
 800105a:	f000 f9a3 	bl	80013a4 <MX_SPI1_Init>
  MX_SPI2_Init();
 800105e:	f000 f9df 	bl	8001420 <MX_SPI2_Init>
  MX_FATFS_Init();
 8001062:	f005 fe0f 	bl	8006c84 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8001066:	f007 feed 	bl	8008e44 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(10);
 800106a:	200a      	movs	r0, #10
 800106c:	f000 fd2a 	bl	8001ac4 <HAL_Delay>

  DW3000poweron();
 8001070:	f7ff fca6 	bl	80009c0 <DW3000poweron>
  HAL_Delay(10);     // wait for the DW3000 to power on and stabilize
 8001074:	200a      	movs	r0, #10
 8001076:	f000 fd25 	bl	8001ac4 <HAL_Delay>
  DW3000hardReset(); // with hard reset, no need for a softreset
 800107a:	f7ff fcad 	bl	80009d8 <DW3000hardReset>
  HAL_Delay(10);     // wait for the DW3000 to wake up
 800107e:	200a      	movs	r0, #10
 8001080:	f000 fd20 	bl	8001ac4 <HAL_Delay>

  set_SPI2lowspeed(&hspi1);
 8001084:	4882      	ldr	r0, [pc, #520]	@ (8001290 <main+0x248>)
 8001086:	f7ff fc75 	bl	8000974 <set_SPI2lowspeed>
  // HAL_Delay(10);     // wait for the DW3000 to wake up

  // Make sure the SPI is ready
  while(!(DW3000readreg(SYS_STATUS_ID, 4) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 800108a:	e002      	b.n	8001092 <main+0x4a>
    HAL_Delay(10);
 800108c:	200a      	movs	r0, #10
 800108e:	f000 fd19 	bl	8001ac4 <HAL_Delay>
  while(!(DW3000readreg(SYS_STATUS_ID, 4) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 8001092:	2104      	movs	r1, #4
 8001094:	2044      	movs	r0, #68	@ 0x44
 8001096:	f7ff fced 	bl	8000a74 <DW3000readreg>
 800109a:	4603      	mov	r3, r0
 800109c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d0f3      	beq.n	800108c <main+0x44>
  }

  // check if the DW3000 is present
  uint32_t dev_id = DW3000readreg(DEV_ID_ID, 4);
 80010a4:	2104      	movs	r1, #4
 80010a6:	2000      	movs	r0, #0
 80010a8:	f7ff fce4 	bl	8000a74 <DW3000readreg>
 80010ac:	60f8      	str	r0, [r7, #12]
  printf("DW3000 Device ID: 0x%08lX\r\n", dev_id);
 80010ae:	68f9      	ldr	r1, [r7, #12]
 80010b0:	4878      	ldr	r0, [pc, #480]	@ (8001294 <main+0x24c>)
 80010b2:	f008 fde9 	bl	8009c88 <iprintf>

  if (dev_id == (uint32_t)DWT_DW3000_DEV_ID) {
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	4a77      	ldr	r2, [pc, #476]	@ (8001298 <main+0x250>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d10d      	bne.n	80010da <main+0x92>
    blink_led(PIN_LED1_GPIO_Port, PIN_LED1_Pin, 50);
 80010be:	2232      	movs	r2, #50	@ 0x32
 80010c0:	2101      	movs	r1, #1
 80010c2:	4876      	ldr	r0, [pc, #472]	@ (800129c <main+0x254>)
 80010c4:	f7ff ff72 	bl	8000fac <blink_led>
  } else {
    while (1);
  }

  HAL_Delay(10);
 80010c8:	200a      	movs	r0, #10
 80010ca:	f000 fcfb 	bl	8001ac4 <HAL_Delay>

  if(DW3000check_IDLE_RC()) {
 80010ce:	f7ff fd2b 	bl	8000b28 <DW3000check_IDLE_RC>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d00c      	beq.n	80010f2 <main+0xaa>
 80010d8:	e000      	b.n	80010dc <main+0x94>
    while (1);
 80010da:	e7fe      	b.n	80010da <main+0x92>
    DW3000enter_IDLE_PLL(); // enter PLL mode
 80010dc:	f7ff fd14 	bl	8000b08 <DW3000enter_IDLE_PLL>
    HAL_Delay(10); // wait for the PLL to lock
 80010e0:	200a      	movs	r0, #10
 80010e2:	f000 fcef 	bl	8001ac4 <HAL_Delay>
    while (1);
  }

  // wait until the PLL is locked and the DW3000 is in IDLE state
  // actually this is redundant since PLL lock means IDLE_PLL state
  if(DW3000check_IDLE_PLL() && DW3000check_IDLE()) {
 80010e6:	f7ff fd33 	bl	8000b50 <DW3000check_IDLE_PLL>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d01b      	beq.n	8001128 <main+0xe0>
 80010f0:	e000      	b.n	80010f4 <main+0xac>
    while (1);
 80010f2:	e7fe      	b.n	80010f2 <main+0xaa>
  if(DW3000check_IDLE_PLL() && DW3000check_IDLE()) {
 80010f4:	f7ff fd3e 	bl	8000b74 <DW3000check_IDLE>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d014      	beq.n	8001128 <main+0xe0>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_SET);
 80010fe:	2201      	movs	r2, #1
 8001100:	2101      	movs	r1, #1
 8001102:	4866      	ldr	r0, [pc, #408]	@ (800129c <main+0x254>)
 8001104:	f000 ffb0 	bl	8002068 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
    while (1);
  }

  // after PLL locked, SPI can operate up to 38MHz.
  set_SPI2highspeed(&hspi1);
 8001108:	4861      	ldr	r0, [pc, #388]	@ (8001290 <main+0x248>)
 800110a:	f7ff fc46 	bl	800099a <set_SPI2highspeed>

  DW3000config_CH(0x09, 0x09, 0x00, CH5); // configure the channel
 800110e:	2300      	movs	r3, #0
 8001110:	2200      	movs	r2, #0
 8001112:	2109      	movs	r1, #9
 8001114:	2009      	movs	r0, #9
 8001116:	f7ff fd81 	bl	8000c1c <DW3000config_CH>
  DW3000_cfg_FZ();
 800111a:	f7ff fe03 	bl	8000d24 <DW3000_cfg_FZ>

  if (current_node == rx_node) {
 800111e:	4b60      	ldr	r3, [pc, #384]	@ (80012a0 <main+0x258>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	2b01      	cmp	r3, #1
 8001124:	d007      	beq.n	8001136 <main+0xee>
 8001126:	e00b      	b.n	8001140 <main+0xf8>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 8001128:	2200      	movs	r2, #0
 800112a:	2101      	movs	r1, #1
 800112c:	485b      	ldr	r0, [pc, #364]	@ (800129c <main+0x254>)
 800112e:	f000 ff9b 	bl	8002068 <HAL_GPIO_WritePin>
    while (1);
 8001132:	bf00      	nop
 8001134:	e7fd      	b.n	8001132 <main+0xea>
    DW3000_pgf_cal(); // perform the PGF calibration
 8001136:	f7ff fe97 	bl	8000e68 <DW3000_pgf_cal>
    printf("PGF calibration done\r\n");
 800113a:	485a      	ldr	r0, [pc, #360]	@ (80012a4 <main+0x25c>)
 800113c:	f008 fe0c 	bl	8009d58 <puts>
  }

  DW3000_debug_reg(CHAN_CTRL_ID, 4);
 8001140:	2104      	movs	r1, #4
 8001142:	4859      	ldr	r0, [pc, #356]	@ (80012a8 <main+0x260>)
 8001144:	f7ff fdd6 	bl	8000cf4 <DW3000_debug_reg>
  DW3000_debug_reg(SYS_CFG_ID, 4);
 8001148:	2104      	movs	r1, #4
 800114a:	2010      	movs	r0, #16
 800114c:	f7ff fdd2 	bl	8000cf4 <DW3000_debug_reg>
  DW3000_debug_reg(TX_FCTRL_ID, 4);
 8001150:	2104      	movs	r1, #4
 8001152:	2024      	movs	r0, #36	@ 0x24
 8001154:	f7ff fdce 	bl	8000cf4 <DW3000_debug_reg>

  if (current_node == tx_node) {
 8001158:	4b51      	ldr	r3, [pc, #324]	@ (80012a0 <main+0x258>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d101      	bne.n	8001164 <main+0x11c>
    DW3000_irq_for_tx_done(); // enable the IRQ for TX done
 8001160:	f7ff fd8e 	bl	8000c80 <DW3000_irq_for_tx_done>
  }
  if (current_node == rx_node) {
 8001164:	4b4e      	ldr	r3, [pc, #312]	@ (80012a0 <main+0x258>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	2b01      	cmp	r3, #1
 800116a:	d101      	bne.n	8001170 <main+0x128>
    DW3000_irq_for_rx_done(); // enable the IRQ for RX done
 800116c:	f7ff fd9f 	bl	8000cae <DW3000_irq_for_rx_done>
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (current_node == tx_node) {
 8001170:	4b4b      	ldr	r3, [pc, #300]	@ (80012a0 <main+0x258>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d144      	bne.n	8001202 <main+0x1ba>
      // send data
      DW3000_clear_IRQ(); // clear the IRQ flags, reset the IRQ pin.
 8001178:	f7ff fd38 	bl	8000bec <DW3000_clear_IRQ>
      DW3000_writetxdata_FZ(data2send, 10);
 800117c:	210a      	movs	r1, #10
 800117e:	484b      	ldr	r0, [pc, #300]	@ (80012ac <main+0x264>)
 8001180:	f7ff fef7 	bl	8000f72 <DW3000_writetxdata_FZ>
      DW3000_txcmd_FZ(0);
 8001184:	2000      	movs	r0, #0
 8001186:	f7ff ff06 	bl	8000f96 <DW3000_txcmd_FZ>

      // wait for the IRQ to be triggered
      while (!DW3000_IRQ_flag) {;}
 800118a:	bf00      	nop
 800118c:	4b48      	ldr	r3, [pc, #288]	@ (80012b0 <main+0x268>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	f083 0301 	eor.w	r3, r3, #1
 8001194:	b2db      	uxtb	r3, r3
 8001196:	2b00      	cmp	r3, #0
 8001198:	d1f8      	bne.n	800118c <main+0x144>

      DW3000_IRQ_flag = false; // reset the flag
 800119a:	4b45      	ldr	r3, [pc, #276]	@ (80012b0 <main+0x268>)
 800119c:	2200      	movs	r2, #0
 800119e:	701a      	strb	r2, [r3, #0]
      uint32_t current_status = DW3000readreg(SYS_STATUS_ID, 4);
 80011a0:	2104      	movs	r1, #4
 80011a2:	2044      	movs	r0, #68	@ 0x44
 80011a4:	f7ff fc66 	bl	8000a74 <DW3000readreg>
 80011a8:	60b8      	str	r0, [r7, #8]

      if (current_status & SYS_STATUS_TXFRS_BIT_MASK) {
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d017      	beq.n	80011e4 <main+0x19c>
        printf("TX done, SYS_STATUS: 0x%08lX\r\n", current_status);
 80011b4:	68b9      	ldr	r1, [r7, #8]
 80011b6:	483f      	ldr	r0, [pc, #252]	@ (80012b4 <main+0x26c>)
 80011b8:	f008 fd66 	bl	8009c88 <iprintf>
        // clear the IRQ flags
        DW3000_clear_IRQ();
 80011bc:	f7ff fd16 	bl	8000bec <DW3000_clear_IRQ>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_SET);
 80011c0:	2201      	movs	r2, #1
 80011c2:	2110      	movs	r1, #16
 80011c4:	483c      	ldr	r0, [pc, #240]	@ (80012b8 <main+0x270>)
 80011c6:	f000 ff4f 	bl	8002068 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 80011ca:	2032      	movs	r0, #50	@ 0x32
 80011cc:	f000 fc7a 	bl	8001ac4 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
 80011d0:	2200      	movs	r2, #0
 80011d2:	2110      	movs	r1, #16
 80011d4:	4838      	ldr	r0, [pc, #224]	@ (80012b8 <main+0x270>)
 80011d6:	f000 ff47 	bl	8002068 <HAL_GPIO_WritePin>
        HAL_Delay(950);
 80011da:	f240 30b6 	movw	r0, #950	@ 0x3b6
 80011de:	f000 fc71 	bl	8001ac4 <HAL_Delay>
 80011e2:	e00e      	b.n	8001202 <main+0x1ba>
      } else {
        printf("TX failed, SYS_STATUS: 0x%08lX\r\n", current_status);
 80011e4:	68b9      	ldr	r1, [r7, #8]
 80011e6:	4835      	ldr	r0, [pc, #212]	@ (80012bc <main+0x274>)
 80011e8:	f008 fd4e 	bl	8009c88 <iprintf>
        // clear the IRQ flags
        DW3000_clear_IRQ();
 80011ec:	f7ff fcfe 	bl	8000bec <DW3000_clear_IRQ>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
 80011f0:	2200      	movs	r2, #0
 80011f2:	2110      	movs	r1, #16
 80011f4:	4830      	ldr	r0, [pc, #192]	@ (80012b8 <main+0x270>)
 80011f6:	f000 ff37 	bl	8002068 <HAL_GPIO_WritePin>
        HAL_Delay(1000);
 80011fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011fe:	f000 fc61 	bl	8001ac4 <HAL_Delay>
      }
    }
    if (current_node == rx_node) {
 8001202:	4b27      	ldr	r3, [pc, #156]	@ (80012a0 <main+0x258>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	2b01      	cmp	r3, #1
 8001208:	d1b2      	bne.n	8001170 <main+0x128>
      // receive data
      DW3000_clear_IRQ(); // clear the IRQ flags, reset the IRQ pin.
 800120a:	f7ff fcef 	bl	8000bec <DW3000_clear_IRQ>
      DW3000_start_receiver_FZ(); // start the receiver
 800120e:	f7ff fea9 	bl	8000f64 <DW3000_start_receiver_FZ>
      DW3000_set_max_sfd_timeout(); // set the maximum SFD timeout
 8001212:	f7ff fd5d 	bl	8000cd0 <DW3000_set_max_sfd_timeout>

      // wait for the IRQ to be triggered
      while (!DW3000_IRQ_flag) {;}
 8001216:	bf00      	nop
 8001218:	4b25      	ldr	r3, [pc, #148]	@ (80012b0 <main+0x268>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	f083 0301 	eor.w	r3, r3, #1
 8001220:	b2db      	uxtb	r3, r3
 8001222:	2b00      	cmp	r3, #0
 8001224:	d1f8      	bne.n	8001218 <main+0x1d0>

      DW3000_IRQ_flag = false; // reset the flag
 8001226:	4b22      	ldr	r3, [pc, #136]	@ (80012b0 <main+0x268>)
 8001228:	2200      	movs	r2, #0
 800122a:	701a      	strb	r2, [r3, #0]
      uint32_t current_status = DW3000readreg(SYS_STATUS_ID, 4);
 800122c:	2104      	movs	r1, #4
 800122e:	2044      	movs	r0, #68	@ 0x44
 8001230:	f7ff fc20 	bl	8000a74 <DW3000readreg>
 8001234:	6078      	str	r0, [r7, #4]

      if (current_status & SYS_STATUS_RXFR_BIT_MASK) {
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800123c:	2b00      	cmp	r3, #0
 800123e:	d013      	beq.n	8001268 <main+0x220>
        DW3000_clear_IRQ();
 8001240:	f7ff fcd4 	bl	8000bec <DW3000_clear_IRQ>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_SET);
 8001244:	2201      	movs	r2, #1
 8001246:	2110      	movs	r1, #16
 8001248:	481b      	ldr	r0, [pc, #108]	@ (80012b8 <main+0x270>)
 800124a:	f000 ff0d 	bl	8002068 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 800124e:	2032      	movs	r0, #50	@ 0x32
 8001250:	f000 fc38 	bl	8001ac4 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
 8001254:	2200      	movs	r2, #0
 8001256:	2110      	movs	r1, #16
 8001258:	4817      	ldr	r0, [pc, #92]	@ (80012b8 <main+0x270>)
 800125a:	f000 ff05 	bl	8002068 <HAL_GPIO_WritePin>
        printf("RX ready, SYS_STATUS: 0x%08lX\r\n", current_status);
 800125e:	6879      	ldr	r1, [r7, #4]
 8001260:	4817      	ldr	r0, [pc, #92]	@ (80012c0 <main+0x278>)
 8001262:	f008 fd11 	bl	8009c88 <iprintf>
 8001266:	e783      	b.n	8001170 <main+0x128>
      } else {
        DW3000_clear_IRQ();
 8001268:	f7ff fcc0 	bl	8000bec <DW3000_clear_IRQ>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_SET);
 800126c:	2201      	movs	r2, #1
 800126e:	2110      	movs	r1, #16
 8001270:	4811      	ldr	r0, [pc, #68]	@ (80012b8 <main+0x270>)
 8001272:	f000 fef9 	bl	8002068 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 8001276:	2032      	movs	r0, #50	@ 0x32
 8001278:	f000 fc24 	bl	8001ac4 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
 800127c:	2200      	movs	r2, #0
 800127e:	2110      	movs	r1, #16
 8001280:	480d      	ldr	r0, [pc, #52]	@ (80012b8 <main+0x270>)
 8001282:	f000 fef1 	bl	8002068 <HAL_GPIO_WritePin>
        printf("RX failed, SYS_STATUS: 0x%08lX\r\n", current_status);
 8001286:	6879      	ldr	r1, [r7, #4]
 8001288:	480e      	ldr	r0, [pc, #56]	@ (80012c4 <main+0x27c>)
 800128a:	f008 fcfd 	bl	8009c88 <iprintf>
    if (current_node == tx_node) {
 800128e:	e76f      	b.n	8001170 <main+0x128>
 8001290:	200001a8 	.word	0x200001a8
 8001294:	0800aa2c 	.word	0x0800aa2c
 8001298:	deca0302 	.word	0xdeca0302
 800129c:	40020400 	.word	0x40020400
 80012a0:	200001a5 	.word	0x200001a5
 80012a4:	0800aa48 	.word	0x0800aa48
 80012a8:	00010014 	.word	0x00010014
 80012ac:	20000000 	.word	0x20000000
 80012b0:	200001a4 	.word	0x200001a4
 80012b4:	0800aa60 	.word	0x0800aa60
 80012b8:	40020800 	.word	0x40020800
 80012bc:	0800aa80 	.word	0x0800aa80
 80012c0:	0800aaa4 	.word	0x0800aaa4
 80012c4:	0800aac4 	.word	0x0800aac4

080012c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b094      	sub	sp, #80	@ 0x50
 80012cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ce:	f107 0320 	add.w	r3, r7, #32
 80012d2:	2230      	movs	r2, #48	@ 0x30
 80012d4:	2100      	movs	r1, #0
 80012d6:	4618      	mov	r0, r3
 80012d8:	f008 fd46 	bl	8009d68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012dc:	f107 030c 	add.w	r3, r7, #12
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]
 80012e6:	609a      	str	r2, [r3, #8]
 80012e8:	60da      	str	r2, [r3, #12]
 80012ea:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80012ec:	f002 f97a 	bl	80035e4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012f0:	4b2a      	ldr	r3, [pc, #168]	@ (800139c <SystemClock_Config+0xd4>)
 80012f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f4:	4a29      	ldr	r2, [pc, #164]	@ (800139c <SystemClock_Config+0xd4>)
 80012f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80012fc:	4b27      	ldr	r3, [pc, #156]	@ (800139c <SystemClock_Config+0xd4>)
 80012fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001300:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001304:	60bb      	str	r3, [r7, #8]
 8001306:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001308:	4b25      	ldr	r3, [pc, #148]	@ (80013a0 <SystemClock_Config+0xd8>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a24      	ldr	r2, [pc, #144]	@ (80013a0 <SystemClock_Config+0xd8>)
 800130e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001312:	6013      	str	r3, [r2, #0]
 8001314:	4b22      	ldr	r3, [pc, #136]	@ (80013a0 <SystemClock_Config+0xd8>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800131c:	607b      	str	r3, [r7, #4]
 800131e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001320:	2301      	movs	r3, #1
 8001322:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001324:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001328:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800132a:	2302      	movs	r3, #2
 800132c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800132e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001332:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001334:	2308      	movs	r3, #8
 8001336:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001338:	2360      	movs	r3, #96	@ 0x60
 800133a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800133c:	2302      	movs	r3, #2
 800133e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001340:	2304      	movs	r3, #4
 8001342:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001344:	f107 0320 	add.w	r3, r7, #32
 8001348:	4618      	mov	r0, r3
 800134a:	f002 f9ab 	bl	80036a4 <HAL_RCC_OscConfig>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001354:	f000 f974 	bl	8001640 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001358:	f002 f954 	bl	8003604 <HAL_PWREx_EnableOverDrive>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001362:	f000 f96d 	bl	8001640 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001366:	230f      	movs	r3, #15
 8001368:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800136a:	2302      	movs	r3, #2
 800136c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800136e:	2300      	movs	r3, #0
 8001370:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001372:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001376:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001378:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800137c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800137e:	f107 030c 	add.w	r3, r7, #12
 8001382:	2103      	movs	r1, #3
 8001384:	4618      	mov	r0, r3
 8001386:	f002 fc31 	bl	8003bec <HAL_RCC_ClockConfig>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001390:	f000 f956 	bl	8001640 <Error_Handler>
  }
}
 8001394:	bf00      	nop
 8001396:	3750      	adds	r7, #80	@ 0x50
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	40023800 	.word	0x40023800
 80013a0:	40007000 	.word	0x40007000

080013a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001418 <MX_SPI1_Init+0x74>)
 80013aa:	4a1c      	ldr	r2, [pc, #112]	@ (800141c <MX_SPI1_Init+0x78>)
 80013ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001418 <MX_SPI1_Init+0x74>)
 80013b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013b6:	4b18      	ldr	r3, [pc, #96]	@ (8001418 <MX_SPI1_Init+0x74>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013bc:	4b16      	ldr	r3, [pc, #88]	@ (8001418 <MX_SPI1_Init+0x74>)
 80013be:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80013c2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013c4:	4b14      	ldr	r3, [pc, #80]	@ (8001418 <MX_SPI1_Init+0x74>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013ca:	4b13      	ldr	r3, [pc, #76]	@ (8001418 <MX_SPI1_Init+0x74>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013d0:	4b11      	ldr	r3, [pc, #68]	@ (8001418 <MX_SPI1_Init+0x74>)
 80013d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013d6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80013d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001418 <MX_SPI1_Init+0x74>)
 80013da:	2220      	movs	r2, #32
 80013dc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013de:	4b0e      	ldr	r3, [pc, #56]	@ (8001418 <MX_SPI1_Init+0x74>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001418 <MX_SPI1_Init+0x74>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001418 <MX_SPI1_Init+0x74>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80013f0:	4b09      	ldr	r3, [pc, #36]	@ (8001418 <MX_SPI1_Init+0x74>)
 80013f2:	2207      	movs	r2, #7
 80013f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80013f6:	4b08      	ldr	r3, [pc, #32]	@ (8001418 <MX_SPI1_Init+0x74>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80013fc:	4b06      	ldr	r3, [pc, #24]	@ (8001418 <MX_SPI1_Init+0x74>)
 80013fe:	2208      	movs	r2, #8
 8001400:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001402:	4805      	ldr	r0, [pc, #20]	@ (8001418 <MX_SPI1_Init+0x74>)
 8001404:	f003 f938 	bl	8004678 <HAL_SPI_Init>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800140e:	f000 f917 	bl	8001640 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001412:	bf00      	nop
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	200001a8 	.word	0x200001a8
 800141c:	40013000 	.word	0x40013000

08001420 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001424:	4b1b      	ldr	r3, [pc, #108]	@ (8001494 <MX_SPI2_Init+0x74>)
 8001426:	4a1c      	ldr	r2, [pc, #112]	@ (8001498 <MX_SPI2_Init+0x78>)
 8001428:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800142a:	4b1a      	ldr	r3, [pc, #104]	@ (8001494 <MX_SPI2_Init+0x74>)
 800142c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001430:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001432:	4b18      	ldr	r3, [pc, #96]	@ (8001494 <MX_SPI2_Init+0x74>)
 8001434:	2200      	movs	r2, #0
 8001436:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001438:	4b16      	ldr	r3, [pc, #88]	@ (8001494 <MX_SPI2_Init+0x74>)
 800143a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800143e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001440:	4b14      	ldr	r3, [pc, #80]	@ (8001494 <MX_SPI2_Init+0x74>)
 8001442:	2200      	movs	r2, #0
 8001444:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001446:	4b13      	ldr	r3, [pc, #76]	@ (8001494 <MX_SPI2_Init+0x74>)
 8001448:	2200      	movs	r2, #0
 800144a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800144c:	4b11      	ldr	r3, [pc, #68]	@ (8001494 <MX_SPI2_Init+0x74>)
 800144e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001452:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001454:	4b0f      	ldr	r3, [pc, #60]	@ (8001494 <MX_SPI2_Init+0x74>)
 8001456:	2238      	movs	r2, #56	@ 0x38
 8001458:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800145a:	4b0e      	ldr	r3, [pc, #56]	@ (8001494 <MX_SPI2_Init+0x74>)
 800145c:	2200      	movs	r2, #0
 800145e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001460:	4b0c      	ldr	r3, [pc, #48]	@ (8001494 <MX_SPI2_Init+0x74>)
 8001462:	2200      	movs	r2, #0
 8001464:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001466:	4b0b      	ldr	r3, [pc, #44]	@ (8001494 <MX_SPI2_Init+0x74>)
 8001468:	2200      	movs	r2, #0
 800146a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800146c:	4b09      	ldr	r3, [pc, #36]	@ (8001494 <MX_SPI2_Init+0x74>)
 800146e:	2207      	movs	r2, #7
 8001470:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001472:	4b08      	ldr	r3, [pc, #32]	@ (8001494 <MX_SPI2_Init+0x74>)
 8001474:	2200      	movs	r2, #0
 8001476:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001478:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <MX_SPI2_Init+0x74>)
 800147a:	2208      	movs	r2, #8
 800147c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800147e:	4805      	ldr	r0, [pc, #20]	@ (8001494 <MX_SPI2_Init+0x74>)
 8001480:	f003 f8fa 	bl	8004678 <HAL_SPI_Init>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800148a:	f000 f8d9 	bl	8001640 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	2000020c 	.word	0x2000020c
 8001498:	40003800 	.word	0x40003800

0800149c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b08a      	sub	sp, #40	@ 0x28
 80014a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a2:	f107 0314 	add.w	r3, r7, #20
 80014a6:	2200      	movs	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	605a      	str	r2, [r3, #4]
 80014ac:	609a      	str	r2, [r3, #8]
 80014ae:	60da      	str	r2, [r3, #12]
 80014b0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014b2:	4b5f      	ldr	r3, [pc, #380]	@ (8001630 <MX_GPIO_Init+0x194>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b6:	4a5e      	ldr	r2, [pc, #376]	@ (8001630 <MX_GPIO_Init+0x194>)
 80014b8:	f043 0304 	orr.w	r3, r3, #4
 80014bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014be:	4b5c      	ldr	r3, [pc, #368]	@ (8001630 <MX_GPIO_Init+0x194>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c2:	f003 0304 	and.w	r3, r3, #4
 80014c6:	613b      	str	r3, [r7, #16]
 80014c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014ca:	4b59      	ldr	r3, [pc, #356]	@ (8001630 <MX_GPIO_Init+0x194>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	4a58      	ldr	r2, [pc, #352]	@ (8001630 <MX_GPIO_Init+0x194>)
 80014d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d6:	4b56      	ldr	r3, [pc, #344]	@ (8001630 <MX_GPIO_Init+0x194>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e2:	4b53      	ldr	r3, [pc, #332]	@ (8001630 <MX_GPIO_Init+0x194>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	4a52      	ldr	r2, [pc, #328]	@ (8001630 <MX_GPIO_Init+0x194>)
 80014e8:	f043 0301 	orr.w	r3, r3, #1
 80014ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ee:	4b50      	ldr	r3, [pc, #320]	@ (8001630 <MX_GPIO_Init+0x194>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f2:	f003 0301 	and.w	r3, r3, #1
 80014f6:	60bb      	str	r3, [r7, #8]
 80014f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014fa:	4b4d      	ldr	r3, [pc, #308]	@ (8001630 <MX_GPIO_Init+0x194>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fe:	4a4c      	ldr	r2, [pc, #304]	@ (8001630 <MX_GPIO_Init+0x194>)
 8001500:	f043 0302 	orr.w	r3, r3, #2
 8001504:	6313      	str	r3, [r2, #48]	@ 0x30
 8001506:	4b4a      	ldr	r3, [pc, #296]	@ (8001630 <MX_GPIO_Init+0x194>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	607b      	str	r3, [r7, #4]
 8001510:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LORA_RESET_Pin|PIN_LED2_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8001512:	2200      	movs	r2, #0
 8001514:	2158      	movs	r1, #88	@ 0x58
 8001516:	4847      	ldr	r0, [pc, #284]	@ (8001634 <MX_GPIO_Init+0x198>)
 8001518:	f000 fda6 	bl	8002068 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_CS_GPIO_Port, LORA_CS_Pin, GPIO_PIN_SET);
 800151c:	2201      	movs	r2, #1
 800151e:	2101      	movs	r1, #1
 8001520:	4845      	ldr	r0, [pc, #276]	@ (8001638 <MX_GPIO_Init+0x19c>)
 8001522:	f000 fda1 	bl	8002068 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UWB_PWR_EN_Pin|UWB_RST_Pin, GPIO_PIN_RESET);
 8001526:	2200      	movs	r2, #0
 8001528:	210a      	movs	r1, #10
 800152a:	4843      	ldr	r0, [pc, #268]	@ (8001638 <MX_GPIO_Init+0x19c>)
 800152c:	f000 fd9c 	bl	8002068 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 8001530:	2200      	movs	r2, #0
 8001532:	2101      	movs	r1, #1
 8001534:	4841      	ldr	r0, [pc, #260]	@ (800163c <MX_GPIO_Init+0x1a0>)
 8001536:	f000 fd97 	bl	8002068 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 800153a:	2201      	movs	r2, #1
 800153c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001540:	483c      	ldr	r0, [pc, #240]	@ (8001634 <MX_GPIO_Init+0x198>)
 8001542:	f000 fd91 	bl	8002068 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LORA_RESET_Pin SD_CS_Pin UWB_CS_Pin */
  GPIO_InitStruct.Pin = LORA_RESET_Pin|SD_CS_Pin|UWB_CS_Pin;
 8001546:	f44f 7312 	mov.w	r3, #584	@ 0x248
 800154a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800154c:	2301      	movs	r3, #1
 800154e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001550:	2301      	movs	r3, #1
 8001552:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001554:	2300      	movs	r3, #0
 8001556:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	4619      	mov	r1, r3
 800155e:	4835      	ldr	r0, [pc, #212]	@ (8001634 <MX_GPIO_Init+0x198>)
 8001560:	f000 fbe6 	bl	8001d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_CS_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin;
 8001564:	2301      	movs	r3, #1
 8001566:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001568:	2301      	movs	r3, #1
 800156a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800156c:	2301      	movs	r3, #1
 800156e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001570:	2300      	movs	r3, #0
 8001572:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LORA_CS_GPIO_Port, &GPIO_InitStruct);
 8001574:	f107 0314 	add.w	r3, r7, #20
 8001578:	4619      	mov	r1, r3
 800157a:	482f      	ldr	r0, [pc, #188]	@ (8001638 <MX_GPIO_Init+0x19c>)
 800157c:	f000 fbd8 	bl	8001d30 <HAL_GPIO_Init>

  /*Configure GPIO pins : UWB_PWR_EN_Pin UWB_RST_Pin */
  GPIO_InitStruct.Pin = UWB_PWR_EN_Pin|UWB_RST_Pin;
 8001580:	230a      	movs	r3, #10
 8001582:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001584:	2301      	movs	r3, #1
 8001586:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158c:	2300      	movs	r3, #0
 800158e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001590:	f107 0314 	add.w	r3, r7, #20
 8001594:	4619      	mov	r1, r3
 8001596:	4828      	ldr	r0, [pc, #160]	@ (8001638 <MX_GPIO_Init+0x19c>)
 8001598:	f000 fbca 	bl	8001d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_IRQ_Pin */
  GPIO_InitStruct.Pin = UWB_IRQ_Pin;
 800159c:	2304      	movs	r3, #4
 800159e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015a0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a6:	2300      	movs	r3, #0
 80015a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UWB_IRQ_GPIO_Port, &GPIO_InitStruct);
 80015aa:	f107 0314 	add.w	r3, r7, #20
 80015ae:	4619      	mov	r1, r3
 80015b0:	4821      	ldr	r0, [pc, #132]	@ (8001638 <MX_GPIO_Init+0x19c>)
 80015b2:	f000 fbbd 	bl	8001d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 80015b6:	2310      	movs	r3, #16
 80015b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015ba:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015c0:	2302      	movs	r3, #2
 80015c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 80015c4:	f107 0314 	add.w	r3, r7, #20
 80015c8:	4619      	mov	r1, r3
 80015ca:	481b      	ldr	r0, [pc, #108]	@ (8001638 <MX_GPIO_Init+0x19c>)
 80015cc:	f000 fbb0 	bl	8001d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED2_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin;
 80015d0:	2310      	movs	r3, #16
 80015d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d4:	2301      	movs	r3, #1
 80015d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015dc:	2300      	movs	r3, #0
 80015de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED2_GPIO_Port, &GPIO_InitStruct);
 80015e0:	f107 0314 	add.w	r3, r7, #20
 80015e4:	4619      	mov	r1, r3
 80015e6:	4813      	ldr	r0, [pc, #76]	@ (8001634 <MX_GPIO_Init+0x198>)
 80015e8:	f000 fba2 	bl	8001d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED1_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin;
 80015ec:	2301      	movs	r3, #1
 80015ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f0:	2301      	movs	r3, #1
 80015f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f4:	2300      	movs	r3, #0
 80015f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f8:	2300      	movs	r3, #0
 80015fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED1_GPIO_Port, &GPIO_InitStruct);
 80015fc:	f107 0314 	add.w	r3, r7, #20
 8001600:	4619      	mov	r1, r3
 8001602:	480e      	ldr	r0, [pc, #56]	@ (800163c <MX_GPIO_Init+0x1a0>)
 8001604:	f000 fb94 	bl	8001d30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001608:	2200      	movs	r2, #0
 800160a:	2100      	movs	r1, #0
 800160c:	2008      	movs	r0, #8
 800160e:	f000 fb58 	bl	8001cc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001612:	2008      	movs	r0, #8
 8001614:	f000 fb71 	bl	8001cfa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001618:	2200      	movs	r2, #0
 800161a:	2100      	movs	r1, #0
 800161c:	200a      	movs	r0, #10
 800161e:	f000 fb50 	bl	8001cc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001622:	200a      	movs	r0, #10
 8001624:	f000 fb69 	bl	8001cfa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001628:	bf00      	nop
 800162a:	3728      	adds	r7, #40	@ 0x28
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	40023800 	.word	0x40023800
 8001634:	40020800 	.word	0x40020800
 8001638:	40020000 	.word	0x40020000
 800163c:	40020400 	.word	0x40020400

08001640 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001644:	b672      	cpsid	i
}
 8001646:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001648:	bf00      	nop
 800164a:	e7fd      	b.n	8001648 <Error_Handler+0x8>

0800164c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001652:	4b0f      	ldr	r3, [pc, #60]	@ (8001690 <HAL_MspInit+0x44>)
 8001654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001656:	4a0e      	ldr	r2, [pc, #56]	@ (8001690 <HAL_MspInit+0x44>)
 8001658:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800165c:	6413      	str	r3, [r2, #64]	@ 0x40
 800165e:	4b0c      	ldr	r3, [pc, #48]	@ (8001690 <HAL_MspInit+0x44>)
 8001660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001662:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001666:	607b      	str	r3, [r7, #4]
 8001668:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800166a:	4b09      	ldr	r3, [pc, #36]	@ (8001690 <HAL_MspInit+0x44>)
 800166c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800166e:	4a08      	ldr	r2, [pc, #32]	@ (8001690 <HAL_MspInit+0x44>)
 8001670:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001674:	6453      	str	r3, [r2, #68]	@ 0x44
 8001676:	4b06      	ldr	r3, [pc, #24]	@ (8001690 <HAL_MspInit+0x44>)
 8001678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800167a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800167e:	603b      	str	r3, [r7, #0]
 8001680:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001682:	bf00      	nop
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	40023800 	.word	0x40023800

08001694 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b08c      	sub	sp, #48	@ 0x30
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800169c:	f107 031c 	add.w	r3, r7, #28
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]
 80016a6:	609a      	str	r2, [r3, #8]
 80016a8:	60da      	str	r2, [r3, #12]
 80016aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a3c      	ldr	r2, [pc, #240]	@ (80017a4 <HAL_SPI_MspInit+0x110>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d128      	bne.n	8001708 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016b6:	4b3c      	ldr	r3, [pc, #240]	@ (80017a8 <HAL_SPI_MspInit+0x114>)
 80016b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ba:	4a3b      	ldr	r2, [pc, #236]	@ (80017a8 <HAL_SPI_MspInit+0x114>)
 80016bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80016c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80016c2:	4b39      	ldr	r3, [pc, #228]	@ (80017a8 <HAL_SPI_MspInit+0x114>)
 80016c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016ca:	61bb      	str	r3, [r7, #24]
 80016cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ce:	4b36      	ldr	r3, [pc, #216]	@ (80017a8 <HAL_SPI_MspInit+0x114>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d2:	4a35      	ldr	r2, [pc, #212]	@ (80017a8 <HAL_SPI_MspInit+0x114>)
 80016d4:	f043 0301 	orr.w	r3, r3, #1
 80016d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016da:	4b33      	ldr	r3, [pc, #204]	@ (80017a8 <HAL_SPI_MspInit+0x114>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	617b      	str	r3, [r7, #20]
 80016e4:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80016e6:	23e0      	movs	r3, #224	@ 0xe0
 80016e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ea:	2302      	movs	r3, #2
 80016ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2300      	movs	r3, #0
 80016f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f2:	2303      	movs	r3, #3
 80016f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016f6:	2305      	movs	r3, #5
 80016f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fa:	f107 031c 	add.w	r3, r7, #28
 80016fe:	4619      	mov	r1, r3
 8001700:	482a      	ldr	r0, [pc, #168]	@ (80017ac <HAL_SPI_MspInit+0x118>)
 8001702:	f000 fb15 	bl	8001d30 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001706:	e049      	b.n	800179c <HAL_SPI_MspInit+0x108>
  else if(hspi->Instance==SPI2)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a28      	ldr	r2, [pc, #160]	@ (80017b0 <HAL_SPI_MspInit+0x11c>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d144      	bne.n	800179c <HAL_SPI_MspInit+0x108>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001712:	4b25      	ldr	r3, [pc, #148]	@ (80017a8 <HAL_SPI_MspInit+0x114>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001716:	4a24      	ldr	r2, [pc, #144]	@ (80017a8 <HAL_SPI_MspInit+0x114>)
 8001718:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800171c:	6413      	str	r3, [r2, #64]	@ 0x40
 800171e:	4b22      	ldr	r3, [pc, #136]	@ (80017a8 <HAL_SPI_MspInit+0x114>)
 8001720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001722:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001726:	613b      	str	r3, [r7, #16]
 8001728:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800172a:	4b1f      	ldr	r3, [pc, #124]	@ (80017a8 <HAL_SPI_MspInit+0x114>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172e:	4a1e      	ldr	r2, [pc, #120]	@ (80017a8 <HAL_SPI_MspInit+0x114>)
 8001730:	f043 0304 	orr.w	r3, r3, #4
 8001734:	6313      	str	r3, [r2, #48]	@ 0x30
 8001736:	4b1c      	ldr	r3, [pc, #112]	@ (80017a8 <HAL_SPI_MspInit+0x114>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173a:	f003 0304 	and.w	r3, r3, #4
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001742:	4b19      	ldr	r3, [pc, #100]	@ (80017a8 <HAL_SPI_MspInit+0x114>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001746:	4a18      	ldr	r2, [pc, #96]	@ (80017a8 <HAL_SPI_MspInit+0x114>)
 8001748:	f043 0302 	orr.w	r3, r3, #2
 800174c:	6313      	str	r3, [r2, #48]	@ 0x30
 800174e:	4b16      	ldr	r3, [pc, #88]	@ (80017a8 <HAL_SPI_MspInit+0x114>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	60bb      	str	r3, [r7, #8]
 8001758:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800175a:	2306      	movs	r3, #6
 800175c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175e:	2302      	movs	r3, #2
 8001760:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001762:	2300      	movs	r3, #0
 8001764:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001766:	2303      	movs	r3, #3
 8001768:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800176a:	2305      	movs	r3, #5
 800176c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800176e:	f107 031c 	add.w	r3, r7, #28
 8001772:	4619      	mov	r1, r3
 8001774:	480f      	ldr	r0, [pc, #60]	@ (80017b4 <HAL_SPI_MspInit+0x120>)
 8001776:	f000 fadb 	bl	8001d30 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800177a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800177e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001780:	2302      	movs	r3, #2
 8001782:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001788:	2303      	movs	r3, #3
 800178a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800178c:	2305      	movs	r3, #5
 800178e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001790:	f107 031c 	add.w	r3, r7, #28
 8001794:	4619      	mov	r1, r3
 8001796:	4808      	ldr	r0, [pc, #32]	@ (80017b8 <HAL_SPI_MspInit+0x124>)
 8001798:	f000 faca 	bl	8001d30 <HAL_GPIO_Init>
}
 800179c:	bf00      	nop
 800179e:	3730      	adds	r7, #48	@ 0x30
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40013000 	.word	0x40013000
 80017a8:	40023800 	.word	0x40023800
 80017ac:	40020000 	.word	0x40020000
 80017b0:	40003800 	.word	0x40003800
 80017b4:	40020800 	.word	0x40020800
 80017b8:	40020400 	.word	0x40020400

080017bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017c0:	bf00      	nop
 80017c2:	e7fd      	b.n	80017c0 <NMI_Handler+0x4>

080017c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017c8:	bf00      	nop
 80017ca:	e7fd      	b.n	80017c8 <HardFault_Handler+0x4>

080017cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017d0:	bf00      	nop
 80017d2:	e7fd      	b.n	80017d0 <MemManage_Handler+0x4>

080017d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017d8:	bf00      	nop
 80017da:	e7fd      	b.n	80017d8 <BusFault_Handler+0x4>

080017dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017e0:	bf00      	nop
 80017e2:	e7fd      	b.n	80017e0 <UsageFault_Handler+0x4>

080017e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017e8:	bf00      	nop
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr

080017f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017f2:	b480      	push	{r7}
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017f6:	bf00      	nop
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001812:	f000 f937 	bl	8001a84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}

0800181a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800181a:	b580      	push	{r7, lr}
 800181c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UWB_IRQ_Pin);
 800181e:	2004      	movs	r0, #4
 8001820:	f000 fc3c 	bl	800209c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001824:	bf00      	nop
 8001826:	bd80      	pop	{r7, pc}

08001828 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 800182c:	2010      	movs	r0, #16
 800182e:	f000 fc35 	bl	800209c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001832:	bf00      	nop
 8001834:	bd80      	pop	{r7, pc}
	...

08001838 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800183c:	4802      	ldr	r0, [pc, #8]	@ (8001848 <OTG_FS_IRQHandler+0x10>)
 800183e:	f000 fd7d 	bl	800233c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	2000176c 	.word	0x2000176c

0800184c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	60b9      	str	r1, [r7, #8]
 8001856:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001858:	2300      	movs	r3, #0
 800185a:	617b      	str	r3, [r7, #20]
 800185c:	e00a      	b.n	8001874 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800185e:	f3af 8000 	nop.w
 8001862:	4601      	mov	r1, r0
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	1c5a      	adds	r2, r3, #1
 8001868:	60ba      	str	r2, [r7, #8]
 800186a:	b2ca      	uxtb	r2, r1
 800186c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	3301      	adds	r3, #1
 8001872:	617b      	str	r3, [r7, #20]
 8001874:	697a      	ldr	r2, [r7, #20]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	429a      	cmp	r2, r3
 800187a:	dbf0      	blt.n	800185e <_read+0x12>
  }

  return len;
 800187c:	687b      	ldr	r3, [r7, #4]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3718      	adds	r7, #24
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}

08001886 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001886:	b580      	push	{r7, lr}
 8001888:	b086      	sub	sp, #24
 800188a:	af00      	add	r7, sp, #0
 800188c:	60f8      	str	r0, [r7, #12]
 800188e:	60b9      	str	r1, [r7, #8]
 8001890:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001892:	2300      	movs	r3, #0
 8001894:	617b      	str	r3, [r7, #20]
 8001896:	e009      	b.n	80018ac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	1c5a      	adds	r2, r3, #1
 800189c:	60ba      	str	r2, [r7, #8]
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f007 fbc4 	bl	800902e <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	3301      	adds	r3, #1
 80018aa:	617b      	str	r3, [r7, #20]
 80018ac:	697a      	ldr	r2, [r7, #20]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	dbf1      	blt.n	8001898 <_write+0x12>
  }
  return len;
 80018b4:	687b      	ldr	r3, [r7, #4]
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3718      	adds	r7, #24
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}

080018be <_close>:

int _close(int file)
{
 80018be:	b480      	push	{r7}
 80018c0:	b083      	sub	sp, #12
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	370c      	adds	r7, #12
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr

080018d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018d6:	b480      	push	{r7}
 80018d8:	b083      	sub	sp, #12
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
 80018de:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018e6:	605a      	str	r2, [r3, #4]
  return 0;
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr

080018f6 <_isatty>:

int _isatty(int file)
{
 80018f6:	b480      	push	{r7}
 80018f8:	b083      	sub	sp, #12
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018fe:	2301      	movs	r3, #1
}
 8001900:	4618      	mov	r0, r3
 8001902:	370c      	adds	r7, #12
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr

0800190c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800190c:	b480      	push	{r7}
 800190e:	b085      	sub	sp, #20
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	3714      	adds	r7, #20
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
	...

08001928 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b086      	sub	sp, #24
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001930:	4a14      	ldr	r2, [pc, #80]	@ (8001984 <_sbrk+0x5c>)
 8001932:	4b15      	ldr	r3, [pc, #84]	@ (8001988 <_sbrk+0x60>)
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800193c:	4b13      	ldr	r3, [pc, #76]	@ (800198c <_sbrk+0x64>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d102      	bne.n	800194a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001944:	4b11      	ldr	r3, [pc, #68]	@ (800198c <_sbrk+0x64>)
 8001946:	4a12      	ldr	r2, [pc, #72]	@ (8001990 <_sbrk+0x68>)
 8001948:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800194a:	4b10      	ldr	r3, [pc, #64]	@ (800198c <_sbrk+0x64>)
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4413      	add	r3, r2
 8001952:	693a      	ldr	r2, [r7, #16]
 8001954:	429a      	cmp	r2, r3
 8001956:	d207      	bcs.n	8001968 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001958:	f008 fa1e 	bl	8009d98 <__errno>
 800195c:	4603      	mov	r3, r0
 800195e:	220c      	movs	r2, #12
 8001960:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001962:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001966:	e009      	b.n	800197c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001968:	4b08      	ldr	r3, [pc, #32]	@ (800198c <_sbrk+0x64>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800196e:	4b07      	ldr	r3, [pc, #28]	@ (800198c <_sbrk+0x64>)
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4413      	add	r3, r2
 8001976:	4a05      	ldr	r2, [pc, #20]	@ (800198c <_sbrk+0x64>)
 8001978:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800197a:	68fb      	ldr	r3, [r7, #12]
}
 800197c:	4618      	mov	r0, r3
 800197e:	3718      	adds	r7, #24
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	20040000 	.word	0x20040000
 8001988:	00000400 	.word	0x00000400
 800198c:	20000270 	.word	0x20000270
 8001990:	20001d98 	.word	0x20001d98

08001994 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001998:	4b06      	ldr	r3, [pc, #24]	@ (80019b4 <SystemInit+0x20>)
 800199a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800199e:	4a05      	ldr	r2, [pc, #20]	@ (80019b4 <SystemInit+0x20>)
 80019a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	e000ed00 	.word	0xe000ed00

080019b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80019b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019f0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 80019bc:	f7ff ffea 	bl	8001994 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019c0:	480c      	ldr	r0, [pc, #48]	@ (80019f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019c2:	490d      	ldr	r1, [pc, #52]	@ (80019f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019c4:	4a0d      	ldr	r2, [pc, #52]	@ (80019fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019c8:	e002      	b.n	80019d0 <LoopCopyDataInit>

080019ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019ce:	3304      	adds	r3, #4

080019d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019d4:	d3f9      	bcc.n	80019ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001a00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001a04 <LoopFillZerobss+0x22>)
  movs r3, #0
 80019da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019dc:	e001      	b.n	80019e2 <LoopFillZerobss>

080019de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019e0:	3204      	adds	r2, #4

080019e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019e4:	d3fb      	bcc.n	80019de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019e6:	f008 f9dd 	bl	8009da4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019ea:	f7ff fb2d 	bl	8001048 <main>
  bx  lr    
 80019ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019f0:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80019f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019f8:	20000188 	.word	0x20000188
  ldr r2, =_sidata
 80019fc:	0800ab84 	.word	0x0800ab84
  ldr r2, =_sbss
 8001a00:	20000188 	.word	0x20000188
  ldr r4, =_ebss
 8001a04:	20001d98 	.word	0x20001d98

08001a08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a08:	e7fe      	b.n	8001a08 <ADC_IRQHandler>

08001a0a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a0a:	b580      	push	{r7, lr}
 8001a0c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a0e:	2003      	movs	r0, #3
 8001a10:	f000 f94c 	bl	8001cac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a14:	200f      	movs	r0, #15
 8001a16:	f000 f805 	bl	8001a24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a1a:	f7ff fe17 	bl	800164c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a1e:	2300      	movs	r3, #0
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a2c:	4b12      	ldr	r3, [pc, #72]	@ (8001a78 <HAL_InitTick+0x54>)
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	4b12      	ldr	r3, [pc, #72]	@ (8001a7c <HAL_InitTick+0x58>)
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	4619      	mov	r1, r3
 8001a36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a42:	4618      	mov	r0, r3
 8001a44:	f000 f967 	bl	8001d16 <HAL_SYSTICK_Config>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e00e      	b.n	8001a70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2b0f      	cmp	r3, #15
 8001a56:	d80a      	bhi.n	8001a6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a58:	2200      	movs	r2, #0
 8001a5a:	6879      	ldr	r1, [r7, #4]
 8001a5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a60:	f000 f92f 	bl	8001cc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a64:	4a06      	ldr	r2, [pc, #24]	@ (8001a80 <HAL_InitTick+0x5c>)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	e000      	b.n	8001a70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3708      	adds	r7, #8
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	2000000c 	.word	0x2000000c
 8001a7c:	20000014 	.word	0x20000014
 8001a80:	20000010 	.word	0x20000010

08001a84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a88:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <HAL_IncTick+0x20>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	4b06      	ldr	r3, [pc, #24]	@ (8001aa8 <HAL_IncTick+0x24>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4413      	add	r3, r2
 8001a94:	4a04      	ldr	r2, [pc, #16]	@ (8001aa8 <HAL_IncTick+0x24>)
 8001a96:	6013      	str	r3, [r2, #0]
}
 8001a98:	bf00      	nop
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	20000014 	.word	0x20000014
 8001aa8:	20000274 	.word	0x20000274

08001aac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  return uwTick;
 8001ab0:	4b03      	ldr	r3, [pc, #12]	@ (8001ac0 <HAL_GetTick+0x14>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	20000274 	.word	0x20000274

08001ac4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001acc:	f7ff ffee 	bl	8001aac <HAL_GetTick>
 8001ad0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001adc:	d005      	beq.n	8001aea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ade:	4b0a      	ldr	r3, [pc, #40]	@ (8001b08 <HAL_Delay+0x44>)
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	461a      	mov	r2, r3
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001aea:	bf00      	nop
 8001aec:	f7ff ffde 	bl	8001aac <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	68fa      	ldr	r2, [r7, #12]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d8f7      	bhi.n	8001aec <HAL_Delay+0x28>
  {
  }
}
 8001afc:	bf00      	nop
 8001afe:	bf00      	nop
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	20000014 	.word	0x20000014

08001b0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b085      	sub	sp, #20
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f003 0307 	and.w	r3, r3, #7
 8001b1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b4c <__NVIC_SetPriorityGrouping+0x40>)
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b22:	68ba      	ldr	r2, [r7, #8]
 8001b24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b28:	4013      	ands	r3, r2
 8001b2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b34:	4b06      	ldr	r3, [pc, #24]	@ (8001b50 <__NVIC_SetPriorityGrouping+0x44>)
 8001b36:	4313      	orrs	r3, r2
 8001b38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b3a:	4a04      	ldr	r2, [pc, #16]	@ (8001b4c <__NVIC_SetPriorityGrouping+0x40>)
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	60d3      	str	r3, [r2, #12]
}
 8001b40:	bf00      	nop
 8001b42:	3714      	adds	r7, #20
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr
 8001b4c:	e000ed00 	.word	0xe000ed00
 8001b50:	05fa0000 	.word	0x05fa0000

08001b54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b58:	4b04      	ldr	r3, [pc, #16]	@ (8001b6c <__NVIC_GetPriorityGrouping+0x18>)
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	0a1b      	lsrs	r3, r3, #8
 8001b5e:	f003 0307 	and.w	r3, r3, #7
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr
 8001b6c:	e000ed00 	.word	0xe000ed00

08001b70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	db0b      	blt.n	8001b9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b82:	79fb      	ldrb	r3, [r7, #7]
 8001b84:	f003 021f 	and.w	r2, r3, #31
 8001b88:	4907      	ldr	r1, [pc, #28]	@ (8001ba8 <__NVIC_EnableIRQ+0x38>)
 8001b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8e:	095b      	lsrs	r3, r3, #5
 8001b90:	2001      	movs	r0, #1
 8001b92:	fa00 f202 	lsl.w	r2, r0, r2
 8001b96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b9a:	bf00      	nop
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	e000e100 	.word	0xe000e100

08001bac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	6039      	str	r1, [r7, #0]
 8001bb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	db0a      	blt.n	8001bd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	b2da      	uxtb	r2, r3
 8001bc4:	490c      	ldr	r1, [pc, #48]	@ (8001bf8 <__NVIC_SetPriority+0x4c>)
 8001bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bca:	0112      	lsls	r2, r2, #4
 8001bcc:	b2d2      	uxtb	r2, r2
 8001bce:	440b      	add	r3, r1
 8001bd0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bd4:	e00a      	b.n	8001bec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	b2da      	uxtb	r2, r3
 8001bda:	4908      	ldr	r1, [pc, #32]	@ (8001bfc <__NVIC_SetPriority+0x50>)
 8001bdc:	79fb      	ldrb	r3, [r7, #7]
 8001bde:	f003 030f 	and.w	r3, r3, #15
 8001be2:	3b04      	subs	r3, #4
 8001be4:	0112      	lsls	r2, r2, #4
 8001be6:	b2d2      	uxtb	r2, r2
 8001be8:	440b      	add	r3, r1
 8001bea:	761a      	strb	r2, [r3, #24]
}
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	e000e100 	.word	0xe000e100
 8001bfc:	e000ed00 	.word	0xe000ed00

08001c00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b089      	sub	sp, #36	@ 0x24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	60f8      	str	r0, [r7, #12]
 8001c08:	60b9      	str	r1, [r7, #8]
 8001c0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	f003 0307 	and.w	r3, r3, #7
 8001c12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c14:	69fb      	ldr	r3, [r7, #28]
 8001c16:	f1c3 0307 	rsb	r3, r3, #7
 8001c1a:	2b04      	cmp	r3, #4
 8001c1c:	bf28      	it	cs
 8001c1e:	2304      	movcs	r3, #4
 8001c20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	3304      	adds	r3, #4
 8001c26:	2b06      	cmp	r3, #6
 8001c28:	d902      	bls.n	8001c30 <NVIC_EncodePriority+0x30>
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	3b03      	subs	r3, #3
 8001c2e:	e000      	b.n	8001c32 <NVIC_EncodePriority+0x32>
 8001c30:	2300      	movs	r3, #0
 8001c32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c38:	69bb      	ldr	r3, [r7, #24]
 8001c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3e:	43da      	mvns	r2, r3
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	401a      	ands	r2, r3
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c48:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c52:	43d9      	mvns	r1, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c58:	4313      	orrs	r3, r2
         );
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3724      	adds	r7, #36	@ 0x24
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
	...

08001c68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	3b01      	subs	r3, #1
 8001c74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c78:	d301      	bcc.n	8001c7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e00f      	b.n	8001c9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ca8 <SysTick_Config+0x40>)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	3b01      	subs	r3, #1
 8001c84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c86:	210f      	movs	r1, #15
 8001c88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c8c:	f7ff ff8e 	bl	8001bac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c90:	4b05      	ldr	r3, [pc, #20]	@ (8001ca8 <SysTick_Config+0x40>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c96:	4b04      	ldr	r3, [pc, #16]	@ (8001ca8 <SysTick_Config+0x40>)
 8001c98:	2207      	movs	r2, #7
 8001c9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c9c:	2300      	movs	r3, #0
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	e000e010 	.word	0xe000e010

08001cac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f7ff ff29 	bl	8001b0c <__NVIC_SetPriorityGrouping>
}
 8001cba:	bf00      	nop
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}

08001cc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cc2:	b580      	push	{r7, lr}
 8001cc4:	b086      	sub	sp, #24
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	4603      	mov	r3, r0
 8001cca:	60b9      	str	r1, [r7, #8]
 8001ccc:	607a      	str	r2, [r7, #4]
 8001cce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cd4:	f7ff ff3e 	bl	8001b54 <__NVIC_GetPriorityGrouping>
 8001cd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cda:	687a      	ldr	r2, [r7, #4]
 8001cdc:	68b9      	ldr	r1, [r7, #8]
 8001cde:	6978      	ldr	r0, [r7, #20]
 8001ce0:	f7ff ff8e 	bl	8001c00 <NVIC_EncodePriority>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cea:	4611      	mov	r1, r2
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7ff ff5d 	bl	8001bac <__NVIC_SetPriority>
}
 8001cf2:	bf00      	nop
 8001cf4:	3718      	adds	r7, #24
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	b082      	sub	sp, #8
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	4603      	mov	r3, r0
 8001d02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff ff31 	bl	8001b70 <__NVIC_EnableIRQ>
}
 8001d0e:	bf00      	nop
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b082      	sub	sp, #8
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f7ff ffa2 	bl	8001c68 <SysTick_Config>
 8001d24:	4603      	mov	r3, r0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3708      	adds	r7, #8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
	...

08001d30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b089      	sub	sp, #36	@ 0x24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001d42:	2300      	movs	r3, #0
 8001d44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001d46:	2300      	movs	r3, #0
 8001d48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	61fb      	str	r3, [r7, #28]
 8001d4e:	e169      	b.n	8002024 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001d50:	2201      	movs	r2, #1
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	697a      	ldr	r2, [r7, #20]
 8001d60:	4013      	ands	r3, r2
 8001d62:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001d64:	693a      	ldr	r2, [r7, #16]
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	f040 8158 	bne.w	800201e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f003 0303 	and.w	r3, r3, #3
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d005      	beq.n	8001d86 <HAL_GPIO_Init+0x56>
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	f003 0303 	and.w	r3, r3, #3
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d130      	bne.n	8001de8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	2203      	movs	r2, #3
 8001d92:	fa02 f303 	lsl.w	r3, r2, r3
 8001d96:	43db      	mvns	r3, r3
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	68da      	ldr	r2, [r3, #12]
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	fa02 f303 	lsl.w	r3, r2, r3
 8001daa:	69ba      	ldr	r2, [r7, #24]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	69ba      	ldr	r2, [r7, #24]
 8001dc8:	4013      	ands	r3, r2
 8001dca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	091b      	lsrs	r3, r3, #4
 8001dd2:	f003 0201 	and.w	r2, r3, #1
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	69ba      	ldr	r2, [r7, #24]
 8001de6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f003 0303 	and.w	r3, r3, #3
 8001df0:	2b03      	cmp	r3, #3
 8001df2:	d017      	beq.n	8001e24 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	2203      	movs	r2, #3
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	43db      	mvns	r3, r3
 8001e06:	69ba      	ldr	r2, [r7, #24]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	689a      	ldr	r2, [r3, #8]
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	fa02 f303 	lsl.w	r3, r2, r3
 8001e18:	69ba      	ldr	r2, [r7, #24]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	69ba      	ldr	r2, [r7, #24]
 8001e22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f003 0303 	and.w	r3, r3, #3
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d123      	bne.n	8001e78 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	08da      	lsrs	r2, r3, #3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3208      	adds	r2, #8
 8001e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	f003 0307 	and.w	r3, r3, #7
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	220f      	movs	r2, #15
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	4013      	ands	r3, r2
 8001e52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	691a      	ldr	r2, [r3, #16]
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	f003 0307 	and.w	r3, r3, #7
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	08da      	lsrs	r2, r3, #3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	3208      	adds	r2, #8
 8001e72:	69b9      	ldr	r1, [r7, #24]
 8001e74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	2203      	movs	r2, #3
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	69ba      	ldr	r2, [r7, #24]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f003 0203 	and.w	r2, r3, #3
 8001e98:	69fb      	ldr	r3, [r7, #28]
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	f000 80b2 	beq.w	800201e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eba:	4b60      	ldr	r3, [pc, #384]	@ (800203c <HAL_GPIO_Init+0x30c>)
 8001ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ebe:	4a5f      	ldr	r2, [pc, #380]	@ (800203c <HAL_GPIO_Init+0x30c>)
 8001ec0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ec4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ec6:	4b5d      	ldr	r3, [pc, #372]	@ (800203c <HAL_GPIO_Init+0x30c>)
 8001ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ece:	60fb      	str	r3, [r7, #12]
 8001ed0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001ed2:	4a5b      	ldr	r2, [pc, #364]	@ (8002040 <HAL_GPIO_Init+0x310>)
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	089b      	lsrs	r3, r3, #2
 8001ed8:	3302      	adds	r3, #2
 8001eda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ede:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	f003 0303 	and.w	r3, r3, #3
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	220f      	movs	r2, #15
 8001eea:	fa02 f303 	lsl.w	r3, r2, r3
 8001eee:	43db      	mvns	r3, r3
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a52      	ldr	r2, [pc, #328]	@ (8002044 <HAL_GPIO_Init+0x314>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d02b      	beq.n	8001f56 <HAL_GPIO_Init+0x226>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a51      	ldr	r2, [pc, #324]	@ (8002048 <HAL_GPIO_Init+0x318>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d025      	beq.n	8001f52 <HAL_GPIO_Init+0x222>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a50      	ldr	r2, [pc, #320]	@ (800204c <HAL_GPIO_Init+0x31c>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d01f      	beq.n	8001f4e <HAL_GPIO_Init+0x21e>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4a4f      	ldr	r2, [pc, #316]	@ (8002050 <HAL_GPIO_Init+0x320>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d019      	beq.n	8001f4a <HAL_GPIO_Init+0x21a>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a4e      	ldr	r2, [pc, #312]	@ (8002054 <HAL_GPIO_Init+0x324>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d013      	beq.n	8001f46 <HAL_GPIO_Init+0x216>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a4d      	ldr	r2, [pc, #308]	@ (8002058 <HAL_GPIO_Init+0x328>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d00d      	beq.n	8001f42 <HAL_GPIO_Init+0x212>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a4c      	ldr	r2, [pc, #304]	@ (800205c <HAL_GPIO_Init+0x32c>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d007      	beq.n	8001f3e <HAL_GPIO_Init+0x20e>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a4b      	ldr	r2, [pc, #300]	@ (8002060 <HAL_GPIO_Init+0x330>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d101      	bne.n	8001f3a <HAL_GPIO_Init+0x20a>
 8001f36:	2307      	movs	r3, #7
 8001f38:	e00e      	b.n	8001f58 <HAL_GPIO_Init+0x228>
 8001f3a:	2308      	movs	r3, #8
 8001f3c:	e00c      	b.n	8001f58 <HAL_GPIO_Init+0x228>
 8001f3e:	2306      	movs	r3, #6
 8001f40:	e00a      	b.n	8001f58 <HAL_GPIO_Init+0x228>
 8001f42:	2305      	movs	r3, #5
 8001f44:	e008      	b.n	8001f58 <HAL_GPIO_Init+0x228>
 8001f46:	2304      	movs	r3, #4
 8001f48:	e006      	b.n	8001f58 <HAL_GPIO_Init+0x228>
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e004      	b.n	8001f58 <HAL_GPIO_Init+0x228>
 8001f4e:	2302      	movs	r3, #2
 8001f50:	e002      	b.n	8001f58 <HAL_GPIO_Init+0x228>
 8001f52:	2301      	movs	r3, #1
 8001f54:	e000      	b.n	8001f58 <HAL_GPIO_Init+0x228>
 8001f56:	2300      	movs	r3, #0
 8001f58:	69fa      	ldr	r2, [r7, #28]
 8001f5a:	f002 0203 	and.w	r2, r2, #3
 8001f5e:	0092      	lsls	r2, r2, #2
 8001f60:	4093      	lsls	r3, r2
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	4313      	orrs	r3, r2
 8001f66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001f68:	4935      	ldr	r1, [pc, #212]	@ (8002040 <HAL_GPIO_Init+0x310>)
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	089b      	lsrs	r3, r3, #2
 8001f6e:	3302      	adds	r3, #2
 8001f70:	69ba      	ldr	r2, [r7, #24]
 8001f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f76:	4b3b      	ldr	r3, [pc, #236]	@ (8002064 <HAL_GPIO_Init+0x334>)
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	43db      	mvns	r3, r3
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	4013      	ands	r3, r2
 8001f84:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d003      	beq.n	8001f9a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001f92:	69ba      	ldr	r2, [r7, #24]
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f9a:	4a32      	ldr	r2, [pc, #200]	@ (8002064 <HAL_GPIO_Init+0x334>)
 8001f9c:	69bb      	ldr	r3, [r7, #24]
 8001f9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fa0:	4b30      	ldr	r3, [pc, #192]	@ (8002064 <HAL_GPIO_Init+0x334>)
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	43db      	mvns	r3, r3
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	4013      	ands	r3, r2
 8001fae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d003      	beq.n	8001fc4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001fbc:	69ba      	ldr	r2, [r7, #24]
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fc4:	4a27      	ldr	r2, [pc, #156]	@ (8002064 <HAL_GPIO_Init+0x334>)
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fca:	4b26      	ldr	r3, [pc, #152]	@ (8002064 <HAL_GPIO_Init+0x334>)
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	43db      	mvns	r3, r3
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d003      	beq.n	8001fee <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001fe6:	69ba      	ldr	r2, [r7, #24]
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fee:	4a1d      	ldr	r2, [pc, #116]	@ (8002064 <HAL_GPIO_Init+0x334>)
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ff4:	4b1b      	ldr	r3, [pc, #108]	@ (8002064 <HAL_GPIO_Init+0x334>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	43db      	mvns	r3, r3
 8001ffe:	69ba      	ldr	r2, [r7, #24]
 8002000:	4013      	ands	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800200c:	2b00      	cmp	r3, #0
 800200e:	d003      	beq.n	8002018 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	4313      	orrs	r3, r2
 8002016:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002018:	4a12      	ldr	r2, [pc, #72]	@ (8002064 <HAL_GPIO_Init+0x334>)
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	3301      	adds	r3, #1
 8002022:	61fb      	str	r3, [r7, #28]
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	2b0f      	cmp	r3, #15
 8002028:	f67f ae92 	bls.w	8001d50 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800202c:	bf00      	nop
 800202e:	bf00      	nop
 8002030:	3724      	adds	r7, #36	@ 0x24
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	40023800 	.word	0x40023800
 8002040:	40013800 	.word	0x40013800
 8002044:	40020000 	.word	0x40020000
 8002048:	40020400 	.word	0x40020400
 800204c:	40020800 	.word	0x40020800
 8002050:	40020c00 	.word	0x40020c00
 8002054:	40021000 	.word	0x40021000
 8002058:	40021400 	.word	0x40021400
 800205c:	40021800 	.word	0x40021800
 8002060:	40021c00 	.word	0x40021c00
 8002064:	40013c00 	.word	0x40013c00

08002068 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	460b      	mov	r3, r1
 8002072:	807b      	strh	r3, [r7, #2]
 8002074:	4613      	mov	r3, r2
 8002076:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002078:	787b      	ldrb	r3, [r7, #1]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800207e:	887a      	ldrh	r2, [r7, #2]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002084:	e003      	b.n	800208e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002086:	887b      	ldrh	r3, [r7, #2]
 8002088:	041a      	lsls	r2, r3, #16
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	619a      	str	r2, [r3, #24]
}
 800208e:	bf00      	nop
 8002090:	370c      	adds	r7, #12
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
	...

0800209c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	4603      	mov	r3, r0
 80020a4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80020a6:	4b08      	ldr	r3, [pc, #32]	@ (80020c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020a8:	695a      	ldr	r2, [r3, #20]
 80020aa:	88fb      	ldrh	r3, [r7, #6]
 80020ac:	4013      	ands	r3, r2
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d006      	beq.n	80020c0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80020b2:	4a05      	ldr	r2, [pc, #20]	@ (80020c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020b4:	88fb      	ldrh	r3, [r7, #6]
 80020b6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80020b8:	88fb      	ldrh	r3, [r7, #6]
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7fe ff3e 	bl	8000f3c <HAL_GPIO_EXTI_Callback>
  }
}
 80020c0:	bf00      	nop
 80020c2:	3708      	adds	r7, #8
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40013c00 	.word	0x40013c00

080020cc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b086      	sub	sp, #24
 80020d0:	af02      	add	r7, sp, #8
 80020d2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d101      	bne.n	80020de <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e108      	b.n	80022f0 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d106      	bne.n	80020fe <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2200      	movs	r2, #0
 80020f4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f007 f8d3 	bl	80092a4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2203      	movs	r2, #3
 8002102:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800210c:	d102      	bne.n	8002114 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2200      	movs	r2, #0
 8002112:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4618      	mov	r0, r3
 800211a:	f003 fb68 	bl	80057ee <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6818      	ldr	r0, [r3, #0]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	7c1a      	ldrb	r2, [r3, #16]
 8002126:	f88d 2000 	strb.w	r2, [sp]
 800212a:	3304      	adds	r3, #4
 800212c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800212e:	f003 fa1f 	bl	8005570 <USB_CoreInit>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d005      	beq.n	8002144 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2202      	movs	r2, #2
 800213c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e0d5      	b.n	80022f0 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2100      	movs	r1, #0
 800214a:	4618      	mov	r0, r3
 800214c:	f003 fb60 	bl	8005810 <USB_SetCurrentMode>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d005      	beq.n	8002162 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2202      	movs	r2, #2
 800215a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e0c6      	b.n	80022f0 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002162:	2300      	movs	r3, #0
 8002164:	73fb      	strb	r3, [r7, #15]
 8002166:	e04a      	b.n	80021fe <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002168:	7bfa      	ldrb	r2, [r7, #15]
 800216a:	6879      	ldr	r1, [r7, #4]
 800216c:	4613      	mov	r3, r2
 800216e:	00db      	lsls	r3, r3, #3
 8002170:	4413      	add	r3, r2
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	440b      	add	r3, r1
 8002176:	3315      	adds	r3, #21
 8002178:	2201      	movs	r2, #1
 800217a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800217c:	7bfa      	ldrb	r2, [r7, #15]
 800217e:	6879      	ldr	r1, [r7, #4]
 8002180:	4613      	mov	r3, r2
 8002182:	00db      	lsls	r3, r3, #3
 8002184:	4413      	add	r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	440b      	add	r3, r1
 800218a:	3314      	adds	r3, #20
 800218c:	7bfa      	ldrb	r2, [r7, #15]
 800218e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002190:	7bfa      	ldrb	r2, [r7, #15]
 8002192:	7bfb      	ldrb	r3, [r7, #15]
 8002194:	b298      	uxth	r0, r3
 8002196:	6879      	ldr	r1, [r7, #4]
 8002198:	4613      	mov	r3, r2
 800219a:	00db      	lsls	r3, r3, #3
 800219c:	4413      	add	r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	440b      	add	r3, r1
 80021a2:	332e      	adds	r3, #46	@ 0x2e
 80021a4:	4602      	mov	r2, r0
 80021a6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80021a8:	7bfa      	ldrb	r2, [r7, #15]
 80021aa:	6879      	ldr	r1, [r7, #4]
 80021ac:	4613      	mov	r3, r2
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	4413      	add	r3, r2
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	440b      	add	r3, r1
 80021b6:	3318      	adds	r3, #24
 80021b8:	2200      	movs	r2, #0
 80021ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80021bc:	7bfa      	ldrb	r2, [r7, #15]
 80021be:	6879      	ldr	r1, [r7, #4]
 80021c0:	4613      	mov	r3, r2
 80021c2:	00db      	lsls	r3, r3, #3
 80021c4:	4413      	add	r3, r2
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	440b      	add	r3, r1
 80021ca:	331c      	adds	r3, #28
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80021d0:	7bfa      	ldrb	r2, [r7, #15]
 80021d2:	6879      	ldr	r1, [r7, #4]
 80021d4:	4613      	mov	r3, r2
 80021d6:	00db      	lsls	r3, r3, #3
 80021d8:	4413      	add	r3, r2
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	440b      	add	r3, r1
 80021de:	3320      	adds	r3, #32
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80021e4:	7bfa      	ldrb	r2, [r7, #15]
 80021e6:	6879      	ldr	r1, [r7, #4]
 80021e8:	4613      	mov	r3, r2
 80021ea:	00db      	lsls	r3, r3, #3
 80021ec:	4413      	add	r3, r2
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	440b      	add	r3, r1
 80021f2:	3324      	adds	r3, #36	@ 0x24
 80021f4:	2200      	movs	r2, #0
 80021f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021f8:	7bfb      	ldrb	r3, [r7, #15]
 80021fa:	3301      	adds	r3, #1
 80021fc:	73fb      	strb	r3, [r7, #15]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	791b      	ldrb	r3, [r3, #4]
 8002202:	7bfa      	ldrb	r2, [r7, #15]
 8002204:	429a      	cmp	r2, r3
 8002206:	d3af      	bcc.n	8002168 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002208:	2300      	movs	r3, #0
 800220a:	73fb      	strb	r3, [r7, #15]
 800220c:	e044      	b.n	8002298 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800220e:	7bfa      	ldrb	r2, [r7, #15]
 8002210:	6879      	ldr	r1, [r7, #4]
 8002212:	4613      	mov	r3, r2
 8002214:	00db      	lsls	r3, r3, #3
 8002216:	4413      	add	r3, r2
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	440b      	add	r3, r1
 800221c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002220:	2200      	movs	r2, #0
 8002222:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002224:	7bfa      	ldrb	r2, [r7, #15]
 8002226:	6879      	ldr	r1, [r7, #4]
 8002228:	4613      	mov	r3, r2
 800222a:	00db      	lsls	r3, r3, #3
 800222c:	4413      	add	r3, r2
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	440b      	add	r3, r1
 8002232:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002236:	7bfa      	ldrb	r2, [r7, #15]
 8002238:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800223a:	7bfa      	ldrb	r2, [r7, #15]
 800223c:	6879      	ldr	r1, [r7, #4]
 800223e:	4613      	mov	r3, r2
 8002240:	00db      	lsls	r3, r3, #3
 8002242:	4413      	add	r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	440b      	add	r3, r1
 8002248:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800224c:	2200      	movs	r2, #0
 800224e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002250:	7bfa      	ldrb	r2, [r7, #15]
 8002252:	6879      	ldr	r1, [r7, #4]
 8002254:	4613      	mov	r3, r2
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	4413      	add	r3, r2
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	440b      	add	r3, r1
 800225e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002262:	2200      	movs	r2, #0
 8002264:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002266:	7bfa      	ldrb	r2, [r7, #15]
 8002268:	6879      	ldr	r1, [r7, #4]
 800226a:	4613      	mov	r3, r2
 800226c:	00db      	lsls	r3, r3, #3
 800226e:	4413      	add	r3, r2
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	440b      	add	r3, r1
 8002274:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800227c:	7bfa      	ldrb	r2, [r7, #15]
 800227e:	6879      	ldr	r1, [r7, #4]
 8002280:	4613      	mov	r3, r2
 8002282:	00db      	lsls	r3, r3, #3
 8002284:	4413      	add	r3, r2
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	440b      	add	r3, r1
 800228a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800228e:	2200      	movs	r2, #0
 8002290:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	3301      	adds	r3, #1
 8002296:	73fb      	strb	r3, [r7, #15]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	791b      	ldrb	r3, [r3, #4]
 800229c:	7bfa      	ldrb	r2, [r7, #15]
 800229e:	429a      	cmp	r2, r3
 80022a0:	d3b5      	bcc.n	800220e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6818      	ldr	r0, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	7c1a      	ldrb	r2, [r3, #16]
 80022aa:	f88d 2000 	strb.w	r2, [sp]
 80022ae:	3304      	adds	r3, #4
 80022b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022b2:	f003 faf9 	bl	80058a8 <USB_DevInit>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d005      	beq.n	80022c8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2202      	movs	r2, #2
 80022c0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e013      	b.n	80022f0 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2201      	movs	r2, #1
 80022d2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	7b1b      	ldrb	r3, [r3, #12]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d102      	bne.n	80022e4 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f001 f95c 	bl	800359c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4618      	mov	r0, r3
 80022ea:	f004 fb4e 	bl	800698a <USB_DevDisconnect>

  return HAL_OK;
 80022ee:	2300      	movs	r3, #0
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3710      	adds	r7, #16
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002306:	2b01      	cmp	r3, #1
 8002308:	d101      	bne.n	800230e <HAL_PCD_Start+0x16>
 800230a:	2302      	movs	r3, #2
 800230c:	e012      	b.n	8002334 <HAL_PCD_Start+0x3c>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2201      	movs	r2, #1
 8002312:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4618      	mov	r0, r3
 800231c:	f003 fa56 	bl	80057cc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4618      	mov	r0, r3
 8002326:	f004 fb0f 	bl	8006948 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002332:	2300      	movs	r3, #0
}
 8002334:	4618      	mov	r0, r3
 8002336:	3708      	adds	r7, #8
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800233c:	b590      	push	{r4, r7, lr}
 800233e:	b08d      	sub	sp, #52	@ 0x34
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800234a:	6a3b      	ldr	r3, [r7, #32]
 800234c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4618      	mov	r0, r3
 8002354:	f004 fbcd 	bl	8006af2 <USB_GetMode>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	f040 84b9 	bne.w	8002cd2 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4618      	mov	r0, r3
 8002366:	f004 fb31 	bl	80069cc <USB_ReadInterrupts>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	f000 84af 	beq.w	8002cd0 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	0a1b      	lsrs	r3, r3, #8
 800237c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4618      	mov	r0, r3
 800238c:	f004 fb1e 	bl	80069cc <USB_ReadInterrupts>
 8002390:	4603      	mov	r3, r0
 8002392:	f003 0302 	and.w	r3, r3, #2
 8002396:	2b02      	cmp	r3, #2
 8002398:	d107      	bne.n	80023aa <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	695a      	ldr	r2, [r3, #20]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f002 0202 	and.w	r2, r2, #2
 80023a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f004 fb0c 	bl	80069cc <USB_ReadInterrupts>
 80023b4:	4603      	mov	r3, r0
 80023b6:	f003 0310 	and.w	r3, r3, #16
 80023ba:	2b10      	cmp	r3, #16
 80023bc:	d161      	bne.n	8002482 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	699a      	ldr	r2, [r3, #24]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f022 0210 	bic.w	r2, r2, #16
 80023cc:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80023ce:	6a3b      	ldr	r3, [r7, #32]
 80023d0:	6a1b      	ldr	r3, [r3, #32]
 80023d2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80023d4:	69bb      	ldr	r3, [r7, #24]
 80023d6:	f003 020f 	and.w	r2, r3, #15
 80023da:	4613      	mov	r3, r2
 80023dc:	00db      	lsls	r3, r3, #3
 80023de:	4413      	add	r3, r2
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	4413      	add	r3, r2
 80023ea:	3304      	adds	r3, #4
 80023ec:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80023f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80023f8:	d124      	bne.n	8002444 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80023fa:	69ba      	ldr	r2, [r7, #24]
 80023fc:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002400:	4013      	ands	r3, r2
 8002402:	2b00      	cmp	r3, #0
 8002404:	d035      	beq.n	8002472 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800240a:	69bb      	ldr	r3, [r7, #24]
 800240c:	091b      	lsrs	r3, r3, #4
 800240e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002410:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002414:	b29b      	uxth	r3, r3
 8002416:	461a      	mov	r2, r3
 8002418:	6a38      	ldr	r0, [r7, #32]
 800241a:	f004 f943 	bl	80066a4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	68da      	ldr	r2, [r3, #12]
 8002422:	69bb      	ldr	r3, [r7, #24]
 8002424:	091b      	lsrs	r3, r3, #4
 8002426:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800242a:	441a      	add	r2, r3
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	695a      	ldr	r2, [r3, #20]
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	091b      	lsrs	r3, r3, #4
 8002438:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800243c:	441a      	add	r2, r3
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	615a      	str	r2, [r3, #20]
 8002442:	e016      	b.n	8002472 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800244a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800244e:	d110      	bne.n	8002472 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002456:	2208      	movs	r2, #8
 8002458:	4619      	mov	r1, r3
 800245a:	6a38      	ldr	r0, [r7, #32]
 800245c:	f004 f922 	bl	80066a4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	695a      	ldr	r2, [r3, #20]
 8002464:	69bb      	ldr	r3, [r7, #24]
 8002466:	091b      	lsrs	r3, r3, #4
 8002468:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800246c:	441a      	add	r2, r3
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	699a      	ldr	r2, [r3, #24]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f042 0210 	orr.w	r2, r2, #16
 8002480:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4618      	mov	r0, r3
 8002488:	f004 faa0 	bl	80069cc <USB_ReadInterrupts>
 800248c:	4603      	mov	r3, r0
 800248e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002492:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002496:	f040 80a7 	bne.w	80025e8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800249a:	2300      	movs	r3, #0
 800249c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f004 faa5 	bl	80069f2 <USB_ReadDevAllOutEpInterrupt>
 80024a8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80024aa:	e099      	b.n	80025e0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80024ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	f000 808e 	beq.w	80025d4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024be:	b2d2      	uxtb	r2, r2
 80024c0:	4611      	mov	r1, r2
 80024c2:	4618      	mov	r0, r3
 80024c4:	f004 fac9 	bl	8006a5a <USB_ReadDevOutEPInterrupt>
 80024c8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	f003 0301 	and.w	r3, r3, #1
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d00c      	beq.n	80024ee <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80024d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d6:	015a      	lsls	r2, r3, #5
 80024d8:	69fb      	ldr	r3, [r7, #28]
 80024da:	4413      	add	r3, r2
 80024dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024e0:	461a      	mov	r2, r3
 80024e2:	2301      	movs	r3, #1
 80024e4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80024e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f000 fed1 	bl	8003290 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	f003 0308 	and.w	r3, r3, #8
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d00c      	beq.n	8002512 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80024f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fa:	015a      	lsls	r2, r3, #5
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	4413      	add	r3, r2
 8002500:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002504:	461a      	mov	r2, r3
 8002506:	2308      	movs	r3, #8
 8002508:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800250a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f000 ffa7 	bl	8003460 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	f003 0310 	and.w	r3, r3, #16
 8002518:	2b00      	cmp	r3, #0
 800251a:	d008      	beq.n	800252e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800251c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251e:	015a      	lsls	r2, r3, #5
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	4413      	add	r3, r2
 8002524:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002528:	461a      	mov	r2, r3
 800252a:	2310      	movs	r3, #16
 800252c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	f003 0302 	and.w	r3, r3, #2
 8002534:	2b00      	cmp	r3, #0
 8002536:	d030      	beq.n	800259a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002538:	6a3b      	ldr	r3, [r7, #32]
 800253a:	695b      	ldr	r3, [r3, #20]
 800253c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002540:	2b80      	cmp	r3, #128	@ 0x80
 8002542:	d109      	bne.n	8002558 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	69fa      	ldr	r2, [r7, #28]
 800254e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002552:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002556:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002558:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800255a:	4613      	mov	r3, r2
 800255c:	00db      	lsls	r3, r3, #3
 800255e:	4413      	add	r3, r2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	4413      	add	r3, r2
 800256a:	3304      	adds	r3, #4
 800256c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	78db      	ldrb	r3, [r3, #3]
 8002572:	2b01      	cmp	r3, #1
 8002574:	d108      	bne.n	8002588 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	2200      	movs	r2, #0
 800257a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800257c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800257e:	b2db      	uxtb	r3, r3
 8002580:	4619      	mov	r1, r3
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f006 ffb2 	bl	80094ec <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800258a:	015a      	lsls	r2, r3, #5
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	4413      	add	r3, r2
 8002590:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002594:	461a      	mov	r2, r3
 8002596:	2302      	movs	r3, #2
 8002598:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	f003 0320 	and.w	r3, r3, #32
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d008      	beq.n	80025b6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80025a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a6:	015a      	lsls	r2, r3, #5
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	4413      	add	r3, r2
 80025ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025b0:	461a      	mov	r2, r3
 80025b2:	2320      	movs	r3, #32
 80025b4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d009      	beq.n	80025d4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80025c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c2:	015a      	lsls	r2, r3, #5
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	4413      	add	r3, r2
 80025c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025cc:	461a      	mov	r2, r3
 80025ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025d2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80025d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d6:	3301      	adds	r3, #1
 80025d8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80025da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025dc:	085b      	lsrs	r3, r3, #1
 80025de:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80025e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	f47f af62 	bne.w	80024ac <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4618      	mov	r0, r3
 80025ee:	f004 f9ed 	bl	80069cc <USB_ReadInterrupts>
 80025f2:	4603      	mov	r3, r0
 80025f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025f8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80025fc:	f040 80db 	bne.w	80027b6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4618      	mov	r0, r3
 8002606:	f004 fa0e 	bl	8006a26 <USB_ReadDevAllInEpInterrupt>
 800260a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800260c:	2300      	movs	r3, #0
 800260e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002610:	e0cd      	b.n	80027ae <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002614:	f003 0301 	and.w	r3, r3, #1
 8002618:	2b00      	cmp	r3, #0
 800261a:	f000 80c2 	beq.w	80027a2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002624:	b2d2      	uxtb	r2, r2
 8002626:	4611      	mov	r1, r2
 8002628:	4618      	mov	r0, r3
 800262a:	f004 fa34 	bl	8006a96 <USB_ReadDevInEPInterrupt>
 800262e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	f003 0301 	and.w	r3, r3, #1
 8002636:	2b00      	cmp	r3, #0
 8002638:	d057      	beq.n	80026ea <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800263a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263c:	f003 030f 	and.w	r3, r3, #15
 8002640:	2201      	movs	r2, #1
 8002642:	fa02 f303 	lsl.w	r3, r2, r3
 8002646:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800264e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	43db      	mvns	r3, r3
 8002654:	69f9      	ldr	r1, [r7, #28]
 8002656:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800265a:	4013      	ands	r3, r2
 800265c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800265e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002660:	015a      	lsls	r2, r3, #5
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	4413      	add	r3, r2
 8002666:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800266a:	461a      	mov	r2, r3
 800266c:	2301      	movs	r3, #1
 800266e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	799b      	ldrb	r3, [r3, #6]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d132      	bne.n	80026de <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002678:	6879      	ldr	r1, [r7, #4]
 800267a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800267c:	4613      	mov	r3, r2
 800267e:	00db      	lsls	r3, r3, #3
 8002680:	4413      	add	r3, r2
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	440b      	add	r3, r1
 8002686:	3320      	adds	r3, #32
 8002688:	6819      	ldr	r1, [r3, #0]
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800268e:	4613      	mov	r3, r2
 8002690:	00db      	lsls	r3, r3, #3
 8002692:	4413      	add	r3, r2
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	4403      	add	r3, r0
 8002698:	331c      	adds	r3, #28
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4419      	add	r1, r3
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026a2:	4613      	mov	r3, r2
 80026a4:	00db      	lsls	r3, r3, #3
 80026a6:	4413      	add	r3, r2
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	4403      	add	r3, r0
 80026ac:	3320      	adds	r3, #32
 80026ae:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80026b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d113      	bne.n	80026de <HAL_PCD_IRQHandler+0x3a2>
 80026b6:	6879      	ldr	r1, [r7, #4]
 80026b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026ba:	4613      	mov	r3, r2
 80026bc:	00db      	lsls	r3, r3, #3
 80026be:	4413      	add	r3, r2
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	440b      	add	r3, r1
 80026c4:	3324      	adds	r3, #36	@ 0x24
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d108      	bne.n	80026de <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6818      	ldr	r0, [r3, #0]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80026d6:	461a      	mov	r2, r3
 80026d8:	2101      	movs	r1, #1
 80026da:	f004 fa3d 	bl	8006b58 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80026de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	4619      	mov	r1, r3
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f006 fe7c 	bl	80093e2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	f003 0308 	and.w	r3, r3, #8
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d008      	beq.n	8002706 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80026f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f6:	015a      	lsls	r2, r3, #5
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	4413      	add	r3, r2
 80026fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002700:	461a      	mov	r2, r3
 8002702:	2308      	movs	r3, #8
 8002704:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	f003 0310 	and.w	r3, r3, #16
 800270c:	2b00      	cmp	r3, #0
 800270e:	d008      	beq.n	8002722 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002712:	015a      	lsls	r2, r3, #5
 8002714:	69fb      	ldr	r3, [r7, #28]
 8002716:	4413      	add	r3, r2
 8002718:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800271c:	461a      	mov	r2, r3
 800271e:	2310      	movs	r3, #16
 8002720:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002728:	2b00      	cmp	r3, #0
 800272a:	d008      	beq.n	800273e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800272c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800272e:	015a      	lsls	r2, r3, #5
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	4413      	add	r3, r2
 8002734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002738:	461a      	mov	r2, r3
 800273a:	2340      	movs	r3, #64	@ 0x40
 800273c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	f003 0302 	and.w	r3, r3, #2
 8002744:	2b00      	cmp	r3, #0
 8002746:	d023      	beq.n	8002790 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002748:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800274a:	6a38      	ldr	r0, [r7, #32]
 800274c:	f003 fa1c 	bl	8005b88 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002750:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002752:	4613      	mov	r3, r2
 8002754:	00db      	lsls	r3, r3, #3
 8002756:	4413      	add	r3, r2
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	3310      	adds	r3, #16
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	4413      	add	r3, r2
 8002760:	3304      	adds	r3, #4
 8002762:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	78db      	ldrb	r3, [r3, #3]
 8002768:	2b01      	cmp	r3, #1
 800276a:	d108      	bne.n	800277e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	2200      	movs	r2, #0
 8002770:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002774:	b2db      	uxtb	r3, r3
 8002776:	4619      	mov	r1, r3
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f006 fec9 	bl	8009510 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800277e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002780:	015a      	lsls	r2, r3, #5
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	4413      	add	r3, r2
 8002786:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800278a:	461a      	mov	r2, r3
 800278c:	2302      	movs	r3, #2
 800278e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002796:	2b00      	cmp	r3, #0
 8002798:	d003      	beq.n	80027a2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800279a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f000 fcea 	bl	8003176 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80027a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a4:	3301      	adds	r3, #1
 80027a6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80027a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027aa:	085b      	lsrs	r3, r3, #1
 80027ac:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80027ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f47f af2e 	bne.w	8002612 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f004 f906 	bl	80069cc <USB_ReadInterrupts>
 80027c0:	4603      	mov	r3, r0
 80027c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80027c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80027ca:	d122      	bne.n	8002812 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	69fa      	ldr	r2, [r7, #28]
 80027d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80027da:	f023 0301 	bic.w	r3, r3, #1
 80027de:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d108      	bne.n	80027fc <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80027f2:	2100      	movs	r1, #0
 80027f4:	6878      	ldr	r0, [r7, #4]
 80027f6:	f007 f847 	bl	8009888 <HAL_PCDEx_LPM_Callback>
 80027fa:	e002      	b.n	8002802 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f006 fe67 	bl	80094d0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	695a      	ldr	r2, [r3, #20]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002810:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4618      	mov	r0, r3
 8002818:	f004 f8d8 	bl	80069cc <USB_ReadInterrupts>
 800281c:	4603      	mov	r3, r0
 800281e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002822:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002826:	d112      	bne.n	800284e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f003 0301 	and.w	r3, r3, #1
 8002834:	2b01      	cmp	r3, #1
 8002836:	d102      	bne.n	800283e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f006 fe23 	bl	8009484 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	695a      	ldr	r2, [r3, #20]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800284c:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4618      	mov	r0, r3
 8002854:	f004 f8ba 	bl	80069cc <USB_ReadInterrupts>
 8002858:	4603      	mov	r3, r0
 800285a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800285e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002862:	d121      	bne.n	80028a8 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	695a      	ldr	r2, [r3, #20]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8002872:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800287a:	2b00      	cmp	r3, #0
 800287c:	d111      	bne.n	80028a2 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2201      	movs	r2, #1
 8002882:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800288c:	089b      	lsrs	r3, r3, #2
 800288e:	f003 020f 	and.w	r2, r3, #15
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002898:	2101      	movs	r1, #1
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f006 fff4 	bl	8009888 <HAL_PCDEx_LPM_Callback>
 80028a0:	e002      	b.n	80028a8 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f006 fdee 	bl	8009484 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4618      	mov	r0, r3
 80028ae:	f004 f88d 	bl	80069cc <USB_ReadInterrupts>
 80028b2:	4603      	mov	r3, r0
 80028b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028bc:	f040 80b7 	bne.w	8002a2e <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	69fa      	ldr	r2, [r7, #28]
 80028ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80028ce:	f023 0301 	bic.w	r3, r3, #1
 80028d2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2110      	movs	r1, #16
 80028da:	4618      	mov	r0, r3
 80028dc:	f003 f954 	bl	8005b88 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028e0:	2300      	movs	r3, #0
 80028e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028e4:	e046      	b.n	8002974 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80028e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028e8:	015a      	lsls	r2, r3, #5
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	4413      	add	r3, r2
 80028ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028f2:	461a      	mov	r2, r3
 80028f4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80028f8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80028fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028fc:	015a      	lsls	r2, r3, #5
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	4413      	add	r3, r2
 8002902:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800290a:	0151      	lsls	r1, r2, #5
 800290c:	69fa      	ldr	r2, [r7, #28]
 800290e:	440a      	add	r2, r1
 8002910:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002914:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002918:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800291a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800291c:	015a      	lsls	r2, r3, #5
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	4413      	add	r3, r2
 8002922:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002926:	461a      	mov	r2, r3
 8002928:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800292c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800292e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002930:	015a      	lsls	r2, r3, #5
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	4413      	add	r3, r2
 8002936:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800293e:	0151      	lsls	r1, r2, #5
 8002940:	69fa      	ldr	r2, [r7, #28]
 8002942:	440a      	add	r2, r1
 8002944:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002948:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800294c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800294e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002950:	015a      	lsls	r2, r3, #5
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	4413      	add	r3, r2
 8002956:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800295e:	0151      	lsls	r1, r2, #5
 8002960:	69fa      	ldr	r2, [r7, #28]
 8002962:	440a      	add	r2, r1
 8002964:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002968:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800296c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800296e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002970:	3301      	adds	r3, #1
 8002972:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	791b      	ldrb	r3, [r3, #4]
 8002978:	461a      	mov	r2, r3
 800297a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800297c:	4293      	cmp	r3, r2
 800297e:	d3b2      	bcc.n	80028e6 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002986:	69db      	ldr	r3, [r3, #28]
 8002988:	69fa      	ldr	r2, [r7, #28]
 800298a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800298e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002992:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	7bdb      	ldrb	r3, [r3, #15]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d016      	beq.n	80029ca <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029a6:	69fa      	ldr	r2, [r7, #28]
 80029a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029ac:	f043 030b 	orr.w	r3, r3, #11
 80029b0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029bc:	69fa      	ldr	r2, [r7, #28]
 80029be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029c2:	f043 030b 	orr.w	r3, r3, #11
 80029c6:	6453      	str	r3, [r2, #68]	@ 0x44
 80029c8:	e015      	b.n	80029f6 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029d0:	695a      	ldr	r2, [r3, #20]
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029d8:	4619      	mov	r1, r3
 80029da:	f242 032b 	movw	r3, #8235	@ 0x202b
 80029de:	4313      	orrs	r3, r2
 80029e0:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029e8:	691b      	ldr	r3, [r3, #16]
 80029ea:	69fa      	ldr	r2, [r7, #28]
 80029ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029f0:	f043 030b 	orr.w	r3, r3, #11
 80029f4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	69fa      	ldr	r2, [r7, #28]
 8002a00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a04:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002a08:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6818      	ldr	r0, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002a18:	461a      	mov	r2, r3
 8002a1a:	f004 f89d 	bl	8006b58 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	695a      	ldr	r2, [r3, #20]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002a2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4618      	mov	r0, r3
 8002a34:	f003 ffca 	bl	80069cc <USB_ReadInterrupts>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a42:	d123      	bne.n	8002a8c <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f004 f861 	bl	8006b10 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4618      	mov	r0, r3
 8002a54:	f003 f911 	bl	8005c7a <USB_GetDevSpeed>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681c      	ldr	r4, [r3, #0]
 8002a64:	f001 fab2 	bl	8003fcc <HAL_RCC_GetHCLKFreq>
 8002a68:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002a6e:	461a      	mov	r2, r3
 8002a70:	4620      	mov	r0, r4
 8002a72:	f002 fe09 	bl	8005688 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f006 fcdb 	bl	8009432 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	695a      	ldr	r2, [r3, #20]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002a8a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4618      	mov	r0, r3
 8002a92:	f003 ff9b 	bl	80069cc <USB_ReadInterrupts>
 8002a96:	4603      	mov	r3, r0
 8002a98:	f003 0308 	and.w	r3, r3, #8
 8002a9c:	2b08      	cmp	r3, #8
 8002a9e:	d10a      	bne.n	8002ab6 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f006 fcb8 	bl	8009416 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	695a      	ldr	r2, [r3, #20]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f002 0208 	and.w	r2, r2, #8
 8002ab4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f003 ff86 	bl	80069cc <USB_ReadInterrupts>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ac6:	2b80      	cmp	r3, #128	@ 0x80
 8002ac8:	d123      	bne.n	8002b12 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002aca:	6a3b      	ldr	r3, [r7, #32]
 8002acc:	699b      	ldr	r3, [r3, #24]
 8002ace:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002ad2:	6a3b      	ldr	r3, [r7, #32]
 8002ad4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ada:	e014      	b.n	8002b06 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002adc:	6879      	ldr	r1, [r7, #4]
 8002ade:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	00db      	lsls	r3, r3, #3
 8002ae4:	4413      	add	r3, r2
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	440b      	add	r3, r1
 8002aea:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d105      	bne.n	8002b00 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	4619      	mov	r1, r3
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f000 fb0a 	bl	8003114 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b02:	3301      	adds	r3, #1
 8002b04:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	791b      	ldrb	r3, [r3, #4]
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d3e4      	bcc.n	8002adc <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4618      	mov	r0, r3
 8002b18:	f003 ff58 	bl	80069cc <USB_ReadInterrupts>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b26:	d13c      	bne.n	8002ba2 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b28:	2301      	movs	r3, #1
 8002b2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b2c:	e02b      	b.n	8002b86 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b30:	015a      	lsls	r2, r3, #5
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	4413      	add	r3, r2
 8002b36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002b3e:	6879      	ldr	r1, [r7, #4]
 8002b40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b42:	4613      	mov	r3, r2
 8002b44:	00db      	lsls	r3, r3, #3
 8002b46:	4413      	add	r3, r2
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	440b      	add	r3, r1
 8002b4c:	3318      	adds	r3, #24
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d115      	bne.n	8002b80 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002b54:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	da12      	bge.n	8002b80 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002b5a:	6879      	ldr	r1, [r7, #4]
 8002b5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b5e:	4613      	mov	r3, r2
 8002b60:	00db      	lsls	r3, r3, #3
 8002b62:	4413      	add	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	440b      	add	r3, r1
 8002b68:	3317      	adds	r3, #23
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	4619      	mov	r1, r3
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f000 faca 	bl	8003114 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b82:	3301      	adds	r3, #1
 8002b84:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	791b      	ldrb	r3, [r3, #4]
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d3cd      	bcc.n	8002b2e <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	695a      	ldr	r2, [r3, #20]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002ba0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f003 ff10 	bl	80069cc <USB_ReadInterrupts>
 8002bac:	4603      	mov	r3, r0
 8002bae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bb2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002bb6:	d156      	bne.n	8002c66 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002bb8:	2301      	movs	r3, #1
 8002bba:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bbc:	e045      	b.n	8002c4a <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc0:	015a      	lsls	r2, r3, #5
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	4413      	add	r3, r2
 8002bc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002bce:	6879      	ldr	r1, [r7, #4]
 8002bd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bd2:	4613      	mov	r3, r2
 8002bd4:	00db      	lsls	r3, r3, #3
 8002bd6:	4413      	add	r3, r2
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	440b      	add	r3, r1
 8002bdc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d12e      	bne.n	8002c44 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002be6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	da2b      	bge.n	8002c44 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	0c1a      	lsrs	r2, r3, #16
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002bf6:	4053      	eors	r3, r2
 8002bf8:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d121      	bne.n	8002c44 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002c00:	6879      	ldr	r1, [r7, #4]
 8002c02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c04:	4613      	mov	r3, r2
 8002c06:	00db      	lsls	r3, r3, #3
 8002c08:	4413      	add	r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	440b      	add	r3, r1
 8002c0e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002c12:	2201      	movs	r2, #1
 8002c14:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002c16:	6a3b      	ldr	r3, [r7, #32]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002c1e:	6a3b      	ldr	r3, [r7, #32]
 8002c20:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002c22:	6a3b      	ldr	r3, [r7, #32]
 8002c24:	695b      	ldr	r3, [r3, #20]
 8002c26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d10a      	bne.n	8002c44 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	69fa      	ldr	r2, [r7, #28]
 8002c38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002c3c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c40:	6053      	str	r3, [r2, #4]
            break;
 8002c42:	e008      	b.n	8002c56 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c46:	3301      	adds	r3, #1
 8002c48:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	791b      	ldrb	r3, [r3, #4]
 8002c4e:	461a      	mov	r2, r3
 8002c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d3b3      	bcc.n	8002bbe <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	695a      	ldr	r2, [r3, #20]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002c64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f003 feae 	bl	80069cc <USB_ReadInterrupts>
 8002c70:	4603      	mov	r3, r0
 8002c72:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002c76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c7a:	d10a      	bne.n	8002c92 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f006 fc59 	bl	8009534 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	695a      	ldr	r2, [r3, #20]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002c90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f003 fe98 	bl	80069cc <USB_ReadInterrupts>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	f003 0304 	and.w	r3, r3, #4
 8002ca2:	2b04      	cmp	r3, #4
 8002ca4:	d115      	bne.n	8002cd2 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	f003 0304 	and.w	r3, r3, #4
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d002      	beq.n	8002cbe <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f006 fc49 	bl	8009550 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	6859      	ldr	r1, [r3, #4]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	69ba      	ldr	r2, [r7, #24]
 8002cca:	430a      	orrs	r2, r1
 8002ccc:	605a      	str	r2, [r3, #4]
 8002cce:	e000      	b.n	8002cd2 <HAL_PCD_IRQHandler+0x996>
      return;
 8002cd0:	bf00      	nop
    }
  }
}
 8002cd2:	3734      	adds	r7, #52	@ 0x34
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd90      	pop	{r4, r7, pc}

08002cd8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	460b      	mov	r3, r1
 8002ce2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d101      	bne.n	8002cf2 <HAL_PCD_SetAddress+0x1a>
 8002cee:	2302      	movs	r3, #2
 8002cf0:	e012      	b.n	8002d18 <HAL_PCD_SetAddress+0x40>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	78fa      	ldrb	r2, [r7, #3]
 8002cfe:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	78fa      	ldrb	r2, [r7, #3]
 8002d06:	4611      	mov	r1, r2
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f003 fdf7 	bl	80068fc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2200      	movs	r2, #0
 8002d12:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002d16:	2300      	movs	r3, #0
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3708      	adds	r7, #8
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	4608      	mov	r0, r1
 8002d2a:	4611      	mov	r1, r2
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	4603      	mov	r3, r0
 8002d30:	70fb      	strb	r3, [r7, #3]
 8002d32:	460b      	mov	r3, r1
 8002d34:	803b      	strh	r3, [r7, #0]
 8002d36:	4613      	mov	r3, r2
 8002d38:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002d3e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	da0f      	bge.n	8002d66 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d46:	78fb      	ldrb	r3, [r7, #3]
 8002d48:	f003 020f 	and.w	r2, r3, #15
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	00db      	lsls	r3, r3, #3
 8002d50:	4413      	add	r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	3310      	adds	r3, #16
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	4413      	add	r3, r2
 8002d5a:	3304      	adds	r3, #4
 8002d5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2201      	movs	r2, #1
 8002d62:	705a      	strb	r2, [r3, #1]
 8002d64:	e00f      	b.n	8002d86 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d66:	78fb      	ldrb	r3, [r7, #3]
 8002d68:	f003 020f 	and.w	r2, r3, #15
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	00db      	lsls	r3, r3, #3
 8002d70:	4413      	add	r3, r2
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	4413      	add	r3, r2
 8002d7c:	3304      	adds	r3, #4
 8002d7e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2200      	movs	r2, #0
 8002d84:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002d86:	78fb      	ldrb	r3, [r7, #3]
 8002d88:	f003 030f 	and.w	r3, r3, #15
 8002d8c:	b2da      	uxtb	r2, r3
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002d92:	883b      	ldrh	r3, [r7, #0]
 8002d94:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	78ba      	ldrb	r2, [r7, #2]
 8002da0:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	785b      	ldrb	r3, [r3, #1]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d004      	beq.n	8002db4 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	461a      	mov	r2, r3
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002db4:	78bb      	ldrb	r3, [r7, #2]
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d102      	bne.n	8002dc0 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d101      	bne.n	8002dce <HAL_PCD_EP_Open+0xae>
 8002dca:	2302      	movs	r3, #2
 8002dcc:	e00e      	b.n	8002dec <HAL_PCD_EP_Open+0xcc>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68f9      	ldr	r1, [r7, #12]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f002 ff71 	bl	8005cc4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002dea:	7afb      	ldrb	r3, [r7, #11]
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3710      	adds	r7, #16
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002e00:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	da0f      	bge.n	8002e28 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e08:	78fb      	ldrb	r3, [r7, #3]
 8002e0a:	f003 020f 	and.w	r2, r3, #15
 8002e0e:	4613      	mov	r3, r2
 8002e10:	00db      	lsls	r3, r3, #3
 8002e12:	4413      	add	r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	3310      	adds	r3, #16
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	3304      	adds	r3, #4
 8002e1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2201      	movs	r2, #1
 8002e24:	705a      	strb	r2, [r3, #1]
 8002e26:	e00f      	b.n	8002e48 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e28:	78fb      	ldrb	r3, [r7, #3]
 8002e2a:	f003 020f 	and.w	r2, r3, #15
 8002e2e:	4613      	mov	r3, r2
 8002e30:	00db      	lsls	r3, r3, #3
 8002e32:	4413      	add	r3, r2
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	4413      	add	r3, r2
 8002e3e:	3304      	adds	r3, #4
 8002e40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2200      	movs	r2, #0
 8002e46:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e48:	78fb      	ldrb	r3, [r7, #3]
 8002e4a:	f003 030f 	and.w	r3, r3, #15
 8002e4e:	b2da      	uxtb	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d101      	bne.n	8002e62 <HAL_PCD_EP_Close+0x6e>
 8002e5e:	2302      	movs	r3, #2
 8002e60:	e00e      	b.n	8002e80 <HAL_PCD_EP_Close+0x8c>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2201      	movs	r2, #1
 8002e66:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68f9      	ldr	r1, [r7, #12]
 8002e70:	4618      	mov	r0, r3
 8002e72:	f002 ffaf 	bl	8005dd4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3710      	adds	r7, #16
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}

08002e88 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b086      	sub	sp, #24
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	60f8      	str	r0, [r7, #12]
 8002e90:	607a      	str	r2, [r7, #4]
 8002e92:	603b      	str	r3, [r7, #0]
 8002e94:	460b      	mov	r3, r1
 8002e96:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e98:	7afb      	ldrb	r3, [r7, #11]
 8002e9a:	f003 020f 	and.w	r2, r3, #15
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	00db      	lsls	r3, r3, #3
 8002ea2:	4413      	add	r3, r2
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002eaa:	68fa      	ldr	r2, [r7, #12]
 8002eac:	4413      	add	r3, r2
 8002eae:	3304      	adds	r3, #4
 8002eb0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	683a      	ldr	r2, [r7, #0]
 8002ebc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002eca:	7afb      	ldrb	r3, [r7, #11]
 8002ecc:	f003 030f 	and.w	r3, r3, #15
 8002ed0:	b2da      	uxtb	r2, r3
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	799b      	ldrb	r3, [r3, #6]
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d102      	bne.n	8002ee4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6818      	ldr	r0, [r3, #0]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	799b      	ldrb	r3, [r3, #6]
 8002eec:	461a      	mov	r2, r3
 8002eee:	6979      	ldr	r1, [r7, #20]
 8002ef0:	f003 f84c 	bl	8005f8c <USB_EPStartXfer>

  return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3718      	adds	r7, #24
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002efe:	b480      	push	{r7}
 8002f00:	b083      	sub	sp, #12
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
 8002f06:	460b      	mov	r3, r1
 8002f08:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002f0a:	78fb      	ldrb	r3, [r7, #3]
 8002f0c:	f003 020f 	and.w	r2, r3, #15
 8002f10:	6879      	ldr	r1, [r7, #4]
 8002f12:	4613      	mov	r3, r2
 8002f14:	00db      	lsls	r3, r3, #3
 8002f16:	4413      	add	r3, r2
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	440b      	add	r3, r1
 8002f1c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002f20:	681b      	ldr	r3, [r3, #0]
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	370c      	adds	r7, #12
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr

08002f2e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002f2e:	b580      	push	{r7, lr}
 8002f30:	b086      	sub	sp, #24
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	60f8      	str	r0, [r7, #12]
 8002f36:	607a      	str	r2, [r7, #4]
 8002f38:	603b      	str	r3, [r7, #0]
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f3e:	7afb      	ldrb	r3, [r7, #11]
 8002f40:	f003 020f 	and.w	r2, r3, #15
 8002f44:	4613      	mov	r3, r2
 8002f46:	00db      	lsls	r3, r3, #3
 8002f48:	4413      	add	r3, r2
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	3310      	adds	r3, #16
 8002f4e:	68fa      	ldr	r2, [r7, #12]
 8002f50:	4413      	add	r3, r2
 8002f52:	3304      	adds	r3, #4
 8002f54:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	683a      	ldr	r2, [r7, #0]
 8002f60:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	2200      	movs	r2, #0
 8002f66:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f6e:	7afb      	ldrb	r3, [r7, #11]
 8002f70:	f003 030f 	and.w	r3, r3, #15
 8002f74:	b2da      	uxtb	r2, r3
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	799b      	ldrb	r3, [r3, #6]
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d102      	bne.n	8002f88 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6818      	ldr	r0, [r3, #0]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	799b      	ldrb	r3, [r3, #6]
 8002f90:	461a      	mov	r2, r3
 8002f92:	6979      	ldr	r1, [r7, #20]
 8002f94:	f002 fffa 	bl	8005f8c <USB_EPStartXfer>

  return HAL_OK;
 8002f98:	2300      	movs	r3, #0
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3718      	adds	r7, #24
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}

08002fa2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002fa2:	b580      	push	{r7, lr}
 8002fa4:	b084      	sub	sp, #16
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]
 8002faa:	460b      	mov	r3, r1
 8002fac:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002fae:	78fb      	ldrb	r3, [r7, #3]
 8002fb0:	f003 030f 	and.w	r3, r3, #15
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	7912      	ldrb	r2, [r2, #4]
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d901      	bls.n	8002fc0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e04f      	b.n	8003060 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002fc0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	da0f      	bge.n	8002fe8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fc8:	78fb      	ldrb	r3, [r7, #3]
 8002fca:	f003 020f 	and.w	r2, r3, #15
 8002fce:	4613      	mov	r3, r2
 8002fd0:	00db      	lsls	r3, r3, #3
 8002fd2:	4413      	add	r3, r2
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	3310      	adds	r3, #16
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	4413      	add	r3, r2
 8002fdc:	3304      	adds	r3, #4
 8002fde:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	705a      	strb	r2, [r3, #1]
 8002fe6:	e00d      	b.n	8003004 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002fe8:	78fa      	ldrb	r2, [r7, #3]
 8002fea:	4613      	mov	r3, r2
 8002fec:	00db      	lsls	r3, r3, #3
 8002fee:	4413      	add	r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	3304      	adds	r3, #4
 8002ffc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2200      	movs	r2, #0
 8003002:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2201      	movs	r2, #1
 8003008:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800300a:	78fb      	ldrb	r3, [r7, #3]
 800300c:	f003 030f 	and.w	r3, r3, #15
 8003010:	b2da      	uxtb	r2, r3
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800301c:	2b01      	cmp	r3, #1
 800301e:	d101      	bne.n	8003024 <HAL_PCD_EP_SetStall+0x82>
 8003020:	2302      	movs	r3, #2
 8003022:	e01d      	b.n	8003060 <HAL_PCD_EP_SetStall+0xbe>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	68f9      	ldr	r1, [r7, #12]
 8003032:	4618      	mov	r0, r3
 8003034:	f003 fb8e 	bl	8006754 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003038:	78fb      	ldrb	r3, [r7, #3]
 800303a:	f003 030f 	and.w	r3, r3, #15
 800303e:	2b00      	cmp	r3, #0
 8003040:	d109      	bne.n	8003056 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6818      	ldr	r0, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	7999      	ldrb	r1, [r3, #6]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003050:	461a      	mov	r2, r3
 8003052:	f003 fd81 	bl	8006b58 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3710      	adds	r7, #16
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}

08003068 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	460b      	mov	r3, r1
 8003072:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003074:	78fb      	ldrb	r3, [r7, #3]
 8003076:	f003 030f 	and.w	r3, r3, #15
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	7912      	ldrb	r2, [r2, #4]
 800307e:	4293      	cmp	r3, r2
 8003080:	d901      	bls.n	8003086 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e042      	b.n	800310c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003086:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800308a:	2b00      	cmp	r3, #0
 800308c:	da0f      	bge.n	80030ae <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800308e:	78fb      	ldrb	r3, [r7, #3]
 8003090:	f003 020f 	and.w	r2, r3, #15
 8003094:	4613      	mov	r3, r2
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	4413      	add	r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	3310      	adds	r3, #16
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	4413      	add	r3, r2
 80030a2:	3304      	adds	r3, #4
 80030a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2201      	movs	r2, #1
 80030aa:	705a      	strb	r2, [r3, #1]
 80030ac:	e00f      	b.n	80030ce <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030ae:	78fb      	ldrb	r3, [r7, #3]
 80030b0:	f003 020f 	and.w	r2, r3, #15
 80030b4:	4613      	mov	r3, r2
 80030b6:	00db      	lsls	r3, r3, #3
 80030b8:	4413      	add	r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	4413      	add	r3, r2
 80030c4:	3304      	adds	r3, #4
 80030c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2200      	movs	r2, #0
 80030cc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2200      	movs	r2, #0
 80030d2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030d4:	78fb      	ldrb	r3, [r7, #3]
 80030d6:	f003 030f 	and.w	r3, r3, #15
 80030da:	b2da      	uxtb	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d101      	bne.n	80030ee <HAL_PCD_EP_ClrStall+0x86>
 80030ea:	2302      	movs	r3, #2
 80030ec:	e00e      	b.n	800310c <HAL_PCD_EP_ClrStall+0xa4>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2201      	movs	r2, #1
 80030f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	68f9      	ldr	r1, [r7, #12]
 80030fc:	4618      	mov	r0, r3
 80030fe:	f003 fb97 	bl	8006830 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2200      	movs	r2, #0
 8003106:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800310a:	2300      	movs	r3, #0
}
 800310c:	4618      	mov	r0, r3
 800310e:	3710      	adds	r7, #16
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}

08003114 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	460b      	mov	r3, r1
 800311e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003120:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003124:	2b00      	cmp	r3, #0
 8003126:	da0c      	bge.n	8003142 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003128:	78fb      	ldrb	r3, [r7, #3]
 800312a:	f003 020f 	and.w	r2, r3, #15
 800312e:	4613      	mov	r3, r2
 8003130:	00db      	lsls	r3, r3, #3
 8003132:	4413      	add	r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	3310      	adds	r3, #16
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	4413      	add	r3, r2
 800313c:	3304      	adds	r3, #4
 800313e:	60fb      	str	r3, [r7, #12]
 8003140:	e00c      	b.n	800315c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003142:	78fb      	ldrb	r3, [r7, #3]
 8003144:	f003 020f 	and.w	r2, r3, #15
 8003148:	4613      	mov	r3, r2
 800314a:	00db      	lsls	r3, r3, #3
 800314c:	4413      	add	r3, r2
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	4413      	add	r3, r2
 8003158:	3304      	adds	r3, #4
 800315a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68f9      	ldr	r1, [r7, #12]
 8003162:	4618      	mov	r0, r3
 8003164:	f003 f9b6 	bl	80064d4 <USB_EPStopXfer>
 8003168:	4603      	mov	r3, r0
 800316a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800316c:	7afb      	ldrb	r3, [r7, #11]
}
 800316e:	4618      	mov	r0, r3
 8003170:	3710      	adds	r7, #16
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b08a      	sub	sp, #40	@ 0x28
 800317a:	af02      	add	r7, sp, #8
 800317c:	6078      	str	r0, [r7, #4]
 800317e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800318a:	683a      	ldr	r2, [r7, #0]
 800318c:	4613      	mov	r3, r2
 800318e:	00db      	lsls	r3, r3, #3
 8003190:	4413      	add	r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	3310      	adds	r3, #16
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	4413      	add	r3, r2
 800319a:	3304      	adds	r3, #4
 800319c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	695a      	ldr	r2, [r3, #20]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d901      	bls.n	80031ae <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e06b      	b.n	8003286 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	691a      	ldr	r2, [r3, #16]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	695b      	ldr	r3, [r3, #20]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	69fa      	ldr	r2, [r7, #28]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d902      	bls.n	80031ca <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	3303      	adds	r3, #3
 80031ce:	089b      	lsrs	r3, r3, #2
 80031d0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80031d2:	e02a      	b.n	800322a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	691a      	ldr	r2, [r3, #16]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	695b      	ldr	r3, [r3, #20]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	69fa      	ldr	r2, [r7, #28]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d902      	bls.n	80031f0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	3303      	adds	r3, #3
 80031f4:	089b      	lsrs	r3, r3, #2
 80031f6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	68d9      	ldr	r1, [r3, #12]
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	b2da      	uxtb	r2, r3
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003208:	9300      	str	r3, [sp, #0]
 800320a:	4603      	mov	r3, r0
 800320c:	6978      	ldr	r0, [r7, #20]
 800320e:	f003 fa0b 	bl	8006628 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	68da      	ldr	r2, [r3, #12]
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	441a      	add	r2, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	695a      	ldr	r2, [r3, #20]
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	441a      	add	r2, r3
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	015a      	lsls	r2, r3, #5
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	4413      	add	r3, r2
 8003232:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003236:	699b      	ldr	r3, [r3, #24]
 8003238:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800323a:	69ba      	ldr	r2, [r7, #24]
 800323c:	429a      	cmp	r2, r3
 800323e:	d809      	bhi.n	8003254 <PCD_WriteEmptyTxFifo+0xde>
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	695a      	ldr	r2, [r3, #20]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003248:	429a      	cmp	r2, r3
 800324a:	d203      	bcs.n	8003254 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	691b      	ldr	r3, [r3, #16]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d1bf      	bne.n	80031d4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	691a      	ldr	r2, [r3, #16]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	695b      	ldr	r3, [r3, #20]
 800325c:	429a      	cmp	r2, r3
 800325e:	d811      	bhi.n	8003284 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	f003 030f 	and.w	r3, r3, #15
 8003266:	2201      	movs	r2, #1
 8003268:	fa02 f303 	lsl.w	r3, r2, r3
 800326c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003274:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	43db      	mvns	r3, r3
 800327a:	6939      	ldr	r1, [r7, #16]
 800327c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003280:	4013      	ands	r3, r2
 8003282:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	3720      	adds	r7, #32
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
	...

08003290 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b088      	sub	sp, #32
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	333c      	adds	r3, #60	@ 0x3c
 80032a8:	3304      	adds	r3, #4
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	015a      	lsls	r2, r3, #5
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	4413      	add	r3, r2
 80032b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	799b      	ldrb	r3, [r3, #6]
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d17b      	bne.n	80033be <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	f003 0308 	and.w	r3, r3, #8
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d015      	beq.n	80032fc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	4a61      	ldr	r2, [pc, #388]	@ (8003458 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	f240 80b9 	bls.w	800344c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	f000 80b3 	beq.w	800344c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	015a      	lsls	r2, r3, #5
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	4413      	add	r3, r2
 80032ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032f2:	461a      	mov	r2, r3
 80032f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032f8:	6093      	str	r3, [r2, #8]
 80032fa:	e0a7      	b.n	800344c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	f003 0320 	and.w	r3, r3, #32
 8003302:	2b00      	cmp	r3, #0
 8003304:	d009      	beq.n	800331a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	015a      	lsls	r2, r3, #5
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	4413      	add	r3, r2
 800330e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003312:	461a      	mov	r2, r3
 8003314:	2320      	movs	r3, #32
 8003316:	6093      	str	r3, [r2, #8]
 8003318:	e098      	b.n	800344c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003320:	2b00      	cmp	r3, #0
 8003322:	f040 8093 	bne.w	800344c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	4a4b      	ldr	r2, [pc, #300]	@ (8003458 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d90f      	bls.n	800334e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003334:	2b00      	cmp	r3, #0
 8003336:	d00a      	beq.n	800334e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	015a      	lsls	r2, r3, #5
 800333c:	69bb      	ldr	r3, [r7, #24]
 800333e:	4413      	add	r3, r2
 8003340:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003344:	461a      	mov	r2, r3
 8003346:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800334a:	6093      	str	r3, [r2, #8]
 800334c:	e07e      	b.n	800344c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800334e:	683a      	ldr	r2, [r7, #0]
 8003350:	4613      	mov	r3, r2
 8003352:	00db      	lsls	r3, r3, #3
 8003354:	4413      	add	r3, r2
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800335c:	687a      	ldr	r2, [r7, #4]
 800335e:	4413      	add	r3, r2
 8003360:	3304      	adds	r3, #4
 8003362:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6a1a      	ldr	r2, [r3, #32]
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	0159      	lsls	r1, r3, #5
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	440b      	add	r3, r1
 8003370:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800337a:	1ad2      	subs	r2, r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d114      	bne.n	80033b0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d109      	bne.n	80033a2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6818      	ldr	r0, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003398:	461a      	mov	r2, r3
 800339a:	2101      	movs	r1, #1
 800339c:	f003 fbdc 	bl	8006b58 <USB_EP0_OutStart>
 80033a0:	e006      	b.n	80033b0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	68da      	ldr	r2, [r3, #12]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	695b      	ldr	r3, [r3, #20]
 80033aa:	441a      	add	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	4619      	mov	r1, r3
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f005 fff8 	bl	80093ac <HAL_PCD_DataOutStageCallback>
 80033bc:	e046      	b.n	800344c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	4a26      	ldr	r2, [pc, #152]	@ (800345c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d124      	bne.n	8003410 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d00a      	beq.n	80033e6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	015a      	lsls	r2, r3, #5
 80033d4:	69bb      	ldr	r3, [r7, #24]
 80033d6:	4413      	add	r3, r2
 80033d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033dc:	461a      	mov	r2, r3
 80033de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80033e2:	6093      	str	r3, [r2, #8]
 80033e4:	e032      	b.n	800344c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	f003 0320 	and.w	r3, r3, #32
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d008      	beq.n	8003402 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	015a      	lsls	r2, r3, #5
 80033f4:	69bb      	ldr	r3, [r7, #24]
 80033f6:	4413      	add	r3, r2
 80033f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033fc:	461a      	mov	r2, r3
 80033fe:	2320      	movs	r3, #32
 8003400:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	b2db      	uxtb	r3, r3
 8003406:	4619      	mov	r1, r3
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f005 ffcf 	bl	80093ac <HAL_PCD_DataOutStageCallback>
 800340e:	e01d      	b.n	800344c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d114      	bne.n	8003440 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003416:	6879      	ldr	r1, [r7, #4]
 8003418:	683a      	ldr	r2, [r7, #0]
 800341a:	4613      	mov	r3, r2
 800341c:	00db      	lsls	r3, r3, #3
 800341e:	4413      	add	r3, r2
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	440b      	add	r3, r1
 8003424:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d108      	bne.n	8003440 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6818      	ldr	r0, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003438:	461a      	mov	r2, r3
 800343a:	2100      	movs	r1, #0
 800343c:	f003 fb8c 	bl	8006b58 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	b2db      	uxtb	r3, r3
 8003444:	4619      	mov	r1, r3
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f005 ffb0 	bl	80093ac <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800344c:	2300      	movs	r3, #0
}
 800344e:	4618      	mov	r0, r3
 8003450:	3720      	adds	r7, #32
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	4f54300a 	.word	0x4f54300a
 800345c:	4f54310a 	.word	0x4f54310a

08003460 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b086      	sub	sp, #24
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
 8003468:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	333c      	adds	r3, #60	@ 0x3c
 8003478:	3304      	adds	r3, #4
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	015a      	lsls	r2, r3, #5
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	4413      	add	r3, r2
 8003486:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	4a15      	ldr	r2, [pc, #84]	@ (80034e8 <PCD_EP_OutSetupPacket_int+0x88>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d90e      	bls.n	80034b4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800349c:	2b00      	cmp	r3, #0
 800349e:	d009      	beq.n	80034b4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	015a      	lsls	r2, r3, #5
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	4413      	add	r3, r2
 80034a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034ac:	461a      	mov	r2, r3
 80034ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034b2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f005 ff67 	bl	8009388 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	4a0a      	ldr	r2, [pc, #40]	@ (80034e8 <PCD_EP_OutSetupPacket_int+0x88>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d90c      	bls.n	80034dc <PCD_EP_OutSetupPacket_int+0x7c>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	799b      	ldrb	r3, [r3, #6]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d108      	bne.n	80034dc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6818      	ldr	r0, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80034d4:	461a      	mov	r2, r3
 80034d6:	2101      	movs	r1, #1
 80034d8:	f003 fb3e 	bl	8006b58 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80034dc:	2300      	movs	r3, #0
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3718      	adds	r7, #24
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	4f54300a 	.word	0x4f54300a

080034ec <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	460b      	mov	r3, r1
 80034f6:	70fb      	strb	r3, [r7, #3]
 80034f8:	4613      	mov	r3, r2
 80034fa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003502:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003504:	78fb      	ldrb	r3, [r7, #3]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d107      	bne.n	800351a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800350a:	883b      	ldrh	r3, [r7, #0]
 800350c:	0419      	lsls	r1, r3, #16
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	68ba      	ldr	r2, [r7, #8]
 8003514:	430a      	orrs	r2, r1
 8003516:	629a      	str	r2, [r3, #40]	@ 0x28
 8003518:	e028      	b.n	800356c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003520:	0c1b      	lsrs	r3, r3, #16
 8003522:	68ba      	ldr	r2, [r7, #8]
 8003524:	4413      	add	r3, r2
 8003526:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003528:	2300      	movs	r3, #0
 800352a:	73fb      	strb	r3, [r7, #15]
 800352c:	e00d      	b.n	800354a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	7bfb      	ldrb	r3, [r7, #15]
 8003534:	3340      	adds	r3, #64	@ 0x40
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	4413      	add	r3, r2
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	0c1b      	lsrs	r3, r3, #16
 800353e:	68ba      	ldr	r2, [r7, #8]
 8003540:	4413      	add	r3, r2
 8003542:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003544:	7bfb      	ldrb	r3, [r7, #15]
 8003546:	3301      	adds	r3, #1
 8003548:	73fb      	strb	r3, [r7, #15]
 800354a:	7bfa      	ldrb	r2, [r7, #15]
 800354c:	78fb      	ldrb	r3, [r7, #3]
 800354e:	3b01      	subs	r3, #1
 8003550:	429a      	cmp	r2, r3
 8003552:	d3ec      	bcc.n	800352e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003554:	883b      	ldrh	r3, [r7, #0]
 8003556:	0418      	lsls	r0, r3, #16
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6819      	ldr	r1, [r3, #0]
 800355c:	78fb      	ldrb	r3, [r7, #3]
 800355e:	3b01      	subs	r3, #1
 8003560:	68ba      	ldr	r2, [r7, #8]
 8003562:	4302      	orrs	r2, r0
 8003564:	3340      	adds	r3, #64	@ 0x40
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	440b      	add	r3, r1
 800356a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800356c:	2300      	movs	r3, #0
}
 800356e:	4618      	mov	r0, r3
 8003570:	3714      	adds	r7, #20
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr

0800357a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800357a:	b480      	push	{r7}
 800357c:	b083      	sub	sp, #12
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
 8003582:	460b      	mov	r3, r1
 8003584:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	887a      	ldrh	r2, [r7, #2]
 800358c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800359c:	b480      	push	{r7}
 800359e:	b085      	sub	sp, #20
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80035ca:	4b05      	ldr	r3, [pc, #20]	@ (80035e0 <HAL_PCDEx_ActivateLPM+0x44>)
 80035cc:	4313      	orrs	r3, r2
 80035ce:	68fa      	ldr	r2, [r7, #12]
 80035d0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80035d2:	2300      	movs	r3, #0
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3714      	adds	r7, #20
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr
 80035e0:	10000003 	.word	0x10000003

080035e4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80035e4:	b480      	push	{r7}
 80035e6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035e8:	4b05      	ldr	r3, [pc, #20]	@ (8003600 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a04      	ldr	r2, [pc, #16]	@ (8003600 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80035ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035f2:	6013      	str	r3, [r2, #0]
}
 80035f4:	bf00      	nop
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	40007000 	.word	0x40007000

08003604 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800360a:	2300      	movs	r3, #0
 800360c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800360e:	4b23      	ldr	r3, [pc, #140]	@ (800369c <HAL_PWREx_EnableOverDrive+0x98>)
 8003610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003612:	4a22      	ldr	r2, [pc, #136]	@ (800369c <HAL_PWREx_EnableOverDrive+0x98>)
 8003614:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003618:	6413      	str	r3, [r2, #64]	@ 0x40
 800361a:	4b20      	ldr	r3, [pc, #128]	@ (800369c <HAL_PWREx_EnableOverDrive+0x98>)
 800361c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003622:	603b      	str	r3, [r7, #0]
 8003624:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003626:	4b1e      	ldr	r3, [pc, #120]	@ (80036a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a1d      	ldr	r2, [pc, #116]	@ (80036a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800362c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003630:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003632:	f7fe fa3b 	bl	8001aac <HAL_GetTick>
 8003636:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003638:	e009      	b.n	800364e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800363a:	f7fe fa37 	bl	8001aac <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003648:	d901      	bls.n	800364e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e022      	b.n	8003694 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800364e:	4b14      	ldr	r3, [pc, #80]	@ (80036a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003656:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800365a:	d1ee      	bne.n	800363a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800365c:	4b10      	ldr	r3, [pc, #64]	@ (80036a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a0f      	ldr	r2, [pc, #60]	@ (80036a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003662:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003666:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003668:	f7fe fa20 	bl	8001aac <HAL_GetTick>
 800366c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800366e:	e009      	b.n	8003684 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003670:	f7fe fa1c 	bl	8001aac <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800367e:	d901      	bls.n	8003684 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e007      	b.n	8003694 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003684:	4b06      	ldr	r3, [pc, #24]	@ (80036a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800368c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003690:	d1ee      	bne.n	8003670 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003692:	2300      	movs	r3, #0
}
 8003694:	4618      	mov	r0, r3
 8003696:	3708      	adds	r7, #8
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	40023800 	.word	0x40023800
 80036a0:	40007000 	.word	0x40007000

080036a4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80036ac:	2300      	movs	r3, #0
 80036ae:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d101      	bne.n	80036ba <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e291      	b.n	8003bde <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0301 	and.w	r3, r3, #1
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f000 8087 	beq.w	80037d6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036c8:	4b96      	ldr	r3, [pc, #600]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f003 030c 	and.w	r3, r3, #12
 80036d0:	2b04      	cmp	r3, #4
 80036d2:	d00c      	beq.n	80036ee <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036d4:	4b93      	ldr	r3, [pc, #588]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	f003 030c 	and.w	r3, r3, #12
 80036dc:	2b08      	cmp	r3, #8
 80036de:	d112      	bne.n	8003706 <HAL_RCC_OscConfig+0x62>
 80036e0:	4b90      	ldr	r3, [pc, #576]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036ec:	d10b      	bne.n	8003706 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036ee:	4b8d      	ldr	r3, [pc, #564]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d06c      	beq.n	80037d4 <HAL_RCC_OscConfig+0x130>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d168      	bne.n	80037d4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e26b      	b.n	8003bde <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800370e:	d106      	bne.n	800371e <HAL_RCC_OscConfig+0x7a>
 8003710:	4b84      	ldr	r3, [pc, #528]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a83      	ldr	r2, [pc, #524]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003716:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800371a:	6013      	str	r3, [r2, #0]
 800371c:	e02e      	b.n	800377c <HAL_RCC_OscConfig+0xd8>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d10c      	bne.n	8003740 <HAL_RCC_OscConfig+0x9c>
 8003726:	4b7f      	ldr	r3, [pc, #508]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a7e      	ldr	r2, [pc, #504]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 800372c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003730:	6013      	str	r3, [r2, #0]
 8003732:	4b7c      	ldr	r3, [pc, #496]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a7b      	ldr	r2, [pc, #492]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003738:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800373c:	6013      	str	r3, [r2, #0]
 800373e:	e01d      	b.n	800377c <HAL_RCC_OscConfig+0xd8>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003748:	d10c      	bne.n	8003764 <HAL_RCC_OscConfig+0xc0>
 800374a:	4b76      	ldr	r3, [pc, #472]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a75      	ldr	r2, [pc, #468]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003750:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003754:	6013      	str	r3, [r2, #0]
 8003756:	4b73      	ldr	r3, [pc, #460]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a72      	ldr	r2, [pc, #456]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 800375c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003760:	6013      	str	r3, [r2, #0]
 8003762:	e00b      	b.n	800377c <HAL_RCC_OscConfig+0xd8>
 8003764:	4b6f      	ldr	r3, [pc, #444]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a6e      	ldr	r2, [pc, #440]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 800376a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800376e:	6013      	str	r3, [r2, #0]
 8003770:	4b6c      	ldr	r3, [pc, #432]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a6b      	ldr	r2, [pc, #428]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003776:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800377a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d013      	beq.n	80037ac <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003784:	f7fe f992 	bl	8001aac <HAL_GetTick>
 8003788:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800378a:	e008      	b.n	800379e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800378c:	f7fe f98e 	bl	8001aac <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	2b64      	cmp	r3, #100	@ 0x64
 8003798:	d901      	bls.n	800379e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e21f      	b.n	8003bde <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800379e:	4b61      	ldr	r3, [pc, #388]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d0f0      	beq.n	800378c <HAL_RCC_OscConfig+0xe8>
 80037aa:	e014      	b.n	80037d6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ac:	f7fe f97e 	bl	8001aac <HAL_GetTick>
 80037b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037b2:	e008      	b.n	80037c6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037b4:	f7fe f97a 	bl	8001aac <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	2b64      	cmp	r3, #100	@ 0x64
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e20b      	b.n	8003bde <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037c6:	4b57      	ldr	r3, [pc, #348]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d1f0      	bne.n	80037b4 <HAL_RCC_OscConfig+0x110>
 80037d2:	e000      	b.n	80037d6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0302 	and.w	r3, r3, #2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d069      	beq.n	80038b6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037e2:	4b50      	ldr	r3, [pc, #320]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f003 030c 	and.w	r3, r3, #12
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00b      	beq.n	8003806 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037ee:	4b4d      	ldr	r3, [pc, #308]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	f003 030c 	and.w	r3, r3, #12
 80037f6:	2b08      	cmp	r3, #8
 80037f8:	d11c      	bne.n	8003834 <HAL_RCC_OscConfig+0x190>
 80037fa:	4b4a      	ldr	r3, [pc, #296]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d116      	bne.n	8003834 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003806:	4b47      	ldr	r3, [pc, #284]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0302 	and.w	r3, r3, #2
 800380e:	2b00      	cmp	r3, #0
 8003810:	d005      	beq.n	800381e <HAL_RCC_OscConfig+0x17a>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	2b01      	cmp	r3, #1
 8003818:	d001      	beq.n	800381e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e1df      	b.n	8003bde <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800381e:	4b41      	ldr	r3, [pc, #260]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	00db      	lsls	r3, r3, #3
 800382c:	493d      	ldr	r1, [pc, #244]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 800382e:	4313      	orrs	r3, r2
 8003830:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003832:	e040      	b.n	80038b6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d023      	beq.n	8003884 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800383c:	4b39      	ldr	r3, [pc, #228]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a38      	ldr	r2, [pc, #224]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003842:	f043 0301 	orr.w	r3, r3, #1
 8003846:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003848:	f7fe f930 	bl	8001aac <HAL_GetTick>
 800384c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800384e:	e008      	b.n	8003862 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003850:	f7fe f92c 	bl	8001aac <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b02      	cmp	r3, #2
 800385c:	d901      	bls.n	8003862 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e1bd      	b.n	8003bde <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003862:	4b30      	ldr	r3, [pc, #192]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0302 	and.w	r3, r3, #2
 800386a:	2b00      	cmp	r3, #0
 800386c:	d0f0      	beq.n	8003850 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800386e:	4b2d      	ldr	r3, [pc, #180]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	691b      	ldr	r3, [r3, #16]
 800387a:	00db      	lsls	r3, r3, #3
 800387c:	4929      	ldr	r1, [pc, #164]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 800387e:	4313      	orrs	r3, r2
 8003880:	600b      	str	r3, [r1, #0]
 8003882:	e018      	b.n	80038b6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003884:	4b27      	ldr	r3, [pc, #156]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a26      	ldr	r2, [pc, #152]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 800388a:	f023 0301 	bic.w	r3, r3, #1
 800388e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003890:	f7fe f90c 	bl	8001aac <HAL_GetTick>
 8003894:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003896:	e008      	b.n	80038aa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003898:	f7fe f908 	bl	8001aac <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d901      	bls.n	80038aa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e199      	b.n	8003bde <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038aa:	4b1e      	ldr	r3, [pc, #120]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d1f0      	bne.n	8003898 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0308 	and.w	r3, r3, #8
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d038      	beq.n	8003934 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d019      	beq.n	80038fe <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038ca:	4b16      	ldr	r3, [pc, #88]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 80038cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038ce:	4a15      	ldr	r2, [pc, #84]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 80038d0:	f043 0301 	orr.w	r3, r3, #1
 80038d4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038d6:	f7fe f8e9 	bl	8001aac <HAL_GetTick>
 80038da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038dc:	e008      	b.n	80038f0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038de:	f7fe f8e5 	bl	8001aac <HAL_GetTick>
 80038e2:	4602      	mov	r2, r0
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	1ad3      	subs	r3, r2, r3
 80038e8:	2b02      	cmp	r3, #2
 80038ea:	d901      	bls.n	80038f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80038ec:	2303      	movs	r3, #3
 80038ee:	e176      	b.n	8003bde <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 80038f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038f4:	f003 0302 	and.w	r3, r3, #2
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d0f0      	beq.n	80038de <HAL_RCC_OscConfig+0x23a>
 80038fc:	e01a      	b.n	8003934 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038fe:	4b09      	ldr	r3, [pc, #36]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003900:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003902:	4a08      	ldr	r2, [pc, #32]	@ (8003924 <HAL_RCC_OscConfig+0x280>)
 8003904:	f023 0301 	bic.w	r3, r3, #1
 8003908:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800390a:	f7fe f8cf 	bl	8001aac <HAL_GetTick>
 800390e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003910:	e00a      	b.n	8003928 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003912:	f7fe f8cb 	bl	8001aac <HAL_GetTick>
 8003916:	4602      	mov	r2, r0
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	2b02      	cmp	r3, #2
 800391e:	d903      	bls.n	8003928 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e15c      	b.n	8003bde <HAL_RCC_OscConfig+0x53a>
 8003924:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003928:	4b91      	ldr	r3, [pc, #580]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 800392a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800392c:	f003 0302 	and.w	r3, r3, #2
 8003930:	2b00      	cmp	r3, #0
 8003932:	d1ee      	bne.n	8003912 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0304 	and.w	r3, r3, #4
 800393c:	2b00      	cmp	r3, #0
 800393e:	f000 80a4 	beq.w	8003a8a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003942:	4b8b      	ldr	r3, [pc, #556]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d10d      	bne.n	800396a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800394e:	4b88      	ldr	r3, [pc, #544]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003952:	4a87      	ldr	r2, [pc, #540]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003954:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003958:	6413      	str	r3, [r2, #64]	@ 0x40
 800395a:	4b85      	ldr	r3, [pc, #532]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 800395c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003962:	60bb      	str	r3, [r7, #8]
 8003964:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003966:	2301      	movs	r3, #1
 8003968:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800396a:	4b82      	ldr	r3, [pc, #520]	@ (8003b74 <HAL_RCC_OscConfig+0x4d0>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003972:	2b00      	cmp	r3, #0
 8003974:	d118      	bne.n	80039a8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003976:	4b7f      	ldr	r3, [pc, #508]	@ (8003b74 <HAL_RCC_OscConfig+0x4d0>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a7e      	ldr	r2, [pc, #504]	@ (8003b74 <HAL_RCC_OscConfig+0x4d0>)
 800397c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003980:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003982:	f7fe f893 	bl	8001aac <HAL_GetTick>
 8003986:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003988:	e008      	b.n	800399c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800398a:	f7fe f88f 	bl	8001aac <HAL_GetTick>
 800398e:	4602      	mov	r2, r0
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	2b64      	cmp	r3, #100	@ 0x64
 8003996:	d901      	bls.n	800399c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003998:	2303      	movs	r3, #3
 800399a:	e120      	b.n	8003bde <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800399c:	4b75      	ldr	r3, [pc, #468]	@ (8003b74 <HAL_RCC_OscConfig+0x4d0>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d0f0      	beq.n	800398a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d106      	bne.n	80039be <HAL_RCC_OscConfig+0x31a>
 80039b0:	4b6f      	ldr	r3, [pc, #444]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 80039b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039b4:	4a6e      	ldr	r2, [pc, #440]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 80039b6:	f043 0301 	orr.w	r3, r3, #1
 80039ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80039bc:	e02d      	b.n	8003a1a <HAL_RCC_OscConfig+0x376>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d10c      	bne.n	80039e0 <HAL_RCC_OscConfig+0x33c>
 80039c6:	4b6a      	ldr	r3, [pc, #424]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 80039c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ca:	4a69      	ldr	r2, [pc, #420]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 80039cc:	f023 0301 	bic.w	r3, r3, #1
 80039d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80039d2:	4b67      	ldr	r3, [pc, #412]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 80039d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d6:	4a66      	ldr	r2, [pc, #408]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 80039d8:	f023 0304 	bic.w	r3, r3, #4
 80039dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80039de:	e01c      	b.n	8003a1a <HAL_RCC_OscConfig+0x376>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	2b05      	cmp	r3, #5
 80039e6:	d10c      	bne.n	8003a02 <HAL_RCC_OscConfig+0x35e>
 80039e8:	4b61      	ldr	r3, [pc, #388]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 80039ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ec:	4a60      	ldr	r2, [pc, #384]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 80039ee:	f043 0304 	orr.w	r3, r3, #4
 80039f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80039f4:	4b5e      	ldr	r3, [pc, #376]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 80039f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f8:	4a5d      	ldr	r2, [pc, #372]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 80039fa:	f043 0301 	orr.w	r3, r3, #1
 80039fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a00:	e00b      	b.n	8003a1a <HAL_RCC_OscConfig+0x376>
 8003a02:	4b5b      	ldr	r3, [pc, #364]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a06:	4a5a      	ldr	r2, [pc, #360]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003a08:	f023 0301 	bic.w	r3, r3, #1
 8003a0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a0e:	4b58      	ldr	r3, [pc, #352]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a12:	4a57      	ldr	r2, [pc, #348]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003a14:	f023 0304 	bic.w	r3, r3, #4
 8003a18:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d015      	beq.n	8003a4e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a22:	f7fe f843 	bl	8001aac <HAL_GetTick>
 8003a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a28:	e00a      	b.n	8003a40 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a2a:	f7fe f83f 	bl	8001aac <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d901      	bls.n	8003a40 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e0ce      	b.n	8003bde <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a40:	4b4b      	ldr	r3, [pc, #300]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003a42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a44:	f003 0302 	and.w	r3, r3, #2
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d0ee      	beq.n	8003a2a <HAL_RCC_OscConfig+0x386>
 8003a4c:	e014      	b.n	8003a78 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a4e:	f7fe f82d 	bl	8001aac <HAL_GetTick>
 8003a52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a54:	e00a      	b.n	8003a6c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a56:	f7fe f829 	bl	8001aac <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d901      	bls.n	8003a6c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003a68:	2303      	movs	r3, #3
 8003a6a:	e0b8      	b.n	8003bde <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a6c:	4b40      	ldr	r3, [pc, #256]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003a6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d1ee      	bne.n	8003a56 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a78:	7dfb      	ldrb	r3, [r7, #23]
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d105      	bne.n	8003a8a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a7e:	4b3c      	ldr	r3, [pc, #240]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a82:	4a3b      	ldr	r2, [pc, #236]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003a84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a88:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	699b      	ldr	r3, [r3, #24]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	f000 80a4 	beq.w	8003bdc <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a94:	4b36      	ldr	r3, [pc, #216]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f003 030c 	and.w	r3, r3, #12
 8003a9c:	2b08      	cmp	r3, #8
 8003a9e:	d06b      	beq.n	8003b78 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	699b      	ldr	r3, [r3, #24]
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d149      	bne.n	8003b3c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aa8:	4b31      	ldr	r3, [pc, #196]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a30      	ldr	r2, [pc, #192]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003aae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ab2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab4:	f7fd fffa 	bl	8001aac <HAL_GetTick>
 8003ab8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aba:	e008      	b.n	8003ace <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003abc:	f7fd fff6 	bl	8001aac <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e087      	b.n	8003bde <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ace:	4b28      	ldr	r3, [pc, #160]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d1f0      	bne.n	8003abc <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	69da      	ldr	r2, [r3, #28]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a1b      	ldr	r3, [r3, #32]
 8003ae2:	431a      	orrs	r2, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae8:	019b      	lsls	r3, r3, #6
 8003aea:	431a      	orrs	r2, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003af0:	085b      	lsrs	r3, r3, #1
 8003af2:	3b01      	subs	r3, #1
 8003af4:	041b      	lsls	r3, r3, #16
 8003af6:	431a      	orrs	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003afc:	061b      	lsls	r3, r3, #24
 8003afe:	4313      	orrs	r3, r2
 8003b00:	4a1b      	ldr	r2, [pc, #108]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003b02:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003b06:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b08:	4b19      	ldr	r3, [pc, #100]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a18      	ldr	r2, [pc, #96]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003b0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b14:	f7fd ffca 	bl	8001aac <HAL_GetTick>
 8003b18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b1a:	e008      	b.n	8003b2e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b1c:	f7fd ffc6 	bl	8001aac <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	2b02      	cmp	r3, #2
 8003b28:	d901      	bls.n	8003b2e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	e057      	b.n	8003bde <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b2e:	4b10      	ldr	r3, [pc, #64]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d0f0      	beq.n	8003b1c <HAL_RCC_OscConfig+0x478>
 8003b3a:	e04f      	b.n	8003bdc <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a0b      	ldr	r2, [pc, #44]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003b42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b48:	f7fd ffb0 	bl	8001aac <HAL_GetTick>
 8003b4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b4e:	e008      	b.n	8003b62 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b50:	f7fd ffac 	bl	8001aac <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d901      	bls.n	8003b62 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e03d      	b.n	8003bde <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b62:	4b03      	ldr	r3, [pc, #12]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1f0      	bne.n	8003b50 <HAL_RCC_OscConfig+0x4ac>
 8003b6e:	e035      	b.n	8003bdc <HAL_RCC_OscConfig+0x538>
 8003b70:	40023800 	.word	0x40023800
 8003b74:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003b78:	4b1b      	ldr	r3, [pc, #108]	@ (8003be8 <HAL_RCC_OscConfig+0x544>)
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	699b      	ldr	r3, [r3, #24]
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d028      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d121      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d11a      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ba8:	4013      	ands	r3, r2
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003bae:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d111      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bbe:	085b      	lsrs	r3, r3, #1
 8003bc0:	3b01      	subs	r3, #1
 8003bc2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d107      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d001      	beq.n	8003bdc <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e000      	b.n	8003bde <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003bdc:	2300      	movs	r3, #0
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3718      	adds	r7, #24
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}
 8003be6:	bf00      	nop
 8003be8:	40023800 	.word	0x40023800

08003bec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d101      	bne.n	8003c04 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e0d0      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c04:	4b6a      	ldr	r3, [pc, #424]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c4>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 030f 	and.w	r3, r3, #15
 8003c0c:	683a      	ldr	r2, [r7, #0]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d910      	bls.n	8003c34 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c12:	4b67      	ldr	r3, [pc, #412]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c4>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f023 020f 	bic.w	r2, r3, #15
 8003c1a:	4965      	ldr	r1, [pc, #404]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c4>)
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c22:	4b63      	ldr	r3, [pc, #396]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c4>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 030f 	and.w	r3, r3, #15
 8003c2a:	683a      	ldr	r2, [r7, #0]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d001      	beq.n	8003c34 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e0b8      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0302 	and.w	r3, r3, #2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d020      	beq.n	8003c82 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0304 	and.w	r3, r3, #4
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d005      	beq.n	8003c58 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c4c:	4b59      	ldr	r3, [pc, #356]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c8>)
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	4a58      	ldr	r2, [pc, #352]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c8>)
 8003c52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003c56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0308 	and.w	r3, r3, #8
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d005      	beq.n	8003c70 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c64:	4b53      	ldr	r3, [pc, #332]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c8>)
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	4a52      	ldr	r2, [pc, #328]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c8>)
 8003c6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003c6e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c70:	4b50      	ldr	r3, [pc, #320]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c8>)
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	494d      	ldr	r1, [pc, #308]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c8>)
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0301 	and.w	r3, r3, #1
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d040      	beq.n	8003d10 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d107      	bne.n	8003ca6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c96:	4b47      	ldr	r3, [pc, #284]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c8>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d115      	bne.n	8003cce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e07f      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d107      	bne.n	8003cbe <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cae:	4b41      	ldr	r3, [pc, #260]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c8>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d109      	bne.n	8003cce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e073      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cbe:	4b3d      	ldr	r3, [pc, #244]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c8>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d101      	bne.n	8003cce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e06b      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cce:	4b39      	ldr	r3, [pc, #228]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c8>)
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f023 0203 	bic.w	r2, r3, #3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	4936      	ldr	r1, [pc, #216]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c8>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ce0:	f7fd fee4 	bl	8001aac <HAL_GetTick>
 8003ce4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ce6:	e00a      	b.n	8003cfe <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ce8:	f7fd fee0 	bl	8001aac <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d901      	bls.n	8003cfe <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e053      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cfe:	4b2d      	ldr	r3, [pc, #180]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	f003 020c 	and.w	r2, r3, #12
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d1eb      	bne.n	8003ce8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d10:	4b27      	ldr	r3, [pc, #156]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 030f 	and.w	r3, r3, #15
 8003d18:	683a      	ldr	r2, [r7, #0]
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d210      	bcs.n	8003d40 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d1e:	4b24      	ldr	r3, [pc, #144]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f023 020f 	bic.w	r2, r3, #15
 8003d26:	4922      	ldr	r1, [pc, #136]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d2e:	4b20      	ldr	r3, [pc, #128]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 030f 	and.w	r3, r3, #15
 8003d36:	683a      	ldr	r2, [r7, #0]
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	d001      	beq.n	8003d40 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e032      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0304 	and.w	r3, r3, #4
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d008      	beq.n	8003d5e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d4c:	4b19      	ldr	r3, [pc, #100]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	4916      	ldr	r1, [pc, #88]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0308 	and.w	r3, r3, #8
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d009      	beq.n	8003d7e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003d6a:	4b12      	ldr	r3, [pc, #72]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	691b      	ldr	r3, [r3, #16]
 8003d76:	00db      	lsls	r3, r3, #3
 8003d78:	490e      	ldr	r1, [pc, #56]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d7e:	f000 f821 	bl	8003dc4 <HAL_RCC_GetSysClockFreq>
 8003d82:	4602      	mov	r2, r0
 8003d84:	4b0b      	ldr	r3, [pc, #44]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	091b      	lsrs	r3, r3, #4
 8003d8a:	f003 030f 	and.w	r3, r3, #15
 8003d8e:	490a      	ldr	r1, [pc, #40]	@ (8003db8 <HAL_RCC_ClockConfig+0x1cc>)
 8003d90:	5ccb      	ldrb	r3, [r1, r3]
 8003d92:	fa22 f303 	lsr.w	r3, r2, r3
 8003d96:	4a09      	ldr	r2, [pc, #36]	@ (8003dbc <HAL_RCC_ClockConfig+0x1d0>)
 8003d98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d9a:	4b09      	ldr	r3, [pc, #36]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1d4>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f7fd fe40 	bl	8001a24 <HAL_InitTick>

  return HAL_OK;
 8003da4:	2300      	movs	r3, #0
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3710      	adds	r7, #16
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	40023c00 	.word	0x40023c00
 8003db4:	40023800 	.word	0x40023800
 8003db8:	0800ab30 	.word	0x0800ab30
 8003dbc:	2000000c 	.word	0x2000000c
 8003dc0:	20000010 	.word	0x20000010

08003dc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dc8:	b094      	sub	sp, #80	@ 0x50
 8003dca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	647b      	str	r3, [r7, #68]	@ 0x44
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ddc:	4b79      	ldr	r3, [pc, #484]	@ (8003fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	f003 030c 	and.w	r3, r3, #12
 8003de4:	2b08      	cmp	r3, #8
 8003de6:	d00d      	beq.n	8003e04 <HAL_RCC_GetSysClockFreq+0x40>
 8003de8:	2b08      	cmp	r3, #8
 8003dea:	f200 80e1 	bhi.w	8003fb0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d002      	beq.n	8003df8 <HAL_RCC_GetSysClockFreq+0x34>
 8003df2:	2b04      	cmp	r3, #4
 8003df4:	d003      	beq.n	8003dfe <HAL_RCC_GetSysClockFreq+0x3a>
 8003df6:	e0db      	b.n	8003fb0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003df8:	4b73      	ldr	r3, [pc, #460]	@ (8003fc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003dfa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003dfc:	e0db      	b.n	8003fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003dfe:	4b72      	ldr	r3, [pc, #456]	@ (8003fc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e02:	e0d8      	b.n	8003fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e04:	4b6f      	ldr	r3, [pc, #444]	@ (8003fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e0c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003e0e:	4b6d      	ldr	r3, [pc, #436]	@ (8003fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d063      	beq.n	8003ee2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e1a:	4b6a      	ldr	r3, [pc, #424]	@ (8003fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	099b      	lsrs	r3, r3, #6
 8003e20:	2200      	movs	r2, #0
 8003e22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e24:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003e26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e2e:	2300      	movs	r3, #0
 8003e30:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003e36:	4622      	mov	r2, r4
 8003e38:	462b      	mov	r3, r5
 8003e3a:	f04f 0000 	mov.w	r0, #0
 8003e3e:	f04f 0100 	mov.w	r1, #0
 8003e42:	0159      	lsls	r1, r3, #5
 8003e44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e48:	0150      	lsls	r0, r2, #5
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	460b      	mov	r3, r1
 8003e4e:	4621      	mov	r1, r4
 8003e50:	1a51      	subs	r1, r2, r1
 8003e52:	6139      	str	r1, [r7, #16]
 8003e54:	4629      	mov	r1, r5
 8003e56:	eb63 0301 	sbc.w	r3, r3, r1
 8003e5a:	617b      	str	r3, [r7, #20]
 8003e5c:	f04f 0200 	mov.w	r2, #0
 8003e60:	f04f 0300 	mov.w	r3, #0
 8003e64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e68:	4659      	mov	r1, fp
 8003e6a:	018b      	lsls	r3, r1, #6
 8003e6c:	4651      	mov	r1, sl
 8003e6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e72:	4651      	mov	r1, sl
 8003e74:	018a      	lsls	r2, r1, #6
 8003e76:	4651      	mov	r1, sl
 8003e78:	ebb2 0801 	subs.w	r8, r2, r1
 8003e7c:	4659      	mov	r1, fp
 8003e7e:	eb63 0901 	sbc.w	r9, r3, r1
 8003e82:	f04f 0200 	mov.w	r2, #0
 8003e86:	f04f 0300 	mov.w	r3, #0
 8003e8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e96:	4690      	mov	r8, r2
 8003e98:	4699      	mov	r9, r3
 8003e9a:	4623      	mov	r3, r4
 8003e9c:	eb18 0303 	adds.w	r3, r8, r3
 8003ea0:	60bb      	str	r3, [r7, #8]
 8003ea2:	462b      	mov	r3, r5
 8003ea4:	eb49 0303 	adc.w	r3, r9, r3
 8003ea8:	60fb      	str	r3, [r7, #12]
 8003eaa:	f04f 0200 	mov.w	r2, #0
 8003eae:	f04f 0300 	mov.w	r3, #0
 8003eb2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003eb6:	4629      	mov	r1, r5
 8003eb8:	028b      	lsls	r3, r1, #10
 8003eba:	4621      	mov	r1, r4
 8003ebc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ec0:	4621      	mov	r1, r4
 8003ec2:	028a      	lsls	r2, r1, #10
 8003ec4:	4610      	mov	r0, r2
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003eca:	2200      	movs	r2, #0
 8003ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ece:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ed0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ed4:	f7fc f9f4 	bl	80002c0 <__aeabi_uldivmod>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	460b      	mov	r3, r1
 8003edc:	4613      	mov	r3, r2
 8003ede:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ee0:	e058      	b.n	8003f94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ee2:	4b38      	ldr	r3, [pc, #224]	@ (8003fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	099b      	lsrs	r3, r3, #6
 8003ee8:	2200      	movs	r2, #0
 8003eea:	4618      	mov	r0, r3
 8003eec:	4611      	mov	r1, r2
 8003eee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ef2:	623b      	str	r3, [r7, #32]
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ef8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003efc:	4642      	mov	r2, r8
 8003efe:	464b      	mov	r3, r9
 8003f00:	f04f 0000 	mov.w	r0, #0
 8003f04:	f04f 0100 	mov.w	r1, #0
 8003f08:	0159      	lsls	r1, r3, #5
 8003f0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f0e:	0150      	lsls	r0, r2, #5
 8003f10:	4602      	mov	r2, r0
 8003f12:	460b      	mov	r3, r1
 8003f14:	4641      	mov	r1, r8
 8003f16:	ebb2 0a01 	subs.w	sl, r2, r1
 8003f1a:	4649      	mov	r1, r9
 8003f1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003f20:	f04f 0200 	mov.w	r2, #0
 8003f24:	f04f 0300 	mov.w	r3, #0
 8003f28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003f2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003f30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003f34:	ebb2 040a 	subs.w	r4, r2, sl
 8003f38:	eb63 050b 	sbc.w	r5, r3, fp
 8003f3c:	f04f 0200 	mov.w	r2, #0
 8003f40:	f04f 0300 	mov.w	r3, #0
 8003f44:	00eb      	lsls	r3, r5, #3
 8003f46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f4a:	00e2      	lsls	r2, r4, #3
 8003f4c:	4614      	mov	r4, r2
 8003f4e:	461d      	mov	r5, r3
 8003f50:	4643      	mov	r3, r8
 8003f52:	18e3      	adds	r3, r4, r3
 8003f54:	603b      	str	r3, [r7, #0]
 8003f56:	464b      	mov	r3, r9
 8003f58:	eb45 0303 	adc.w	r3, r5, r3
 8003f5c:	607b      	str	r3, [r7, #4]
 8003f5e:	f04f 0200 	mov.w	r2, #0
 8003f62:	f04f 0300 	mov.w	r3, #0
 8003f66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f6a:	4629      	mov	r1, r5
 8003f6c:	028b      	lsls	r3, r1, #10
 8003f6e:	4621      	mov	r1, r4
 8003f70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f74:	4621      	mov	r1, r4
 8003f76:	028a      	lsls	r2, r1, #10
 8003f78:	4610      	mov	r0, r2
 8003f7a:	4619      	mov	r1, r3
 8003f7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f7e:	2200      	movs	r2, #0
 8003f80:	61bb      	str	r3, [r7, #24]
 8003f82:	61fa      	str	r2, [r7, #28]
 8003f84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f88:	f7fc f99a 	bl	80002c0 <__aeabi_uldivmod>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	460b      	mov	r3, r1
 8003f90:	4613      	mov	r3, r2
 8003f92:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003f94:	4b0b      	ldr	r3, [pc, #44]	@ (8003fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	0c1b      	lsrs	r3, r3, #16
 8003f9a:	f003 0303 	and.w	r3, r3, #3
 8003f9e:	3301      	adds	r3, #1
 8003fa0:	005b      	lsls	r3, r3, #1
 8003fa2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003fa4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003fa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fae:	e002      	b.n	8003fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fb0:	4b05      	ldr	r3, [pc, #20]	@ (8003fc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003fb2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3750      	adds	r7, #80	@ 0x50
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fc2:	bf00      	nop
 8003fc4:	40023800 	.word	0x40023800
 8003fc8:	00f42400 	.word	0x00f42400

08003fcc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fd0:	4b03      	ldr	r3, [pc, #12]	@ (8003fe0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr
 8003fde:	bf00      	nop
 8003fe0:	2000000c 	.word	0x2000000c

08003fe4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b088      	sub	sp, #32
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003fec:	2300      	movs	r3, #0
 8003fee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0301 	and.w	r3, r3, #1
 8004004:	2b00      	cmp	r3, #0
 8004006:	d012      	beq.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004008:	4b65      	ldr	r3, [pc, #404]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	4a64      	ldr	r2, [pc, #400]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800400e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004012:	6093      	str	r3, [r2, #8]
 8004014:	4b62      	ldr	r3, [pc, #392]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004016:	689a      	ldr	r2, [r3, #8]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800401c:	4960      	ldr	r1, [pc, #384]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800401e:	4313      	orrs	r3, r2
 8004020:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004026:	2b00      	cmp	r3, #0
 8004028:	d101      	bne.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 800402a:	2301      	movs	r3, #1
 800402c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004036:	2b00      	cmp	r3, #0
 8004038:	d017      	beq.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800403a:	4b59      	ldr	r3, [pc, #356]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800403c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004040:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004048:	4955      	ldr	r1, [pc, #340]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800404a:	4313      	orrs	r3, r2
 800404c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004054:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004058:	d101      	bne.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 800405a:	2301      	movs	r3, #1
 800405c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004062:	2b00      	cmp	r3, #0
 8004064:	d101      	bne.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8004066:	2301      	movs	r3, #1
 8004068:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004072:	2b00      	cmp	r3, #0
 8004074:	d017      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004076:	4b4a      	ldr	r3, [pc, #296]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004078:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800407c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004084:	4946      	ldr	r1, [pc, #280]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004086:	4313      	orrs	r3, r2
 8004088:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004090:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004094:	d101      	bne.n	800409a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8004096:	2301      	movs	r3, #1
 8004098:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d101      	bne.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 80040a2:	2301      	movs	r3, #1
 80040a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0320 	and.w	r3, r3, #32
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f000 808b 	beq.w	80041ca <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80040b4:	4b3a      	ldr	r3, [pc, #232]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80040b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b8:	4a39      	ldr	r2, [pc, #228]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80040ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040be:	6413      	str	r3, [r2, #64]	@ 0x40
 80040c0:	4b37      	ldr	r3, [pc, #220]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80040c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040c8:	60fb      	str	r3, [r7, #12]
 80040ca:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80040cc:	4b35      	ldr	r3, [pc, #212]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a34      	ldr	r2, [pc, #208]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80040d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040d8:	f7fd fce8 	bl	8001aac <HAL_GetTick>
 80040dc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80040de:	e008      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040e0:	f7fd fce4 	bl	8001aac <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	2b64      	cmp	r3, #100	@ 0x64
 80040ec:	d901      	bls.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e2bc      	b.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80040f2:	4b2c      	ldr	r3, [pc, #176]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d0f0      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80040fe:	4b28      	ldr	r3, [pc, #160]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004100:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004102:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004106:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d035      	beq.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004112:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004116:	693a      	ldr	r2, [r7, #16]
 8004118:	429a      	cmp	r2, r3
 800411a:	d02e      	beq.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800411c:	4b20      	ldr	r3, [pc, #128]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800411e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004120:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004124:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004126:	4b1e      	ldr	r3, [pc, #120]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800412a:	4a1d      	ldr	r2, [pc, #116]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800412c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004130:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004132:	4b1b      	ldr	r3, [pc, #108]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004134:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004136:	4a1a      	ldr	r2, [pc, #104]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004138:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800413c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800413e:	4a18      	ldr	r2, [pc, #96]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004144:	4b16      	ldr	r3, [pc, #88]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004146:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004148:	f003 0301 	and.w	r3, r3, #1
 800414c:	2b01      	cmp	r3, #1
 800414e:	d114      	bne.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004150:	f7fd fcac 	bl	8001aac <HAL_GetTick>
 8004154:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004156:	e00a      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004158:	f7fd fca8 	bl	8001aac <HAL_GetTick>
 800415c:	4602      	mov	r2, r0
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004166:	4293      	cmp	r3, r2
 8004168:	d901      	bls.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e27e      	b.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800416e:	4b0c      	ldr	r3, [pc, #48]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004170:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d0ee      	beq.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800417e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004182:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004186:	d111      	bne.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8004188:	4b05      	ldr	r3, [pc, #20]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004194:	4b04      	ldr	r3, [pc, #16]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004196:	400b      	ands	r3, r1
 8004198:	4901      	ldr	r1, [pc, #4]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800419a:	4313      	orrs	r3, r2
 800419c:	608b      	str	r3, [r1, #8]
 800419e:	e00b      	b.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80041a0:	40023800 	.word	0x40023800
 80041a4:	40007000 	.word	0x40007000
 80041a8:	0ffffcff 	.word	0x0ffffcff
 80041ac:	4ba4      	ldr	r3, [pc, #656]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	4aa3      	ldr	r2, [pc, #652]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041b2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80041b6:	6093      	str	r3, [r2, #8]
 80041b8:	4ba1      	ldr	r3, [pc, #644]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041ba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041c4:	499e      	ldr	r1, [pc, #632]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0310 	and.w	r3, r3, #16
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d010      	beq.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80041d6:	4b9a      	ldr	r3, [pc, #616]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80041dc:	4a98      	ldr	r2, [pc, #608]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041e2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80041e6:	4b96      	ldr	r3, [pc, #600]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041e8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f0:	4993      	ldr	r1, [pc, #588]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d00a      	beq.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004204:	4b8e      	ldr	r3, [pc, #568]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004206:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800420a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004212:	498b      	ldr	r1, [pc, #556]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004214:	4313      	orrs	r3, r2
 8004216:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00a      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004226:	4b86      	ldr	r3, [pc, #536]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004228:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800422c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004234:	4982      	ldr	r1, [pc, #520]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004236:	4313      	orrs	r3, r2
 8004238:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004244:	2b00      	cmp	r3, #0
 8004246:	d00a      	beq.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004248:	4b7d      	ldr	r3, [pc, #500]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800424a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800424e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004256:	497a      	ldr	r1, [pc, #488]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004258:	4313      	orrs	r3, r2
 800425a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004266:	2b00      	cmp	r3, #0
 8004268:	d00a      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800426a:	4b75      	ldr	r3, [pc, #468]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800426c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004270:	f023 0203 	bic.w	r2, r3, #3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004278:	4971      	ldr	r1, [pc, #452]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800427a:	4313      	orrs	r3, r2
 800427c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00a      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800428c:	4b6c      	ldr	r3, [pc, #432]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800428e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004292:	f023 020c 	bic.w	r2, r3, #12
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429a:	4969      	ldr	r1, [pc, #420]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800429c:	4313      	orrs	r3, r2
 800429e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00a      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80042ae:	4b64      	ldr	r3, [pc, #400]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80042b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042b4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042bc:	4960      	ldr	r1, [pc, #384]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80042be:	4313      	orrs	r3, r2
 80042c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d00a      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80042d0:	4b5b      	ldr	r3, [pc, #364]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80042d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042d6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042de:	4958      	ldr	r1, [pc, #352]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80042e0:	4313      	orrs	r3, r2
 80042e2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00a      	beq.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80042f2:	4b53      	ldr	r3, [pc, #332]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80042f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004300:	494f      	ldr	r1, [pc, #316]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004302:	4313      	orrs	r3, r2
 8004304:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004310:	2b00      	cmp	r3, #0
 8004312:	d00a      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004314:	4b4a      	ldr	r3, [pc, #296]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004316:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800431a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004322:	4947      	ldr	r1, [pc, #284]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004324:	4313      	orrs	r3, r2
 8004326:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d00a      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004336:	4b42      	ldr	r3, [pc, #264]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004338:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800433c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004344:	493e      	ldr	r1, [pc, #248]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004346:	4313      	orrs	r3, r2
 8004348:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004354:	2b00      	cmp	r3, #0
 8004356:	d00a      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004358:	4b39      	ldr	r3, [pc, #228]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800435a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800435e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004366:	4936      	ldr	r1, [pc, #216]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004368:	4313      	orrs	r3, r2
 800436a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d011      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800437a:	4b31      	ldr	r3, [pc, #196]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800437c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004380:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004388:	492d      	ldr	r1, [pc, #180]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800438a:	4313      	orrs	r3, r2
 800438c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004394:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004398:	d101      	bne.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 800439a:	2301      	movs	r3, #1
 800439c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00a      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80043aa:	4b25      	ldr	r3, [pc, #148]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043b0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043b8:	4921      	ldr	r1, [pc, #132]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d00a      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80043cc:	4b1c      	ldr	r3, [pc, #112]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043d2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043da:	4919      	ldr	r1, [pc, #100]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d00a      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80043ee:	4b14      	ldr	r3, [pc, #80]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043f4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80043fc:	4910      	ldr	r1, [pc, #64]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	2b01      	cmp	r3, #1
 8004408:	d006      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x434>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004412:	2b00      	cmp	r3, #0
 8004414:	f000 809d 	beq.w	8004552 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004418:	4b09      	ldr	r3, [pc, #36]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a08      	ldr	r2, [pc, #32]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800441e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004422:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004424:	f7fd fb42 	bl	8001aac <HAL_GetTick>
 8004428:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800442a:	e00b      	b.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800442c:	f7fd fb3e 	bl	8001aac <HAL_GetTick>
 8004430:	4602      	mov	r2, r0
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	2b64      	cmp	r3, #100	@ 0x64
 8004438:	d904      	bls.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e116      	b.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x688>
 800443e:	bf00      	nop
 8004440:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004444:	4b8b      	ldr	r3, [pc, #556]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1ed      	bne.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0301 	and.w	r3, r3, #1
 8004458:	2b00      	cmp	r3, #0
 800445a:	d017      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004460:	2b00      	cmp	r3, #0
 8004462:	d113      	bne.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004464:	4b83      	ldr	r3, [pc, #524]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004466:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800446a:	0e1b      	lsrs	r3, r3, #24
 800446c:	f003 030f 	and.w	r3, r3, #15
 8004470:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	019a      	lsls	r2, r3, #6
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	061b      	lsls	r3, r3, #24
 800447c:	431a      	orrs	r2, r3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	071b      	lsls	r3, r3, #28
 8004484:	497b      	ldr	r1, [pc, #492]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004486:	4313      	orrs	r3, r2
 8004488:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004494:	2b00      	cmp	r3, #0
 8004496:	d004      	beq.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800449c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044a0:	d00a      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d024      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044b6:	d11f      	bne.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80044b8:	4b6e      	ldr	r3, [pc, #440]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80044ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044be:	0f1b      	lsrs	r3, r3, #28
 80044c0:	f003 0307 	and.w	r3, r3, #7
 80044c4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	019a      	lsls	r2, r3, #6
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	061b      	lsls	r3, r3, #24
 80044d2:	431a      	orrs	r2, r3
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	071b      	lsls	r3, r3, #28
 80044d8:	4966      	ldr	r1, [pc, #408]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80044da:	4313      	orrs	r3, r2
 80044dc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80044e0:	4b64      	ldr	r3, [pc, #400]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80044e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80044e6:	f023 021f 	bic.w	r2, r3, #31
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	69db      	ldr	r3, [r3, #28]
 80044ee:	3b01      	subs	r3, #1
 80044f0:	4960      	ldr	r1, [pc, #384]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80044f2:	4313      	orrs	r3, r2
 80044f4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004500:	2b00      	cmp	r3, #0
 8004502:	d00d      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	019a      	lsls	r2, r3, #6
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	061b      	lsls	r3, r3, #24
 8004510:	431a      	orrs	r2, r3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	071b      	lsls	r3, r3, #28
 8004518:	4956      	ldr	r1, [pc, #344]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800451a:	4313      	orrs	r3, r2
 800451c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004520:	4b54      	ldr	r3, [pc, #336]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a53      	ldr	r2, [pc, #332]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004526:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800452a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800452c:	f7fd fabe 	bl	8001aac <HAL_GetTick>
 8004530:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004532:	e008      	b.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004534:	f7fd faba 	bl	8001aac <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b64      	cmp	r3, #100	@ 0x64
 8004540:	d901      	bls.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e092      	b.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004546:	4b4b      	ldr	r3, [pc, #300]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d0f0      	beq.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004552:	69bb      	ldr	r3, [r7, #24]
 8004554:	2b01      	cmp	r3, #1
 8004556:	f040 8088 	bne.w	800466a <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800455a:	4b46      	ldr	r3, [pc, #280]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a45      	ldr	r2, [pc, #276]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004560:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004564:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004566:	f7fd faa1 	bl	8001aac <HAL_GetTick>
 800456a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800456c:	e008      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800456e:	f7fd fa9d 	bl	8001aac <HAL_GetTick>
 8004572:	4602      	mov	r2, r0
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	2b64      	cmp	r3, #100	@ 0x64
 800457a:	d901      	bls.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800457c:	2303      	movs	r3, #3
 800457e:	e075      	b.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004580:	4b3c      	ldr	r3, [pc, #240]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004588:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800458c:	d0ef      	beq.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d003      	beq.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d009      	beq.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d024      	beq.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d120      	bne.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80045b6:	4b2f      	ldr	r3, [pc, #188]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80045b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045bc:	0c1b      	lsrs	r3, r3, #16
 80045be:	f003 0303 	and.w	r3, r3, #3
 80045c2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	691b      	ldr	r3, [r3, #16]
 80045c8:	019a      	lsls	r2, r3, #6
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	041b      	lsls	r3, r3, #16
 80045ce:	431a      	orrs	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	695b      	ldr	r3, [r3, #20]
 80045d4:	061b      	lsls	r3, r3, #24
 80045d6:	4927      	ldr	r1, [pc, #156]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80045de:	4b25      	ldr	r3, [pc, #148]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80045e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80045e4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a1b      	ldr	r3, [r3, #32]
 80045ec:	3b01      	subs	r3, #1
 80045ee:	021b      	lsls	r3, r3, #8
 80045f0:	4920      	ldr	r1, [pc, #128]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80045f2:	4313      	orrs	r3, r2
 80045f4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004600:	2b00      	cmp	r3, #0
 8004602:	d018      	beq.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004608:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800460c:	d113      	bne.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800460e:	4b19      	ldr	r3, [pc, #100]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004614:	0e1b      	lsrs	r3, r3, #24
 8004616:	f003 030f 	and.w	r3, r3, #15
 800461a:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	691b      	ldr	r3, [r3, #16]
 8004620:	019a      	lsls	r2, r3, #6
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	699b      	ldr	r3, [r3, #24]
 8004626:	041b      	lsls	r3, r3, #16
 8004628:	431a      	orrs	r2, r3
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	061b      	lsls	r3, r3, #24
 800462e:	4911      	ldr	r1, [pc, #68]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004630:	4313      	orrs	r3, r2
 8004632:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004636:	4b0f      	ldr	r3, [pc, #60]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a0e      	ldr	r2, [pc, #56]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800463c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004640:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004642:	f7fd fa33 	bl	8001aac <HAL_GetTick>
 8004646:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004648:	e008      	b.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800464a:	f7fd fa2f 	bl	8001aac <HAL_GetTick>
 800464e:	4602      	mov	r2, r0
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	2b64      	cmp	r3, #100	@ 0x64
 8004656:	d901      	bls.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004658:	2303      	movs	r3, #3
 800465a:	e007      	b.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800465c:	4b05      	ldr	r3, [pc, #20]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004664:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004668:	d1ef      	bne.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 800466a:	2300      	movs	r3, #0
}
 800466c:	4618      	mov	r0, r3
 800466e:	3720      	adds	r7, #32
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}
 8004674:	40023800 	.word	0x40023800

08004678 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b084      	sub	sp, #16
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d101      	bne.n	800468a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e09d      	b.n	80047c6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468e:	2b00      	cmp	r3, #0
 8004690:	d108      	bne.n	80046a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800469a:	d009      	beq.n	80046b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	61da      	str	r2, [r3, #28]
 80046a2:	e005      	b.n	80046b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2200      	movs	r2, #0
 80046b4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d106      	bne.n	80046d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f7fc ffe2 	bl	8001694 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2202      	movs	r2, #2
 80046d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046e6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80046f0:	d902      	bls.n	80046f8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80046f2:	2300      	movs	r3, #0
 80046f4:	60fb      	str	r3, [r7, #12]
 80046f6:	e002      	b.n	80046fe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80046f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80046fc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004706:	d007      	beq.n	8004718 <HAL_SPI_Init+0xa0>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004710:	d002      	beq.n	8004718 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004728:	431a      	orrs	r2, r3
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	691b      	ldr	r3, [r3, #16]
 800472e:	f003 0302 	and.w	r3, r3, #2
 8004732:	431a      	orrs	r2, r3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	695b      	ldr	r3, [r3, #20]
 8004738:	f003 0301 	and.w	r3, r3, #1
 800473c:	431a      	orrs	r2, r3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	699b      	ldr	r3, [r3, #24]
 8004742:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004746:	431a      	orrs	r2, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	69db      	ldr	r3, [r3, #28]
 800474c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004750:	431a      	orrs	r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6a1b      	ldr	r3, [r3, #32]
 8004756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800475a:	ea42 0103 	orr.w	r1, r2, r3
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004762:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	430a      	orrs	r2, r1
 800476c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	699b      	ldr	r3, [r3, #24]
 8004772:	0c1b      	lsrs	r3, r3, #16
 8004774:	f003 0204 	and.w	r2, r3, #4
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800477c:	f003 0310 	and.w	r3, r3, #16
 8004780:	431a      	orrs	r2, r3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004786:	f003 0308 	and.w	r3, r3, #8
 800478a:	431a      	orrs	r2, r3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004794:	ea42 0103 	orr.w	r1, r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	430a      	orrs	r2, r1
 80047a4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	69da      	ldr	r2, [r3, #28]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80047b4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2200      	movs	r2, #0
 80047ba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80047c4:	2300      	movs	r3, #0
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3710      	adds	r7, #16
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}

080047ce <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047ce:	b580      	push	{r7, lr}
 80047d0:	b088      	sub	sp, #32
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	60f8      	str	r0, [r7, #12]
 80047d6:	60b9      	str	r1, [r7, #8]
 80047d8:	603b      	str	r3, [r7, #0]
 80047da:	4613      	mov	r3, r2
 80047dc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047de:	f7fd f965 	bl	8001aac <HAL_GetTick>
 80047e2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80047e4:	88fb      	ldrh	r3, [r7, #6]
 80047e6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d001      	beq.n	80047f8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80047f4:	2302      	movs	r3, #2
 80047f6:	e15c      	b.n	8004ab2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d002      	beq.n	8004804 <HAL_SPI_Transmit+0x36>
 80047fe:	88fb      	ldrh	r3, [r7, #6]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d101      	bne.n	8004808 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e154      	b.n	8004ab2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800480e:	2b01      	cmp	r3, #1
 8004810:	d101      	bne.n	8004816 <HAL_SPI_Transmit+0x48>
 8004812:	2302      	movs	r3, #2
 8004814:	e14d      	b.n	8004ab2 <HAL_SPI_Transmit+0x2e4>
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2201      	movs	r2, #1
 800481a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2203      	movs	r2, #3
 8004822:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2200      	movs	r2, #0
 800482a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	68ba      	ldr	r2, [r7, #8]
 8004830:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	88fa      	ldrh	r2, [r7, #6]
 8004836:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	88fa      	ldrh	r2, [r7, #6]
 800483c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2200      	movs	r2, #0
 8004842:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2200      	movs	r2, #0
 8004848:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2200      	movs	r2, #0
 8004850:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2200      	movs	r2, #0
 8004858:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2200      	movs	r2, #0
 800485e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004868:	d10f      	bne.n	800488a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004878:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004888:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004894:	2b40      	cmp	r3, #64	@ 0x40
 8004896:	d007      	beq.n	80048a8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80048b0:	d952      	bls.n	8004958 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d002      	beq.n	80048c0 <HAL_SPI_Transmit+0xf2>
 80048ba:	8b7b      	ldrh	r3, [r7, #26]
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d145      	bne.n	800494c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c4:	881a      	ldrh	r2, [r3, #0]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048d0:	1c9a      	adds	r2, r3, #2
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048da:	b29b      	uxth	r3, r3
 80048dc:	3b01      	subs	r3, #1
 80048de:	b29a      	uxth	r2, r3
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80048e4:	e032      	b.n	800494c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	f003 0302 	and.w	r3, r3, #2
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	d112      	bne.n	800491a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f8:	881a      	ldrh	r2, [r3, #0]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004904:	1c9a      	adds	r2, r3, #2
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800490e:	b29b      	uxth	r3, r3
 8004910:	3b01      	subs	r3, #1
 8004912:	b29a      	uxth	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004918:	e018      	b.n	800494c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800491a:	f7fd f8c7 	bl	8001aac <HAL_GetTick>
 800491e:	4602      	mov	r2, r0
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	1ad3      	subs	r3, r2, r3
 8004924:	683a      	ldr	r2, [r7, #0]
 8004926:	429a      	cmp	r2, r3
 8004928:	d803      	bhi.n	8004932 <HAL_SPI_Transmit+0x164>
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004930:	d102      	bne.n	8004938 <HAL_SPI_Transmit+0x16a>
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d109      	bne.n	800494c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004948:	2303      	movs	r3, #3
 800494a:	e0b2      	b.n	8004ab2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004950:	b29b      	uxth	r3, r3
 8004952:	2b00      	cmp	r3, #0
 8004954:	d1c7      	bne.n	80048e6 <HAL_SPI_Transmit+0x118>
 8004956:	e083      	b.n	8004a60 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d002      	beq.n	8004966 <HAL_SPI_Transmit+0x198>
 8004960:	8b7b      	ldrh	r3, [r7, #26]
 8004962:	2b01      	cmp	r3, #1
 8004964:	d177      	bne.n	8004a56 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800496a:	b29b      	uxth	r3, r3
 800496c:	2b01      	cmp	r3, #1
 800496e:	d912      	bls.n	8004996 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004974:	881a      	ldrh	r2, [r3, #0]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004980:	1c9a      	adds	r2, r3, #2
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800498a:	b29b      	uxth	r3, r3
 800498c:	3b02      	subs	r3, #2
 800498e:	b29a      	uxth	r2, r3
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004994:	e05f      	b.n	8004a56 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	330c      	adds	r3, #12
 80049a0:	7812      	ldrb	r2, [r2, #0]
 80049a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a8:	1c5a      	adds	r2, r3, #1
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049b2:	b29b      	uxth	r3, r3
 80049b4:	3b01      	subs	r3, #1
 80049b6:	b29a      	uxth	r2, r3
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80049bc:	e04b      	b.n	8004a56 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	f003 0302 	and.w	r3, r3, #2
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d12b      	bne.n	8004a24 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d912      	bls.n	80049fc <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049da:	881a      	ldrh	r2, [r3, #0]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e6:	1c9a      	adds	r2, r3, #2
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	3b02      	subs	r3, #2
 80049f4:	b29a      	uxth	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80049fa:	e02c      	b.n	8004a56 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	330c      	adds	r3, #12
 8004a06:	7812      	ldrb	r2, [r2, #0]
 8004a08:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a0e:	1c5a      	adds	r2, r3, #1
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	b29a      	uxth	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a22:	e018      	b.n	8004a56 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a24:	f7fd f842 	bl	8001aac <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	683a      	ldr	r2, [r7, #0]
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d803      	bhi.n	8004a3c <HAL_SPI_Transmit+0x26e>
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a3a:	d102      	bne.n	8004a42 <HAL_SPI_Transmit+0x274>
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d109      	bne.n	8004a56 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2201      	movs	r2, #1
 8004a46:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004a52:	2303      	movs	r3, #3
 8004a54:	e02d      	b.n	8004ab2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d1ae      	bne.n	80049be <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a60:	69fa      	ldr	r2, [r7, #28]
 8004a62:	6839      	ldr	r1, [r7, #0]
 8004a64:	68f8      	ldr	r0, [r7, #12]
 8004a66:	f000 fd19 	bl	800549c <SPI_EndRxTxTransaction>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d002      	beq.n	8004a76 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2220      	movs	r2, #32
 8004a74:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d10a      	bne.n	8004a94 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a7e:	2300      	movs	r3, #0
 8004a80:	617b      	str	r3, [r7, #20]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	617b      	str	r3, [r7, #20]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	617b      	str	r3, [r7, #20]
 8004a92:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d001      	beq.n	8004ab0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e000      	b.n	8004ab2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
  }
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3720      	adds	r7, #32
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}

08004aba <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004aba:	b580      	push	{r7, lr}
 8004abc:	b088      	sub	sp, #32
 8004abe:	af02      	add	r7, sp, #8
 8004ac0:	60f8      	str	r0, [r7, #12]
 8004ac2:	60b9      	str	r1, [r7, #8]
 8004ac4:	603b      	str	r3, [r7, #0]
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d001      	beq.n	8004ada <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004ad6:	2302      	movs	r3, #2
 8004ad8:	e123      	b.n	8004d22 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d002      	beq.n	8004ae6 <HAL_SPI_Receive+0x2c>
 8004ae0:	88fb      	ldrh	r3, [r7, #6]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d101      	bne.n	8004aea <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e11b      	b.n	8004d22 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004af2:	d112      	bne.n	8004b1a <HAL_SPI_Receive+0x60>
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d10e      	bne.n	8004b1a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2204      	movs	r2, #4
 8004b00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004b04:	88fa      	ldrh	r2, [r7, #6]
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	9300      	str	r3, [sp, #0]
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	68ba      	ldr	r2, [r7, #8]
 8004b0e:	68b9      	ldr	r1, [r7, #8]
 8004b10:	68f8      	ldr	r0, [r7, #12]
 8004b12:	f000 f90a 	bl	8004d2a <HAL_SPI_TransmitReceive>
 8004b16:	4603      	mov	r3, r0
 8004b18:	e103      	b.n	8004d22 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b1a:	f7fc ffc7 	bl	8001aac <HAL_GetTick>
 8004b1e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d101      	bne.n	8004b2e <HAL_SPI_Receive+0x74>
 8004b2a:	2302      	movs	r3, #2
 8004b2c:	e0f9      	b.n	8004d22 <HAL_SPI_Receive+0x268>
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2201      	movs	r2, #1
 8004b32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2204      	movs	r2, #4
 8004b3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	68ba      	ldr	r2, [r7, #8]
 8004b48:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	88fa      	ldrh	r2, [r7, #6]
 8004b4e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	88fa      	ldrh	r2, [r7, #6]
 8004b56:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2200      	movs	r2, #0
 8004b64:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2200      	movs	r2, #0
 8004b76:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004b80:	d908      	bls.n	8004b94 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	685a      	ldr	r2, [r3, #4]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004b90:	605a      	str	r2, [r3, #4]
 8004b92:	e007      	b.n	8004ba4 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	685a      	ldr	r2, [r3, #4]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004ba2:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bac:	d10f      	bne.n	8004bce <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bbc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004bcc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bd8:	2b40      	cmp	r3, #64	@ 0x40
 8004bda:	d007      	beq.n	8004bec <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bea:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004bf4:	d875      	bhi.n	8004ce2 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004bf6:	e037      	b.n	8004c68 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d117      	bne.n	8004c36 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f103 020c 	add.w	r2, r3, #12
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c12:	7812      	ldrb	r2, [r2, #0]
 8004c14:	b2d2      	uxtb	r2, r2
 8004c16:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c1c:	1c5a      	adds	r2, r3, #1
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	3b01      	subs	r3, #1
 8004c2c:	b29a      	uxth	r2, r3
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004c34:	e018      	b.n	8004c68 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c36:	f7fc ff39 	bl	8001aac <HAL_GetTick>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d803      	bhi.n	8004c4e <HAL_SPI_Receive+0x194>
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c4c:	d102      	bne.n	8004c54 <HAL_SPI_Receive+0x19a>
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d109      	bne.n	8004c68 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004c64:	2303      	movs	r3, #3
 8004c66:	e05c      	b.n	8004d22 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d1c1      	bne.n	8004bf8 <HAL_SPI_Receive+0x13e>
 8004c74:	e03b      	b.n	8004cee <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	f003 0301 	and.w	r3, r3, #1
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d115      	bne.n	8004cb0 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	68da      	ldr	r2, [r3, #12]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8e:	b292      	uxth	r2, r2
 8004c90:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c96:	1c9a      	adds	r2, r3, #2
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ca2:	b29b      	uxth	r3, r3
 8004ca4:	3b01      	subs	r3, #1
 8004ca6:	b29a      	uxth	r2, r3
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004cae:	e018      	b.n	8004ce2 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cb0:	f7fc fefc 	bl	8001aac <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	683a      	ldr	r2, [r7, #0]
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d803      	bhi.n	8004cc8 <HAL_SPI_Receive+0x20e>
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cc6:	d102      	bne.n	8004cce <HAL_SPI_Receive+0x214>
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d109      	bne.n	8004ce2 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e01f      	b.n	8004d22 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d1c3      	bne.n	8004c76 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004cee:	697a      	ldr	r2, [r7, #20]
 8004cf0:	6839      	ldr	r1, [r7, #0]
 8004cf2:	68f8      	ldr	r0, [r7, #12]
 8004cf4:	f000 fb56 	bl	80053a4 <SPI_EndRxTransaction>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d002      	beq.n	8004d04 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2220      	movs	r2, #32
 8004d02:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d001      	beq.n	8004d20 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e000      	b.n	8004d22 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8004d20:	2300      	movs	r3, #0
  }
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3718      	adds	r7, #24
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}

08004d2a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004d2a:	b580      	push	{r7, lr}
 8004d2c:	b08a      	sub	sp, #40	@ 0x28
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	60f8      	str	r0, [r7, #12]
 8004d32:	60b9      	str	r1, [r7, #8]
 8004d34:	607a      	str	r2, [r7, #4]
 8004d36:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d3c:	f7fc feb6 	bl	8001aac <HAL_GetTick>
 8004d40:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004d48:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004d50:	887b      	ldrh	r3, [r7, #2]
 8004d52:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004d54:	887b      	ldrh	r3, [r7, #2]
 8004d56:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004d58:	7ffb      	ldrb	r3, [r7, #31]
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d00c      	beq.n	8004d78 <HAL_SPI_TransmitReceive+0x4e>
 8004d5e:	69bb      	ldr	r3, [r7, #24]
 8004d60:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d64:	d106      	bne.n	8004d74 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d102      	bne.n	8004d74 <HAL_SPI_TransmitReceive+0x4a>
 8004d6e:	7ffb      	ldrb	r3, [r7, #31]
 8004d70:	2b04      	cmp	r3, #4
 8004d72:	d001      	beq.n	8004d78 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004d74:	2302      	movs	r3, #2
 8004d76:	e1f3      	b.n	8005160 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d005      	beq.n	8004d8a <HAL_SPI_TransmitReceive+0x60>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d002      	beq.n	8004d8a <HAL_SPI_TransmitReceive+0x60>
 8004d84:	887b      	ldrh	r3, [r7, #2]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d101      	bne.n	8004d8e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e1e8      	b.n	8005160 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d101      	bne.n	8004d9c <HAL_SPI_TransmitReceive+0x72>
 8004d98:	2302      	movs	r3, #2
 8004d9a:	e1e1      	b.n	8005160 <HAL_SPI_TransmitReceive+0x436>
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	2b04      	cmp	r3, #4
 8004dae:	d003      	beq.n	8004db8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2205      	movs	r2, #5
 8004db4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	887a      	ldrh	r2, [r7, #2]
 8004dc8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	887a      	ldrh	r2, [r7, #2]
 8004dd0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	68ba      	ldr	r2, [r7, #8]
 8004dd8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	887a      	ldrh	r2, [r7, #2]
 8004dde:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	887a      	ldrh	r2, [r7, #2]
 8004de4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2200      	movs	r2, #0
 8004dea:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2200      	movs	r2, #0
 8004df0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	68db      	ldr	r3, [r3, #12]
 8004df6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004dfa:	d802      	bhi.n	8004e02 <HAL_SPI_TransmitReceive+0xd8>
 8004dfc:	8abb      	ldrh	r3, [r7, #20]
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d908      	bls.n	8004e14 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	685a      	ldr	r2, [r3, #4]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e10:	605a      	str	r2, [r3, #4]
 8004e12:	e007      	b.n	8004e24 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	685a      	ldr	r2, [r3, #4]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004e22:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e2e:	2b40      	cmp	r3, #64	@ 0x40
 8004e30:	d007      	beq.n	8004e42 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e40:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e4a:	f240 8083 	bls.w	8004f54 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d002      	beq.n	8004e5c <HAL_SPI_TransmitReceive+0x132>
 8004e56:	8afb      	ldrh	r3, [r7, #22]
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d16f      	bne.n	8004f3c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e60:	881a      	ldrh	r2, [r3, #0]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e6c:	1c9a      	adds	r2, r3, #2
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	3b01      	subs	r3, #1
 8004e7a:	b29a      	uxth	r2, r3
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e80:	e05c      	b.n	8004f3c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	f003 0302 	and.w	r3, r3, #2
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	d11b      	bne.n	8004ec8 <HAL_SPI_TransmitReceive+0x19e>
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d016      	beq.n	8004ec8 <HAL_SPI_TransmitReceive+0x19e>
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d113      	bne.n	8004ec8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea4:	881a      	ldrh	r2, [r3, #0]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb0:	1c9a      	adds	r2, r3, #2
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	3b01      	subs	r3, #1
 8004ebe:	b29a      	uxth	r2, r3
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d11c      	bne.n	8004f10 <HAL_SPI_TransmitReceive+0x1e6>
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d016      	beq.n	8004f10 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	68da      	ldr	r2, [r3, #12]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eec:	b292      	uxth	r2, r2
 8004eee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ef4:	1c9a      	adds	r2, r3, #2
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	3b01      	subs	r3, #1
 8004f04:	b29a      	uxth	r2, r3
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f10:	f7fc fdcc 	bl	8001aac <HAL_GetTick>
 8004f14:	4602      	mov	r2, r0
 8004f16:	6a3b      	ldr	r3, [r7, #32]
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d80d      	bhi.n	8004f3c <HAL_SPI_TransmitReceive+0x212>
 8004f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f22:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f26:	d009      	beq.n	8004f3c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004f38:	2303      	movs	r3, #3
 8004f3a:	e111      	b.n	8005160 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d19d      	bne.n	8004e82 <HAL_SPI_TransmitReceive+0x158>
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d197      	bne.n	8004e82 <HAL_SPI_TransmitReceive+0x158>
 8004f52:	e0e5      	b.n	8005120 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d003      	beq.n	8004f64 <HAL_SPI_TransmitReceive+0x23a>
 8004f5c:	8afb      	ldrh	r3, [r7, #22]
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	f040 80d1 	bne.w	8005106 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f68:	b29b      	uxth	r3, r3
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d912      	bls.n	8004f94 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f72:	881a      	ldrh	r2, [r3, #0]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f7e:	1c9a      	adds	r2, r3, #2
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	3b02      	subs	r3, #2
 8004f8c:	b29a      	uxth	r2, r3
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f92:	e0b8      	b.n	8005106 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	330c      	adds	r3, #12
 8004f9e:	7812      	ldrb	r2, [r2, #0]
 8004fa0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fa6:	1c5a      	adds	r2, r3, #1
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	b29a      	uxth	r2, r3
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fba:	e0a4      	b.n	8005106 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	f003 0302 	and.w	r3, r3, #2
 8004fc6:	2b02      	cmp	r3, #2
 8004fc8:	d134      	bne.n	8005034 <HAL_SPI_TransmitReceive+0x30a>
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d02f      	beq.n	8005034 <HAL_SPI_TransmitReceive+0x30a>
 8004fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d12c      	bne.n	8005034 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d912      	bls.n	800500a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe8:	881a      	ldrh	r2, [r3, #0]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ff4:	1c9a      	adds	r2, r3, #2
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	3b02      	subs	r3, #2
 8005002:	b29a      	uxth	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005008:	e012      	b.n	8005030 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	330c      	adds	r3, #12
 8005014:	7812      	ldrb	r2, [r2, #0]
 8005016:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800501c:	1c5a      	adds	r2, r3, #1
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005026:	b29b      	uxth	r3, r3
 8005028:	3b01      	subs	r3, #1
 800502a:	b29a      	uxth	r2, r3
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005030:	2300      	movs	r3, #0
 8005032:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	f003 0301 	and.w	r3, r3, #1
 800503e:	2b01      	cmp	r3, #1
 8005040:	d148      	bne.n	80050d4 <HAL_SPI_TransmitReceive+0x3aa>
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005048:	b29b      	uxth	r3, r3
 800504a:	2b00      	cmp	r3, #0
 800504c:	d042      	beq.n	80050d4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005054:	b29b      	uxth	r3, r3
 8005056:	2b01      	cmp	r3, #1
 8005058:	d923      	bls.n	80050a2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68da      	ldr	r2, [r3, #12]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005064:	b292      	uxth	r2, r2
 8005066:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800506c:	1c9a      	adds	r2, r3, #2
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005078:	b29b      	uxth	r3, r3
 800507a:	3b02      	subs	r3, #2
 800507c:	b29a      	uxth	r2, r3
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800508a:	b29b      	uxth	r3, r3
 800508c:	2b01      	cmp	r3, #1
 800508e:	d81f      	bhi.n	80050d0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	685a      	ldr	r2, [r3, #4]
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800509e:	605a      	str	r2, [r3, #4]
 80050a0:	e016      	b.n	80050d0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f103 020c 	add.w	r2, r3, #12
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ae:	7812      	ldrb	r2, [r2, #0]
 80050b0:	b2d2      	uxtb	r2, r2
 80050b2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050b8:	1c5a      	adds	r2, r3, #1
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	3b01      	subs	r3, #1
 80050c8:	b29a      	uxth	r2, r3
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050d0:	2301      	movs	r3, #1
 80050d2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80050d4:	f7fc fcea 	bl	8001aac <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	6a3b      	ldr	r3, [r7, #32]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d803      	bhi.n	80050ec <HAL_SPI_TransmitReceive+0x3c2>
 80050e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050ea:	d102      	bne.n	80050f2 <HAL_SPI_TransmitReceive+0x3c8>
 80050ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d109      	bne.n	8005106 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2201      	movs	r2, #1
 80050f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2200      	movs	r2, #0
 80050fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005102:	2303      	movs	r3, #3
 8005104:	e02c      	b.n	8005160 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800510a:	b29b      	uxth	r3, r3
 800510c:	2b00      	cmp	r3, #0
 800510e:	f47f af55 	bne.w	8004fbc <HAL_SPI_TransmitReceive+0x292>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005118:	b29b      	uxth	r3, r3
 800511a:	2b00      	cmp	r3, #0
 800511c:	f47f af4e 	bne.w	8004fbc <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005120:	6a3a      	ldr	r2, [r7, #32]
 8005122:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005124:	68f8      	ldr	r0, [r7, #12]
 8005126:	f000 f9b9 	bl	800549c <SPI_EndRxTxTransaction>
 800512a:	4603      	mov	r3, r0
 800512c:	2b00      	cmp	r3, #0
 800512e:	d008      	beq.n	8005142 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2220      	movs	r2, #32
 8005134:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2200      	movs	r2, #0
 800513a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e00e      	b.n	8005160 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2201      	movs	r2, #1
 8005146:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005156:	2b00      	cmp	r3, #0
 8005158:	d001      	beq.n	800515e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e000      	b.n	8005160 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800515e:	2300      	movs	r3, #0
  }
}
 8005160:	4618      	mov	r0, r3
 8005162:	3728      	adds	r7, #40	@ 0x28
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}

08005168 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b088      	sub	sp, #32
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	603b      	str	r3, [r7, #0]
 8005174:	4613      	mov	r3, r2
 8005176:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005178:	f7fc fc98 	bl	8001aac <HAL_GetTick>
 800517c:	4602      	mov	r2, r0
 800517e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005180:	1a9b      	subs	r3, r3, r2
 8005182:	683a      	ldr	r2, [r7, #0]
 8005184:	4413      	add	r3, r2
 8005186:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005188:	f7fc fc90 	bl	8001aac <HAL_GetTick>
 800518c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800518e:	4b39      	ldr	r3, [pc, #228]	@ (8005274 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	015b      	lsls	r3, r3, #5
 8005194:	0d1b      	lsrs	r3, r3, #20
 8005196:	69fa      	ldr	r2, [r7, #28]
 8005198:	fb02 f303 	mul.w	r3, r2, r3
 800519c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800519e:	e055      	b.n	800524c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80051a6:	d051      	beq.n	800524c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051a8:	f7fc fc80 	bl	8001aac <HAL_GetTick>
 80051ac:	4602      	mov	r2, r0
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	69fa      	ldr	r2, [r7, #28]
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d902      	bls.n	80051be <SPI_WaitFlagStateUntilTimeout+0x56>
 80051b8:	69fb      	ldr	r3, [r7, #28]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d13d      	bne.n	800523a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	685a      	ldr	r2, [r3, #4]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80051cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051d6:	d111      	bne.n	80051fc <SPI_WaitFlagStateUntilTimeout+0x94>
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051e0:	d004      	beq.n	80051ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051ea:	d107      	bne.n	80051fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	681a      	ldr	r2, [r3, #0]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005200:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005204:	d10f      	bne.n	8005226 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005214:	601a      	str	r2, [r3, #0]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005224:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2201      	movs	r2, #1
 800522a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005236:	2303      	movs	r3, #3
 8005238:	e018      	b.n	800526c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d102      	bne.n	8005246 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005240:	2300      	movs	r3, #0
 8005242:	61fb      	str	r3, [r7, #28]
 8005244:	e002      	b.n	800524c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	3b01      	subs	r3, #1
 800524a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	689a      	ldr	r2, [r3, #8]
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	4013      	ands	r3, r2
 8005256:	68ba      	ldr	r2, [r7, #8]
 8005258:	429a      	cmp	r2, r3
 800525a:	bf0c      	ite	eq
 800525c:	2301      	moveq	r3, #1
 800525e:	2300      	movne	r3, #0
 8005260:	b2db      	uxtb	r3, r3
 8005262:	461a      	mov	r2, r3
 8005264:	79fb      	ldrb	r3, [r7, #7]
 8005266:	429a      	cmp	r2, r3
 8005268:	d19a      	bne.n	80051a0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800526a:	2300      	movs	r3, #0
}
 800526c:	4618      	mov	r0, r3
 800526e:	3720      	adds	r7, #32
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}
 8005274:	2000000c 	.word	0x2000000c

08005278 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b08a      	sub	sp, #40	@ 0x28
 800527c:	af00      	add	r7, sp, #0
 800527e:	60f8      	str	r0, [r7, #12]
 8005280:	60b9      	str	r1, [r7, #8]
 8005282:	607a      	str	r2, [r7, #4]
 8005284:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005286:	2300      	movs	r3, #0
 8005288:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800528a:	f7fc fc0f 	bl	8001aac <HAL_GetTick>
 800528e:	4602      	mov	r2, r0
 8005290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005292:	1a9b      	subs	r3, r3, r2
 8005294:	683a      	ldr	r2, [r7, #0]
 8005296:	4413      	add	r3, r2
 8005298:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800529a:	f7fc fc07 	bl	8001aac <HAL_GetTick>
 800529e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	330c      	adds	r3, #12
 80052a6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80052a8:	4b3d      	ldr	r3, [pc, #244]	@ (80053a0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	4613      	mov	r3, r2
 80052ae:	009b      	lsls	r3, r3, #2
 80052b0:	4413      	add	r3, r2
 80052b2:	00da      	lsls	r2, r3, #3
 80052b4:	1ad3      	subs	r3, r2, r3
 80052b6:	0d1b      	lsrs	r3, r3, #20
 80052b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052ba:	fb02 f303 	mul.w	r3, r2, r3
 80052be:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80052c0:	e061      	b.n	8005386 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80052c8:	d107      	bne.n	80052da <SPI_WaitFifoStateUntilTimeout+0x62>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d104      	bne.n	80052da <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80052d0:	69fb      	ldr	r3, [r7, #28]
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80052d8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80052e0:	d051      	beq.n	8005386 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052e2:	f7fc fbe3 	bl	8001aac <HAL_GetTick>
 80052e6:	4602      	mov	r2, r0
 80052e8:	6a3b      	ldr	r3, [r7, #32]
 80052ea:	1ad3      	subs	r3, r2, r3
 80052ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d902      	bls.n	80052f8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80052f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d13d      	bne.n	8005374 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	685a      	ldr	r2, [r3, #4]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005306:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005310:	d111      	bne.n	8005336 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800531a:	d004      	beq.n	8005326 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005324:	d107      	bne.n	8005336 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005334:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800533a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800533e:	d10f      	bne.n	8005360 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800534e:	601a      	str	r2, [r3, #0]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800535e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005370:	2303      	movs	r3, #3
 8005372:	e011      	b.n	8005398 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005374:	69bb      	ldr	r3, [r7, #24]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d102      	bne.n	8005380 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800537a:	2300      	movs	r3, #0
 800537c:	627b      	str	r3, [r7, #36]	@ 0x24
 800537e:	e002      	b.n	8005386 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	3b01      	subs	r3, #1
 8005384:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	689a      	ldr	r2, [r3, #8]
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	4013      	ands	r3, r2
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	429a      	cmp	r2, r3
 8005394:	d195      	bne.n	80052c2 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3728      	adds	r7, #40	@ 0x28
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	2000000c 	.word	0x2000000c

080053a4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b088      	sub	sp, #32
 80053a8:	af02      	add	r7, sp, #8
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	60b9      	str	r1, [r7, #8]
 80053ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053b8:	d111      	bne.n	80053de <SPI_EndRxTransaction+0x3a>
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053c2:	d004      	beq.n	80053ce <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053cc:	d107      	bne.n	80053de <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053dc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053e6:	d112      	bne.n	800540e <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	9300      	str	r3, [sp, #0]
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	2200      	movs	r2, #0
 80053f0:	2180      	movs	r1, #128	@ 0x80
 80053f2:	68f8      	ldr	r0, [r7, #12]
 80053f4:	f7ff feb8 	bl	8005168 <SPI_WaitFlagStateUntilTimeout>
 80053f8:	4603      	mov	r3, r0
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d021      	beq.n	8005442 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005402:	f043 0220 	orr.w	r2, r3, #32
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800540a:	2303      	movs	r3, #3
 800540c:	e03d      	b.n	800548a <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800540e:	4b21      	ldr	r3, [pc, #132]	@ (8005494 <SPI_EndRxTransaction+0xf0>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a21      	ldr	r2, [pc, #132]	@ (8005498 <SPI_EndRxTransaction+0xf4>)
 8005414:	fba2 2303 	umull	r2, r3, r2, r3
 8005418:	0d5b      	lsrs	r3, r3, #21
 800541a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800541e:	fb02 f303 	mul.w	r3, r2, r3
 8005422:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00a      	beq.n	8005440 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	3b01      	subs	r3, #1
 800542e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800543a:	2b80      	cmp	r3, #128	@ 0x80
 800543c:	d0f2      	beq.n	8005424 <SPI_EndRxTransaction+0x80>
 800543e:	e000      	b.n	8005442 <SPI_EndRxTransaction+0x9e>
        break;
 8005440:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800544a:	d11d      	bne.n	8005488 <SPI_EndRxTransaction+0xe4>
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005454:	d004      	beq.n	8005460 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800545e:	d113      	bne.n	8005488 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	9300      	str	r3, [sp, #0]
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	2200      	movs	r2, #0
 8005468:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800546c:	68f8      	ldr	r0, [r7, #12]
 800546e:	f7ff ff03 	bl	8005278 <SPI_WaitFifoStateUntilTimeout>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d007      	beq.n	8005488 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800547c:	f043 0220 	orr.w	r2, r3, #32
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005484:	2303      	movs	r3, #3
 8005486:	e000      	b.n	800548a <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8005488:	2300      	movs	r3, #0
}
 800548a:	4618      	mov	r0, r3
 800548c:	3718      	adds	r7, #24
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
 8005492:	bf00      	nop
 8005494:	2000000c 	.word	0x2000000c
 8005498:	165e9f81 	.word	0x165e9f81

0800549c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b088      	sub	sp, #32
 80054a0:	af02      	add	r7, sp, #8
 80054a2:	60f8      	str	r0, [r7, #12]
 80054a4:	60b9      	str	r1, [r7, #8]
 80054a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	9300      	str	r3, [sp, #0]
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80054b4:	68f8      	ldr	r0, [r7, #12]
 80054b6:	f7ff fedf 	bl	8005278 <SPI_WaitFifoStateUntilTimeout>
 80054ba:	4603      	mov	r3, r0
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d007      	beq.n	80054d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054c4:	f043 0220 	orr.w	r2, r3, #32
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80054cc:	2303      	movs	r3, #3
 80054ce:	e046      	b.n	800555e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80054d0:	4b25      	ldr	r3, [pc, #148]	@ (8005568 <SPI_EndRxTxTransaction+0xcc>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a25      	ldr	r2, [pc, #148]	@ (800556c <SPI_EndRxTxTransaction+0xd0>)
 80054d6:	fba2 2303 	umull	r2, r3, r2, r3
 80054da:	0d5b      	lsrs	r3, r3, #21
 80054dc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80054e0:	fb02 f303 	mul.w	r3, r2, r3
 80054e4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054ee:	d112      	bne.n	8005516 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	9300      	str	r3, [sp, #0]
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	2200      	movs	r2, #0
 80054f8:	2180      	movs	r1, #128	@ 0x80
 80054fa:	68f8      	ldr	r0, [r7, #12]
 80054fc:	f7ff fe34 	bl	8005168 <SPI_WaitFlagStateUntilTimeout>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d016      	beq.n	8005534 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800550a:	f043 0220 	orr.w	r2, r3, #32
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005512:	2303      	movs	r3, #3
 8005514:	e023      	b.n	800555e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d00a      	beq.n	8005532 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	3b01      	subs	r3, #1
 8005520:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800552c:	2b80      	cmp	r3, #128	@ 0x80
 800552e:	d0f2      	beq.n	8005516 <SPI_EndRxTxTransaction+0x7a>
 8005530:	e000      	b.n	8005534 <SPI_EndRxTxTransaction+0x98>
        break;
 8005532:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	9300      	str	r3, [sp, #0]
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	2200      	movs	r2, #0
 800553c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005540:	68f8      	ldr	r0, [r7, #12]
 8005542:	f7ff fe99 	bl	8005278 <SPI_WaitFifoStateUntilTimeout>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d007      	beq.n	800555c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005550:	f043 0220 	orr.w	r2, r3, #32
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	e000      	b.n	800555e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800555c:	2300      	movs	r3, #0
}
 800555e:	4618      	mov	r0, r3
 8005560:	3718      	adds	r7, #24
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	2000000c 	.word	0x2000000c
 800556c:	165e9f81 	.word	0x165e9f81

08005570 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005570:	b084      	sub	sp, #16
 8005572:	b580      	push	{r7, lr}
 8005574:	b084      	sub	sp, #16
 8005576:	af00      	add	r7, sp, #0
 8005578:	6078      	str	r0, [r7, #4]
 800557a:	f107 001c 	add.w	r0, r7, #28
 800557e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005582:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005586:	2b01      	cmp	r3, #1
 8005588:	d127      	bne.n	80055da <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800558e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	68da      	ldr	r2, [r3, #12]
 800559a:	4b3a      	ldr	r3, [pc, #232]	@ (8005684 <USB_CoreInit+0x114>)
 800559c:	4013      	ands	r3, r2
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	f043 0210 	orr.w	r2, r3, #16
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80055ba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d105      	bne.n	80055ce <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f001 fb20 	bl	8006c14 <USB_CoreReset>
 80055d4:	4603      	mov	r3, r0
 80055d6:	73fb      	strb	r3, [r7, #15]
 80055d8:	e03c      	b.n	8005654 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80055da:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80055de:	2b03      	cmp	r3, #3
 80055e0:	d127      	bne.n	8005632 <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055e6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	68da      	ldr	r2, [r3, #12]
 80055f2:	4b24      	ldr	r3, [pc, #144]	@ (8005684 <USB_CoreInit+0x114>)
 80055f4:	4013      	ands	r3, r2
 80055f6:	687a      	ldr	r2, [r7, #4]
 80055f8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	68db      	ldr	r3, [r3, #12]
 80055fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	68db      	ldr	r3, [r3, #12]
 800560a:	f023 0210 	bic.w	r2, r3, #16
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 8005612:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005616:	2b01      	cmp	r3, #1
 8005618:	d105      	bne.n	8005626 <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f001 faf4 	bl	8006c14 <USB_CoreReset>
 800562c:	4603      	mov	r3, r0
 800562e:	73fb      	strb	r3, [r7, #15]
 8005630:	e010      	b.n	8005654 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	68db      	ldr	r3, [r3, #12]
 8005636:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f001 fae8 	bl	8006c14 <USB_CoreReset>
 8005644:	4603      	mov	r3, r0
 8005646:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800564c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8005654:	7fbb      	ldrb	r3, [r7, #30]
 8005656:	2b01      	cmp	r3, #1
 8005658:	d10b      	bne.n	8005672 <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	f043 0206 	orr.w	r2, r3, #6
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	f043 0220 	orr.w	r2, r3, #32
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005672:	7bfb      	ldrb	r3, [r7, #15]
}
 8005674:	4618      	mov	r0, r3
 8005676:	3710      	adds	r7, #16
 8005678:	46bd      	mov	sp, r7
 800567a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800567e:	b004      	add	sp, #16
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop
 8005684:	ffbdffbf 	.word	0xffbdffbf

08005688 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005688:	b480      	push	{r7}
 800568a:	b087      	sub	sp, #28
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	4613      	mov	r3, r2
 8005694:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005696:	79fb      	ldrb	r3, [r7, #7]
 8005698:	2b02      	cmp	r3, #2
 800569a:	d165      	bne.n	8005768 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	4a41      	ldr	r2, [pc, #260]	@ (80057a4 <USB_SetTurnaroundTime+0x11c>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d906      	bls.n	80056b2 <USB_SetTurnaroundTime+0x2a>
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	4a40      	ldr	r2, [pc, #256]	@ (80057a8 <USB_SetTurnaroundTime+0x120>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d202      	bcs.n	80056b2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80056ac:	230f      	movs	r3, #15
 80056ae:	617b      	str	r3, [r7, #20]
 80056b0:	e062      	b.n	8005778 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	4a3c      	ldr	r2, [pc, #240]	@ (80057a8 <USB_SetTurnaroundTime+0x120>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d306      	bcc.n	80056c8 <USB_SetTurnaroundTime+0x40>
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	4a3b      	ldr	r2, [pc, #236]	@ (80057ac <USB_SetTurnaroundTime+0x124>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d202      	bcs.n	80056c8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80056c2:	230e      	movs	r3, #14
 80056c4:	617b      	str	r3, [r7, #20]
 80056c6:	e057      	b.n	8005778 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	4a38      	ldr	r2, [pc, #224]	@ (80057ac <USB_SetTurnaroundTime+0x124>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d306      	bcc.n	80056de <USB_SetTurnaroundTime+0x56>
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	4a37      	ldr	r2, [pc, #220]	@ (80057b0 <USB_SetTurnaroundTime+0x128>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d202      	bcs.n	80056de <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80056d8:	230d      	movs	r3, #13
 80056da:	617b      	str	r3, [r7, #20]
 80056dc:	e04c      	b.n	8005778 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	4a33      	ldr	r2, [pc, #204]	@ (80057b0 <USB_SetTurnaroundTime+0x128>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d306      	bcc.n	80056f4 <USB_SetTurnaroundTime+0x6c>
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	4a32      	ldr	r2, [pc, #200]	@ (80057b4 <USB_SetTurnaroundTime+0x12c>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d802      	bhi.n	80056f4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80056ee:	230c      	movs	r3, #12
 80056f0:	617b      	str	r3, [r7, #20]
 80056f2:	e041      	b.n	8005778 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	4a2f      	ldr	r2, [pc, #188]	@ (80057b4 <USB_SetTurnaroundTime+0x12c>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d906      	bls.n	800570a <USB_SetTurnaroundTime+0x82>
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	4a2e      	ldr	r2, [pc, #184]	@ (80057b8 <USB_SetTurnaroundTime+0x130>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d802      	bhi.n	800570a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005704:	230b      	movs	r3, #11
 8005706:	617b      	str	r3, [r7, #20]
 8005708:	e036      	b.n	8005778 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	4a2a      	ldr	r2, [pc, #168]	@ (80057b8 <USB_SetTurnaroundTime+0x130>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d906      	bls.n	8005720 <USB_SetTurnaroundTime+0x98>
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	4a29      	ldr	r2, [pc, #164]	@ (80057bc <USB_SetTurnaroundTime+0x134>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d802      	bhi.n	8005720 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800571a:	230a      	movs	r3, #10
 800571c:	617b      	str	r3, [r7, #20]
 800571e:	e02b      	b.n	8005778 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	4a26      	ldr	r2, [pc, #152]	@ (80057bc <USB_SetTurnaroundTime+0x134>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d906      	bls.n	8005736 <USB_SetTurnaroundTime+0xae>
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	4a25      	ldr	r2, [pc, #148]	@ (80057c0 <USB_SetTurnaroundTime+0x138>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d202      	bcs.n	8005736 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005730:	2309      	movs	r3, #9
 8005732:	617b      	str	r3, [r7, #20]
 8005734:	e020      	b.n	8005778 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	4a21      	ldr	r2, [pc, #132]	@ (80057c0 <USB_SetTurnaroundTime+0x138>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d306      	bcc.n	800574c <USB_SetTurnaroundTime+0xc4>
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	4a20      	ldr	r2, [pc, #128]	@ (80057c4 <USB_SetTurnaroundTime+0x13c>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d802      	bhi.n	800574c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005746:	2308      	movs	r3, #8
 8005748:	617b      	str	r3, [r7, #20]
 800574a:	e015      	b.n	8005778 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	4a1d      	ldr	r2, [pc, #116]	@ (80057c4 <USB_SetTurnaroundTime+0x13c>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d906      	bls.n	8005762 <USB_SetTurnaroundTime+0xda>
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	4a1c      	ldr	r2, [pc, #112]	@ (80057c8 <USB_SetTurnaroundTime+0x140>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d202      	bcs.n	8005762 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800575c:	2307      	movs	r3, #7
 800575e:	617b      	str	r3, [r7, #20]
 8005760:	e00a      	b.n	8005778 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005762:	2306      	movs	r3, #6
 8005764:	617b      	str	r3, [r7, #20]
 8005766:	e007      	b.n	8005778 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005768:	79fb      	ldrb	r3, [r7, #7]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d102      	bne.n	8005774 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800576e:	2309      	movs	r3, #9
 8005770:	617b      	str	r3, [r7, #20]
 8005772:	e001      	b.n	8005778 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005774:	2309      	movs	r3, #9
 8005776:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	68da      	ldr	r2, [r3, #12]
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	029b      	lsls	r3, r3, #10
 800578c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005790:	431a      	orrs	r2, r3
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005796:	2300      	movs	r3, #0
}
 8005798:	4618      	mov	r0, r3
 800579a:	371c      	adds	r7, #28
 800579c:	46bd      	mov	sp, r7
 800579e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a2:	4770      	bx	lr
 80057a4:	00d8acbf 	.word	0x00d8acbf
 80057a8:	00e4e1c0 	.word	0x00e4e1c0
 80057ac:	00f42400 	.word	0x00f42400
 80057b0:	01067380 	.word	0x01067380
 80057b4:	011a499f 	.word	0x011a499f
 80057b8:	01312cff 	.word	0x01312cff
 80057bc:	014ca43f 	.word	0x014ca43f
 80057c0:	016e3600 	.word	0x016e3600
 80057c4:	01a6ab1f 	.word	0x01a6ab1f
 80057c8:	01e84800 	.word	0x01e84800

080057cc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b083      	sub	sp, #12
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	f043 0201 	orr.w	r2, r3, #1
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	370c      	adds	r7, #12
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr

080057ee <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80057ee:	b480      	push	{r7}
 80057f0:	b083      	sub	sp, #12
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	f023 0201 	bic.w	r2, r3, #1
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005802:	2300      	movs	r3, #0
}
 8005804:	4618      	mov	r0, r3
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr

08005810 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	460b      	mov	r3, r1
 800581a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800581c:	2300      	movs	r3, #0
 800581e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800582c:	78fb      	ldrb	r3, [r7, #3]
 800582e:	2b01      	cmp	r3, #1
 8005830:	d115      	bne.n	800585e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	68db      	ldr	r3, [r3, #12]
 8005836:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800583e:	200a      	movs	r0, #10
 8005840:	f7fc f940 	bl	8001ac4 <HAL_Delay>
      ms += 10U;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	330a      	adds	r3, #10
 8005848:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f001 f951 	bl	8006af2 <USB_GetMode>
 8005850:	4603      	mov	r3, r0
 8005852:	2b01      	cmp	r3, #1
 8005854:	d01e      	beq.n	8005894 <USB_SetCurrentMode+0x84>
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2bc7      	cmp	r3, #199	@ 0xc7
 800585a:	d9f0      	bls.n	800583e <USB_SetCurrentMode+0x2e>
 800585c:	e01a      	b.n	8005894 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800585e:	78fb      	ldrb	r3, [r7, #3]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d115      	bne.n	8005890 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005870:	200a      	movs	r0, #10
 8005872:	f7fc f927 	bl	8001ac4 <HAL_Delay>
      ms += 10U;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	330a      	adds	r3, #10
 800587a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f001 f938 	bl	8006af2 <USB_GetMode>
 8005882:	4603      	mov	r3, r0
 8005884:	2b00      	cmp	r3, #0
 8005886:	d005      	beq.n	8005894 <USB_SetCurrentMode+0x84>
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2bc7      	cmp	r3, #199	@ 0xc7
 800588c:	d9f0      	bls.n	8005870 <USB_SetCurrentMode+0x60>
 800588e:	e001      	b.n	8005894 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	e005      	b.n	80058a0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2bc8      	cmp	r3, #200	@ 0xc8
 8005898:	d101      	bne.n	800589e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e000      	b.n	80058a0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800589e:	2300      	movs	r3, #0
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3710      	adds	r7, #16
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80058a8:	b084      	sub	sp, #16
 80058aa:	b580      	push	{r7, lr}
 80058ac:	b086      	sub	sp, #24
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	6078      	str	r0, [r7, #4]
 80058b2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80058b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80058ba:	2300      	movs	r3, #0
 80058bc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80058c2:	2300      	movs	r3, #0
 80058c4:	613b      	str	r3, [r7, #16]
 80058c6:	e009      	b.n	80058dc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80058c8:	687a      	ldr	r2, [r7, #4]
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	3340      	adds	r3, #64	@ 0x40
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	4413      	add	r3, r2
 80058d2:	2200      	movs	r2, #0
 80058d4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	3301      	adds	r3, #1
 80058da:	613b      	str	r3, [r7, #16]
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	2b0e      	cmp	r3, #14
 80058e0:	d9f2      	bls.n	80058c8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80058e2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d11c      	bne.n	8005924 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	68fa      	ldr	r2, [r7, #12]
 80058f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058f8:	f043 0302 	orr.w	r3, r3, #2
 80058fc:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005902:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	601a      	str	r2, [r3, #0]
 8005922:	e005      	b.n	8005930 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005928:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005936:	461a      	mov	r2, r3
 8005938:	2300      	movs	r3, #0
 800593a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800593c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005940:	2b01      	cmp	r3, #1
 8005942:	d10d      	bne.n	8005960 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005944:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005948:	2b00      	cmp	r3, #0
 800594a:	d104      	bne.n	8005956 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800594c:	2100      	movs	r1, #0
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f000 f97a 	bl	8005c48 <USB_SetDevSpeed>
 8005954:	e01a      	b.n	800598c <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005956:	2101      	movs	r1, #1
 8005958:	6878      	ldr	r0, [r7, #4]
 800595a:	f000 f975 	bl	8005c48 <USB_SetDevSpeed>
 800595e:	e015      	b.n	800598c <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8005960:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005964:	2b03      	cmp	r3, #3
 8005966:	d10d      	bne.n	8005984 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005968:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800596c:	2b00      	cmp	r3, #0
 800596e:	d104      	bne.n	800597a <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005970:	2100      	movs	r1, #0
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f000 f968 	bl	8005c48 <USB_SetDevSpeed>
 8005978:	e008      	b.n	800598c <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800597a:	2101      	movs	r1, #1
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f000 f963 	bl	8005c48 <USB_SetDevSpeed>
 8005982:	e003      	b.n	800598c <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005984:	2103      	movs	r1, #3
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f000 f95e 	bl	8005c48 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800598c:	2110      	movs	r1, #16
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 f8fa 	bl	8005b88 <USB_FlushTxFifo>
 8005994:	4603      	mov	r3, r0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d001      	beq.n	800599e <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 f924 	bl	8005bec <USB_FlushRxFifo>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d001      	beq.n	80059ae <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059b4:	461a      	mov	r2, r3
 80059b6:	2300      	movs	r3, #0
 80059b8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059c0:	461a      	mov	r2, r3
 80059c2:	2300      	movs	r3, #0
 80059c4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059cc:	461a      	mov	r2, r3
 80059ce:	2300      	movs	r3, #0
 80059d0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80059d2:	2300      	movs	r3, #0
 80059d4:	613b      	str	r3, [r7, #16]
 80059d6:	e043      	b.n	8005a60 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	015a      	lsls	r2, r3, #5
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	4413      	add	r3, r2
 80059e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80059ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059ee:	d118      	bne.n	8005a22 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d10a      	bne.n	8005a0c <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	015a      	lsls	r2, r3, #5
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	4413      	add	r3, r2
 80059fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a02:	461a      	mov	r2, r3
 8005a04:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005a08:	6013      	str	r3, [r2, #0]
 8005a0a:	e013      	b.n	8005a34 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	015a      	lsls	r2, r3, #5
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	4413      	add	r3, r2
 8005a14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a18:	461a      	mov	r2, r3
 8005a1a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005a1e:	6013      	str	r3, [r2, #0]
 8005a20:	e008      	b.n	8005a34 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	015a      	lsls	r2, r3, #5
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	4413      	add	r3, r2
 8005a2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a2e:	461a      	mov	r2, r3
 8005a30:	2300      	movs	r3, #0
 8005a32:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	015a      	lsls	r2, r3, #5
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	4413      	add	r3, r2
 8005a3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a40:	461a      	mov	r2, r3
 8005a42:	2300      	movs	r3, #0
 8005a44:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	015a      	lsls	r2, r3, #5
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	4413      	add	r3, r2
 8005a4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a52:	461a      	mov	r2, r3
 8005a54:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005a58:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	3301      	adds	r3, #1
 8005a5e:	613b      	str	r3, [r7, #16]
 8005a60:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005a64:	461a      	mov	r2, r3
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d3b5      	bcc.n	80059d8 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	613b      	str	r3, [r7, #16]
 8005a70:	e043      	b.n	8005afa <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	015a      	lsls	r2, r3, #5
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	4413      	add	r3, r2
 8005a7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005a84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005a88:	d118      	bne.n	8005abc <USB_DevInit+0x214>
    {
      if (i == 0U)
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d10a      	bne.n	8005aa6 <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	015a      	lsls	r2, r3, #5
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	4413      	add	r3, r2
 8005a98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005aa2:	6013      	str	r3, [r2, #0]
 8005aa4:	e013      	b.n	8005ace <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	015a      	lsls	r2, r3, #5
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	4413      	add	r3, r2
 8005aae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005ab8:	6013      	str	r3, [r2, #0]
 8005aba:	e008      	b.n	8005ace <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	015a      	lsls	r2, r3, #5
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ac8:	461a      	mov	r2, r3
 8005aca:	2300      	movs	r3, #0
 8005acc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	015a      	lsls	r2, r3, #5
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	4413      	add	r3, r2
 8005ad6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ada:	461a      	mov	r2, r3
 8005adc:	2300      	movs	r3, #0
 8005ade:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	015a      	lsls	r2, r3, #5
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	4413      	add	r3, r2
 8005ae8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005aec:	461a      	mov	r2, r3
 8005aee:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005af2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	3301      	adds	r3, #1
 8005af8:	613b      	str	r3, [r7, #16]
 8005afa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005afe:	461a      	mov	r2, r3
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d3b5      	bcc.n	8005a72 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b0c:	691b      	ldr	r3, [r3, #16]
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b18:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005b26:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005b28:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d105      	bne.n	8005b3c <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	699b      	ldr	r3, [r3, #24]
 8005b34:	f043 0210 	orr.w	r2, r3, #16
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	699a      	ldr	r2, [r3, #24]
 8005b40:	4b0f      	ldr	r3, [pc, #60]	@ (8005b80 <USB_DevInit+0x2d8>)
 8005b42:	4313      	orrs	r3, r2
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005b48:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d005      	beq.n	8005b5c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	699b      	ldr	r3, [r3, #24]
 8005b54:	f043 0208 	orr.w	r2, r3, #8
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005b5c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d105      	bne.n	8005b70 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	699a      	ldr	r2, [r3, #24]
 8005b68:	4b06      	ldr	r3, [pc, #24]	@ (8005b84 <USB_DevInit+0x2dc>)
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	687a      	ldr	r2, [r7, #4]
 8005b6e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005b70:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3718      	adds	r7, #24
 8005b76:	46bd      	mov	sp, r7
 8005b78:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b7c:	b004      	add	sp, #16
 8005b7e:	4770      	bx	lr
 8005b80:	803c3800 	.word	0x803c3800
 8005b84:	40000004 	.word	0x40000004

08005b88 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b085      	sub	sp, #20
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005b92:	2300      	movs	r3, #0
 8005b94:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	3301      	adds	r3, #1
 8005b9a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ba2:	d901      	bls.n	8005ba8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005ba4:	2303      	movs	r3, #3
 8005ba6:	e01b      	b.n	8005be0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	691b      	ldr	r3, [r3, #16]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	daf2      	bge.n	8005b96 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	019b      	lsls	r3, r3, #6
 8005bb8:	f043 0220 	orr.w	r2, r3, #32
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	3301      	adds	r3, #1
 8005bc4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005bcc:	d901      	bls.n	8005bd2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005bce:	2303      	movs	r3, #3
 8005bd0:	e006      	b.n	8005be0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	f003 0320 	and.w	r3, r3, #32
 8005bda:	2b20      	cmp	r3, #32
 8005bdc:	d0f0      	beq.n	8005bc0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005bde:	2300      	movs	r3, #0
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3714      	adds	r7, #20
 8005be4:	46bd      	mov	sp, r7
 8005be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bea:	4770      	bx	lr

08005bec <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b085      	sub	sp, #20
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	3301      	adds	r3, #1
 8005bfc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005c04:	d901      	bls.n	8005c0a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005c06:	2303      	movs	r3, #3
 8005c08:	e018      	b.n	8005c3c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	daf2      	bge.n	8005bf8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005c12:	2300      	movs	r3, #0
 8005c14:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2210      	movs	r2, #16
 8005c1a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	3301      	adds	r3, #1
 8005c20:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005c28:	d901      	bls.n	8005c2e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	e006      	b.n	8005c3c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	f003 0310 	and.w	r3, r3, #16
 8005c36:	2b10      	cmp	r3, #16
 8005c38:	d0f0      	beq.n	8005c1c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005c3a:	2300      	movs	r3, #0
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	3714      	adds	r7, #20
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr

08005c48 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b085      	sub	sp, #20
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	460b      	mov	r3, r1
 8005c52:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	78fb      	ldrb	r3, [r7, #3]
 8005c62:	68f9      	ldr	r1, [r7, #12]
 8005c64:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005c6c:	2300      	movs	r3, #0
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3714      	adds	r7, #20
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr

08005c7a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005c7a:	b480      	push	{r7}
 8005c7c:	b087      	sub	sp, #28
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	f003 0306 	and.w	r3, r3, #6
 8005c92:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d102      	bne.n	8005ca0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	75fb      	strb	r3, [r7, #23]
 8005c9e:	e00a      	b.n	8005cb6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2b02      	cmp	r3, #2
 8005ca4:	d002      	beq.n	8005cac <USB_GetDevSpeed+0x32>
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2b06      	cmp	r3, #6
 8005caa:	d102      	bne.n	8005cb2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005cac:	2302      	movs	r3, #2
 8005cae:	75fb      	strb	r3, [r7, #23]
 8005cb0:	e001      	b.n	8005cb6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005cb2:	230f      	movs	r3, #15
 8005cb4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005cb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	371c      	adds	r7, #28
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr

08005cc4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b085      	sub	sp, #20
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	781b      	ldrb	r3, [r3, #0]
 8005cd6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	785b      	ldrb	r3, [r3, #1]
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d139      	bne.n	8005d54 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ce6:	69da      	ldr	r2, [r3, #28]
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	781b      	ldrb	r3, [r3, #0]
 8005cec:	f003 030f 	and.w	r3, r3, #15
 8005cf0:	2101      	movs	r1, #1
 8005cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8005cf6:	b29b      	uxth	r3, r3
 8005cf8:	68f9      	ldr	r1, [r7, #12]
 8005cfa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	015a      	lsls	r2, r3, #5
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	4413      	add	r3, r2
 8005d0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d153      	bne.n	8005dc0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	015a      	lsls	r2, r3, #5
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	4413      	add	r3, r2
 8005d20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	791b      	ldrb	r3, [r3, #4]
 8005d32:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005d34:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	059b      	lsls	r3, r3, #22
 8005d3a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005d3c:	431a      	orrs	r2, r3
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	0159      	lsls	r1, r3, #5
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	440b      	add	r3, r1
 8005d46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	4b20      	ldr	r3, [pc, #128]	@ (8005dd0 <USB_ActivateEndpoint+0x10c>)
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	600b      	str	r3, [r1, #0]
 8005d52:	e035      	b.n	8005dc0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d5a:	69da      	ldr	r2, [r3, #28]
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	781b      	ldrb	r3, [r3, #0]
 8005d60:	f003 030f 	and.w	r3, r3, #15
 8005d64:	2101      	movs	r1, #1
 8005d66:	fa01 f303 	lsl.w	r3, r1, r3
 8005d6a:	041b      	lsls	r3, r3, #16
 8005d6c:	68f9      	ldr	r1, [r7, #12]
 8005d6e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005d72:	4313      	orrs	r3, r2
 8005d74:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	015a      	lsls	r2, r3, #5
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d119      	bne.n	8005dc0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	015a      	lsls	r2, r3, #5
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	4413      	add	r3, r2
 8005d94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	791b      	ldrb	r3, [r3, #4]
 8005da6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005da8:	430b      	orrs	r3, r1
 8005daa:	431a      	orrs	r2, r3
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	0159      	lsls	r1, r3, #5
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	440b      	add	r3, r1
 8005db4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005db8:	4619      	mov	r1, r3
 8005dba:	4b05      	ldr	r3, [pc, #20]	@ (8005dd0 <USB_ActivateEndpoint+0x10c>)
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005dc0:	2300      	movs	r3, #0
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3714      	adds	r7, #20
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr
 8005dce:	bf00      	nop
 8005dd0:	10008000 	.word	0x10008000

08005dd4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b085      	sub	sp, #20
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	785b      	ldrb	r3, [r3, #1]
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d161      	bne.n	8005eb4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	015a      	lsls	r2, r3, #5
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	4413      	add	r3, r2
 8005df8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e02:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e06:	d11f      	bne.n	8005e48 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	015a      	lsls	r2, r3, #5
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	4413      	add	r3, r2
 8005e10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	68ba      	ldr	r2, [r7, #8]
 8005e18:	0151      	lsls	r1, r2, #5
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	440a      	add	r2, r1
 8005e1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e22:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005e26:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	015a      	lsls	r2, r3, #5
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	4413      	add	r3, r2
 8005e30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68ba      	ldr	r2, [r7, #8]
 8005e38:	0151      	lsls	r1, r2, #5
 8005e3a:	68fa      	ldr	r2, [r7, #12]
 8005e3c:	440a      	add	r2, r1
 8005e3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e42:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e46:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	781b      	ldrb	r3, [r3, #0]
 8005e54:	f003 030f 	and.w	r3, r3, #15
 8005e58:	2101      	movs	r1, #1
 8005e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	43db      	mvns	r3, r3
 8005e62:	68f9      	ldr	r1, [r7, #12]
 8005e64:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e68:	4013      	ands	r3, r2
 8005e6a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e72:	69da      	ldr	r2, [r3, #28]
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	781b      	ldrb	r3, [r3, #0]
 8005e78:	f003 030f 	and.w	r3, r3, #15
 8005e7c:	2101      	movs	r1, #1
 8005e7e:	fa01 f303 	lsl.w	r3, r1, r3
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	43db      	mvns	r3, r3
 8005e86:	68f9      	ldr	r1, [r7, #12]
 8005e88:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e8c:	4013      	ands	r3, r2
 8005e8e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	015a      	lsls	r2, r3, #5
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	4413      	add	r3, r2
 8005e98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	0159      	lsls	r1, r3, #5
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	440b      	add	r3, r1
 8005ea6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eaa:	4619      	mov	r1, r3
 8005eac:	4b35      	ldr	r3, [pc, #212]	@ (8005f84 <USB_DeactivateEndpoint+0x1b0>)
 8005eae:	4013      	ands	r3, r2
 8005eb0:	600b      	str	r3, [r1, #0]
 8005eb2:	e060      	b.n	8005f76 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	015a      	lsls	r2, r3, #5
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	4413      	add	r3, r2
 8005ebc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ec6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005eca:	d11f      	bne.n	8005f0c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	015a      	lsls	r2, r3, #5
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	4413      	add	r3, r2
 8005ed4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	68ba      	ldr	r2, [r7, #8]
 8005edc:	0151      	lsls	r1, r2, #5
 8005ede:	68fa      	ldr	r2, [r7, #12]
 8005ee0:	440a      	add	r2, r1
 8005ee2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005ee6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005eea:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	015a      	lsls	r2, r3, #5
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	4413      	add	r3, r2
 8005ef4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	68ba      	ldr	r2, [r7, #8]
 8005efc:	0151      	lsls	r1, r2, #5
 8005efe:	68fa      	ldr	r2, [r7, #12]
 8005f00:	440a      	add	r2, r1
 8005f02:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f06:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005f0a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	781b      	ldrb	r3, [r3, #0]
 8005f18:	f003 030f 	and.w	r3, r3, #15
 8005f1c:	2101      	movs	r1, #1
 8005f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f22:	041b      	lsls	r3, r3, #16
 8005f24:	43db      	mvns	r3, r3
 8005f26:	68f9      	ldr	r1, [r7, #12]
 8005f28:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f36:	69da      	ldr	r2, [r3, #28]
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	781b      	ldrb	r3, [r3, #0]
 8005f3c:	f003 030f 	and.w	r3, r3, #15
 8005f40:	2101      	movs	r1, #1
 8005f42:	fa01 f303 	lsl.w	r3, r1, r3
 8005f46:	041b      	lsls	r3, r3, #16
 8005f48:	43db      	mvns	r3, r3
 8005f4a:	68f9      	ldr	r1, [r7, #12]
 8005f4c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f50:	4013      	ands	r3, r2
 8005f52:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	015a      	lsls	r2, r3, #5
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	4413      	add	r3, r2
 8005f5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	0159      	lsls	r1, r3, #5
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	440b      	add	r3, r1
 8005f6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f6e:	4619      	mov	r1, r3
 8005f70:	4b05      	ldr	r3, [pc, #20]	@ (8005f88 <USB_DeactivateEndpoint+0x1b4>)
 8005f72:	4013      	ands	r3, r2
 8005f74:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005f76:	2300      	movs	r3, #0
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3714      	adds	r7, #20
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f82:	4770      	bx	lr
 8005f84:	ec337800 	.word	0xec337800
 8005f88:	eff37800 	.word	0xeff37800

08005f8c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b08a      	sub	sp, #40	@ 0x28
 8005f90:	af02      	add	r7, sp, #8
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	4613      	mov	r3, r2
 8005f98:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	785b      	ldrb	r3, [r3, #1]
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	f040 8185 	bne.w	80062b8 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	691b      	ldr	r3, [r3, #16]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d132      	bne.n	800601c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005fb6:	69bb      	ldr	r3, [r7, #24]
 8005fb8:	015a      	lsls	r2, r3, #5
 8005fba:	69fb      	ldr	r3, [r7, #28]
 8005fbc:	4413      	add	r3, r2
 8005fbe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fc2:	691a      	ldr	r2, [r3, #16]
 8005fc4:	69bb      	ldr	r3, [r7, #24]
 8005fc6:	0159      	lsls	r1, r3, #5
 8005fc8:	69fb      	ldr	r3, [r7, #28]
 8005fca:	440b      	add	r3, r1
 8005fcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fd0:	4619      	mov	r1, r3
 8005fd2:	4ba7      	ldr	r3, [pc, #668]	@ (8006270 <USB_EPStartXfer+0x2e4>)
 8005fd4:	4013      	ands	r3, r2
 8005fd6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	015a      	lsls	r2, r3, #5
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	4413      	add	r3, r2
 8005fe0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fe4:	691b      	ldr	r3, [r3, #16]
 8005fe6:	69ba      	ldr	r2, [r7, #24]
 8005fe8:	0151      	lsls	r1, r2, #5
 8005fea:	69fa      	ldr	r2, [r7, #28]
 8005fec:	440a      	add	r2, r1
 8005fee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ff2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005ff6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005ff8:	69bb      	ldr	r3, [r7, #24]
 8005ffa:	015a      	lsls	r2, r3, #5
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	4413      	add	r3, r2
 8006000:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006004:	691a      	ldr	r2, [r3, #16]
 8006006:	69bb      	ldr	r3, [r7, #24]
 8006008:	0159      	lsls	r1, r3, #5
 800600a:	69fb      	ldr	r3, [r7, #28]
 800600c:	440b      	add	r3, r1
 800600e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006012:	4619      	mov	r1, r3
 8006014:	4b97      	ldr	r3, [pc, #604]	@ (8006274 <USB_EPStartXfer+0x2e8>)
 8006016:	4013      	ands	r3, r2
 8006018:	610b      	str	r3, [r1, #16]
 800601a:	e097      	b.n	800614c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800601c:	69bb      	ldr	r3, [r7, #24]
 800601e:	015a      	lsls	r2, r3, #5
 8006020:	69fb      	ldr	r3, [r7, #28]
 8006022:	4413      	add	r3, r2
 8006024:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006028:	691a      	ldr	r2, [r3, #16]
 800602a:	69bb      	ldr	r3, [r7, #24]
 800602c:	0159      	lsls	r1, r3, #5
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	440b      	add	r3, r1
 8006032:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006036:	4619      	mov	r1, r3
 8006038:	4b8e      	ldr	r3, [pc, #568]	@ (8006274 <USB_EPStartXfer+0x2e8>)
 800603a:	4013      	ands	r3, r2
 800603c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800603e:	69bb      	ldr	r3, [r7, #24]
 8006040:	015a      	lsls	r2, r3, #5
 8006042:	69fb      	ldr	r3, [r7, #28]
 8006044:	4413      	add	r3, r2
 8006046:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800604a:	691a      	ldr	r2, [r3, #16]
 800604c:	69bb      	ldr	r3, [r7, #24]
 800604e:	0159      	lsls	r1, r3, #5
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	440b      	add	r3, r1
 8006054:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006058:	4619      	mov	r1, r3
 800605a:	4b85      	ldr	r3, [pc, #532]	@ (8006270 <USB_EPStartXfer+0x2e4>)
 800605c:	4013      	ands	r3, r2
 800605e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8006060:	69bb      	ldr	r3, [r7, #24]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d11a      	bne.n	800609c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	691a      	ldr	r2, [r3, #16]
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	429a      	cmp	r2, r3
 8006070:	d903      	bls.n	800607a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	689a      	ldr	r2, [r3, #8]
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800607a:	69bb      	ldr	r3, [r7, #24]
 800607c:	015a      	lsls	r2, r3, #5
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	4413      	add	r3, r2
 8006082:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006086:	691b      	ldr	r3, [r3, #16]
 8006088:	69ba      	ldr	r2, [r7, #24]
 800608a:	0151      	lsls	r1, r2, #5
 800608c:	69fa      	ldr	r2, [r7, #28]
 800608e:	440a      	add	r2, r1
 8006090:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006094:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006098:	6113      	str	r3, [r2, #16]
 800609a:	e044      	b.n	8006126 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	691a      	ldr	r2, [r3, #16]
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	4413      	add	r3, r2
 80060a6:	1e5a      	subs	r2, r3, #1
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	689b      	ldr	r3, [r3, #8]
 80060ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80060b0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80060b2:	69bb      	ldr	r3, [r7, #24]
 80060b4:	015a      	lsls	r2, r3, #5
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	4413      	add	r3, r2
 80060ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060be:	691a      	ldr	r2, [r3, #16]
 80060c0:	8afb      	ldrh	r3, [r7, #22]
 80060c2:	04d9      	lsls	r1, r3, #19
 80060c4:	4b6c      	ldr	r3, [pc, #432]	@ (8006278 <USB_EPStartXfer+0x2ec>)
 80060c6:	400b      	ands	r3, r1
 80060c8:	69b9      	ldr	r1, [r7, #24]
 80060ca:	0148      	lsls	r0, r1, #5
 80060cc:	69f9      	ldr	r1, [r7, #28]
 80060ce:	4401      	add	r1, r0
 80060d0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80060d4:	4313      	orrs	r3, r2
 80060d6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	791b      	ldrb	r3, [r3, #4]
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d122      	bne.n	8006126 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	015a      	lsls	r2, r3, #5
 80060e4:	69fb      	ldr	r3, [r7, #28]
 80060e6:	4413      	add	r3, r2
 80060e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	69ba      	ldr	r2, [r7, #24]
 80060f0:	0151      	lsls	r1, r2, #5
 80060f2:	69fa      	ldr	r2, [r7, #28]
 80060f4:	440a      	add	r2, r1
 80060f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060fa:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80060fe:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006100:	69bb      	ldr	r3, [r7, #24]
 8006102:	015a      	lsls	r2, r3, #5
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	4413      	add	r3, r2
 8006108:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800610c:	691a      	ldr	r2, [r3, #16]
 800610e:	8afb      	ldrh	r3, [r7, #22]
 8006110:	075b      	lsls	r3, r3, #29
 8006112:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8006116:	69b9      	ldr	r1, [r7, #24]
 8006118:	0148      	lsls	r0, r1, #5
 800611a:	69f9      	ldr	r1, [r7, #28]
 800611c:	4401      	add	r1, r0
 800611e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006122:	4313      	orrs	r3, r2
 8006124:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006126:	69bb      	ldr	r3, [r7, #24]
 8006128:	015a      	lsls	r2, r3, #5
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	4413      	add	r3, r2
 800612e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006132:	691a      	ldr	r2, [r3, #16]
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	691b      	ldr	r3, [r3, #16]
 8006138:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800613c:	69b9      	ldr	r1, [r7, #24]
 800613e:	0148      	lsls	r0, r1, #5
 8006140:	69f9      	ldr	r1, [r7, #28]
 8006142:	4401      	add	r1, r0
 8006144:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006148:	4313      	orrs	r3, r2
 800614a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800614c:	79fb      	ldrb	r3, [r7, #7]
 800614e:	2b01      	cmp	r3, #1
 8006150:	d14b      	bne.n	80061ea <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	69db      	ldr	r3, [r3, #28]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d009      	beq.n	800616e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	015a      	lsls	r2, r3, #5
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	4413      	add	r3, r2
 8006162:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006166:	461a      	mov	r2, r3
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	69db      	ldr	r3, [r3, #28]
 800616c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	791b      	ldrb	r3, [r3, #4]
 8006172:	2b01      	cmp	r3, #1
 8006174:	d128      	bne.n	80061c8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006176:	69fb      	ldr	r3, [r7, #28]
 8006178:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006182:	2b00      	cmp	r3, #0
 8006184:	d110      	bne.n	80061a8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006186:	69bb      	ldr	r3, [r7, #24]
 8006188:	015a      	lsls	r2, r3, #5
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	4413      	add	r3, r2
 800618e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	69ba      	ldr	r2, [r7, #24]
 8006196:	0151      	lsls	r1, r2, #5
 8006198:	69fa      	ldr	r2, [r7, #28]
 800619a:	440a      	add	r2, r1
 800619c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061a0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80061a4:	6013      	str	r3, [r2, #0]
 80061a6:	e00f      	b.n	80061c8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80061a8:	69bb      	ldr	r3, [r7, #24]
 80061aa:	015a      	lsls	r2, r3, #5
 80061ac:	69fb      	ldr	r3, [r7, #28]
 80061ae:	4413      	add	r3, r2
 80061b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	69ba      	ldr	r2, [r7, #24]
 80061b8:	0151      	lsls	r1, r2, #5
 80061ba:	69fa      	ldr	r2, [r7, #28]
 80061bc:	440a      	add	r2, r1
 80061be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061c6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	015a      	lsls	r2, r3, #5
 80061cc:	69fb      	ldr	r3, [r7, #28]
 80061ce:	4413      	add	r3, r2
 80061d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	69ba      	ldr	r2, [r7, #24]
 80061d8:	0151      	lsls	r1, r2, #5
 80061da:	69fa      	ldr	r2, [r7, #28]
 80061dc:	440a      	add	r2, r1
 80061de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061e2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80061e6:	6013      	str	r3, [r2, #0]
 80061e8:	e169      	b.n	80064be <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	015a      	lsls	r2, r3, #5
 80061ee:	69fb      	ldr	r3, [r7, #28]
 80061f0:	4413      	add	r3, r2
 80061f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	69ba      	ldr	r2, [r7, #24]
 80061fa:	0151      	lsls	r1, r2, #5
 80061fc:	69fa      	ldr	r2, [r7, #28]
 80061fe:	440a      	add	r2, r1
 8006200:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006204:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006208:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	791b      	ldrb	r3, [r3, #4]
 800620e:	2b01      	cmp	r3, #1
 8006210:	d015      	beq.n	800623e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	2b00      	cmp	r3, #0
 8006218:	f000 8151 	beq.w	80064be <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800621c:	69fb      	ldr	r3, [r7, #28]
 800621e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006222:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	781b      	ldrb	r3, [r3, #0]
 8006228:	f003 030f 	and.w	r3, r3, #15
 800622c:	2101      	movs	r1, #1
 800622e:	fa01 f303 	lsl.w	r3, r1, r3
 8006232:	69f9      	ldr	r1, [r7, #28]
 8006234:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006238:	4313      	orrs	r3, r2
 800623a:	634b      	str	r3, [r1, #52]	@ 0x34
 800623c:	e13f      	b.n	80064be <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800623e:	69fb      	ldr	r3, [r7, #28]
 8006240:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800624a:	2b00      	cmp	r3, #0
 800624c:	d116      	bne.n	800627c <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800624e:	69bb      	ldr	r3, [r7, #24]
 8006250:	015a      	lsls	r2, r3, #5
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	4413      	add	r3, r2
 8006256:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	69ba      	ldr	r2, [r7, #24]
 800625e:	0151      	lsls	r1, r2, #5
 8006260:	69fa      	ldr	r2, [r7, #28]
 8006262:	440a      	add	r2, r1
 8006264:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006268:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800626c:	6013      	str	r3, [r2, #0]
 800626e:	e015      	b.n	800629c <USB_EPStartXfer+0x310>
 8006270:	e007ffff 	.word	0xe007ffff
 8006274:	fff80000 	.word	0xfff80000
 8006278:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800627c:	69bb      	ldr	r3, [r7, #24]
 800627e:	015a      	lsls	r2, r3, #5
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	4413      	add	r3, r2
 8006284:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	69ba      	ldr	r2, [r7, #24]
 800628c:	0151      	lsls	r1, r2, #5
 800628e:	69fa      	ldr	r2, [r7, #28]
 8006290:	440a      	add	r2, r1
 8006292:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006296:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800629a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	68d9      	ldr	r1, [r3, #12]
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	781a      	ldrb	r2, [r3, #0]
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	691b      	ldr	r3, [r3, #16]
 80062a8:	b298      	uxth	r0, r3
 80062aa:	79fb      	ldrb	r3, [r7, #7]
 80062ac:	9300      	str	r3, [sp, #0]
 80062ae:	4603      	mov	r3, r0
 80062b0:	68f8      	ldr	r0, [r7, #12]
 80062b2:	f000 f9b9 	bl	8006628 <USB_WritePacket>
 80062b6:	e102      	b.n	80064be <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	015a      	lsls	r2, r3, #5
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	4413      	add	r3, r2
 80062c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062c4:	691a      	ldr	r2, [r3, #16]
 80062c6:	69bb      	ldr	r3, [r7, #24]
 80062c8:	0159      	lsls	r1, r3, #5
 80062ca:	69fb      	ldr	r3, [r7, #28]
 80062cc:	440b      	add	r3, r1
 80062ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062d2:	4619      	mov	r1, r3
 80062d4:	4b7c      	ldr	r3, [pc, #496]	@ (80064c8 <USB_EPStartXfer+0x53c>)
 80062d6:	4013      	ands	r3, r2
 80062d8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80062da:	69bb      	ldr	r3, [r7, #24]
 80062dc:	015a      	lsls	r2, r3, #5
 80062de:	69fb      	ldr	r3, [r7, #28]
 80062e0:	4413      	add	r3, r2
 80062e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062e6:	691a      	ldr	r2, [r3, #16]
 80062e8:	69bb      	ldr	r3, [r7, #24]
 80062ea:	0159      	lsls	r1, r3, #5
 80062ec:	69fb      	ldr	r3, [r7, #28]
 80062ee:	440b      	add	r3, r1
 80062f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062f4:	4619      	mov	r1, r3
 80062f6:	4b75      	ldr	r3, [pc, #468]	@ (80064cc <USB_EPStartXfer+0x540>)
 80062f8:	4013      	ands	r3, r2
 80062fa:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d12f      	bne.n	8006362 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	691b      	ldr	r3, [r3, #16]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d003      	beq.n	8006312 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	689a      	ldr	r2, [r3, #8]
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	689a      	ldr	r2, [r3, #8]
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800631a:	69bb      	ldr	r3, [r7, #24]
 800631c:	015a      	lsls	r2, r3, #5
 800631e:	69fb      	ldr	r3, [r7, #28]
 8006320:	4413      	add	r3, r2
 8006322:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006326:	691a      	ldr	r2, [r3, #16]
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	6a1b      	ldr	r3, [r3, #32]
 800632c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006330:	69b9      	ldr	r1, [r7, #24]
 8006332:	0148      	lsls	r0, r1, #5
 8006334:	69f9      	ldr	r1, [r7, #28]
 8006336:	4401      	add	r1, r0
 8006338:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800633c:	4313      	orrs	r3, r2
 800633e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006340:	69bb      	ldr	r3, [r7, #24]
 8006342:	015a      	lsls	r2, r3, #5
 8006344:	69fb      	ldr	r3, [r7, #28]
 8006346:	4413      	add	r3, r2
 8006348:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	69ba      	ldr	r2, [r7, #24]
 8006350:	0151      	lsls	r1, r2, #5
 8006352:	69fa      	ldr	r2, [r7, #28]
 8006354:	440a      	add	r2, r1
 8006356:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800635a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800635e:	6113      	str	r3, [r2, #16]
 8006360:	e05f      	b.n	8006422 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	691b      	ldr	r3, [r3, #16]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d123      	bne.n	80063b2 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800636a:	69bb      	ldr	r3, [r7, #24]
 800636c:	015a      	lsls	r2, r3, #5
 800636e:	69fb      	ldr	r3, [r7, #28]
 8006370:	4413      	add	r3, r2
 8006372:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006376:	691a      	ldr	r2, [r3, #16]
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006380:	69b9      	ldr	r1, [r7, #24]
 8006382:	0148      	lsls	r0, r1, #5
 8006384:	69f9      	ldr	r1, [r7, #28]
 8006386:	4401      	add	r1, r0
 8006388:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800638c:	4313      	orrs	r3, r2
 800638e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006390:	69bb      	ldr	r3, [r7, #24]
 8006392:	015a      	lsls	r2, r3, #5
 8006394:	69fb      	ldr	r3, [r7, #28]
 8006396:	4413      	add	r3, r2
 8006398:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800639c:	691b      	ldr	r3, [r3, #16]
 800639e:	69ba      	ldr	r2, [r7, #24]
 80063a0:	0151      	lsls	r1, r2, #5
 80063a2:	69fa      	ldr	r2, [r7, #28]
 80063a4:	440a      	add	r2, r1
 80063a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063aa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80063ae:	6113      	str	r3, [r2, #16]
 80063b0:	e037      	b.n	8006422 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	691a      	ldr	r2, [r3, #16]
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	4413      	add	r3, r2
 80063bc:	1e5a      	subs	r2, r3, #1
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80063c6:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	8afa      	ldrh	r2, [r7, #22]
 80063ce:	fb03 f202 	mul.w	r2, r3, r2
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80063d6:	69bb      	ldr	r3, [r7, #24]
 80063d8:	015a      	lsls	r2, r3, #5
 80063da:	69fb      	ldr	r3, [r7, #28]
 80063dc:	4413      	add	r3, r2
 80063de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063e2:	691a      	ldr	r2, [r3, #16]
 80063e4:	8afb      	ldrh	r3, [r7, #22]
 80063e6:	04d9      	lsls	r1, r3, #19
 80063e8:	4b39      	ldr	r3, [pc, #228]	@ (80064d0 <USB_EPStartXfer+0x544>)
 80063ea:	400b      	ands	r3, r1
 80063ec:	69b9      	ldr	r1, [r7, #24]
 80063ee:	0148      	lsls	r0, r1, #5
 80063f0:	69f9      	ldr	r1, [r7, #28]
 80063f2:	4401      	add	r1, r0
 80063f4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80063f8:	4313      	orrs	r3, r2
 80063fa:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80063fc:	69bb      	ldr	r3, [r7, #24]
 80063fe:	015a      	lsls	r2, r3, #5
 8006400:	69fb      	ldr	r3, [r7, #28]
 8006402:	4413      	add	r3, r2
 8006404:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006408:	691a      	ldr	r2, [r3, #16]
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	6a1b      	ldr	r3, [r3, #32]
 800640e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006412:	69b9      	ldr	r1, [r7, #24]
 8006414:	0148      	lsls	r0, r1, #5
 8006416:	69f9      	ldr	r1, [r7, #28]
 8006418:	4401      	add	r1, r0
 800641a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800641e:	4313      	orrs	r3, r2
 8006420:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006422:	79fb      	ldrb	r3, [r7, #7]
 8006424:	2b01      	cmp	r3, #1
 8006426:	d10d      	bne.n	8006444 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	68db      	ldr	r3, [r3, #12]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d009      	beq.n	8006444 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	68d9      	ldr	r1, [r3, #12]
 8006434:	69bb      	ldr	r3, [r7, #24]
 8006436:	015a      	lsls	r2, r3, #5
 8006438:	69fb      	ldr	r3, [r7, #28]
 800643a:	4413      	add	r3, r2
 800643c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006440:	460a      	mov	r2, r1
 8006442:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	791b      	ldrb	r3, [r3, #4]
 8006448:	2b01      	cmp	r3, #1
 800644a:	d128      	bne.n	800649e <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800644c:	69fb      	ldr	r3, [r7, #28]
 800644e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006458:	2b00      	cmp	r3, #0
 800645a:	d110      	bne.n	800647e <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800645c:	69bb      	ldr	r3, [r7, #24]
 800645e:	015a      	lsls	r2, r3, #5
 8006460:	69fb      	ldr	r3, [r7, #28]
 8006462:	4413      	add	r3, r2
 8006464:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	69ba      	ldr	r2, [r7, #24]
 800646c:	0151      	lsls	r1, r2, #5
 800646e:	69fa      	ldr	r2, [r7, #28]
 8006470:	440a      	add	r2, r1
 8006472:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006476:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800647a:	6013      	str	r3, [r2, #0]
 800647c:	e00f      	b.n	800649e <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800647e:	69bb      	ldr	r3, [r7, #24]
 8006480:	015a      	lsls	r2, r3, #5
 8006482:	69fb      	ldr	r3, [r7, #28]
 8006484:	4413      	add	r3, r2
 8006486:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	69ba      	ldr	r2, [r7, #24]
 800648e:	0151      	lsls	r1, r2, #5
 8006490:	69fa      	ldr	r2, [r7, #28]
 8006492:	440a      	add	r2, r1
 8006494:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006498:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800649c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800649e:	69bb      	ldr	r3, [r7, #24]
 80064a0:	015a      	lsls	r2, r3, #5
 80064a2:	69fb      	ldr	r3, [r7, #28]
 80064a4:	4413      	add	r3, r2
 80064a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	69ba      	ldr	r2, [r7, #24]
 80064ae:	0151      	lsls	r1, r2, #5
 80064b0:	69fa      	ldr	r2, [r7, #28]
 80064b2:	440a      	add	r2, r1
 80064b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80064b8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80064bc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80064be:	2300      	movs	r3, #0
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	3720      	adds	r7, #32
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}
 80064c8:	fff80000 	.word	0xfff80000
 80064cc:	e007ffff 	.word	0xe007ffff
 80064d0:	1ff80000 	.word	0x1ff80000

080064d4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b087      	sub	sp, #28
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80064de:	2300      	movs	r3, #0
 80064e0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80064e2:	2300      	movs	r3, #0
 80064e4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	785b      	ldrb	r3, [r3, #1]
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d14a      	bne.n	8006588 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	781b      	ldrb	r3, [r3, #0]
 80064f6:	015a      	lsls	r2, r3, #5
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	4413      	add	r3, r2
 80064fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006506:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800650a:	f040 8086 	bne.w	800661a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	781b      	ldrb	r3, [r3, #0]
 8006512:	015a      	lsls	r2, r3, #5
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	4413      	add	r3, r2
 8006518:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	683a      	ldr	r2, [r7, #0]
 8006520:	7812      	ldrb	r2, [r2, #0]
 8006522:	0151      	lsls	r1, r2, #5
 8006524:	693a      	ldr	r2, [r7, #16]
 8006526:	440a      	add	r2, r1
 8006528:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800652c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006530:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	781b      	ldrb	r3, [r3, #0]
 8006536:	015a      	lsls	r2, r3, #5
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	4413      	add	r3, r2
 800653c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	683a      	ldr	r2, [r7, #0]
 8006544:	7812      	ldrb	r2, [r2, #0]
 8006546:	0151      	lsls	r1, r2, #5
 8006548:	693a      	ldr	r2, [r7, #16]
 800654a:	440a      	add	r2, r1
 800654c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006550:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006554:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	3301      	adds	r3, #1
 800655a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006562:	4293      	cmp	r3, r2
 8006564:	d902      	bls.n	800656c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	75fb      	strb	r3, [r7, #23]
          break;
 800656a:	e056      	b.n	800661a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	781b      	ldrb	r3, [r3, #0]
 8006570:	015a      	lsls	r2, r3, #5
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	4413      	add	r3, r2
 8006576:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006580:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006584:	d0e7      	beq.n	8006556 <USB_EPStopXfer+0x82>
 8006586:	e048      	b.n	800661a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	781b      	ldrb	r3, [r3, #0]
 800658c:	015a      	lsls	r2, r3, #5
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	4413      	add	r3, r2
 8006592:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800659c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065a0:	d13b      	bne.n	800661a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	781b      	ldrb	r3, [r3, #0]
 80065a6:	015a      	lsls	r2, r3, #5
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	4413      	add	r3, r2
 80065ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	683a      	ldr	r2, [r7, #0]
 80065b4:	7812      	ldrb	r2, [r2, #0]
 80065b6:	0151      	lsls	r1, r2, #5
 80065b8:	693a      	ldr	r2, [r7, #16]
 80065ba:	440a      	add	r2, r1
 80065bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065c0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80065c4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	781b      	ldrb	r3, [r3, #0]
 80065ca:	015a      	lsls	r2, r3, #5
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	4413      	add	r3, r2
 80065d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	683a      	ldr	r2, [r7, #0]
 80065d8:	7812      	ldrb	r2, [r2, #0]
 80065da:	0151      	lsls	r1, r2, #5
 80065dc:	693a      	ldr	r2, [r7, #16]
 80065de:	440a      	add	r2, r1
 80065e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065e4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80065e8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	3301      	adds	r3, #1
 80065ee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d902      	bls.n	8006600 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	75fb      	strb	r3, [r7, #23]
          break;
 80065fe:	e00c      	b.n	800661a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	781b      	ldrb	r3, [r3, #0]
 8006604:	015a      	lsls	r2, r3, #5
 8006606:	693b      	ldr	r3, [r7, #16]
 8006608:	4413      	add	r3, r2
 800660a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006614:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006618:	d0e7      	beq.n	80065ea <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800661a:	7dfb      	ldrb	r3, [r7, #23]
}
 800661c:	4618      	mov	r0, r3
 800661e:	371c      	adds	r7, #28
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr

08006628 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006628:	b480      	push	{r7}
 800662a:	b089      	sub	sp, #36	@ 0x24
 800662c:	af00      	add	r7, sp, #0
 800662e:	60f8      	str	r0, [r7, #12]
 8006630:	60b9      	str	r1, [r7, #8]
 8006632:	4611      	mov	r1, r2
 8006634:	461a      	mov	r2, r3
 8006636:	460b      	mov	r3, r1
 8006638:	71fb      	strb	r3, [r7, #7]
 800663a:	4613      	mov	r3, r2
 800663c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006646:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800664a:	2b00      	cmp	r3, #0
 800664c:	d123      	bne.n	8006696 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800664e:	88bb      	ldrh	r3, [r7, #4]
 8006650:	3303      	adds	r3, #3
 8006652:	089b      	lsrs	r3, r3, #2
 8006654:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006656:	2300      	movs	r3, #0
 8006658:	61bb      	str	r3, [r7, #24]
 800665a:	e018      	b.n	800668e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800665c:	79fb      	ldrb	r3, [r7, #7]
 800665e:	031a      	lsls	r2, r3, #12
 8006660:	697b      	ldr	r3, [r7, #20]
 8006662:	4413      	add	r3, r2
 8006664:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006668:	461a      	mov	r2, r3
 800666a:	69fb      	ldr	r3, [r7, #28]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006670:	69fb      	ldr	r3, [r7, #28]
 8006672:	3301      	adds	r3, #1
 8006674:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006676:	69fb      	ldr	r3, [r7, #28]
 8006678:	3301      	adds	r3, #1
 800667a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	3301      	adds	r3, #1
 8006680:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006682:	69fb      	ldr	r3, [r7, #28]
 8006684:	3301      	adds	r3, #1
 8006686:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	3301      	adds	r3, #1
 800668c:	61bb      	str	r3, [r7, #24]
 800668e:	69ba      	ldr	r2, [r7, #24]
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	429a      	cmp	r2, r3
 8006694:	d3e2      	bcc.n	800665c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006696:	2300      	movs	r3, #0
}
 8006698:	4618      	mov	r0, r3
 800669a:	3724      	adds	r7, #36	@ 0x24
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr

080066a4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b08b      	sub	sp, #44	@ 0x2c
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	60b9      	str	r1, [r7, #8]
 80066ae:	4613      	mov	r3, r2
 80066b0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80066ba:	88fb      	ldrh	r3, [r7, #6]
 80066bc:	089b      	lsrs	r3, r3, #2
 80066be:	b29b      	uxth	r3, r3
 80066c0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80066c2:	88fb      	ldrh	r3, [r7, #6]
 80066c4:	f003 0303 	and.w	r3, r3, #3
 80066c8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80066ca:	2300      	movs	r3, #0
 80066cc:	623b      	str	r3, [r7, #32]
 80066ce:	e014      	b.n	80066fa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80066d0:	69bb      	ldr	r3, [r7, #24]
 80066d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066da:	601a      	str	r2, [r3, #0]
    pDest++;
 80066dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066de:	3301      	adds	r3, #1
 80066e0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80066e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e4:	3301      	adds	r3, #1
 80066e6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80066e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ea:	3301      	adds	r3, #1
 80066ec:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80066ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066f0:	3301      	adds	r3, #1
 80066f2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80066f4:	6a3b      	ldr	r3, [r7, #32]
 80066f6:	3301      	adds	r3, #1
 80066f8:	623b      	str	r3, [r7, #32]
 80066fa:	6a3a      	ldr	r2, [r7, #32]
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	429a      	cmp	r2, r3
 8006700:	d3e6      	bcc.n	80066d0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006702:	8bfb      	ldrh	r3, [r7, #30]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d01e      	beq.n	8006746 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006708:	2300      	movs	r3, #0
 800670a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800670c:	69bb      	ldr	r3, [r7, #24]
 800670e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006712:	461a      	mov	r2, r3
 8006714:	f107 0310 	add.w	r3, r7, #16
 8006718:	6812      	ldr	r2, [r2, #0]
 800671a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800671c:	693a      	ldr	r2, [r7, #16]
 800671e:	6a3b      	ldr	r3, [r7, #32]
 8006720:	b2db      	uxtb	r3, r3
 8006722:	00db      	lsls	r3, r3, #3
 8006724:	fa22 f303 	lsr.w	r3, r2, r3
 8006728:	b2da      	uxtb	r2, r3
 800672a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672c:	701a      	strb	r2, [r3, #0]
      i++;
 800672e:	6a3b      	ldr	r3, [r7, #32]
 8006730:	3301      	adds	r3, #1
 8006732:	623b      	str	r3, [r7, #32]
      pDest++;
 8006734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006736:	3301      	adds	r3, #1
 8006738:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800673a:	8bfb      	ldrh	r3, [r7, #30]
 800673c:	3b01      	subs	r3, #1
 800673e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006740:	8bfb      	ldrh	r3, [r7, #30]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d1ea      	bne.n	800671c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006748:	4618      	mov	r0, r3
 800674a:	372c      	adds	r7, #44	@ 0x2c
 800674c:	46bd      	mov	sp, r7
 800674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006752:	4770      	bx	lr

08006754 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006754:	b480      	push	{r7}
 8006756:	b085      	sub	sp, #20
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
 800675c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	781b      	ldrb	r3, [r3, #0]
 8006766:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	785b      	ldrb	r3, [r3, #1]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d12c      	bne.n	80067ca <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	015a      	lsls	r2, r3, #5
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	4413      	add	r3, r2
 8006778:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	2b00      	cmp	r3, #0
 8006780:	db12      	blt.n	80067a8 <USB_EPSetStall+0x54>
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d00f      	beq.n	80067a8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	015a      	lsls	r2, r3, #5
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	4413      	add	r3, r2
 8006790:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	68ba      	ldr	r2, [r7, #8]
 8006798:	0151      	lsls	r1, r2, #5
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	440a      	add	r2, r1
 800679e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067a2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80067a6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	015a      	lsls	r2, r3, #5
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	4413      	add	r3, r2
 80067b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	68ba      	ldr	r2, [r7, #8]
 80067b8:	0151      	lsls	r1, r2, #5
 80067ba:	68fa      	ldr	r2, [r7, #12]
 80067bc:	440a      	add	r2, r1
 80067be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067c2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80067c6:	6013      	str	r3, [r2, #0]
 80067c8:	e02b      	b.n	8006822 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	015a      	lsls	r2, r3, #5
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	4413      	add	r3, r2
 80067d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	db12      	blt.n	8006802 <USB_EPSetStall+0xae>
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d00f      	beq.n	8006802 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	015a      	lsls	r2, r3, #5
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	4413      	add	r3, r2
 80067ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	68ba      	ldr	r2, [r7, #8]
 80067f2:	0151      	lsls	r1, r2, #5
 80067f4:	68fa      	ldr	r2, [r7, #12]
 80067f6:	440a      	add	r2, r1
 80067f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067fc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006800:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	015a      	lsls	r2, r3, #5
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	4413      	add	r3, r2
 800680a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	68ba      	ldr	r2, [r7, #8]
 8006812:	0151      	lsls	r1, r2, #5
 8006814:	68fa      	ldr	r2, [r7, #12]
 8006816:	440a      	add	r2, r1
 8006818:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800681c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006820:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006822:	2300      	movs	r3, #0
}
 8006824:	4618      	mov	r0, r3
 8006826:	3714      	adds	r7, #20
 8006828:	46bd      	mov	sp, r7
 800682a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682e:	4770      	bx	lr

08006830 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006830:	b480      	push	{r7}
 8006832:	b085      	sub	sp, #20
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	781b      	ldrb	r3, [r3, #0]
 8006842:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	785b      	ldrb	r3, [r3, #1]
 8006848:	2b01      	cmp	r3, #1
 800684a:	d128      	bne.n	800689e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	015a      	lsls	r2, r3, #5
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	4413      	add	r3, r2
 8006854:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	68ba      	ldr	r2, [r7, #8]
 800685c:	0151      	lsls	r1, r2, #5
 800685e:	68fa      	ldr	r2, [r7, #12]
 8006860:	440a      	add	r2, r1
 8006862:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006866:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800686a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	791b      	ldrb	r3, [r3, #4]
 8006870:	2b03      	cmp	r3, #3
 8006872:	d003      	beq.n	800687c <USB_EPClearStall+0x4c>
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	791b      	ldrb	r3, [r3, #4]
 8006878:	2b02      	cmp	r3, #2
 800687a:	d138      	bne.n	80068ee <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	015a      	lsls	r2, r3, #5
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	4413      	add	r3, r2
 8006884:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	68ba      	ldr	r2, [r7, #8]
 800688c:	0151      	lsls	r1, r2, #5
 800688e:	68fa      	ldr	r2, [r7, #12]
 8006890:	440a      	add	r2, r1
 8006892:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006896:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800689a:	6013      	str	r3, [r2, #0]
 800689c:	e027      	b.n	80068ee <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	015a      	lsls	r2, r3, #5
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	4413      	add	r3, r2
 80068a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68ba      	ldr	r2, [r7, #8]
 80068ae:	0151      	lsls	r1, r2, #5
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	440a      	add	r2, r1
 80068b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80068b8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80068bc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	791b      	ldrb	r3, [r3, #4]
 80068c2:	2b03      	cmp	r3, #3
 80068c4:	d003      	beq.n	80068ce <USB_EPClearStall+0x9e>
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	791b      	ldrb	r3, [r3, #4]
 80068ca:	2b02      	cmp	r3, #2
 80068cc:	d10f      	bne.n	80068ee <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	015a      	lsls	r2, r3, #5
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	4413      	add	r3, r2
 80068d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	68ba      	ldr	r2, [r7, #8]
 80068de:	0151      	lsls	r1, r2, #5
 80068e0:	68fa      	ldr	r2, [r7, #12]
 80068e2:	440a      	add	r2, r1
 80068e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80068e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068ec:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80068ee:	2300      	movs	r3, #0
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3714      	adds	r7, #20
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr

080068fc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b085      	sub	sp, #20
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	460b      	mov	r3, r1
 8006906:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	68fa      	ldr	r2, [r7, #12]
 8006916:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800691a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800691e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	78fb      	ldrb	r3, [r7, #3]
 800692a:	011b      	lsls	r3, r3, #4
 800692c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006930:	68f9      	ldr	r1, [r7, #12]
 8006932:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006936:	4313      	orrs	r3, r2
 8006938:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800693a:	2300      	movs	r3, #0
}
 800693c:	4618      	mov	r0, r3
 800693e:	3714      	adds	r7, #20
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr

08006948 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006948:	b480      	push	{r7}
 800694a:	b085      	sub	sp, #20
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	68fa      	ldr	r2, [r7, #12]
 800695e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006962:	f023 0303 	bic.w	r3, r3, #3
 8006966:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	68fa      	ldr	r2, [r7, #12]
 8006972:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006976:	f023 0302 	bic.w	r3, r3, #2
 800697a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800697c:	2300      	movs	r3, #0
}
 800697e:	4618      	mov	r0, r3
 8006980:	3714      	adds	r7, #20
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr

0800698a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800698a:	b480      	push	{r7}
 800698c:	b085      	sub	sp, #20
 800698e:	af00      	add	r7, sp, #0
 8006990:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	68fa      	ldr	r2, [r7, #12]
 80069a0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80069a4:	f023 0303 	bic.w	r3, r3, #3
 80069a8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	68fa      	ldr	r2, [r7, #12]
 80069b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80069b8:	f043 0302 	orr.w	r3, r3, #2
 80069bc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80069be:	2300      	movs	r3, #0
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3714      	adds	r7, #20
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr

080069cc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b085      	sub	sp, #20
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	695b      	ldr	r3, [r3, #20]
 80069d8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	699b      	ldr	r3, [r3, #24]
 80069de:	68fa      	ldr	r2, [r7, #12]
 80069e0:	4013      	ands	r3, r2
 80069e2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80069e4:	68fb      	ldr	r3, [r7, #12]
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	3714      	adds	r7, #20
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr

080069f2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80069f2:	b480      	push	{r7}
 80069f4:	b085      	sub	sp, #20
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a04:	699b      	ldr	r3, [r3, #24]
 8006a06:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a0e:	69db      	ldr	r3, [r3, #28]
 8006a10:	68ba      	ldr	r2, [r7, #8]
 8006a12:	4013      	ands	r3, r2
 8006a14:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	0c1b      	lsrs	r3, r3, #16
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3714      	adds	r7, #20
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a24:	4770      	bx	lr

08006a26 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006a26:	b480      	push	{r7}
 8006a28:	b085      	sub	sp, #20
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a38:	699b      	ldr	r3, [r3, #24]
 8006a3a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a42:	69db      	ldr	r3, [r3, #28]
 8006a44:	68ba      	ldr	r2, [r7, #8]
 8006a46:	4013      	ands	r3, r2
 8006a48:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	b29b      	uxth	r3, r3
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3714      	adds	r7, #20
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr

08006a5a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006a5a:	b480      	push	{r7}
 8006a5c:	b085      	sub	sp, #20
 8006a5e:	af00      	add	r7, sp, #0
 8006a60:	6078      	str	r0, [r7, #4]
 8006a62:	460b      	mov	r3, r1
 8006a64:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006a6a:	78fb      	ldrb	r3, [r7, #3]
 8006a6c:	015a      	lsls	r2, r3, #5
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	4413      	add	r3, r2
 8006a72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a76:	689b      	ldr	r3, [r3, #8]
 8006a78:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a80:	695b      	ldr	r3, [r3, #20]
 8006a82:	68ba      	ldr	r2, [r7, #8]
 8006a84:	4013      	ands	r3, r2
 8006a86:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006a88:	68bb      	ldr	r3, [r7, #8]
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	3714      	adds	r7, #20
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a94:	4770      	bx	lr

08006a96 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006a96:	b480      	push	{r7}
 8006a98:	b087      	sub	sp, #28
 8006a9a:	af00      	add	r7, sp, #0
 8006a9c:	6078      	str	r0, [r7, #4]
 8006a9e:	460b      	mov	r3, r1
 8006aa0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006aac:	691b      	ldr	r3, [r3, #16]
 8006aae:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ab6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ab8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006aba:	78fb      	ldrb	r3, [r7, #3]
 8006abc:	f003 030f 	and.w	r3, r3, #15
 8006ac0:	68fa      	ldr	r2, [r7, #12]
 8006ac2:	fa22 f303 	lsr.w	r3, r2, r3
 8006ac6:	01db      	lsls	r3, r3, #7
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	693a      	ldr	r2, [r7, #16]
 8006acc:	4313      	orrs	r3, r2
 8006ace:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006ad0:	78fb      	ldrb	r3, [r7, #3]
 8006ad2:	015a      	lsls	r2, r3, #5
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	4413      	add	r3, r2
 8006ad8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	693a      	ldr	r2, [r7, #16]
 8006ae0:	4013      	ands	r3, r2
 8006ae2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006ae4:	68bb      	ldr	r3, [r7, #8]
}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	371c      	adds	r7, #28
 8006aea:	46bd      	mov	sp, r7
 8006aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af0:	4770      	bx	lr

08006af2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006af2:	b480      	push	{r7}
 8006af4:	b083      	sub	sp, #12
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	695b      	ldr	r3, [r3, #20]
 8006afe:	f003 0301 	and.w	r3, r3, #1
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	370c      	adds	r7, #12
 8006b06:	46bd      	mov	sp, r7
 8006b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0c:	4770      	bx	lr
	...

08006b10 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b085      	sub	sp, #20
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b2a:	4619      	mov	r1, r3
 8006b2c:	4b09      	ldr	r3, [pc, #36]	@ (8006b54 <USB_ActivateSetup+0x44>)
 8006b2e:	4013      	ands	r3, r2
 8006b30:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	68fa      	ldr	r2, [r7, #12]
 8006b3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b44:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006b46:	2300      	movs	r3, #0
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	3714      	adds	r7, #20
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr
 8006b54:	fffff800 	.word	0xfffff800

08006b58 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b087      	sub	sp, #28
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	460b      	mov	r3, r1
 8006b62:	607a      	str	r2, [r7, #4]
 8006b64:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	333c      	adds	r3, #60	@ 0x3c
 8006b6e:	3304      	adds	r3, #4
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	4a26      	ldr	r2, [pc, #152]	@ (8006c10 <USB_EP0_OutStart+0xb8>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d90a      	bls.n	8006b92 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006b88:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b8c:	d101      	bne.n	8006b92 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	e037      	b.n	8006c02 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b98:	461a      	mov	r2, r3
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ba4:	691b      	ldr	r3, [r3, #16]
 8006ba6:	697a      	ldr	r2, [r7, #20]
 8006ba8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006bac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006bb0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bb8:	691b      	ldr	r3, [r3, #16]
 8006bba:	697a      	ldr	r2, [r7, #20]
 8006bbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006bc0:	f043 0318 	orr.w	r3, r3, #24
 8006bc4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bcc:	691b      	ldr	r3, [r3, #16]
 8006bce:	697a      	ldr	r2, [r7, #20]
 8006bd0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006bd4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006bd8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006bda:	7afb      	ldrb	r3, [r7, #11]
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d10f      	bne.n	8006c00 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006be6:	461a      	mov	r2, r3
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	697a      	ldr	r2, [r7, #20]
 8006bf6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006bfa:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006bfe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006c00:	2300      	movs	r3, #0
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	371c      	adds	r7, #28
 8006c06:	46bd      	mov	sp, r7
 8006c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0c:	4770      	bx	lr
 8006c0e:	bf00      	nop
 8006c10:	4f54300a 	.word	0x4f54300a

08006c14 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006c14:	b480      	push	{r7}
 8006c16:	b085      	sub	sp, #20
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	3301      	adds	r3, #1
 8006c24:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c2c:	d901      	bls.n	8006c32 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006c2e:	2303      	movs	r3, #3
 8006c30:	e022      	b.n	8006c78 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	691b      	ldr	r3, [r3, #16]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	daf2      	bge.n	8006c20 <USB_CoreReset+0xc>

  count = 10U;
 8006c3a:	230a      	movs	r3, #10
 8006c3c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006c3e:	e002      	b.n	8006c46 <USB_CoreReset+0x32>
  {
    count--;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	3b01      	subs	r3, #1
 8006c44:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d1f9      	bne.n	8006c40 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	691b      	ldr	r3, [r3, #16]
 8006c50:	f043 0201 	orr.w	r2, r3, #1
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	3301      	adds	r3, #1
 8006c5c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c64:	d901      	bls.n	8006c6a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006c66:	2303      	movs	r3, #3
 8006c68:	e006      	b.n	8006c78 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	691b      	ldr	r3, [r3, #16]
 8006c6e:	f003 0301 	and.w	r3, r3, #1
 8006c72:	2b01      	cmp	r3, #1
 8006c74:	d0f0      	beq.n	8006c58 <USB_CoreReset+0x44>

  return HAL_OK;
 8006c76:	2300      	movs	r3, #0
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3714      	adds	r7, #20
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr

08006c84 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006c88:	4904      	ldr	r1, [pc, #16]	@ (8006c9c <MX_FATFS_Init+0x18>)
 8006c8a:	4805      	ldr	r0, [pc, #20]	@ (8006ca0 <MX_FATFS_Init+0x1c>)
 8006c8c:	f000 f8b0 	bl	8006df0 <FATFS_LinkDriver>
 8006c90:	4603      	mov	r3, r0
 8006c92:	461a      	mov	r2, r3
 8006c94:	4b03      	ldr	r3, [pc, #12]	@ (8006ca4 <MX_FATFS_Init+0x20>)
 8006c96:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006c98:	bf00      	nop
 8006c9a:	bd80      	pop	{r7, pc}
 8006c9c:	2000027c 	.word	0x2000027c
 8006ca0:	20000018 	.word	0x20000018
 8006ca4:	20000278 	.word	0x20000278

08006ca8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b083      	sub	sp, #12
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	4603      	mov	r3, r0
 8006cb0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8006cb2:	4b06      	ldr	r3, [pc, #24]	@ (8006ccc <USER_initialize+0x24>)
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	701a      	strb	r2, [r3, #0]
    return Stat;
 8006cb8:	4b04      	ldr	r3, [pc, #16]	@ (8006ccc <USER_initialize+0x24>)
 8006cba:	781b      	ldrb	r3, [r3, #0]
 8006cbc:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	370c      	adds	r7, #12
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop
 8006ccc:	20000015 	.word	0x20000015

08006cd0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b083      	sub	sp, #12
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8006cda:	4b06      	ldr	r3, [pc, #24]	@ (8006cf4 <USER_status+0x24>)
 8006cdc:	2201      	movs	r2, #1
 8006cde:	701a      	strb	r2, [r3, #0]
    return Stat;
 8006ce0:	4b04      	ldr	r3, [pc, #16]	@ (8006cf4 <USER_status+0x24>)
 8006ce2:	781b      	ldrb	r3, [r3, #0]
 8006ce4:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	370c      	adds	r7, #12
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr
 8006cf2:	bf00      	nop
 8006cf4:	20000015 	.word	0x20000015

08006cf8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b085      	sub	sp, #20
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	60b9      	str	r1, [r7, #8]
 8006d00:	607a      	str	r2, [r7, #4]
 8006d02:	603b      	str	r3, [r7, #0]
 8006d04:	4603      	mov	r3, r0
 8006d06:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8006d08:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3714      	adds	r7, #20
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr

08006d16 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006d16:	b480      	push	{r7}
 8006d18:	b085      	sub	sp, #20
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	60b9      	str	r1, [r7, #8]
 8006d1e:	607a      	str	r2, [r7, #4]
 8006d20:	603b      	str	r3, [r7, #0]
 8006d22:	4603      	mov	r3, r0
 8006d24:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8006d26:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	3714      	adds	r7, #20
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr

08006d34 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b085      	sub	sp, #20
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	603a      	str	r2, [r7, #0]
 8006d3e:	71fb      	strb	r3, [r7, #7]
 8006d40:	460b      	mov	r3, r1
 8006d42:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8006d44:	2301      	movs	r3, #1
 8006d46:	73fb      	strb	r3, [r7, #15]
    return res;
 8006d48:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	3714      	adds	r7, #20
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr
	...

08006d58 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b087      	sub	sp, #28
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	60f8      	str	r0, [r7, #12]
 8006d60:	60b9      	str	r1, [r7, #8]
 8006d62:	4613      	mov	r3, r2
 8006d64:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8006d66:	2301      	movs	r3, #1
 8006d68:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8006d6e:	4b1f      	ldr	r3, [pc, #124]	@ (8006dec <FATFS_LinkDriverEx+0x94>)
 8006d70:	7a5b      	ldrb	r3, [r3, #9]
 8006d72:	b2db      	uxtb	r3, r3
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d131      	bne.n	8006ddc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006d78:	4b1c      	ldr	r3, [pc, #112]	@ (8006dec <FATFS_LinkDriverEx+0x94>)
 8006d7a:	7a5b      	ldrb	r3, [r3, #9]
 8006d7c:	b2db      	uxtb	r3, r3
 8006d7e:	461a      	mov	r2, r3
 8006d80:	4b1a      	ldr	r3, [pc, #104]	@ (8006dec <FATFS_LinkDriverEx+0x94>)
 8006d82:	2100      	movs	r1, #0
 8006d84:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8006d86:	4b19      	ldr	r3, [pc, #100]	@ (8006dec <FATFS_LinkDriverEx+0x94>)
 8006d88:	7a5b      	ldrb	r3, [r3, #9]
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	4a17      	ldr	r2, [pc, #92]	@ (8006dec <FATFS_LinkDriverEx+0x94>)
 8006d8e:	009b      	lsls	r3, r3, #2
 8006d90:	4413      	add	r3, r2
 8006d92:	68fa      	ldr	r2, [r7, #12]
 8006d94:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8006d96:	4b15      	ldr	r3, [pc, #84]	@ (8006dec <FATFS_LinkDriverEx+0x94>)
 8006d98:	7a5b      	ldrb	r3, [r3, #9]
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	4b13      	ldr	r3, [pc, #76]	@ (8006dec <FATFS_LinkDriverEx+0x94>)
 8006da0:	4413      	add	r3, r2
 8006da2:	79fa      	ldrb	r2, [r7, #7]
 8006da4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8006da6:	4b11      	ldr	r3, [pc, #68]	@ (8006dec <FATFS_LinkDriverEx+0x94>)
 8006da8:	7a5b      	ldrb	r3, [r3, #9]
 8006daa:	b2db      	uxtb	r3, r3
 8006dac:	1c5a      	adds	r2, r3, #1
 8006dae:	b2d1      	uxtb	r1, r2
 8006db0:	4a0e      	ldr	r2, [pc, #56]	@ (8006dec <FATFS_LinkDriverEx+0x94>)
 8006db2:	7251      	strb	r1, [r2, #9]
 8006db4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8006db6:	7dbb      	ldrb	r3, [r7, #22]
 8006db8:	3330      	adds	r3, #48	@ 0x30
 8006dba:	b2da      	uxtb	r2, r3
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	223a      	movs	r2, #58	@ 0x3a
 8006dc6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	3302      	adds	r3, #2
 8006dcc:	222f      	movs	r2, #47	@ 0x2f
 8006dce:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	3303      	adds	r3, #3
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8006ddc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	371c      	adds	r7, #28
 8006de2:	46bd      	mov	sp, r7
 8006de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de8:	4770      	bx	lr
 8006dea:	bf00      	nop
 8006dec:	20000280 	.word	0x20000280

08006df0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b082      	sub	sp, #8
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
 8006df8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	6839      	ldr	r1, [r7, #0]
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f7ff ffaa 	bl	8006d58 <FATFS_LinkDriverEx>
 8006e04:	4603      	mov	r3, r0
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3708      	adds	r7, #8
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}
	...

08006e10 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b084      	sub	sp, #16
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
 8006e18:	460b      	mov	r3, r1
 8006e1a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006e1c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006e20:	f002 fdb2 	bl	8009988 <malloc>
 8006e24:	4603      	mov	r3, r0
 8006e26:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d109      	bne.n	8006e42 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	32b0      	adds	r2, #176	@ 0xb0
 8006e38:	2100      	movs	r1, #0
 8006e3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006e3e:	2302      	movs	r3, #2
 8006e40:	e0d4      	b.n	8006fec <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006e42:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006e46:	2100      	movs	r1, #0
 8006e48:	68f8      	ldr	r0, [r7, #12]
 8006e4a:	f002 ff8d 	bl	8009d68 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	32b0      	adds	r2, #176	@ 0xb0
 8006e58:	68f9      	ldr	r1, [r7, #12]
 8006e5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	32b0      	adds	r2, #176	@ 0xb0
 8006e68:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	7c1b      	ldrb	r3, [r3, #16]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d138      	bne.n	8006eec <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006e7a:	4b5e      	ldr	r3, [pc, #376]	@ (8006ff4 <USBD_CDC_Init+0x1e4>)
 8006e7c:	7819      	ldrb	r1, [r3, #0]
 8006e7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006e82:	2202      	movs	r2, #2
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f002 fbdc 	bl	8009642 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006e8a:	4b5a      	ldr	r3, [pc, #360]	@ (8006ff4 <USBD_CDC_Init+0x1e4>)
 8006e8c:	781b      	ldrb	r3, [r3, #0]
 8006e8e:	f003 020f 	and.w	r2, r3, #15
 8006e92:	6879      	ldr	r1, [r7, #4]
 8006e94:	4613      	mov	r3, r2
 8006e96:	009b      	lsls	r3, r3, #2
 8006e98:	4413      	add	r3, r2
 8006e9a:	009b      	lsls	r3, r3, #2
 8006e9c:	440b      	add	r3, r1
 8006e9e:	3323      	adds	r3, #35	@ 0x23
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006ea4:	4b54      	ldr	r3, [pc, #336]	@ (8006ff8 <USBD_CDC_Init+0x1e8>)
 8006ea6:	7819      	ldrb	r1, [r3, #0]
 8006ea8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006eac:	2202      	movs	r2, #2
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f002 fbc7 	bl	8009642 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006eb4:	4b50      	ldr	r3, [pc, #320]	@ (8006ff8 <USBD_CDC_Init+0x1e8>)
 8006eb6:	781b      	ldrb	r3, [r3, #0]
 8006eb8:	f003 020f 	and.w	r2, r3, #15
 8006ebc:	6879      	ldr	r1, [r7, #4]
 8006ebe:	4613      	mov	r3, r2
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	4413      	add	r3, r2
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	440b      	add	r3, r1
 8006ec8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006ecc:	2201      	movs	r2, #1
 8006ece:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006ed0:	4b4a      	ldr	r3, [pc, #296]	@ (8006ffc <USBD_CDC_Init+0x1ec>)
 8006ed2:	781b      	ldrb	r3, [r3, #0]
 8006ed4:	f003 020f 	and.w	r2, r3, #15
 8006ed8:	6879      	ldr	r1, [r7, #4]
 8006eda:	4613      	mov	r3, r2
 8006edc:	009b      	lsls	r3, r3, #2
 8006ede:	4413      	add	r3, r2
 8006ee0:	009b      	lsls	r3, r3, #2
 8006ee2:	440b      	add	r3, r1
 8006ee4:	331c      	adds	r3, #28
 8006ee6:	2210      	movs	r2, #16
 8006ee8:	601a      	str	r2, [r3, #0]
 8006eea:	e035      	b.n	8006f58 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006eec:	4b41      	ldr	r3, [pc, #260]	@ (8006ff4 <USBD_CDC_Init+0x1e4>)
 8006eee:	7819      	ldrb	r1, [r3, #0]
 8006ef0:	2340      	movs	r3, #64	@ 0x40
 8006ef2:	2202      	movs	r2, #2
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	f002 fba4 	bl	8009642 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006efa:	4b3e      	ldr	r3, [pc, #248]	@ (8006ff4 <USBD_CDC_Init+0x1e4>)
 8006efc:	781b      	ldrb	r3, [r3, #0]
 8006efe:	f003 020f 	and.w	r2, r3, #15
 8006f02:	6879      	ldr	r1, [r7, #4]
 8006f04:	4613      	mov	r3, r2
 8006f06:	009b      	lsls	r3, r3, #2
 8006f08:	4413      	add	r3, r2
 8006f0a:	009b      	lsls	r3, r3, #2
 8006f0c:	440b      	add	r3, r1
 8006f0e:	3323      	adds	r3, #35	@ 0x23
 8006f10:	2201      	movs	r2, #1
 8006f12:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006f14:	4b38      	ldr	r3, [pc, #224]	@ (8006ff8 <USBD_CDC_Init+0x1e8>)
 8006f16:	7819      	ldrb	r1, [r3, #0]
 8006f18:	2340      	movs	r3, #64	@ 0x40
 8006f1a:	2202      	movs	r2, #2
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f002 fb90 	bl	8009642 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006f22:	4b35      	ldr	r3, [pc, #212]	@ (8006ff8 <USBD_CDC_Init+0x1e8>)
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	f003 020f 	and.w	r2, r3, #15
 8006f2a:	6879      	ldr	r1, [r7, #4]
 8006f2c:	4613      	mov	r3, r2
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	4413      	add	r3, r2
 8006f32:	009b      	lsls	r3, r3, #2
 8006f34:	440b      	add	r3, r1
 8006f36:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006f3e:	4b2f      	ldr	r3, [pc, #188]	@ (8006ffc <USBD_CDC_Init+0x1ec>)
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	f003 020f 	and.w	r2, r3, #15
 8006f46:	6879      	ldr	r1, [r7, #4]
 8006f48:	4613      	mov	r3, r2
 8006f4a:	009b      	lsls	r3, r3, #2
 8006f4c:	4413      	add	r3, r2
 8006f4e:	009b      	lsls	r3, r3, #2
 8006f50:	440b      	add	r3, r1
 8006f52:	331c      	adds	r3, #28
 8006f54:	2210      	movs	r2, #16
 8006f56:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006f58:	4b28      	ldr	r3, [pc, #160]	@ (8006ffc <USBD_CDC_Init+0x1ec>)
 8006f5a:	7819      	ldrb	r1, [r3, #0]
 8006f5c:	2308      	movs	r3, #8
 8006f5e:	2203      	movs	r2, #3
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f002 fb6e 	bl	8009642 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006f66:	4b25      	ldr	r3, [pc, #148]	@ (8006ffc <USBD_CDC_Init+0x1ec>)
 8006f68:	781b      	ldrb	r3, [r3, #0]
 8006f6a:	f003 020f 	and.w	r2, r3, #15
 8006f6e:	6879      	ldr	r1, [r7, #4]
 8006f70:	4613      	mov	r3, r2
 8006f72:	009b      	lsls	r3, r3, #2
 8006f74:	4413      	add	r3, r2
 8006f76:	009b      	lsls	r3, r3, #2
 8006f78:	440b      	add	r3, r1
 8006f7a:	3323      	adds	r3, #35	@ 0x23
 8006f7c:	2201      	movs	r2, #1
 8006f7e:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2200      	movs	r2, #0
 8006f84:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006f8e:	687a      	ldr	r2, [r7, #4]
 8006f90:	33b0      	adds	r3, #176	@ 0xb0
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	4413      	add	r3, r2
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d101      	bne.n	8006fba <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 8006fb6:	2302      	movs	r3, #2
 8006fb8:	e018      	b.n	8006fec <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	7c1b      	ldrb	r3, [r3, #16]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d10a      	bne.n	8006fd8 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff8 <USBD_CDC_Init+0x1e8>)
 8006fc4:	7819      	ldrb	r1, [r3, #0]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006fcc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f002 fc25 	bl	8009820 <USBD_LL_PrepareReceive>
 8006fd6:	e008      	b.n	8006fea <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006fd8:	4b07      	ldr	r3, [pc, #28]	@ (8006ff8 <USBD_CDC_Init+0x1e8>)
 8006fda:	7819      	ldrb	r1, [r3, #0]
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006fe2:	2340      	movs	r3, #64	@ 0x40
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f002 fc1b 	bl	8009820 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006fea:	2300      	movs	r3, #0
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3710      	adds	r7, #16
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	200000b3 	.word	0x200000b3
 8006ff8:	200000b4 	.word	0x200000b4
 8006ffc:	200000b5 	.word	0x200000b5

08007000 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b082      	sub	sp, #8
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	460b      	mov	r3, r1
 800700a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800700c:	4b3a      	ldr	r3, [pc, #232]	@ (80070f8 <USBD_CDC_DeInit+0xf8>)
 800700e:	781b      	ldrb	r3, [r3, #0]
 8007010:	4619      	mov	r1, r3
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f002 fb3b 	bl	800968e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007018:	4b37      	ldr	r3, [pc, #220]	@ (80070f8 <USBD_CDC_DeInit+0xf8>)
 800701a:	781b      	ldrb	r3, [r3, #0]
 800701c:	f003 020f 	and.w	r2, r3, #15
 8007020:	6879      	ldr	r1, [r7, #4]
 8007022:	4613      	mov	r3, r2
 8007024:	009b      	lsls	r3, r3, #2
 8007026:	4413      	add	r3, r2
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	440b      	add	r3, r1
 800702c:	3323      	adds	r3, #35	@ 0x23
 800702e:	2200      	movs	r2, #0
 8007030:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007032:	4b32      	ldr	r3, [pc, #200]	@ (80070fc <USBD_CDC_DeInit+0xfc>)
 8007034:	781b      	ldrb	r3, [r3, #0]
 8007036:	4619      	mov	r1, r3
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f002 fb28 	bl	800968e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800703e:	4b2f      	ldr	r3, [pc, #188]	@ (80070fc <USBD_CDC_DeInit+0xfc>)
 8007040:	781b      	ldrb	r3, [r3, #0]
 8007042:	f003 020f 	and.w	r2, r3, #15
 8007046:	6879      	ldr	r1, [r7, #4]
 8007048:	4613      	mov	r3, r2
 800704a:	009b      	lsls	r3, r3, #2
 800704c:	4413      	add	r3, r2
 800704e:	009b      	lsls	r3, r3, #2
 8007050:	440b      	add	r3, r1
 8007052:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007056:	2200      	movs	r2, #0
 8007058:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800705a:	4b29      	ldr	r3, [pc, #164]	@ (8007100 <USBD_CDC_DeInit+0x100>)
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	4619      	mov	r1, r3
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f002 fb14 	bl	800968e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007066:	4b26      	ldr	r3, [pc, #152]	@ (8007100 <USBD_CDC_DeInit+0x100>)
 8007068:	781b      	ldrb	r3, [r3, #0]
 800706a:	f003 020f 	and.w	r2, r3, #15
 800706e:	6879      	ldr	r1, [r7, #4]
 8007070:	4613      	mov	r3, r2
 8007072:	009b      	lsls	r3, r3, #2
 8007074:	4413      	add	r3, r2
 8007076:	009b      	lsls	r3, r3, #2
 8007078:	440b      	add	r3, r1
 800707a:	3323      	adds	r3, #35	@ 0x23
 800707c:	2200      	movs	r2, #0
 800707e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007080:	4b1f      	ldr	r3, [pc, #124]	@ (8007100 <USBD_CDC_DeInit+0x100>)
 8007082:	781b      	ldrb	r3, [r3, #0]
 8007084:	f003 020f 	and.w	r2, r3, #15
 8007088:	6879      	ldr	r1, [r7, #4]
 800708a:	4613      	mov	r3, r2
 800708c:	009b      	lsls	r3, r3, #2
 800708e:	4413      	add	r3, r2
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	440b      	add	r3, r1
 8007094:	331c      	adds	r3, #28
 8007096:	2200      	movs	r2, #0
 8007098:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	32b0      	adds	r2, #176	@ 0xb0
 80070a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d01f      	beq.n	80070ec <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	33b0      	adds	r3, #176	@ 0xb0
 80070b6:	009b      	lsls	r3, r3, #2
 80070b8:	4413      	add	r3, r2
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	32b0      	adds	r2, #176	@ 0xb0
 80070ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070ce:	4618      	mov	r0, r3
 80070d0:	f002 fc62 	bl	8009998 <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	32b0      	adds	r2, #176	@ 0xb0
 80070de:	2100      	movs	r1, #0
 80070e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2200      	movs	r2, #0
 80070e8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80070ec:	2300      	movs	r3, #0
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3708      	adds	r7, #8
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
 80070f6:	bf00      	nop
 80070f8:	200000b3 	.word	0x200000b3
 80070fc:	200000b4 	.word	0x200000b4
 8007100:	200000b5 	.word	0x200000b5

08007104 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b086      	sub	sp, #24
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	32b0      	adds	r2, #176	@ 0xb0
 8007118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800711c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800711e:	2300      	movs	r3, #0
 8007120:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007122:	2300      	movs	r3, #0
 8007124:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007126:	2300      	movs	r3, #0
 8007128:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d101      	bne.n	8007134 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007130:	2303      	movs	r3, #3
 8007132:	e0bf      	b.n	80072b4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	781b      	ldrb	r3, [r3, #0]
 8007138:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800713c:	2b00      	cmp	r3, #0
 800713e:	d050      	beq.n	80071e2 <USBD_CDC_Setup+0xde>
 8007140:	2b20      	cmp	r3, #32
 8007142:	f040 80af 	bne.w	80072a4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	88db      	ldrh	r3, [r3, #6]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d03a      	beq.n	80071c4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	781b      	ldrb	r3, [r3, #0]
 8007152:	b25b      	sxtb	r3, r3
 8007154:	2b00      	cmp	r3, #0
 8007156:	da1b      	bge.n	8007190 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800715e:	687a      	ldr	r2, [r7, #4]
 8007160:	33b0      	adds	r3, #176	@ 0xb0
 8007162:	009b      	lsls	r3, r3, #2
 8007164:	4413      	add	r3, r2
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	683a      	ldr	r2, [r7, #0]
 800716c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800716e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007170:	683a      	ldr	r2, [r7, #0]
 8007172:	88d2      	ldrh	r2, [r2, #6]
 8007174:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	88db      	ldrh	r3, [r3, #6]
 800717a:	2b07      	cmp	r3, #7
 800717c:	bf28      	it	cs
 800717e:	2307      	movcs	r3, #7
 8007180:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	89fa      	ldrh	r2, [r7, #14]
 8007186:	4619      	mov	r1, r3
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f001 fdd3 	bl	8008d34 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800718e:	e090      	b.n	80072b2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	785a      	ldrb	r2, [r3, #1]
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	88db      	ldrh	r3, [r3, #6]
 800719e:	2b3f      	cmp	r3, #63	@ 0x3f
 80071a0:	d803      	bhi.n	80071aa <USBD_CDC_Setup+0xa6>
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	88db      	ldrh	r3, [r3, #6]
 80071a6:	b2da      	uxtb	r2, r3
 80071a8:	e000      	b.n	80071ac <USBD_CDC_Setup+0xa8>
 80071aa:	2240      	movs	r2, #64	@ 0x40
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80071b2:	6939      	ldr	r1, [r7, #16]
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80071ba:	461a      	mov	r2, r3
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f001 fde8 	bl	8008d92 <USBD_CtlPrepareRx>
      break;
 80071c2:	e076      	b.n	80072b2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80071ca:	687a      	ldr	r2, [r7, #4]
 80071cc:	33b0      	adds	r3, #176	@ 0xb0
 80071ce:	009b      	lsls	r3, r3, #2
 80071d0:	4413      	add	r3, r2
 80071d2:	685b      	ldr	r3, [r3, #4]
 80071d4:	689b      	ldr	r3, [r3, #8]
 80071d6:	683a      	ldr	r2, [r7, #0]
 80071d8:	7850      	ldrb	r0, [r2, #1]
 80071da:	2200      	movs	r2, #0
 80071dc:	6839      	ldr	r1, [r7, #0]
 80071de:	4798      	blx	r3
      break;
 80071e0:	e067      	b.n	80072b2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	785b      	ldrb	r3, [r3, #1]
 80071e6:	2b0b      	cmp	r3, #11
 80071e8:	d851      	bhi.n	800728e <USBD_CDC_Setup+0x18a>
 80071ea:	a201      	add	r2, pc, #4	@ (adr r2, 80071f0 <USBD_CDC_Setup+0xec>)
 80071ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071f0:	08007221 	.word	0x08007221
 80071f4:	0800729d 	.word	0x0800729d
 80071f8:	0800728f 	.word	0x0800728f
 80071fc:	0800728f 	.word	0x0800728f
 8007200:	0800728f 	.word	0x0800728f
 8007204:	0800728f 	.word	0x0800728f
 8007208:	0800728f 	.word	0x0800728f
 800720c:	0800728f 	.word	0x0800728f
 8007210:	0800728f 	.word	0x0800728f
 8007214:	0800728f 	.word	0x0800728f
 8007218:	0800724b 	.word	0x0800724b
 800721c:	08007275 	.word	0x08007275
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007226:	b2db      	uxtb	r3, r3
 8007228:	2b03      	cmp	r3, #3
 800722a:	d107      	bne.n	800723c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800722c:	f107 030a 	add.w	r3, r7, #10
 8007230:	2202      	movs	r2, #2
 8007232:	4619      	mov	r1, r3
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f001 fd7d 	bl	8008d34 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800723a:	e032      	b.n	80072a2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800723c:	6839      	ldr	r1, [r7, #0]
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f001 fcfb 	bl	8008c3a <USBD_CtlError>
            ret = USBD_FAIL;
 8007244:	2303      	movs	r3, #3
 8007246:	75fb      	strb	r3, [r7, #23]
          break;
 8007248:	e02b      	b.n	80072a2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007250:	b2db      	uxtb	r3, r3
 8007252:	2b03      	cmp	r3, #3
 8007254:	d107      	bne.n	8007266 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007256:	f107 030d 	add.w	r3, r7, #13
 800725a:	2201      	movs	r2, #1
 800725c:	4619      	mov	r1, r3
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f001 fd68 	bl	8008d34 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007264:	e01d      	b.n	80072a2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007266:	6839      	ldr	r1, [r7, #0]
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f001 fce6 	bl	8008c3a <USBD_CtlError>
            ret = USBD_FAIL;
 800726e:	2303      	movs	r3, #3
 8007270:	75fb      	strb	r3, [r7, #23]
          break;
 8007272:	e016      	b.n	80072a2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800727a:	b2db      	uxtb	r3, r3
 800727c:	2b03      	cmp	r3, #3
 800727e:	d00f      	beq.n	80072a0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007280:	6839      	ldr	r1, [r7, #0]
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f001 fcd9 	bl	8008c3a <USBD_CtlError>
            ret = USBD_FAIL;
 8007288:	2303      	movs	r3, #3
 800728a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800728c:	e008      	b.n	80072a0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800728e:	6839      	ldr	r1, [r7, #0]
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f001 fcd2 	bl	8008c3a <USBD_CtlError>
          ret = USBD_FAIL;
 8007296:	2303      	movs	r3, #3
 8007298:	75fb      	strb	r3, [r7, #23]
          break;
 800729a:	e002      	b.n	80072a2 <USBD_CDC_Setup+0x19e>
          break;
 800729c:	bf00      	nop
 800729e:	e008      	b.n	80072b2 <USBD_CDC_Setup+0x1ae>
          break;
 80072a0:	bf00      	nop
      }
      break;
 80072a2:	e006      	b.n	80072b2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80072a4:	6839      	ldr	r1, [r7, #0]
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f001 fcc7 	bl	8008c3a <USBD_CtlError>
      ret = USBD_FAIL;
 80072ac:	2303      	movs	r3, #3
 80072ae:	75fb      	strb	r3, [r7, #23]
      break;
 80072b0:	bf00      	nop
  }

  return (uint8_t)ret;
 80072b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	3718      	adds	r7, #24
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bd80      	pop	{r7, pc}

080072bc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b084      	sub	sp, #16
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
 80072c4:	460b      	mov	r3, r1
 80072c6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80072ce:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	32b0      	adds	r2, #176	@ 0xb0
 80072da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d101      	bne.n	80072e6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80072e2:	2303      	movs	r3, #3
 80072e4:	e065      	b.n	80073b2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	32b0      	adds	r2, #176	@ 0xb0
 80072f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072f4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80072f6:	78fb      	ldrb	r3, [r7, #3]
 80072f8:	f003 020f 	and.w	r2, r3, #15
 80072fc:	6879      	ldr	r1, [r7, #4]
 80072fe:	4613      	mov	r3, r2
 8007300:	009b      	lsls	r3, r3, #2
 8007302:	4413      	add	r3, r2
 8007304:	009b      	lsls	r3, r3, #2
 8007306:	440b      	add	r3, r1
 8007308:	3314      	adds	r3, #20
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d02f      	beq.n	8007370 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007310:	78fb      	ldrb	r3, [r7, #3]
 8007312:	f003 020f 	and.w	r2, r3, #15
 8007316:	6879      	ldr	r1, [r7, #4]
 8007318:	4613      	mov	r3, r2
 800731a:	009b      	lsls	r3, r3, #2
 800731c:	4413      	add	r3, r2
 800731e:	009b      	lsls	r3, r3, #2
 8007320:	440b      	add	r3, r1
 8007322:	3314      	adds	r3, #20
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	78fb      	ldrb	r3, [r7, #3]
 8007328:	f003 010f 	and.w	r1, r3, #15
 800732c:	68f8      	ldr	r0, [r7, #12]
 800732e:	460b      	mov	r3, r1
 8007330:	00db      	lsls	r3, r3, #3
 8007332:	440b      	add	r3, r1
 8007334:	009b      	lsls	r3, r3, #2
 8007336:	4403      	add	r3, r0
 8007338:	331c      	adds	r3, #28
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	fbb2 f1f3 	udiv	r1, r2, r3
 8007340:	fb01 f303 	mul.w	r3, r1, r3
 8007344:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007346:	2b00      	cmp	r3, #0
 8007348:	d112      	bne.n	8007370 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800734a:	78fb      	ldrb	r3, [r7, #3]
 800734c:	f003 020f 	and.w	r2, r3, #15
 8007350:	6879      	ldr	r1, [r7, #4]
 8007352:	4613      	mov	r3, r2
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	4413      	add	r3, r2
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	440b      	add	r3, r1
 800735c:	3314      	adds	r3, #20
 800735e:	2200      	movs	r2, #0
 8007360:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007362:	78f9      	ldrb	r1, [r7, #3]
 8007364:	2300      	movs	r3, #0
 8007366:	2200      	movs	r2, #0
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f002 fa38 	bl	80097de <USBD_LL_Transmit>
 800736e:	e01f      	b.n	80073b0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	2200      	movs	r2, #0
 8007374:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800737e:	687a      	ldr	r2, [r7, #4]
 8007380:	33b0      	adds	r3, #176	@ 0xb0
 8007382:	009b      	lsls	r3, r3, #2
 8007384:	4413      	add	r3, r2
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	691b      	ldr	r3, [r3, #16]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d010      	beq.n	80073b0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007394:	687a      	ldr	r2, [r7, #4]
 8007396:	33b0      	adds	r3, #176	@ 0xb0
 8007398:	009b      	lsls	r3, r3, #2
 800739a:	4413      	add	r3, r2
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	691b      	ldr	r3, [r3, #16]
 80073a0:	68ba      	ldr	r2, [r7, #8]
 80073a2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80073a6:	68ba      	ldr	r2, [r7, #8]
 80073a8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80073ac:	78fa      	ldrb	r2, [r7, #3]
 80073ae:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80073b0:	2300      	movs	r3, #0
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	3710      	adds	r7, #16
 80073b6:	46bd      	mov	sp, r7
 80073b8:	bd80      	pop	{r7, pc}

080073ba <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80073ba:	b580      	push	{r7, lr}
 80073bc:	b084      	sub	sp, #16
 80073be:	af00      	add	r7, sp, #0
 80073c0:	6078      	str	r0, [r7, #4]
 80073c2:	460b      	mov	r3, r1
 80073c4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	32b0      	adds	r2, #176	@ 0xb0
 80073d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073d4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	32b0      	adds	r2, #176	@ 0xb0
 80073e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d101      	bne.n	80073ec <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80073e8:	2303      	movs	r3, #3
 80073ea:	e01a      	b.n	8007422 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80073ec:	78fb      	ldrb	r3, [r7, #3]
 80073ee:	4619      	mov	r1, r3
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f002 fa36 	bl	8009862 <USBD_LL_GetRxDataSize>
 80073f6:	4602      	mov	r2, r0
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007404:	687a      	ldr	r2, [r7, #4]
 8007406:	33b0      	adds	r3, #176	@ 0xb0
 8007408:	009b      	lsls	r3, r3, #2
 800740a:	4413      	add	r3, r2
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	68db      	ldr	r3, [r3, #12]
 8007410:	68fa      	ldr	r2, [r7, #12]
 8007412:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007416:	68fa      	ldr	r2, [r7, #12]
 8007418:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800741c:	4611      	mov	r1, r2
 800741e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007420:	2300      	movs	r3, #0
}
 8007422:	4618      	mov	r0, r3
 8007424:	3710      	adds	r7, #16
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}

0800742a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800742a:	b580      	push	{r7, lr}
 800742c:	b084      	sub	sp, #16
 800742e:	af00      	add	r7, sp, #0
 8007430:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	32b0      	adds	r2, #176	@ 0xb0
 800743c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007440:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d101      	bne.n	800744c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007448:	2303      	movs	r3, #3
 800744a:	e024      	b.n	8007496 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	33b0      	adds	r3, #176	@ 0xb0
 8007456:	009b      	lsls	r3, r3, #2
 8007458:	4413      	add	r3, r2
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d019      	beq.n	8007494 <USBD_CDC_EP0_RxReady+0x6a>
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007466:	2bff      	cmp	r3, #255	@ 0xff
 8007468:	d014      	beq.n	8007494 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007470:	687a      	ldr	r2, [r7, #4]
 8007472:	33b0      	adds	r3, #176	@ 0xb0
 8007474:	009b      	lsls	r3, r3, #2
 8007476:	4413      	add	r3, r2
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	68fa      	ldr	r2, [r7, #12]
 800747e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007482:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007484:	68fa      	ldr	r2, [r7, #12]
 8007486:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800748a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	22ff      	movs	r2, #255	@ 0xff
 8007490:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007494:	2300      	movs	r3, #0
}
 8007496:	4618      	mov	r0, r3
 8007498:	3710      	adds	r7, #16
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}
	...

080074a0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b086      	sub	sp, #24
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80074a8:	2182      	movs	r1, #130	@ 0x82
 80074aa:	4818      	ldr	r0, [pc, #96]	@ (800750c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80074ac:	f000 fd62 	bl	8007f74 <USBD_GetEpDesc>
 80074b0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80074b2:	2101      	movs	r1, #1
 80074b4:	4815      	ldr	r0, [pc, #84]	@ (800750c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80074b6:	f000 fd5d 	bl	8007f74 <USBD_GetEpDesc>
 80074ba:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80074bc:	2181      	movs	r1, #129	@ 0x81
 80074be:	4813      	ldr	r0, [pc, #76]	@ (800750c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80074c0:	f000 fd58 	bl	8007f74 <USBD_GetEpDesc>
 80074c4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d002      	beq.n	80074d2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	2210      	movs	r2, #16
 80074d0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d006      	beq.n	80074e6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	2200      	movs	r2, #0
 80074dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80074e0:	711a      	strb	r2, [r3, #4]
 80074e2:	2200      	movs	r2, #0
 80074e4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d006      	beq.n	80074fa <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2200      	movs	r2, #0
 80074f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80074f4:	711a      	strb	r2, [r3, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2243      	movs	r2, #67	@ 0x43
 80074fe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007500:	4b02      	ldr	r3, [pc, #8]	@ (800750c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007502:	4618      	mov	r0, r3
 8007504:	3718      	adds	r7, #24
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}
 800750a:	bf00      	nop
 800750c:	20000070 	.word	0x20000070

08007510 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b086      	sub	sp, #24
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007518:	2182      	movs	r1, #130	@ 0x82
 800751a:	4818      	ldr	r0, [pc, #96]	@ (800757c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800751c:	f000 fd2a 	bl	8007f74 <USBD_GetEpDesc>
 8007520:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007522:	2101      	movs	r1, #1
 8007524:	4815      	ldr	r0, [pc, #84]	@ (800757c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007526:	f000 fd25 	bl	8007f74 <USBD_GetEpDesc>
 800752a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800752c:	2181      	movs	r1, #129	@ 0x81
 800752e:	4813      	ldr	r0, [pc, #76]	@ (800757c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007530:	f000 fd20 	bl	8007f74 <USBD_GetEpDesc>
 8007534:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d002      	beq.n	8007542 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	2210      	movs	r2, #16
 8007540:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d006      	beq.n	8007556 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	2200      	movs	r2, #0
 800754c:	711a      	strb	r2, [r3, #4]
 800754e:	2200      	movs	r2, #0
 8007550:	f042 0202 	orr.w	r2, r2, #2
 8007554:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d006      	beq.n	800756a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2200      	movs	r2, #0
 8007560:	711a      	strb	r2, [r3, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	f042 0202 	orr.w	r2, r2, #2
 8007568:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2243      	movs	r2, #67	@ 0x43
 800756e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007570:	4b02      	ldr	r3, [pc, #8]	@ (800757c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007572:	4618      	mov	r0, r3
 8007574:	3718      	adds	r7, #24
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}
 800757a:	bf00      	nop
 800757c:	20000070 	.word	0x20000070

08007580 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b086      	sub	sp, #24
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007588:	2182      	movs	r1, #130	@ 0x82
 800758a:	4818      	ldr	r0, [pc, #96]	@ (80075ec <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800758c:	f000 fcf2 	bl	8007f74 <USBD_GetEpDesc>
 8007590:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007592:	2101      	movs	r1, #1
 8007594:	4815      	ldr	r0, [pc, #84]	@ (80075ec <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007596:	f000 fced 	bl	8007f74 <USBD_GetEpDesc>
 800759a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800759c:	2181      	movs	r1, #129	@ 0x81
 800759e:	4813      	ldr	r0, [pc, #76]	@ (80075ec <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80075a0:	f000 fce8 	bl	8007f74 <USBD_GetEpDesc>
 80075a4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d002      	beq.n	80075b2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	2210      	movs	r2, #16
 80075b0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d006      	beq.n	80075c6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	2200      	movs	r2, #0
 80075bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80075c0:	711a      	strb	r2, [r3, #4]
 80075c2:	2200      	movs	r2, #0
 80075c4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d006      	beq.n	80075da <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2200      	movs	r2, #0
 80075d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80075d4:	711a      	strb	r2, [r3, #4]
 80075d6:	2200      	movs	r2, #0
 80075d8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2243      	movs	r2, #67	@ 0x43
 80075de:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80075e0:	4b02      	ldr	r3, [pc, #8]	@ (80075ec <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3718      	adds	r7, #24
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}
 80075ea:	bf00      	nop
 80075ec:	20000070 	.word	0x20000070

080075f0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b083      	sub	sp, #12
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	220a      	movs	r2, #10
 80075fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80075fe:	4b03      	ldr	r3, [pc, #12]	@ (800760c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007600:	4618      	mov	r0, r3
 8007602:	370c      	adds	r7, #12
 8007604:	46bd      	mov	sp, r7
 8007606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760a:	4770      	bx	lr
 800760c:	2000002c 	.word	0x2000002c

08007610 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007610:	b480      	push	{r7}
 8007612:	b083      	sub	sp, #12
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
 8007618:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d101      	bne.n	8007624 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007620:	2303      	movs	r3, #3
 8007622:	e009      	b.n	8007638 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800762a:	687a      	ldr	r2, [r7, #4]
 800762c:	33b0      	adds	r3, #176	@ 0xb0
 800762e:	009b      	lsls	r3, r3, #2
 8007630:	4413      	add	r3, r2
 8007632:	683a      	ldr	r2, [r7, #0]
 8007634:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007636:	2300      	movs	r3, #0
}
 8007638:	4618      	mov	r0, r3
 800763a:	370c      	adds	r7, #12
 800763c:	46bd      	mov	sp, r7
 800763e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007642:	4770      	bx	lr

08007644 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007644:	b480      	push	{r7}
 8007646:	b087      	sub	sp, #28
 8007648:	af00      	add	r7, sp, #0
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	60b9      	str	r1, [r7, #8]
 800764e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	32b0      	adds	r2, #176	@ 0xb0
 800765a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800765e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d101      	bne.n	800766a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007666:	2303      	movs	r3, #3
 8007668:	e008      	b.n	800767c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	68ba      	ldr	r2, [r7, #8]
 800766e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	687a      	ldr	r2, [r7, #4]
 8007676:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800767a:	2300      	movs	r3, #0
}
 800767c:	4618      	mov	r0, r3
 800767e:	371c      	adds	r7, #28
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr

08007688 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007688:	b480      	push	{r7}
 800768a:	b085      	sub	sp, #20
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
 8007690:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	32b0      	adds	r2, #176	@ 0xb0
 800769c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076a0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d101      	bne.n	80076ac <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80076a8:	2303      	movs	r3, #3
 80076aa:	e004      	b.n	80076b6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	683a      	ldr	r2, [r7, #0]
 80076b0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80076b4:	2300      	movs	r3, #0
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3714      	adds	r7, #20
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr
	...

080076c4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b084      	sub	sp, #16
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	32b0      	adds	r2, #176	@ 0xb0
 80076d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076da:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80076dc:	2301      	movs	r3, #1
 80076de:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d101      	bne.n	80076ea <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80076e6:	2303      	movs	r3, #3
 80076e8:	e025      	b.n	8007736 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d11f      	bne.n	8007734 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80076fc:	4b10      	ldr	r3, [pc, #64]	@ (8007740 <USBD_CDC_TransmitPacket+0x7c>)
 80076fe:	781b      	ldrb	r3, [r3, #0]
 8007700:	f003 020f 	and.w	r2, r3, #15
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	4613      	mov	r3, r2
 800770e:	009b      	lsls	r3, r3, #2
 8007710:	4413      	add	r3, r2
 8007712:	009b      	lsls	r3, r3, #2
 8007714:	4403      	add	r3, r0
 8007716:	3314      	adds	r3, #20
 8007718:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800771a:	4b09      	ldr	r3, [pc, #36]	@ (8007740 <USBD_CDC_TransmitPacket+0x7c>)
 800771c:	7819      	ldrb	r1, [r3, #0]
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f002 f857 	bl	80097de <USBD_LL_Transmit>

    ret = USBD_OK;
 8007730:	2300      	movs	r3, #0
 8007732:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007734:	7bfb      	ldrb	r3, [r7, #15]
}
 8007736:	4618      	mov	r0, r3
 8007738:	3710      	adds	r7, #16
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}
 800773e:	bf00      	nop
 8007740:	200000b3 	.word	0x200000b3

08007744 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b084      	sub	sp, #16
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	32b0      	adds	r2, #176	@ 0xb0
 8007756:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800775a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	32b0      	adds	r2, #176	@ 0xb0
 8007766:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d101      	bne.n	8007772 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800776e:	2303      	movs	r3, #3
 8007770:	e018      	b.n	80077a4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	7c1b      	ldrb	r3, [r3, #16]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d10a      	bne.n	8007790 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800777a:	4b0c      	ldr	r3, [pc, #48]	@ (80077ac <USBD_CDC_ReceivePacket+0x68>)
 800777c:	7819      	ldrb	r1, [r3, #0]
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007784:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f002 f849 	bl	8009820 <USBD_LL_PrepareReceive>
 800778e:	e008      	b.n	80077a2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007790:	4b06      	ldr	r3, [pc, #24]	@ (80077ac <USBD_CDC_ReceivePacket+0x68>)
 8007792:	7819      	ldrb	r1, [r3, #0]
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800779a:	2340      	movs	r3, #64	@ 0x40
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f002 f83f 	bl	8009820 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80077a2:	2300      	movs	r3, #0
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3710      	adds	r7, #16
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}
 80077ac:	200000b4 	.word	0x200000b4

080077b0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b086      	sub	sp, #24
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	60f8      	str	r0, [r7, #12]
 80077b8:	60b9      	str	r1, [r7, #8]
 80077ba:	4613      	mov	r3, r2
 80077bc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d101      	bne.n	80077c8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80077c4:	2303      	movs	r3, #3
 80077c6:	e01f      	b.n	8007808 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	2200      	movs	r2, #0
 80077cc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2200      	movs	r2, #0
 80077d4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2200      	movs	r2, #0
 80077dc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d003      	beq.n	80077ee <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	68ba      	ldr	r2, [r7, #8]
 80077ea:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2201      	movs	r2, #1
 80077f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	79fa      	ldrb	r2, [r7, #7]
 80077fa:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80077fc:	68f8      	ldr	r0, [r7, #12]
 80077fe:	f001 feb5 	bl	800956c <USBD_LL_Init>
 8007802:	4603      	mov	r3, r0
 8007804:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007806:	7dfb      	ldrb	r3, [r7, #23]
}
 8007808:	4618      	mov	r0, r3
 800780a:	3718      	adds	r7, #24
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}

08007810 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b084      	sub	sp, #16
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
 8007818:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800781a:	2300      	movs	r3, #0
 800781c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d101      	bne.n	8007828 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007824:	2303      	movs	r3, #3
 8007826:	e025      	b.n	8007874 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	683a      	ldr	r2, [r7, #0]
 800782c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	32ae      	adds	r2, #174	@ 0xae
 800783a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800783e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007840:	2b00      	cmp	r3, #0
 8007842:	d00f      	beq.n	8007864 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	32ae      	adds	r2, #174	@ 0xae
 800784e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007854:	f107 020e 	add.w	r2, r7, #14
 8007858:	4610      	mov	r0, r2
 800785a:	4798      	blx	r3
 800785c:	4602      	mov	r2, r0
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800786a:	1c5a      	adds	r2, r3, #1
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007872:	2300      	movs	r3, #0
}
 8007874:	4618      	mov	r0, r3
 8007876:	3710      	adds	r7, #16
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}

0800787c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b082      	sub	sp, #8
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f001 fec1 	bl	800960c <USBD_LL_Start>
 800788a:	4603      	mov	r3, r0
}
 800788c:	4618      	mov	r0, r3
 800788e:	3708      	adds	r7, #8
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}

08007894 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007894:	b480      	push	{r7}
 8007896:	b083      	sub	sp, #12
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800789c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800789e:	4618      	mov	r0, r3
 80078a0:	370c      	adds	r7, #12
 80078a2:	46bd      	mov	sp, r7
 80078a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a8:	4770      	bx	lr

080078aa <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80078aa:	b580      	push	{r7, lr}
 80078ac:	b084      	sub	sp, #16
 80078ae:	af00      	add	r7, sp, #0
 80078b0:	6078      	str	r0, [r7, #4]
 80078b2:	460b      	mov	r3, r1
 80078b4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80078b6:	2300      	movs	r3, #0
 80078b8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d009      	beq.n	80078d8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	78fa      	ldrb	r2, [r7, #3]
 80078ce:	4611      	mov	r1, r2
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	4798      	blx	r3
 80078d4:	4603      	mov	r3, r0
 80078d6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80078d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80078da:	4618      	mov	r0, r3
 80078dc:	3710      	adds	r7, #16
 80078de:	46bd      	mov	sp, r7
 80078e0:	bd80      	pop	{r7, pc}

080078e2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80078e2:	b580      	push	{r7, lr}
 80078e4:	b084      	sub	sp, #16
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	6078      	str	r0, [r7, #4]
 80078ea:	460b      	mov	r3, r1
 80078ec:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80078ee:	2300      	movs	r3, #0
 80078f0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	78fa      	ldrb	r2, [r7, #3]
 80078fc:	4611      	mov	r1, r2
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	4798      	blx	r3
 8007902:	4603      	mov	r3, r0
 8007904:	2b00      	cmp	r3, #0
 8007906:	d001      	beq.n	800790c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007908:	2303      	movs	r3, #3
 800790a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800790c:	7bfb      	ldrb	r3, [r7, #15]
}
 800790e:	4618      	mov	r0, r3
 8007910:	3710      	adds	r7, #16
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}

08007916 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007916:	b580      	push	{r7, lr}
 8007918:	b084      	sub	sp, #16
 800791a:	af00      	add	r7, sp, #0
 800791c:	6078      	str	r0, [r7, #4]
 800791e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007926:	6839      	ldr	r1, [r7, #0]
 8007928:	4618      	mov	r0, r3
 800792a:	f001 f94c 	bl	8008bc6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2201      	movs	r2, #1
 8007932:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800793c:	461a      	mov	r2, r3
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800794a:	f003 031f 	and.w	r3, r3, #31
 800794e:	2b02      	cmp	r3, #2
 8007950:	d01a      	beq.n	8007988 <USBD_LL_SetupStage+0x72>
 8007952:	2b02      	cmp	r3, #2
 8007954:	d822      	bhi.n	800799c <USBD_LL_SetupStage+0x86>
 8007956:	2b00      	cmp	r3, #0
 8007958:	d002      	beq.n	8007960 <USBD_LL_SetupStage+0x4a>
 800795a:	2b01      	cmp	r3, #1
 800795c:	d00a      	beq.n	8007974 <USBD_LL_SetupStage+0x5e>
 800795e:	e01d      	b.n	800799c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007966:	4619      	mov	r1, r3
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f000 fb77 	bl	800805c <USBD_StdDevReq>
 800796e:	4603      	mov	r3, r0
 8007970:	73fb      	strb	r3, [r7, #15]
      break;
 8007972:	e020      	b.n	80079b6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800797a:	4619      	mov	r1, r3
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f000 fbdf 	bl	8008140 <USBD_StdItfReq>
 8007982:	4603      	mov	r3, r0
 8007984:	73fb      	strb	r3, [r7, #15]
      break;
 8007986:	e016      	b.n	80079b6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800798e:	4619      	mov	r1, r3
 8007990:	6878      	ldr	r0, [r7, #4]
 8007992:	f000 fc41 	bl	8008218 <USBD_StdEPReq>
 8007996:	4603      	mov	r3, r0
 8007998:	73fb      	strb	r3, [r7, #15]
      break;
 800799a:	e00c      	b.n	80079b6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80079a2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80079a6:	b2db      	uxtb	r3, r3
 80079a8:	4619      	mov	r1, r3
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f001 fe8e 	bl	80096cc <USBD_LL_StallEP>
 80079b0:	4603      	mov	r3, r0
 80079b2:	73fb      	strb	r3, [r7, #15]
      break;
 80079b4:	bf00      	nop
  }

  return ret;
 80079b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3710      	adds	r7, #16
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}

080079c0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b086      	sub	sp, #24
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	60f8      	str	r0, [r7, #12]
 80079c8:	460b      	mov	r3, r1
 80079ca:	607a      	str	r2, [r7, #4]
 80079cc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80079ce:	2300      	movs	r3, #0
 80079d0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80079d2:	7afb      	ldrb	r3, [r7, #11]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d177      	bne.n	8007ac8 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80079de:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80079e6:	2b03      	cmp	r3, #3
 80079e8:	f040 80a1 	bne.w	8007b2e <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80079ec:	693b      	ldr	r3, [r7, #16]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	693a      	ldr	r2, [r7, #16]
 80079f2:	8992      	ldrh	r2, [r2, #12]
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d91c      	bls.n	8007a32 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	693a      	ldr	r2, [r7, #16]
 80079fe:	8992      	ldrh	r2, [r2, #12]
 8007a00:	1a9a      	subs	r2, r3, r2
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	691b      	ldr	r3, [r3, #16]
 8007a0a:	693a      	ldr	r2, [r7, #16]
 8007a0c:	8992      	ldrh	r2, [r2, #12]
 8007a0e:	441a      	add	r2, r3
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	6919      	ldr	r1, [r3, #16]
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	899b      	ldrh	r3, [r3, #12]
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	4293      	cmp	r3, r2
 8007a24:	bf38      	it	cc
 8007a26:	4613      	movcc	r3, r2
 8007a28:	461a      	mov	r2, r3
 8007a2a:	68f8      	ldr	r0, [r7, #12]
 8007a2c:	f001 f9d2 	bl	8008dd4 <USBD_CtlContinueRx>
 8007a30:	e07d      	b.n	8007b2e <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007a38:	f003 031f 	and.w	r3, r3, #31
 8007a3c:	2b02      	cmp	r3, #2
 8007a3e:	d014      	beq.n	8007a6a <USBD_LL_DataOutStage+0xaa>
 8007a40:	2b02      	cmp	r3, #2
 8007a42:	d81d      	bhi.n	8007a80 <USBD_LL_DataOutStage+0xc0>
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d002      	beq.n	8007a4e <USBD_LL_DataOutStage+0x8e>
 8007a48:	2b01      	cmp	r3, #1
 8007a4a:	d003      	beq.n	8007a54 <USBD_LL_DataOutStage+0x94>
 8007a4c:	e018      	b.n	8007a80 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	75bb      	strb	r3, [r7, #22]
            break;
 8007a52:	e018      	b.n	8007a86 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007a5a:	b2db      	uxtb	r3, r3
 8007a5c:	4619      	mov	r1, r3
 8007a5e:	68f8      	ldr	r0, [r7, #12]
 8007a60:	f000 fa6e 	bl	8007f40 <USBD_CoreFindIF>
 8007a64:	4603      	mov	r3, r0
 8007a66:	75bb      	strb	r3, [r7, #22]
            break;
 8007a68:	e00d      	b.n	8007a86 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007a70:	b2db      	uxtb	r3, r3
 8007a72:	4619      	mov	r1, r3
 8007a74:	68f8      	ldr	r0, [r7, #12]
 8007a76:	f000 fa70 	bl	8007f5a <USBD_CoreFindEP>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	75bb      	strb	r3, [r7, #22]
            break;
 8007a7e:	e002      	b.n	8007a86 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007a80:	2300      	movs	r3, #0
 8007a82:	75bb      	strb	r3, [r7, #22]
            break;
 8007a84:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007a86:	7dbb      	ldrb	r3, [r7, #22]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d119      	bne.n	8007ac0 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a92:	b2db      	uxtb	r3, r3
 8007a94:	2b03      	cmp	r3, #3
 8007a96:	d113      	bne.n	8007ac0 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007a98:	7dba      	ldrb	r2, [r7, #22]
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	32ae      	adds	r2, #174	@ 0xae
 8007a9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aa2:	691b      	ldr	r3, [r3, #16]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d00b      	beq.n	8007ac0 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007aa8:	7dba      	ldrb	r2, [r7, #22]
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007ab0:	7dba      	ldrb	r2, [r7, #22]
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	32ae      	adds	r2, #174	@ 0xae
 8007ab6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aba:	691b      	ldr	r3, [r3, #16]
 8007abc:	68f8      	ldr	r0, [r7, #12]
 8007abe:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007ac0:	68f8      	ldr	r0, [r7, #12]
 8007ac2:	f001 f998 	bl	8008df6 <USBD_CtlSendStatus>
 8007ac6:	e032      	b.n	8007b2e <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007ac8:	7afb      	ldrb	r3, [r7, #11]
 8007aca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ace:	b2db      	uxtb	r3, r3
 8007ad0:	4619      	mov	r1, r3
 8007ad2:	68f8      	ldr	r0, [r7, #12]
 8007ad4:	f000 fa41 	bl	8007f5a <USBD_CoreFindEP>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007adc:	7dbb      	ldrb	r3, [r7, #22]
 8007ade:	2bff      	cmp	r3, #255	@ 0xff
 8007ae0:	d025      	beq.n	8007b2e <USBD_LL_DataOutStage+0x16e>
 8007ae2:	7dbb      	ldrb	r3, [r7, #22]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d122      	bne.n	8007b2e <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007aee:	b2db      	uxtb	r3, r3
 8007af0:	2b03      	cmp	r3, #3
 8007af2:	d117      	bne.n	8007b24 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007af4:	7dba      	ldrb	r2, [r7, #22]
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	32ae      	adds	r2, #174	@ 0xae
 8007afa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007afe:	699b      	ldr	r3, [r3, #24]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d00f      	beq.n	8007b24 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007b04:	7dba      	ldrb	r2, [r7, #22]
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007b0c:	7dba      	ldrb	r2, [r7, #22]
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	32ae      	adds	r2, #174	@ 0xae
 8007b12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b16:	699b      	ldr	r3, [r3, #24]
 8007b18:	7afa      	ldrb	r2, [r7, #11]
 8007b1a:	4611      	mov	r1, r2
 8007b1c:	68f8      	ldr	r0, [r7, #12]
 8007b1e:	4798      	blx	r3
 8007b20:	4603      	mov	r3, r0
 8007b22:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007b24:	7dfb      	ldrb	r3, [r7, #23]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d001      	beq.n	8007b2e <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007b2a:	7dfb      	ldrb	r3, [r7, #23]
 8007b2c:	e000      	b.n	8007b30 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007b2e:	2300      	movs	r3, #0
}
 8007b30:	4618      	mov	r0, r3
 8007b32:	3718      	adds	r7, #24
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}

08007b38 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b086      	sub	sp, #24
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	60f8      	str	r0, [r7, #12]
 8007b40:	460b      	mov	r3, r1
 8007b42:	607a      	str	r2, [r7, #4]
 8007b44:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007b46:	7afb      	ldrb	r3, [r7, #11]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d178      	bne.n	8007c3e <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	3314      	adds	r3, #20
 8007b50:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007b58:	2b02      	cmp	r3, #2
 8007b5a:	d163      	bne.n	8007c24 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	693a      	ldr	r2, [r7, #16]
 8007b62:	8992      	ldrh	r2, [r2, #12]
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d91c      	bls.n	8007ba2 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	685b      	ldr	r3, [r3, #4]
 8007b6c:	693a      	ldr	r2, [r7, #16]
 8007b6e:	8992      	ldrh	r2, [r2, #12]
 8007b70:	1a9a      	subs	r2, r3, r2
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	691b      	ldr	r3, [r3, #16]
 8007b7a:	693a      	ldr	r2, [r7, #16]
 8007b7c:	8992      	ldrh	r2, [r2, #12]
 8007b7e:	441a      	add	r2, r3
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007b84:	693b      	ldr	r3, [r7, #16]
 8007b86:	6919      	ldr	r1, [r3, #16]
 8007b88:	693b      	ldr	r3, [r7, #16]
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	68f8      	ldr	r0, [r7, #12]
 8007b90:	f001 f8ee 	bl	8008d70 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007b94:	2300      	movs	r3, #0
 8007b96:	2200      	movs	r2, #0
 8007b98:	2100      	movs	r1, #0
 8007b9a:	68f8      	ldr	r0, [r7, #12]
 8007b9c:	f001 fe40 	bl	8009820 <USBD_LL_PrepareReceive>
 8007ba0:	e040      	b.n	8007c24 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	899b      	ldrh	r3, [r3, #12]
 8007ba6:	461a      	mov	r2, r3
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	429a      	cmp	r2, r3
 8007bae:	d11c      	bne.n	8007bea <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	693a      	ldr	r2, [r7, #16]
 8007bb6:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d316      	bcc.n	8007bea <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	681a      	ldr	r2, [r3, #0]
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d20f      	bcs.n	8007bea <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007bca:	2200      	movs	r2, #0
 8007bcc:	2100      	movs	r1, #0
 8007bce:	68f8      	ldr	r0, [r7, #12]
 8007bd0:	f001 f8ce 	bl	8008d70 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007bdc:	2300      	movs	r3, #0
 8007bde:	2200      	movs	r2, #0
 8007be0:	2100      	movs	r1, #0
 8007be2:	68f8      	ldr	r0, [r7, #12]
 8007be4:	f001 fe1c 	bl	8009820 <USBD_LL_PrepareReceive>
 8007be8:	e01c      	b.n	8007c24 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bf0:	b2db      	uxtb	r3, r3
 8007bf2:	2b03      	cmp	r3, #3
 8007bf4:	d10f      	bne.n	8007c16 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bfc:	68db      	ldr	r3, [r3, #12]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d009      	beq.n	8007c16 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	2200      	movs	r2, #0
 8007c06:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	68f8      	ldr	r0, [r7, #12]
 8007c14:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007c16:	2180      	movs	r1, #128	@ 0x80
 8007c18:	68f8      	ldr	r0, [r7, #12]
 8007c1a:	f001 fd57 	bl	80096cc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007c1e:	68f8      	ldr	r0, [r7, #12]
 8007c20:	f001 f8fc 	bl	8008e1c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d03a      	beq.n	8007ca4 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007c2e:	68f8      	ldr	r0, [r7, #12]
 8007c30:	f7ff fe30 	bl	8007894 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2200      	movs	r2, #0
 8007c38:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007c3c:	e032      	b.n	8007ca4 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007c3e:	7afb      	ldrb	r3, [r7, #11]
 8007c40:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007c44:	b2db      	uxtb	r3, r3
 8007c46:	4619      	mov	r1, r3
 8007c48:	68f8      	ldr	r0, [r7, #12]
 8007c4a:	f000 f986 	bl	8007f5a <USBD_CoreFindEP>
 8007c4e:	4603      	mov	r3, r0
 8007c50:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007c52:	7dfb      	ldrb	r3, [r7, #23]
 8007c54:	2bff      	cmp	r3, #255	@ 0xff
 8007c56:	d025      	beq.n	8007ca4 <USBD_LL_DataInStage+0x16c>
 8007c58:	7dfb      	ldrb	r3, [r7, #23]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d122      	bne.n	8007ca4 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c64:	b2db      	uxtb	r3, r3
 8007c66:	2b03      	cmp	r3, #3
 8007c68:	d11c      	bne.n	8007ca4 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007c6a:	7dfa      	ldrb	r2, [r7, #23]
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	32ae      	adds	r2, #174	@ 0xae
 8007c70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c74:	695b      	ldr	r3, [r3, #20]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d014      	beq.n	8007ca4 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8007c7a:	7dfa      	ldrb	r2, [r7, #23]
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007c82:	7dfa      	ldrb	r2, [r7, #23]
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	32ae      	adds	r2, #174	@ 0xae
 8007c88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c8c:	695b      	ldr	r3, [r3, #20]
 8007c8e:	7afa      	ldrb	r2, [r7, #11]
 8007c90:	4611      	mov	r1, r2
 8007c92:	68f8      	ldr	r0, [r7, #12]
 8007c94:	4798      	blx	r3
 8007c96:	4603      	mov	r3, r0
 8007c98:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007c9a:	7dbb      	ldrb	r3, [r7, #22]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d001      	beq.n	8007ca4 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007ca0:	7dbb      	ldrb	r3, [r7, #22]
 8007ca2:	e000      	b.n	8007ca6 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007ca4:	2300      	movs	r3, #0
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3718      	adds	r7, #24
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}

08007cae <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007cae:	b580      	push	{r7, lr}
 8007cb0:	b084      	sub	sp, #16
 8007cb2:	af00      	add	r7, sp, #0
 8007cb4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d014      	beq.n	8007d14 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d00e      	beq.n	8007d14 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	687a      	ldr	r2, [r7, #4]
 8007d00:	6852      	ldr	r2, [r2, #4]
 8007d02:	b2d2      	uxtb	r2, r2
 8007d04:	4611      	mov	r1, r2
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	4798      	blx	r3
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d001      	beq.n	8007d14 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007d10:	2303      	movs	r3, #3
 8007d12:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007d14:	2340      	movs	r3, #64	@ 0x40
 8007d16:	2200      	movs	r2, #0
 8007d18:	2100      	movs	r1, #0
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f001 fc91 	bl	8009642 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2201      	movs	r2, #1
 8007d24:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2240      	movs	r2, #64	@ 0x40
 8007d2c:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007d30:	2340      	movs	r3, #64	@ 0x40
 8007d32:	2200      	movs	r2, #0
 8007d34:	2180      	movs	r1, #128	@ 0x80
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f001 fc83 	bl	8009642 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2201      	movs	r2, #1
 8007d40:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2240      	movs	r2, #64	@ 0x40
 8007d48:	841a      	strh	r2, [r3, #32]

  return ret;
 8007d4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3710      	adds	r7, #16
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}

08007d54 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b083      	sub	sp, #12
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
 8007d5c:	460b      	mov	r3, r1
 8007d5e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	78fa      	ldrb	r2, [r7, #3]
 8007d64:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007d66:	2300      	movs	r3, #0
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	370c      	adds	r7, #12
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr

08007d74 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b083      	sub	sp, #12
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d82:	b2db      	uxtb	r3, r3
 8007d84:	2b04      	cmp	r3, #4
 8007d86:	d006      	beq.n	8007d96 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d8e:	b2da      	uxtb	r2, r3
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2204      	movs	r2, #4
 8007d9a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007d9e:	2300      	movs	r3, #0
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	370c      	adds	r7, #12
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr

08007dac <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b083      	sub	sp, #12
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007dba:	b2db      	uxtb	r3, r3
 8007dbc:	2b04      	cmp	r3, #4
 8007dbe:	d106      	bne.n	8007dce <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007dc6:	b2da      	uxtb	r2, r3
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007dce:	2300      	movs	r3, #0
}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	370c      	adds	r7, #12
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dda:	4770      	bx	lr

08007ddc <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b082      	sub	sp, #8
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007dea:	b2db      	uxtb	r3, r3
 8007dec:	2b03      	cmp	r3, #3
 8007dee:	d110      	bne.n	8007e12 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d00b      	beq.n	8007e12 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e00:	69db      	ldr	r3, [r3, #28]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d005      	beq.n	8007e12 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e0c:	69db      	ldr	r3, [r3, #28]
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007e12:	2300      	movs	r3, #0
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	3708      	adds	r7, #8
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bd80      	pop	{r7, pc}

08007e1c <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b082      	sub	sp, #8
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
 8007e24:	460b      	mov	r3, r1
 8007e26:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	32ae      	adds	r2, #174	@ 0xae
 8007e32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d101      	bne.n	8007e3e <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007e3a:	2303      	movs	r3, #3
 8007e3c:	e01c      	b.n	8007e78 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e44:	b2db      	uxtb	r3, r3
 8007e46:	2b03      	cmp	r3, #3
 8007e48:	d115      	bne.n	8007e76 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	32ae      	adds	r2, #174	@ 0xae
 8007e54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e58:	6a1b      	ldr	r3, [r3, #32]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d00b      	beq.n	8007e76 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	32ae      	adds	r2, #174	@ 0xae
 8007e68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e6c:	6a1b      	ldr	r3, [r3, #32]
 8007e6e:	78fa      	ldrb	r2, [r7, #3]
 8007e70:	4611      	mov	r1, r2
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007e76:	2300      	movs	r3, #0
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	3708      	adds	r7, #8
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bd80      	pop	{r7, pc}

08007e80 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b082      	sub	sp, #8
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
 8007e88:	460b      	mov	r3, r1
 8007e8a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	32ae      	adds	r2, #174	@ 0xae
 8007e96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d101      	bne.n	8007ea2 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007e9e:	2303      	movs	r3, #3
 8007ea0:	e01c      	b.n	8007edc <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	2b03      	cmp	r3, #3
 8007eac:	d115      	bne.n	8007eda <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	32ae      	adds	r2, #174	@ 0xae
 8007eb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d00b      	beq.n	8007eda <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	32ae      	adds	r2, #174	@ 0xae
 8007ecc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ed2:	78fa      	ldrb	r2, [r7, #3]
 8007ed4:	4611      	mov	r1, r2
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007eda:	2300      	movs	r3, #0
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3708      	adds	r7, #8
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bd80      	pop	{r7, pc}

08007ee4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b083      	sub	sp, #12
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007eec:	2300      	movs	r3, #0
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	370c      	adds	r7, #12
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef8:	4770      	bx	lr

08007efa <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007efa:	b580      	push	{r7, lr}
 8007efc:	b084      	sub	sp, #16
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007f02:	2300      	movs	r3, #0
 8007f04:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2201      	movs	r2, #1
 8007f0a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d00e      	beq.n	8007f36 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	687a      	ldr	r2, [r7, #4]
 8007f22:	6852      	ldr	r2, [r2, #4]
 8007f24:	b2d2      	uxtb	r2, r2
 8007f26:	4611      	mov	r1, r2
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	4798      	blx	r3
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d001      	beq.n	8007f36 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007f32:	2303      	movs	r3, #3
 8007f34:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3710      	adds	r7, #16
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}

08007f40 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007f40:	b480      	push	{r7}
 8007f42:	b083      	sub	sp, #12
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
 8007f48:	460b      	mov	r3, r1
 8007f4a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007f4c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	370c      	adds	r7, #12
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr

08007f5a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007f5a:	b480      	push	{r7}
 8007f5c:	b083      	sub	sp, #12
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	6078      	str	r0, [r7, #4]
 8007f62:	460b      	mov	r3, r1
 8007f64:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007f66:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	370c      	adds	r7, #12
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f72:	4770      	bx	lr

08007f74 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b086      	sub	sp, #24
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	460b      	mov	r3, r1
 8007f7e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	885b      	ldrh	r3, [r3, #2]
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	68fa      	ldr	r2, [r7, #12]
 8007f94:	7812      	ldrb	r2, [r2, #0]
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d91f      	bls.n	8007fda <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	781b      	ldrb	r3, [r3, #0]
 8007f9e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007fa0:	e013      	b.n	8007fca <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007fa2:	f107 030a 	add.w	r3, r7, #10
 8007fa6:	4619      	mov	r1, r3
 8007fa8:	6978      	ldr	r0, [r7, #20]
 8007faa:	f000 f81b 	bl	8007fe4 <USBD_GetNextDesc>
 8007fae:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	785b      	ldrb	r3, [r3, #1]
 8007fb4:	2b05      	cmp	r3, #5
 8007fb6:	d108      	bne.n	8007fca <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007fbc:	693b      	ldr	r3, [r7, #16]
 8007fbe:	789b      	ldrb	r3, [r3, #2]
 8007fc0:	78fa      	ldrb	r2, [r7, #3]
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d008      	beq.n	8007fd8 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	885b      	ldrh	r3, [r3, #2]
 8007fce:	b29a      	uxth	r2, r3
 8007fd0:	897b      	ldrh	r3, [r7, #10]
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d8e5      	bhi.n	8007fa2 <USBD_GetEpDesc+0x2e>
 8007fd6:	e000      	b.n	8007fda <USBD_GetEpDesc+0x66>
          break;
 8007fd8:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007fda:	693b      	ldr	r3, [r7, #16]
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3718      	adds	r7, #24
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}

08007fe4 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b085      	sub	sp, #20
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
 8007fec:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	881b      	ldrh	r3, [r3, #0]
 8007ff6:	68fa      	ldr	r2, [r7, #12]
 8007ff8:	7812      	ldrb	r2, [r2, #0]
 8007ffa:	4413      	add	r3, r2
 8007ffc:	b29a      	uxth	r2, r3
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	781b      	ldrb	r3, [r3, #0]
 8008006:	461a      	mov	r2, r3
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	4413      	add	r3, r2
 800800c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800800e:	68fb      	ldr	r3, [r7, #12]
}
 8008010:	4618      	mov	r0, r3
 8008012:	3714      	adds	r7, #20
 8008014:	46bd      	mov	sp, r7
 8008016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801a:	4770      	bx	lr

0800801c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800801c:	b480      	push	{r7}
 800801e:	b087      	sub	sp, #28
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	781b      	ldrb	r3, [r3, #0]
 800802c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	3301      	adds	r3, #1
 8008032:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800803a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800803e:	021b      	lsls	r3, r3, #8
 8008040:	b21a      	sxth	r2, r3
 8008042:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008046:	4313      	orrs	r3, r2
 8008048:	b21b      	sxth	r3, r3
 800804a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800804c:	89fb      	ldrh	r3, [r7, #14]
}
 800804e:	4618      	mov	r0, r3
 8008050:	371c      	adds	r7, #28
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr
	...

0800805c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b084      	sub	sp, #16
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008066:	2300      	movs	r3, #0
 8008068:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	781b      	ldrb	r3, [r3, #0]
 800806e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008072:	2b40      	cmp	r3, #64	@ 0x40
 8008074:	d005      	beq.n	8008082 <USBD_StdDevReq+0x26>
 8008076:	2b40      	cmp	r3, #64	@ 0x40
 8008078:	d857      	bhi.n	800812a <USBD_StdDevReq+0xce>
 800807a:	2b00      	cmp	r3, #0
 800807c:	d00f      	beq.n	800809e <USBD_StdDevReq+0x42>
 800807e:	2b20      	cmp	r3, #32
 8008080:	d153      	bne.n	800812a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	32ae      	adds	r2, #174	@ 0xae
 800808c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008090:	689b      	ldr	r3, [r3, #8]
 8008092:	6839      	ldr	r1, [r7, #0]
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	4798      	blx	r3
 8008098:	4603      	mov	r3, r0
 800809a:	73fb      	strb	r3, [r7, #15]
      break;
 800809c:	e04a      	b.n	8008134 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	785b      	ldrb	r3, [r3, #1]
 80080a2:	2b09      	cmp	r3, #9
 80080a4:	d83b      	bhi.n	800811e <USBD_StdDevReq+0xc2>
 80080a6:	a201      	add	r2, pc, #4	@ (adr r2, 80080ac <USBD_StdDevReq+0x50>)
 80080a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080ac:	08008101 	.word	0x08008101
 80080b0:	08008115 	.word	0x08008115
 80080b4:	0800811f 	.word	0x0800811f
 80080b8:	0800810b 	.word	0x0800810b
 80080bc:	0800811f 	.word	0x0800811f
 80080c0:	080080df 	.word	0x080080df
 80080c4:	080080d5 	.word	0x080080d5
 80080c8:	0800811f 	.word	0x0800811f
 80080cc:	080080f7 	.word	0x080080f7
 80080d0:	080080e9 	.word	0x080080e9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80080d4:	6839      	ldr	r1, [r7, #0]
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	f000 fa3e 	bl	8008558 <USBD_GetDescriptor>
          break;
 80080dc:	e024      	b.n	8008128 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80080de:	6839      	ldr	r1, [r7, #0]
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f000 fbcd 	bl	8008880 <USBD_SetAddress>
          break;
 80080e6:	e01f      	b.n	8008128 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80080e8:	6839      	ldr	r1, [r7, #0]
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f000 fc0c 	bl	8008908 <USBD_SetConfig>
 80080f0:	4603      	mov	r3, r0
 80080f2:	73fb      	strb	r3, [r7, #15]
          break;
 80080f4:	e018      	b.n	8008128 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80080f6:	6839      	ldr	r1, [r7, #0]
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f000 fcaf 	bl	8008a5c <USBD_GetConfig>
          break;
 80080fe:	e013      	b.n	8008128 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008100:	6839      	ldr	r1, [r7, #0]
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f000 fce0 	bl	8008ac8 <USBD_GetStatus>
          break;
 8008108:	e00e      	b.n	8008128 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800810a:	6839      	ldr	r1, [r7, #0]
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f000 fd0f 	bl	8008b30 <USBD_SetFeature>
          break;
 8008112:	e009      	b.n	8008128 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008114:	6839      	ldr	r1, [r7, #0]
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f000 fd33 	bl	8008b82 <USBD_ClrFeature>
          break;
 800811c:	e004      	b.n	8008128 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800811e:	6839      	ldr	r1, [r7, #0]
 8008120:	6878      	ldr	r0, [r7, #4]
 8008122:	f000 fd8a 	bl	8008c3a <USBD_CtlError>
          break;
 8008126:	bf00      	nop
      }
      break;
 8008128:	e004      	b.n	8008134 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800812a:	6839      	ldr	r1, [r7, #0]
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f000 fd84 	bl	8008c3a <USBD_CtlError>
      break;
 8008132:	bf00      	nop
  }

  return ret;
 8008134:	7bfb      	ldrb	r3, [r7, #15]
}
 8008136:	4618      	mov	r0, r3
 8008138:	3710      	adds	r7, #16
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}
 800813e:	bf00      	nop

08008140 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b084      	sub	sp, #16
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800814a:	2300      	movs	r3, #0
 800814c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008156:	2b40      	cmp	r3, #64	@ 0x40
 8008158:	d005      	beq.n	8008166 <USBD_StdItfReq+0x26>
 800815a:	2b40      	cmp	r3, #64	@ 0x40
 800815c:	d852      	bhi.n	8008204 <USBD_StdItfReq+0xc4>
 800815e:	2b00      	cmp	r3, #0
 8008160:	d001      	beq.n	8008166 <USBD_StdItfReq+0x26>
 8008162:	2b20      	cmp	r3, #32
 8008164:	d14e      	bne.n	8008204 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800816c:	b2db      	uxtb	r3, r3
 800816e:	3b01      	subs	r3, #1
 8008170:	2b02      	cmp	r3, #2
 8008172:	d840      	bhi.n	80081f6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	889b      	ldrh	r3, [r3, #4]
 8008178:	b2db      	uxtb	r3, r3
 800817a:	2b01      	cmp	r3, #1
 800817c:	d836      	bhi.n	80081ec <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	889b      	ldrh	r3, [r3, #4]
 8008182:	b2db      	uxtb	r3, r3
 8008184:	4619      	mov	r1, r3
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f7ff feda 	bl	8007f40 <USBD_CoreFindIF>
 800818c:	4603      	mov	r3, r0
 800818e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008190:	7bbb      	ldrb	r3, [r7, #14]
 8008192:	2bff      	cmp	r3, #255	@ 0xff
 8008194:	d01d      	beq.n	80081d2 <USBD_StdItfReq+0x92>
 8008196:	7bbb      	ldrb	r3, [r7, #14]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d11a      	bne.n	80081d2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800819c:	7bba      	ldrb	r2, [r7, #14]
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	32ae      	adds	r2, #174	@ 0xae
 80081a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d00f      	beq.n	80081cc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80081ac:	7bba      	ldrb	r2, [r7, #14]
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80081b4:	7bba      	ldrb	r2, [r7, #14]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	32ae      	adds	r2, #174	@ 0xae
 80081ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	6839      	ldr	r1, [r7, #0]
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	4798      	blx	r3
 80081c6:	4603      	mov	r3, r0
 80081c8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80081ca:	e004      	b.n	80081d6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80081cc:	2303      	movs	r3, #3
 80081ce:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80081d0:	e001      	b.n	80081d6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80081d2:	2303      	movs	r3, #3
 80081d4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	88db      	ldrh	r3, [r3, #6]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d110      	bne.n	8008200 <USBD_StdItfReq+0xc0>
 80081de:	7bfb      	ldrb	r3, [r7, #15]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d10d      	bne.n	8008200 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f000 fe06 	bl	8008df6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80081ea:	e009      	b.n	8008200 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80081ec:	6839      	ldr	r1, [r7, #0]
 80081ee:	6878      	ldr	r0, [r7, #4]
 80081f0:	f000 fd23 	bl	8008c3a <USBD_CtlError>
          break;
 80081f4:	e004      	b.n	8008200 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80081f6:	6839      	ldr	r1, [r7, #0]
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f000 fd1e 	bl	8008c3a <USBD_CtlError>
          break;
 80081fe:	e000      	b.n	8008202 <USBD_StdItfReq+0xc2>
          break;
 8008200:	bf00      	nop
      }
      break;
 8008202:	e004      	b.n	800820e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008204:	6839      	ldr	r1, [r7, #0]
 8008206:	6878      	ldr	r0, [r7, #4]
 8008208:	f000 fd17 	bl	8008c3a <USBD_CtlError>
      break;
 800820c:	bf00      	nop
  }

  return ret;
 800820e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008210:	4618      	mov	r0, r3
 8008212:	3710      	adds	r7, #16
 8008214:	46bd      	mov	sp, r7
 8008216:	bd80      	pop	{r7, pc}

08008218 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b084      	sub	sp, #16
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
 8008220:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008222:	2300      	movs	r3, #0
 8008224:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	889b      	ldrh	r3, [r3, #4]
 800822a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	781b      	ldrb	r3, [r3, #0]
 8008230:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008234:	2b40      	cmp	r3, #64	@ 0x40
 8008236:	d007      	beq.n	8008248 <USBD_StdEPReq+0x30>
 8008238:	2b40      	cmp	r3, #64	@ 0x40
 800823a:	f200 8181 	bhi.w	8008540 <USBD_StdEPReq+0x328>
 800823e:	2b00      	cmp	r3, #0
 8008240:	d02a      	beq.n	8008298 <USBD_StdEPReq+0x80>
 8008242:	2b20      	cmp	r3, #32
 8008244:	f040 817c 	bne.w	8008540 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008248:	7bbb      	ldrb	r3, [r7, #14]
 800824a:	4619      	mov	r1, r3
 800824c:	6878      	ldr	r0, [r7, #4]
 800824e:	f7ff fe84 	bl	8007f5a <USBD_CoreFindEP>
 8008252:	4603      	mov	r3, r0
 8008254:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008256:	7b7b      	ldrb	r3, [r7, #13]
 8008258:	2bff      	cmp	r3, #255	@ 0xff
 800825a:	f000 8176 	beq.w	800854a <USBD_StdEPReq+0x332>
 800825e:	7b7b      	ldrb	r3, [r7, #13]
 8008260:	2b00      	cmp	r3, #0
 8008262:	f040 8172 	bne.w	800854a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8008266:	7b7a      	ldrb	r2, [r7, #13]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800826e:	7b7a      	ldrb	r2, [r7, #13]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	32ae      	adds	r2, #174	@ 0xae
 8008274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008278:	689b      	ldr	r3, [r3, #8]
 800827a:	2b00      	cmp	r3, #0
 800827c:	f000 8165 	beq.w	800854a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008280:	7b7a      	ldrb	r2, [r7, #13]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	32ae      	adds	r2, #174	@ 0xae
 8008286:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	6839      	ldr	r1, [r7, #0]
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	4798      	blx	r3
 8008292:	4603      	mov	r3, r0
 8008294:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008296:	e158      	b.n	800854a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	785b      	ldrb	r3, [r3, #1]
 800829c:	2b03      	cmp	r3, #3
 800829e:	d008      	beq.n	80082b2 <USBD_StdEPReq+0x9a>
 80082a0:	2b03      	cmp	r3, #3
 80082a2:	f300 8147 	bgt.w	8008534 <USBD_StdEPReq+0x31c>
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	f000 809b 	beq.w	80083e2 <USBD_StdEPReq+0x1ca>
 80082ac:	2b01      	cmp	r3, #1
 80082ae:	d03c      	beq.n	800832a <USBD_StdEPReq+0x112>
 80082b0:	e140      	b.n	8008534 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082b8:	b2db      	uxtb	r3, r3
 80082ba:	2b02      	cmp	r3, #2
 80082bc:	d002      	beq.n	80082c4 <USBD_StdEPReq+0xac>
 80082be:	2b03      	cmp	r3, #3
 80082c0:	d016      	beq.n	80082f0 <USBD_StdEPReq+0xd8>
 80082c2:	e02c      	b.n	800831e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80082c4:	7bbb      	ldrb	r3, [r7, #14]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d00d      	beq.n	80082e6 <USBD_StdEPReq+0xce>
 80082ca:	7bbb      	ldrb	r3, [r7, #14]
 80082cc:	2b80      	cmp	r3, #128	@ 0x80
 80082ce:	d00a      	beq.n	80082e6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80082d0:	7bbb      	ldrb	r3, [r7, #14]
 80082d2:	4619      	mov	r1, r3
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f001 f9f9 	bl	80096cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80082da:	2180      	movs	r1, #128	@ 0x80
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f001 f9f5 	bl	80096cc <USBD_LL_StallEP>
 80082e2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80082e4:	e020      	b.n	8008328 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80082e6:	6839      	ldr	r1, [r7, #0]
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f000 fca6 	bl	8008c3a <USBD_CtlError>
              break;
 80082ee:	e01b      	b.n	8008328 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	885b      	ldrh	r3, [r3, #2]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d10e      	bne.n	8008316 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80082f8:	7bbb      	ldrb	r3, [r7, #14]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d00b      	beq.n	8008316 <USBD_StdEPReq+0xfe>
 80082fe:	7bbb      	ldrb	r3, [r7, #14]
 8008300:	2b80      	cmp	r3, #128	@ 0x80
 8008302:	d008      	beq.n	8008316 <USBD_StdEPReq+0xfe>
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	88db      	ldrh	r3, [r3, #6]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d104      	bne.n	8008316 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800830c:	7bbb      	ldrb	r3, [r7, #14]
 800830e:	4619      	mov	r1, r3
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f001 f9db 	bl	80096cc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f000 fd6d 	bl	8008df6 <USBD_CtlSendStatus>

              break;
 800831c:	e004      	b.n	8008328 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800831e:	6839      	ldr	r1, [r7, #0]
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f000 fc8a 	bl	8008c3a <USBD_CtlError>
              break;
 8008326:	bf00      	nop
          }
          break;
 8008328:	e109      	b.n	800853e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008330:	b2db      	uxtb	r3, r3
 8008332:	2b02      	cmp	r3, #2
 8008334:	d002      	beq.n	800833c <USBD_StdEPReq+0x124>
 8008336:	2b03      	cmp	r3, #3
 8008338:	d016      	beq.n	8008368 <USBD_StdEPReq+0x150>
 800833a:	e04b      	b.n	80083d4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800833c:	7bbb      	ldrb	r3, [r7, #14]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d00d      	beq.n	800835e <USBD_StdEPReq+0x146>
 8008342:	7bbb      	ldrb	r3, [r7, #14]
 8008344:	2b80      	cmp	r3, #128	@ 0x80
 8008346:	d00a      	beq.n	800835e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008348:	7bbb      	ldrb	r3, [r7, #14]
 800834a:	4619      	mov	r1, r3
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f001 f9bd 	bl	80096cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008352:	2180      	movs	r1, #128	@ 0x80
 8008354:	6878      	ldr	r0, [r7, #4]
 8008356:	f001 f9b9 	bl	80096cc <USBD_LL_StallEP>
 800835a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800835c:	e040      	b.n	80083e0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800835e:	6839      	ldr	r1, [r7, #0]
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f000 fc6a 	bl	8008c3a <USBD_CtlError>
              break;
 8008366:	e03b      	b.n	80083e0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	885b      	ldrh	r3, [r3, #2]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d136      	bne.n	80083de <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008370:	7bbb      	ldrb	r3, [r7, #14]
 8008372:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008376:	2b00      	cmp	r3, #0
 8008378:	d004      	beq.n	8008384 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800837a:	7bbb      	ldrb	r3, [r7, #14]
 800837c:	4619      	mov	r1, r3
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f001 f9c3 	bl	800970a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f000 fd36 	bl	8008df6 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800838a:	7bbb      	ldrb	r3, [r7, #14]
 800838c:	4619      	mov	r1, r3
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f7ff fde3 	bl	8007f5a <USBD_CoreFindEP>
 8008394:	4603      	mov	r3, r0
 8008396:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008398:	7b7b      	ldrb	r3, [r7, #13]
 800839a:	2bff      	cmp	r3, #255	@ 0xff
 800839c:	d01f      	beq.n	80083de <USBD_StdEPReq+0x1c6>
 800839e:	7b7b      	ldrb	r3, [r7, #13]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d11c      	bne.n	80083de <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80083a4:	7b7a      	ldrb	r2, [r7, #13]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80083ac:	7b7a      	ldrb	r2, [r7, #13]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	32ae      	adds	r2, #174	@ 0xae
 80083b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d010      	beq.n	80083de <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80083bc:	7b7a      	ldrb	r2, [r7, #13]
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	32ae      	adds	r2, #174	@ 0xae
 80083c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083c6:	689b      	ldr	r3, [r3, #8]
 80083c8:	6839      	ldr	r1, [r7, #0]
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	4798      	blx	r3
 80083ce:	4603      	mov	r3, r0
 80083d0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80083d2:	e004      	b.n	80083de <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80083d4:	6839      	ldr	r1, [r7, #0]
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f000 fc2f 	bl	8008c3a <USBD_CtlError>
              break;
 80083dc:	e000      	b.n	80083e0 <USBD_StdEPReq+0x1c8>
              break;
 80083de:	bf00      	nop
          }
          break;
 80083e0:	e0ad      	b.n	800853e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083e8:	b2db      	uxtb	r3, r3
 80083ea:	2b02      	cmp	r3, #2
 80083ec:	d002      	beq.n	80083f4 <USBD_StdEPReq+0x1dc>
 80083ee:	2b03      	cmp	r3, #3
 80083f0:	d033      	beq.n	800845a <USBD_StdEPReq+0x242>
 80083f2:	e099      	b.n	8008528 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80083f4:	7bbb      	ldrb	r3, [r7, #14]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d007      	beq.n	800840a <USBD_StdEPReq+0x1f2>
 80083fa:	7bbb      	ldrb	r3, [r7, #14]
 80083fc:	2b80      	cmp	r3, #128	@ 0x80
 80083fe:	d004      	beq.n	800840a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008400:	6839      	ldr	r1, [r7, #0]
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 fc19 	bl	8008c3a <USBD_CtlError>
                break;
 8008408:	e093      	b.n	8008532 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800840a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800840e:	2b00      	cmp	r3, #0
 8008410:	da0b      	bge.n	800842a <USBD_StdEPReq+0x212>
 8008412:	7bbb      	ldrb	r3, [r7, #14]
 8008414:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008418:	4613      	mov	r3, r2
 800841a:	009b      	lsls	r3, r3, #2
 800841c:	4413      	add	r3, r2
 800841e:	009b      	lsls	r3, r3, #2
 8008420:	3310      	adds	r3, #16
 8008422:	687a      	ldr	r2, [r7, #4]
 8008424:	4413      	add	r3, r2
 8008426:	3304      	adds	r3, #4
 8008428:	e00b      	b.n	8008442 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800842a:	7bbb      	ldrb	r3, [r7, #14]
 800842c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008430:	4613      	mov	r3, r2
 8008432:	009b      	lsls	r3, r3, #2
 8008434:	4413      	add	r3, r2
 8008436:	009b      	lsls	r3, r3, #2
 8008438:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800843c:	687a      	ldr	r2, [r7, #4]
 800843e:	4413      	add	r3, r2
 8008440:	3304      	adds	r3, #4
 8008442:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	2200      	movs	r2, #0
 8008448:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	330e      	adds	r3, #14
 800844e:	2202      	movs	r2, #2
 8008450:	4619      	mov	r1, r3
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f000 fc6e 	bl	8008d34 <USBD_CtlSendData>
              break;
 8008458:	e06b      	b.n	8008532 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800845a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800845e:	2b00      	cmp	r3, #0
 8008460:	da11      	bge.n	8008486 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008462:	7bbb      	ldrb	r3, [r7, #14]
 8008464:	f003 020f 	and.w	r2, r3, #15
 8008468:	6879      	ldr	r1, [r7, #4]
 800846a:	4613      	mov	r3, r2
 800846c:	009b      	lsls	r3, r3, #2
 800846e:	4413      	add	r3, r2
 8008470:	009b      	lsls	r3, r3, #2
 8008472:	440b      	add	r3, r1
 8008474:	3323      	adds	r3, #35	@ 0x23
 8008476:	781b      	ldrb	r3, [r3, #0]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d117      	bne.n	80084ac <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800847c:	6839      	ldr	r1, [r7, #0]
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f000 fbdb 	bl	8008c3a <USBD_CtlError>
                  break;
 8008484:	e055      	b.n	8008532 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008486:	7bbb      	ldrb	r3, [r7, #14]
 8008488:	f003 020f 	and.w	r2, r3, #15
 800848c:	6879      	ldr	r1, [r7, #4]
 800848e:	4613      	mov	r3, r2
 8008490:	009b      	lsls	r3, r3, #2
 8008492:	4413      	add	r3, r2
 8008494:	009b      	lsls	r3, r3, #2
 8008496:	440b      	add	r3, r1
 8008498:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800849c:	781b      	ldrb	r3, [r3, #0]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d104      	bne.n	80084ac <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80084a2:	6839      	ldr	r1, [r7, #0]
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f000 fbc8 	bl	8008c3a <USBD_CtlError>
                  break;
 80084aa:	e042      	b.n	8008532 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80084ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	da0b      	bge.n	80084cc <USBD_StdEPReq+0x2b4>
 80084b4:	7bbb      	ldrb	r3, [r7, #14]
 80084b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80084ba:	4613      	mov	r3, r2
 80084bc:	009b      	lsls	r3, r3, #2
 80084be:	4413      	add	r3, r2
 80084c0:	009b      	lsls	r3, r3, #2
 80084c2:	3310      	adds	r3, #16
 80084c4:	687a      	ldr	r2, [r7, #4]
 80084c6:	4413      	add	r3, r2
 80084c8:	3304      	adds	r3, #4
 80084ca:	e00b      	b.n	80084e4 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80084cc:	7bbb      	ldrb	r3, [r7, #14]
 80084ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80084d2:	4613      	mov	r3, r2
 80084d4:	009b      	lsls	r3, r3, #2
 80084d6:	4413      	add	r3, r2
 80084d8:	009b      	lsls	r3, r3, #2
 80084da:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80084de:	687a      	ldr	r2, [r7, #4]
 80084e0:	4413      	add	r3, r2
 80084e2:	3304      	adds	r3, #4
 80084e4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80084e6:	7bbb      	ldrb	r3, [r7, #14]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d002      	beq.n	80084f2 <USBD_StdEPReq+0x2da>
 80084ec:	7bbb      	ldrb	r3, [r7, #14]
 80084ee:	2b80      	cmp	r3, #128	@ 0x80
 80084f0:	d103      	bne.n	80084fa <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	2200      	movs	r2, #0
 80084f6:	739a      	strb	r2, [r3, #14]
 80084f8:	e00e      	b.n	8008518 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80084fa:	7bbb      	ldrb	r3, [r7, #14]
 80084fc:	4619      	mov	r1, r3
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f001 f922 	bl	8009748 <USBD_LL_IsStallEP>
 8008504:	4603      	mov	r3, r0
 8008506:	2b00      	cmp	r3, #0
 8008508:	d003      	beq.n	8008512 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	2201      	movs	r2, #1
 800850e:	739a      	strb	r2, [r3, #14]
 8008510:	e002      	b.n	8008518 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	2200      	movs	r2, #0
 8008516:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	330e      	adds	r3, #14
 800851c:	2202      	movs	r2, #2
 800851e:	4619      	mov	r1, r3
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f000 fc07 	bl	8008d34 <USBD_CtlSendData>
              break;
 8008526:	e004      	b.n	8008532 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008528:	6839      	ldr	r1, [r7, #0]
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f000 fb85 	bl	8008c3a <USBD_CtlError>
              break;
 8008530:	bf00      	nop
          }
          break;
 8008532:	e004      	b.n	800853e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8008534:	6839      	ldr	r1, [r7, #0]
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f000 fb7f 	bl	8008c3a <USBD_CtlError>
          break;
 800853c:	bf00      	nop
      }
      break;
 800853e:	e005      	b.n	800854c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8008540:	6839      	ldr	r1, [r7, #0]
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f000 fb79 	bl	8008c3a <USBD_CtlError>
      break;
 8008548:	e000      	b.n	800854c <USBD_StdEPReq+0x334>
      break;
 800854a:	bf00      	nop
  }

  return ret;
 800854c:	7bfb      	ldrb	r3, [r7, #15]
}
 800854e:	4618      	mov	r0, r3
 8008550:	3710      	adds	r7, #16
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}
	...

08008558 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
 8008560:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008562:	2300      	movs	r3, #0
 8008564:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008566:	2300      	movs	r3, #0
 8008568:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800856a:	2300      	movs	r3, #0
 800856c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	885b      	ldrh	r3, [r3, #2]
 8008572:	0a1b      	lsrs	r3, r3, #8
 8008574:	b29b      	uxth	r3, r3
 8008576:	3b01      	subs	r3, #1
 8008578:	2b0e      	cmp	r3, #14
 800857a:	f200 8152 	bhi.w	8008822 <USBD_GetDescriptor+0x2ca>
 800857e:	a201      	add	r2, pc, #4	@ (adr r2, 8008584 <USBD_GetDescriptor+0x2c>)
 8008580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008584:	080085f5 	.word	0x080085f5
 8008588:	0800860d 	.word	0x0800860d
 800858c:	0800864d 	.word	0x0800864d
 8008590:	08008823 	.word	0x08008823
 8008594:	08008823 	.word	0x08008823
 8008598:	080087c3 	.word	0x080087c3
 800859c:	080087ef 	.word	0x080087ef
 80085a0:	08008823 	.word	0x08008823
 80085a4:	08008823 	.word	0x08008823
 80085a8:	08008823 	.word	0x08008823
 80085ac:	08008823 	.word	0x08008823
 80085b0:	08008823 	.word	0x08008823
 80085b4:	08008823 	.word	0x08008823
 80085b8:	08008823 	.word	0x08008823
 80085bc:	080085c1 	.word	0x080085c1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085c6:	69db      	ldr	r3, [r3, #28]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d00b      	beq.n	80085e4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085d2:	69db      	ldr	r3, [r3, #28]
 80085d4:	687a      	ldr	r2, [r7, #4]
 80085d6:	7c12      	ldrb	r2, [r2, #16]
 80085d8:	f107 0108 	add.w	r1, r7, #8
 80085dc:	4610      	mov	r0, r2
 80085de:	4798      	blx	r3
 80085e0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80085e2:	e126      	b.n	8008832 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80085e4:	6839      	ldr	r1, [r7, #0]
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f000 fb27 	bl	8008c3a <USBD_CtlError>
        err++;
 80085ec:	7afb      	ldrb	r3, [r7, #11]
 80085ee:	3301      	adds	r3, #1
 80085f0:	72fb      	strb	r3, [r7, #11]
      break;
 80085f2:	e11e      	b.n	8008832 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	687a      	ldr	r2, [r7, #4]
 80085fe:	7c12      	ldrb	r2, [r2, #16]
 8008600:	f107 0108 	add.w	r1, r7, #8
 8008604:	4610      	mov	r0, r2
 8008606:	4798      	blx	r3
 8008608:	60f8      	str	r0, [r7, #12]
      break;
 800860a:	e112      	b.n	8008832 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	7c1b      	ldrb	r3, [r3, #16]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d10d      	bne.n	8008630 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800861a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800861c:	f107 0208 	add.w	r2, r7, #8
 8008620:	4610      	mov	r0, r2
 8008622:	4798      	blx	r3
 8008624:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	3301      	adds	r3, #1
 800862a:	2202      	movs	r2, #2
 800862c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800862e:	e100      	b.n	8008832 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008638:	f107 0208 	add.w	r2, r7, #8
 800863c:	4610      	mov	r0, r2
 800863e:	4798      	blx	r3
 8008640:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	3301      	adds	r3, #1
 8008646:	2202      	movs	r2, #2
 8008648:	701a      	strb	r2, [r3, #0]
      break;
 800864a:	e0f2      	b.n	8008832 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	885b      	ldrh	r3, [r3, #2]
 8008650:	b2db      	uxtb	r3, r3
 8008652:	2b05      	cmp	r3, #5
 8008654:	f200 80ac 	bhi.w	80087b0 <USBD_GetDescriptor+0x258>
 8008658:	a201      	add	r2, pc, #4	@ (adr r2, 8008660 <USBD_GetDescriptor+0x108>)
 800865a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800865e:	bf00      	nop
 8008660:	08008679 	.word	0x08008679
 8008664:	080086ad 	.word	0x080086ad
 8008668:	080086e1 	.word	0x080086e1
 800866c:	08008715 	.word	0x08008715
 8008670:	08008749 	.word	0x08008749
 8008674:	0800877d 	.word	0x0800877d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800867e:	685b      	ldr	r3, [r3, #4]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d00b      	beq.n	800869c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	687a      	ldr	r2, [r7, #4]
 800868e:	7c12      	ldrb	r2, [r2, #16]
 8008690:	f107 0108 	add.w	r1, r7, #8
 8008694:	4610      	mov	r0, r2
 8008696:	4798      	blx	r3
 8008698:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800869a:	e091      	b.n	80087c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800869c:	6839      	ldr	r1, [r7, #0]
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f000 facb 	bl	8008c3a <USBD_CtlError>
            err++;
 80086a4:	7afb      	ldrb	r3, [r7, #11]
 80086a6:	3301      	adds	r3, #1
 80086a8:	72fb      	strb	r3, [r7, #11]
          break;
 80086aa:	e089      	b.n	80087c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086b2:	689b      	ldr	r3, [r3, #8]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d00b      	beq.n	80086d0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086be:	689b      	ldr	r3, [r3, #8]
 80086c0:	687a      	ldr	r2, [r7, #4]
 80086c2:	7c12      	ldrb	r2, [r2, #16]
 80086c4:	f107 0108 	add.w	r1, r7, #8
 80086c8:	4610      	mov	r0, r2
 80086ca:	4798      	blx	r3
 80086cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80086ce:	e077      	b.n	80087c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80086d0:	6839      	ldr	r1, [r7, #0]
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f000 fab1 	bl	8008c3a <USBD_CtlError>
            err++;
 80086d8:	7afb      	ldrb	r3, [r7, #11]
 80086da:	3301      	adds	r3, #1
 80086dc:	72fb      	strb	r3, [r7, #11]
          break;
 80086de:	e06f      	b.n	80087c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086e6:	68db      	ldr	r3, [r3, #12]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d00b      	beq.n	8008704 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086f2:	68db      	ldr	r3, [r3, #12]
 80086f4:	687a      	ldr	r2, [r7, #4]
 80086f6:	7c12      	ldrb	r2, [r2, #16]
 80086f8:	f107 0108 	add.w	r1, r7, #8
 80086fc:	4610      	mov	r0, r2
 80086fe:	4798      	blx	r3
 8008700:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008702:	e05d      	b.n	80087c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008704:	6839      	ldr	r1, [r7, #0]
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f000 fa97 	bl	8008c3a <USBD_CtlError>
            err++;
 800870c:	7afb      	ldrb	r3, [r7, #11]
 800870e:	3301      	adds	r3, #1
 8008710:	72fb      	strb	r3, [r7, #11]
          break;
 8008712:	e055      	b.n	80087c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800871a:	691b      	ldr	r3, [r3, #16]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d00b      	beq.n	8008738 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008726:	691b      	ldr	r3, [r3, #16]
 8008728:	687a      	ldr	r2, [r7, #4]
 800872a:	7c12      	ldrb	r2, [r2, #16]
 800872c:	f107 0108 	add.w	r1, r7, #8
 8008730:	4610      	mov	r0, r2
 8008732:	4798      	blx	r3
 8008734:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008736:	e043      	b.n	80087c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008738:	6839      	ldr	r1, [r7, #0]
 800873a:	6878      	ldr	r0, [r7, #4]
 800873c:	f000 fa7d 	bl	8008c3a <USBD_CtlError>
            err++;
 8008740:	7afb      	ldrb	r3, [r7, #11]
 8008742:	3301      	adds	r3, #1
 8008744:	72fb      	strb	r3, [r7, #11]
          break;
 8008746:	e03b      	b.n	80087c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800874e:	695b      	ldr	r3, [r3, #20]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d00b      	beq.n	800876c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800875a:	695b      	ldr	r3, [r3, #20]
 800875c:	687a      	ldr	r2, [r7, #4]
 800875e:	7c12      	ldrb	r2, [r2, #16]
 8008760:	f107 0108 	add.w	r1, r7, #8
 8008764:	4610      	mov	r0, r2
 8008766:	4798      	blx	r3
 8008768:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800876a:	e029      	b.n	80087c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800876c:	6839      	ldr	r1, [r7, #0]
 800876e:	6878      	ldr	r0, [r7, #4]
 8008770:	f000 fa63 	bl	8008c3a <USBD_CtlError>
            err++;
 8008774:	7afb      	ldrb	r3, [r7, #11]
 8008776:	3301      	adds	r3, #1
 8008778:	72fb      	strb	r3, [r7, #11]
          break;
 800877a:	e021      	b.n	80087c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008782:	699b      	ldr	r3, [r3, #24]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d00b      	beq.n	80087a0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800878e:	699b      	ldr	r3, [r3, #24]
 8008790:	687a      	ldr	r2, [r7, #4]
 8008792:	7c12      	ldrb	r2, [r2, #16]
 8008794:	f107 0108 	add.w	r1, r7, #8
 8008798:	4610      	mov	r0, r2
 800879a:	4798      	blx	r3
 800879c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800879e:	e00f      	b.n	80087c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80087a0:	6839      	ldr	r1, [r7, #0]
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 fa49 	bl	8008c3a <USBD_CtlError>
            err++;
 80087a8:	7afb      	ldrb	r3, [r7, #11]
 80087aa:	3301      	adds	r3, #1
 80087ac:	72fb      	strb	r3, [r7, #11]
          break;
 80087ae:	e007      	b.n	80087c0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80087b0:	6839      	ldr	r1, [r7, #0]
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f000 fa41 	bl	8008c3a <USBD_CtlError>
          err++;
 80087b8:	7afb      	ldrb	r3, [r7, #11]
 80087ba:	3301      	adds	r3, #1
 80087bc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80087be:	bf00      	nop
      }
      break;
 80087c0:	e037      	b.n	8008832 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	7c1b      	ldrb	r3, [r3, #16]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d109      	bne.n	80087de <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087d2:	f107 0208 	add.w	r2, r7, #8
 80087d6:	4610      	mov	r0, r2
 80087d8:	4798      	blx	r3
 80087da:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80087dc:	e029      	b.n	8008832 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80087de:	6839      	ldr	r1, [r7, #0]
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f000 fa2a 	bl	8008c3a <USBD_CtlError>
        err++;
 80087e6:	7afb      	ldrb	r3, [r7, #11]
 80087e8:	3301      	adds	r3, #1
 80087ea:	72fb      	strb	r3, [r7, #11]
      break;
 80087ec:	e021      	b.n	8008832 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	7c1b      	ldrb	r3, [r3, #16]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d10d      	bne.n	8008812 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087fe:	f107 0208 	add.w	r2, r7, #8
 8008802:	4610      	mov	r0, r2
 8008804:	4798      	blx	r3
 8008806:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	3301      	adds	r3, #1
 800880c:	2207      	movs	r2, #7
 800880e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008810:	e00f      	b.n	8008832 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008812:	6839      	ldr	r1, [r7, #0]
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f000 fa10 	bl	8008c3a <USBD_CtlError>
        err++;
 800881a:	7afb      	ldrb	r3, [r7, #11]
 800881c:	3301      	adds	r3, #1
 800881e:	72fb      	strb	r3, [r7, #11]
      break;
 8008820:	e007      	b.n	8008832 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8008822:	6839      	ldr	r1, [r7, #0]
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f000 fa08 	bl	8008c3a <USBD_CtlError>
      err++;
 800882a:	7afb      	ldrb	r3, [r7, #11]
 800882c:	3301      	adds	r3, #1
 800882e:	72fb      	strb	r3, [r7, #11]
      break;
 8008830:	bf00      	nop
  }

  if (err != 0U)
 8008832:	7afb      	ldrb	r3, [r7, #11]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d11e      	bne.n	8008876 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	88db      	ldrh	r3, [r3, #6]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d016      	beq.n	800886e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008840:	893b      	ldrh	r3, [r7, #8]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d00e      	beq.n	8008864 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	88da      	ldrh	r2, [r3, #6]
 800884a:	893b      	ldrh	r3, [r7, #8]
 800884c:	4293      	cmp	r3, r2
 800884e:	bf28      	it	cs
 8008850:	4613      	movcs	r3, r2
 8008852:	b29b      	uxth	r3, r3
 8008854:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008856:	893b      	ldrh	r3, [r7, #8]
 8008858:	461a      	mov	r2, r3
 800885a:	68f9      	ldr	r1, [r7, #12]
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f000 fa69 	bl	8008d34 <USBD_CtlSendData>
 8008862:	e009      	b.n	8008878 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008864:	6839      	ldr	r1, [r7, #0]
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f000 f9e7 	bl	8008c3a <USBD_CtlError>
 800886c:	e004      	b.n	8008878 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	f000 fac1 	bl	8008df6 <USBD_CtlSendStatus>
 8008874:	e000      	b.n	8008878 <USBD_GetDescriptor+0x320>
    return;
 8008876:	bf00      	nop
  }
}
 8008878:	3710      	adds	r7, #16
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}
 800887e:	bf00      	nop

08008880 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b084      	sub	sp, #16
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
 8008888:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	889b      	ldrh	r3, [r3, #4]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d131      	bne.n	80088f6 <USBD_SetAddress+0x76>
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	88db      	ldrh	r3, [r3, #6]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d12d      	bne.n	80088f6 <USBD_SetAddress+0x76>
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	885b      	ldrh	r3, [r3, #2]
 800889e:	2b7f      	cmp	r3, #127	@ 0x7f
 80088a0:	d829      	bhi.n	80088f6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	885b      	ldrh	r3, [r3, #2]
 80088a6:	b2db      	uxtb	r3, r3
 80088a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088ac:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088b4:	b2db      	uxtb	r3, r3
 80088b6:	2b03      	cmp	r3, #3
 80088b8:	d104      	bne.n	80088c4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80088ba:	6839      	ldr	r1, [r7, #0]
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f000 f9bc 	bl	8008c3a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088c2:	e01d      	b.n	8008900 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	7bfa      	ldrb	r2, [r7, #15]
 80088c8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80088cc:	7bfb      	ldrb	r3, [r7, #15]
 80088ce:	4619      	mov	r1, r3
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f000 ff65 	bl	80097a0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 fa8d 	bl	8008df6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80088dc:	7bfb      	ldrb	r3, [r7, #15]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d004      	beq.n	80088ec <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2202      	movs	r2, #2
 80088e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088ea:	e009      	b.n	8008900 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2201      	movs	r2, #1
 80088f0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088f4:	e004      	b.n	8008900 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80088f6:	6839      	ldr	r1, [r7, #0]
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	f000 f99e 	bl	8008c3a <USBD_CtlError>
  }
}
 80088fe:	bf00      	nop
 8008900:	bf00      	nop
 8008902:	3710      	adds	r7, #16
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}

08008908 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b084      	sub	sp, #16
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
 8008910:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008912:	2300      	movs	r3, #0
 8008914:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	885b      	ldrh	r3, [r3, #2]
 800891a:	b2da      	uxtb	r2, r3
 800891c:	4b4e      	ldr	r3, [pc, #312]	@ (8008a58 <USBD_SetConfig+0x150>)
 800891e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008920:	4b4d      	ldr	r3, [pc, #308]	@ (8008a58 <USBD_SetConfig+0x150>)
 8008922:	781b      	ldrb	r3, [r3, #0]
 8008924:	2b01      	cmp	r3, #1
 8008926:	d905      	bls.n	8008934 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008928:	6839      	ldr	r1, [r7, #0]
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f000 f985 	bl	8008c3a <USBD_CtlError>
    return USBD_FAIL;
 8008930:	2303      	movs	r3, #3
 8008932:	e08c      	b.n	8008a4e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800893a:	b2db      	uxtb	r3, r3
 800893c:	2b02      	cmp	r3, #2
 800893e:	d002      	beq.n	8008946 <USBD_SetConfig+0x3e>
 8008940:	2b03      	cmp	r3, #3
 8008942:	d029      	beq.n	8008998 <USBD_SetConfig+0x90>
 8008944:	e075      	b.n	8008a32 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008946:	4b44      	ldr	r3, [pc, #272]	@ (8008a58 <USBD_SetConfig+0x150>)
 8008948:	781b      	ldrb	r3, [r3, #0]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d020      	beq.n	8008990 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800894e:	4b42      	ldr	r3, [pc, #264]	@ (8008a58 <USBD_SetConfig+0x150>)
 8008950:	781b      	ldrb	r3, [r3, #0]
 8008952:	461a      	mov	r2, r3
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008958:	4b3f      	ldr	r3, [pc, #252]	@ (8008a58 <USBD_SetConfig+0x150>)
 800895a:	781b      	ldrb	r3, [r3, #0]
 800895c:	4619      	mov	r1, r3
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f7fe ffa3 	bl	80078aa <USBD_SetClassConfig>
 8008964:	4603      	mov	r3, r0
 8008966:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008968:	7bfb      	ldrb	r3, [r7, #15]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d008      	beq.n	8008980 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800896e:	6839      	ldr	r1, [r7, #0]
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f000 f962 	bl	8008c3a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2202      	movs	r2, #2
 800897a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800897e:	e065      	b.n	8008a4c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	f000 fa38 	bl	8008df6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2203      	movs	r2, #3
 800898a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800898e:	e05d      	b.n	8008a4c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f000 fa30 	bl	8008df6 <USBD_CtlSendStatus>
      break;
 8008996:	e059      	b.n	8008a4c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008998:	4b2f      	ldr	r3, [pc, #188]	@ (8008a58 <USBD_SetConfig+0x150>)
 800899a:	781b      	ldrb	r3, [r3, #0]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d112      	bne.n	80089c6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2202      	movs	r2, #2
 80089a4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80089a8:	4b2b      	ldr	r3, [pc, #172]	@ (8008a58 <USBD_SetConfig+0x150>)
 80089aa:	781b      	ldrb	r3, [r3, #0]
 80089ac:	461a      	mov	r2, r3
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80089b2:	4b29      	ldr	r3, [pc, #164]	@ (8008a58 <USBD_SetConfig+0x150>)
 80089b4:	781b      	ldrb	r3, [r3, #0]
 80089b6:	4619      	mov	r1, r3
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f7fe ff92 	bl	80078e2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 fa19 	bl	8008df6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80089c4:	e042      	b.n	8008a4c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80089c6:	4b24      	ldr	r3, [pc, #144]	@ (8008a58 <USBD_SetConfig+0x150>)
 80089c8:	781b      	ldrb	r3, [r3, #0]
 80089ca:	461a      	mov	r2, r3
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	685b      	ldr	r3, [r3, #4]
 80089d0:	429a      	cmp	r2, r3
 80089d2:	d02a      	beq.n	8008a2a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	685b      	ldr	r3, [r3, #4]
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	4619      	mov	r1, r3
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f7fe ff80 	bl	80078e2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80089e2:	4b1d      	ldr	r3, [pc, #116]	@ (8008a58 <USBD_SetConfig+0x150>)
 80089e4:	781b      	ldrb	r3, [r3, #0]
 80089e6:	461a      	mov	r2, r3
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80089ec:	4b1a      	ldr	r3, [pc, #104]	@ (8008a58 <USBD_SetConfig+0x150>)
 80089ee:	781b      	ldrb	r3, [r3, #0]
 80089f0:	4619      	mov	r1, r3
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f7fe ff59 	bl	80078aa <USBD_SetClassConfig>
 80089f8:	4603      	mov	r3, r0
 80089fa:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80089fc:	7bfb      	ldrb	r3, [r7, #15]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d00f      	beq.n	8008a22 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008a02:	6839      	ldr	r1, [r7, #0]
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f000 f918 	bl	8008c3a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	685b      	ldr	r3, [r3, #4]
 8008a0e:	b2db      	uxtb	r3, r3
 8008a10:	4619      	mov	r1, r3
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f7fe ff65 	bl	80078e2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2202      	movs	r2, #2
 8008a1c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008a20:	e014      	b.n	8008a4c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f000 f9e7 	bl	8008df6 <USBD_CtlSendStatus>
      break;
 8008a28:	e010      	b.n	8008a4c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f000 f9e3 	bl	8008df6 <USBD_CtlSendStatus>
      break;
 8008a30:	e00c      	b.n	8008a4c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008a32:	6839      	ldr	r1, [r7, #0]
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f000 f900 	bl	8008c3a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008a3a:	4b07      	ldr	r3, [pc, #28]	@ (8008a58 <USBD_SetConfig+0x150>)
 8008a3c:	781b      	ldrb	r3, [r3, #0]
 8008a3e:	4619      	mov	r1, r3
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f7fe ff4e 	bl	80078e2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008a46:	2303      	movs	r3, #3
 8008a48:	73fb      	strb	r3, [r7, #15]
      break;
 8008a4a:	bf00      	nop
  }

  return ret;
 8008a4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3710      	adds	r7, #16
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
 8008a56:	bf00      	nop
 8008a58:	2000028c 	.word	0x2000028c

08008a5c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b082      	sub	sp, #8
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
 8008a64:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	88db      	ldrh	r3, [r3, #6]
 8008a6a:	2b01      	cmp	r3, #1
 8008a6c:	d004      	beq.n	8008a78 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008a6e:	6839      	ldr	r1, [r7, #0]
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	f000 f8e2 	bl	8008c3a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008a76:	e023      	b.n	8008ac0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	2b02      	cmp	r3, #2
 8008a82:	dc02      	bgt.n	8008a8a <USBD_GetConfig+0x2e>
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	dc03      	bgt.n	8008a90 <USBD_GetConfig+0x34>
 8008a88:	e015      	b.n	8008ab6 <USBD_GetConfig+0x5a>
 8008a8a:	2b03      	cmp	r3, #3
 8008a8c:	d00b      	beq.n	8008aa6 <USBD_GetConfig+0x4a>
 8008a8e:	e012      	b.n	8008ab6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2200      	movs	r2, #0
 8008a94:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	3308      	adds	r3, #8
 8008a9a:	2201      	movs	r2, #1
 8008a9c:	4619      	mov	r1, r3
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f000 f948 	bl	8008d34 <USBD_CtlSendData>
        break;
 8008aa4:	e00c      	b.n	8008ac0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	3304      	adds	r3, #4
 8008aaa:	2201      	movs	r2, #1
 8008aac:	4619      	mov	r1, r3
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 f940 	bl	8008d34 <USBD_CtlSendData>
        break;
 8008ab4:	e004      	b.n	8008ac0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008ab6:	6839      	ldr	r1, [r7, #0]
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f000 f8be 	bl	8008c3a <USBD_CtlError>
        break;
 8008abe:	bf00      	nop
}
 8008ac0:	bf00      	nop
 8008ac2:	3708      	adds	r7, #8
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	bd80      	pop	{r7, pc}

08008ac8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b082      	sub	sp, #8
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
 8008ad0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ad8:	b2db      	uxtb	r3, r3
 8008ada:	3b01      	subs	r3, #1
 8008adc:	2b02      	cmp	r3, #2
 8008ade:	d81e      	bhi.n	8008b1e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	88db      	ldrh	r3, [r3, #6]
 8008ae4:	2b02      	cmp	r3, #2
 8008ae6:	d004      	beq.n	8008af2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008ae8:	6839      	ldr	r1, [r7, #0]
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f000 f8a5 	bl	8008c3a <USBD_CtlError>
        break;
 8008af0:	e01a      	b.n	8008b28 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2201      	movs	r2, #1
 8008af6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d005      	beq.n	8008b0e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	68db      	ldr	r3, [r3, #12]
 8008b06:	f043 0202 	orr.w	r2, r3, #2
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	330c      	adds	r3, #12
 8008b12:	2202      	movs	r2, #2
 8008b14:	4619      	mov	r1, r3
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 f90c 	bl	8008d34 <USBD_CtlSendData>
      break;
 8008b1c:	e004      	b.n	8008b28 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008b1e:	6839      	ldr	r1, [r7, #0]
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f000 f88a 	bl	8008c3a <USBD_CtlError>
      break;
 8008b26:	bf00      	nop
  }
}
 8008b28:	bf00      	nop
 8008b2a:	3708      	adds	r7, #8
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd80      	pop	{r7, pc}

08008b30 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b082      	sub	sp, #8
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
 8008b38:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	885b      	ldrh	r3, [r3, #2]
 8008b3e:	2b01      	cmp	r3, #1
 8008b40:	d107      	bne.n	8008b52 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2201      	movs	r2, #1
 8008b46:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008b4a:	6878      	ldr	r0, [r7, #4]
 8008b4c:	f000 f953 	bl	8008df6 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008b50:	e013      	b.n	8008b7a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	885b      	ldrh	r3, [r3, #2]
 8008b56:	2b02      	cmp	r3, #2
 8008b58:	d10b      	bne.n	8008b72 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	889b      	ldrh	r3, [r3, #4]
 8008b5e:	0a1b      	lsrs	r3, r3, #8
 8008b60:	b29b      	uxth	r3, r3
 8008b62:	b2da      	uxtb	r2, r3
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f000 f943 	bl	8008df6 <USBD_CtlSendStatus>
}
 8008b70:	e003      	b.n	8008b7a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008b72:	6839      	ldr	r1, [r7, #0]
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f000 f860 	bl	8008c3a <USBD_CtlError>
}
 8008b7a:	bf00      	nop
 8008b7c:	3708      	adds	r7, #8
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}

08008b82 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b82:	b580      	push	{r7, lr}
 8008b84:	b082      	sub	sp, #8
 8008b86:	af00      	add	r7, sp, #0
 8008b88:	6078      	str	r0, [r7, #4]
 8008b8a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b92:	b2db      	uxtb	r3, r3
 8008b94:	3b01      	subs	r3, #1
 8008b96:	2b02      	cmp	r3, #2
 8008b98:	d80b      	bhi.n	8008bb2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	885b      	ldrh	r3, [r3, #2]
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	d10c      	bne.n	8008bbc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	f000 f923 	bl	8008df6 <USBD_CtlSendStatus>
      }
      break;
 8008bb0:	e004      	b.n	8008bbc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008bb2:	6839      	ldr	r1, [r7, #0]
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f000 f840 	bl	8008c3a <USBD_CtlError>
      break;
 8008bba:	e000      	b.n	8008bbe <USBD_ClrFeature+0x3c>
      break;
 8008bbc:	bf00      	nop
  }
}
 8008bbe:	bf00      	nop
 8008bc0:	3708      	adds	r7, #8
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	bd80      	pop	{r7, pc}

08008bc6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008bc6:	b580      	push	{r7, lr}
 8008bc8:	b084      	sub	sp, #16
 8008bca:	af00      	add	r7, sp, #0
 8008bcc:	6078      	str	r0, [r7, #4]
 8008bce:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	781a      	ldrb	r2, [r3, #0]
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	3301      	adds	r3, #1
 8008be0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	781a      	ldrb	r2, [r3, #0]
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	3301      	adds	r3, #1
 8008bee:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008bf0:	68f8      	ldr	r0, [r7, #12]
 8008bf2:	f7ff fa13 	bl	800801c <SWAPBYTE>
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	461a      	mov	r2, r3
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	3301      	adds	r3, #1
 8008c02:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	3301      	adds	r3, #1
 8008c08:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008c0a:	68f8      	ldr	r0, [r7, #12]
 8008c0c:	f7ff fa06 	bl	800801c <SWAPBYTE>
 8008c10:	4603      	mov	r3, r0
 8008c12:	461a      	mov	r2, r3
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	3301      	adds	r3, #1
 8008c1c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	3301      	adds	r3, #1
 8008c22:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008c24:	68f8      	ldr	r0, [r7, #12]
 8008c26:	f7ff f9f9 	bl	800801c <SWAPBYTE>
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	461a      	mov	r2, r3
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	80da      	strh	r2, [r3, #6]
}
 8008c32:	bf00      	nop
 8008c34:	3710      	adds	r7, #16
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}

08008c3a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c3a:	b580      	push	{r7, lr}
 8008c3c:	b082      	sub	sp, #8
 8008c3e:	af00      	add	r7, sp, #0
 8008c40:	6078      	str	r0, [r7, #4]
 8008c42:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c44:	2180      	movs	r1, #128	@ 0x80
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f000 fd40 	bl	80096cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008c4c:	2100      	movs	r1, #0
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f000 fd3c 	bl	80096cc <USBD_LL_StallEP>
}
 8008c54:	bf00      	nop
 8008c56:	3708      	adds	r7, #8
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	bd80      	pop	{r7, pc}

08008c5c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b086      	sub	sp, #24
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	60f8      	str	r0, [r7, #12]
 8008c64:	60b9      	str	r1, [r7, #8]
 8008c66:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008c68:	2300      	movs	r3, #0
 8008c6a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d042      	beq.n	8008cf8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008c76:	6938      	ldr	r0, [r7, #16]
 8008c78:	f000 f842 	bl	8008d00 <USBD_GetLen>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	3301      	adds	r3, #1
 8008c80:	005b      	lsls	r3, r3, #1
 8008c82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c86:	d808      	bhi.n	8008c9a <USBD_GetString+0x3e>
 8008c88:	6938      	ldr	r0, [r7, #16]
 8008c8a:	f000 f839 	bl	8008d00 <USBD_GetLen>
 8008c8e:	4603      	mov	r3, r0
 8008c90:	3301      	adds	r3, #1
 8008c92:	b29b      	uxth	r3, r3
 8008c94:	005b      	lsls	r3, r3, #1
 8008c96:	b29a      	uxth	r2, r3
 8008c98:	e001      	b.n	8008c9e <USBD_GetString+0x42>
 8008c9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008ca2:	7dfb      	ldrb	r3, [r7, #23]
 8008ca4:	68ba      	ldr	r2, [r7, #8]
 8008ca6:	4413      	add	r3, r2
 8008ca8:	687a      	ldr	r2, [r7, #4]
 8008caa:	7812      	ldrb	r2, [r2, #0]
 8008cac:	701a      	strb	r2, [r3, #0]
  idx++;
 8008cae:	7dfb      	ldrb	r3, [r7, #23]
 8008cb0:	3301      	adds	r3, #1
 8008cb2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008cb4:	7dfb      	ldrb	r3, [r7, #23]
 8008cb6:	68ba      	ldr	r2, [r7, #8]
 8008cb8:	4413      	add	r3, r2
 8008cba:	2203      	movs	r2, #3
 8008cbc:	701a      	strb	r2, [r3, #0]
  idx++;
 8008cbe:	7dfb      	ldrb	r3, [r7, #23]
 8008cc0:	3301      	adds	r3, #1
 8008cc2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008cc4:	e013      	b.n	8008cee <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008cc6:	7dfb      	ldrb	r3, [r7, #23]
 8008cc8:	68ba      	ldr	r2, [r7, #8]
 8008cca:	4413      	add	r3, r2
 8008ccc:	693a      	ldr	r2, [r7, #16]
 8008cce:	7812      	ldrb	r2, [r2, #0]
 8008cd0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008cd2:	693b      	ldr	r3, [r7, #16]
 8008cd4:	3301      	adds	r3, #1
 8008cd6:	613b      	str	r3, [r7, #16]
    idx++;
 8008cd8:	7dfb      	ldrb	r3, [r7, #23]
 8008cda:	3301      	adds	r3, #1
 8008cdc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008cde:	7dfb      	ldrb	r3, [r7, #23]
 8008ce0:	68ba      	ldr	r2, [r7, #8]
 8008ce2:	4413      	add	r3, r2
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	701a      	strb	r2, [r3, #0]
    idx++;
 8008ce8:	7dfb      	ldrb	r3, [r7, #23]
 8008cea:	3301      	adds	r3, #1
 8008cec:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008cee:	693b      	ldr	r3, [r7, #16]
 8008cf0:	781b      	ldrb	r3, [r3, #0]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d1e7      	bne.n	8008cc6 <USBD_GetString+0x6a>
 8008cf6:	e000      	b.n	8008cfa <USBD_GetString+0x9e>
    return;
 8008cf8:	bf00      	nop
  }
}
 8008cfa:	3718      	adds	r7, #24
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008d00:	b480      	push	{r7}
 8008d02:	b085      	sub	sp, #20
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008d08:	2300      	movs	r3, #0
 8008d0a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008d10:	e005      	b.n	8008d1e <USBD_GetLen+0x1e>
  {
    len++;
 8008d12:	7bfb      	ldrb	r3, [r7, #15]
 8008d14:	3301      	adds	r3, #1
 8008d16:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	3301      	adds	r3, #1
 8008d1c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	781b      	ldrb	r3, [r3, #0]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d1f5      	bne.n	8008d12 <USBD_GetLen+0x12>
  }

  return len;
 8008d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d28:	4618      	mov	r0, r3
 8008d2a:	3714      	adds	r7, #20
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d32:	4770      	bx	lr

08008d34 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b084      	sub	sp, #16
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	60f8      	str	r0, [r7, #12]
 8008d3c:	60b9      	str	r1, [r7, #8]
 8008d3e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	2202      	movs	r2, #2
 8008d44:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	68ba      	ldr	r2, [r7, #8]
 8008d52:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	687a      	ldr	r2, [r7, #4]
 8008d58:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	68ba      	ldr	r2, [r7, #8]
 8008d5e:	2100      	movs	r1, #0
 8008d60:	68f8      	ldr	r0, [r7, #12]
 8008d62:	f000 fd3c 	bl	80097de <USBD_LL_Transmit>

  return USBD_OK;
 8008d66:	2300      	movs	r3, #0
}
 8008d68:	4618      	mov	r0, r3
 8008d6a:	3710      	adds	r7, #16
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}

08008d70 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b084      	sub	sp, #16
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	60f8      	str	r0, [r7, #12]
 8008d78:	60b9      	str	r1, [r7, #8]
 8008d7a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	68ba      	ldr	r2, [r7, #8]
 8008d80:	2100      	movs	r1, #0
 8008d82:	68f8      	ldr	r0, [r7, #12]
 8008d84:	f000 fd2b 	bl	80097de <USBD_LL_Transmit>

  return USBD_OK;
 8008d88:	2300      	movs	r3, #0
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3710      	adds	r7, #16
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}

08008d92 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008d92:	b580      	push	{r7, lr}
 8008d94:	b084      	sub	sp, #16
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	60f8      	str	r0, [r7, #12]
 8008d9a:	60b9      	str	r1, [r7, #8]
 8008d9c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2203      	movs	r2, #3
 8008da2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	687a      	ldr	r2, [r7, #4]
 8008daa:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	68ba      	ldr	r2, [r7, #8]
 8008db2:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	687a      	ldr	r2, [r7, #4]
 8008dba:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	68ba      	ldr	r2, [r7, #8]
 8008dc2:	2100      	movs	r1, #0
 8008dc4:	68f8      	ldr	r0, [r7, #12]
 8008dc6:	f000 fd2b 	bl	8009820 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008dca:	2300      	movs	r3, #0
}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	3710      	adds	r7, #16
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}

08008dd4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b084      	sub	sp, #16
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	60f8      	str	r0, [r7, #12]
 8008ddc:	60b9      	str	r1, [r7, #8]
 8008dde:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	68ba      	ldr	r2, [r7, #8]
 8008de4:	2100      	movs	r1, #0
 8008de6:	68f8      	ldr	r0, [r7, #12]
 8008de8:	f000 fd1a 	bl	8009820 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008dec:	2300      	movs	r3, #0
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	3710      	adds	r7, #16
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bd80      	pop	{r7, pc}

08008df6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008df6:	b580      	push	{r7, lr}
 8008df8:	b082      	sub	sp, #8
 8008dfa:	af00      	add	r7, sp, #0
 8008dfc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2204      	movs	r2, #4
 8008e02:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008e06:	2300      	movs	r3, #0
 8008e08:	2200      	movs	r2, #0
 8008e0a:	2100      	movs	r1, #0
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f000 fce6 	bl	80097de <USBD_LL_Transmit>

  return USBD_OK;
 8008e12:	2300      	movs	r3, #0
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3708      	adds	r7, #8
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}

08008e1c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b082      	sub	sp, #8
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2205      	movs	r2, #5
 8008e28:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	2200      	movs	r2, #0
 8008e30:	2100      	movs	r1, #0
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f000 fcf4 	bl	8009820 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008e38:	2300      	movs	r3, #0
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3708      	adds	r7, #8
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}
	...

08008e44 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008e48:	2200      	movs	r2, #0
 8008e4a:	4912      	ldr	r1, [pc, #72]	@ (8008e94 <MX_USB_DEVICE_Init+0x50>)
 8008e4c:	4812      	ldr	r0, [pc, #72]	@ (8008e98 <MX_USB_DEVICE_Init+0x54>)
 8008e4e:	f7fe fcaf 	bl	80077b0 <USBD_Init>
 8008e52:	4603      	mov	r3, r0
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d001      	beq.n	8008e5c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008e58:	f7f8 fbf2 	bl	8001640 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008e5c:	490f      	ldr	r1, [pc, #60]	@ (8008e9c <MX_USB_DEVICE_Init+0x58>)
 8008e5e:	480e      	ldr	r0, [pc, #56]	@ (8008e98 <MX_USB_DEVICE_Init+0x54>)
 8008e60:	f7fe fcd6 	bl	8007810 <USBD_RegisterClass>
 8008e64:	4603      	mov	r3, r0
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d001      	beq.n	8008e6e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008e6a:	f7f8 fbe9 	bl	8001640 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008e6e:	490c      	ldr	r1, [pc, #48]	@ (8008ea0 <MX_USB_DEVICE_Init+0x5c>)
 8008e70:	4809      	ldr	r0, [pc, #36]	@ (8008e98 <MX_USB_DEVICE_Init+0x54>)
 8008e72:	f7fe fbcd 	bl	8007610 <USBD_CDC_RegisterInterface>
 8008e76:	4603      	mov	r3, r0
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d001      	beq.n	8008e80 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008e7c:	f7f8 fbe0 	bl	8001640 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008e80:	4805      	ldr	r0, [pc, #20]	@ (8008e98 <MX_USB_DEVICE_Init+0x54>)
 8008e82:	f7fe fcfb 	bl	800787c <USBD_Start>
 8008e86:	4603      	mov	r3, r0
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d001      	beq.n	8008e90 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008e8c:	f7f8 fbd8 	bl	8001640 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008e90:	bf00      	nop
 8008e92:	bd80      	pop	{r7, pc}
 8008e94:	200000cc 	.word	0x200000cc
 8008e98:	20000290 	.word	0x20000290
 8008e9c:	20000038 	.word	0x20000038
 8008ea0:	200000b8 	.word	0x200000b8

08008ea4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	4905      	ldr	r1, [pc, #20]	@ (8008ec0 <CDC_Init_FS+0x1c>)
 8008eac:	4805      	ldr	r0, [pc, #20]	@ (8008ec4 <CDC_Init_FS+0x20>)
 8008eae:	f7fe fbc9 	bl	8007644 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008eb2:	4905      	ldr	r1, [pc, #20]	@ (8008ec8 <CDC_Init_FS+0x24>)
 8008eb4:	4803      	ldr	r0, [pc, #12]	@ (8008ec4 <CDC_Init_FS+0x20>)
 8008eb6:	f7fe fbe7 	bl	8007688 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008eba:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	bd80      	pop	{r7, pc}
 8008ec0:	20000d6c 	.word	0x20000d6c
 8008ec4:	20000290 	.word	0x20000290
 8008ec8:	2000056c 	.word	0x2000056c

08008ecc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008ed0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eda:	4770      	bx	lr

08008edc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b083      	sub	sp, #12
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	4603      	mov	r3, r0
 8008ee4:	6039      	str	r1, [r7, #0]
 8008ee6:	71fb      	strb	r3, [r7, #7]
 8008ee8:	4613      	mov	r3, r2
 8008eea:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008eec:	79fb      	ldrb	r3, [r7, #7]
 8008eee:	2b23      	cmp	r3, #35	@ 0x23
 8008ef0:	d84a      	bhi.n	8008f88 <CDC_Control_FS+0xac>
 8008ef2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ef8 <CDC_Control_FS+0x1c>)
 8008ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ef8:	08008f89 	.word	0x08008f89
 8008efc:	08008f89 	.word	0x08008f89
 8008f00:	08008f89 	.word	0x08008f89
 8008f04:	08008f89 	.word	0x08008f89
 8008f08:	08008f89 	.word	0x08008f89
 8008f0c:	08008f89 	.word	0x08008f89
 8008f10:	08008f89 	.word	0x08008f89
 8008f14:	08008f89 	.word	0x08008f89
 8008f18:	08008f89 	.word	0x08008f89
 8008f1c:	08008f89 	.word	0x08008f89
 8008f20:	08008f89 	.word	0x08008f89
 8008f24:	08008f89 	.word	0x08008f89
 8008f28:	08008f89 	.word	0x08008f89
 8008f2c:	08008f89 	.word	0x08008f89
 8008f30:	08008f89 	.word	0x08008f89
 8008f34:	08008f89 	.word	0x08008f89
 8008f38:	08008f89 	.word	0x08008f89
 8008f3c:	08008f89 	.word	0x08008f89
 8008f40:	08008f89 	.word	0x08008f89
 8008f44:	08008f89 	.word	0x08008f89
 8008f48:	08008f89 	.word	0x08008f89
 8008f4c:	08008f89 	.word	0x08008f89
 8008f50:	08008f89 	.word	0x08008f89
 8008f54:	08008f89 	.word	0x08008f89
 8008f58:	08008f89 	.word	0x08008f89
 8008f5c:	08008f89 	.word	0x08008f89
 8008f60:	08008f89 	.word	0x08008f89
 8008f64:	08008f89 	.word	0x08008f89
 8008f68:	08008f89 	.word	0x08008f89
 8008f6c:	08008f89 	.word	0x08008f89
 8008f70:	08008f89 	.word	0x08008f89
 8008f74:	08008f89 	.word	0x08008f89
 8008f78:	08008f89 	.word	0x08008f89
 8008f7c:	08008f89 	.word	0x08008f89
 8008f80:	08008f89 	.word	0x08008f89
 8008f84:	08008f89 	.word	0x08008f89
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008f88:	bf00      	nop
  }

  return (USBD_OK);
 8008f8a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	370c      	adds	r7, #12
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr

08008f98 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b082      	sub	sp, #8
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008fa2:	6879      	ldr	r1, [r7, #4]
 8008fa4:	4805      	ldr	r0, [pc, #20]	@ (8008fbc <CDC_Receive_FS+0x24>)
 8008fa6:	f7fe fb6f 	bl	8007688 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008faa:	4804      	ldr	r0, [pc, #16]	@ (8008fbc <CDC_Receive_FS+0x24>)
 8008fac:	f7fe fbca 	bl	8007744 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008fb0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3708      	adds	r7, #8
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}
 8008fba:	bf00      	nop
 8008fbc:	20000290 	.word	0x20000290

08008fc0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b084      	sub	sp, #16
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
 8008fc8:	460b      	mov	r3, r1
 8008fca:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008fcc:	2300      	movs	r3, #0
 8008fce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008fd0:	4b0d      	ldr	r3, [pc, #52]	@ (8009008 <CDC_Transmit_FS+0x48>)
 8008fd2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008fd6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008fd8:	68bb      	ldr	r3, [r7, #8]
 8008fda:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d001      	beq.n	8008fe6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	e00b      	b.n	8008ffe <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008fe6:	887b      	ldrh	r3, [r7, #2]
 8008fe8:	461a      	mov	r2, r3
 8008fea:	6879      	ldr	r1, [r7, #4]
 8008fec:	4806      	ldr	r0, [pc, #24]	@ (8009008 <CDC_Transmit_FS+0x48>)
 8008fee:	f7fe fb29 	bl	8007644 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008ff2:	4805      	ldr	r0, [pc, #20]	@ (8009008 <CDC_Transmit_FS+0x48>)
 8008ff4:	f7fe fb66 	bl	80076c4 <USBD_CDC_TransmitPacket>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ffe:	4618      	mov	r0, r3
 8009000:	3710      	adds	r7, #16
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}
 8009006:	bf00      	nop
 8009008:	20000290 	.word	0x20000290

0800900c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800900c:	b480      	push	{r7}
 800900e:	b087      	sub	sp, #28
 8009010:	af00      	add	r7, sp, #0
 8009012:	60f8      	str	r0, [r7, #12]
 8009014:	60b9      	str	r1, [r7, #8]
 8009016:	4613      	mov	r3, r2
 8009018:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800901a:	2300      	movs	r3, #0
 800901c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800901e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009022:	4618      	mov	r0, r3
 8009024:	371c      	adds	r7, #28
 8009026:	46bd      	mov	sp, r7
 8009028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902c:	4770      	bx	lr

0800902e <__io_putchar>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
int __io_putchar(int ch) {
 800902e:	b580      	push	{r7, lr}
 8009030:	b084      	sub	sp, #16
 8009032:	af00      	add	r7, sp, #0
 8009034:	6078      	str	r0, [r7, #4]
    uint8_t c = ch;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	b2db      	uxtb	r3, r3
 800903a:	73fb      	strb	r3, [r7, #15]
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 800903c:	e002      	b.n	8009044 <__io_putchar+0x16>
        HAL_Delay(1);
 800903e:	2001      	movs	r0, #1
 8009040:	f7f8 fd40 	bl	8001ac4 <HAL_Delay>
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 8009044:	f107 030f 	add.w	r3, r7, #15
 8009048:	2101      	movs	r1, #1
 800904a:	4618      	mov	r0, r3
 800904c:	f7ff ffb8 	bl	8008fc0 <CDC_Transmit_FS>
 8009050:	4603      	mov	r3, r0
 8009052:	2b01      	cmp	r3, #1
 8009054:	d0f3      	beq.n	800903e <__io_putchar+0x10>
    }
    return ch;
 8009056:	687b      	ldr	r3, [r7, #4]
}
 8009058:	4618      	mov	r0, r3
 800905a:	3710      	adds	r7, #16
 800905c:	46bd      	mov	sp, r7
 800905e:	bd80      	pop	{r7, pc}

08009060 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009060:	b480      	push	{r7}
 8009062:	b083      	sub	sp, #12
 8009064:	af00      	add	r7, sp, #0
 8009066:	4603      	mov	r3, r0
 8009068:	6039      	str	r1, [r7, #0]
 800906a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	2212      	movs	r2, #18
 8009070:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009072:	4b03      	ldr	r3, [pc, #12]	@ (8009080 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009074:	4618      	mov	r0, r3
 8009076:	370c      	adds	r7, #12
 8009078:	46bd      	mov	sp, r7
 800907a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907e:	4770      	bx	lr
 8009080:	200000ec 	.word	0x200000ec

08009084 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009084:	b480      	push	{r7}
 8009086:	b083      	sub	sp, #12
 8009088:	af00      	add	r7, sp, #0
 800908a:	4603      	mov	r3, r0
 800908c:	6039      	str	r1, [r7, #0]
 800908e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	2204      	movs	r2, #4
 8009094:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009096:	4b03      	ldr	r3, [pc, #12]	@ (80090a4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009098:	4618      	mov	r0, r3
 800909a:	370c      	adds	r7, #12
 800909c:	46bd      	mov	sp, r7
 800909e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a2:	4770      	bx	lr
 80090a4:	2000010c 	.word	0x2000010c

080090a8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b082      	sub	sp, #8
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	4603      	mov	r3, r0
 80090b0:	6039      	str	r1, [r7, #0]
 80090b2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80090b4:	79fb      	ldrb	r3, [r7, #7]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d105      	bne.n	80090c6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80090ba:	683a      	ldr	r2, [r7, #0]
 80090bc:	4907      	ldr	r1, [pc, #28]	@ (80090dc <USBD_FS_ProductStrDescriptor+0x34>)
 80090be:	4808      	ldr	r0, [pc, #32]	@ (80090e0 <USBD_FS_ProductStrDescriptor+0x38>)
 80090c0:	f7ff fdcc 	bl	8008c5c <USBD_GetString>
 80090c4:	e004      	b.n	80090d0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80090c6:	683a      	ldr	r2, [r7, #0]
 80090c8:	4904      	ldr	r1, [pc, #16]	@ (80090dc <USBD_FS_ProductStrDescriptor+0x34>)
 80090ca:	4805      	ldr	r0, [pc, #20]	@ (80090e0 <USBD_FS_ProductStrDescriptor+0x38>)
 80090cc:	f7ff fdc6 	bl	8008c5c <USBD_GetString>
  }
  return USBD_StrDesc;
 80090d0:	4b02      	ldr	r3, [pc, #8]	@ (80090dc <USBD_FS_ProductStrDescriptor+0x34>)
}
 80090d2:	4618      	mov	r0, r3
 80090d4:	3708      	adds	r7, #8
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bd80      	pop	{r7, pc}
 80090da:	bf00      	nop
 80090dc:	2000156c 	.word	0x2000156c
 80090e0:	0800aae8 	.word	0x0800aae8

080090e4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b082      	sub	sp, #8
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	4603      	mov	r3, r0
 80090ec:	6039      	str	r1, [r7, #0]
 80090ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80090f0:	683a      	ldr	r2, [r7, #0]
 80090f2:	4904      	ldr	r1, [pc, #16]	@ (8009104 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80090f4:	4804      	ldr	r0, [pc, #16]	@ (8009108 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80090f6:	f7ff fdb1 	bl	8008c5c <USBD_GetString>
  return USBD_StrDesc;
 80090fa:	4b02      	ldr	r3, [pc, #8]	@ (8009104 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	3708      	adds	r7, #8
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}
 8009104:	2000156c 	.word	0x2000156c
 8009108:	0800ab00 	.word	0x0800ab00

0800910c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b082      	sub	sp, #8
 8009110:	af00      	add	r7, sp, #0
 8009112:	4603      	mov	r3, r0
 8009114:	6039      	str	r1, [r7, #0]
 8009116:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	221a      	movs	r2, #26
 800911c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800911e:	f000 f855 	bl	80091cc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009122:	4b02      	ldr	r3, [pc, #8]	@ (800912c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009124:	4618      	mov	r0, r3
 8009126:	3708      	adds	r7, #8
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}
 800912c:	20000110 	.word	0x20000110

08009130 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b082      	sub	sp, #8
 8009134:	af00      	add	r7, sp, #0
 8009136:	4603      	mov	r3, r0
 8009138:	6039      	str	r1, [r7, #0]
 800913a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800913c:	79fb      	ldrb	r3, [r7, #7]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d105      	bne.n	800914e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009142:	683a      	ldr	r2, [r7, #0]
 8009144:	4907      	ldr	r1, [pc, #28]	@ (8009164 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009146:	4808      	ldr	r0, [pc, #32]	@ (8009168 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009148:	f7ff fd88 	bl	8008c5c <USBD_GetString>
 800914c:	e004      	b.n	8009158 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800914e:	683a      	ldr	r2, [r7, #0]
 8009150:	4904      	ldr	r1, [pc, #16]	@ (8009164 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009152:	4805      	ldr	r0, [pc, #20]	@ (8009168 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009154:	f7ff fd82 	bl	8008c5c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009158:	4b02      	ldr	r3, [pc, #8]	@ (8009164 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800915a:	4618      	mov	r0, r3
 800915c:	3708      	adds	r7, #8
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}
 8009162:	bf00      	nop
 8009164:	2000156c 	.word	0x2000156c
 8009168:	0800ab14 	.word	0x0800ab14

0800916c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b082      	sub	sp, #8
 8009170:	af00      	add	r7, sp, #0
 8009172:	4603      	mov	r3, r0
 8009174:	6039      	str	r1, [r7, #0]
 8009176:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009178:	79fb      	ldrb	r3, [r7, #7]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d105      	bne.n	800918a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800917e:	683a      	ldr	r2, [r7, #0]
 8009180:	4907      	ldr	r1, [pc, #28]	@ (80091a0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009182:	4808      	ldr	r0, [pc, #32]	@ (80091a4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009184:	f7ff fd6a 	bl	8008c5c <USBD_GetString>
 8009188:	e004      	b.n	8009194 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800918a:	683a      	ldr	r2, [r7, #0]
 800918c:	4904      	ldr	r1, [pc, #16]	@ (80091a0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800918e:	4805      	ldr	r0, [pc, #20]	@ (80091a4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009190:	f7ff fd64 	bl	8008c5c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009194:	4b02      	ldr	r3, [pc, #8]	@ (80091a0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009196:	4618      	mov	r0, r3
 8009198:	3708      	adds	r7, #8
 800919a:	46bd      	mov	sp, r7
 800919c:	bd80      	pop	{r7, pc}
 800919e:	bf00      	nop
 80091a0:	2000156c 	.word	0x2000156c
 80091a4:	0800ab20 	.word	0x0800ab20

080091a8 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091a8:	b480      	push	{r7}
 80091aa:	b083      	sub	sp, #12
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	4603      	mov	r3, r0
 80091b0:	6039      	str	r1, [r7, #0]
 80091b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	220c      	movs	r2, #12
 80091b8:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80091ba:	4b03      	ldr	r3, [pc, #12]	@ (80091c8 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80091bc:	4618      	mov	r0, r3
 80091be:	370c      	adds	r7, #12
 80091c0:	46bd      	mov	sp, r7
 80091c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c6:	4770      	bx	lr
 80091c8:	20000100 	.word	0x20000100

080091cc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b084      	sub	sp, #16
 80091d0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80091d2:	4b0f      	ldr	r3, [pc, #60]	@ (8009210 <Get_SerialNum+0x44>)
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80091d8:	4b0e      	ldr	r3, [pc, #56]	@ (8009214 <Get_SerialNum+0x48>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80091de:	4b0e      	ldr	r3, [pc, #56]	@ (8009218 <Get_SerialNum+0x4c>)
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80091e4:	68fa      	ldr	r2, [r7, #12]
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	4413      	add	r3, r2
 80091ea:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d009      	beq.n	8009206 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80091f2:	2208      	movs	r2, #8
 80091f4:	4909      	ldr	r1, [pc, #36]	@ (800921c <Get_SerialNum+0x50>)
 80091f6:	68f8      	ldr	r0, [r7, #12]
 80091f8:	f000 f814 	bl	8009224 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80091fc:	2204      	movs	r2, #4
 80091fe:	4908      	ldr	r1, [pc, #32]	@ (8009220 <Get_SerialNum+0x54>)
 8009200:	68b8      	ldr	r0, [r7, #8]
 8009202:	f000 f80f 	bl	8009224 <IntToUnicode>
  }
}
 8009206:	bf00      	nop
 8009208:	3710      	adds	r7, #16
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}
 800920e:	bf00      	nop
 8009210:	1ff07a10 	.word	0x1ff07a10
 8009214:	1ff07a14 	.word	0x1ff07a14
 8009218:	1ff07a18 	.word	0x1ff07a18
 800921c:	20000112 	.word	0x20000112
 8009220:	20000122 	.word	0x20000122

08009224 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009224:	b480      	push	{r7}
 8009226:	b087      	sub	sp, #28
 8009228:	af00      	add	r7, sp, #0
 800922a:	60f8      	str	r0, [r7, #12]
 800922c:	60b9      	str	r1, [r7, #8]
 800922e:	4613      	mov	r3, r2
 8009230:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009232:	2300      	movs	r3, #0
 8009234:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009236:	2300      	movs	r3, #0
 8009238:	75fb      	strb	r3, [r7, #23]
 800923a:	e027      	b.n	800928c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	0f1b      	lsrs	r3, r3, #28
 8009240:	2b09      	cmp	r3, #9
 8009242:	d80b      	bhi.n	800925c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	0f1b      	lsrs	r3, r3, #28
 8009248:	b2da      	uxtb	r2, r3
 800924a:	7dfb      	ldrb	r3, [r7, #23]
 800924c:	005b      	lsls	r3, r3, #1
 800924e:	4619      	mov	r1, r3
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	440b      	add	r3, r1
 8009254:	3230      	adds	r2, #48	@ 0x30
 8009256:	b2d2      	uxtb	r2, r2
 8009258:	701a      	strb	r2, [r3, #0]
 800925a:	e00a      	b.n	8009272 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	0f1b      	lsrs	r3, r3, #28
 8009260:	b2da      	uxtb	r2, r3
 8009262:	7dfb      	ldrb	r3, [r7, #23]
 8009264:	005b      	lsls	r3, r3, #1
 8009266:	4619      	mov	r1, r3
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	440b      	add	r3, r1
 800926c:	3237      	adds	r2, #55	@ 0x37
 800926e:	b2d2      	uxtb	r2, r2
 8009270:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	011b      	lsls	r3, r3, #4
 8009276:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009278:	7dfb      	ldrb	r3, [r7, #23]
 800927a:	005b      	lsls	r3, r3, #1
 800927c:	3301      	adds	r3, #1
 800927e:	68ba      	ldr	r2, [r7, #8]
 8009280:	4413      	add	r3, r2
 8009282:	2200      	movs	r2, #0
 8009284:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009286:	7dfb      	ldrb	r3, [r7, #23]
 8009288:	3301      	adds	r3, #1
 800928a:	75fb      	strb	r3, [r7, #23]
 800928c:	7dfa      	ldrb	r2, [r7, #23]
 800928e:	79fb      	ldrb	r3, [r7, #7]
 8009290:	429a      	cmp	r2, r3
 8009292:	d3d3      	bcc.n	800923c <IntToUnicode+0x18>
  }
}
 8009294:	bf00      	nop
 8009296:	bf00      	nop
 8009298:	371c      	adds	r7, #28
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr
	...

080092a4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b0aa      	sub	sp, #168	@ 0xa8
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80092ac:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80092b0:	2200      	movs	r2, #0
 80092b2:	601a      	str	r2, [r3, #0]
 80092b4:	605a      	str	r2, [r3, #4]
 80092b6:	609a      	str	r2, [r3, #8]
 80092b8:	60da      	str	r2, [r3, #12]
 80092ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80092bc:	f107 0314 	add.w	r3, r7, #20
 80092c0:	2280      	movs	r2, #128	@ 0x80
 80092c2:	2100      	movs	r1, #0
 80092c4:	4618      	mov	r0, r3
 80092c6:	f000 fd4f 	bl	8009d68 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80092d2:	d151      	bne.n	8009378 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80092d4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80092d8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80092da:	2300      	movs	r3, #0
 80092dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80092e0:	f107 0314 	add.w	r3, r7, #20
 80092e4:	4618      	mov	r0, r3
 80092e6:	f7fa fe7d 	bl	8003fe4 <HAL_RCCEx_PeriphCLKConfig>
 80092ea:	4603      	mov	r3, r0
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d001      	beq.n	80092f4 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80092f0:	f7f8 f9a6 	bl	8001640 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80092f4:	4b22      	ldr	r3, [pc, #136]	@ (8009380 <HAL_PCD_MspInit+0xdc>)
 80092f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092f8:	4a21      	ldr	r2, [pc, #132]	@ (8009380 <HAL_PCD_MspInit+0xdc>)
 80092fa:	f043 0301 	orr.w	r3, r3, #1
 80092fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8009300:	4b1f      	ldr	r3, [pc, #124]	@ (8009380 <HAL_PCD_MspInit+0xdc>)
 8009302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009304:	f003 0301 	and.w	r3, r3, #1
 8009308:	613b      	str	r3, [r7, #16]
 800930a:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800930c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8009310:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009314:	2302      	movs	r3, #2
 8009316:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800931a:	2300      	movs	r3, #0
 800931c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009320:	2303      	movs	r3, #3
 8009322:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009326:	230a      	movs	r3, #10
 8009328:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800932c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8009330:	4619      	mov	r1, r3
 8009332:	4814      	ldr	r0, [pc, #80]	@ (8009384 <HAL_PCD_MspInit+0xe0>)
 8009334:	f7f8 fcfc 	bl	8001d30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009338:	4b11      	ldr	r3, [pc, #68]	@ (8009380 <HAL_PCD_MspInit+0xdc>)
 800933a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800933c:	4a10      	ldr	r2, [pc, #64]	@ (8009380 <HAL_PCD_MspInit+0xdc>)
 800933e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009342:	6353      	str	r3, [r2, #52]	@ 0x34
 8009344:	4b0e      	ldr	r3, [pc, #56]	@ (8009380 <HAL_PCD_MspInit+0xdc>)
 8009346:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009348:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800934c:	60fb      	str	r3, [r7, #12]
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	4b0b      	ldr	r3, [pc, #44]	@ (8009380 <HAL_PCD_MspInit+0xdc>)
 8009352:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009354:	4a0a      	ldr	r2, [pc, #40]	@ (8009380 <HAL_PCD_MspInit+0xdc>)
 8009356:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800935a:	6453      	str	r3, [r2, #68]	@ 0x44
 800935c:	4b08      	ldr	r3, [pc, #32]	@ (8009380 <HAL_PCD_MspInit+0xdc>)
 800935e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009360:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009364:	60bb      	str	r3, [r7, #8]
 8009366:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009368:	2200      	movs	r2, #0
 800936a:	2100      	movs	r1, #0
 800936c:	2043      	movs	r0, #67	@ 0x43
 800936e:	f7f8 fca8 	bl	8001cc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009372:	2043      	movs	r0, #67	@ 0x43
 8009374:	f7f8 fcc1 	bl	8001cfa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009378:	bf00      	nop
 800937a:	37a8      	adds	r7, #168	@ 0xa8
 800937c:	46bd      	mov	sp, r7
 800937e:	bd80      	pop	{r7, pc}
 8009380:	40023800 	.word	0x40023800
 8009384:	40020000 	.word	0x40020000

08009388 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b082      	sub	sp, #8
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800939c:	4619      	mov	r1, r3
 800939e:	4610      	mov	r0, r2
 80093a0:	f7fe fab9 	bl	8007916 <USBD_LL_SetupStage>
}
 80093a4:	bf00      	nop
 80093a6:	3708      	adds	r7, #8
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bd80      	pop	{r7, pc}

080093ac <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b082      	sub	sp, #8
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
 80093b4:	460b      	mov	r3, r1
 80093b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 80093be:	78fa      	ldrb	r2, [r7, #3]
 80093c0:	6879      	ldr	r1, [r7, #4]
 80093c2:	4613      	mov	r3, r2
 80093c4:	00db      	lsls	r3, r3, #3
 80093c6:	4413      	add	r3, r2
 80093c8:	009b      	lsls	r3, r3, #2
 80093ca:	440b      	add	r3, r1
 80093cc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80093d0:	681a      	ldr	r2, [r3, #0]
 80093d2:	78fb      	ldrb	r3, [r7, #3]
 80093d4:	4619      	mov	r1, r3
 80093d6:	f7fe faf3 	bl	80079c0 <USBD_LL_DataOutStage>
}
 80093da:	bf00      	nop
 80093dc:	3708      	adds	r7, #8
 80093de:	46bd      	mov	sp, r7
 80093e0:	bd80      	pop	{r7, pc}

080093e2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093e2:	b580      	push	{r7, lr}
 80093e4:	b082      	sub	sp, #8
 80093e6:	af00      	add	r7, sp, #0
 80093e8:	6078      	str	r0, [r7, #4]
 80093ea:	460b      	mov	r3, r1
 80093ec:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 80093f4:	78fa      	ldrb	r2, [r7, #3]
 80093f6:	6879      	ldr	r1, [r7, #4]
 80093f8:	4613      	mov	r3, r2
 80093fa:	00db      	lsls	r3, r3, #3
 80093fc:	4413      	add	r3, r2
 80093fe:	009b      	lsls	r3, r3, #2
 8009400:	440b      	add	r3, r1
 8009402:	3320      	adds	r3, #32
 8009404:	681a      	ldr	r2, [r3, #0]
 8009406:	78fb      	ldrb	r3, [r7, #3]
 8009408:	4619      	mov	r1, r3
 800940a:	f7fe fb95 	bl	8007b38 <USBD_LL_DataInStage>
}
 800940e:	bf00      	nop
 8009410:	3708      	adds	r7, #8
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}

08009416 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009416:	b580      	push	{r7, lr}
 8009418:	b082      	sub	sp, #8
 800941a:	af00      	add	r7, sp, #0
 800941c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009424:	4618      	mov	r0, r3
 8009426:	f7fe fcd9 	bl	8007ddc <USBD_LL_SOF>
}
 800942a:	bf00      	nop
 800942c:	3708      	adds	r7, #8
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}

08009432 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009432:	b580      	push	{r7, lr}
 8009434:	b084      	sub	sp, #16
 8009436:	af00      	add	r7, sp, #0
 8009438:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800943a:	2301      	movs	r3, #1
 800943c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	79db      	ldrb	r3, [r3, #7]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d102      	bne.n	800944c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009446:	2300      	movs	r3, #0
 8009448:	73fb      	strb	r3, [r7, #15]
 800944a:	e008      	b.n	800945e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	79db      	ldrb	r3, [r3, #7]
 8009450:	2b02      	cmp	r3, #2
 8009452:	d102      	bne.n	800945a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009454:	2301      	movs	r3, #1
 8009456:	73fb      	strb	r3, [r7, #15]
 8009458:	e001      	b.n	800945e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800945a:	f7f8 f8f1 	bl	8001640 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009464:	7bfa      	ldrb	r2, [r7, #15]
 8009466:	4611      	mov	r1, r2
 8009468:	4618      	mov	r0, r3
 800946a:	f7fe fc73 	bl	8007d54 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009474:	4618      	mov	r0, r3
 8009476:	f7fe fc1a 	bl	8007cae <USBD_LL_Reset>
}
 800947a:	bf00      	nop
 800947c:	3710      	adds	r7, #16
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}
	...

08009484 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b082      	sub	sp, #8
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009492:	4618      	mov	r0, r3
 8009494:	f7fe fc6e 	bl	8007d74 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	687a      	ldr	r2, [r7, #4]
 80094a4:	6812      	ldr	r2, [r2, #0]
 80094a6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80094aa:	f043 0301 	orr.w	r3, r3, #1
 80094ae:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	7adb      	ldrb	r3, [r3, #11]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d005      	beq.n	80094c4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80094b8:	4b04      	ldr	r3, [pc, #16]	@ (80094cc <HAL_PCD_SuspendCallback+0x48>)
 80094ba:	691b      	ldr	r3, [r3, #16]
 80094bc:	4a03      	ldr	r2, [pc, #12]	@ (80094cc <HAL_PCD_SuspendCallback+0x48>)
 80094be:	f043 0306 	orr.w	r3, r3, #6
 80094c2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80094c4:	bf00      	nop
 80094c6:	3708      	adds	r7, #8
 80094c8:	46bd      	mov	sp, r7
 80094ca:	bd80      	pop	{r7, pc}
 80094cc:	e000ed00 	.word	0xe000ed00

080094d0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b082      	sub	sp, #8
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80094de:	4618      	mov	r0, r3
 80094e0:	f7fe fc64 	bl	8007dac <USBD_LL_Resume>
}
 80094e4:	bf00      	nop
 80094e6:	3708      	adds	r7, #8
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}

080094ec <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b082      	sub	sp, #8
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
 80094f4:	460b      	mov	r3, r1
 80094f6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80094fe:	78fa      	ldrb	r2, [r7, #3]
 8009500:	4611      	mov	r1, r2
 8009502:	4618      	mov	r0, r3
 8009504:	f7fe fcbc 	bl	8007e80 <USBD_LL_IsoOUTIncomplete>
}
 8009508:	bf00      	nop
 800950a:	3708      	adds	r7, #8
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}

08009510 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b082      	sub	sp, #8
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
 8009518:	460b      	mov	r3, r1
 800951a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009522:	78fa      	ldrb	r2, [r7, #3]
 8009524:	4611      	mov	r1, r2
 8009526:	4618      	mov	r0, r3
 8009528:	f7fe fc78 	bl	8007e1c <USBD_LL_IsoINIncomplete>
}
 800952c:	bf00      	nop
 800952e:	3708      	adds	r7, #8
 8009530:	46bd      	mov	sp, r7
 8009532:	bd80      	pop	{r7, pc}

08009534 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b082      	sub	sp, #8
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009542:	4618      	mov	r0, r3
 8009544:	f7fe fcce 	bl	8007ee4 <USBD_LL_DevConnected>
}
 8009548:	bf00      	nop
 800954a:	3708      	adds	r7, #8
 800954c:	46bd      	mov	sp, r7
 800954e:	bd80      	pop	{r7, pc}

08009550 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b082      	sub	sp, #8
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800955e:	4618      	mov	r0, r3
 8009560:	f7fe fccb 	bl	8007efa <USBD_LL_DevDisconnected>
}
 8009564:	bf00      	nop
 8009566:	3708      	adds	r7, #8
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}

0800956c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b082      	sub	sp, #8
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	781b      	ldrb	r3, [r3, #0]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d13f      	bne.n	80095fc <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800957c:	4a22      	ldr	r2, [pc, #136]	@ (8009608 <USBD_LL_Init+0x9c>)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	4a20      	ldr	r2, [pc, #128]	@ (8009608 <USBD_LL_Init+0x9c>)
 8009588:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800958c:	4b1e      	ldr	r3, [pc, #120]	@ (8009608 <USBD_LL_Init+0x9c>)
 800958e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009592:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8009594:	4b1c      	ldr	r3, [pc, #112]	@ (8009608 <USBD_LL_Init+0x9c>)
 8009596:	2206      	movs	r2, #6
 8009598:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800959a:	4b1b      	ldr	r3, [pc, #108]	@ (8009608 <USBD_LL_Init+0x9c>)
 800959c:	2202      	movs	r2, #2
 800959e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80095a0:	4b19      	ldr	r3, [pc, #100]	@ (8009608 <USBD_LL_Init+0x9c>)
 80095a2:	2200      	movs	r2, #0
 80095a4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80095a6:	4b18      	ldr	r3, [pc, #96]	@ (8009608 <USBD_LL_Init+0x9c>)
 80095a8:	2202      	movs	r2, #2
 80095aa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80095ac:	4b16      	ldr	r3, [pc, #88]	@ (8009608 <USBD_LL_Init+0x9c>)
 80095ae:	2200      	movs	r2, #0
 80095b0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80095b2:	4b15      	ldr	r3, [pc, #84]	@ (8009608 <USBD_LL_Init+0x9c>)
 80095b4:	2200      	movs	r2, #0
 80095b6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80095b8:	4b13      	ldr	r3, [pc, #76]	@ (8009608 <USBD_LL_Init+0x9c>)
 80095ba:	2200      	movs	r2, #0
 80095bc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80095be:	4b12      	ldr	r3, [pc, #72]	@ (8009608 <USBD_LL_Init+0x9c>)
 80095c0:	2200      	movs	r2, #0
 80095c2:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80095c4:	4b10      	ldr	r3, [pc, #64]	@ (8009608 <USBD_LL_Init+0x9c>)
 80095c6:	2200      	movs	r2, #0
 80095c8:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80095ca:	4b0f      	ldr	r3, [pc, #60]	@ (8009608 <USBD_LL_Init+0x9c>)
 80095cc:	2200      	movs	r2, #0
 80095ce:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80095d0:	480d      	ldr	r0, [pc, #52]	@ (8009608 <USBD_LL_Init+0x9c>)
 80095d2:	f7f8 fd7b 	bl	80020cc <HAL_PCD_Init>
 80095d6:	4603      	mov	r3, r0
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d001      	beq.n	80095e0 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 80095dc:	f7f8 f830 	bl	8001640 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80095e0:	2180      	movs	r1, #128	@ 0x80
 80095e2:	4809      	ldr	r0, [pc, #36]	@ (8009608 <USBD_LL_Init+0x9c>)
 80095e4:	f7f9 ffc9 	bl	800357a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80095e8:	2240      	movs	r2, #64	@ 0x40
 80095ea:	2100      	movs	r1, #0
 80095ec:	4806      	ldr	r0, [pc, #24]	@ (8009608 <USBD_LL_Init+0x9c>)
 80095ee:	f7f9 ff7d 	bl	80034ec <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80095f2:	2280      	movs	r2, #128	@ 0x80
 80095f4:	2101      	movs	r1, #1
 80095f6:	4804      	ldr	r0, [pc, #16]	@ (8009608 <USBD_LL_Init+0x9c>)
 80095f8:	f7f9 ff78 	bl	80034ec <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80095fc:	2300      	movs	r3, #0
}
 80095fe:	4618      	mov	r0, r3
 8009600:	3708      	adds	r7, #8
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}
 8009606:	bf00      	nop
 8009608:	2000176c 	.word	0x2000176c

0800960c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b084      	sub	sp, #16
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009614:	2300      	movs	r3, #0
 8009616:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009618:	2300      	movs	r3, #0
 800961a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009622:	4618      	mov	r0, r3
 8009624:	f7f8 fe68 	bl	80022f8 <HAL_PCD_Start>
 8009628:	4603      	mov	r3, r0
 800962a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800962c:	7bfb      	ldrb	r3, [r7, #15]
 800962e:	4618      	mov	r0, r3
 8009630:	f000 f97e 	bl	8009930 <USBD_Get_USB_Status>
 8009634:	4603      	mov	r3, r0
 8009636:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009638:	7bbb      	ldrb	r3, [r7, #14]
}
 800963a:	4618      	mov	r0, r3
 800963c:	3710      	adds	r7, #16
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}

08009642 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009642:	b580      	push	{r7, lr}
 8009644:	b084      	sub	sp, #16
 8009646:	af00      	add	r7, sp, #0
 8009648:	6078      	str	r0, [r7, #4]
 800964a:	4608      	mov	r0, r1
 800964c:	4611      	mov	r1, r2
 800964e:	461a      	mov	r2, r3
 8009650:	4603      	mov	r3, r0
 8009652:	70fb      	strb	r3, [r7, #3]
 8009654:	460b      	mov	r3, r1
 8009656:	70bb      	strb	r3, [r7, #2]
 8009658:	4613      	mov	r3, r2
 800965a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800965c:	2300      	movs	r3, #0
 800965e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009660:	2300      	movs	r3, #0
 8009662:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800966a:	78bb      	ldrb	r3, [r7, #2]
 800966c:	883a      	ldrh	r2, [r7, #0]
 800966e:	78f9      	ldrb	r1, [r7, #3]
 8009670:	f7f9 fb56 	bl	8002d20 <HAL_PCD_EP_Open>
 8009674:	4603      	mov	r3, r0
 8009676:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009678:	7bfb      	ldrb	r3, [r7, #15]
 800967a:	4618      	mov	r0, r3
 800967c:	f000 f958 	bl	8009930 <USBD_Get_USB_Status>
 8009680:	4603      	mov	r3, r0
 8009682:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009684:	7bbb      	ldrb	r3, [r7, #14]
}
 8009686:	4618      	mov	r0, r3
 8009688:	3710      	adds	r7, #16
 800968a:	46bd      	mov	sp, r7
 800968c:	bd80      	pop	{r7, pc}

0800968e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800968e:	b580      	push	{r7, lr}
 8009690:	b084      	sub	sp, #16
 8009692:	af00      	add	r7, sp, #0
 8009694:	6078      	str	r0, [r7, #4]
 8009696:	460b      	mov	r3, r1
 8009698:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800969a:	2300      	movs	r3, #0
 800969c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800969e:	2300      	movs	r3, #0
 80096a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80096a8:	78fa      	ldrb	r2, [r7, #3]
 80096aa:	4611      	mov	r1, r2
 80096ac:	4618      	mov	r0, r3
 80096ae:	f7f9 fba1 	bl	8002df4 <HAL_PCD_EP_Close>
 80096b2:	4603      	mov	r3, r0
 80096b4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096b6:	7bfb      	ldrb	r3, [r7, #15]
 80096b8:	4618      	mov	r0, r3
 80096ba:	f000 f939 	bl	8009930 <USBD_Get_USB_Status>
 80096be:	4603      	mov	r3, r0
 80096c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80096c4:	4618      	mov	r0, r3
 80096c6:	3710      	adds	r7, #16
 80096c8:	46bd      	mov	sp, r7
 80096ca:	bd80      	pop	{r7, pc}

080096cc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b084      	sub	sp, #16
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
 80096d4:	460b      	mov	r3, r1
 80096d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096d8:	2300      	movs	r3, #0
 80096da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096dc:	2300      	movs	r3, #0
 80096de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80096e6:	78fa      	ldrb	r2, [r7, #3]
 80096e8:	4611      	mov	r1, r2
 80096ea:	4618      	mov	r0, r3
 80096ec:	f7f9 fc59 	bl	8002fa2 <HAL_PCD_EP_SetStall>
 80096f0:	4603      	mov	r3, r0
 80096f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096f4:	7bfb      	ldrb	r3, [r7, #15]
 80096f6:	4618      	mov	r0, r3
 80096f8:	f000 f91a 	bl	8009930 <USBD_Get_USB_Status>
 80096fc:	4603      	mov	r3, r0
 80096fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009700:	7bbb      	ldrb	r3, [r7, #14]
}
 8009702:	4618      	mov	r0, r3
 8009704:	3710      	adds	r7, #16
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}

0800970a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800970a:	b580      	push	{r7, lr}
 800970c:	b084      	sub	sp, #16
 800970e:	af00      	add	r7, sp, #0
 8009710:	6078      	str	r0, [r7, #4]
 8009712:	460b      	mov	r3, r1
 8009714:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009716:	2300      	movs	r3, #0
 8009718:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800971a:	2300      	movs	r3, #0
 800971c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009724:	78fa      	ldrb	r2, [r7, #3]
 8009726:	4611      	mov	r1, r2
 8009728:	4618      	mov	r0, r3
 800972a:	f7f9 fc9d 	bl	8003068 <HAL_PCD_EP_ClrStall>
 800972e:	4603      	mov	r3, r0
 8009730:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009732:	7bfb      	ldrb	r3, [r7, #15]
 8009734:	4618      	mov	r0, r3
 8009736:	f000 f8fb 	bl	8009930 <USBD_Get_USB_Status>
 800973a:	4603      	mov	r3, r0
 800973c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800973e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009740:	4618      	mov	r0, r3
 8009742:	3710      	adds	r7, #16
 8009744:	46bd      	mov	sp, r7
 8009746:	bd80      	pop	{r7, pc}

08009748 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009748:	b480      	push	{r7}
 800974a:	b085      	sub	sp, #20
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
 8009750:	460b      	mov	r3, r1
 8009752:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800975a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800975c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009760:	2b00      	cmp	r3, #0
 8009762:	da0b      	bge.n	800977c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009764:	78fb      	ldrb	r3, [r7, #3]
 8009766:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800976a:	68f9      	ldr	r1, [r7, #12]
 800976c:	4613      	mov	r3, r2
 800976e:	00db      	lsls	r3, r3, #3
 8009770:	4413      	add	r3, r2
 8009772:	009b      	lsls	r3, r3, #2
 8009774:	440b      	add	r3, r1
 8009776:	3316      	adds	r3, #22
 8009778:	781b      	ldrb	r3, [r3, #0]
 800977a:	e00b      	b.n	8009794 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800977c:	78fb      	ldrb	r3, [r7, #3]
 800977e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009782:	68f9      	ldr	r1, [r7, #12]
 8009784:	4613      	mov	r3, r2
 8009786:	00db      	lsls	r3, r3, #3
 8009788:	4413      	add	r3, r2
 800978a:	009b      	lsls	r3, r3, #2
 800978c:	440b      	add	r3, r1
 800978e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009792:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009794:	4618      	mov	r0, r3
 8009796:	3714      	adds	r7, #20
 8009798:	46bd      	mov	sp, r7
 800979a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979e:	4770      	bx	lr

080097a0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b084      	sub	sp, #16
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
 80097a8:	460b      	mov	r3, r1
 80097aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097ac:	2300      	movs	r3, #0
 80097ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097b0:	2300      	movs	r3, #0
 80097b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80097ba:	78fa      	ldrb	r2, [r7, #3]
 80097bc:	4611      	mov	r1, r2
 80097be:	4618      	mov	r0, r3
 80097c0:	f7f9 fa8a 	bl	8002cd8 <HAL_PCD_SetAddress>
 80097c4:	4603      	mov	r3, r0
 80097c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097c8:	7bfb      	ldrb	r3, [r7, #15]
 80097ca:	4618      	mov	r0, r3
 80097cc:	f000 f8b0 	bl	8009930 <USBD_Get_USB_Status>
 80097d0:	4603      	mov	r3, r0
 80097d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	3710      	adds	r7, #16
 80097da:	46bd      	mov	sp, r7
 80097dc:	bd80      	pop	{r7, pc}

080097de <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80097de:	b580      	push	{r7, lr}
 80097e0:	b086      	sub	sp, #24
 80097e2:	af00      	add	r7, sp, #0
 80097e4:	60f8      	str	r0, [r7, #12]
 80097e6:	607a      	str	r2, [r7, #4]
 80097e8:	603b      	str	r3, [r7, #0]
 80097ea:	460b      	mov	r3, r1
 80097ec:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097ee:	2300      	movs	r3, #0
 80097f0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097f2:	2300      	movs	r3, #0
 80097f4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80097fc:	7af9      	ldrb	r1, [r7, #11]
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	687a      	ldr	r2, [r7, #4]
 8009802:	f7f9 fb94 	bl	8002f2e <HAL_PCD_EP_Transmit>
 8009806:	4603      	mov	r3, r0
 8009808:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800980a:	7dfb      	ldrb	r3, [r7, #23]
 800980c:	4618      	mov	r0, r3
 800980e:	f000 f88f 	bl	8009930 <USBD_Get_USB_Status>
 8009812:	4603      	mov	r3, r0
 8009814:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009816:	7dbb      	ldrb	r3, [r7, #22]
}
 8009818:	4618      	mov	r0, r3
 800981a:	3718      	adds	r7, #24
 800981c:	46bd      	mov	sp, r7
 800981e:	bd80      	pop	{r7, pc}

08009820 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b086      	sub	sp, #24
 8009824:	af00      	add	r7, sp, #0
 8009826:	60f8      	str	r0, [r7, #12]
 8009828:	607a      	str	r2, [r7, #4]
 800982a:	603b      	str	r3, [r7, #0]
 800982c:	460b      	mov	r3, r1
 800982e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009830:	2300      	movs	r3, #0
 8009832:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009834:	2300      	movs	r3, #0
 8009836:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800983e:	7af9      	ldrb	r1, [r7, #11]
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	687a      	ldr	r2, [r7, #4]
 8009844:	f7f9 fb20 	bl	8002e88 <HAL_PCD_EP_Receive>
 8009848:	4603      	mov	r3, r0
 800984a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800984c:	7dfb      	ldrb	r3, [r7, #23]
 800984e:	4618      	mov	r0, r3
 8009850:	f000 f86e 	bl	8009930 <USBD_Get_USB_Status>
 8009854:	4603      	mov	r3, r0
 8009856:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009858:	7dbb      	ldrb	r3, [r7, #22]
}
 800985a:	4618      	mov	r0, r3
 800985c:	3718      	adds	r7, #24
 800985e:	46bd      	mov	sp, r7
 8009860:	bd80      	pop	{r7, pc}

08009862 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009862:	b580      	push	{r7, lr}
 8009864:	b082      	sub	sp, #8
 8009866:	af00      	add	r7, sp, #0
 8009868:	6078      	str	r0, [r7, #4]
 800986a:	460b      	mov	r3, r1
 800986c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009874:	78fa      	ldrb	r2, [r7, #3]
 8009876:	4611      	mov	r1, r2
 8009878:	4618      	mov	r0, r3
 800987a:	f7f9 fb40 	bl	8002efe <HAL_PCD_EP_GetRxCount>
 800987e:	4603      	mov	r3, r0
}
 8009880:	4618      	mov	r0, r3
 8009882:	3708      	adds	r7, #8
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}

08009888 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b082      	sub	sp, #8
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
 8009890:	460b      	mov	r3, r1
 8009892:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8009894:	78fb      	ldrb	r3, [r7, #3]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d002      	beq.n	80098a0 <HAL_PCDEx_LPM_Callback+0x18>
 800989a:	2b01      	cmp	r3, #1
 800989c:	d01f      	beq.n	80098de <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800989e:	e03b      	b.n	8009918 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	7adb      	ldrb	r3, [r3, #11]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d007      	beq.n	80098b8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80098a8:	f000 f83c 	bl	8009924 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80098ac:	4b1c      	ldr	r3, [pc, #112]	@ (8009920 <HAL_PCDEx_LPM_Callback+0x98>)
 80098ae:	691b      	ldr	r3, [r3, #16]
 80098b0:	4a1b      	ldr	r2, [pc, #108]	@ (8009920 <HAL_PCDEx_LPM_Callback+0x98>)
 80098b2:	f023 0306 	bic.w	r3, r3, #6
 80098b6:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	687a      	ldr	r2, [r7, #4]
 80098c4:	6812      	ldr	r2, [r2, #0]
 80098c6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80098ca:	f023 0301 	bic.w	r3, r3, #1
 80098ce:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80098d6:	4618      	mov	r0, r3
 80098d8:	f7fe fa68 	bl	8007dac <USBD_LL_Resume>
    break;
 80098dc:	e01c      	b.n	8009918 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	687a      	ldr	r2, [r7, #4]
 80098ea:	6812      	ldr	r2, [r2, #0]
 80098ec:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80098f0:	f043 0301 	orr.w	r3, r3, #1
 80098f4:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80098fc:	4618      	mov	r0, r3
 80098fe:	f7fe fa39 	bl	8007d74 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	7adb      	ldrb	r3, [r3, #11]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d005      	beq.n	8009916 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800990a:	4b05      	ldr	r3, [pc, #20]	@ (8009920 <HAL_PCDEx_LPM_Callback+0x98>)
 800990c:	691b      	ldr	r3, [r3, #16]
 800990e:	4a04      	ldr	r2, [pc, #16]	@ (8009920 <HAL_PCDEx_LPM_Callback+0x98>)
 8009910:	f043 0306 	orr.w	r3, r3, #6
 8009914:	6113      	str	r3, [r2, #16]
    break;
 8009916:	bf00      	nop
}
 8009918:	bf00      	nop
 800991a:	3708      	adds	r7, #8
 800991c:	46bd      	mov	sp, r7
 800991e:	bd80      	pop	{r7, pc}
 8009920:	e000ed00 	.word	0xe000ed00

08009924 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8009928:	f7f7 fcce 	bl	80012c8 <SystemClock_Config>
}
 800992c:	bf00      	nop
 800992e:	bd80      	pop	{r7, pc}

08009930 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009930:	b480      	push	{r7}
 8009932:	b085      	sub	sp, #20
 8009934:	af00      	add	r7, sp, #0
 8009936:	4603      	mov	r3, r0
 8009938:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800993a:	2300      	movs	r3, #0
 800993c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800993e:	79fb      	ldrb	r3, [r7, #7]
 8009940:	2b03      	cmp	r3, #3
 8009942:	d817      	bhi.n	8009974 <USBD_Get_USB_Status+0x44>
 8009944:	a201      	add	r2, pc, #4	@ (adr r2, 800994c <USBD_Get_USB_Status+0x1c>)
 8009946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800994a:	bf00      	nop
 800994c:	0800995d 	.word	0x0800995d
 8009950:	08009963 	.word	0x08009963
 8009954:	08009969 	.word	0x08009969
 8009958:	0800996f 	.word	0x0800996f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800995c:	2300      	movs	r3, #0
 800995e:	73fb      	strb	r3, [r7, #15]
    break;
 8009960:	e00b      	b.n	800997a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009962:	2303      	movs	r3, #3
 8009964:	73fb      	strb	r3, [r7, #15]
    break;
 8009966:	e008      	b.n	800997a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009968:	2301      	movs	r3, #1
 800996a:	73fb      	strb	r3, [r7, #15]
    break;
 800996c:	e005      	b.n	800997a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800996e:	2303      	movs	r3, #3
 8009970:	73fb      	strb	r3, [r7, #15]
    break;
 8009972:	e002      	b.n	800997a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009974:	2303      	movs	r3, #3
 8009976:	73fb      	strb	r3, [r7, #15]
    break;
 8009978:	bf00      	nop
  }
  return usb_status;
 800997a:	7bfb      	ldrb	r3, [r7, #15]
}
 800997c:	4618      	mov	r0, r3
 800997e:	3714      	adds	r7, #20
 8009980:	46bd      	mov	sp, r7
 8009982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009986:	4770      	bx	lr

08009988 <malloc>:
 8009988:	4b02      	ldr	r3, [pc, #8]	@ (8009994 <malloc+0xc>)
 800998a:	4601      	mov	r1, r0
 800998c:	6818      	ldr	r0, [r3, #0]
 800998e:	f000 b82d 	b.w	80099ec <_malloc_r>
 8009992:	bf00      	nop
 8009994:	20000138 	.word	0x20000138

08009998 <free>:
 8009998:	4b02      	ldr	r3, [pc, #8]	@ (80099a4 <free+0xc>)
 800999a:	4601      	mov	r1, r0
 800999c:	6818      	ldr	r0, [r3, #0]
 800999e:	f000 ba29 	b.w	8009df4 <_free_r>
 80099a2:	bf00      	nop
 80099a4:	20000138 	.word	0x20000138

080099a8 <sbrk_aligned>:
 80099a8:	b570      	push	{r4, r5, r6, lr}
 80099aa:	4e0f      	ldr	r6, [pc, #60]	@ (80099e8 <sbrk_aligned+0x40>)
 80099ac:	460c      	mov	r4, r1
 80099ae:	6831      	ldr	r1, [r6, #0]
 80099b0:	4605      	mov	r5, r0
 80099b2:	b911      	cbnz	r1, 80099ba <sbrk_aligned+0x12>
 80099b4:	f000 f9e0 	bl	8009d78 <_sbrk_r>
 80099b8:	6030      	str	r0, [r6, #0]
 80099ba:	4621      	mov	r1, r4
 80099bc:	4628      	mov	r0, r5
 80099be:	f000 f9db 	bl	8009d78 <_sbrk_r>
 80099c2:	1c43      	adds	r3, r0, #1
 80099c4:	d103      	bne.n	80099ce <sbrk_aligned+0x26>
 80099c6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80099ca:	4620      	mov	r0, r4
 80099cc:	bd70      	pop	{r4, r5, r6, pc}
 80099ce:	1cc4      	adds	r4, r0, #3
 80099d0:	f024 0403 	bic.w	r4, r4, #3
 80099d4:	42a0      	cmp	r0, r4
 80099d6:	d0f8      	beq.n	80099ca <sbrk_aligned+0x22>
 80099d8:	1a21      	subs	r1, r4, r0
 80099da:	4628      	mov	r0, r5
 80099dc:	f000 f9cc 	bl	8009d78 <_sbrk_r>
 80099e0:	3001      	adds	r0, #1
 80099e2:	d1f2      	bne.n	80099ca <sbrk_aligned+0x22>
 80099e4:	e7ef      	b.n	80099c6 <sbrk_aligned+0x1e>
 80099e6:	bf00      	nop
 80099e8:	20001c4c 	.word	0x20001c4c

080099ec <_malloc_r>:
 80099ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099f0:	1ccd      	adds	r5, r1, #3
 80099f2:	f025 0503 	bic.w	r5, r5, #3
 80099f6:	3508      	adds	r5, #8
 80099f8:	2d0c      	cmp	r5, #12
 80099fa:	bf38      	it	cc
 80099fc:	250c      	movcc	r5, #12
 80099fe:	2d00      	cmp	r5, #0
 8009a00:	4606      	mov	r6, r0
 8009a02:	db01      	blt.n	8009a08 <_malloc_r+0x1c>
 8009a04:	42a9      	cmp	r1, r5
 8009a06:	d904      	bls.n	8009a12 <_malloc_r+0x26>
 8009a08:	230c      	movs	r3, #12
 8009a0a:	6033      	str	r3, [r6, #0]
 8009a0c:	2000      	movs	r0, #0
 8009a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009ae8 <_malloc_r+0xfc>
 8009a16:	f000 f869 	bl	8009aec <__malloc_lock>
 8009a1a:	f8d8 3000 	ldr.w	r3, [r8]
 8009a1e:	461c      	mov	r4, r3
 8009a20:	bb44      	cbnz	r4, 8009a74 <_malloc_r+0x88>
 8009a22:	4629      	mov	r1, r5
 8009a24:	4630      	mov	r0, r6
 8009a26:	f7ff ffbf 	bl	80099a8 <sbrk_aligned>
 8009a2a:	1c43      	adds	r3, r0, #1
 8009a2c:	4604      	mov	r4, r0
 8009a2e:	d158      	bne.n	8009ae2 <_malloc_r+0xf6>
 8009a30:	f8d8 4000 	ldr.w	r4, [r8]
 8009a34:	4627      	mov	r7, r4
 8009a36:	2f00      	cmp	r7, #0
 8009a38:	d143      	bne.n	8009ac2 <_malloc_r+0xd6>
 8009a3a:	2c00      	cmp	r4, #0
 8009a3c:	d04b      	beq.n	8009ad6 <_malloc_r+0xea>
 8009a3e:	6823      	ldr	r3, [r4, #0]
 8009a40:	4639      	mov	r1, r7
 8009a42:	4630      	mov	r0, r6
 8009a44:	eb04 0903 	add.w	r9, r4, r3
 8009a48:	f000 f996 	bl	8009d78 <_sbrk_r>
 8009a4c:	4581      	cmp	r9, r0
 8009a4e:	d142      	bne.n	8009ad6 <_malloc_r+0xea>
 8009a50:	6821      	ldr	r1, [r4, #0]
 8009a52:	1a6d      	subs	r5, r5, r1
 8009a54:	4629      	mov	r1, r5
 8009a56:	4630      	mov	r0, r6
 8009a58:	f7ff ffa6 	bl	80099a8 <sbrk_aligned>
 8009a5c:	3001      	adds	r0, #1
 8009a5e:	d03a      	beq.n	8009ad6 <_malloc_r+0xea>
 8009a60:	6823      	ldr	r3, [r4, #0]
 8009a62:	442b      	add	r3, r5
 8009a64:	6023      	str	r3, [r4, #0]
 8009a66:	f8d8 3000 	ldr.w	r3, [r8]
 8009a6a:	685a      	ldr	r2, [r3, #4]
 8009a6c:	bb62      	cbnz	r2, 8009ac8 <_malloc_r+0xdc>
 8009a6e:	f8c8 7000 	str.w	r7, [r8]
 8009a72:	e00f      	b.n	8009a94 <_malloc_r+0xa8>
 8009a74:	6822      	ldr	r2, [r4, #0]
 8009a76:	1b52      	subs	r2, r2, r5
 8009a78:	d420      	bmi.n	8009abc <_malloc_r+0xd0>
 8009a7a:	2a0b      	cmp	r2, #11
 8009a7c:	d917      	bls.n	8009aae <_malloc_r+0xc2>
 8009a7e:	1961      	adds	r1, r4, r5
 8009a80:	42a3      	cmp	r3, r4
 8009a82:	6025      	str	r5, [r4, #0]
 8009a84:	bf18      	it	ne
 8009a86:	6059      	strne	r1, [r3, #4]
 8009a88:	6863      	ldr	r3, [r4, #4]
 8009a8a:	bf08      	it	eq
 8009a8c:	f8c8 1000 	streq.w	r1, [r8]
 8009a90:	5162      	str	r2, [r4, r5]
 8009a92:	604b      	str	r3, [r1, #4]
 8009a94:	4630      	mov	r0, r6
 8009a96:	f000 f82f 	bl	8009af8 <__malloc_unlock>
 8009a9a:	f104 000b 	add.w	r0, r4, #11
 8009a9e:	1d23      	adds	r3, r4, #4
 8009aa0:	f020 0007 	bic.w	r0, r0, #7
 8009aa4:	1ac2      	subs	r2, r0, r3
 8009aa6:	bf1c      	itt	ne
 8009aa8:	1a1b      	subne	r3, r3, r0
 8009aaa:	50a3      	strne	r3, [r4, r2]
 8009aac:	e7af      	b.n	8009a0e <_malloc_r+0x22>
 8009aae:	6862      	ldr	r2, [r4, #4]
 8009ab0:	42a3      	cmp	r3, r4
 8009ab2:	bf0c      	ite	eq
 8009ab4:	f8c8 2000 	streq.w	r2, [r8]
 8009ab8:	605a      	strne	r2, [r3, #4]
 8009aba:	e7eb      	b.n	8009a94 <_malloc_r+0xa8>
 8009abc:	4623      	mov	r3, r4
 8009abe:	6864      	ldr	r4, [r4, #4]
 8009ac0:	e7ae      	b.n	8009a20 <_malloc_r+0x34>
 8009ac2:	463c      	mov	r4, r7
 8009ac4:	687f      	ldr	r7, [r7, #4]
 8009ac6:	e7b6      	b.n	8009a36 <_malloc_r+0x4a>
 8009ac8:	461a      	mov	r2, r3
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	42a3      	cmp	r3, r4
 8009ace:	d1fb      	bne.n	8009ac8 <_malloc_r+0xdc>
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	6053      	str	r3, [r2, #4]
 8009ad4:	e7de      	b.n	8009a94 <_malloc_r+0xa8>
 8009ad6:	230c      	movs	r3, #12
 8009ad8:	6033      	str	r3, [r6, #0]
 8009ada:	4630      	mov	r0, r6
 8009adc:	f000 f80c 	bl	8009af8 <__malloc_unlock>
 8009ae0:	e794      	b.n	8009a0c <_malloc_r+0x20>
 8009ae2:	6005      	str	r5, [r0, #0]
 8009ae4:	e7d6      	b.n	8009a94 <_malloc_r+0xa8>
 8009ae6:	bf00      	nop
 8009ae8:	20001c50 	.word	0x20001c50

08009aec <__malloc_lock>:
 8009aec:	4801      	ldr	r0, [pc, #4]	@ (8009af4 <__malloc_lock+0x8>)
 8009aee:	f000 b97e 	b.w	8009dee <__retarget_lock_acquire_recursive>
 8009af2:	bf00      	nop
 8009af4:	20001d90 	.word	0x20001d90

08009af8 <__malloc_unlock>:
 8009af8:	4801      	ldr	r0, [pc, #4]	@ (8009b00 <__malloc_unlock+0x8>)
 8009afa:	f000 b979 	b.w	8009df0 <__retarget_lock_release_recursive>
 8009afe:	bf00      	nop
 8009b00:	20001d90 	.word	0x20001d90

08009b04 <std>:
 8009b04:	2300      	movs	r3, #0
 8009b06:	b510      	push	{r4, lr}
 8009b08:	4604      	mov	r4, r0
 8009b0a:	e9c0 3300 	strd	r3, r3, [r0]
 8009b0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009b12:	6083      	str	r3, [r0, #8]
 8009b14:	8181      	strh	r1, [r0, #12]
 8009b16:	6643      	str	r3, [r0, #100]	@ 0x64
 8009b18:	81c2      	strh	r2, [r0, #14]
 8009b1a:	6183      	str	r3, [r0, #24]
 8009b1c:	4619      	mov	r1, r3
 8009b1e:	2208      	movs	r2, #8
 8009b20:	305c      	adds	r0, #92	@ 0x5c
 8009b22:	f000 f921 	bl	8009d68 <memset>
 8009b26:	4b0d      	ldr	r3, [pc, #52]	@ (8009b5c <std+0x58>)
 8009b28:	6263      	str	r3, [r4, #36]	@ 0x24
 8009b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8009b60 <std+0x5c>)
 8009b2c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8009b64 <std+0x60>)
 8009b30:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009b32:	4b0d      	ldr	r3, [pc, #52]	@ (8009b68 <std+0x64>)
 8009b34:	6323      	str	r3, [r4, #48]	@ 0x30
 8009b36:	4b0d      	ldr	r3, [pc, #52]	@ (8009b6c <std+0x68>)
 8009b38:	6224      	str	r4, [r4, #32]
 8009b3a:	429c      	cmp	r4, r3
 8009b3c:	d006      	beq.n	8009b4c <std+0x48>
 8009b3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009b42:	4294      	cmp	r4, r2
 8009b44:	d002      	beq.n	8009b4c <std+0x48>
 8009b46:	33d0      	adds	r3, #208	@ 0xd0
 8009b48:	429c      	cmp	r4, r3
 8009b4a:	d105      	bne.n	8009b58 <std+0x54>
 8009b4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009b50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b54:	f000 b94a 	b.w	8009dec <__retarget_lock_init_recursive>
 8009b58:	bd10      	pop	{r4, pc}
 8009b5a:	bf00      	nop
 8009b5c:	0800a57d 	.word	0x0800a57d
 8009b60:	0800a59f 	.word	0x0800a59f
 8009b64:	0800a5d7 	.word	0x0800a5d7
 8009b68:	0800a5fb 	.word	0x0800a5fb
 8009b6c:	20001c54 	.word	0x20001c54

08009b70 <stdio_exit_handler>:
 8009b70:	4a02      	ldr	r2, [pc, #8]	@ (8009b7c <stdio_exit_handler+0xc>)
 8009b72:	4903      	ldr	r1, [pc, #12]	@ (8009b80 <stdio_exit_handler+0x10>)
 8009b74:	4803      	ldr	r0, [pc, #12]	@ (8009b84 <stdio_exit_handler+0x14>)
 8009b76:	f000 b869 	b.w	8009c4c <_fwalk_sglue>
 8009b7a:	bf00      	nop
 8009b7c:	2000012c 	.word	0x2000012c
 8009b80:	0800a52d 	.word	0x0800a52d
 8009b84:	2000013c 	.word	0x2000013c

08009b88 <cleanup_stdio>:
 8009b88:	6841      	ldr	r1, [r0, #4]
 8009b8a:	4b0c      	ldr	r3, [pc, #48]	@ (8009bbc <cleanup_stdio+0x34>)
 8009b8c:	4299      	cmp	r1, r3
 8009b8e:	b510      	push	{r4, lr}
 8009b90:	4604      	mov	r4, r0
 8009b92:	d001      	beq.n	8009b98 <cleanup_stdio+0x10>
 8009b94:	f000 fcca 	bl	800a52c <_fflush_r>
 8009b98:	68a1      	ldr	r1, [r4, #8]
 8009b9a:	4b09      	ldr	r3, [pc, #36]	@ (8009bc0 <cleanup_stdio+0x38>)
 8009b9c:	4299      	cmp	r1, r3
 8009b9e:	d002      	beq.n	8009ba6 <cleanup_stdio+0x1e>
 8009ba0:	4620      	mov	r0, r4
 8009ba2:	f000 fcc3 	bl	800a52c <_fflush_r>
 8009ba6:	68e1      	ldr	r1, [r4, #12]
 8009ba8:	4b06      	ldr	r3, [pc, #24]	@ (8009bc4 <cleanup_stdio+0x3c>)
 8009baa:	4299      	cmp	r1, r3
 8009bac:	d004      	beq.n	8009bb8 <cleanup_stdio+0x30>
 8009bae:	4620      	mov	r0, r4
 8009bb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bb4:	f000 bcba 	b.w	800a52c <_fflush_r>
 8009bb8:	bd10      	pop	{r4, pc}
 8009bba:	bf00      	nop
 8009bbc:	20001c54 	.word	0x20001c54
 8009bc0:	20001cbc 	.word	0x20001cbc
 8009bc4:	20001d24 	.word	0x20001d24

08009bc8 <global_stdio_init.part.0>:
 8009bc8:	b510      	push	{r4, lr}
 8009bca:	4b0b      	ldr	r3, [pc, #44]	@ (8009bf8 <global_stdio_init.part.0+0x30>)
 8009bcc:	4c0b      	ldr	r4, [pc, #44]	@ (8009bfc <global_stdio_init.part.0+0x34>)
 8009bce:	4a0c      	ldr	r2, [pc, #48]	@ (8009c00 <global_stdio_init.part.0+0x38>)
 8009bd0:	601a      	str	r2, [r3, #0]
 8009bd2:	4620      	mov	r0, r4
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	2104      	movs	r1, #4
 8009bd8:	f7ff ff94 	bl	8009b04 <std>
 8009bdc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009be0:	2201      	movs	r2, #1
 8009be2:	2109      	movs	r1, #9
 8009be4:	f7ff ff8e 	bl	8009b04 <std>
 8009be8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009bec:	2202      	movs	r2, #2
 8009bee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bf2:	2112      	movs	r1, #18
 8009bf4:	f7ff bf86 	b.w	8009b04 <std>
 8009bf8:	20001d8c 	.word	0x20001d8c
 8009bfc:	20001c54 	.word	0x20001c54
 8009c00:	08009b71 	.word	0x08009b71

08009c04 <__sfp_lock_acquire>:
 8009c04:	4801      	ldr	r0, [pc, #4]	@ (8009c0c <__sfp_lock_acquire+0x8>)
 8009c06:	f000 b8f2 	b.w	8009dee <__retarget_lock_acquire_recursive>
 8009c0a:	bf00      	nop
 8009c0c:	20001d91 	.word	0x20001d91

08009c10 <__sfp_lock_release>:
 8009c10:	4801      	ldr	r0, [pc, #4]	@ (8009c18 <__sfp_lock_release+0x8>)
 8009c12:	f000 b8ed 	b.w	8009df0 <__retarget_lock_release_recursive>
 8009c16:	bf00      	nop
 8009c18:	20001d91 	.word	0x20001d91

08009c1c <__sinit>:
 8009c1c:	b510      	push	{r4, lr}
 8009c1e:	4604      	mov	r4, r0
 8009c20:	f7ff fff0 	bl	8009c04 <__sfp_lock_acquire>
 8009c24:	6a23      	ldr	r3, [r4, #32]
 8009c26:	b11b      	cbz	r3, 8009c30 <__sinit+0x14>
 8009c28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c2c:	f7ff bff0 	b.w	8009c10 <__sfp_lock_release>
 8009c30:	4b04      	ldr	r3, [pc, #16]	@ (8009c44 <__sinit+0x28>)
 8009c32:	6223      	str	r3, [r4, #32]
 8009c34:	4b04      	ldr	r3, [pc, #16]	@ (8009c48 <__sinit+0x2c>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d1f5      	bne.n	8009c28 <__sinit+0xc>
 8009c3c:	f7ff ffc4 	bl	8009bc8 <global_stdio_init.part.0>
 8009c40:	e7f2      	b.n	8009c28 <__sinit+0xc>
 8009c42:	bf00      	nop
 8009c44:	08009b89 	.word	0x08009b89
 8009c48:	20001d8c 	.word	0x20001d8c

08009c4c <_fwalk_sglue>:
 8009c4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c50:	4607      	mov	r7, r0
 8009c52:	4688      	mov	r8, r1
 8009c54:	4614      	mov	r4, r2
 8009c56:	2600      	movs	r6, #0
 8009c58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009c5c:	f1b9 0901 	subs.w	r9, r9, #1
 8009c60:	d505      	bpl.n	8009c6e <_fwalk_sglue+0x22>
 8009c62:	6824      	ldr	r4, [r4, #0]
 8009c64:	2c00      	cmp	r4, #0
 8009c66:	d1f7      	bne.n	8009c58 <_fwalk_sglue+0xc>
 8009c68:	4630      	mov	r0, r6
 8009c6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c6e:	89ab      	ldrh	r3, [r5, #12]
 8009c70:	2b01      	cmp	r3, #1
 8009c72:	d907      	bls.n	8009c84 <_fwalk_sglue+0x38>
 8009c74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009c78:	3301      	adds	r3, #1
 8009c7a:	d003      	beq.n	8009c84 <_fwalk_sglue+0x38>
 8009c7c:	4629      	mov	r1, r5
 8009c7e:	4638      	mov	r0, r7
 8009c80:	47c0      	blx	r8
 8009c82:	4306      	orrs	r6, r0
 8009c84:	3568      	adds	r5, #104	@ 0x68
 8009c86:	e7e9      	b.n	8009c5c <_fwalk_sglue+0x10>

08009c88 <iprintf>:
 8009c88:	b40f      	push	{r0, r1, r2, r3}
 8009c8a:	b507      	push	{r0, r1, r2, lr}
 8009c8c:	4906      	ldr	r1, [pc, #24]	@ (8009ca8 <iprintf+0x20>)
 8009c8e:	ab04      	add	r3, sp, #16
 8009c90:	6808      	ldr	r0, [r1, #0]
 8009c92:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c96:	6881      	ldr	r1, [r0, #8]
 8009c98:	9301      	str	r3, [sp, #4]
 8009c9a:	f000 f91f 	bl	8009edc <_vfiprintf_r>
 8009c9e:	b003      	add	sp, #12
 8009ca0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ca4:	b004      	add	sp, #16
 8009ca6:	4770      	bx	lr
 8009ca8:	20000138 	.word	0x20000138

08009cac <_puts_r>:
 8009cac:	6a03      	ldr	r3, [r0, #32]
 8009cae:	b570      	push	{r4, r5, r6, lr}
 8009cb0:	6884      	ldr	r4, [r0, #8]
 8009cb2:	4605      	mov	r5, r0
 8009cb4:	460e      	mov	r6, r1
 8009cb6:	b90b      	cbnz	r3, 8009cbc <_puts_r+0x10>
 8009cb8:	f7ff ffb0 	bl	8009c1c <__sinit>
 8009cbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009cbe:	07db      	lsls	r3, r3, #31
 8009cc0:	d405      	bmi.n	8009cce <_puts_r+0x22>
 8009cc2:	89a3      	ldrh	r3, [r4, #12]
 8009cc4:	0598      	lsls	r0, r3, #22
 8009cc6:	d402      	bmi.n	8009cce <_puts_r+0x22>
 8009cc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009cca:	f000 f890 	bl	8009dee <__retarget_lock_acquire_recursive>
 8009cce:	89a3      	ldrh	r3, [r4, #12]
 8009cd0:	0719      	lsls	r1, r3, #28
 8009cd2:	d502      	bpl.n	8009cda <_puts_r+0x2e>
 8009cd4:	6923      	ldr	r3, [r4, #16]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d135      	bne.n	8009d46 <_puts_r+0x9a>
 8009cda:	4621      	mov	r1, r4
 8009cdc:	4628      	mov	r0, r5
 8009cde:	f000 fccf 	bl	800a680 <__swsetup_r>
 8009ce2:	b380      	cbz	r0, 8009d46 <_puts_r+0x9a>
 8009ce4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8009ce8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009cea:	07da      	lsls	r2, r3, #31
 8009cec:	d405      	bmi.n	8009cfa <_puts_r+0x4e>
 8009cee:	89a3      	ldrh	r3, [r4, #12]
 8009cf0:	059b      	lsls	r3, r3, #22
 8009cf2:	d402      	bmi.n	8009cfa <_puts_r+0x4e>
 8009cf4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009cf6:	f000 f87b 	bl	8009df0 <__retarget_lock_release_recursive>
 8009cfa:	4628      	mov	r0, r5
 8009cfc:	bd70      	pop	{r4, r5, r6, pc}
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	da04      	bge.n	8009d0c <_puts_r+0x60>
 8009d02:	69a2      	ldr	r2, [r4, #24]
 8009d04:	429a      	cmp	r2, r3
 8009d06:	dc17      	bgt.n	8009d38 <_puts_r+0x8c>
 8009d08:	290a      	cmp	r1, #10
 8009d0a:	d015      	beq.n	8009d38 <_puts_r+0x8c>
 8009d0c:	6823      	ldr	r3, [r4, #0]
 8009d0e:	1c5a      	adds	r2, r3, #1
 8009d10:	6022      	str	r2, [r4, #0]
 8009d12:	7019      	strb	r1, [r3, #0]
 8009d14:	68a3      	ldr	r3, [r4, #8]
 8009d16:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009d1a:	3b01      	subs	r3, #1
 8009d1c:	60a3      	str	r3, [r4, #8]
 8009d1e:	2900      	cmp	r1, #0
 8009d20:	d1ed      	bne.n	8009cfe <_puts_r+0x52>
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	da11      	bge.n	8009d4a <_puts_r+0x9e>
 8009d26:	4622      	mov	r2, r4
 8009d28:	210a      	movs	r1, #10
 8009d2a:	4628      	mov	r0, r5
 8009d2c:	f000 fc69 	bl	800a602 <__swbuf_r>
 8009d30:	3001      	adds	r0, #1
 8009d32:	d0d7      	beq.n	8009ce4 <_puts_r+0x38>
 8009d34:	250a      	movs	r5, #10
 8009d36:	e7d7      	b.n	8009ce8 <_puts_r+0x3c>
 8009d38:	4622      	mov	r2, r4
 8009d3a:	4628      	mov	r0, r5
 8009d3c:	f000 fc61 	bl	800a602 <__swbuf_r>
 8009d40:	3001      	adds	r0, #1
 8009d42:	d1e7      	bne.n	8009d14 <_puts_r+0x68>
 8009d44:	e7ce      	b.n	8009ce4 <_puts_r+0x38>
 8009d46:	3e01      	subs	r6, #1
 8009d48:	e7e4      	b.n	8009d14 <_puts_r+0x68>
 8009d4a:	6823      	ldr	r3, [r4, #0]
 8009d4c:	1c5a      	adds	r2, r3, #1
 8009d4e:	6022      	str	r2, [r4, #0]
 8009d50:	220a      	movs	r2, #10
 8009d52:	701a      	strb	r2, [r3, #0]
 8009d54:	e7ee      	b.n	8009d34 <_puts_r+0x88>
	...

08009d58 <puts>:
 8009d58:	4b02      	ldr	r3, [pc, #8]	@ (8009d64 <puts+0xc>)
 8009d5a:	4601      	mov	r1, r0
 8009d5c:	6818      	ldr	r0, [r3, #0]
 8009d5e:	f7ff bfa5 	b.w	8009cac <_puts_r>
 8009d62:	bf00      	nop
 8009d64:	20000138 	.word	0x20000138

08009d68 <memset>:
 8009d68:	4402      	add	r2, r0
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	d100      	bne.n	8009d72 <memset+0xa>
 8009d70:	4770      	bx	lr
 8009d72:	f803 1b01 	strb.w	r1, [r3], #1
 8009d76:	e7f9      	b.n	8009d6c <memset+0x4>

08009d78 <_sbrk_r>:
 8009d78:	b538      	push	{r3, r4, r5, lr}
 8009d7a:	4d06      	ldr	r5, [pc, #24]	@ (8009d94 <_sbrk_r+0x1c>)
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	4604      	mov	r4, r0
 8009d80:	4608      	mov	r0, r1
 8009d82:	602b      	str	r3, [r5, #0]
 8009d84:	f7f7 fdd0 	bl	8001928 <_sbrk>
 8009d88:	1c43      	adds	r3, r0, #1
 8009d8a:	d102      	bne.n	8009d92 <_sbrk_r+0x1a>
 8009d8c:	682b      	ldr	r3, [r5, #0]
 8009d8e:	b103      	cbz	r3, 8009d92 <_sbrk_r+0x1a>
 8009d90:	6023      	str	r3, [r4, #0]
 8009d92:	bd38      	pop	{r3, r4, r5, pc}
 8009d94:	20001d94 	.word	0x20001d94

08009d98 <__errno>:
 8009d98:	4b01      	ldr	r3, [pc, #4]	@ (8009da0 <__errno+0x8>)
 8009d9a:	6818      	ldr	r0, [r3, #0]
 8009d9c:	4770      	bx	lr
 8009d9e:	bf00      	nop
 8009da0:	20000138 	.word	0x20000138

08009da4 <__libc_init_array>:
 8009da4:	b570      	push	{r4, r5, r6, lr}
 8009da6:	4d0d      	ldr	r5, [pc, #52]	@ (8009ddc <__libc_init_array+0x38>)
 8009da8:	4c0d      	ldr	r4, [pc, #52]	@ (8009de0 <__libc_init_array+0x3c>)
 8009daa:	1b64      	subs	r4, r4, r5
 8009dac:	10a4      	asrs	r4, r4, #2
 8009dae:	2600      	movs	r6, #0
 8009db0:	42a6      	cmp	r6, r4
 8009db2:	d109      	bne.n	8009dc8 <__libc_init_array+0x24>
 8009db4:	4d0b      	ldr	r5, [pc, #44]	@ (8009de4 <__libc_init_array+0x40>)
 8009db6:	4c0c      	ldr	r4, [pc, #48]	@ (8009de8 <__libc_init_array+0x44>)
 8009db8:	f000 fd82 	bl	800a8c0 <_init>
 8009dbc:	1b64      	subs	r4, r4, r5
 8009dbe:	10a4      	asrs	r4, r4, #2
 8009dc0:	2600      	movs	r6, #0
 8009dc2:	42a6      	cmp	r6, r4
 8009dc4:	d105      	bne.n	8009dd2 <__libc_init_array+0x2e>
 8009dc6:	bd70      	pop	{r4, r5, r6, pc}
 8009dc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009dcc:	4798      	blx	r3
 8009dce:	3601      	adds	r6, #1
 8009dd0:	e7ee      	b.n	8009db0 <__libc_init_array+0xc>
 8009dd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009dd6:	4798      	blx	r3
 8009dd8:	3601      	adds	r6, #1
 8009dda:	e7f2      	b.n	8009dc2 <__libc_init_array+0x1e>
 8009ddc:	0800ab7c 	.word	0x0800ab7c
 8009de0:	0800ab7c 	.word	0x0800ab7c
 8009de4:	0800ab7c 	.word	0x0800ab7c
 8009de8:	0800ab80 	.word	0x0800ab80

08009dec <__retarget_lock_init_recursive>:
 8009dec:	4770      	bx	lr

08009dee <__retarget_lock_acquire_recursive>:
 8009dee:	4770      	bx	lr

08009df0 <__retarget_lock_release_recursive>:
 8009df0:	4770      	bx	lr
	...

08009df4 <_free_r>:
 8009df4:	b538      	push	{r3, r4, r5, lr}
 8009df6:	4605      	mov	r5, r0
 8009df8:	2900      	cmp	r1, #0
 8009dfa:	d041      	beq.n	8009e80 <_free_r+0x8c>
 8009dfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e00:	1f0c      	subs	r4, r1, #4
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	bfb8      	it	lt
 8009e06:	18e4      	addlt	r4, r4, r3
 8009e08:	f7ff fe70 	bl	8009aec <__malloc_lock>
 8009e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8009e84 <_free_r+0x90>)
 8009e0e:	6813      	ldr	r3, [r2, #0]
 8009e10:	b933      	cbnz	r3, 8009e20 <_free_r+0x2c>
 8009e12:	6063      	str	r3, [r4, #4]
 8009e14:	6014      	str	r4, [r2, #0]
 8009e16:	4628      	mov	r0, r5
 8009e18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e1c:	f7ff be6c 	b.w	8009af8 <__malloc_unlock>
 8009e20:	42a3      	cmp	r3, r4
 8009e22:	d908      	bls.n	8009e36 <_free_r+0x42>
 8009e24:	6820      	ldr	r0, [r4, #0]
 8009e26:	1821      	adds	r1, r4, r0
 8009e28:	428b      	cmp	r3, r1
 8009e2a:	bf01      	itttt	eq
 8009e2c:	6819      	ldreq	r1, [r3, #0]
 8009e2e:	685b      	ldreq	r3, [r3, #4]
 8009e30:	1809      	addeq	r1, r1, r0
 8009e32:	6021      	streq	r1, [r4, #0]
 8009e34:	e7ed      	b.n	8009e12 <_free_r+0x1e>
 8009e36:	461a      	mov	r2, r3
 8009e38:	685b      	ldr	r3, [r3, #4]
 8009e3a:	b10b      	cbz	r3, 8009e40 <_free_r+0x4c>
 8009e3c:	42a3      	cmp	r3, r4
 8009e3e:	d9fa      	bls.n	8009e36 <_free_r+0x42>
 8009e40:	6811      	ldr	r1, [r2, #0]
 8009e42:	1850      	adds	r0, r2, r1
 8009e44:	42a0      	cmp	r0, r4
 8009e46:	d10b      	bne.n	8009e60 <_free_r+0x6c>
 8009e48:	6820      	ldr	r0, [r4, #0]
 8009e4a:	4401      	add	r1, r0
 8009e4c:	1850      	adds	r0, r2, r1
 8009e4e:	4283      	cmp	r3, r0
 8009e50:	6011      	str	r1, [r2, #0]
 8009e52:	d1e0      	bne.n	8009e16 <_free_r+0x22>
 8009e54:	6818      	ldr	r0, [r3, #0]
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	6053      	str	r3, [r2, #4]
 8009e5a:	4408      	add	r0, r1
 8009e5c:	6010      	str	r0, [r2, #0]
 8009e5e:	e7da      	b.n	8009e16 <_free_r+0x22>
 8009e60:	d902      	bls.n	8009e68 <_free_r+0x74>
 8009e62:	230c      	movs	r3, #12
 8009e64:	602b      	str	r3, [r5, #0]
 8009e66:	e7d6      	b.n	8009e16 <_free_r+0x22>
 8009e68:	6820      	ldr	r0, [r4, #0]
 8009e6a:	1821      	adds	r1, r4, r0
 8009e6c:	428b      	cmp	r3, r1
 8009e6e:	bf04      	itt	eq
 8009e70:	6819      	ldreq	r1, [r3, #0]
 8009e72:	685b      	ldreq	r3, [r3, #4]
 8009e74:	6063      	str	r3, [r4, #4]
 8009e76:	bf04      	itt	eq
 8009e78:	1809      	addeq	r1, r1, r0
 8009e7a:	6021      	streq	r1, [r4, #0]
 8009e7c:	6054      	str	r4, [r2, #4]
 8009e7e:	e7ca      	b.n	8009e16 <_free_r+0x22>
 8009e80:	bd38      	pop	{r3, r4, r5, pc}
 8009e82:	bf00      	nop
 8009e84:	20001c50 	.word	0x20001c50

08009e88 <__sfputc_r>:
 8009e88:	6893      	ldr	r3, [r2, #8]
 8009e8a:	3b01      	subs	r3, #1
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	b410      	push	{r4}
 8009e90:	6093      	str	r3, [r2, #8]
 8009e92:	da08      	bge.n	8009ea6 <__sfputc_r+0x1e>
 8009e94:	6994      	ldr	r4, [r2, #24]
 8009e96:	42a3      	cmp	r3, r4
 8009e98:	db01      	blt.n	8009e9e <__sfputc_r+0x16>
 8009e9a:	290a      	cmp	r1, #10
 8009e9c:	d103      	bne.n	8009ea6 <__sfputc_r+0x1e>
 8009e9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ea2:	f000 bbae 	b.w	800a602 <__swbuf_r>
 8009ea6:	6813      	ldr	r3, [r2, #0]
 8009ea8:	1c58      	adds	r0, r3, #1
 8009eaa:	6010      	str	r0, [r2, #0]
 8009eac:	7019      	strb	r1, [r3, #0]
 8009eae:	4608      	mov	r0, r1
 8009eb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009eb4:	4770      	bx	lr

08009eb6 <__sfputs_r>:
 8009eb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eb8:	4606      	mov	r6, r0
 8009eba:	460f      	mov	r7, r1
 8009ebc:	4614      	mov	r4, r2
 8009ebe:	18d5      	adds	r5, r2, r3
 8009ec0:	42ac      	cmp	r4, r5
 8009ec2:	d101      	bne.n	8009ec8 <__sfputs_r+0x12>
 8009ec4:	2000      	movs	r0, #0
 8009ec6:	e007      	b.n	8009ed8 <__sfputs_r+0x22>
 8009ec8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ecc:	463a      	mov	r2, r7
 8009ece:	4630      	mov	r0, r6
 8009ed0:	f7ff ffda 	bl	8009e88 <__sfputc_r>
 8009ed4:	1c43      	adds	r3, r0, #1
 8009ed6:	d1f3      	bne.n	8009ec0 <__sfputs_r+0xa>
 8009ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009edc <_vfiprintf_r>:
 8009edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ee0:	460d      	mov	r5, r1
 8009ee2:	b09d      	sub	sp, #116	@ 0x74
 8009ee4:	4614      	mov	r4, r2
 8009ee6:	4698      	mov	r8, r3
 8009ee8:	4606      	mov	r6, r0
 8009eea:	b118      	cbz	r0, 8009ef4 <_vfiprintf_r+0x18>
 8009eec:	6a03      	ldr	r3, [r0, #32]
 8009eee:	b90b      	cbnz	r3, 8009ef4 <_vfiprintf_r+0x18>
 8009ef0:	f7ff fe94 	bl	8009c1c <__sinit>
 8009ef4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ef6:	07d9      	lsls	r1, r3, #31
 8009ef8:	d405      	bmi.n	8009f06 <_vfiprintf_r+0x2a>
 8009efa:	89ab      	ldrh	r3, [r5, #12]
 8009efc:	059a      	lsls	r2, r3, #22
 8009efe:	d402      	bmi.n	8009f06 <_vfiprintf_r+0x2a>
 8009f00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f02:	f7ff ff74 	bl	8009dee <__retarget_lock_acquire_recursive>
 8009f06:	89ab      	ldrh	r3, [r5, #12]
 8009f08:	071b      	lsls	r3, r3, #28
 8009f0a:	d501      	bpl.n	8009f10 <_vfiprintf_r+0x34>
 8009f0c:	692b      	ldr	r3, [r5, #16]
 8009f0e:	b99b      	cbnz	r3, 8009f38 <_vfiprintf_r+0x5c>
 8009f10:	4629      	mov	r1, r5
 8009f12:	4630      	mov	r0, r6
 8009f14:	f000 fbb4 	bl	800a680 <__swsetup_r>
 8009f18:	b170      	cbz	r0, 8009f38 <_vfiprintf_r+0x5c>
 8009f1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f1c:	07dc      	lsls	r4, r3, #31
 8009f1e:	d504      	bpl.n	8009f2a <_vfiprintf_r+0x4e>
 8009f20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f24:	b01d      	add	sp, #116	@ 0x74
 8009f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f2a:	89ab      	ldrh	r3, [r5, #12]
 8009f2c:	0598      	lsls	r0, r3, #22
 8009f2e:	d4f7      	bmi.n	8009f20 <_vfiprintf_r+0x44>
 8009f30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f32:	f7ff ff5d 	bl	8009df0 <__retarget_lock_release_recursive>
 8009f36:	e7f3      	b.n	8009f20 <_vfiprintf_r+0x44>
 8009f38:	2300      	movs	r3, #0
 8009f3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f3c:	2320      	movs	r3, #32
 8009f3e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009f42:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f46:	2330      	movs	r3, #48	@ 0x30
 8009f48:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a0f8 <_vfiprintf_r+0x21c>
 8009f4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009f50:	f04f 0901 	mov.w	r9, #1
 8009f54:	4623      	mov	r3, r4
 8009f56:	469a      	mov	sl, r3
 8009f58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f5c:	b10a      	cbz	r2, 8009f62 <_vfiprintf_r+0x86>
 8009f5e:	2a25      	cmp	r2, #37	@ 0x25
 8009f60:	d1f9      	bne.n	8009f56 <_vfiprintf_r+0x7a>
 8009f62:	ebba 0b04 	subs.w	fp, sl, r4
 8009f66:	d00b      	beq.n	8009f80 <_vfiprintf_r+0xa4>
 8009f68:	465b      	mov	r3, fp
 8009f6a:	4622      	mov	r2, r4
 8009f6c:	4629      	mov	r1, r5
 8009f6e:	4630      	mov	r0, r6
 8009f70:	f7ff ffa1 	bl	8009eb6 <__sfputs_r>
 8009f74:	3001      	adds	r0, #1
 8009f76:	f000 80a7 	beq.w	800a0c8 <_vfiprintf_r+0x1ec>
 8009f7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f7c:	445a      	add	r2, fp
 8009f7e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f80:	f89a 3000 	ldrb.w	r3, [sl]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	f000 809f 	beq.w	800a0c8 <_vfiprintf_r+0x1ec>
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009f90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f94:	f10a 0a01 	add.w	sl, sl, #1
 8009f98:	9304      	str	r3, [sp, #16]
 8009f9a:	9307      	str	r3, [sp, #28]
 8009f9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009fa0:	931a      	str	r3, [sp, #104]	@ 0x68
 8009fa2:	4654      	mov	r4, sl
 8009fa4:	2205      	movs	r2, #5
 8009fa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009faa:	4853      	ldr	r0, [pc, #332]	@ (800a0f8 <_vfiprintf_r+0x21c>)
 8009fac:	f7f6 f938 	bl	8000220 <memchr>
 8009fb0:	9a04      	ldr	r2, [sp, #16]
 8009fb2:	b9d8      	cbnz	r0, 8009fec <_vfiprintf_r+0x110>
 8009fb4:	06d1      	lsls	r1, r2, #27
 8009fb6:	bf44      	itt	mi
 8009fb8:	2320      	movmi	r3, #32
 8009fba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fbe:	0713      	lsls	r3, r2, #28
 8009fc0:	bf44      	itt	mi
 8009fc2:	232b      	movmi	r3, #43	@ 0x2b
 8009fc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fc8:	f89a 3000 	ldrb.w	r3, [sl]
 8009fcc:	2b2a      	cmp	r3, #42	@ 0x2a
 8009fce:	d015      	beq.n	8009ffc <_vfiprintf_r+0x120>
 8009fd0:	9a07      	ldr	r2, [sp, #28]
 8009fd2:	4654      	mov	r4, sl
 8009fd4:	2000      	movs	r0, #0
 8009fd6:	f04f 0c0a 	mov.w	ip, #10
 8009fda:	4621      	mov	r1, r4
 8009fdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fe0:	3b30      	subs	r3, #48	@ 0x30
 8009fe2:	2b09      	cmp	r3, #9
 8009fe4:	d94b      	bls.n	800a07e <_vfiprintf_r+0x1a2>
 8009fe6:	b1b0      	cbz	r0, 800a016 <_vfiprintf_r+0x13a>
 8009fe8:	9207      	str	r2, [sp, #28]
 8009fea:	e014      	b.n	800a016 <_vfiprintf_r+0x13a>
 8009fec:	eba0 0308 	sub.w	r3, r0, r8
 8009ff0:	fa09 f303 	lsl.w	r3, r9, r3
 8009ff4:	4313      	orrs	r3, r2
 8009ff6:	9304      	str	r3, [sp, #16]
 8009ff8:	46a2      	mov	sl, r4
 8009ffa:	e7d2      	b.n	8009fa2 <_vfiprintf_r+0xc6>
 8009ffc:	9b03      	ldr	r3, [sp, #12]
 8009ffe:	1d19      	adds	r1, r3, #4
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	9103      	str	r1, [sp, #12]
 800a004:	2b00      	cmp	r3, #0
 800a006:	bfbb      	ittet	lt
 800a008:	425b      	neglt	r3, r3
 800a00a:	f042 0202 	orrlt.w	r2, r2, #2
 800a00e:	9307      	strge	r3, [sp, #28]
 800a010:	9307      	strlt	r3, [sp, #28]
 800a012:	bfb8      	it	lt
 800a014:	9204      	strlt	r2, [sp, #16]
 800a016:	7823      	ldrb	r3, [r4, #0]
 800a018:	2b2e      	cmp	r3, #46	@ 0x2e
 800a01a:	d10a      	bne.n	800a032 <_vfiprintf_r+0x156>
 800a01c:	7863      	ldrb	r3, [r4, #1]
 800a01e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a020:	d132      	bne.n	800a088 <_vfiprintf_r+0x1ac>
 800a022:	9b03      	ldr	r3, [sp, #12]
 800a024:	1d1a      	adds	r2, r3, #4
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	9203      	str	r2, [sp, #12]
 800a02a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a02e:	3402      	adds	r4, #2
 800a030:	9305      	str	r3, [sp, #20]
 800a032:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a108 <_vfiprintf_r+0x22c>
 800a036:	7821      	ldrb	r1, [r4, #0]
 800a038:	2203      	movs	r2, #3
 800a03a:	4650      	mov	r0, sl
 800a03c:	f7f6 f8f0 	bl	8000220 <memchr>
 800a040:	b138      	cbz	r0, 800a052 <_vfiprintf_r+0x176>
 800a042:	9b04      	ldr	r3, [sp, #16]
 800a044:	eba0 000a 	sub.w	r0, r0, sl
 800a048:	2240      	movs	r2, #64	@ 0x40
 800a04a:	4082      	lsls	r2, r0
 800a04c:	4313      	orrs	r3, r2
 800a04e:	3401      	adds	r4, #1
 800a050:	9304      	str	r3, [sp, #16]
 800a052:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a056:	4829      	ldr	r0, [pc, #164]	@ (800a0fc <_vfiprintf_r+0x220>)
 800a058:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a05c:	2206      	movs	r2, #6
 800a05e:	f7f6 f8df 	bl	8000220 <memchr>
 800a062:	2800      	cmp	r0, #0
 800a064:	d03f      	beq.n	800a0e6 <_vfiprintf_r+0x20a>
 800a066:	4b26      	ldr	r3, [pc, #152]	@ (800a100 <_vfiprintf_r+0x224>)
 800a068:	bb1b      	cbnz	r3, 800a0b2 <_vfiprintf_r+0x1d6>
 800a06a:	9b03      	ldr	r3, [sp, #12]
 800a06c:	3307      	adds	r3, #7
 800a06e:	f023 0307 	bic.w	r3, r3, #7
 800a072:	3308      	adds	r3, #8
 800a074:	9303      	str	r3, [sp, #12]
 800a076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a078:	443b      	add	r3, r7
 800a07a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a07c:	e76a      	b.n	8009f54 <_vfiprintf_r+0x78>
 800a07e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a082:	460c      	mov	r4, r1
 800a084:	2001      	movs	r0, #1
 800a086:	e7a8      	b.n	8009fda <_vfiprintf_r+0xfe>
 800a088:	2300      	movs	r3, #0
 800a08a:	3401      	adds	r4, #1
 800a08c:	9305      	str	r3, [sp, #20]
 800a08e:	4619      	mov	r1, r3
 800a090:	f04f 0c0a 	mov.w	ip, #10
 800a094:	4620      	mov	r0, r4
 800a096:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a09a:	3a30      	subs	r2, #48	@ 0x30
 800a09c:	2a09      	cmp	r2, #9
 800a09e:	d903      	bls.n	800a0a8 <_vfiprintf_r+0x1cc>
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d0c6      	beq.n	800a032 <_vfiprintf_r+0x156>
 800a0a4:	9105      	str	r1, [sp, #20]
 800a0a6:	e7c4      	b.n	800a032 <_vfiprintf_r+0x156>
 800a0a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a0ac:	4604      	mov	r4, r0
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	e7f0      	b.n	800a094 <_vfiprintf_r+0x1b8>
 800a0b2:	ab03      	add	r3, sp, #12
 800a0b4:	9300      	str	r3, [sp, #0]
 800a0b6:	462a      	mov	r2, r5
 800a0b8:	4b12      	ldr	r3, [pc, #72]	@ (800a104 <_vfiprintf_r+0x228>)
 800a0ba:	a904      	add	r1, sp, #16
 800a0bc:	4630      	mov	r0, r6
 800a0be:	f3af 8000 	nop.w
 800a0c2:	4607      	mov	r7, r0
 800a0c4:	1c78      	adds	r0, r7, #1
 800a0c6:	d1d6      	bne.n	800a076 <_vfiprintf_r+0x19a>
 800a0c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a0ca:	07d9      	lsls	r1, r3, #31
 800a0cc:	d405      	bmi.n	800a0da <_vfiprintf_r+0x1fe>
 800a0ce:	89ab      	ldrh	r3, [r5, #12]
 800a0d0:	059a      	lsls	r2, r3, #22
 800a0d2:	d402      	bmi.n	800a0da <_vfiprintf_r+0x1fe>
 800a0d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0d6:	f7ff fe8b 	bl	8009df0 <__retarget_lock_release_recursive>
 800a0da:	89ab      	ldrh	r3, [r5, #12]
 800a0dc:	065b      	lsls	r3, r3, #25
 800a0de:	f53f af1f 	bmi.w	8009f20 <_vfiprintf_r+0x44>
 800a0e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0e4:	e71e      	b.n	8009f24 <_vfiprintf_r+0x48>
 800a0e6:	ab03      	add	r3, sp, #12
 800a0e8:	9300      	str	r3, [sp, #0]
 800a0ea:	462a      	mov	r2, r5
 800a0ec:	4b05      	ldr	r3, [pc, #20]	@ (800a104 <_vfiprintf_r+0x228>)
 800a0ee:	a904      	add	r1, sp, #16
 800a0f0:	4630      	mov	r0, r6
 800a0f2:	f000 f879 	bl	800a1e8 <_printf_i>
 800a0f6:	e7e4      	b.n	800a0c2 <_vfiprintf_r+0x1e6>
 800a0f8:	0800ab40 	.word	0x0800ab40
 800a0fc:	0800ab4a 	.word	0x0800ab4a
 800a100:	00000000 	.word	0x00000000
 800a104:	08009eb7 	.word	0x08009eb7
 800a108:	0800ab46 	.word	0x0800ab46

0800a10c <_printf_common>:
 800a10c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a110:	4616      	mov	r6, r2
 800a112:	4698      	mov	r8, r3
 800a114:	688a      	ldr	r2, [r1, #8]
 800a116:	690b      	ldr	r3, [r1, #16]
 800a118:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a11c:	4293      	cmp	r3, r2
 800a11e:	bfb8      	it	lt
 800a120:	4613      	movlt	r3, r2
 800a122:	6033      	str	r3, [r6, #0]
 800a124:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a128:	4607      	mov	r7, r0
 800a12a:	460c      	mov	r4, r1
 800a12c:	b10a      	cbz	r2, 800a132 <_printf_common+0x26>
 800a12e:	3301      	adds	r3, #1
 800a130:	6033      	str	r3, [r6, #0]
 800a132:	6823      	ldr	r3, [r4, #0]
 800a134:	0699      	lsls	r1, r3, #26
 800a136:	bf42      	ittt	mi
 800a138:	6833      	ldrmi	r3, [r6, #0]
 800a13a:	3302      	addmi	r3, #2
 800a13c:	6033      	strmi	r3, [r6, #0]
 800a13e:	6825      	ldr	r5, [r4, #0]
 800a140:	f015 0506 	ands.w	r5, r5, #6
 800a144:	d106      	bne.n	800a154 <_printf_common+0x48>
 800a146:	f104 0a19 	add.w	sl, r4, #25
 800a14a:	68e3      	ldr	r3, [r4, #12]
 800a14c:	6832      	ldr	r2, [r6, #0]
 800a14e:	1a9b      	subs	r3, r3, r2
 800a150:	42ab      	cmp	r3, r5
 800a152:	dc26      	bgt.n	800a1a2 <_printf_common+0x96>
 800a154:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a158:	6822      	ldr	r2, [r4, #0]
 800a15a:	3b00      	subs	r3, #0
 800a15c:	bf18      	it	ne
 800a15e:	2301      	movne	r3, #1
 800a160:	0692      	lsls	r2, r2, #26
 800a162:	d42b      	bmi.n	800a1bc <_printf_common+0xb0>
 800a164:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a168:	4641      	mov	r1, r8
 800a16a:	4638      	mov	r0, r7
 800a16c:	47c8      	blx	r9
 800a16e:	3001      	adds	r0, #1
 800a170:	d01e      	beq.n	800a1b0 <_printf_common+0xa4>
 800a172:	6823      	ldr	r3, [r4, #0]
 800a174:	6922      	ldr	r2, [r4, #16]
 800a176:	f003 0306 	and.w	r3, r3, #6
 800a17a:	2b04      	cmp	r3, #4
 800a17c:	bf02      	ittt	eq
 800a17e:	68e5      	ldreq	r5, [r4, #12]
 800a180:	6833      	ldreq	r3, [r6, #0]
 800a182:	1aed      	subeq	r5, r5, r3
 800a184:	68a3      	ldr	r3, [r4, #8]
 800a186:	bf0c      	ite	eq
 800a188:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a18c:	2500      	movne	r5, #0
 800a18e:	4293      	cmp	r3, r2
 800a190:	bfc4      	itt	gt
 800a192:	1a9b      	subgt	r3, r3, r2
 800a194:	18ed      	addgt	r5, r5, r3
 800a196:	2600      	movs	r6, #0
 800a198:	341a      	adds	r4, #26
 800a19a:	42b5      	cmp	r5, r6
 800a19c:	d11a      	bne.n	800a1d4 <_printf_common+0xc8>
 800a19e:	2000      	movs	r0, #0
 800a1a0:	e008      	b.n	800a1b4 <_printf_common+0xa8>
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	4652      	mov	r2, sl
 800a1a6:	4641      	mov	r1, r8
 800a1a8:	4638      	mov	r0, r7
 800a1aa:	47c8      	blx	r9
 800a1ac:	3001      	adds	r0, #1
 800a1ae:	d103      	bne.n	800a1b8 <_printf_common+0xac>
 800a1b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a1b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1b8:	3501      	adds	r5, #1
 800a1ba:	e7c6      	b.n	800a14a <_printf_common+0x3e>
 800a1bc:	18e1      	adds	r1, r4, r3
 800a1be:	1c5a      	adds	r2, r3, #1
 800a1c0:	2030      	movs	r0, #48	@ 0x30
 800a1c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a1c6:	4422      	add	r2, r4
 800a1c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a1cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a1d0:	3302      	adds	r3, #2
 800a1d2:	e7c7      	b.n	800a164 <_printf_common+0x58>
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	4622      	mov	r2, r4
 800a1d8:	4641      	mov	r1, r8
 800a1da:	4638      	mov	r0, r7
 800a1dc:	47c8      	blx	r9
 800a1de:	3001      	adds	r0, #1
 800a1e0:	d0e6      	beq.n	800a1b0 <_printf_common+0xa4>
 800a1e2:	3601      	adds	r6, #1
 800a1e4:	e7d9      	b.n	800a19a <_printf_common+0x8e>
	...

0800a1e8 <_printf_i>:
 800a1e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1ec:	7e0f      	ldrb	r7, [r1, #24]
 800a1ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a1f0:	2f78      	cmp	r7, #120	@ 0x78
 800a1f2:	4691      	mov	r9, r2
 800a1f4:	4680      	mov	r8, r0
 800a1f6:	460c      	mov	r4, r1
 800a1f8:	469a      	mov	sl, r3
 800a1fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a1fe:	d807      	bhi.n	800a210 <_printf_i+0x28>
 800a200:	2f62      	cmp	r7, #98	@ 0x62
 800a202:	d80a      	bhi.n	800a21a <_printf_i+0x32>
 800a204:	2f00      	cmp	r7, #0
 800a206:	f000 80d1 	beq.w	800a3ac <_printf_i+0x1c4>
 800a20a:	2f58      	cmp	r7, #88	@ 0x58
 800a20c:	f000 80b8 	beq.w	800a380 <_printf_i+0x198>
 800a210:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a214:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a218:	e03a      	b.n	800a290 <_printf_i+0xa8>
 800a21a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a21e:	2b15      	cmp	r3, #21
 800a220:	d8f6      	bhi.n	800a210 <_printf_i+0x28>
 800a222:	a101      	add	r1, pc, #4	@ (adr r1, 800a228 <_printf_i+0x40>)
 800a224:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a228:	0800a281 	.word	0x0800a281
 800a22c:	0800a295 	.word	0x0800a295
 800a230:	0800a211 	.word	0x0800a211
 800a234:	0800a211 	.word	0x0800a211
 800a238:	0800a211 	.word	0x0800a211
 800a23c:	0800a211 	.word	0x0800a211
 800a240:	0800a295 	.word	0x0800a295
 800a244:	0800a211 	.word	0x0800a211
 800a248:	0800a211 	.word	0x0800a211
 800a24c:	0800a211 	.word	0x0800a211
 800a250:	0800a211 	.word	0x0800a211
 800a254:	0800a393 	.word	0x0800a393
 800a258:	0800a2bf 	.word	0x0800a2bf
 800a25c:	0800a34d 	.word	0x0800a34d
 800a260:	0800a211 	.word	0x0800a211
 800a264:	0800a211 	.word	0x0800a211
 800a268:	0800a3b5 	.word	0x0800a3b5
 800a26c:	0800a211 	.word	0x0800a211
 800a270:	0800a2bf 	.word	0x0800a2bf
 800a274:	0800a211 	.word	0x0800a211
 800a278:	0800a211 	.word	0x0800a211
 800a27c:	0800a355 	.word	0x0800a355
 800a280:	6833      	ldr	r3, [r6, #0]
 800a282:	1d1a      	adds	r2, r3, #4
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	6032      	str	r2, [r6, #0]
 800a288:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a28c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a290:	2301      	movs	r3, #1
 800a292:	e09c      	b.n	800a3ce <_printf_i+0x1e6>
 800a294:	6833      	ldr	r3, [r6, #0]
 800a296:	6820      	ldr	r0, [r4, #0]
 800a298:	1d19      	adds	r1, r3, #4
 800a29a:	6031      	str	r1, [r6, #0]
 800a29c:	0606      	lsls	r6, r0, #24
 800a29e:	d501      	bpl.n	800a2a4 <_printf_i+0xbc>
 800a2a0:	681d      	ldr	r5, [r3, #0]
 800a2a2:	e003      	b.n	800a2ac <_printf_i+0xc4>
 800a2a4:	0645      	lsls	r5, r0, #25
 800a2a6:	d5fb      	bpl.n	800a2a0 <_printf_i+0xb8>
 800a2a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a2ac:	2d00      	cmp	r5, #0
 800a2ae:	da03      	bge.n	800a2b8 <_printf_i+0xd0>
 800a2b0:	232d      	movs	r3, #45	@ 0x2d
 800a2b2:	426d      	negs	r5, r5
 800a2b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2b8:	4858      	ldr	r0, [pc, #352]	@ (800a41c <_printf_i+0x234>)
 800a2ba:	230a      	movs	r3, #10
 800a2bc:	e011      	b.n	800a2e2 <_printf_i+0xfa>
 800a2be:	6821      	ldr	r1, [r4, #0]
 800a2c0:	6833      	ldr	r3, [r6, #0]
 800a2c2:	0608      	lsls	r0, r1, #24
 800a2c4:	f853 5b04 	ldr.w	r5, [r3], #4
 800a2c8:	d402      	bmi.n	800a2d0 <_printf_i+0xe8>
 800a2ca:	0649      	lsls	r1, r1, #25
 800a2cc:	bf48      	it	mi
 800a2ce:	b2ad      	uxthmi	r5, r5
 800a2d0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a2d2:	4852      	ldr	r0, [pc, #328]	@ (800a41c <_printf_i+0x234>)
 800a2d4:	6033      	str	r3, [r6, #0]
 800a2d6:	bf14      	ite	ne
 800a2d8:	230a      	movne	r3, #10
 800a2da:	2308      	moveq	r3, #8
 800a2dc:	2100      	movs	r1, #0
 800a2de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a2e2:	6866      	ldr	r6, [r4, #4]
 800a2e4:	60a6      	str	r6, [r4, #8]
 800a2e6:	2e00      	cmp	r6, #0
 800a2e8:	db05      	blt.n	800a2f6 <_printf_i+0x10e>
 800a2ea:	6821      	ldr	r1, [r4, #0]
 800a2ec:	432e      	orrs	r6, r5
 800a2ee:	f021 0104 	bic.w	r1, r1, #4
 800a2f2:	6021      	str	r1, [r4, #0]
 800a2f4:	d04b      	beq.n	800a38e <_printf_i+0x1a6>
 800a2f6:	4616      	mov	r6, r2
 800a2f8:	fbb5 f1f3 	udiv	r1, r5, r3
 800a2fc:	fb03 5711 	mls	r7, r3, r1, r5
 800a300:	5dc7      	ldrb	r7, [r0, r7]
 800a302:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a306:	462f      	mov	r7, r5
 800a308:	42bb      	cmp	r3, r7
 800a30a:	460d      	mov	r5, r1
 800a30c:	d9f4      	bls.n	800a2f8 <_printf_i+0x110>
 800a30e:	2b08      	cmp	r3, #8
 800a310:	d10b      	bne.n	800a32a <_printf_i+0x142>
 800a312:	6823      	ldr	r3, [r4, #0]
 800a314:	07df      	lsls	r7, r3, #31
 800a316:	d508      	bpl.n	800a32a <_printf_i+0x142>
 800a318:	6923      	ldr	r3, [r4, #16]
 800a31a:	6861      	ldr	r1, [r4, #4]
 800a31c:	4299      	cmp	r1, r3
 800a31e:	bfde      	ittt	le
 800a320:	2330      	movle	r3, #48	@ 0x30
 800a322:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a326:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a32a:	1b92      	subs	r2, r2, r6
 800a32c:	6122      	str	r2, [r4, #16]
 800a32e:	f8cd a000 	str.w	sl, [sp]
 800a332:	464b      	mov	r3, r9
 800a334:	aa03      	add	r2, sp, #12
 800a336:	4621      	mov	r1, r4
 800a338:	4640      	mov	r0, r8
 800a33a:	f7ff fee7 	bl	800a10c <_printf_common>
 800a33e:	3001      	adds	r0, #1
 800a340:	d14a      	bne.n	800a3d8 <_printf_i+0x1f0>
 800a342:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a346:	b004      	add	sp, #16
 800a348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a34c:	6823      	ldr	r3, [r4, #0]
 800a34e:	f043 0320 	orr.w	r3, r3, #32
 800a352:	6023      	str	r3, [r4, #0]
 800a354:	4832      	ldr	r0, [pc, #200]	@ (800a420 <_printf_i+0x238>)
 800a356:	2778      	movs	r7, #120	@ 0x78
 800a358:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a35c:	6823      	ldr	r3, [r4, #0]
 800a35e:	6831      	ldr	r1, [r6, #0]
 800a360:	061f      	lsls	r7, r3, #24
 800a362:	f851 5b04 	ldr.w	r5, [r1], #4
 800a366:	d402      	bmi.n	800a36e <_printf_i+0x186>
 800a368:	065f      	lsls	r7, r3, #25
 800a36a:	bf48      	it	mi
 800a36c:	b2ad      	uxthmi	r5, r5
 800a36e:	6031      	str	r1, [r6, #0]
 800a370:	07d9      	lsls	r1, r3, #31
 800a372:	bf44      	itt	mi
 800a374:	f043 0320 	orrmi.w	r3, r3, #32
 800a378:	6023      	strmi	r3, [r4, #0]
 800a37a:	b11d      	cbz	r5, 800a384 <_printf_i+0x19c>
 800a37c:	2310      	movs	r3, #16
 800a37e:	e7ad      	b.n	800a2dc <_printf_i+0xf4>
 800a380:	4826      	ldr	r0, [pc, #152]	@ (800a41c <_printf_i+0x234>)
 800a382:	e7e9      	b.n	800a358 <_printf_i+0x170>
 800a384:	6823      	ldr	r3, [r4, #0]
 800a386:	f023 0320 	bic.w	r3, r3, #32
 800a38a:	6023      	str	r3, [r4, #0]
 800a38c:	e7f6      	b.n	800a37c <_printf_i+0x194>
 800a38e:	4616      	mov	r6, r2
 800a390:	e7bd      	b.n	800a30e <_printf_i+0x126>
 800a392:	6833      	ldr	r3, [r6, #0]
 800a394:	6825      	ldr	r5, [r4, #0]
 800a396:	6961      	ldr	r1, [r4, #20]
 800a398:	1d18      	adds	r0, r3, #4
 800a39a:	6030      	str	r0, [r6, #0]
 800a39c:	062e      	lsls	r6, r5, #24
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	d501      	bpl.n	800a3a6 <_printf_i+0x1be>
 800a3a2:	6019      	str	r1, [r3, #0]
 800a3a4:	e002      	b.n	800a3ac <_printf_i+0x1c4>
 800a3a6:	0668      	lsls	r0, r5, #25
 800a3a8:	d5fb      	bpl.n	800a3a2 <_printf_i+0x1ba>
 800a3aa:	8019      	strh	r1, [r3, #0]
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	6123      	str	r3, [r4, #16]
 800a3b0:	4616      	mov	r6, r2
 800a3b2:	e7bc      	b.n	800a32e <_printf_i+0x146>
 800a3b4:	6833      	ldr	r3, [r6, #0]
 800a3b6:	1d1a      	adds	r2, r3, #4
 800a3b8:	6032      	str	r2, [r6, #0]
 800a3ba:	681e      	ldr	r6, [r3, #0]
 800a3bc:	6862      	ldr	r2, [r4, #4]
 800a3be:	2100      	movs	r1, #0
 800a3c0:	4630      	mov	r0, r6
 800a3c2:	f7f5 ff2d 	bl	8000220 <memchr>
 800a3c6:	b108      	cbz	r0, 800a3cc <_printf_i+0x1e4>
 800a3c8:	1b80      	subs	r0, r0, r6
 800a3ca:	6060      	str	r0, [r4, #4]
 800a3cc:	6863      	ldr	r3, [r4, #4]
 800a3ce:	6123      	str	r3, [r4, #16]
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3d6:	e7aa      	b.n	800a32e <_printf_i+0x146>
 800a3d8:	6923      	ldr	r3, [r4, #16]
 800a3da:	4632      	mov	r2, r6
 800a3dc:	4649      	mov	r1, r9
 800a3de:	4640      	mov	r0, r8
 800a3e0:	47d0      	blx	sl
 800a3e2:	3001      	adds	r0, #1
 800a3e4:	d0ad      	beq.n	800a342 <_printf_i+0x15a>
 800a3e6:	6823      	ldr	r3, [r4, #0]
 800a3e8:	079b      	lsls	r3, r3, #30
 800a3ea:	d413      	bmi.n	800a414 <_printf_i+0x22c>
 800a3ec:	68e0      	ldr	r0, [r4, #12]
 800a3ee:	9b03      	ldr	r3, [sp, #12]
 800a3f0:	4298      	cmp	r0, r3
 800a3f2:	bfb8      	it	lt
 800a3f4:	4618      	movlt	r0, r3
 800a3f6:	e7a6      	b.n	800a346 <_printf_i+0x15e>
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	4632      	mov	r2, r6
 800a3fc:	4649      	mov	r1, r9
 800a3fe:	4640      	mov	r0, r8
 800a400:	47d0      	blx	sl
 800a402:	3001      	adds	r0, #1
 800a404:	d09d      	beq.n	800a342 <_printf_i+0x15a>
 800a406:	3501      	adds	r5, #1
 800a408:	68e3      	ldr	r3, [r4, #12]
 800a40a:	9903      	ldr	r1, [sp, #12]
 800a40c:	1a5b      	subs	r3, r3, r1
 800a40e:	42ab      	cmp	r3, r5
 800a410:	dcf2      	bgt.n	800a3f8 <_printf_i+0x210>
 800a412:	e7eb      	b.n	800a3ec <_printf_i+0x204>
 800a414:	2500      	movs	r5, #0
 800a416:	f104 0619 	add.w	r6, r4, #25
 800a41a:	e7f5      	b.n	800a408 <_printf_i+0x220>
 800a41c:	0800ab51 	.word	0x0800ab51
 800a420:	0800ab62 	.word	0x0800ab62

0800a424 <__sflush_r>:
 800a424:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a42c:	0716      	lsls	r6, r2, #28
 800a42e:	4605      	mov	r5, r0
 800a430:	460c      	mov	r4, r1
 800a432:	d454      	bmi.n	800a4de <__sflush_r+0xba>
 800a434:	684b      	ldr	r3, [r1, #4]
 800a436:	2b00      	cmp	r3, #0
 800a438:	dc02      	bgt.n	800a440 <__sflush_r+0x1c>
 800a43a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	dd48      	ble.n	800a4d2 <__sflush_r+0xae>
 800a440:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a442:	2e00      	cmp	r6, #0
 800a444:	d045      	beq.n	800a4d2 <__sflush_r+0xae>
 800a446:	2300      	movs	r3, #0
 800a448:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a44c:	682f      	ldr	r7, [r5, #0]
 800a44e:	6a21      	ldr	r1, [r4, #32]
 800a450:	602b      	str	r3, [r5, #0]
 800a452:	d030      	beq.n	800a4b6 <__sflush_r+0x92>
 800a454:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a456:	89a3      	ldrh	r3, [r4, #12]
 800a458:	0759      	lsls	r1, r3, #29
 800a45a:	d505      	bpl.n	800a468 <__sflush_r+0x44>
 800a45c:	6863      	ldr	r3, [r4, #4]
 800a45e:	1ad2      	subs	r2, r2, r3
 800a460:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a462:	b10b      	cbz	r3, 800a468 <__sflush_r+0x44>
 800a464:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a466:	1ad2      	subs	r2, r2, r3
 800a468:	2300      	movs	r3, #0
 800a46a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a46c:	6a21      	ldr	r1, [r4, #32]
 800a46e:	4628      	mov	r0, r5
 800a470:	47b0      	blx	r6
 800a472:	1c43      	adds	r3, r0, #1
 800a474:	89a3      	ldrh	r3, [r4, #12]
 800a476:	d106      	bne.n	800a486 <__sflush_r+0x62>
 800a478:	6829      	ldr	r1, [r5, #0]
 800a47a:	291d      	cmp	r1, #29
 800a47c:	d82b      	bhi.n	800a4d6 <__sflush_r+0xb2>
 800a47e:	4a2a      	ldr	r2, [pc, #168]	@ (800a528 <__sflush_r+0x104>)
 800a480:	40ca      	lsrs	r2, r1
 800a482:	07d6      	lsls	r6, r2, #31
 800a484:	d527      	bpl.n	800a4d6 <__sflush_r+0xb2>
 800a486:	2200      	movs	r2, #0
 800a488:	6062      	str	r2, [r4, #4]
 800a48a:	04d9      	lsls	r1, r3, #19
 800a48c:	6922      	ldr	r2, [r4, #16]
 800a48e:	6022      	str	r2, [r4, #0]
 800a490:	d504      	bpl.n	800a49c <__sflush_r+0x78>
 800a492:	1c42      	adds	r2, r0, #1
 800a494:	d101      	bne.n	800a49a <__sflush_r+0x76>
 800a496:	682b      	ldr	r3, [r5, #0]
 800a498:	b903      	cbnz	r3, 800a49c <__sflush_r+0x78>
 800a49a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a49c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a49e:	602f      	str	r7, [r5, #0]
 800a4a0:	b1b9      	cbz	r1, 800a4d2 <__sflush_r+0xae>
 800a4a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a4a6:	4299      	cmp	r1, r3
 800a4a8:	d002      	beq.n	800a4b0 <__sflush_r+0x8c>
 800a4aa:	4628      	mov	r0, r5
 800a4ac:	f7ff fca2 	bl	8009df4 <_free_r>
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	6363      	str	r3, [r4, #52]	@ 0x34
 800a4b4:	e00d      	b.n	800a4d2 <__sflush_r+0xae>
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	4628      	mov	r0, r5
 800a4ba:	47b0      	blx	r6
 800a4bc:	4602      	mov	r2, r0
 800a4be:	1c50      	adds	r0, r2, #1
 800a4c0:	d1c9      	bne.n	800a456 <__sflush_r+0x32>
 800a4c2:	682b      	ldr	r3, [r5, #0]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d0c6      	beq.n	800a456 <__sflush_r+0x32>
 800a4c8:	2b1d      	cmp	r3, #29
 800a4ca:	d001      	beq.n	800a4d0 <__sflush_r+0xac>
 800a4cc:	2b16      	cmp	r3, #22
 800a4ce:	d11e      	bne.n	800a50e <__sflush_r+0xea>
 800a4d0:	602f      	str	r7, [r5, #0]
 800a4d2:	2000      	movs	r0, #0
 800a4d4:	e022      	b.n	800a51c <__sflush_r+0xf8>
 800a4d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4da:	b21b      	sxth	r3, r3
 800a4dc:	e01b      	b.n	800a516 <__sflush_r+0xf2>
 800a4de:	690f      	ldr	r7, [r1, #16]
 800a4e0:	2f00      	cmp	r7, #0
 800a4e2:	d0f6      	beq.n	800a4d2 <__sflush_r+0xae>
 800a4e4:	0793      	lsls	r3, r2, #30
 800a4e6:	680e      	ldr	r6, [r1, #0]
 800a4e8:	bf08      	it	eq
 800a4ea:	694b      	ldreq	r3, [r1, #20]
 800a4ec:	600f      	str	r7, [r1, #0]
 800a4ee:	bf18      	it	ne
 800a4f0:	2300      	movne	r3, #0
 800a4f2:	eba6 0807 	sub.w	r8, r6, r7
 800a4f6:	608b      	str	r3, [r1, #8]
 800a4f8:	f1b8 0f00 	cmp.w	r8, #0
 800a4fc:	dde9      	ble.n	800a4d2 <__sflush_r+0xae>
 800a4fe:	6a21      	ldr	r1, [r4, #32]
 800a500:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a502:	4643      	mov	r3, r8
 800a504:	463a      	mov	r2, r7
 800a506:	4628      	mov	r0, r5
 800a508:	47b0      	blx	r6
 800a50a:	2800      	cmp	r0, #0
 800a50c:	dc08      	bgt.n	800a520 <__sflush_r+0xfc>
 800a50e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a512:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a516:	81a3      	strh	r3, [r4, #12]
 800a518:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a51c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a520:	4407      	add	r7, r0
 800a522:	eba8 0800 	sub.w	r8, r8, r0
 800a526:	e7e7      	b.n	800a4f8 <__sflush_r+0xd4>
 800a528:	20400001 	.word	0x20400001

0800a52c <_fflush_r>:
 800a52c:	b538      	push	{r3, r4, r5, lr}
 800a52e:	690b      	ldr	r3, [r1, #16]
 800a530:	4605      	mov	r5, r0
 800a532:	460c      	mov	r4, r1
 800a534:	b913      	cbnz	r3, 800a53c <_fflush_r+0x10>
 800a536:	2500      	movs	r5, #0
 800a538:	4628      	mov	r0, r5
 800a53a:	bd38      	pop	{r3, r4, r5, pc}
 800a53c:	b118      	cbz	r0, 800a546 <_fflush_r+0x1a>
 800a53e:	6a03      	ldr	r3, [r0, #32]
 800a540:	b90b      	cbnz	r3, 800a546 <_fflush_r+0x1a>
 800a542:	f7ff fb6b 	bl	8009c1c <__sinit>
 800a546:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d0f3      	beq.n	800a536 <_fflush_r+0xa>
 800a54e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a550:	07d0      	lsls	r0, r2, #31
 800a552:	d404      	bmi.n	800a55e <_fflush_r+0x32>
 800a554:	0599      	lsls	r1, r3, #22
 800a556:	d402      	bmi.n	800a55e <_fflush_r+0x32>
 800a558:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a55a:	f7ff fc48 	bl	8009dee <__retarget_lock_acquire_recursive>
 800a55e:	4628      	mov	r0, r5
 800a560:	4621      	mov	r1, r4
 800a562:	f7ff ff5f 	bl	800a424 <__sflush_r>
 800a566:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a568:	07da      	lsls	r2, r3, #31
 800a56a:	4605      	mov	r5, r0
 800a56c:	d4e4      	bmi.n	800a538 <_fflush_r+0xc>
 800a56e:	89a3      	ldrh	r3, [r4, #12]
 800a570:	059b      	lsls	r3, r3, #22
 800a572:	d4e1      	bmi.n	800a538 <_fflush_r+0xc>
 800a574:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a576:	f7ff fc3b 	bl	8009df0 <__retarget_lock_release_recursive>
 800a57a:	e7dd      	b.n	800a538 <_fflush_r+0xc>

0800a57c <__sread>:
 800a57c:	b510      	push	{r4, lr}
 800a57e:	460c      	mov	r4, r1
 800a580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a584:	f000 f956 	bl	800a834 <_read_r>
 800a588:	2800      	cmp	r0, #0
 800a58a:	bfab      	itete	ge
 800a58c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a58e:	89a3      	ldrhlt	r3, [r4, #12]
 800a590:	181b      	addge	r3, r3, r0
 800a592:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a596:	bfac      	ite	ge
 800a598:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a59a:	81a3      	strhlt	r3, [r4, #12]
 800a59c:	bd10      	pop	{r4, pc}

0800a59e <__swrite>:
 800a59e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5a2:	461f      	mov	r7, r3
 800a5a4:	898b      	ldrh	r3, [r1, #12]
 800a5a6:	05db      	lsls	r3, r3, #23
 800a5a8:	4605      	mov	r5, r0
 800a5aa:	460c      	mov	r4, r1
 800a5ac:	4616      	mov	r6, r2
 800a5ae:	d505      	bpl.n	800a5bc <__swrite+0x1e>
 800a5b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5b4:	2302      	movs	r3, #2
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	f000 f92a 	bl	800a810 <_lseek_r>
 800a5bc:	89a3      	ldrh	r3, [r4, #12]
 800a5be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a5c6:	81a3      	strh	r3, [r4, #12]
 800a5c8:	4632      	mov	r2, r6
 800a5ca:	463b      	mov	r3, r7
 800a5cc:	4628      	mov	r0, r5
 800a5ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5d2:	f000 b941 	b.w	800a858 <_write_r>

0800a5d6 <__sseek>:
 800a5d6:	b510      	push	{r4, lr}
 800a5d8:	460c      	mov	r4, r1
 800a5da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5de:	f000 f917 	bl	800a810 <_lseek_r>
 800a5e2:	1c43      	adds	r3, r0, #1
 800a5e4:	89a3      	ldrh	r3, [r4, #12]
 800a5e6:	bf15      	itete	ne
 800a5e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a5ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a5ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a5f2:	81a3      	strheq	r3, [r4, #12]
 800a5f4:	bf18      	it	ne
 800a5f6:	81a3      	strhne	r3, [r4, #12]
 800a5f8:	bd10      	pop	{r4, pc}

0800a5fa <__sclose>:
 800a5fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5fe:	f000 b93d 	b.w	800a87c <_close_r>

0800a602 <__swbuf_r>:
 800a602:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a604:	460e      	mov	r6, r1
 800a606:	4614      	mov	r4, r2
 800a608:	4605      	mov	r5, r0
 800a60a:	b118      	cbz	r0, 800a614 <__swbuf_r+0x12>
 800a60c:	6a03      	ldr	r3, [r0, #32]
 800a60e:	b90b      	cbnz	r3, 800a614 <__swbuf_r+0x12>
 800a610:	f7ff fb04 	bl	8009c1c <__sinit>
 800a614:	69a3      	ldr	r3, [r4, #24]
 800a616:	60a3      	str	r3, [r4, #8]
 800a618:	89a3      	ldrh	r3, [r4, #12]
 800a61a:	071a      	lsls	r2, r3, #28
 800a61c:	d501      	bpl.n	800a622 <__swbuf_r+0x20>
 800a61e:	6923      	ldr	r3, [r4, #16]
 800a620:	b943      	cbnz	r3, 800a634 <__swbuf_r+0x32>
 800a622:	4621      	mov	r1, r4
 800a624:	4628      	mov	r0, r5
 800a626:	f000 f82b 	bl	800a680 <__swsetup_r>
 800a62a:	b118      	cbz	r0, 800a634 <__swbuf_r+0x32>
 800a62c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a630:	4638      	mov	r0, r7
 800a632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a634:	6823      	ldr	r3, [r4, #0]
 800a636:	6922      	ldr	r2, [r4, #16]
 800a638:	1a98      	subs	r0, r3, r2
 800a63a:	6963      	ldr	r3, [r4, #20]
 800a63c:	b2f6      	uxtb	r6, r6
 800a63e:	4283      	cmp	r3, r0
 800a640:	4637      	mov	r7, r6
 800a642:	dc05      	bgt.n	800a650 <__swbuf_r+0x4e>
 800a644:	4621      	mov	r1, r4
 800a646:	4628      	mov	r0, r5
 800a648:	f7ff ff70 	bl	800a52c <_fflush_r>
 800a64c:	2800      	cmp	r0, #0
 800a64e:	d1ed      	bne.n	800a62c <__swbuf_r+0x2a>
 800a650:	68a3      	ldr	r3, [r4, #8]
 800a652:	3b01      	subs	r3, #1
 800a654:	60a3      	str	r3, [r4, #8]
 800a656:	6823      	ldr	r3, [r4, #0]
 800a658:	1c5a      	adds	r2, r3, #1
 800a65a:	6022      	str	r2, [r4, #0]
 800a65c:	701e      	strb	r6, [r3, #0]
 800a65e:	6962      	ldr	r2, [r4, #20]
 800a660:	1c43      	adds	r3, r0, #1
 800a662:	429a      	cmp	r2, r3
 800a664:	d004      	beq.n	800a670 <__swbuf_r+0x6e>
 800a666:	89a3      	ldrh	r3, [r4, #12]
 800a668:	07db      	lsls	r3, r3, #31
 800a66a:	d5e1      	bpl.n	800a630 <__swbuf_r+0x2e>
 800a66c:	2e0a      	cmp	r6, #10
 800a66e:	d1df      	bne.n	800a630 <__swbuf_r+0x2e>
 800a670:	4621      	mov	r1, r4
 800a672:	4628      	mov	r0, r5
 800a674:	f7ff ff5a 	bl	800a52c <_fflush_r>
 800a678:	2800      	cmp	r0, #0
 800a67a:	d0d9      	beq.n	800a630 <__swbuf_r+0x2e>
 800a67c:	e7d6      	b.n	800a62c <__swbuf_r+0x2a>
	...

0800a680 <__swsetup_r>:
 800a680:	b538      	push	{r3, r4, r5, lr}
 800a682:	4b29      	ldr	r3, [pc, #164]	@ (800a728 <__swsetup_r+0xa8>)
 800a684:	4605      	mov	r5, r0
 800a686:	6818      	ldr	r0, [r3, #0]
 800a688:	460c      	mov	r4, r1
 800a68a:	b118      	cbz	r0, 800a694 <__swsetup_r+0x14>
 800a68c:	6a03      	ldr	r3, [r0, #32]
 800a68e:	b90b      	cbnz	r3, 800a694 <__swsetup_r+0x14>
 800a690:	f7ff fac4 	bl	8009c1c <__sinit>
 800a694:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a698:	0719      	lsls	r1, r3, #28
 800a69a:	d422      	bmi.n	800a6e2 <__swsetup_r+0x62>
 800a69c:	06da      	lsls	r2, r3, #27
 800a69e:	d407      	bmi.n	800a6b0 <__swsetup_r+0x30>
 800a6a0:	2209      	movs	r2, #9
 800a6a2:	602a      	str	r2, [r5, #0]
 800a6a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6a8:	81a3      	strh	r3, [r4, #12]
 800a6aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a6ae:	e033      	b.n	800a718 <__swsetup_r+0x98>
 800a6b0:	0758      	lsls	r0, r3, #29
 800a6b2:	d512      	bpl.n	800a6da <__swsetup_r+0x5a>
 800a6b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a6b6:	b141      	cbz	r1, 800a6ca <__swsetup_r+0x4a>
 800a6b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a6bc:	4299      	cmp	r1, r3
 800a6be:	d002      	beq.n	800a6c6 <__swsetup_r+0x46>
 800a6c0:	4628      	mov	r0, r5
 800a6c2:	f7ff fb97 	bl	8009df4 <_free_r>
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a6ca:	89a3      	ldrh	r3, [r4, #12]
 800a6cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a6d0:	81a3      	strh	r3, [r4, #12]
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	6063      	str	r3, [r4, #4]
 800a6d6:	6923      	ldr	r3, [r4, #16]
 800a6d8:	6023      	str	r3, [r4, #0]
 800a6da:	89a3      	ldrh	r3, [r4, #12]
 800a6dc:	f043 0308 	orr.w	r3, r3, #8
 800a6e0:	81a3      	strh	r3, [r4, #12]
 800a6e2:	6923      	ldr	r3, [r4, #16]
 800a6e4:	b94b      	cbnz	r3, 800a6fa <__swsetup_r+0x7a>
 800a6e6:	89a3      	ldrh	r3, [r4, #12]
 800a6e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a6ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6f0:	d003      	beq.n	800a6fa <__swsetup_r+0x7a>
 800a6f2:	4621      	mov	r1, r4
 800a6f4:	4628      	mov	r0, r5
 800a6f6:	f000 f83f 	bl	800a778 <__smakebuf_r>
 800a6fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6fe:	f013 0201 	ands.w	r2, r3, #1
 800a702:	d00a      	beq.n	800a71a <__swsetup_r+0x9a>
 800a704:	2200      	movs	r2, #0
 800a706:	60a2      	str	r2, [r4, #8]
 800a708:	6962      	ldr	r2, [r4, #20]
 800a70a:	4252      	negs	r2, r2
 800a70c:	61a2      	str	r2, [r4, #24]
 800a70e:	6922      	ldr	r2, [r4, #16]
 800a710:	b942      	cbnz	r2, 800a724 <__swsetup_r+0xa4>
 800a712:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a716:	d1c5      	bne.n	800a6a4 <__swsetup_r+0x24>
 800a718:	bd38      	pop	{r3, r4, r5, pc}
 800a71a:	0799      	lsls	r1, r3, #30
 800a71c:	bf58      	it	pl
 800a71e:	6962      	ldrpl	r2, [r4, #20]
 800a720:	60a2      	str	r2, [r4, #8]
 800a722:	e7f4      	b.n	800a70e <__swsetup_r+0x8e>
 800a724:	2000      	movs	r0, #0
 800a726:	e7f7      	b.n	800a718 <__swsetup_r+0x98>
 800a728:	20000138 	.word	0x20000138

0800a72c <__swhatbuf_r>:
 800a72c:	b570      	push	{r4, r5, r6, lr}
 800a72e:	460c      	mov	r4, r1
 800a730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a734:	2900      	cmp	r1, #0
 800a736:	b096      	sub	sp, #88	@ 0x58
 800a738:	4615      	mov	r5, r2
 800a73a:	461e      	mov	r6, r3
 800a73c:	da0d      	bge.n	800a75a <__swhatbuf_r+0x2e>
 800a73e:	89a3      	ldrh	r3, [r4, #12]
 800a740:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a744:	f04f 0100 	mov.w	r1, #0
 800a748:	bf14      	ite	ne
 800a74a:	2340      	movne	r3, #64	@ 0x40
 800a74c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a750:	2000      	movs	r0, #0
 800a752:	6031      	str	r1, [r6, #0]
 800a754:	602b      	str	r3, [r5, #0]
 800a756:	b016      	add	sp, #88	@ 0x58
 800a758:	bd70      	pop	{r4, r5, r6, pc}
 800a75a:	466a      	mov	r2, sp
 800a75c:	f000 f89e 	bl	800a89c <_fstat_r>
 800a760:	2800      	cmp	r0, #0
 800a762:	dbec      	blt.n	800a73e <__swhatbuf_r+0x12>
 800a764:	9901      	ldr	r1, [sp, #4]
 800a766:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a76a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a76e:	4259      	negs	r1, r3
 800a770:	4159      	adcs	r1, r3
 800a772:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a776:	e7eb      	b.n	800a750 <__swhatbuf_r+0x24>

0800a778 <__smakebuf_r>:
 800a778:	898b      	ldrh	r3, [r1, #12]
 800a77a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a77c:	079d      	lsls	r5, r3, #30
 800a77e:	4606      	mov	r6, r0
 800a780:	460c      	mov	r4, r1
 800a782:	d507      	bpl.n	800a794 <__smakebuf_r+0x1c>
 800a784:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a788:	6023      	str	r3, [r4, #0]
 800a78a:	6123      	str	r3, [r4, #16]
 800a78c:	2301      	movs	r3, #1
 800a78e:	6163      	str	r3, [r4, #20]
 800a790:	b003      	add	sp, #12
 800a792:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a794:	ab01      	add	r3, sp, #4
 800a796:	466a      	mov	r2, sp
 800a798:	f7ff ffc8 	bl	800a72c <__swhatbuf_r>
 800a79c:	9f00      	ldr	r7, [sp, #0]
 800a79e:	4605      	mov	r5, r0
 800a7a0:	4639      	mov	r1, r7
 800a7a2:	4630      	mov	r0, r6
 800a7a4:	f7ff f922 	bl	80099ec <_malloc_r>
 800a7a8:	b948      	cbnz	r0, 800a7be <__smakebuf_r+0x46>
 800a7aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7ae:	059a      	lsls	r2, r3, #22
 800a7b0:	d4ee      	bmi.n	800a790 <__smakebuf_r+0x18>
 800a7b2:	f023 0303 	bic.w	r3, r3, #3
 800a7b6:	f043 0302 	orr.w	r3, r3, #2
 800a7ba:	81a3      	strh	r3, [r4, #12]
 800a7bc:	e7e2      	b.n	800a784 <__smakebuf_r+0xc>
 800a7be:	89a3      	ldrh	r3, [r4, #12]
 800a7c0:	6020      	str	r0, [r4, #0]
 800a7c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7c6:	81a3      	strh	r3, [r4, #12]
 800a7c8:	9b01      	ldr	r3, [sp, #4]
 800a7ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a7ce:	b15b      	cbz	r3, 800a7e8 <__smakebuf_r+0x70>
 800a7d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7d4:	4630      	mov	r0, r6
 800a7d6:	f000 f80b 	bl	800a7f0 <_isatty_r>
 800a7da:	b128      	cbz	r0, 800a7e8 <__smakebuf_r+0x70>
 800a7dc:	89a3      	ldrh	r3, [r4, #12]
 800a7de:	f023 0303 	bic.w	r3, r3, #3
 800a7e2:	f043 0301 	orr.w	r3, r3, #1
 800a7e6:	81a3      	strh	r3, [r4, #12]
 800a7e8:	89a3      	ldrh	r3, [r4, #12]
 800a7ea:	431d      	orrs	r5, r3
 800a7ec:	81a5      	strh	r5, [r4, #12]
 800a7ee:	e7cf      	b.n	800a790 <__smakebuf_r+0x18>

0800a7f0 <_isatty_r>:
 800a7f0:	b538      	push	{r3, r4, r5, lr}
 800a7f2:	4d06      	ldr	r5, [pc, #24]	@ (800a80c <_isatty_r+0x1c>)
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	4604      	mov	r4, r0
 800a7f8:	4608      	mov	r0, r1
 800a7fa:	602b      	str	r3, [r5, #0]
 800a7fc:	f7f7 f87b 	bl	80018f6 <_isatty>
 800a800:	1c43      	adds	r3, r0, #1
 800a802:	d102      	bne.n	800a80a <_isatty_r+0x1a>
 800a804:	682b      	ldr	r3, [r5, #0]
 800a806:	b103      	cbz	r3, 800a80a <_isatty_r+0x1a>
 800a808:	6023      	str	r3, [r4, #0]
 800a80a:	bd38      	pop	{r3, r4, r5, pc}
 800a80c:	20001d94 	.word	0x20001d94

0800a810 <_lseek_r>:
 800a810:	b538      	push	{r3, r4, r5, lr}
 800a812:	4d07      	ldr	r5, [pc, #28]	@ (800a830 <_lseek_r+0x20>)
 800a814:	4604      	mov	r4, r0
 800a816:	4608      	mov	r0, r1
 800a818:	4611      	mov	r1, r2
 800a81a:	2200      	movs	r2, #0
 800a81c:	602a      	str	r2, [r5, #0]
 800a81e:	461a      	mov	r2, r3
 800a820:	f7f7 f874 	bl	800190c <_lseek>
 800a824:	1c43      	adds	r3, r0, #1
 800a826:	d102      	bne.n	800a82e <_lseek_r+0x1e>
 800a828:	682b      	ldr	r3, [r5, #0]
 800a82a:	b103      	cbz	r3, 800a82e <_lseek_r+0x1e>
 800a82c:	6023      	str	r3, [r4, #0]
 800a82e:	bd38      	pop	{r3, r4, r5, pc}
 800a830:	20001d94 	.word	0x20001d94

0800a834 <_read_r>:
 800a834:	b538      	push	{r3, r4, r5, lr}
 800a836:	4d07      	ldr	r5, [pc, #28]	@ (800a854 <_read_r+0x20>)
 800a838:	4604      	mov	r4, r0
 800a83a:	4608      	mov	r0, r1
 800a83c:	4611      	mov	r1, r2
 800a83e:	2200      	movs	r2, #0
 800a840:	602a      	str	r2, [r5, #0]
 800a842:	461a      	mov	r2, r3
 800a844:	f7f7 f802 	bl	800184c <_read>
 800a848:	1c43      	adds	r3, r0, #1
 800a84a:	d102      	bne.n	800a852 <_read_r+0x1e>
 800a84c:	682b      	ldr	r3, [r5, #0]
 800a84e:	b103      	cbz	r3, 800a852 <_read_r+0x1e>
 800a850:	6023      	str	r3, [r4, #0]
 800a852:	bd38      	pop	{r3, r4, r5, pc}
 800a854:	20001d94 	.word	0x20001d94

0800a858 <_write_r>:
 800a858:	b538      	push	{r3, r4, r5, lr}
 800a85a:	4d07      	ldr	r5, [pc, #28]	@ (800a878 <_write_r+0x20>)
 800a85c:	4604      	mov	r4, r0
 800a85e:	4608      	mov	r0, r1
 800a860:	4611      	mov	r1, r2
 800a862:	2200      	movs	r2, #0
 800a864:	602a      	str	r2, [r5, #0]
 800a866:	461a      	mov	r2, r3
 800a868:	f7f7 f80d 	bl	8001886 <_write>
 800a86c:	1c43      	adds	r3, r0, #1
 800a86e:	d102      	bne.n	800a876 <_write_r+0x1e>
 800a870:	682b      	ldr	r3, [r5, #0]
 800a872:	b103      	cbz	r3, 800a876 <_write_r+0x1e>
 800a874:	6023      	str	r3, [r4, #0]
 800a876:	bd38      	pop	{r3, r4, r5, pc}
 800a878:	20001d94 	.word	0x20001d94

0800a87c <_close_r>:
 800a87c:	b538      	push	{r3, r4, r5, lr}
 800a87e:	4d06      	ldr	r5, [pc, #24]	@ (800a898 <_close_r+0x1c>)
 800a880:	2300      	movs	r3, #0
 800a882:	4604      	mov	r4, r0
 800a884:	4608      	mov	r0, r1
 800a886:	602b      	str	r3, [r5, #0]
 800a888:	f7f7 f819 	bl	80018be <_close>
 800a88c:	1c43      	adds	r3, r0, #1
 800a88e:	d102      	bne.n	800a896 <_close_r+0x1a>
 800a890:	682b      	ldr	r3, [r5, #0]
 800a892:	b103      	cbz	r3, 800a896 <_close_r+0x1a>
 800a894:	6023      	str	r3, [r4, #0]
 800a896:	bd38      	pop	{r3, r4, r5, pc}
 800a898:	20001d94 	.word	0x20001d94

0800a89c <_fstat_r>:
 800a89c:	b538      	push	{r3, r4, r5, lr}
 800a89e:	4d07      	ldr	r5, [pc, #28]	@ (800a8bc <_fstat_r+0x20>)
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	4604      	mov	r4, r0
 800a8a4:	4608      	mov	r0, r1
 800a8a6:	4611      	mov	r1, r2
 800a8a8:	602b      	str	r3, [r5, #0]
 800a8aa:	f7f7 f814 	bl	80018d6 <_fstat>
 800a8ae:	1c43      	adds	r3, r0, #1
 800a8b0:	d102      	bne.n	800a8b8 <_fstat_r+0x1c>
 800a8b2:	682b      	ldr	r3, [r5, #0]
 800a8b4:	b103      	cbz	r3, 800a8b8 <_fstat_r+0x1c>
 800a8b6:	6023      	str	r3, [r4, #0]
 800a8b8:	bd38      	pop	{r3, r4, r5, pc}
 800a8ba:	bf00      	nop
 800a8bc:	20001d94 	.word	0x20001d94

0800a8c0 <_init>:
 800a8c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8c2:	bf00      	nop
 800a8c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8c6:	bc08      	pop	{r3}
 800a8c8:	469e      	mov	lr, r3
 800a8ca:	4770      	bx	lr

0800a8cc <_fini>:
 800a8cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ce:	bf00      	nop
 800a8d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8d2:	bc08      	pop	{r3}
 800a8d4:	469e      	mov	lr, r3
 800a8d6:	4770      	bx	lr
