#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Fri Feb 28 16:06:42 2020
# Process ID: 7004
# Current directory: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17656 C:\Users\Qlala\Documents\M2_SETI\A2\git\A2\Hardware\Vivado\Demo_IP_HLS\Demo_IP_HLS_2\Demo_IP_HLS.xpr
# Log file: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/vivado.log
# Journal file: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_2'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Qlala/Documents/M2_SETI/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:multiply_block:1.0'. The one found in IP location 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS/xilinx_com_hls_multiply_block_1_0' will take precedence over the same IP in location c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS/Block_Matrix_HLS/block_matrix/solution2/impl/ip
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1055.141 ; gain = 423.102
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_Multiply_block
Adding component instance block -- xilinx.com:hls:kmeans:1.0 - kmeans_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_kmeans
Adding component instance block -- xilinx.com:hls:multiply_block:1.0 - multiply_block_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_pearson
Adding component instance block -- xilinx.com:hls:pearson:1.0 - pearson_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:hls:multiply_block_32:1.0 - multiply_block_32_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mul_32
Adding component instance block -- xilinx.com:hls:multiply_block_64:1.0 - multiply_block_64_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mul_64
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </kmeans_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </kmeans_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP1> from </kmeans_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> from </kmeans_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </kmeans_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </kmeans_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP1> from </kmeans_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> from </kmeans_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </multiply_block_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </multiply_block_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP1> from </multiply_block_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> from </multiply_block_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </multiply_block_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </multiply_block_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP1> from </multiply_block_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> from </multiply_block_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </pearson_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </pearson_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP1> from </pearson_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> from </pearson_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </pearson_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </pearson_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP1> from </pearson_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> from </pearson_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </multiply_block_32_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </multiply_block_32_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP1> from </multiply_block_32_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> from </multiply_block_32_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </multiply_block_32_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </multiply_block_32_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP1> from </multiply_block_32_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> from </multiply_block_32_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </multiply_block_64_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </multiply_block_64_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP1> from </multiply_block_64_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> from </multiply_block_64_0/Data_m_axi_INPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </multiply_block_64_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </multiply_block_64_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP1> from </multiply_block_64_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> from </multiply_block_64_0/Data_m_axi_OUTPUT_r>
Successfully read diagram <design_IP> from BD file <C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1718.965 ; gain = 33.602
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 28 21:00:06 2020...
