INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Research/NAR-Net/HW/NARNet.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Research/NAR-Net/HW/NARNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NARNet
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [F:/Research/NAR-Net/HW/NARNet.v:52]
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [F:/Research/NAR-Net/HW/NARNet.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Research/NAR-Net/HW/NARNet.srcs/sources_1/new/qadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qadd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Research/NAR-Net/HW/NARNet.srcs/sources_1/new/qmult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qmult
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Research/NAR-Net/HW/NARNet.srcs/sim_1/new/NARNN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NARNN_tb
