Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov 30 09:27:19 2018
| Host         : tibo36-Inspiron-5567 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Basys3V6_timing_summary_routed.rpt -pb Basys3V6_timing_summary_routed.pb -rpx Basys3V6_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3V6
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: UART_Wrapper/uart_baudClock_inst/baud_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 4875 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.529        0.000                      0                 6491        0.038        0.000                      0                 6491        3.000        0.000                       0                  4883  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
mclk                {0.000 5.000}      10.000          100.000         
  clk_out1_timer    {0.000 5.000}      10.000          100.000         
  clk_out2_timer    {0.000 10.000}     20.000          50.000          
  clkfbout_timer    {0.000 5.000}      10.000          100.000         
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  clk_out1_timer_1  {0.000 5.000}      10.000          100.000         
  clk_out2_timer_1  {0.000 10.000}     20.000          50.000          
  clkfbout_timer_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_timer          5.625        0.000                      0                   80        0.219        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer          3.529        0.000                      0                 6391        0.122        0.000                      0                 6391        8.750        0.000                       0                  4824  
  clkfbout_timer                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_timer_1        5.625        0.000                      0                   80        0.219        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer_1        3.531        0.000                      0                 6391        0.122        0.000                      0                 6391        8.750        0.000                       0                  4824  
  clkfbout_timer_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_timer_1  clk_out1_timer          5.625        0.000                      0                   80        0.144        0.000                      0                   80  
clk_out1_timer    clk_out2_timer          5.506        0.000                      0                   13        0.089        0.000                      0                   13  
clk_out1_timer_1  clk_out2_timer          5.506        0.000                      0                   13        0.089        0.000                      0                   13  
clk_out2_timer_1  clk_out2_timer          3.529        0.000                      0                 6391        0.038        0.000                      0                 6391  
clk_out1_timer    clk_out1_timer_1        5.625        0.000                      0                   80        0.144        0.000                      0                   80  
clk_out1_timer    clk_out2_timer_1        5.508        0.000                      0                   13        0.091        0.000                      0                   13  
clk_out2_timer    clk_out2_timer_1        3.529        0.000                      0                 6391        0.038        0.000                      0                 6391  
clk_out1_timer_1  clk_out2_timer_1        5.508        0.000                      0                   13        0.091        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_timer     clk_out1_timer           5.803        0.000                      0                   15        0.794        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer           5.805        0.000                      0                   15        0.796        0.000                      0                   15  
**async_default**  clk_out2_timer     clk_out1_timer_1         5.803        0.000                      0                   15        0.794        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer_1         5.805        0.000                      0                   15        0.796        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.266ns (33.332%)  route 2.532ns (66.668%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.830     0.406    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.530 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.397     0.927    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.124     1.051 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.051    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.427 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.618     2.044    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.168 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.687     2.856    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429     8.529    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.266ns (33.332%)  route 2.532ns (66.668%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.830     0.406    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.530 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.397     0.927    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.124     1.051 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.051    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.427 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.618     2.044    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.168 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.687     2.856    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429     8.529    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.266ns (33.332%)  route 2.532ns (66.668%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.830     0.406    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.530 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.397     0.927    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.124     1.051 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.051    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.427 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.618     2.044    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.168 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.687     2.856    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429     8.529    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.090ns (29.780%)  route 2.570ns (70.220%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.547     2.718    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y44         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.718    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.090ns (29.780%)  route 2.570ns (70.220%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.547     2.718    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y44         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.718    
  -------------------------------------------------------------------
                         slack                                  5.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.084    -0.404    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.099    -0.305 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.092    -0.523    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.121    -0.340    Inst_debounce4/delay2[4]
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X54Y27         FDCE (Hold_fdce_C_D)         0.060    -0.565    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/Q
                         net (fo=4, routed)           0.101    -0.366    UART_Wrapper/uart_baudClock_inst/count_reg__0[9]
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.098    -0.268 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.121    -0.494    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.308    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059    -0.537    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.898%)  route 0.180ns (56.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.180    -0.299    Inst_debounce4/delay1[0]
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.241    -0.620    
    SLICE_X57Y31         FDCE (Hold_fdce_C_D)         0.070    -0.550    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    D7seg_display/clk_out1
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.280    D7seg_display/Q[0]
    SLICE_X54Y35         LUT2 (Prop_lut2_I0_O)        0.043    -0.237 r  D7seg_display/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    D7seg_display/cpt[1]_i_1_n_0
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.832    -0.858    D7seg_display/clk_out1
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[1]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X54Y35         FDRE (Hold_fdre_C_D)         0.131    -0.488    D7seg_display/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.187    -0.264    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.043    -0.221 r  UART_Wrapper/uart_baudClock_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    UART_Wrapper/uart_baudClock_inst/count[2]_i_1_n_0
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.131    -0.484    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    D7seg_display/clk_out1
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.280    D7seg_display/Q[0]
    SLICE_X54Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.235 r  D7seg_display/cpt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    D7seg_display/cpt[0]_i_1_n_0
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.832    -0.858    D7seg_display/clk_out1
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X54Y35         FDRE (Hold_fdre_C_D)         0.120    -0.499    D7seg_display/cpt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/Q
                         net (fo=6, routed)           0.197    -0.254    UART_Wrapper/uart_baudClock_inst/count_reg__0[8]
    SLICE_X10Y44         LUT5 (Prop_lut5_I0_O)        0.043    -0.211 r  UART_Wrapper/uart_baudClock_inst/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    UART_Wrapper/uart_baudClock_inst/count[9]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.131    -0.484    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.261%)  route 0.209ns (59.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.589    -0.592    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.209    -0.242    Inst_debounce4/delay2[2]
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X59Y33         FDCE (Hold_fdce_C_D)         0.075    -0.517    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y35     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y35     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y31     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y27     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y24     My_E190/Q1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y22     My_E190/cpt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y22     My_E190/cpt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y24     My_E190/cpt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y24     My_E190/cpt_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y22     My_E190/cpt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y35     D7seg_display/cpt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y35     D7seg_display/cpt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y27     Inst_debounce4/delay1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y27     Inst_debounce4/delay1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y27     Inst_debounce4/delay1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y33     Inst_debounce4/delay2_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y33     Inst_debounce4/delay2_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y33     Inst_debounce4/delay2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y27     Inst_debounce4/delay2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y33     Inst_debounce4/delay3_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        3.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.342ns  (logic 1.527ns (24.076%)  route 4.815ns (75.924%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.520    14.168    my_Master/HCU_Master/Tbusst[17]
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.292 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__0/O
                         net (fo=2, routed)           0.959    15.252    my_Master/HCU_Master/I2[17]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.150    15.402 r  my_Master/HCU_Master/q[17]_i_1/O
                         net (fo=1, routed)           0.000    15.402    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][17]
    SLICE_X35Y42         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.443    18.448    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y42         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[17]/C
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.075    18.931    my_Master/Stack_Master/R2/q_reg[17]
  -------------------------------------------------------------------
                         required time                         18.931    
                         arrival time                         -15.402    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.043ns  (logic 1.610ns (26.643%)  route 4.433ns (73.357%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.588    14.167    my_Master/HCU_Master/Tbusst[30]
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.291 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1__0/O
                         net (fo=2, routed)           0.813    15.103    my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/D
    SLICE_X38Y43         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.445    18.450    my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/WCLK
    SLICE_X38Y43         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X38Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.681    my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                         -15.103    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.993ns  (logic 1.377ns (22.977%)  route 4.616ns (77.023%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.563    14.211    my_Master/HCU_Master/Tbusst[17]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.335 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__1/O
                         net (fo=2, routed)           0.717    15.053    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/D
    SLICE_X30Y39         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.443    18.448    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/WCLK
    SLICE_X30Y39         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X30Y39         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.648    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -15.053    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.939ns  (logic 1.610ns (27.107%)  route 4.329ns (72.893%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.615    14.193    my_Master/HCU_Master/Tbusst[30]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.317 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1__1/O
                         net (fo=2, routed)           0.683    15.000    my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/D
    SLICE_X30Y42         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.444    18.449    my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/WCLK
    SLICE_X30Y42         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X30Y42         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.608    my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                         18.608    
                         arrival time                         -15.000    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.960ns  (logic 1.377ns (23.102%)  route 4.583ns (76.898%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.520    14.168    my_Master/HCU_Master/Tbusst[17]
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.292 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__0/O
                         net (fo=2, routed)           0.727    15.020    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/D
    SLICE_X34Y41         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.443    18.448    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/WCLK
    SLICE_X34Y41         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X34Y41         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.648    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -15.020    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.887ns  (logic 1.610ns (27.346%)  route 4.277ns (72.654%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.618    14.196    my_Master/HCU_Master/Tbusst[30]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.320 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1/O
                         net (fo=2, routed)           0.628    14.948    my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/D
    SLICE_X34Y45         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.444    18.449    my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/WCLK
    SLICE_X34Y45         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X34Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.608    my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                         18.608    
                         arrival time                         -14.948    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.270ns  (logic 1.527ns (24.354%)  route 4.743ns (75.646%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.452    14.100    my_Master/HCU_Master/Tbusst[17]
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.224 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__2/O
                         net (fo=2, routed)           0.955    15.180    my_Master/HCU_Master/Y[17]
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.150    15.330 r  my_Master/HCU_Master/q[17]_i_1__0/O
                         net (fo=1, routed)           0.000    15.330    my_Master/Stack_Master/R0/D[17]
    SLICE_X36Y45         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.445    18.450    my_Master/Stack_Master/R0/clk_out2
    SLICE_X36Y45         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[17]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.075    19.005    my_Master/Stack_Master/R0/q_reg[17]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                         -15.330    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.911ns  (logic 1.610ns (27.237%)  route 4.301ns (72.763%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.646    14.224    my_Master/HCU_Master/Tbusst[30]
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.348 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1__2/O
                         net (fo=2, routed)           0.623    14.972    my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/D
    SLICE_X38Y46         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.445    18.450    my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/WCLK
    SLICE_X38Y46         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X38Y46         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.681    my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                         -14.972    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.807ns  (logic 1.377ns (23.712%)  route 4.430ns (76.288%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.456    14.105    my_Master/HCU_Master/Tbusst[17]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1/O
                         net (fo=2, routed)           0.638    14.867    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/D
    SLICE_X30Y41         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.444    18.449    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/WCLK
    SLICE_X30Y41         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X30Y41         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.649    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -14.867    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.134ns  (logic 1.734ns (28.271%)  route 4.400ns (71.729%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.646    14.224    my_Master/HCU_Master/Tbusst[30]
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.348 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1__2/O
                         net (fo=2, routed)           0.722    15.070    my_Master/HCU_Master/Y[30]
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.124    15.194 r  my_Master/HCU_Master/q[30]_i_1__0/O
                         net (fo=1, routed)           0.000    15.194    my_Master/Stack_Master/R0/D[30]
    SLICE_X38Y47         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.446    18.451    my_Master/Stack_Master/R0/clk_out2
    SLICE_X38Y47         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[30]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X38Y47         FDRE (Setup_fdre_C_D)        0.081    19.012    my_Master/Stack_Master/R0/q_reg[30]
  -------------------------------------------------------------------
                         required time                         19.012    
                         arrival time                         -15.194    
  -------------------------------------------------------------------
                         slack                                  3.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.056    -0.425    next_state_reg_inv_n_0
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.827    -0.863    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.240    -0.622    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.075    -0.547    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.734    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -9.734    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.734    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.734    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.734    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -9.734    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.734    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.734    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.734    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -9.734    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.734    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.734    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD/ADR1
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
    SLICE_X56Y42         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.313     9.734    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -9.734    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD_D1/ADR1
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
    SLICE_X56Y42         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.313     9.734    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.734    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.565    -0.616    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X55Y40         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[7]/Q
                         net (fo=2, routed)           0.113    -0.362    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/qbus[7]
    SLICE_X57Y39         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.835    -0.855    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X57Y39         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[6]/C
                         clock pessimism              0.274    -0.580    
    SLICE_X57Y39         FDRE (Hold_fdre_C_D)         0.066    -0.514    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y26     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[33]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y26     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y26     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y26     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y25     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[37]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y26     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[38]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y26     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[39]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     my_Master/Stack_Master/ram3/ram_reg_0_15_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     my_Master/Stack_Master/ram3/ram_reg_0_15_7_7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     my_Master/Stack_Master/ram3/ram_reg_0_15_8_8/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y41     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y41     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y41     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y41     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y41     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y41     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     my_Master/Stack_Master/ram3/ram_reg_0_15_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     my_Master/Stack_Master/ram3/ram_reg_0_15_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     my_Master/Stack_Master/ram3/ram_reg_0_15_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     my_Master/Stack_Master/ram1/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     my_Master/Stack_Master/ram1/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     my_Master/Stack_Master/ram1/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer
  To Clock:  clkfbout_timer

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.435    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.435    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.435    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.435    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.435    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.266ns (33.332%)  route 2.532ns (66.668%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.830     0.406    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.530 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.397     0.927    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.124     1.051 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.051    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.427 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.618     2.044    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.168 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.687     2.856    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429     8.530    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.530    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.266ns (33.332%)  route 2.532ns (66.668%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.830     0.406    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.530 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.397     0.927    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.124     1.051 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.051    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.427 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.618     2.044    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.168 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.687     2.856    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429     8.530    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.530    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.266ns (33.332%)  route 2.532ns (66.668%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.830     0.406    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.530 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.397     0.927    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.124     1.051 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.051    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.427 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.618     2.044    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.168 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.687     2.856    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429     8.530    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.530    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.090ns (29.780%)  route 2.570ns (70.220%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.547     2.718    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X10Y44         FDRE (Setup_fdre_C_R)       -0.524     8.435    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -2.718    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.090ns (29.780%)  route 2.570ns (70.220%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.547     2.718    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X10Y44         FDRE (Setup_fdre_C_R)       -0.524     8.435    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -2.718    
  -------------------------------------------------------------------
                         slack                                  5.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.084    -0.404    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.099    -0.305 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.092    -0.523    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.121    -0.340    Inst_debounce4/delay2[4]
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X54Y27         FDCE (Hold_fdce_C_D)         0.060    -0.565    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/Q
                         net (fo=4, routed)           0.101    -0.366    UART_Wrapper/uart_baudClock_inst/count_reg__0[9]
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.098    -0.268 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.121    -0.494    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.308    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059    -0.537    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.898%)  route 0.180ns (56.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.180    -0.299    Inst_debounce4/delay1[0]
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.241    -0.620    
    SLICE_X57Y31         FDCE (Hold_fdce_C_D)         0.070    -0.550    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    D7seg_display/clk_out1
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.280    D7seg_display/Q[0]
    SLICE_X54Y35         LUT2 (Prop_lut2_I0_O)        0.043    -0.237 r  D7seg_display/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    D7seg_display/cpt[1]_i_1_n_0
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.832    -0.858    D7seg_display/clk_out1
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[1]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X54Y35         FDRE (Hold_fdre_C_D)         0.131    -0.488    D7seg_display/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.187    -0.264    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.043    -0.221 r  UART_Wrapper/uart_baudClock_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    UART_Wrapper/uart_baudClock_inst/count[2]_i_1_n_0
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.131    -0.484    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    D7seg_display/clk_out1
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.280    D7seg_display/Q[0]
    SLICE_X54Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.235 r  D7seg_display/cpt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    D7seg_display/cpt[0]_i_1_n_0
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.832    -0.858    D7seg_display/clk_out1
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X54Y35         FDRE (Hold_fdre_C_D)         0.120    -0.499    D7seg_display/cpt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/Q
                         net (fo=6, routed)           0.197    -0.254    UART_Wrapper/uart_baudClock_inst/count_reg__0[8]
    SLICE_X10Y44         LUT5 (Prop_lut5_I0_O)        0.043    -0.211 r  UART_Wrapper/uart_baudClock_inst/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    UART_Wrapper/uart_baudClock_inst/count[9]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.131    -0.484    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.261%)  route 0.209ns (59.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.589    -0.592    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.209    -0.242    Inst_debounce4/delay2[2]
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X59Y33         FDCE (Hold_fdce_C_D)         0.075    -0.517    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y35     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y35     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y31     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y27     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y24     My_E190/Q1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y22     My_E190/cpt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y22     My_E190/cpt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y24     My_E190/cpt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y24     My_E190/cpt_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y22     My_E190/cpt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y35     D7seg_display/cpt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y35     D7seg_display/cpt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y27     Inst_debounce4/delay1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y27     Inst_debounce4/delay1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y27     Inst_debounce4/delay1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y33     Inst_debounce4/delay2_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y33     Inst_debounce4/delay2_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y33     Inst_debounce4/delay2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y27     Inst_debounce4/delay2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y33     Inst_debounce4/delay3_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        3.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.342ns  (logic 1.527ns (24.076%)  route 4.815ns (75.924%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.520    14.168    my_Master/HCU_Master/Tbusst[17]
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.292 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__0/O
                         net (fo=2, routed)           0.959    15.252    my_Master/HCU_Master/I2[17]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.150    15.402 r  my_Master/HCU_Master/q[17]_i_1/O
                         net (fo=1, routed)           0.000    15.402    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][17]
    SLICE_X35Y42         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.443    18.448    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y42         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[17]/C
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.082    18.858    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.075    18.933    my_Master/Stack_Master/R2/q_reg[17]
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -15.402    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.043ns  (logic 1.610ns (26.643%)  route 4.433ns (73.357%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.588    14.167    my_Master/HCU_Master/Tbusst[30]
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.291 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1__0/O
                         net (fo=2, routed)           0.813    15.103    my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/D
    SLICE_X38Y43         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.445    18.450    my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/WCLK
    SLICE_X38Y43         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.082    18.932    
    SLICE_X38Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.683    my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                         18.683    
                         arrival time                         -15.103    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.993ns  (logic 1.377ns (22.977%)  route 4.616ns (77.023%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.563    14.211    my_Master/HCU_Master/Tbusst[17]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.335 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__1/O
                         net (fo=2, routed)           0.717    15.053    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/D
    SLICE_X30Y39         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.443    18.448    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/WCLK
    SLICE_X30Y39         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.082    18.858    
    SLICE_X30Y39         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.650    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -15.053    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.939ns  (logic 1.610ns (27.107%)  route 4.329ns (72.893%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.615    14.193    my_Master/HCU_Master/Tbusst[30]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.317 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1__1/O
                         net (fo=2, routed)           0.683    15.000    my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/D
    SLICE_X30Y42         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.444    18.449    my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/WCLK
    SLICE_X30Y42         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.082    18.859    
    SLICE_X30Y42         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.610    my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                         18.610    
                         arrival time                         -15.000    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.960ns  (logic 1.377ns (23.102%)  route 4.583ns (76.898%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.520    14.168    my_Master/HCU_Master/Tbusst[17]
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.292 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__0/O
                         net (fo=2, routed)           0.727    15.020    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/D
    SLICE_X34Y41         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.443    18.448    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/WCLK
    SLICE_X34Y41         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.082    18.858    
    SLICE_X34Y41         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.650    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -15.020    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.887ns  (logic 1.610ns (27.346%)  route 4.277ns (72.654%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.618    14.196    my_Master/HCU_Master/Tbusst[30]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.320 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1/O
                         net (fo=2, routed)           0.628    14.948    my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/D
    SLICE_X34Y45         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.444    18.449    my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/WCLK
    SLICE_X34Y45         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.082    18.859    
    SLICE_X34Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.610    my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                         18.610    
                         arrival time                         -14.948    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.270ns  (logic 1.527ns (24.354%)  route 4.743ns (75.646%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.452    14.100    my_Master/HCU_Master/Tbusst[17]
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.224 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__2/O
                         net (fo=2, routed)           0.955    15.180    my_Master/HCU_Master/Y[17]
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.150    15.330 r  my_Master/HCU_Master/q[17]_i_1__0/O
                         net (fo=1, routed)           0.000    15.330    my_Master/Stack_Master/R0/D[17]
    SLICE_X36Y45         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.445    18.450    my_Master/Stack_Master/R0/clk_out2
    SLICE_X36Y45         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[17]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.082    18.932    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.075    19.007    my_Master/Stack_Master/R0/q_reg[17]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -15.330    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.911ns  (logic 1.610ns (27.237%)  route 4.301ns (72.763%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.646    14.224    my_Master/HCU_Master/Tbusst[30]
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.348 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1__2/O
                         net (fo=2, routed)           0.623    14.972    my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/D
    SLICE_X38Y46         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.445    18.450    my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/WCLK
    SLICE_X38Y46         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.082    18.932    
    SLICE_X38Y46         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.683    my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                         18.683    
                         arrival time                         -14.972    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.807ns  (logic 1.377ns (23.712%)  route 4.430ns (76.288%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.456    14.105    my_Master/HCU_Master/Tbusst[17]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1/O
                         net (fo=2, routed)           0.638    14.867    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/D
    SLICE_X30Y41         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.444    18.449    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/WCLK
    SLICE_X30Y41         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.082    18.859    
    SLICE_X30Y41         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.651    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.651    
                         arrival time                         -14.867    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.134ns  (logic 1.734ns (28.271%)  route 4.400ns (71.729%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.646    14.224    my_Master/HCU_Master/Tbusst[30]
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.348 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1__2/O
                         net (fo=2, routed)           0.722    15.070    my_Master/HCU_Master/Y[30]
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.124    15.194 r  my_Master/HCU_Master/q[30]_i_1__0/O
                         net (fo=1, routed)           0.000    15.194    my_Master/Stack_Master/R0/D[30]
    SLICE_X38Y47         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.446    18.451    my_Master/Stack_Master/R0/clk_out2
    SLICE_X38Y47         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[30]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.082    18.933    
    SLICE_X38Y47         FDRE (Setup_fdre_C_D)        0.081    19.014    my_Master/Stack_Master/R0/q_reg[30]
  -------------------------------------------------------------------
                         required time                         19.014    
                         arrival time                         -15.194    
  -------------------------------------------------------------------
                         slack                                  3.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.056    -0.425    next_state_reg_inv_n_0
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.827    -0.863    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.240    -0.622    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.075    -0.547    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.734    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -9.734    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.734    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.734    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.734    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -9.734    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.734    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.734    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.734    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -9.734    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.734    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.734    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD/ADR1
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
    SLICE_X56Y42         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.313     9.734    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -9.734    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD_D1/ADR1
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
    SLICE_X56Y42         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.313     9.734    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.734    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.565    -0.616    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X55Y40         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[7]/Q
                         net (fo=2, routed)           0.113    -0.362    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/qbus[7]
    SLICE_X57Y39         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.835    -0.855    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X57Y39         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[6]/C
                         clock pessimism              0.274    -0.580    
    SLICE_X57Y39         FDRE (Hold_fdre_C_D)         0.066    -0.514    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y26     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[33]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y26     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y26     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y26     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y25     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[37]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y26     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[38]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y26     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[39]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y33     my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     my_Master/Stack_Master/ram3/ram_reg_0_15_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     my_Master/Stack_Master/ram3/ram_reg_0_15_7_7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     my_Master/Stack_Master/ram3/ram_reg_0_15_8_8/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y41     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y41     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y41     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y41     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y41     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y41     my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     my_Master/Stack_Master/ram3/ram_reg_0_15_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     my_Master/Stack_Master/ram3/ram_reg_0_15_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     my_Master/Stack_Master/ram3/ram_reg_0_15_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     my_Master/Stack_Master/ram1/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     my_Master/Stack_Master/ram1/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37     my_Master/Stack_Master/ram1/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer_1
  To Clock:  clkfbout_timer_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.266ns (33.332%)  route 2.532ns (66.668%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.830     0.406    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.530 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.397     0.927    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.124     1.051 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.051    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.427 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.618     2.044    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.168 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.687     2.856    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429     8.529    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.266ns (33.332%)  route 2.532ns (66.668%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.830     0.406    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.530 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.397     0.927    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.124     1.051 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.051    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.427 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.618     2.044    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.168 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.687     2.856    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429     8.529    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.266ns (33.332%)  route 2.532ns (66.668%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.830     0.406    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.530 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.397     0.927    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.124     1.051 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.051    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.427 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.618     2.044    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.168 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.687     2.856    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429     8.529    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.090ns (29.780%)  route 2.570ns (70.220%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.547     2.718    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y44         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.718    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.090ns (29.780%)  route 2.570ns (70.220%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.547     2.718    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y44         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.718    
  -------------------------------------------------------------------
                         slack                                  5.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.084    -0.404    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.099    -0.305 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.092    -0.449    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.121    -0.340    Inst_debounce4/delay2[4]
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.074    -0.551    
    SLICE_X54Y27         FDCE (Hold_fdce_C_D)         0.060    -0.491    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/Q
                         net (fo=4, routed)           0.101    -0.366    UART_Wrapper/uart_baudClock_inst/count_reg__0[9]
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.098    -0.268 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.121    -0.420    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.308    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059    -0.463    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.898%)  route 0.180ns (56.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.180    -0.299    Inst_debounce4/delay1[0]
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.241    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X57Y31         FDCE (Hold_fdce_C_D)         0.070    -0.476    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    D7seg_display/clk_out1
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.280    D7seg_display/Q[0]
    SLICE_X54Y35         LUT2 (Prop_lut2_I0_O)        0.043    -0.237 r  D7seg_display/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    D7seg_display/cpt[1]_i_1_n_0
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.832    -0.858    D7seg_display/clk_out1
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[1]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.074    -0.545    
    SLICE_X54Y35         FDRE (Hold_fdre_C_D)         0.131    -0.414    D7seg_display/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.187    -0.264    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.043    -0.221 r  UART_Wrapper/uart_baudClock_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    UART_Wrapper/uart_baudClock_inst/count[2]_i_1_n_0
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.131    -0.410    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    D7seg_display/clk_out1
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.280    D7seg_display/Q[0]
    SLICE_X54Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.235 r  D7seg_display/cpt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    D7seg_display/cpt[0]_i_1_n_0
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.832    -0.858    D7seg_display/clk_out1
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.074    -0.545    
    SLICE_X54Y35         FDRE (Hold_fdre_C_D)         0.120    -0.425    D7seg_display/cpt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/Q
                         net (fo=6, routed)           0.197    -0.254    UART_Wrapper/uart_baudClock_inst/count_reg__0[8]
    SLICE_X10Y44         LUT5 (Prop_lut5_I0_O)        0.043    -0.211 r  UART_Wrapper/uart_baudClock_inst/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    UART_Wrapper/uart_baudClock_inst/count[9]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.131    -0.410    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.261%)  route 0.209ns (59.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.589    -0.592    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.209    -0.242    Inst_debounce4/delay2[2]
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X59Y33         FDCE (Hold_fdce_C_D)         0.075    -0.443    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.887ns  (logic 0.766ns (19.706%)  route 3.121ns (80.294%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.332    12.415    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    12.930    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    18.436    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.436    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.887ns  (logic 0.766ns (19.706%)  route 3.121ns (80.294%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.332    12.415    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    12.930    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    18.436    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.436    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.887ns  (logic 0.766ns (19.706%)  route 3.121ns (80.294%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.332    12.415    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    12.930    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    18.436    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.436    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.842ns  (logic 0.766ns (19.939%)  route 3.076ns (80.061%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.332    12.415    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.346    12.884    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.442    18.447    My_arbitre/clk_out2
    SLICE_X56Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.204    18.642    
    SLICE_X56Y29         FDRE (Setup_fdre_C_CE)      -0.169    18.473    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.473    
                         arrival time                         -12.884    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.870ns  (logic 0.766ns (19.791%)  route 3.104ns (80.209%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.706    12.789    My_arbitre/Btn[0]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.913 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.913    My_arbitre/it_homade_i[0]
    SLICE_X54Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X54Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X54Y29         FDRE (Setup_fdre_C_D)        0.077    18.718    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                         -12.913    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.275ns  (logic 0.642ns (19.601%)  route 2.633ns (80.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.235    12.318    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X55Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X55Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X55Y30         FDRE (Setup_fdre_C_D)       -0.047    18.594    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.143ns  (logic 0.766ns (24.373%)  route 2.377ns (75.627%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.978    12.061    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I2_O)        0.124    12.185 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.185    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.031    18.672    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.654ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.975ns  (logic 0.766ns (25.750%)  route 2.209ns (74.250%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.810    11.893    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I1_O)        0.124    12.017 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.017    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.031    18.672    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                  6.654    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.970ns  (logic 0.766ns (25.793%)  route 2.204ns (74.207%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.805    11.888    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I3_O)        0.124    12.012 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.012    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.029    18.670    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.589ns  (logic 0.580ns (22.405%)  route 2.009ns (77.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns = ( 9.117 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.629     9.117    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.456     9.573 r  Inst_debounce4/delay3_reg[1]/Q
                         net (fo=1, routed)           2.009    11.582    Inst_debounce4/delay3[1]
    SLICE_X58Y33         LUT3 (Prop_lut3_I2_O)        0.124    11.706 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000    11.706    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.511    18.516    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.398    18.914    
                         clock uncertainty           -0.204    18.711    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.029    18.740    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  7.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.209ns (28.531%)  route 0.524ns (71.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.524     0.062    Inst_debounce4/delay1[3]
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.045     0.107 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.107    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.857    -0.833    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.204    -0.074    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.092     0.018    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.453%)  route 0.517ns (73.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.589    -0.592    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.517     0.066    Inst_debounce4/delay2[1]
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.111 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.111    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.857    -0.833    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.204    -0.074    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.091     0.017    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.774%)  route 0.565ns (75.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.589    -0.592    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.565     0.113    Inst_debounce4/delay2[2]
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.158 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.158    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.857    -0.833    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.204    -0.074    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.092     0.018    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.291ns (37.936%)  route 0.476ns (62.064%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.296     0.097    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I3_O)        0.045     0.142 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.142    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.091    -0.014    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.291ns (37.838%)  route 0.478ns (62.162%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.298     0.099    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I1_O)        0.045     0.144 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.144    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.092    -0.013    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.277%)  route 0.580ns (75.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.580     0.101    Inst_debounce4/delay2[0]
    SLICE_X57Y32         LUT3 (Prop_lut3_I1_O)        0.045     0.146 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.146    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X57Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.829    -0.861    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X57Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.091    -0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.291ns (34.931%)  route 0.542ns (65.069%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.362     0.163    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I2_O)        0.045     0.208 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.208    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.092    -0.013    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.246ns (27.495%)  route 0.649ns (72.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.469     0.269    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X55Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X55Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X55Y30         FDRE (Hold_fdre_C_D)         0.075    -0.029    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.291ns (26.461%)  route 0.809ns (73.539%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.629     0.429    My_arbitre/Btn[0]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.474 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.474    My_arbitre/it_homade_i[0]
    SLICE_X54Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X54Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X54Y29         FDRE (Hold_fdre_C_D)         0.120     0.015    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.291ns (26.796%)  route 0.795ns (73.204%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.492     0.292    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.337 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.124     0.461    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X56Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X56Y29         FDRE (Hold_fdre_C_CE)       -0.016    -0.121    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.582    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.887ns  (logic 0.766ns (19.706%)  route 3.121ns (80.294%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.332    12.415    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    12.930    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    18.436    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.436    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.887ns  (logic 0.766ns (19.706%)  route 3.121ns (80.294%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.332    12.415    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    12.930    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    18.436    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.436    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.887ns  (logic 0.766ns (19.706%)  route 3.121ns (80.294%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.332    12.415    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    12.930    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    18.436    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.436    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.842ns  (logic 0.766ns (19.939%)  route 3.076ns (80.061%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.332    12.415    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.346    12.884    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.442    18.447    My_arbitre/clk_out2
    SLICE_X56Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.204    18.642    
    SLICE_X56Y29         FDRE (Setup_fdre_C_CE)      -0.169    18.473    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.473    
                         arrival time                         -12.884    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.870ns  (logic 0.766ns (19.791%)  route 3.104ns (80.209%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.706    12.789    My_arbitre/Btn[0]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.913 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.913    My_arbitre/it_homade_i[0]
    SLICE_X54Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X54Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X54Y29         FDRE (Setup_fdre_C_D)        0.077    18.718    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                         -12.913    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.275ns  (logic 0.642ns (19.601%)  route 2.633ns (80.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.235    12.318    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X55Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X55Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X55Y30         FDRE (Setup_fdre_C_D)       -0.047    18.594    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.143ns  (logic 0.766ns (24.373%)  route 2.377ns (75.627%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.978    12.061    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I2_O)        0.124    12.185 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.185    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.031    18.672    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.654ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.975ns  (logic 0.766ns (25.750%)  route 2.209ns (74.250%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.810    11.893    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I1_O)        0.124    12.017 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.017    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.031    18.672    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                  6.654    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.970ns  (logic 0.766ns (25.793%)  route 2.204ns (74.207%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.805    11.888    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I3_O)        0.124    12.012 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.012    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.029    18.670    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.589ns  (logic 0.580ns (22.405%)  route 2.009ns (77.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns = ( 9.117 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.629     9.117    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.456     9.573 r  Inst_debounce4/delay3_reg[1]/Q
                         net (fo=1, routed)           2.009    11.582    Inst_debounce4/delay3[1]
    SLICE_X58Y33         LUT3 (Prop_lut3_I2_O)        0.124    11.706 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000    11.706    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.511    18.516    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.398    18.914    
                         clock uncertainty           -0.204    18.711    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.029    18.740    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  7.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.209ns (28.531%)  route 0.524ns (71.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.524     0.062    Inst_debounce4/delay1[3]
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.045     0.107 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.107    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.857    -0.833    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.204    -0.074    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.092     0.018    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.453%)  route 0.517ns (73.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.589    -0.592    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.517     0.066    Inst_debounce4/delay2[1]
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.111 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.111    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.857    -0.833    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.204    -0.074    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.091     0.017    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.774%)  route 0.565ns (75.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.589    -0.592    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.565     0.113    Inst_debounce4/delay2[2]
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.158 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.158    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.857    -0.833    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.204    -0.074    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.092     0.018    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.291ns (37.936%)  route 0.476ns (62.064%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.296     0.097    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I3_O)        0.045     0.142 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.142    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.091    -0.014    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.291ns (37.838%)  route 0.478ns (62.162%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.298     0.099    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I1_O)        0.045     0.144 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.144    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.092    -0.013    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.277%)  route 0.580ns (75.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.580     0.101    Inst_debounce4/delay2[0]
    SLICE_X57Y32         LUT3 (Prop_lut3_I1_O)        0.045     0.146 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.146    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X57Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.829    -0.861    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X57Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.091    -0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.291ns (34.931%)  route 0.542ns (65.069%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.362     0.163    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I2_O)        0.045     0.208 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.208    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.092    -0.013    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.246ns (27.495%)  route 0.649ns (72.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.469     0.269    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X55Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X55Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X55Y30         FDRE (Hold_fdre_C_D)         0.075    -0.029    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.291ns (26.461%)  route 0.809ns (73.539%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.629     0.429    My_arbitre/Btn[0]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.474 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.474    My_arbitre/it_homade_i[0]
    SLICE_X54Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X54Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X54Y29         FDRE (Hold_fdre_C_D)         0.120     0.015    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.291ns (26.796%)  route 0.795ns (73.204%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.492     0.292    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.337 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.124     0.461    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X56Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X56Y29         FDRE (Hold_fdre_C_CE)       -0.016    -0.121    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.582    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        3.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.342ns  (logic 1.527ns (24.076%)  route 4.815ns (75.924%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.520    14.168    my_Master/HCU_Master/Tbusst[17]
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.292 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__0/O
                         net (fo=2, routed)           0.959    15.252    my_Master/HCU_Master/I2[17]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.150    15.402 r  my_Master/HCU_Master/q[17]_i_1/O
                         net (fo=1, routed)           0.000    15.402    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][17]
    SLICE_X35Y42         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.443    18.448    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y42         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[17]/C
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.075    18.931    my_Master/Stack_Master/R2/q_reg[17]
  -------------------------------------------------------------------
                         required time                         18.931    
                         arrival time                         -15.402    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.043ns  (logic 1.610ns (26.643%)  route 4.433ns (73.357%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.588    14.167    my_Master/HCU_Master/Tbusst[30]
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.291 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1__0/O
                         net (fo=2, routed)           0.813    15.103    my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/D
    SLICE_X38Y43         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.445    18.450    my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/WCLK
    SLICE_X38Y43         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X38Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.681    my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                         -15.103    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.993ns  (logic 1.377ns (22.977%)  route 4.616ns (77.023%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.563    14.211    my_Master/HCU_Master/Tbusst[17]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.335 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__1/O
                         net (fo=2, routed)           0.717    15.053    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/D
    SLICE_X30Y39         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.443    18.448    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/WCLK
    SLICE_X30Y39         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X30Y39         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.648    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -15.053    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.939ns  (logic 1.610ns (27.107%)  route 4.329ns (72.893%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.615    14.193    my_Master/HCU_Master/Tbusst[30]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.317 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1__1/O
                         net (fo=2, routed)           0.683    15.000    my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/D
    SLICE_X30Y42         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.444    18.449    my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/WCLK
    SLICE_X30Y42         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X30Y42         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.608    my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                         18.608    
                         arrival time                         -15.000    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.960ns  (logic 1.377ns (23.102%)  route 4.583ns (76.898%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.520    14.168    my_Master/HCU_Master/Tbusst[17]
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.292 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__0/O
                         net (fo=2, routed)           0.727    15.020    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/D
    SLICE_X34Y41         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.443    18.448    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/WCLK
    SLICE_X34Y41         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X34Y41         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.648    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -15.020    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.887ns  (logic 1.610ns (27.346%)  route 4.277ns (72.654%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.618    14.196    my_Master/HCU_Master/Tbusst[30]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.320 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1/O
                         net (fo=2, routed)           0.628    14.948    my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/D
    SLICE_X34Y45         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.444    18.449    my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/WCLK
    SLICE_X34Y45         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X34Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.608    my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                         18.608    
                         arrival time                         -14.948    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.270ns  (logic 1.527ns (24.354%)  route 4.743ns (75.646%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.452    14.100    my_Master/HCU_Master/Tbusst[17]
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.224 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__2/O
                         net (fo=2, routed)           0.955    15.180    my_Master/HCU_Master/Y[17]
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.150    15.330 r  my_Master/HCU_Master/q[17]_i_1__0/O
                         net (fo=1, routed)           0.000    15.330    my_Master/Stack_Master/R0/D[17]
    SLICE_X36Y45         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.445    18.450    my_Master/Stack_Master/R0/clk_out2
    SLICE_X36Y45         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[17]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.075    19.005    my_Master/Stack_Master/R0/q_reg[17]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                         -15.330    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.911ns  (logic 1.610ns (27.237%)  route 4.301ns (72.763%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.646    14.224    my_Master/HCU_Master/Tbusst[30]
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.348 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1__2/O
                         net (fo=2, routed)           0.623    14.972    my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/D
    SLICE_X38Y46         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.445    18.450    my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/WCLK
    SLICE_X38Y46         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X38Y46         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.681    my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                         -14.972    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        5.807ns  (logic 1.377ns (23.712%)  route 4.430ns (76.288%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.456    14.105    my_Master/HCU_Master/Tbusst[17]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1/O
                         net (fo=2, routed)           0.638    14.867    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/D
    SLICE_X30Y41         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.444    18.449    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/WCLK
    SLICE_X30Y41         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X30Y41         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.649    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -14.867    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.134ns  (logic 1.734ns (28.271%)  route 4.400ns (71.729%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.646    14.224    my_Master/HCU_Master/Tbusst[30]
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.348 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1__2/O
                         net (fo=2, routed)           0.722    15.070    my_Master/HCU_Master/Y[30]
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.124    15.194 r  my_Master/HCU_Master/q[30]_i_1__0/O
                         net (fo=1, routed)           0.000    15.194    my_Master/Stack_Master/R0/D[30]
    SLICE_X38Y47         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.446    18.451    my_Master/Stack_Master/R0/clk_out2
    SLICE_X38Y47         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[30]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X38Y47         FDRE (Setup_fdre_C_D)        0.081    19.012    my_Master/Stack_Master/R0/q_reg[30]
  -------------------------------------------------------------------
                         required time                         19.012    
                         arrival time                         -15.194    
  -------------------------------------------------------------------
                         slack                                  3.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.056    -0.425    next_state_reg_inv_n_0
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.827    -0.863    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.084    -0.539    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.075    -0.464    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
                         clock uncertainty            0.084     9.504    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.817    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -9.817    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
                         clock uncertainty            0.084     9.504    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.817    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.817    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
                         clock uncertainty            0.084     9.504    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.817    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -9.817    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
                         clock uncertainty            0.084     9.504    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.817    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.817    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
                         clock uncertainty            0.084     9.504    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.817    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -9.817    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
                         clock uncertainty            0.084     9.504    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.817    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.817    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD/ADR1
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
                         clock uncertainty            0.084     9.504    
    SLICE_X56Y42         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.313     9.817    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -9.817    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD_D1/ADR1
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
                         clock uncertainty            0.084     9.504    
    SLICE_X56Y42         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.313     9.817    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.817    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.565    -0.616    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X55Y40         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[7]/Q
                         net (fo=2, routed)           0.113    -0.362    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/qbus[7]
    SLICE_X57Y39         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.835    -0.855    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X57Y39         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[6]/C
                         clock pessimism              0.274    -0.580    
                         clock uncertainty            0.084    -0.497    
    SLICE_X57Y39         FDRE (Hold_fdre_C_D)         0.066    -0.431    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.090ns (29.051%)  route 2.662ns (70.949%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.639     2.810    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.266ns (33.332%)  route 2.532ns (66.668%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.830     0.406    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.530 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.397     0.927    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.124     1.051 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.051    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.427 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.618     2.044    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.168 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.687     2.856    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429     8.529    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.266ns (33.332%)  route 2.532ns (66.668%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.830     0.406    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.530 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.397     0.927    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.124     1.051 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.051    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.427 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.618     2.044    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.168 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.687     2.856    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429     8.529    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.266ns (33.332%)  route 2.532ns (66.668%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.830     0.406    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.530 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.397     0.927    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.124     1.051 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.051    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.427 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.618     2.044    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.168 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.687     2.856    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429     8.529    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.090ns (29.780%)  route 2.570ns (70.220%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.547     2.718    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y44         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.718    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.090ns (29.780%)  route 2.570ns (70.220%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.569    -0.943    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.524 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.648     0.125    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.299     0.424 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.282     0.706    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     0.830 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.294     1.124    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.798     2.046    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.170 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.547     2.718    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y44         FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -2.718    
  -------------------------------------------------------------------
                         slack                                  5.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.084    -0.404    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.099    -0.305 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X11Y45         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.092    -0.449    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.121    -0.340    Inst_debounce4/delay2[4]
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.074    -0.551    
    SLICE_X54Y27         FDCE (Hold_fdce_C_D)         0.060    -0.491    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/Q
                         net (fo=4, routed)           0.101    -0.366    UART_Wrapper/uart_baudClock_inst/count_reg__0[9]
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.098    -0.268 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.121    -0.420    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.308    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059    -0.463    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.898%)  route 0.180ns (56.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.180    -0.299    Inst_debounce4/delay1[0]
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.241    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X57Y31         FDCE (Hold_fdce_C_D)         0.070    -0.476    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    D7seg_display/clk_out1
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.280    D7seg_display/Q[0]
    SLICE_X54Y35         LUT2 (Prop_lut2_I0_O)        0.043    -0.237 r  D7seg_display/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    D7seg_display/cpt[1]_i_1_n_0
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.832    -0.858    D7seg_display/clk_out1
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[1]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.074    -0.545    
    SLICE_X54Y35         FDRE (Hold_fdre_C_D)         0.131    -0.414    D7seg_display/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.187    -0.264    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.043    -0.221 r  UART_Wrapper/uart_baudClock_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    UART_Wrapper/uart_baudClock_inst/count[2]_i_1_n_0
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y46         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.131    -0.410    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562    -0.619    D7seg_display/clk_out1
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.280    D7seg_display/Q[0]
    SLICE_X54Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.235 r  D7seg_display/cpt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    D7seg_display/cpt[0]_i_1_n_0
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.832    -0.858    D7seg_display/clk_out1
    SLICE_X54Y35         FDRE                                         r  D7seg_display/cpt_reg[0]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.074    -0.545    
    SLICE_X54Y35         FDRE (Hold_fdre_C_D)         0.120    -0.425    D7seg_display/cpt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/Q
                         net (fo=6, routed)           0.197    -0.254    UART_Wrapper/uart_baudClock_inst/count_reg__0[8]
    SLICE_X10Y44         LUT5 (Prop_lut5_I0_O)        0.043    -0.211 r  UART_Wrapper/uart_baudClock_inst/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    UART_Wrapper/uart_baudClock_inst/count[9]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.131    -0.410    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.261%)  route 0.209ns (59.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.589    -0.592    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.209    -0.242    Inst_debounce4/delay2[2]
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X59Y33         FDCE (Hold_fdce_C_D)         0.075    -0.443    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.887ns  (logic 0.766ns (19.706%)  route 3.121ns (80.294%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.332    12.415    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    12.930    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    18.438    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.438    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.887ns  (logic 0.766ns (19.706%)  route 3.121ns (80.294%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.332    12.415    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    12.930    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    18.438    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.438    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.887ns  (logic 0.766ns (19.706%)  route 3.121ns (80.294%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.332    12.415    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    12.930    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    18.438    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.438    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.842ns  (logic 0.766ns (19.939%)  route 3.076ns (80.061%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.332    12.415    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.346    12.884    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.442    18.447    My_arbitre/clk_out2
    SLICE_X56Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.202    18.644    
    SLICE_X56Y29         FDRE (Setup_fdre_C_CE)      -0.169    18.475    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.475    
                         arrival time                         -12.884    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.870ns  (logic 0.766ns (19.791%)  route 3.104ns (80.209%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.706    12.789    My_arbitre/Btn[0]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.913 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.913    My_arbitre/it_homade_i[0]
    SLICE_X54Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X54Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X54Y29         FDRE (Setup_fdre_C_D)        0.077    18.720    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -12.913    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.275ns  (logic 0.642ns (19.601%)  route 2.633ns (80.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.235    12.318    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X55Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X55Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X55Y30         FDRE (Setup_fdre_C_D)       -0.047    18.596    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.596    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.143ns  (logic 0.766ns (24.373%)  route 2.377ns (75.627%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.978    12.061    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I2_O)        0.124    12.185 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.185    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.031    18.674    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.975ns  (logic 0.766ns (25.750%)  route 2.209ns (74.250%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.810    11.893    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I1_O)        0.124    12.017 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.017    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.031    18.674    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.970ns  (logic 0.766ns (25.793%)  route 2.204ns (74.207%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.805    11.888    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I3_O)        0.124    12.012 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.012    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.029    18.672    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             7.035ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.589ns  (logic 0.580ns (22.405%)  route 2.009ns (77.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns = ( 9.117 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.629     9.117    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.456     9.573 r  Inst_debounce4/delay3_reg[1]/Q
                         net (fo=1, routed)           2.009    11.582    Inst_debounce4/delay3[1]
    SLICE_X58Y33         LUT3 (Prop_lut3_I2_O)        0.124    11.706 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000    11.706    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.511    18.516    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.398    18.914    
                         clock uncertainty           -0.202    18.713    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.029    18.742    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  7.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.209ns (28.531%)  route 0.524ns (71.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.524     0.062    Inst_debounce4/delay1[3]
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.045     0.107 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.107    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.857    -0.833    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.202    -0.076    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.092     0.016    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.453%)  route 0.517ns (73.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.589    -0.592    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.517     0.066    Inst_debounce4/delay2[1]
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.111 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.111    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.857    -0.833    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.202    -0.076    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.091     0.015    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.774%)  route 0.565ns (75.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.589    -0.592    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.565     0.113    Inst_debounce4/delay2[2]
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.158 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.158    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.857    -0.833    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.202    -0.076    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.092     0.016    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.291ns (37.936%)  route 0.476ns (62.064%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.296     0.097    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I3_O)        0.045     0.142 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.142    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.091    -0.016    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.291ns (37.838%)  route 0.478ns (62.162%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.298     0.099    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I1_O)        0.045     0.144 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.144    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.092    -0.015    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.277%)  route 0.580ns (75.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.580     0.101    Inst_debounce4/delay2[0]
    SLICE_X57Y32         LUT3 (Prop_lut3_I1_O)        0.045     0.146 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.146    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X57Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.829    -0.861    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X57Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.091    -0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.291ns (34.931%)  route 0.542ns (65.069%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.362     0.163    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I2_O)        0.045     0.208 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.208    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.092    -0.015    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.246ns (27.495%)  route 0.649ns (72.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.469     0.269    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X55Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X55Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X55Y30         FDRE (Hold_fdre_C_D)         0.075    -0.031    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.291ns (26.461%)  route 0.809ns (73.539%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.629     0.429    My_arbitre/Btn[0]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.474 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.474    My_arbitre/it_homade_i[0]
    SLICE_X54Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X54Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X54Y29         FDRE (Hold_fdre_C_D)         0.120     0.013    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.291ns (26.796%)  route 0.795ns (73.204%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.492     0.292    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.337 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.124     0.461    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X56Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X56Y29         FDRE (Hold_fdre_C_CE)       -0.016    -0.123    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.584    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        3.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.342ns  (logic 1.527ns (24.076%)  route 4.815ns (75.924%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.520    14.168    my_Master/HCU_Master/Tbusst[17]
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.292 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__0/O
                         net (fo=2, routed)           0.959    15.252    my_Master/HCU_Master/I2[17]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.150    15.402 r  my_Master/HCU_Master/q[17]_i_1/O
                         net (fo=1, routed)           0.000    15.402    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][17]
    SLICE_X35Y42         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.443    18.448    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y42         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[17]/C
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.075    18.931    my_Master/Stack_Master/R2/q_reg[17]
  -------------------------------------------------------------------
                         required time                         18.931    
                         arrival time                         -15.402    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.043ns  (logic 1.610ns (26.643%)  route 4.433ns (73.357%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.588    14.167    my_Master/HCU_Master/Tbusst[30]
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.291 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1__0/O
                         net (fo=2, routed)           0.813    15.103    my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/D
    SLICE_X38Y43         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.445    18.450    my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/WCLK
    SLICE_X38Y43         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X38Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.681    my_Master/Stack_Master/ram2/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                         -15.103    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.993ns  (logic 1.377ns (22.977%)  route 4.616ns (77.023%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.563    14.211    my_Master/HCU_Master/Tbusst[17]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.335 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__1/O
                         net (fo=2, routed)           0.717    15.053    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/D
    SLICE_X30Y39         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.443    18.448    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/WCLK
    SLICE_X30Y39         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X30Y39         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.648    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -15.053    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.939ns  (logic 1.610ns (27.107%)  route 4.329ns (72.893%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.615    14.193    my_Master/HCU_Master/Tbusst[30]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.317 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1__1/O
                         net (fo=2, routed)           0.683    15.000    my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/D
    SLICE_X30Y42         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.444    18.449    my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/WCLK
    SLICE_X30Y42         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X30Y42         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.608    my_Master/Stack_Master/ram1/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                         18.608    
                         arrival time                         -15.000    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.960ns  (logic 1.377ns (23.102%)  route 4.583ns (76.898%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.520    14.168    my_Master/HCU_Master/Tbusst[17]
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.292 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__0/O
                         net (fo=2, routed)           0.727    15.020    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/D
    SLICE_X34Y41         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.443    18.448    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/WCLK
    SLICE_X34Y41         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X34Y41         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.648    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -15.020    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.887ns  (logic 1.610ns (27.346%)  route 4.277ns (72.654%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.618    14.196    my_Master/HCU_Master/Tbusst[30]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.320 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1/O
                         net (fo=2, routed)           0.628    14.948    my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/D
    SLICE_X34Y45         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.444    18.449    my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/WCLK
    SLICE_X34Y45         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X34Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.608    my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                         18.608    
                         arrival time                         -14.948    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.270ns  (logic 1.527ns (24.354%)  route 4.743ns (75.646%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.452    14.100    my_Master/HCU_Master/Tbusst[17]
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.224 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__2/O
                         net (fo=2, routed)           0.955    15.180    my_Master/HCU_Master/Y[17]
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.150    15.330 r  my_Master/HCU_Master/q[17]_i_1__0/O
                         net (fo=1, routed)           0.000    15.330    my_Master/Stack_Master/R0/D[17]
    SLICE_X36Y45         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.445    18.450    my_Master/Stack_Master/R0/clk_out2
    SLICE_X36Y45         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[17]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.075    19.005    my_Master/Stack_Master/R0/q_reg[17]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                         -15.330    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.911ns  (logic 1.610ns (27.237%)  route 4.301ns (72.763%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.646    14.224    my_Master/HCU_Master/Tbusst[30]
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.348 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1__2/O
                         net (fo=2, routed)           0.623    14.972    my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/D
    SLICE_X38Y46         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.445    18.450    my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/WCLK
    SLICE_X38Y46         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/SP/CLK
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X38Y46         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.681    my_Master/Stack_Master/ram0/ram_reg_0_15_30_30/SP
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                         -14.972    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        5.807ns  (logic 1.377ns (23.712%)  route 4.430ns (76.288%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.571     9.059    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X54Y43         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.524     9.583 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[17]/Q
                         net (fo=1, routed)           0.792    10.375    my_Master/HCU_Master/q[12]
    SLICE_X54Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.499 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.579    11.078    my_Master/HCU_Master/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X55Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.202 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           1.209    12.411    my_Master/HCU_Master/ram_reg_0_15_17_17_i_12_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.149    12.560 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.757    13.316    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.332    13.648 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           0.456    14.105    my_Master/HCU_Master/Tbusst[17]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1/O
                         net (fo=2, routed)           0.638    14.867    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/D
    SLICE_X30Y41         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.444    18.449    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/WCLK
    SLICE_X30Y41         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X30Y41         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.649    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -14.867    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.134ns  (logic 1.734ns (28.271%)  route 4.400ns (71.729%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.572     9.060    my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk_out2
    SLICE_X56Y49         FDRE                                         r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.524     9.584 r  my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_reg[30]/Q
                         net (fo=1, routed)           0.579    10.163    my_Master/HCU_Master/q[25]
    SLICE_X55Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_27/O
                         net (fo=1, routed)           0.433    10.720    my_Master/HCU_Master/ram_reg_0_15_30_30_i_27_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.149    10.869 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_12/O
                         net (fo=1, routed)           1.466    12.335    my_Master/HCU_Master/ram_reg_0_15_30_30_i_12_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.357    12.692 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_5/O
                         net (fo=1, routed)           0.554    13.246    my_Master/HCU_Master/ram_reg_0_15_30_30_i_5_n_0
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.332    13.578 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_2/O
                         net (fo=4, routed)           0.646    14.224    my_Master/HCU_Master/Tbusst[30]
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.348 r  my_Master/HCU_Master/ram_reg_0_15_30_30_i_1__2/O
                         net (fo=2, routed)           0.722    15.070    my_Master/HCU_Master/Y[30]
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.124    15.194 r  my_Master/HCU_Master/q[30]_i_1__0/O
                         net (fo=1, routed)           0.000    15.194    my_Master/Stack_Master/R0/D[30]
    SLICE_X38Y47         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.446    18.451    my_Master/Stack_Master/R0/clk_out2
    SLICE_X38Y47         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[30]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X38Y47         FDRE (Setup_fdre_C_D)        0.081    19.012    my_Master/Stack_Master/R0/q_reg[30]
  -------------------------------------------------------------------
                         required time                         19.012    
                         arrival time                         -15.194    
  -------------------------------------------------------------------
                         slack                                  3.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.056    -0.425    next_state_reg_inv_n_0
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.827    -0.863    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.084    -0.539    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.075    -0.464    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
                         clock uncertainty            0.084     9.504    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.817    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -9.817    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
                         clock uncertainty            0.084     9.504    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.817    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.817    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
                         clock uncertainty            0.084     9.504    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.817    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -9.817    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
                         clock uncertainty            0.084     9.504    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.817    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.817    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
                         clock uncertainty            0.084     9.504    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.817    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -9.817    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
                         clock uncertainty            0.084     9.504    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.817    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.817    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD/ADR1
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
                         clock uncertainty            0.084     9.504    
    SLICE_X56Y42         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.313     9.817    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -9.817    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD_D1/ADR1
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.173%)  route 0.354ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.566     9.385    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X55Y44         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.146     9.531 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[1]/Q
                         net (fo=54, routed)          0.354     9.885    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y42         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.836     9.146    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y42         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.421    
                         clock uncertainty            0.084     9.504    
    SLICE_X56Y42         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.313     9.817    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.817    
                         arrival time                           9.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.565    -0.616    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X55Y40         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[7]/Q
                         net (fo=2, routed)           0.113    -0.362    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/qbus[7]
    SLICE_X57Y39         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.835    -0.855    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X57Y39         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[6]/C
                         clock pessimism              0.274    -0.580    
                         clock uncertainty            0.084    -0.497    
    SLICE_X57Y39         FDRE (Hold_fdre_C_D)         0.066    -0.431    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.887ns  (logic 0.766ns (19.706%)  route 3.121ns (80.294%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.332    12.415    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    12.930    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    18.438    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.438    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.887ns  (logic 0.766ns (19.706%)  route 3.121ns (80.294%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.332    12.415    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    12.930    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    18.438    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.438    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.887ns  (logic 0.766ns (19.706%)  route 3.121ns (80.294%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.332    12.415    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    12.930    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    18.438    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.438    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.842ns  (logic 0.766ns (19.939%)  route 3.076ns (80.061%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.332    12.415    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.346    12.884    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.442    18.447    My_arbitre/clk_out2
    SLICE_X56Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.202    18.644    
    SLICE_X56Y29         FDRE (Setup_fdre_C_CE)      -0.169    18.475    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.475    
                         arrival time                         -12.884    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.870ns  (logic 0.766ns (19.791%)  route 3.104ns (80.209%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.706    12.789    My_arbitre/Btn[0]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.913 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.913    My_arbitre/it_homade_i[0]
    SLICE_X54Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X54Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X54Y29         FDRE (Setup_fdre_C_D)        0.077    18.720    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -12.913    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.275ns  (logic 0.642ns (19.601%)  route 2.633ns (80.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.235    12.318    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X55Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X55Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X55Y30         FDRE (Setup_fdre_C_D)       -0.047    18.596    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.596    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.143ns  (logic 0.766ns (24.373%)  route 2.377ns (75.627%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.978    12.061    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I2_O)        0.124    12.185 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.185    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.031    18.674    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.975ns  (logic 0.766ns (25.750%)  route 2.209ns (74.250%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.810    11.893    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I1_O)        0.124    12.017 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.017    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.031    18.674    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.970ns  (logic 0.766ns (25.793%)  route 2.204ns (74.207%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554     9.042    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     9.560 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.398    10.959    Inst_debounce4/delay1[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.083 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.805    11.888    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I3_O)        0.124    12.012 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.012    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.029    18.672    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             7.035ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.589ns  (logic 0.580ns (22.405%)  route 2.009ns (77.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns = ( 9.117 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.629     9.117    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.456     9.573 r  Inst_debounce4/delay3_reg[1]/Q
                         net (fo=1, routed)           2.009    11.582    Inst_debounce4/delay3[1]
    SLICE_X58Y33         LUT3 (Prop_lut3_I2_O)        0.124    11.706 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000    11.706    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.511    18.516    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.398    18.914    
                         clock uncertainty           -0.202    18.713    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.029    18.742    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  7.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.209ns (28.531%)  route 0.524ns (71.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.524     0.062    Inst_debounce4/delay1[3]
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.045     0.107 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.107    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.857    -0.833    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.202    -0.076    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.092     0.016    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.453%)  route 0.517ns (73.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.589    -0.592    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.517     0.066    Inst_debounce4/delay2[1]
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.111 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.111    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.857    -0.833    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.202    -0.076    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.091     0.015    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.774%)  route 0.565ns (75.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.589    -0.592    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.565     0.113    Inst_debounce4/delay2[2]
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.158 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.158    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.857    -0.833    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X58Y33         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.202    -0.076    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.092     0.016    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.291ns (37.936%)  route 0.476ns (62.064%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.296     0.097    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I3_O)        0.045     0.142 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.142    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.091    -0.016    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.291ns (37.838%)  route 0.478ns (62.162%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.298     0.099    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I1_O)        0.045     0.144 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.144    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.092    -0.015    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.277%)  route 0.580ns (75.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.620    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.580     0.101    Inst_debounce4/delay2[0]
    SLICE_X57Y32         LUT3 (Prop_lut3_I1_O)        0.045     0.146 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.146    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X57Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.829    -0.861    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X57Y32         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.091    -0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.291ns (34.931%)  route 0.542ns (65.069%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.362     0.163    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT5 (Prop_lut5_I2_O)        0.045     0.208 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.208    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X55Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.092    -0.015    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.246ns (27.495%)  route 0.649ns (72.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.469     0.269    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X55Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X55Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X55Y30         FDRE (Hold_fdre_C_D)         0.075    -0.031    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.291ns (26.461%)  route 0.809ns (73.539%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.629     0.429    My_arbitre/Btn[0]
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.474 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.474    My_arbitre/it_homade_i[0]
    SLICE_X54Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X54Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X54Y29         FDRE (Hold_fdre_C_D)         0.120     0.013    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.291ns (26.796%)  route 0.795ns (73.204%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556    -0.625    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.298    Inst_debounce4/delay3[4]
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.200 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.492     0.292    My_arbitre/Btn[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.337 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.124     0.461    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X56Y29         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X56Y29         FDRE (Hold_fdre_C_CE)       -0.016    -0.123    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.584    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.794ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.419ns (13.044%)  route 2.793ns (86.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.793     2.260    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.443     8.448    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.204     8.643    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.580     8.063    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.419ns (13.044%)  route 2.793ns (86.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.793     2.260    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.443     8.448    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.204     8.643    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.580     8.063    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.419ns (13.044%)  route 2.793ns (86.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.793     2.260    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.443     8.448    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.204     8.643    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.580     8.063    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.419ns (13.044%)  route 2.793ns (86.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.793     2.260    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.443     8.448    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.204     8.643    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.580     8.063    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.204     8.711    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.131    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.204     8.711    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.131    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.204     8.711    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.131    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.204     8.711    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.131    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.204     8.711    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.131    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.204     8.711    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.131    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.204    -0.107    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.228    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.204    -0.107    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.228    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.204    -0.107    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.228    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.204    -0.107    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.228    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.204    -0.107    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.228    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.128ns (9.536%)  route 1.214ns (90.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.214     0.720    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.146    -0.249    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.128ns (9.536%)  route 1.214ns (90.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.214     0.720    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.146    -0.249    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.128ns (9.536%)  route 1.214ns (90.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.214     0.720    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.146    -0.249    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.128ns (9.536%)  route 1.214ns (90.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.214     0.720    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.146    -0.249    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.128ns (9.323%)  route 1.245ns (90.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.245     0.751    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.204    -0.074    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.146    -0.220    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.971    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.419ns (13.044%)  route 2.793ns (86.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.793     2.260    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.443     8.448    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.202     8.645    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.580     8.065    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.419ns (13.044%)  route 2.793ns (86.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.793     2.260    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.443     8.448    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.202     8.645    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.580     8.065    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.419ns (13.044%)  route 2.793ns (86.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.793     2.260    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.443     8.448    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.202     8.645    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.580     8.065    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.419ns (13.044%)  route 2.793ns (86.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.793     2.260    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.443     8.448    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.202     8.645    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.580     8.065    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.202     8.713    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.202     8.713    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.202     8.713    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.202     8.713    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.202     8.713    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.202     8.713    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.202    -0.109    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.230    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.202    -0.109    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.230    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.202    -0.109    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.230    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.202    -0.109    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.230    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.202    -0.109    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.230    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.128ns (9.536%)  route 1.214ns (90.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.214     0.720    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.128ns (9.536%)  route 1.214ns (90.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.214     0.720    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.128ns (9.536%)  route 1.214ns (90.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.214     0.720    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.128ns (9.536%)  route 1.214ns (90.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.214     0.720    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.128ns (9.323%)  route 1.245ns (90.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.245     0.751    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.202    -0.076    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.146    -0.222    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.973    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.794ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.419ns (13.044%)  route 2.793ns (86.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.793     2.260    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.443     8.448    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.204     8.643    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.580     8.063    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.419ns (13.044%)  route 2.793ns (86.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.793     2.260    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.443     8.448    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.204     8.643    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.580     8.063    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.419ns (13.044%)  route 2.793ns (86.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.793     2.260    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.443     8.448    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.204     8.643    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.580     8.063    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.419ns (13.044%)  route 2.793ns (86.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.793     2.260    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.443     8.448    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.204     8.643    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.580     8.063    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.204     8.711    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.131    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.204     8.711    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.131    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.204     8.711    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.131    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.204     8.711    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.131    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.204     8.711    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.131    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.204     8.711    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.131    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.204    -0.107    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.228    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.204    -0.107    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.228    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.204    -0.107    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.228    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.204    -0.107    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.228    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.204    -0.107    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.228    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.128ns (9.536%)  route 1.214ns (90.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.214     0.720    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.146    -0.249    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.128ns (9.536%)  route 1.214ns (90.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.214     0.720    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.146    -0.249    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.128ns (9.536%)  route 1.214ns (90.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.214     0.720    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.146    -0.249    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.128ns (9.536%)  route 1.214ns (90.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.214     0.720    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.146    -0.249    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.128ns (9.323%)  route 1.245ns (90.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.245     0.751    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.204    -0.074    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.146    -0.220    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.971    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.419ns (13.044%)  route 2.793ns (86.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.793     2.260    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.443     8.448    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.202     8.645    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.580     8.065    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.419ns (13.044%)  route 2.793ns (86.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.793     2.260    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.443     8.448    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.202     8.645    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.580     8.065    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.419ns (13.044%)  route 2.793ns (86.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.793     2.260    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.443     8.448    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.202     8.645    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.580     8.065    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.419ns (13.044%)  route 2.793ns (86.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.793     2.260    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.443     8.448    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.202     8.645    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.580     8.065    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.202     8.713    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.202     8.713    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.202     8.713    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.202     8.713    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.202     8.713    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.419ns (13.357%)  route 2.718ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        1.559    -0.953    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  reset_Homade_reg/Q
                         net (fo=118, routed)         2.718     2.184    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.511     8.516    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.398     8.914    
                         clock uncertainty           -0.202     8.713    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.202    -0.109    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.230    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.202    -0.109    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.230    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.202    -0.109    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.230    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.202    -0.109    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.230    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.772%)  route 1.060ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.060     0.566    Inst_debounce4/reset
    SLICE_X54Y27         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824    -0.866    Inst_debounce4/clk_out1
    SLICE_X54Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.202    -0.109    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.230    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.128ns (9.536%)  route 1.214ns (90.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.214     0.720    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.128ns (9.536%)  route 1.214ns (90.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.214     0.720    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.128ns (9.536%)  route 1.214ns (90.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.214     0.720    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.128ns (9.536%)  route 1.214ns (90.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.214     0.720    Inst_debounce4/reset
    SLICE_X57Y31         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X57Y31         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.128ns (9.323%)  route 1.245ns (90.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4822, routed)        0.559    -0.622    clk50
    SLICE_X29Y34         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  reset_Homade_reg/Q
                         net (fo=118, routed)         1.245     0.751    Inst_debounce4/reset
    SLICE_X59Y33         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.857    -0.833    Inst_debounce4/clk_out1
    SLICE_X59Y33         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.202    -0.076    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.146    -0.222    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.973    





