{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719618289415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719618289415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 03:14:48 2024 " "Processing started: Sat Jun 29 03:14:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719618289415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719618289415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practical5 -c Practical5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practical5 -c Practical5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719618289415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1719618289737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/xor8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XOR8bit " "Found entity 1: XOR8bit" {  } { { "ALU/XOR8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/XOR8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sub-8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/sub-8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUB-8bit " "Found entity 1: SUB-8bit" {  } { { "ALU/SUB-8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/SUB-8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sub_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/sub_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUB_8bit " "Found entity 1: SUB_8bit" {  } { { "ALU/SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/SUB_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scadder-8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/scadder-8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCAdder-8bit " "Found entity 1: SCAdder-8bit" {  } { { "ALU/SCAdder-8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/SCAdder-8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scadder_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/scadder_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCADDER_TEST " "Found entity 1: SCADDER_TEST" {  } { { "ALU/SCADDER_TEST.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/SCADDER_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/sc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SC " "Found entity 1: SC" {  } { { "ALU/SC.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/SC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/register17bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/register17bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register17bit " "Found entity 1: Register17bit" {  } { { "ALU/Register17bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Register17bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/register16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/register16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register16bit " "Found entity 1: Register16bit" {  } { { "ALU/Register16bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Register16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register8bit " "Found entity 1: Register8bit" {  } { { "ALU/Register8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Register8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/rcadder_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/rcadder_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RCadder_4bit " "Found entity 1: RCadder_4bit" {  } { { "ALU/RCadder_4bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/RCadder_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/practical3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/practical3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practical3 " "Found entity 1: Practical3" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/or8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OR8bit " "Found entity 1: OR8bit" {  } { { "ALU/OR8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/OR8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux10-SYN " "Found design unit 1: lpm_mux10-SYN" {  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux10.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289966 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux10 " "Found entity 1: lpm_mux10" {  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux9-SYN " "Found design unit 1: lpm_mux9-SYN" {  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux9.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289967 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux9 " "Found entity 1: lpm_mux9" {  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux9.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux8-SYN " "Found design unit 1: lpm_mux8-SYN" {  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux8.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289968 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8 " "Found entity 1: lpm_mux8" {  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux7-SYN " "Found design unit 1: lpm_mux7-SYN" {  } { { "ALU/lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux7.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289969 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux7 " "Found entity 1: lpm_mux7" {  } { { "ALU/lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux6-SYN " "Found design unit 1: lpm_mux6-SYN" {  } { { "ALU/lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux6.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289970 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux6 " "Found entity 1: lpm_mux6" {  } { { "ALU/lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux5-SYN " "Found design unit 1: lpm_mux5-SYN" {  } { { "ALU/lpm_mux5.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux5.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289971 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Found entity 1: lpm_mux5" {  } { { "ALU/lpm_mux5.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Found design unit 1: lpm_mux4-SYN" {  } { { "ALU/lpm_mux4.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux4.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289972 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Found entity 1: lpm_mux4" {  } { { "ALU/lpm_mux4.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux3-SYN " "Found design unit 1: lpm_mux3-SYN" {  } { { "ALU/lpm_mux3.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux3.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289973 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Found entity 1: lpm_mux3" {  } { { "ALU/lpm_mux3.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Found design unit 1: lpm_mux2-SYN" {  } { { "ALU/lpm_mux2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289974 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "ALU/lpm_mux2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux1.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289976 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "ALU/lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_counter0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289976 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "ALU/lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "ALU/lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_compare1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289977 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "ALU/lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_compare0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289978 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_clshift1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_clshift1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift1-SYN " "Found design unit 1: lpm_clshift1-SYN" {  } { { "ALU/lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_clshift1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289979 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift1 " "Found entity 1: lpm_clshift1" {  } { { "ALU/lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_clshift1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_clshift0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_clshift0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift0-SYN " "Found design unit 1: lpm_clshift0-SYN" {  } { { "ALU/lpm_clshift0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_clshift0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289980 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Found entity 1: lpm_clshift0" {  } { { "ALU/lpm_clshift0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_clshift0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "ALU/lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_add_sub0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289981 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "ALU/lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "ALU/FA.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/decode4_16_e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/decode4_16_e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode4_16_e-SYN " "Found design unit 1: decode4_16_e-SYN" {  } { { "ALU/decode4_16_e.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/decode4_16_e.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289982 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode4_16_e " "Found entity 1: decode4_16_e" {  } { { "ALU/decode4_16_e.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/decode4_16_e.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/booth_multiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/booth_multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Multiplier " "Found entity 1: Booth_Multiplier" {  } { { "ALU/Booth_Multiplier.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Booth_Multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/booth_complex_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/booth_complex_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Complex_Adder " "Found entity 1: Booth_Complex_Adder" {  } { { "ALU/Booth_Complex_Adder.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Booth_Complex_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/and8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND8bit " "Found entity 1: AND8bit" {  } { { "ALU/AND8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/AND8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/register_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/register_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_registerfile/lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_mux0.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289987 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/lpm_decode1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_registerfile/lpm_decode1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode1-SYN " "Found design unit 1: lpm_decode1-SYN" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_decode1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289988 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Found entity 1: lpm_decode1" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_decode1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_registerfile/lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "Memory_RegisterFile/lpm_decode0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_decode0.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289989 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "Memory_RegisterFile/lpm_decode0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/registerfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/registerfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Memory_RegisterFile/RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/RegisterFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/instructionmemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/instructionmemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/datamemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/datamemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/DataMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/cu_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/cu_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu_decoder-SYN " "Found design unit 1: cu_decoder-SYN" {  } { { "ALU/CU_Decoder.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/CU_Decoder.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289992 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU_Decoder " "Found entity 1: CU_Decoder" {  } { { "ALU/CU_Decoder.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/CU_Decoder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mips_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_CPU " "Found entity 1: MIPS_CPU" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_extend_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit_extend_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_extend_mux-SYN " "Found design unit 1: digit_extend_mux-SYN" {  } { { "digit_extend_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/digit_extend_mux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289995 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit_extend_mux " "Found entity 1: digit_extend_mux" {  } { { "digit_extend_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/digit_extend_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.bdf 1 1 " "Found 1 design units, including 1 entities, in source file extender.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Extender.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_register_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_register_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_register_mux-SYN " "Found design unit 1: write_register_mux-SYN" {  } { { "write_register_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/write_register_mux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289996 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_register_mux " "Found entity 1: write_register_mux" {  } { { "write_register_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/write_register_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datawritemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datawritemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datawritemux-SYN " "Found design unit 1: datawritemux-SYN" {  } { { "DataWriteMux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/DataWriteMux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289997 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataWriteMux " "Found entity 1: DataWriteMux" {  } { { "DataWriteMux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/DataWriteMux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_src_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_src_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_src_mux-SYN " "Found design unit 1: alu_src_mux-SYN" {  } { { "ALU_SRC_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU_SRC_MUX.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289998 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_SRC_MUX " "Found entity 1: ALU_SRC_MUX" {  } { { "ALU_SRC_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU_SRC_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_left_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left_2-SYN " "Found design unit 1: shift_left_2-SYN" {  } { { "SHIFT_LEFT_2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/SHIFT_LEFT_2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289999 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT_2 " "Found entity 1: SHIFT_LEFT_2" {  } { { "SHIFT_LEFT_2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/SHIFT_LEFT_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_two.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_two.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_left_two " "Found entity 1: Shift_left_two" {  } { { "Shift_left_two.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Shift_left_two.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618289999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618289999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_1 " "Found entity 1: Shift_Left_1" {  } { { "Shift_Left_1.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Shift_Left_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_decode-SYN " "Found design unit 1: cpu_clock_decode-SYN" {  } { { "CPU_clock_decode.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_decode.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290001 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_decode " "Found entity 1: CPU_clock_decode" {  } { { "CPU_clock_decode.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_decode.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_counter-SYN " "Found design unit 1: cpu_clock_counter-SYN" {  } { { "CPU_clock_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290002 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_counter " "Found entity 1: CPU_clock_counter" {  } { { "CPU_clock_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_mux-SYN " "Found design unit 1: branch_mux-SYN" {  } { { "Branch_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Branch_MUX.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290003 ""} { "Info" "ISGN_ENTITY_NAME" "1 Branch_MUX " "Found entity 1: Branch_MUX" {  } { { "Branch_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Branch_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_seven.vhd 2 1 " "Found 2 design units, including 1 entities, in source file number_seven.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_seven-SYN " "Found design unit 1: number_seven-SYN" {  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_seven.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290004 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_seven " "Found entity 1: number_seven" {  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_seven.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_designer_with_multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_designer_with_multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_designer_with_multiply-SYN " "Found design unit 1: cpu_clock_designer_with_multiply-SYN" {  } { { "CPU_clock_designer_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_designer_with_multiply.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290005 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_designer_with_multiply " "Found entity 1: CPU_clock_designer_with_multiply" {  } { { "CPU_clock_designer_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_designer_with_multiply.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_decoder_with_multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_decoder_with_multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_decoder_with_multiply-SYN " "Found design unit 1: cpu_clock_decoder_with_multiply-SYN" {  } { { "CPU_clock_decoder_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_decoder_with_multiply.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290006 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_decoder_with_multiply " "Found entity 1: CPU_clock_decoder_with_multiply" {  } { { "CPU_clock_decoder_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_decoder_with_multiply.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_designer_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_designer_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_designer_13-SYN " "Found design unit 1: cpu_clock_designer_13-SYN" {  } { { "CPU_clock_designer_13.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_designer_13.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290007 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_designer_13 " "Found entity 1: CPU_clock_designer_13" {  } { { "CPU_clock_designer_13.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_clock_designer_13.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_handler.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_clock_handler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Clock_Handler " "Found entity 1: CPU_Clock_Handler" {  } { { "CPU_Clock_Handler.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CPU_Clock_Handler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPE " "Found entity 1: PIPE" {  } { { "PIPE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipe16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPE16 " "Found entity 1: PIPE16" {  } { { "PIPE16.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipe1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPE1 " "Found entity 1: PIPE1" {  } { { "PIPE1.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_pipe.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_pipe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_PIPE " "Found entity 1: CONTROL_PIPE" {  } { { "CONTROL_PIPE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/CONTROL_PIPE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "even_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file even_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 even_counter-SYN " "Found design unit 1: even_counter-SYN" {  } { { "even_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/even_counter.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290012 ""} { "Info" "ISGN_ENTITY_NAME" "1 even_counter " "Found entity 1: even_counter" {  } { { "even_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/even_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-SYN " "Found design unit 1: multiplier-SYN" {  } { { "multiplier.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/multiplier.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290013 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/multiplier.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe1_negedge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipe1_negedge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPE1_Negedge " "Found entity 1: PIPE1_Negedge" {  } { { "PIPE1_Negedge.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE1_Negedge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flush_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flush_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FLUSH_UNIT " "Found entity 1: FLUSH_UNIT" {  } { { "FLUSH_UNIT.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FLUSH_UNIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder16bit-SYN " "Found design unit 1: adder16bit-SYN" {  } { { "Adder16bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Adder16bit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290015 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder16bit " "Found entity 1: Adder16bit" {  } { { "Adder16bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Adder16bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_predictor_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_predictor_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_predictor_mux-SYN " "Found design unit 1: fifo_predictor_mux-SYN" {  } { { "FIFO_Predictor_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Predictor_MUX.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290016 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Predictor_MUX " "Found entity 1: FIFO_Predictor_MUX" {  } { { "FIFO_Predictor_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Predictor_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare8bit-SYN " "Found design unit 1: compare8bit-SYN" {  } { { "Compare8Bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Compare8Bit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290017 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compare8Bit " "Found entity 1: Compare8Bit" {  } { { "Compare8Bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Compare8Bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-SYN " "Found design unit 1: mux_2_1-SYN" {  } { { "mux_2_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux_2_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290018 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux_2_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_branch_predictor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fifo_branch_predictor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Branch_Predictor " "Found entity 1: FIFO_Branch_Predictor" {  } { { "FIFO_Branch_Predictor.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Branch_Predictor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_minus_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file number_minus_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_minus_one-SYN " "Found design unit 1: number_minus_one-SYN" {  } { { "number_minus_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_minus_one.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290019 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_minus_one " "Found entity 1: number_minus_one" {  } { { "number_minus_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_minus_one.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minus_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file minus_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minus_one-SYN " "Found design unit 1: minus_one-SYN" {  } { { "Minus_One.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Minus_One.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290020 ""} { "Info" "ISGN_ENTITY_NAME" "1 Minus_One " "Found entity 1: Minus_One" {  } { { "Minus_One.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Minus_One.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "odd_even.vhd 2 1 " "Found 2 design units, including 1 entities, in source file odd_even.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 odd_even-SYN " "Found design unit 1: odd_even-SYN" {  } { { "odd_even.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/odd_even.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290021 ""} { "Info" "ISGN_ENTITY_NAME" "1 odd_even " "Found entity 1: odd_even" {  } { { "odd_even.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/odd_even.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_replacer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bit_replacer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BIT_REPLACER " "Found entity 1: BIT_REPLACER" {  } { { "BIT_REPLACER.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/BIT_REPLACER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_5clocks.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipe_5clocks.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPE_5CLOCKS " "Found entity 1: PIPE_5CLOCKS" {  } { { "PIPE_5CLOCKS.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE_5CLOCKS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lru_branch_predictor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lru_branch_predictor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LRU_Branch_Predictor " "Found entity 1: LRU_Branch_Predictor" {  } { { "LRU_Branch_Predictor.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/LRU_Branch_Predictor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16_2_1-SYN " "Found design unit 1: mux16_2_1-SYN" {  } { { "mux16_2_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux16_2_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290025 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16_2_1 " "Found entity 1: mux16_2_1" {  } { { "mux16_2_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux16_2_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_4_1-SYN " "Found design unit 1: mux_16_4_1-SYN" {  } { { "mux_16_4_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux_16_4_1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290026 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_4_1 " "Found entity 1: mux_16_4_1" {  } { { "mux_16_4_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux_16_4_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_CPU " "Elaborating entity \"MIPS_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719618290109 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "PIPE inst66 " "Block or symbol \"PIPE\" of instance \"inst66\" overlaps another block or symbol" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 576 2528 2680 672 "inst66" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719618290126 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "PIPE inst69 " "Block or symbol \"PIPE\" of instance \"inst69\" overlaps another block or symbol" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 672 3280 3432 768 "inst69" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719618290126 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "PIPE inst70 " "Block or symbol \"PIPE\" of instance \"inst70\" overlaps another block or symbol" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 480 3280 3432 576 "inst70" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719618290126 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Control inst48 " "Block or symbol \"Control\" of instance \"inst48\" overlaps another block or symbol" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 24 2112 2336 280 "inst48" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719618290126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLUSH_UNIT FLUSH_UNIT:inst97 " "Elaborating entity \"FLUSH_UNIT\" for hierarchy \"FLUSH_UNIT:inst97\"" {  } { { "MIPS_CPU.bdf" "inst97" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 24 3992 4160 152 "inst97" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE1 FLUSH_UNIT:inst97\|PIPE1:inst51 " "Elaborating entity \"PIPE1\" for hierarchy \"FLUSH_UNIT:inst97\|PIPE1:inst51\"" {  } { { "FLUSH_UNIT.bdf" "inst51" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FLUSH_UNIT.bdf" { { 336 888 1008 432 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF FLUSH_UNIT:inst97\|PIPE1:inst51\|LPM_DFF:inst1 " "Elaborating entity \"LPM_DFF\" for hierarchy \"FLUSH_UNIT:inst97\|PIPE1:inst51\|LPM_DFF:inst1\"" {  } { { "PIPE1.bdf" "inst1" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE1.bdf" { { 168 520 696 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FLUSH_UNIT:inst97\|PIPE1:inst51\|LPM_DFF:inst1 " "Elaborated megafunction instantiation \"FLUSH_UNIT:inst97\|PIPE1:inst51\|LPM_DFF:inst1\"" {  } { { "PIPE1.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE1.bdf" { { 168 520 696 344 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FLUSH_UNIT:inst97\|PIPE1:inst51\|LPM_DFF:inst1 " "Instantiated megafunction \"FLUSH_UNIT:inst97\|PIPE1:inst51\|LPM_DFF:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290149 ""}  } { { "PIPE1.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE1.bdf" { { 168 520 696 344 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:inst50 " "Elaborating entity \"Control\" for hierarchy \"Control:inst50\"" {  } { { "MIPS_CPU.bdf" "inst50" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 3592 3816 312 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290154 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "OP\[15..0\] " "Not all bits in bus \"OP\[15..0\]\" are used" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 192 608 680 208 "OP\[0\]" "" } { 168 976 1048 184 "OP\[0\]" "" } { 320 608 656 336 "OP\[8\]" "" } { 336 608 656 352 "OP\[9\]" "" } { 200 880 928 216 "OP\[8\]" "" } { 224 880 920 240 "OP\[9\]" "" } { 248 976 1064 264 "OP\[7\]" "" } { 304 608 656 320 "OP\[7\]" "" } { 288 984 1072 304 "OP\[7\]" "" } { 288 608 648 304 "OP\[6\]" "" } { 376 1008 1088 392 "OP\[6\]" "" } { 224 608 664 240 "OP\[2\]" "" } { 240 608 664 256 "OP\[3\]" "" } { 272 608 672 288 "OP\[5\]" "" } { 432 840 888 448 "OP\[3\]" "" } { 432 824 840 460 "OP\[3\]" "" } { 448 856 894 464 "OP\[4\]" "" } { 464 824 888 480 "OP\[5\]" "" } { 480 824 888 496 "OP\[7\]" "" } { 560 800 848 576 "OP\[3\]" "" } { 576 808 848 592 "OP\[8\]" "" } { 592 784 848 608 "OP\[9\]" "" } { 600 648 704 616 "OP\[0\]" "" } { 536 1272 1384 552 "OP\[6\]" "" } { 552 1264 1384 568 "OP\[7\]" "" } { 568 1248 1384 584 "OP\[8\]" "" } { 584 1256 1384 600 "OP\[9\]" "" } { 584 1144 1200 600 "OP\[0\]" "" } { 520 1264 1384 536 "OP\[2\]" "" } { 664 1320 1392 680 "OP\[2\]" "" } { 680 1328 1392 696 "OP\[5\]" "" } { 696 1320 1392 712 "OP\[6\]" "" } { 712 1328 1392 728 "OP\[7\]" "" } { 728 1328 1392 744 "OP\[9\]" "" } { 696 1152 1168 752 "OP\[0\]" "" } { 256 608 656 272 "OP\[4\]" "" } { 384 960 998 400 "OP\[0\]" "" } { 416 960 998 432 "OP\[8\]" "" } { 422 944 960 456 "OP\[9\]" "" } { 464 728 744 504 "OP\[0\]" "" } { 408 696 752 424 "OP\[2\]" "" } { 416 608 680 432 "OP\[14\]" "" } { 368 618 664 384 "OP\[15\]" "" } { 88 512 556 104 "OP\[14\]" "" } { 824 952 1016 840 "OP\[15\]" "" } { 832 784 840 848 "OP\[0\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1719618290155 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OP " "Converted elements in bus name \"OP\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 192 608 680 208 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 168 976 1048 184 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[8\] OP8 " "Converted element name(s) from \"OP\[8\]\" to \"OP8\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 320 608 656 336 "OP\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 336 608 656 352 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[8\] OP8 " "Converted element name(s) from \"OP\[8\]\" to \"OP8\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 200 880 928 216 "OP\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 224 880 920 240 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 248 976 1064 264 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 304 608 656 320 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 288 984 1072 304 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[6\] OP6 " "Converted element name(s) from \"OP\[6\]\" to \"OP6\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 288 608 648 304 "OP\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[6\] OP6 " "Converted element name(s) from \"OP\[6\]\" to \"OP6\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 376 1008 1088 392 "OP\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[2\] OP2 " "Converted element name(s) from \"OP\[2\]\" to \"OP2\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 224 608 664 240 "OP\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[3\] OP3 " "Converted element name(s) from \"OP\[3\]\" to \"OP3\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 240 608 664 256 "OP\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[5\] OP5 " "Converted element name(s) from \"OP\[5\]\" to \"OP5\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 272 608 672 288 "OP\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[3\] OP3 " "Converted element name(s) from \"OP\[3\]\" to \"OP3\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 432 840 888 448 "OP\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[3\] OP3 " "Converted element name(s) from \"OP\[3\]\" to \"OP3\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 432 824 840 460 "OP\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[4\] OP4 " "Converted element name(s) from \"OP\[4\]\" to \"OP4\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 448 856 894 464 "OP\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[5\] OP5 " "Converted element name(s) from \"OP\[5\]\" to \"OP5\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 464 824 888 480 "OP\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 480 824 888 496 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[3\] OP3 " "Converted element name(s) from \"OP\[3\]\" to \"OP3\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 560 800 848 576 "OP\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[8\] OP8 " "Converted element name(s) from \"OP\[8\]\" to \"OP8\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 576 808 848 592 "OP\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 592 784 848 608 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 600 648 704 616 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[6\] OP6 " "Converted element name(s) from \"OP\[6\]\" to \"OP6\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 536 1272 1384 552 "OP\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 552 1264 1384 568 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[8\] OP8 " "Converted element name(s) from \"OP\[8\]\" to \"OP8\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 568 1248 1384 584 "OP\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 584 1256 1384 600 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 584 1144 1200 600 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[2\] OP2 " "Converted element name(s) from \"OP\[2\]\" to \"OP2\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 520 1264 1384 536 "OP\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[2\] OP2 " "Converted element name(s) from \"OP\[2\]\" to \"OP2\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 664 1320 1392 680 "OP\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[5\] OP5 " "Converted element name(s) from \"OP\[5\]\" to \"OP5\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 680 1328 1392 696 "OP\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[6\] OP6 " "Converted element name(s) from \"OP\[6\]\" to \"OP6\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 696 1320 1392 712 "OP\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 712 1328 1392 728 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 728 1328 1392 744 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 696 1152 1168 752 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[4\] OP4 " "Converted element name(s) from \"OP\[4\]\" to \"OP4\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 256 608 656 272 "OP\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 384 960 998 400 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[8\] OP8 " "Converted element name(s) from \"OP\[8\]\" to \"OP8\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 416 960 998 432 "OP\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 422 944 960 456 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 464 728 744 504 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[2\] OP2 " "Converted element name(s) from \"OP\[2\]\" to \"OP2\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 408 696 752 424 "OP\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[14\] OP14 " "Converted element name(s) from \"OP\[14\]\" to \"OP14\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 416 608 680 432 "OP\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[15\] OP15 " "Converted element name(s) from \"OP\[15\]\" to \"OP15\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 368 618 664 384 "OP\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[14\] OP14 " "Converted element name(s) from \"OP\[14\]\" to \"OP14\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 88 512 556 104 "OP\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[15\] OP15 " "Converted element name(s) from \"OP\[15\]\" to \"OP15\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 824 952 1016 840 "OP\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 832 784 840 848 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290155 ""}  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 192 608 680 208 "OP\[0\]" "" } { 168 976 1048 184 "OP\[0\]" "" } { 320 608 656 336 "OP\[8\]" "" } { 336 608 656 352 "OP\[9\]" "" } { 200 880 928 216 "OP\[8\]" "" } { 224 880 920 240 "OP\[9\]" "" } { 248 976 1064 264 "OP\[7\]" "" } { 304 608 656 320 "OP\[7\]" "" } { 288 984 1072 304 "OP\[7\]" "" } { 288 608 648 304 "OP\[6\]" "" } { 376 1008 1088 392 "OP\[6\]" "" } { 224 608 664 240 "OP\[2\]" "" } { 240 608 664 256 "OP\[3\]" "" } { 272 608 672 288 "OP\[5\]" "" } { 432 840 888 448 "OP\[3\]" "" } { 432 824 840 460 "OP\[3\]" "" } { 448 856 894 464 "OP\[4\]" "" } { 464 824 888 480 "OP\[5\]" "" } { 480 824 888 496 "OP\[7\]" "" } { 560 800 848 576 "OP\[3\]" "" } { 576 808 848 592 "OP\[8\]" "" } { 592 784 848 608 "OP\[9\]" "" } { 600 648 704 616 "OP\[0\]" "" } { 536 1272 1384 552 "OP\[6\]" "" } { 552 1264 1384 568 "OP\[7\]" "" } { 568 1248 1384 584 "OP\[8\]" "" } { 584 1256 1384 600 "OP\[9\]" "" } { 584 1144 1200 600 "OP\[0\]" "" } { 520 1264 1384 536 "OP\[2\]" "" } { 664 1320 1392 680 "OP\[2\]" "" } { 680 1328 1392 696 "OP\[5\]" "" } { 696 1320 1392 712 "OP\[6\]" "" } { 712 1328 1392 728 "OP\[7\]" "" } { 728 1328 1392 744 "OP\[9\]" "" } { 696 1152 1168 752 "OP\[0\]" "" } { 256 608 656 272 "OP\[4\]" "" } { 384 960 998 400 "OP\[0\]" "" } { 416 960 998 432 "OP\[8\]" "" } { 422 944 960 456 "OP\[9\]" "" } { 464 728 744 504 "OP\[0\]" "" } { 408 696 752 424 "OP\[2\]" "" } { 416 608 680 432 "OP\[14\]" "" } { 368 618 664 384 "OP\[15\]" "" } { 88 512 556 104 "OP\[14\]" "" } { 824 952 1016 840 "OP\[15\]" "" } { 832 784 840 848 "OP\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719618290155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_Decoder Control:inst50\|CU_Decoder:inst " "Elaborating entity \"CU_Decoder\" for hierarchy \"Control:inst50\|CU_Decoder:inst\"" {  } { { "Control.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 176 480 608 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode Control:inst50\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"Control:inst50\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "ALU/CU_Decoder.vhd" "LPM_DECODE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/CU_Decoder.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Control:inst50\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"Control:inst50\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "ALU/CU_Decoder.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/CU_Decoder.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Control:inst50\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"Control:inst50\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290169 ""}  } { { "ALU/CU_Decoder.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/CU_Decoder.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ktf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ktf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ktf " "Found entity 1: decode_ktf" {  } { { "db/decode_ktf.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/decode_ktf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ktf Control:inst50\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component\|decode_ktf:auto_generated " "Elaborating entity \"decode_ktf\" for hierarchy \"Control:inst50\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component\|decode_ktf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE16 PIPE16:inst72 " "Elaborating entity \"PIPE16\" for hierarchy \"PIPE16:inst72\"" {  } { { "MIPS_CPU.bdf" "inst72" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 3288 3448 1160 "inst72" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF PIPE16:inst72\|LPM_DFF:inst1 " "Elaborating entity \"LPM_DFF\" for hierarchy \"PIPE16:inst72\|LPM_DFF:inst1\"" {  } { { "PIPE16.bdf" "inst1" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE16.bdf" { { 200 512 688 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PIPE16:inst72\|LPM_DFF:inst1 " "Elaborated megafunction instantiation \"PIPE16:inst72\|LPM_DFF:inst1\"" {  } { { "PIPE16.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE16.bdf" { { 200 512 688 376 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PIPE16:inst72\|LPM_DFF:inst1 " "Instantiated megafunction \"PIPE16:inst72\|LPM_DFF:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290204 ""}  } { { "PIPE16.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE16.bdf" { { 200 512 688 376 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:inst24 " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:inst24\"" {  } { { "MIPS_CPU.bdf" "inst24" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 768 176 400 864 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF InstructionMemory:inst24\|LPM_DFF:inst6 " "Elaborating entity \"LPM_DFF\" for hierarchy \"InstructionMemory:inst24\|LPM_DFF:inst6\"" {  } { { "Memory_RegisterFile/InstructionMemory.bdf" "inst6" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 264 912 1088 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:inst24\|LPM_DFF:inst6 " "Elaborated megafunction instantiation \"InstructionMemory:inst24\|LPM_DFF:inst6\"" {  } { { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 264 912 1088 440 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:inst24\|LPM_DFF:inst6 " "Instantiated megafunction \"InstructionMemory:inst24\|LPM_DFF:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290209 ""}  } { { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 264 912 1088 440 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO InstructionMemory:inst24\|LPM_RAM_IO:inst4 " "Elaborating entity \"LPM_RAM_IO\" for hierarchy \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\"" {  } { { "Memory_RegisterFile/InstructionMemory.bdf" "inst4" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:inst24\|LPM_RAM_IO:inst4 " "Elaborated megafunction instantiation \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\"" {  } { { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:inst24\|LPM_RAM_IO:inst4 " "Instantiated megafunction \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE insts.mif " "Parameter \"LPM_FILE\" = \"insts.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290217 ""}  } { { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290226 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices " "Assertion warning: altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 768 176 400 864 "inst24" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1719618290227 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram InstructionMemory:inst24\|LPM_RAM_IO:inst4 " "Elaborated megafunction instantiation \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram\", which is child of megafunction instantiation \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290245 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block InstructionMemory:inst24\|LPM_RAM_IO:inst4 " "Elaborated megafunction instantiation \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u0g1 " "Found entity 1: altsyncram_u0g1" {  } { { "db/altsyncram_u0g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/altsyncram_u0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u0g1 InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated " "Elaborating entity \"altsyncram_u0g1\" for hierarchy \"InstructionMemory:inst24\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit register_8bit:inst4 " "Elaborating entity \"register_8bit\" for hierarchy \"register_8bit:inst4\"" {  } { { "MIPS_CPU.bdf" "inst4" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 848 -104 32 944 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_MUX Branch_MUX:inst54 " "Elaborating entity \"Branch_MUX\" for hierarchy \"Branch_MUX:inst54\"" {  } { { "MIPS_CPU.bdf" "inst54" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 -272 -128 952 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Branch_MUX:inst54\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Branch_MUX:inst54\|LPM_MUX:LPM_MUX_component\"" {  } { { "Branch_MUX.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Branch_MUX.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Branch_MUX:inst54\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Branch_MUX:inst54\|LPM_MUX:LPM_MUX_component\"" {  } { { "Branch_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Branch_MUX.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Branch_MUX:inst54\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Branch_MUX:inst54\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290305 ""}  } { { "Branch_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Branch_MUX.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_84e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_84e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_84e " "Found entity 1: mux_84e" {  } { { "db/mux_84e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_84e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_84e Branch_MUX:inst54\|LPM_MUX:LPM_MUX_component\|mux_84e:auto_generated " "Elaborating entity \"mux_84e\" for hierarchy \"Branch_MUX:inst54\|LPM_MUX:LPM_MUX_component\|mux_84e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_Branch_Predictor FIFO_Branch_Predictor:inst98 " "Elaborating entity \"FIFO_Branch_Predictor\" for hierarchy \"FIFO_Branch_Predictor:inst98\"" {  } { { "MIPS_CPU.bdf" "inst98" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { -16 2416 2648 144 "inst98" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290338 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Compare8Bit inst14 " "Block or symbol \"Compare8Bit\" of instance \"inst14\" overlaps another block or symbol" {  } { { "FIFO_Branch_Predictor.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Branch_Predictor.bdf" { { 88 752 880 184 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719618290341 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Compare8Bit inst16 " "Block or symbol \"Compare8Bit\" of instance \"inst16\" overlaps another block or symbol" {  } { { "FIFO_Branch_Predictor.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Branch_Predictor.bdf" { { 200 752 880 296 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719618290341 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Compare8Bit inst18 " "Block or symbol \"Compare8Bit\" of instance \"inst18\" overlaps another block or symbol" {  } { { "FIFO_Branch_Predictor.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Branch_Predictor.bdf" { { 384 768 896 480 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719618290341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare8Bit FIFO_Branch_Predictor:inst98\|Compare8Bit:inst14 " "Elaborating entity \"Compare8Bit\" for hierarchy \"FIFO_Branch_Predictor:inst98\|Compare8Bit:inst14\"" {  } { { "FIFO_Branch_Predictor.bdf" "inst14" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Branch_Predictor.bdf" { { 88 752 880 184 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FIFO_Branch_Predictor:inst98\|Compare8Bit:inst14\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"FIFO_Branch_Predictor:inst98\|Compare8Bit:inst14\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Compare8Bit.vhd" "LPM_COMPARE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Compare8Bit.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_Branch_Predictor:inst98\|Compare8Bit:inst14\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"FIFO_Branch_Predictor:inst98\|Compare8Bit:inst14\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Compare8Bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Compare8Bit.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_Branch_Predictor:inst98\|Compare8Bit:inst14\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"FIFO_Branch_Predictor:inst98\|Compare8Bit:inst14\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290357 ""}  } { { "Compare8Bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Compare8Bit.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eig " "Found entity 1: cmpr_eig" {  } { { "db/cmpr_eig.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/cmpr_eig.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eig FIFO_Branch_Predictor:inst98\|Compare8Bit:inst14\|lpm_compare:LPM_COMPARE_component\|cmpr_eig:auto_generated " "Elaborating entity \"cmpr_eig\" for hierarchy \"FIFO_Branch_Predictor:inst98\|Compare8Bit:inst14\|lpm_compare:LPM_COMPARE_component\|cmpr_eig:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16bit FIFO_Branch_Predictor:inst98\|Register16bit:inst " "Elaborating entity \"Register16bit\" for hierarchy \"FIFO_Branch_Predictor:inst98\|Register16bit:inst\"" {  } { { "FIFO_Branch_Predictor.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Branch_Predictor.bdf" { { 152 416 560 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8bit FIFO_Branch_Predictor:inst98\|Register16bit:inst\|Register8bit:inst1 " "Elaborating entity \"Register8bit\" for hierarchy \"FIFO_Branch_Predictor:inst98\|Register16bit:inst\|Register8bit:inst1\"" {  } { { "ALU/Register16bit.bdf" "inst1" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Register16bit.bdf" { { 496 1024 1160 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_Predictor_MUX FIFO_Branch_Predictor:inst98\|FIFO_Predictor_MUX:inst4 " "Elaborating entity \"FIFO_Predictor_MUX\" for hierarchy \"FIFO_Branch_Predictor:inst98\|FIFO_Predictor_MUX:inst4\"" {  } { { "FIFO_Branch_Predictor.bdf" "inst4" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Branch_Predictor.bdf" { { 136 176 320 216 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX FIFO_Branch_Predictor:inst98\|FIFO_Predictor_MUX:inst4\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"FIFO_Branch_Predictor:inst98\|FIFO_Predictor_MUX:inst4\|LPM_MUX:LPM_MUX_component\"" {  } { { "FIFO_Predictor_MUX.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Predictor_MUX.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_Branch_Predictor:inst98\|FIFO_Predictor_MUX:inst4\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"FIFO_Branch_Predictor:inst98\|FIFO_Predictor_MUX:inst4\|LPM_MUX:LPM_MUX_component\"" {  } { { "FIFO_Predictor_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Predictor_MUX.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_Branch_Predictor:inst98\|FIFO_Predictor_MUX:inst4\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"FIFO_Branch_Predictor:inst98\|FIFO_Predictor_MUX:inst4\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290395 ""}  } { { "FIFO_Predictor_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Predictor_MUX.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n5e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n5e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n5e " "Found entity 1: mux_n5e" {  } { { "db/mux_n5e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_n5e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n5e FIFO_Branch_Predictor:inst98\|FIFO_Predictor_MUX:inst4\|LPM_MUX:LPM_MUX_component\|mux_n5e:auto_generated " "Elaborating entity \"mux_n5e\" for hierarchy \"FIFO_Branch_Predictor:inst98\|FIFO_Predictor_MUX:inst4\|LPM_MUX:LPM_MUX_component\|mux_n5e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIT_REPLACER FIFO_Branch_Predictor:inst98\|BIT_REPLACER:inst11 " "Elaborating entity \"BIT_REPLACER\" for hierarchy \"FIFO_Branch_Predictor:inst98\|BIT_REPLACER:inst11\"" {  } { { "FIFO_Branch_Predictor.bdf" "inst11" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Branch_Predictor.bdf" { { 112 -120 40 208 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "odd_even FIFO_Branch_Predictor:inst98\|odd_even:inst9 " "Elaborating entity \"odd_even\" for hierarchy \"FIFO_Branch_Predictor:inst98\|odd_even:inst9\"" {  } { { "FIFO_Branch_Predictor.bdf" "inst9" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Branch_Predictor.bdf" { { -176 272 416 -112 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter FIFO_Branch_Predictor:inst98\|odd_even:inst9\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"FIFO_Branch_Predictor:inst98\|odd_even:inst9\|lpm_counter:LPM_COUNTER_component\"" {  } { { "odd_even.vhd" "LPM_COUNTER_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/odd_even.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_Branch_Predictor:inst98\|odd_even:inst9\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"FIFO_Branch_Predictor:inst98\|odd_even:inst9\|lpm_counter:LPM_COUNTER_component\"" {  } { { "odd_even.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/odd_even.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_Branch_Predictor:inst98\|odd_even:inst9\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"FIFO_Branch_Predictor:inst98\|odd_even:inst9\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290444 ""}  } { { "odd_even.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/odd_even.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mlh " "Found entity 1: cntr_mlh" {  } { { "db/cntr_mlh.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/cntr_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mlh FIFO_Branch_Predictor:inst98\|odd_even:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_mlh:auto_generated " "Elaborating entity \"cntr_mlh\" for hierarchy \"FIFO_Branch_Predictor:inst98\|odd_even:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_mlh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 FIFO_Branch_Predictor:inst98\|mux_2_1:inst22 " "Elaborating entity \"mux_2_1\" for hierarchy \"FIFO_Branch_Predictor:inst98\|mux_2_1:inst22\"" {  } { { "FIFO_Branch_Predictor.bdf" "inst22" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/FIFO_Branch_Predictor.bdf" { { -40 1072 1152 40 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX FIFO_Branch_Predictor:inst98\|mux_2_1:inst22\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"FIFO_Branch_Predictor:inst98\|mux_2_1:inst22\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_2_1.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux_2_1.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_Branch_Predictor:inst98\|mux_2_1:inst22\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"FIFO_Branch_Predictor:inst98\|mux_2_1:inst22\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_2_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux_2_1.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_Branch_Predictor:inst98\|mux_2_1:inst22\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"FIFO_Branch_Predictor:inst98\|mux_2_1:inst22\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290500 ""}  } { { "mux_2_1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/mux_2_1.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_14e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_14e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_14e " "Found entity 1: mux_14e" {  } { { "db/mux_14e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_14e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_14e FIFO_Branch_Predictor:inst98\|mux_2_1:inst22\|LPM_MUX:LPM_MUX_component\|mux_14e:auto_generated " "Elaborating entity \"mux_14e\" for hierarchy \"FIFO_Branch_Predictor:inst98\|mux_2_1:inst22\|LPM_MUX:LPM_MUX_component\|mux_14e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practical3 Practical3:inst28 " "Elaborating entity \"Practical3\" for hierarchy \"Practical3:inst28\"" {  } { { "MIPS_CPU.bdf" "inst28" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 840 2264 2480 968 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290539 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst21 " "Primitive \"GND\" of instance \"inst21\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 376 1160 1192 408 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618290539 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst22 " "Primitive \"GND\" of instance \"inst22\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 424 1160 1192 456 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618290539 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst23 " "Primitive \"GND\" of instance \"inst23\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 472 1160 1192 504 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618290539 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst24 " "Primitive \"GND\" of instance \"inst24\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 528 1160 1192 560 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618290539 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst25 " "Primitive \"GND\" of instance \"inst25\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 584 1160 1192 616 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618290539 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst26 " "Primitive \"GND\" of instance \"inst26\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 632 1160 1192 664 "inst26" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618290539 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst27 " "Primitive \"GND\" of instance \"inst27\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 688 1160 1192 720 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618290540 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst28 " "Primitive \"GND\" of instance \"inst28\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 368 1312 1344 400 "inst28" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618290540 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst29 " "Primitive \"GND\" of instance \"inst29\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 416 1312 1344 448 "inst29" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618290540 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst30 " "Primitive \"GND\" of instance \"inst30\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 464 1312 1344 496 "inst30" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618290540 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst31 " "Primitive \"GND\" of instance \"inst31\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 520 1312 1344 552 "inst31" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618290540 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst32 " "Primitive \"GND\" of instance \"inst32\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 576 1312 1344 608 "inst32" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618290540 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst33 " "Primitive \"GND\" of instance \"inst33\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 624 1312 1344 656 "inst33" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618290540 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst34 " "Primitive \"GND\" of instance \"inst34\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 680 1312 1344 712 "inst34" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719618290540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux9 Practical3:inst28\|lpm_mux9:inst6 " "Elaborating entity \"lpm_mux9\" for hierarchy \"Practical3:inst28\|lpm_mux9:inst6\"" {  } { { "ALU/Practical3.bdf" "inst6" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 48 1472 1552 144 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst28\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst28\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux9.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux9.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst28\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst28\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux9.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst28\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst28\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290543 ""}  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux9.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ele.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ele.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ele " "Found entity 1: mux_ele" {  } { { "db/mux_ele.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_ele.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ele Practical3:inst28\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\|mux_ele:auto_generated " "Elaborating entity \"mux_ele\" for hierarchy \"Practical3:inst28\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\|mux_ele:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4_16_e Practical3:inst28\|decode4_16_e:inst2 " "Elaborating entity \"decode4_16_e\" for hierarchy \"Practical3:inst28\|decode4_16_e:inst2\"" {  } { { "ALU/Practical3.bdf" "inst2" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 112 528 656 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux8 Practical3:inst28\|lpm_mux8:inst5 " "Elaborating entity \"lpm_mux8\" for hierarchy \"Practical3:inst28\|lpm_mux8:inst5\"" {  } { { "ALU/Practical3.bdf" "inst5" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 208 1496 1576 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst28\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst28\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux8.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux8.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst28\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst28\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux8.vhd" 128 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst28\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst28\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290584 ""}  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux8.vhd" 128 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6ne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6ne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6ne " "Found entity 1: mux_6ne" {  } { { "db/mux_6ne.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_6ne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6ne Practical3:inst28\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\|mux_6ne:auto_generated " "Elaborating entity \"mux_6ne\" for hierarchy \"Practical3:inst28\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\|mux_6ne:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 Practical3:inst28\|lpm_compare0:inst18 " "Elaborating entity \"lpm_compare0\" for hierarchy \"Practical3:inst28\|lpm_compare0:inst18\"" {  } { { "ALU/Practical3.bdf" "inst18" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 592 888 1016 688 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Practical3:inst28\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Practical3:inst28\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU/lpm_compare0.vhd" "LPM_COMPARE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_compare0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst28\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Practical3:inst28\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_compare0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst28\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Practical3:inst28\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290620 ""}  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_compare0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1pg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1pg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1pg " "Found entity 1: cmpr_1pg" {  } { { "db/cmpr_1pg.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/cmpr_1pg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1pg Practical3:inst28\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\|cmpr_1pg:auto_generated " "Elaborating entity \"cmpr_1pg\" for hierarchy \"Practical3:inst28\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\|cmpr_1pg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 Practical3:inst28\|lpm_mux1:inst19 " "Elaborating entity \"lpm_mux1\" for hierarchy \"Practical3:inst28\|lpm_mux1:inst19\"" {  } { { "ALU/Practical3.bdf" "inst19" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { -32 1200 1344 304 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst28\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst28\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux1.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux1.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst28\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst28\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux1.vhd" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst28\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst28\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290656 ""}  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux1.vhd" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q8f " "Found entity 1: mux_q8f" {  } { { "db/mux_q8f.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_q8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_q8f Practical3:inst28\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\|mux_q8f:auto_generated " "Elaborating entity \"mux_q8f\" for hierarchy \"Practical3:inst28\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\|mux_q8f:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND8bit Practical3:inst28\|AND8bit:inst " "Elaborating entity \"AND8bit\" for hierarchy \"Practical3:inst28\|AND8bit:inst\"" {  } { { "ALU/Practical3.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { -24 848 1032 72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR8bit Practical3:inst28\|OR8bit:inst12 " "Elaborating entity \"OR8bit\" for hierarchy \"Practical3:inst28\|OR8bit:inst12\"" {  } { { "ALU/Practical3.bdf" "inst12" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 128 864 1048 224 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR8bit Practical3:inst28\|XOR8bit:inst13 " "Elaborating entity \"XOR8bit\" for hierarchy \"Practical3:inst28\|XOR8bit:inst13\"" {  } { { "ALU/Practical3.bdf" "inst13" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 240 864 1048 336 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCAdder-8bit Practical3:inst28\|SCAdder-8bit:inst3 " "Elaborating entity \"SCAdder-8bit\" for hierarchy \"Practical3:inst28\|SCAdder-8bit:inst3\"" {  } { { "ALU/Practical3.bdf" "inst3" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 360 880 1048 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCadder_4bit Practical3:inst28\|SCAdder-8bit:inst3\|RCadder_4bit:inst " "Elaborating entity \"RCadder_4bit\" for hierarchy \"Practical3:inst28\|SCAdder-8bit:inst3\|RCadder_4bit:inst\"" {  } { { "ALU/SCAdder-8bit.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/SCAdder-8bit.bdf" { { -24 632 816 72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Practical3:inst28\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3 " "Elaborating entity \"FA\" for hierarchy \"Practical3:inst28\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\"" {  } { { "ALU/RCadder_4bit.bdf" "inst3" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/RCadder_4bit.bdf" { { 488 576 672 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 Practical3:inst28\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst " "Elaborating entity \"XOR3\" for hierarchy \"Practical3:inst28\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst\"" {  } { { "ALU/FA.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/FA.bdf" { { 208 960 1064 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst28\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst " "Elaborated megafunction instantiation \"Practical3:inst28\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst\"" {  } { { "ALU/FA.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/FA.bdf" { { 208 960 1064 288 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux10 Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5 " "Elaborating entity \"lpm_mux10\" for hierarchy \"Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\"" {  } { { "ALU/SCAdder-8bit.bdf" "inst5" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/SCAdder-8bit.bdf" { { 40 960 1104 120 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux10.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux10.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux10.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290707 ""}  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/lpm_mux10.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_44e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_44e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_44e " "Found entity 1: mux_44e" {  } { { "db/mux_44e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_44e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_44e Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\|mux_44e:auto_generated " "Elaborating entity \"mux_44e\" for hierarchy \"Practical3:inst28\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\|mux_44e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB_8bit Practical3:inst28\|SUB_8bit:inst10 " "Elaborating entity \"SUB_8bit\" for hierarchy \"Practical3:inst28\|SUB_8bit:inst10\"" {  } { { "ALU/Practical3.bdf" "inst10" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 480 880 1048 576 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier Practical3:inst28\|multiplier:inst7 " "Elaborating entity \"multiplier\" for hierarchy \"Practical3:inst28\|multiplier:inst7\"" {  } { { "ALU/Practical3.bdf" "inst7" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/ALU/Practical3.bdf" { { 704 856 1032 800 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Practical3:inst28\|multiplier:inst7\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"Practical3:inst28\|multiplier:inst7\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.vhd" "lpm_mult_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/multiplier.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst28\|multiplier:inst7\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"Practical3:inst28\|multiplier:inst7\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/multiplier.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst28\|multiplier:inst7\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"Practical3:inst28\|multiplier:inst7\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290781 ""}  } { { "multiplier.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/multiplier.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_82n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_82n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_82n " "Found entity 1: mult_82n" {  } { { "db/mult_82n.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mult_82n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_82n Practical3:inst28\|multiplier:inst7\|lpm_mult:lpm_mult_component\|mult_82n:auto_generated " "Elaborating entity \"mult_82n\" for hierarchy \"Practical3:inst28\|multiplier:inst7\|lpm_mult:lpm_mult_component\|mult_82n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:inst9 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:inst9\"" {  } { { "MIPS_CPU.bdf" "inst9" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 800 1312 1528 960 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 RegisterFile:inst9\|lpm_decode1:inst21 " "Elaborating entity \"lpm_decode1\" for hierarchy \"RegisterFile:inst9\|lpm_decode1:inst21\"" {  } { { "Memory_RegisterFile/RegisterFile.bdf" "inst21" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/RegisterFile.bdf" { { 352 272 400 528 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "LPM_DECODE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_decode1.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_decode1.vhd" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290819 ""}  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_decode1.vhd" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4sf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4sf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4sf " "Found entity 1: decode_4sf" {  } { { "db/decode_4sf.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/decode_4sf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4sf RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\|decode_4sf:auto_generated " "Elaborating entity \"decode_4sf\" for hierarchy \"RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\|decode_4sf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 RegisterFile:inst9\|lpm_mux0:inst11 " "Elaborating entity \"lpm_mux0\" for hierarchy \"RegisterFile:inst9\|lpm_mux0:inst11\"" {  } { { "Memory_RegisterFile/RegisterFile.bdf" "inst11" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/RegisterFile.bdf" { { 16 856 1000 208 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_mux0.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_mux0.vhd" 150 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290856 ""}  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/lpm_mux0.vhd" 150 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tle.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tle " "Found entity 1: mux_tle" {  } { { "db/mux_tle.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_tle.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tle RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\|mux_tle:auto_generated " "Elaborating entity \"mux_tle\" for hierarchy \"RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\|mux_tle:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataWriteMux DataWriteMux:inst40 " "Elaborating entity \"DataWriteMux\" for hierarchy \"DataWriteMux:inst40\"" {  } { { "MIPS_CPU.bdf" "inst40" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 3784 3928 904 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "even_counter even_counter:inst36 " "Elaborating entity \"even_counter\" for hierarchy \"even_counter:inst36\"" {  } { { "MIPS_CPU.bdf" "inst36" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 200 4080 4224 296 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter even_counter:inst36\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"even_counter:inst36\|lpm_counter:LPM_COUNTER_component\"" {  } { { "even_counter.vhd" "LPM_COUNTER_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/even_counter.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "even_counter:inst36\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"even_counter:inst36\|lpm_counter:LPM_COUNTER_component\"" {  } { { "even_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/even_counter.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "even_counter:inst36\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"even_counter:inst36\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290901 ""}  } { { "even_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/even_counter.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dai " "Found entity 1: cntr_dai" {  } { { "db/cntr_dai.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/cntr_dai.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618290932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618290932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dai even_counter:inst36\|lpm_counter:LPM_COUNTER_component\|cntr_dai:auto_generated " "Elaborating entity \"cntr_dai\" for hierarchy \"even_counter:inst36\|lpm_counter:LPM_COUNTER_component\|cntr_dai:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE PIPE:inst71 " "Elaborating entity \"PIPE\" for hierarchy \"PIPE:inst71\"" {  } { { "MIPS_CPU.bdf" "inst71" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 912 3288 3440 1008 "inst71" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF PIPE:inst71\|LPM_DFF:inst1 " "Elaborating entity \"LPM_DFF\" for hierarchy \"PIPE:inst71\|LPM_DFF:inst1\"" {  } { { "PIPE.bdf" "inst1" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE.bdf" { { 16 392 568 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PIPE:inst71\|LPM_DFF:inst1 " "Elaborated megafunction instantiation \"PIPE:inst71\|LPM_DFF:inst1\"" {  } { { "PIPE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE.bdf" { { 16 392 568 192 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PIPE:inst71\|LPM_DFF:inst1 " "Instantiated megafunction \"PIPE:inst71\|LPM_DFF:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290938 ""}  } { { "PIPE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/PIPE.bdf" { { 16 392 568 192 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:inst41 " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:inst41\"" {  } { { "MIPS_CPU.bdf" "inst41" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 816 2936 3168 944 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ DataMemory:inst41\|LPM_RAM_DQ:inst2 " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"DataMemory:inst41\|LPM_RAM_DQ:inst2\"" {  } { { "Memory_RegisterFile/DataMemory.bdf" "inst2" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/DataMemory.bdf" { { 352 624 744 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:inst41\|LPM_RAM_DQ:inst2 " "Elaborated megafunction instantiation \"DataMemory:inst41\|LPM_RAM_DQ:inst2\"" {  } { { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/DataMemory.bdf" { { 352 624 744 464 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618290950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:inst41\|LPM_RAM_DQ:inst2 " "Instantiated megafunction \"DataMemory:inst41\|LPM_RAM_DQ:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE datas.mif " "Parameter \"LPM_FILE\" = \"datas.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290950 ""}  } { { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/DataMemory.bdf" { { 352 624 744 464 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618290950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290951 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices " "Assertion warning: altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/DataMemory.bdf" { { 352 624 744 464 "inst2" "" } } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 816 2936 3168 944 "inst41" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1719618290952 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram DataMemory:inst41\|LPM_RAM_DQ:inst2 " "Elaborated megafunction instantiation \"DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram\", which is child of megafunction instantiation \"DataMemory:inst41\|LPM_RAM_DQ:inst2\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/DataMemory.bdf" { { 352 624 744 464 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290956 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block DataMemory:inst41\|LPM_RAM_DQ:inst2 " "Elaborated megafunction instantiation \"DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"DataMemory:inst41\|LPM_RAM_DQ:inst2\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/DataMemory.bdf" { { 352 624 744 464 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618290968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvf1 " "Found entity 1: altsyncram_qvf1" {  } { { "db/altsyncram_qvf1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/altsyncram_qvf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618291002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618291002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qvf1 DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qvf1:auto_generated " "Elaborating entity \"altsyncram_qvf1\" for hierarchy \"DataMemory:inst41\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qvf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291002 ""}
{ "Warning" "WSGN_SEARCH_FILE" "number_one.vhd 2 1 " "Using design file number_one.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_one-SYN " "Found design unit 1: number_one-SYN" {  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_one.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618291032 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_one " "Found entity 1: number_one" {  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_one.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618291032 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719618291032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_one number_one:inst15 " "Elaborating entity \"number_one\" for hierarchy \"number_one:inst15\"" {  } { { "MIPS_CPU.bdf" "inst15" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 632 -192 -80 680 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant number_one:inst15\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"number_one:inst15\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_one.vhd" "LPM_CONSTANT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_one.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "number_one:inst15\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"number_one:inst15\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_one.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618291041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "number_one:inst15\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"number_one:inst15\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291041 ""}  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_one.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618291041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_register_mux write_register_mux:inst29 " "Elaborating entity \"write_register_mux\" for hierarchy \"write_register_mux:inst29\"" {  } { { "MIPS_CPU.bdf" "inst29" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 808 1008 1152 888 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX write_register_mux:inst29\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"write_register_mux:inst29\|LPM_MUX:LPM_MUX_component\"" {  } { { "write_register_mux.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/write_register_mux.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "write_register_mux:inst29\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"write_register_mux:inst29\|LPM_MUX:LPM_MUX_component\"" {  } { { "write_register_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/write_register_mux.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618291045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "write_register_mux:inst29\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"write_register_mux:inst29\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291045 ""}  } { { "write_register_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/write_register_mux.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618291045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_34e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_34e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_34e " "Found entity 1: mux_34e" {  } { { "db/mux_34e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_34e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618291076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618291076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_34e write_register_mux:inst29\|LPM_MUX:LPM_MUX_component\|mux_34e:auto_generated " "Elaborating entity \"mux_34e\" for hierarchy \"write_register_mux:inst29\|LPM_MUX:LPM_MUX_component\|mux_34e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_seven number_seven:inst30 " "Elaborating entity \"number_seven\" for hierarchy \"number_seven:inst30\"" {  } { { "MIPS_CPU.bdf" "inst30" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 752 -200 -88 800 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant number_seven:inst30\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"number_seven:inst30\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_seven.vhd" "LPM_CONSTANT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_seven.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "number_seven:inst30\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"number_seven:inst30\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_seven.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618291083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "number_seven:inst30\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"number_seven:inst30\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 7 " "Parameter \"lpm_cvalue\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291083 ""}  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/number_seven.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618291083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_SRC_MUX ALU_SRC_MUX:inst16 " "Elaborating entity \"ALU_SRC_MUX\" for hierarchy \"ALU_SRC_MUX:inst16\"" {  } { { "MIPS_CPU.bdf" "inst16" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1096 1752 1896 1176 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:inst8 " "Elaborating entity \"Extender\" for hierarchy \"Extender:inst8\"" {  } { { "MIPS_CPU.bdf" "inst8" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1048 968 1208 1144 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_extend_mux Extender:inst8\|digit_extend_mux:inst " "Elaborating entity \"digit_extend_mux\" for hierarchy \"Extender:inst8\|digit_extend_mux:inst\"" {  } { { "Extender.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Extender.bdf" { { 200 544 624 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_5CLOCKS PIPE_5CLOCKS:inst90 " "Elaborating entity \"PIPE_5CLOCKS\" for hierarchy \"PIPE_5CLOCKS:inst90\"" {  } { { "MIPS_CPU.bdf" "inst90" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 312 2240 2392 408 "inst90" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Minus_One Minus_One:inst87 " "Elaborating entity \"Minus_One\" for hierarchy \"Minus_One:inst87\"" {  } { { "MIPS_CPU.bdf" "inst87" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 512 120 280 608 "inst87" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Minus_One:inst87\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Minus_One:inst87\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "Minus_One.vhd" "LPM_ADD_SUB_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Minus_One.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Minus_One:inst87\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Minus_One:inst87\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "Minus_One.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Minus_One.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618291189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Minus_One:inst87\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Minus_One:inst87\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291189 ""}  } { { "Minus_One.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Minus_One.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719618291189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2qh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2qh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2qh " "Found entity 1: add_sub_2qh" {  } { { "db/add_sub_2qh.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/add_sub_2qh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719618291220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719618291220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2qh Minus_One:inst87\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_2qh:auto_generated " "Elaborating entity \"add_sub_2qh\" for hierarchy \"Minus_One:inst87\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_2qh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719618291220 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[15\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618291544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[14\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[14\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618291544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[13\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[13\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618291544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[12\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[12\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618291544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[11\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[11\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618291544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[10\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618291544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[9\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618291544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[8\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618291544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[7\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618291544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[6\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618291544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[5\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618291544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[4\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618291544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[3\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618291544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[2\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618291544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[1\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618291544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[0\] " "Converted tri-state buffer \"InstructionMemory:inst24\|lpm_ram_io:inst4\|datatri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719618291544 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1719618291544 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "write_register_mux:inst11\|lpm_mux:LPM_MUX_component\|mux_34e:auto_generated\|l1_w2_n0_mux_dataout~0 " "Found clock multiplexer write_register_mux:inst11\|lpm_mux:LPM_MUX_component\|mux_34e:auto_generated\|l1_w2_n0_mux_dataout~0" {  } { { "db/mux_34e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_34e.tdf" 31 2 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1719618291607 "|MIPS_CPU|write_register_mux:inst11|lpm_mux:LPM_MUX_component|mux_34e:auto_generated|l1_w2_n0_mux_dataout~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "write_register_mux:inst11\|lpm_mux:LPM_MUX_component\|mux_34e:auto_generated\|l1_w1_n0_mux_dataout~0 " "Found clock multiplexer write_register_mux:inst11\|lpm_mux:LPM_MUX_component\|mux_34e:auto_generated\|l1_w1_n0_mux_dataout~0" {  } { { "db/mux_34e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_34e.tdf" 30 2 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1719618291607 "|MIPS_CPU|write_register_mux:inst11|lpm_mux:LPM_MUX_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "write_register_mux:inst11\|lpm_mux:LPM_MUX_component\|mux_34e:auto_generated\|l1_w0_n0_mux_dataout~0 " "Found clock multiplexer write_register_mux:inst11\|lpm_mux:LPM_MUX_component\|mux_34e:auto_generated\|l1_w0_n0_mux_dataout~0" {  } { { "db/mux_34e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/db/mux_34e.tdf" 29 2 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1719618291607 "|MIPS_CPU|write_register_mux:inst11|lpm_mux:LPM_MUX_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Control:inst47\|inst3~0 " "Found clock multiplexer Control:inst47\|inst3~0" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 408 752 816 456 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1719618291607 "|MIPS_CPU|Control:inst47|inst3~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1719618291607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1719618291693 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Control:inst47\|inst10~0 " "Found clock multiplexer Control:inst47\|inst10~0" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Control.bdf" { { 416 888 952 528 "inst10" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1719618291817 "|MIPS_CPU|Control:inst47|inst10~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1719618291817 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Block_four\[15\] VCC " "Pin \"Block_four\[15\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_four[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_four\[14\] VCC " "Pin \"Block_four\[14\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_four[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_four\[13\] VCC " "Pin \"Block_four\[13\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_four[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_four\[12\] VCC " "Pin \"Block_four\[12\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_four[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_four\[11\] VCC " "Pin \"Block_four\[11\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_four[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_four\[10\] VCC " "Pin \"Block_four\[10\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_four[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_four\[8\] GND " "Pin \"Block_four\[8\]\" is stuck at GND" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_four[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_one\[15\] VCC " "Pin \"Block_one\[15\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_one[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_one\[14\] VCC " "Pin \"Block_one\[14\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_one[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_one\[13\] VCC " "Pin \"Block_one\[13\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_one[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_one\[12\] VCC " "Pin \"Block_one\[12\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_one[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_one\[11\] VCC " "Pin \"Block_one\[11\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_one[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_one\[10\] VCC " "Pin \"Block_one\[10\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_one[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_one\[8\] GND " "Pin \"Block_one\[8\]\" is stuck at GND" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_one[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_three\[15\] VCC " "Pin \"Block_three\[15\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_three[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_three\[14\] VCC " "Pin \"Block_three\[14\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_three[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_three\[13\] VCC " "Pin \"Block_three\[13\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_three[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_three\[12\] VCC " "Pin \"Block_three\[12\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_three[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_three\[11\] VCC " "Pin \"Block_three\[11\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_three[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_three\[10\] VCC " "Pin \"Block_three\[10\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_three[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_three\[8\] GND " "Pin \"Block_three\[8\]\" is stuck at GND" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_three[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_two\[15\] VCC " "Pin \"Block_two\[15\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_two[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_two\[14\] VCC " "Pin \"Block_two\[14\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_two[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_two\[13\] VCC " "Pin \"Block_two\[13\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_two[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_two\[12\] VCC " "Pin \"Block_two\[12\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_two[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_two\[11\] VCC " "Pin \"Block_two\[11\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_two[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_two\[10\] VCC " "Pin \"Block_two\[10\]\" is stuck at VCC" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_two[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Block_two\[8\] GND " "Pin \"Block_two\[8\]\" is stuck at GND" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719618292189 "|MIPS_CPU|Block_two[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1719618292189 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1719618292556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1719618292768 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618292768 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_ENABLE " "No output dependent on input pin \"ALU_ENABLE\"" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 984 2016 2192 1000 "ALU_ENABLE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719618292854 "|MIPS_CPU|ALU_ENABLE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1719618292854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "799 " "Implemented 799 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719618292857 ""} { "Info" "ICUT_CUT_TM_OPINS" "146 " "Implemented 146 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719618292857 ""} { "Info" "ICUT_CUT_TM_LCELLS" "618 " "Implemented 618 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719618292857 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1719618292857 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1719618292857 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719618292857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719618292891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 03:14:52 2024 " "Processing ended: Sat Jun 29 03:14:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719618292891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719618292891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719618292891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719618292891 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719618294768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719618294769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 03:14:53 2024 " "Processing started: Sat Jun 29 03:14:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719618294769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1719618294769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Practical5 -c Practical5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Practical5 -c Practical5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1719618294769 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1719618294804 ""}
{ "Info" "0" "" "Project  = Practical5" {  } {  } 0 0 "Project  = Practical5" 0 0 "Fitter" 0 0 1719618294804 ""}
{ "Info" "0" "" "Revision = Practical5" {  } {  } 0 0 "Revision = Practical5" 0 0 "Fitter" 0 0 1719618294804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1719618295014 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Practical5 EP2AGX45DF25I3 " "Automatically selected device EP2AGX45DF25I3 for design Practical5" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1719618295118 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1719618295118 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1719618295147 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1719618295147 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a5 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618295217 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a4 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618295217 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a0 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618295217 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a1 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618295217 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a2 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618295217 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a3 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618295217 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a15 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618295217 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a14 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618295217 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a13 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618295217 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a11 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618295217 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a9 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618295217 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a10 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618295217 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a8 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618295217 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a6 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618295217 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a7 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618295217 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a12 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618295217 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a12"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1719618295217 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1719618295250 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1719618295260 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65DF25I3 " "Device EP2AGX65DF25I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719618295458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX95DF25I3 " "Device EP2AGX95DF25I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719618295458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125DF25I3 " "Device EP2AGX125DF25I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719618295458 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1719618295458 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ AA19 " "Pin ~ALTERA_nCEO~ is reserved at location AA19" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 2220 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1719618295461 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1719618295461 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1719618295463 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1719618295466 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "148 148 " "No exact pin location assignment(s) for 148 pins of 148 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLUSH " "Pin FLUSH not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { FLUSH } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 32 4272 4448 48 "FLUSH" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLUSH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 588 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[7\] " "Pin PC_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 152 328 888 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 449 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[6\] " "Pin PC_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 152 328 888 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 450 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[5\] " "Pin PC_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 152 328 888 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 451 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[4\] " "Pin PC_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 152 328 888 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 452 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[3\] " "Pin PC_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 152 328 888 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 453 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[2\] " "Pin PC_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 152 328 888 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 454 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[1\] " "Pin PC_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 152 328 888 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 455 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[0\] " "Pin PC_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 152 328 888 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 456 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAKEN " "Pin TAKEN not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { TAKEN } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { -8 2736 2912 8 "TAKEN" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TAKEN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 590 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Select " "Pin Branch_Select not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Branch_Select } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 200 1696 1872 216 "Branch_Select" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 591 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLUSH_JUMP " "Pin FLUSH_JUMP not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { FLUSH_JUMP } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 4272 4448 88 "FLUSH_JUMP" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLUSH_JUMP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 592 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_ENABLE " "Pin ALU_ENABLE not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_ENABLE } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 984 2016 2192 1000 "ALU_ENABLE" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 593 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[7\] " "Pin Reg1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 784 1600 1776 800 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 457 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[6\] " "Pin Reg1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 784 1600 1776 800 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 458 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[5\] " "Pin Reg1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 784 1600 1776 800 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 459 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[4\] " "Pin Reg1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 784 1600 1776 800 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 460 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[3\] " "Pin Reg1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 784 1600 1776 800 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 461 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[2\] " "Pin Reg1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 784 1600 1776 800 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 462 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[1\] " "Pin Reg1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 784 1600 1776 800 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 463 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[0\] " "Pin Reg1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 784 1600 1776 800 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 464 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data\[7\] " "Pin Write_Data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 968 4000 4177 984 "Write_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 465 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data\[6\] " "Pin Write_Data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 968 4000 4177 984 "Write_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 466 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data\[5\] " "Pin Write_Data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 968 4000 4177 984 "Write_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 467 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data\[4\] " "Pin Write_Data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 968 4000 4177 984 "Write_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 468 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data\[3\] " "Pin Write_Data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 968 4000 4177 984 "Write_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 469 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data\[2\] " "Pin Write_Data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 968 4000 4177 984 "Write_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 470 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data\[1\] " "Pin Write_Data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 968 4000 4177 984 "Write_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 471 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data\[0\] " "Pin Write_Data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 968 4000 4177 984 "Write_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 472 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result\[7\] " "Pin ALU_result\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 2792 2968 1080 "ALU_result" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 473 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result\[6\] " "Pin ALU_result\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 2792 2968 1080 "ALU_result" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 474 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result\[5\] " "Pin ALU_result\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 2792 2968 1080 "ALU_result" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 475 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result\[4\] " "Pin ALU_result\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 2792 2968 1080 "ALU_result" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 476 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result\[3\] " "Pin ALU_result\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 2792 2968 1080 "ALU_result" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 477 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result\[2\] " "Pin ALU_result\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 2792 2968 1080 "ALU_result" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 478 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result\[1\] " "Pin ALU_result\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 2792 2968 1080 "ALU_result" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 479 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result\[0\] " "Pin ALU_result\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 2792 2968 1080 "ALU_result" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 480 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[15\] " "Pin Read_Data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[15] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 481 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[14\] " "Pin Read_Data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[14] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 482 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[13\] " "Pin Read_Data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[13] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 483 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[12\] " "Pin Read_Data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[12] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 484 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[11\] " "Pin Read_Data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[11] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 485 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[10\] " "Pin Read_Data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[10] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 486 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[9\] " "Pin Read_Data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[9] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 487 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[8\] " "Pin Read_Data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[8] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 488 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[7\] " "Pin Read_Data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 489 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[6\] " "Pin Read_Data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 490 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[5\] " "Pin Read_Data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 491 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[4\] " "Pin Read_Data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 492 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[3\] " "Pin Read_Data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 493 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[2\] " "Pin Read_Data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 494 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[1\] " "Pin Read_Data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 495 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[0\] " "Pin Read_Data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 496 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[7\] " "Pin Reg2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 904 1600 1776 920 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 497 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[6\] " "Pin Reg2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 904 1600 1776 920 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 498 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[5\] " "Pin Reg2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 904 1600 1776 920 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 499 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[4\] " "Pin Reg2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 904 1600 1776 920 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 500 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[3\] " "Pin Reg2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 904 1600 1776 920 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 501 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[2\] " "Pin Reg2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 904 1600 1776 920 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 502 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[1\] " "Pin Reg2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 904 1600 1776 920 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 503 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[0\] " "Pin Reg2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 904 1600 1776 920 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 504 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2\[7\] " "Pin Operand2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 2208 2384 840 "Operand2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 505 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2\[6\] " "Pin Operand2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 2208 2384 840 "Operand2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 506 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2\[5\] " "Pin Operand2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 2208 2384 840 "Operand2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 507 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2\[4\] " "Pin Operand2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 2208 2384 840 "Operand2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 508 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2\[3\] " "Pin Operand2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 2208 2384 840 "Operand2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 509 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2\[2\] " "Pin Operand2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 2208 2384 840 "Operand2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 510 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2\[1\] " "Pin Operand2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 2208 2384 840 "Operand2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 511 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2\[0\] " "Pin Operand2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 2208 2384 840 "Operand2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 512 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BACK " "Pin BACK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { BACK } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 1712 1888 88 "BACK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BACK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 594 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JRAL " "Pin JRAL not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { JRAL } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 560 3136 3312 576 "JRAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JRAL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 595 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HIT " "Pin HIT not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HIT } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 24 2848 3024 40 "HIT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HIT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 596 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[15\] " "Pin Block_four\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[15] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 513 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[14\] " "Pin Block_four\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[14] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 514 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[13\] " "Pin Block_four\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[13] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 515 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[12\] " "Pin Block_four\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[12] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 516 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[11\] " "Pin Block_four\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[11] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 517 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[10\] " "Pin Block_four\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[10] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 518 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[9\] " "Pin Block_four\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[9] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 519 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[8\] " "Pin Block_four\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[8] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 520 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[7\] " "Pin Block_four\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 521 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[6\] " "Pin Block_four\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 522 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[5\] " "Pin Block_four\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 523 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[4\] " "Pin Block_four\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 524 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[3\] " "Pin Block_four\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 525 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[2\] " "Pin Block_four\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 526 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[1\] " "Pin Block_four\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 527 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[0\] " "Pin Block_four\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 528 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[15\] " "Pin Block_one\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[15] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 529 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[14\] " "Pin Block_one\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[14] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 530 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[13\] " "Pin Block_one\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[13] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 531 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[12\] " "Pin Block_one\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[12] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 532 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[11\] " "Pin Block_one\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[11] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 533 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[10\] " "Pin Block_one\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[10] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 534 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[9\] " "Pin Block_one\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[9] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 535 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[8\] " "Pin Block_one\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[8] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 536 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[7\] " "Pin Block_one\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 537 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[6\] " "Pin Block_one\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 538 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[5\] " "Pin Block_one\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 539 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[4\] " "Pin Block_one\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 540 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[3\] " "Pin Block_one\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 541 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[2\] " "Pin Block_one\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 542 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[1\] " "Pin Block_one\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 543 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[0\] " "Pin Block_one\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 544 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[15\] " "Pin Block_three\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[15] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 545 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[14\] " "Pin Block_three\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[14] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 546 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[13\] " "Pin Block_three\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[13] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 547 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[12\] " "Pin Block_three\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[12] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 548 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[11\] " "Pin Block_three\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[11] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 549 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[10\] " "Pin Block_three\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[10] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 550 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[9\] " "Pin Block_three\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[9] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 551 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[8\] " "Pin Block_three\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[8] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 552 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[7\] " "Pin Block_three\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 553 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[6\] " "Pin Block_three\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 554 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[5\] " "Pin Block_three\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 555 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[4\] " "Pin Block_three\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 556 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[3\] " "Pin Block_three\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 557 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[2\] " "Pin Block_three\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 558 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[1\] " "Pin Block_three\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 559 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[0\] " "Pin Block_three\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 560 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[15\] " "Pin Block_two\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[15] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 561 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[14\] " "Pin Block_two\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[14] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 562 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[13\] " "Pin Block_two\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[13] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 563 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[12\] " "Pin Block_two\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[12] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 564 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[11\] " "Pin Block_two\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[11] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 565 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[10\] " "Pin Block_two\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[10] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 566 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[9\] " "Pin Block_two\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[9] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 567 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[8\] " "Pin Block_two\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[8] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 568 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[7\] " "Pin Block_two\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 569 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[6\] " "Pin Block_two\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 570 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[5\] " "Pin Block_two\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 571 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[4\] " "Pin Block_two\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 572 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[3\] " "Pin Block_two\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 573 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[2\] " "Pin Block_two\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 574 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[1\] " "Pin Block_two\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 575 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[0\] " "Pin Block_two\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 576 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand1\[7\] " "Pin Operand1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand1[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 792 2256 2432 808 "Operand1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 577 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand1\[6\] " "Pin Operand1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand1[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 792 2256 2432 808 "Operand1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 578 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand1\[5\] " "Pin Operand1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand1[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 792 2256 2432 808 "Operand1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 579 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand1\[4\] " "Pin Operand1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand1[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 792 2256 2432 808 "Operand1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 580 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand1\[3\] " "Pin Operand1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand1[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 792 2256 2432 808 "Operand1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 581 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand1\[2\] " "Pin Operand1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand1[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 792 2256 2432 808 "Operand1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 582 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand1\[1\] " "Pin Operand1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand1[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 792 2256 2432 808 "Operand1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 583 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand1\[0\] " "Pin Operand1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand1[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 792 2256 2432 808 "Operand1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 584 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register\[2\] " "Pin Write_Register\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Register[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 960 1208 1403 976 "Write_Register" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 585 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register\[1\] " "Pin Write_Register\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Register[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 960 1208 1403 976 "Write_Register" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 586 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register\[0\] " "Pin Write_Register\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Register[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 960 1208 1403 976 "Write_Register" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 587 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1072 -96 72 1088 "CLOCK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 589 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618295924 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1719618295924 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practical5.sdc " "Synopsys Design Constraints File file not found: 'Practical5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1719618296632 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1719618296633 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1719618296638 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1719618296639 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1719618296640 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN Y13 (CLK6, DIFFCLK_0p)) " "Automatically promoted node CLOCK~input (placed in PIN Y13 (CLK6, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618296687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLUSH_UNIT:inst97\|PIPE1:inst51\|lpm_dff:inst1\|dffs\[0\] " "Destination node FLUSH_UNIT:inst97\|PIPE1:inst51\|lpm_dff:inst1\|dffs\[0\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLUSH_UNIT:inst97|PIPE1:inst51|lpm_dff:inst1|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 857 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618296687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLUSH_UNIT:inst97\|PIPE1:inst50\|lpm_dff:inst1\|dffs\[0\] " "Destination node FLUSH_UNIT:inst97\|PIPE1:inst50\|lpm_dff:inst1\|dffs\[0\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLUSH_UNIT:inst97|PIPE1:inst50|lpm_dff:inst1|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1333 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618296687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLUSH_UNIT:inst97\|PIPE1:inst54\|lpm_dff:inst1\|dffs\[0\] " "Destination node FLUSH_UNIT:inst97\|PIPE1:inst54\|lpm_dff:inst1\|dffs\[0\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLUSH_UNIT:inst97|PIPE1:inst54|lpm_dff:inst1|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1329 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618296687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLUSH_UNIT:inst97\|PIPE1:inst52\|lpm_dff:inst1\|dffs\[0\] " "Destination node FLUSH_UNIT:inst97\|PIPE1:inst52\|lpm_dff:inst1\|dffs\[0\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLUSH_UNIT:inst97|PIPE1:inst52|lpm_dff:inst1|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1327 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618296687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPE16:inst75\|lpm_dff:inst1\|dffs\[15\] " "Destination node PIPE16:inst75\|lpm_dff:inst1\|dffs\[15\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIPE16:inst75|lpm_dff:inst1|dffs[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1232 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618296687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPE16:inst75\|lpm_dff:inst1\|dffs\[14\] " "Destination node PIPE16:inst75\|lpm_dff:inst1\|dffs\[14\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIPE16:inst75|lpm_dff:inst1|dffs[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1233 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618296687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPE16:inst75\|lpm_dff:inst1\|dffs\[13\] " "Destination node PIPE16:inst75\|lpm_dff:inst1\|dffs\[13\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIPE16:inst75|lpm_dff:inst1|dffs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1234 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618296687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPE16:inst75\|lpm_dff:inst1\|dffs\[12\] " "Destination node PIPE16:inst75\|lpm_dff:inst1\|dffs\[12\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIPE16:inst75|lpm_dff:inst1|dffs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1235 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618296687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPE16:inst75\|lpm_dff:inst1\|dffs\[8\] " "Destination node PIPE16:inst75\|lpm_dff:inst1\|dffs\[8\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIPE16:inst75|lpm_dff:inst1|dffs[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1236 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618296687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPE16:inst75\|lpm_dff:inst1\|dffs\[7\] " "Destination node PIPE16:inst75\|lpm_dff:inst1\|dffs\[7\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIPE16:inst75|lpm_dff:inst1|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1237 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618296687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1719618296687 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1719618296687 ""}  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1072 -96 72 1088 "CLOCK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 2217 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618296687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataMemory:inst41\|inst  " "Automatically promoted node DataMemory:inst41\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618296688 ""}  } { { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/DataMemory.bdf" { { 400 520 584 448 "inst" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:inst41|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 634 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618296688 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst12\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst12\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618296688 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst12|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1190 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618296688 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst13\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst13\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618296689 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst13|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1181 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618296689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst14\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst14\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618296689 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst14|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1172 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618296689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst15\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst15\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618296689 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst15|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1208 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618296689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst16\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst16\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618296689 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst16|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1163 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618296689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst17\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst17\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618296689 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst17|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1154 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618296689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst18\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst18\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618296689 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst18|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1145 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618296689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618296689 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1199 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618296689 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1719618297382 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719618297383 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719618297383 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719618297384 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719618297386 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1719618297387 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1719618297387 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1719618297388 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1719618297407 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 DSP block multiplier " "Packed 8 registers into blocks of type DSP block multiplier" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1719618297409 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1719618297409 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1719618297409 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "147 unused 2.5V 1 146 0 " "Number of I/O pins in group: 147 (unused VREF, 2.5V VCCIO, 1 input, 146 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1719618297412 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1719618297412 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1719618297412 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618297413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618297413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 0 " "I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618297413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 35 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618297413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 36 " "I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618297413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 48 " "I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618297413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 48 " "I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618297413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 36 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618297413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 36 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618297413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 0 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618297413 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1719618297413 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1719618297413 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719618297476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1719618299055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719618299196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1719618299204 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1719618302915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719618302915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1719618303648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X36_Y11 X47_Y21 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X36_Y11 to location X47_Y21" {  } { { "loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X36_Y11 to location X47_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X36_Y11 to location X47_Y21"} 36 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1719618305093 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1719618305093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719618306582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1719618306583 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1719618306583 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.77 " "Total time spent on timing analysis during the Fitter is 0.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1719618307302 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719618307333 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719618307820 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719618307848 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719618308305 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719618309111 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/output_files/Practical5.fit.smsg " "Generated suppressed messages file D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/output_files/Practical5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1719618309625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6225 " "Peak virtual memory: 6225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719618309934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 03:15:09 2024 " "Processing ended: Sat Jun 29 03:15:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719618309934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719618309934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719618309934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1719618309934 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1719618311811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719618311812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 03:15:10 2024 " "Processing started: Sat Jun 29 03:15:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719618311812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1719618311812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Practical5 -c Practical5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Practical5 -c Practical5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1719618311812 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1719618313262 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1719618313323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719618314308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 03:15:14 2024 " "Processing ended: Sat Jun 29 03:15:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719618314308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719618314308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719618314308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1719618314308 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1719618314951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1719618316306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719618316307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 03:15:15 2024 " "Processing started: Sat Jun 29 03:15:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719618316307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719618316307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Practical5 -c Practical5 " "Command: quartus_sta Practical5 -c Practical5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719618316308 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1719618316344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1719618316602 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1719618316633 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1719618316633 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practical5.sdc " "Synopsys Design Constraints File file not found: 'Practical5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1719618317195 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1719618317196 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1719618317198 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1719618317198 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1719618317326 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1719618317326 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1719618317328 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "Quartus II" 0 0 1719618317337 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1719618317365 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1719618317365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.516 " "Worst-case setup slack is -6.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618317367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618317367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.516            -509.754 CLOCK  " "   -6.516            -509.754 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618317367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719618317367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.681 " "Worst-case hold slack is -0.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618317372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618317372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681              -6.240 CLOCK  " "   -0.681              -6.240 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618317372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719618317372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1719618317375 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1719618317376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618317395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618317395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846            -715.225 CLOCK  " "   -2.846            -715.225 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618317395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719618317395 ""}
{ "Info" "0" "" "Analyzing Slow 900mV -40C Model" {  } {  } 0 0 "Analyzing Slow 900mV -40C Model" 0 0 "Quartus II" 0 0 1719618317422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1719618317451 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1719618317972 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318024 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1719618318031 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1719618318031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.024 " "Worst-case setup slack is -6.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.024            -469.028 CLOCK  " "   -6.024            -469.028 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719618318037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.444 " "Worst-case hold slack is -0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.444              -2.939 CLOCK  " "   -0.444              -2.939 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719618318040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1719618318047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1719618318049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846            -715.656 CLOCK  " "   -2.846            -715.656 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719618318055 ""}
{ "Info" "0" "" "Analyzing Fast 900mV -40C Model" {  } {  } 0 0 "Analyzing Fast 900mV -40C Model" 0 0 "Quartus II" 0 0 1719618318073 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318435 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1719618318437 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1719618318437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.637 " "Worst-case setup slack is -2.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.637            -172.210 CLOCK  " "   -2.637            -172.210 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719618318438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.463 " "Worst-case hold slack is -0.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.463              -7.402 CLOCK  " "   -0.463              -7.402 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719618318445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1719618318447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1719618318453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846            -328.150 CLOCK  " "   -2.846            -328.150 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719618318455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719618318455 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1719618319339 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1719618319340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1719618319729 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1719618319737 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1719618319737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719618319854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 03:15:19 2024 " "Processing ended: Sat Jun 29 03:15:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719618319854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719618319854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719618319854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719618319854 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719618321760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719618321760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 03:15:20 2024 " "Processing started: Sat Jun 29 03:15:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719618321760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719618321760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Practical5 -c Practical5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Practical5 -c Practical5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719618321760 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practical5.vo D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/simulation/qsim// simulation " "Generated file Practical5.vo in folder \"D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1719618322238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719618322274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 03:15:22 2024 " "Processing ended: Sat Jun 29 03:15:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719618322274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719618322274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719618322274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719618322274 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 135 s " "Quartus II Full Compilation was successful. 0 errors, 135 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719618322862 ""}
