============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:47:39 am
  Module:                 UART_RX
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock CLK)                    launch                                    0 R 
U0_edge_bit_counter
  edge_count_reg[0]/CK                                   100    +0       0 R 
  edge_count_reg[0]/Q          DFFRX1            5  2.0   61  +336     336 R 
U0_edge_bit_counter/edge_count[0] 
U0_uart_fsm/edge_count[0] 
  g2008__6417/B                                                 +0     336   
  g2008__6417/Y                XNOR2X1           2  0.8   38  +147     483 F 
  g1975__2346/A                                                 +0     483   
  g1975__2346/Y                NOR4X1            1  0.4  119  +160     643 R 
  g1973__9945/C0                                                +0     643   
  g1973__9945/Y                OAI211X1          1  0.2  118  +154     797 F 
  g1972__9315/C0                                                +0     797   
  g1972__9315/Y                AOI211XL          4  1.2  204  +190     987 R 
  g1971__6161/A                                                 +0     987   
  g1971__6161/Y                NAND3X1           2  0.7  134  +217    1205 F 
  g1962__8246/A1                                                +0    1205   
  g1962__8246/Y                OAI32X1           1  0.3  135  +172    1377 R 
  current_state_reg[2]/D  <<<  DFFRHQX1                         +0    1377   
  current_state_reg[2]/CK      setup                     100  +146    1523 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                    capture                                2500 R 
                               uncertainty                     -10    2490 R 
-----------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     967ps 
Start-point  : U0_edge_bit_counter/edge_count_reg[0]/CK
End-point    : U0_uart_fsm/current_state_reg[2]/D

