<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Jul 16 00:57:26 2025" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="kintex7" DEVICE="7k70t" NAME="FIR_design_1" PACKAGE="fbv676" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="15" NAME="All_Freq_Signal" RIGHT="0" SIGIS="undef" SIGNAME="c_addsub_3_S">
      <CONNECTIONS>
        <CONNECTION INSTANCE="c_addsub_3" PORT="S"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="Mixed_Signal" RIGHT="0" SIGIS="undef" SIGNAME="c_addsub_4_S">
      <CONNECTIONS>
        <CONNECTION INSTANCE="c_addsub_4" PORT="S"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="Output_All_Freq" RIGHT="0" SIGIS="undef" SIGNAME="Bit_width_Casting_1_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Bit_width_Casting_1" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="40" NAME="Output_All_Freq_raw" RIGHT="0" SIGIS="undef" SIGNAME="FIR_Lowpass_Filter_0_data_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIR_Lowpass_Filter_0" PORT="data_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="Output_Filtered" RIGHT="0" SIGIS="undef" SIGNAME="Bit_width_Casting_6_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Bit_width_Casting_6" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="40" NAME="Output_Filtered_raw" RIGHT="0" SIGIS="undef" SIGNAME="FIR_Lowpass_Filter_1_data_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIR_Lowpass_Filter_1" PORT="data_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="Output_Transition_Band" RIGHT="0" SIGIS="undef" SIGNAME="Bit_width_Casting_7_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Bit_width_Casting_7" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="40" NAME="Output_Transition_Band_raw" RIGHT="0" SIGIS="undef" SIGNAME="FIR_Lowpass_Filter_2_data_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIR_Lowpass_Filter_2" PORT="data_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="Sine_10MHz" RIGHT="0" SIGIS="undef" SIGNAME="Bit_width_Casting_5_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Bit_width_Casting_5" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="Sine_1MHz" RIGHT="0" SIGIS="undef" SIGNAME="Bit_width_Casting_2_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Bit_width_Casting_2" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="Sine_3o5MHz" RIGHT="0" SIGIS="undef" SIGNAME="Bit_width_Casting_3_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Bit_width_Casting_3" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="Sine_500kHz" RIGHT="0" SIGIS="undef" SIGNAME="Bit_width_Casting_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Bit_width_Casting_0" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="Sine_6MHz" RIGHT="0" SIGIS="undef" SIGNAME="Bit_width_Casting_4_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Bit_width_Casting_4" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="Transition_Band_Signal" RIGHT="0" SIGIS="undef" SIGNAME="c_addsub_5_S">
      <CONNECTIONS>
        <CONNECTION INSTANCE="c_addsub_5" PORT="S"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Bit_width_Casting_0" HWVERSION="1.0" INSTANCE="Bit_width_Casting_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Bit_width_Casting" VLNV="xilinx.com:module_ref:Bit_width_Casting:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="INPUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_Bit_width_Casting_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Sine_wave_500kHz_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Sine_wave_500kHz" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Bit_width_Casting_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_0" PORT="A"/>
            <CONNECTION INSTANCE="c_addsub_4" PORT="A"/>
            <CONNECTION INSTANCE="External_Ports" PORT="Sine_500kHz"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Bit_width_Casting_1" HWVERSION="1.0" INSTANCE="Bit_width_Casting_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Bit_width_Casting" VLNV="xilinx.com:module_ref:Bit_width_Casting:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="INPUT_WIDTH" VALUE="41"/>
        <PARAMETER NAME="OUTPUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_Bit_width_Casting_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="40" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="FIR_Lowpass_Filter_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIR_Lowpass_Filter_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Bit_width_Casting_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Output_All_Freq"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Bit_width_Casting_2" HWVERSION="1.0" INSTANCE="Bit_width_Casting_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Bit_width_Casting" VLNV="xilinx.com:module_ref:Bit_width_Casting:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="INPUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_Bit_width_Casting_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Sine_wave_1MHz_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Sine_wave_1MHz" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Bit_width_Casting_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_0" PORT="B"/>
            <CONNECTION INSTANCE="c_addsub_5" PORT="A"/>
            <CONNECTION INSTANCE="External_Ports" PORT="Sine_1MHz"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Bit_width_Casting_3" HWVERSION="1.0" INSTANCE="Bit_width_Casting_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Bit_width_Casting" VLNV="xilinx.com:module_ref:Bit_width_Casting:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="INPUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_Bit_width_Casting_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Sine_wave_3o5MHz_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Sine_wave_3o5MHz" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Bit_width_Casting_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_1" PORT="A"/>
            <CONNECTION INSTANCE="External_Ports" PORT="Sine_3o5MHz"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Bit_width_Casting_4" HWVERSION="1.0" INSTANCE="Bit_width_Casting_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Bit_width_Casting" VLNV="xilinx.com:module_ref:Bit_width_Casting:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="INPUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_Bit_width_Casting_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Sine_wave_6MHz1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Sine_wave_6MHz1" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Bit_width_Casting_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_1" PORT="B"/>
            <CONNECTION INSTANCE="c_addsub_5" PORT="B"/>
            <CONNECTION INSTANCE="External_Ports" PORT="Sine_6MHz"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Bit_width_Casting_5" HWVERSION="1.0" INSTANCE="Bit_width_Casting_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Bit_width_Casting" VLNV="xilinx.com:module_ref:Bit_width_Casting:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="INPUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_Bit_width_Casting_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Sine_wave_10MHz_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Sine_wave_10MHz" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Bit_width_Casting_5_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_3" PORT="B"/>
            <CONNECTION INSTANCE="External_Ports" PORT="Sine_10MHz"/>
            <CONNECTION INSTANCE="c_addsub_4" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Bit_width_Casting_6" HWVERSION="1.0" INSTANCE="Bit_width_Casting_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Bit_width_Casting" VLNV="xilinx.com:module_ref:Bit_width_Casting:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="INPUT_WIDTH" VALUE="41"/>
        <PARAMETER NAME="OUTPUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_Bit_width_Casting_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="40" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="FIR_Lowpass_Filter_1_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIR_Lowpass_Filter_1" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Bit_width_Casting_6_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Output_Filtered"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Bit_width_Casting_7" HWVERSION="1.0" INSTANCE="Bit_width_Casting_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Bit_width_Casting" VLNV="xilinx.com:module_ref:Bit_width_Casting:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="INPUT_WIDTH" VALUE="41"/>
        <PARAMETER NAME="OUTPUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_Bit_width_Casting_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="40" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="FIR_Lowpass_Filter_2_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIR_Lowpass_Filter_2" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Bit_width_Casting_7_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Output_Transition_Band"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/FIR_Lowpass_Filter_0" HWVERSION="1.0" INSTANCE="FIR_Lowpass_Filter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FIR_Lowpass_Filter" VLNV="xilinx.com:module_ref:FIR_Lowpass_Filter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_FIR_Lowpass_Filter_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="c_addsub_3_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_3" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="40" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="FIR_Lowpass_Filter_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Bit_width_Casting_1" PORT="din"/>
            <CONNECTION INSTANCE="External_Ports" PORT="Output_All_Freq_raw"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/FIR_Lowpass_Filter_1" HWVERSION="1.0" INSTANCE="FIR_Lowpass_Filter_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FIR_Lowpass_Filter" VLNV="xilinx.com:module_ref:FIR_Lowpass_Filter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_FIR_Lowpass_Filter_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="c_addsub_4_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_4" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="40" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="FIR_Lowpass_Filter_1_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Bit_width_Casting_6" PORT="din"/>
            <CONNECTION INSTANCE="External_Ports" PORT="Output_Filtered_raw"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/FIR_Lowpass_Filter_2" HWVERSION="1.0" INSTANCE="FIR_Lowpass_Filter_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FIR_Lowpass_Filter" VLNV="xilinx.com:module_ref:FIR_Lowpass_Filter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_FIR_Lowpass_Filter_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="c_addsub_5_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_5" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="40" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="FIR_Lowpass_Filter_2_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Bit_width_Casting_7" PORT="din"/>
            <CONNECTION INSTANCE="External_Ports" PORT="Output_Transition_Band_raw"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/Sine_wave_10MHz" HWVERSION="6.0" INSTANCE="Sine_wave_10MHz" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dds_compiler" VLNV="xilinx.com:ip:dds_compiler:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dds_compiler;v=v6_0;d=pg141-dds-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACCUMULATOR_WIDTH" VALUE="28"/>
        <PARAMETER NAME="C_AMPLITUDE" VALUE="0"/>
        <PARAMETER NAME="C_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHAN_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_M_DATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_M_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PHASEGEN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_PHASE_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINCOS" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_CONFIG" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="3"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MODE_OF_OPERATION" VALUE="0"/>
        <PARAMETER NAME="C_MODULUS" VALUE="9"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_NEGATIVE_COSINE" VALUE="0"/>
        <PARAMETER NAME="C_NEGATIVE_SINE" VALUE="0"/>
        <PARAMETER NAME="C_NOISE_SHAPING" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMISE_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUTS_REQUIRED" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_FORM" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_PHASE_ANGLE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_PHASE_INCREMENT" VALUE="2"/>
        <PARAMETER NAME="C_PHASE_INCREMENT_VALUE" VALUE="1100110011001100110011001,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_PHASE_OFFSET" VALUE="0"/>
        <PARAMETER NAME="C_PHASE_OFFSET_VALUE" VALUE="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_POR_MODE" VALUE="0"/>
        <PARAMETER NAME="C_RESYNC" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_DSP48" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="Amplitude_Mode" VALUE="Full_Range"/>
        <PARAMETER NAME="Channels" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_Sine_wave_500MHz_0"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="DDS_Clock_Rate" VALUE="100"/>
        <PARAMETER NAME="DSP48_Use" VALUE="Minimal"/>
        <PARAMETER NAME="Frequency_Resolution" VALUE="0.4"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Has_Phase_Out" VALUE="false"/>
        <PARAMETER NAME="Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="Latency" VALUE="3"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Auto"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="Memory_Type" VALUE="Auto"/>
        <PARAMETER NAME="Mode_of_Operation" VALUE="Standard"/>
        <PARAMETER NAME="Modulus" VALUE="9"/>
        <PARAMETER NAME="Negative_Cosine" VALUE="false"/>
        <PARAMETER NAME="Negative_Sine" VALUE="false"/>
        <PARAMETER NAME="Noise_Shaping" VALUE="Auto"/>
        <PARAMETER NAME="OUTPUT_FORM" VALUE="Twos_Complement"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Auto"/>
        <PARAMETER NAME="Output_Frequency1" VALUE="10"/>
        <PARAMETER NAME="Output_Frequency2" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency3" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency4" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency5" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency6" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency7" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency8" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency9" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency10" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency11" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency12" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency13" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency14" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency15" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency16" VALUE="0"/>
        <PARAMETER NAME="Output_Selection" VALUE="Sine"/>
        <PARAMETER NAME="Output_Width" VALUE="8"/>
        <PARAMETER NAME="PINC1" VALUE="1100110011001100110011001"/>
        <PARAMETER NAME="PINC2" VALUE="0"/>
        <PARAMETER NAME="PINC3" VALUE="0"/>
        <PARAMETER NAME="PINC4" VALUE="0"/>
        <PARAMETER NAME="PINC5" VALUE="0"/>
        <PARAMETER NAME="PINC6" VALUE="0"/>
        <PARAMETER NAME="PINC7" VALUE="0"/>
        <PARAMETER NAME="PINC8" VALUE="0"/>
        <PARAMETER NAME="PINC9" VALUE="0"/>
        <PARAMETER NAME="PINC10" VALUE="0"/>
        <PARAMETER NAME="PINC11" VALUE="0"/>
        <PARAMETER NAME="PINC12" VALUE="0"/>
        <PARAMETER NAME="PINC13" VALUE="0"/>
        <PARAMETER NAME="PINC14" VALUE="0"/>
        <PARAMETER NAME="PINC15" VALUE="0"/>
        <PARAMETER NAME="PINC16" VALUE="0"/>
        <PARAMETER NAME="POFF1" VALUE="0"/>
        <PARAMETER NAME="POFF2" VALUE="0"/>
        <PARAMETER NAME="POFF3" VALUE="0"/>
        <PARAMETER NAME="POFF4" VALUE="0"/>
        <PARAMETER NAME="POFF5" VALUE="0"/>
        <PARAMETER NAME="POFF6" VALUE="0"/>
        <PARAMETER NAME="POFF7" VALUE="0"/>
        <PARAMETER NAME="POFF8" VALUE="0"/>
        <PARAMETER NAME="POFF9" VALUE="0"/>
        <PARAMETER NAME="POFF10" VALUE="0"/>
        <PARAMETER NAME="POFF11" VALUE="0"/>
        <PARAMETER NAME="POFF12" VALUE="0"/>
        <PARAMETER NAME="POFF13" VALUE="0"/>
        <PARAMETER NAME="POFF14" VALUE="0"/>
        <PARAMETER NAME="POFF15" VALUE="0"/>
        <PARAMETER NAME="POFF16" VALUE="0"/>
        <PARAMETER NAME="POR_mode" VALUE="false"/>
        <PARAMETER NAME="Parameter_Entry" VALUE="System_Parameters"/>
        <PARAMETER NAME="PartsPresent" VALUE="Phase_Generator_and_SIN_COS_LUT"/>
        <PARAMETER NAME="Phase_Increment" VALUE="Fixed"/>
        <PARAMETER NAME="Phase_Offset_Angles1" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles2" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles3" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles4" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles5" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles6" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles7" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles8" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles9" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles10" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles11" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles12" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles13" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles14" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles15" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles16" VALUE="0"/>
        <PARAMETER NAME="Phase_Width" VALUE="28"/>
        <PARAMETER NAME="Phase_offset" VALUE="None"/>
        <PARAMETER NAME="Resync" VALUE="false"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="S_PHASE_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="Spurious_Free_Dynamic_Range" VALUE="45"/>
        <PARAMETER NAME="explicit_period" VALUE="false"/>
        <PARAMETER NAME="period" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Sine_wave_10MHz_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Bit_width_Casting_5" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="FIR_design_1_sim_clk_gen_0_0_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/Sine_wave_1MHz" HWVERSION="6.0" INSTANCE="Sine_wave_1MHz" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dds_compiler" VLNV="xilinx.com:ip:dds_compiler:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dds_compiler;v=v6_0;d=pg141-dds-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACCUMULATOR_WIDTH" VALUE="28"/>
        <PARAMETER NAME="C_AMPLITUDE" VALUE="0"/>
        <PARAMETER NAME="C_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHAN_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_M_DATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_M_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PHASEGEN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_PHASE_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINCOS" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_CONFIG" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="3"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MODE_OF_OPERATION" VALUE="0"/>
        <PARAMETER NAME="C_MODULUS" VALUE="9"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_NEGATIVE_COSINE" VALUE="0"/>
        <PARAMETER NAME="C_NEGATIVE_SINE" VALUE="0"/>
        <PARAMETER NAME="C_NOISE_SHAPING" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMISE_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUTS_REQUIRED" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_FORM" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_PHASE_ANGLE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_PHASE_INCREMENT" VALUE="2"/>
        <PARAMETER NAME="C_PHASE_INCREMENT_VALUE" VALUE="1010001111010111000010,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_PHASE_OFFSET" VALUE="0"/>
        <PARAMETER NAME="C_PHASE_OFFSET_VALUE" VALUE="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_POR_MODE" VALUE="0"/>
        <PARAMETER NAME="C_RESYNC" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_DSP48" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="Amplitude_Mode" VALUE="Full_Range"/>
        <PARAMETER NAME="Channels" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_Sine_wave_10MHz_0"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="DDS_Clock_Rate" VALUE="100"/>
        <PARAMETER NAME="DSP48_Use" VALUE="Minimal"/>
        <PARAMETER NAME="Frequency_Resolution" VALUE="0.4"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Has_Phase_Out" VALUE="false"/>
        <PARAMETER NAME="Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="Latency" VALUE="3"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Auto"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="Memory_Type" VALUE="Auto"/>
        <PARAMETER NAME="Mode_of_Operation" VALUE="Standard"/>
        <PARAMETER NAME="Modulus" VALUE="9"/>
        <PARAMETER NAME="Negative_Cosine" VALUE="false"/>
        <PARAMETER NAME="Negative_Sine" VALUE="false"/>
        <PARAMETER NAME="Noise_Shaping" VALUE="Auto"/>
        <PARAMETER NAME="OUTPUT_FORM" VALUE="Twos_Complement"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Auto"/>
        <PARAMETER NAME="Output_Frequency1" VALUE="1"/>
        <PARAMETER NAME="Output_Frequency2" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency3" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency4" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency5" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency6" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency7" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency8" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency9" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency10" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency11" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency12" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency13" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency14" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency15" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency16" VALUE="0"/>
        <PARAMETER NAME="Output_Selection" VALUE="Sine"/>
        <PARAMETER NAME="Output_Width" VALUE="8"/>
        <PARAMETER NAME="PINC1" VALUE="1010001111010111000010"/>
        <PARAMETER NAME="PINC2" VALUE="0"/>
        <PARAMETER NAME="PINC3" VALUE="0"/>
        <PARAMETER NAME="PINC4" VALUE="0"/>
        <PARAMETER NAME="PINC5" VALUE="0"/>
        <PARAMETER NAME="PINC6" VALUE="0"/>
        <PARAMETER NAME="PINC7" VALUE="0"/>
        <PARAMETER NAME="PINC8" VALUE="0"/>
        <PARAMETER NAME="PINC9" VALUE="0"/>
        <PARAMETER NAME="PINC10" VALUE="0"/>
        <PARAMETER NAME="PINC11" VALUE="0"/>
        <PARAMETER NAME="PINC12" VALUE="0"/>
        <PARAMETER NAME="PINC13" VALUE="0"/>
        <PARAMETER NAME="PINC14" VALUE="0"/>
        <PARAMETER NAME="PINC15" VALUE="0"/>
        <PARAMETER NAME="PINC16" VALUE="0"/>
        <PARAMETER NAME="POFF1" VALUE="0"/>
        <PARAMETER NAME="POFF2" VALUE="0"/>
        <PARAMETER NAME="POFF3" VALUE="0"/>
        <PARAMETER NAME="POFF4" VALUE="0"/>
        <PARAMETER NAME="POFF5" VALUE="0"/>
        <PARAMETER NAME="POFF6" VALUE="0"/>
        <PARAMETER NAME="POFF7" VALUE="0"/>
        <PARAMETER NAME="POFF8" VALUE="0"/>
        <PARAMETER NAME="POFF9" VALUE="0"/>
        <PARAMETER NAME="POFF10" VALUE="0"/>
        <PARAMETER NAME="POFF11" VALUE="0"/>
        <PARAMETER NAME="POFF12" VALUE="0"/>
        <PARAMETER NAME="POFF13" VALUE="0"/>
        <PARAMETER NAME="POFF14" VALUE="0"/>
        <PARAMETER NAME="POFF15" VALUE="0"/>
        <PARAMETER NAME="POFF16" VALUE="0"/>
        <PARAMETER NAME="POR_mode" VALUE="false"/>
        <PARAMETER NAME="Parameter_Entry" VALUE="System_Parameters"/>
        <PARAMETER NAME="PartsPresent" VALUE="Phase_Generator_and_SIN_COS_LUT"/>
        <PARAMETER NAME="Phase_Increment" VALUE="Fixed"/>
        <PARAMETER NAME="Phase_Offset_Angles1" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles2" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles3" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles4" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles5" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles6" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles7" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles8" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles9" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles10" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles11" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles12" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles13" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles14" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles15" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles16" VALUE="0"/>
        <PARAMETER NAME="Phase_Width" VALUE="28"/>
        <PARAMETER NAME="Phase_offset" VALUE="None"/>
        <PARAMETER NAME="Resync" VALUE="false"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="S_PHASE_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="Spurious_Free_Dynamic_Range" VALUE="45"/>
        <PARAMETER NAME="explicit_period" VALUE="false"/>
        <PARAMETER NAME="period" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Sine_wave_1MHz_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Bit_width_Casting_2" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="FIR_design_1_sim_clk_gen_0_0_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/Sine_wave_3o5MHz" HWVERSION="6.0" INSTANCE="Sine_wave_3o5MHz" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dds_compiler" VLNV="xilinx.com:ip:dds_compiler:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dds_compiler;v=v6_0;d=pg141-dds-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACCUMULATOR_WIDTH" VALUE="28"/>
        <PARAMETER NAME="C_AMPLITUDE" VALUE="0"/>
        <PARAMETER NAME="C_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHAN_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_M_DATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_M_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PHASEGEN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_PHASE_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINCOS" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_CONFIG" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="3"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MODE_OF_OPERATION" VALUE="0"/>
        <PARAMETER NAME="C_MODULUS" VALUE="9"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_NEGATIVE_COSINE" VALUE="0"/>
        <PARAMETER NAME="C_NEGATIVE_SINE" VALUE="0"/>
        <PARAMETER NAME="C_NOISE_SHAPING" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMISE_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUTS_REQUIRED" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_FORM" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_PHASE_ANGLE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_PHASE_INCREMENT" VALUE="2"/>
        <PARAMETER NAME="C_PHASE_INCREMENT_VALUE" VALUE="100011110101110000101000,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_PHASE_OFFSET" VALUE="0"/>
        <PARAMETER NAME="C_PHASE_OFFSET_VALUE" VALUE="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_POR_MODE" VALUE="0"/>
        <PARAMETER NAME="C_RESYNC" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_DSP48" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="Amplitude_Mode" VALUE="Full_Range"/>
        <PARAMETER NAME="Channels" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_Sine_wave_1MHz_0"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="DDS_Clock_Rate" VALUE="100"/>
        <PARAMETER NAME="DSP48_Use" VALUE="Minimal"/>
        <PARAMETER NAME="Frequency_Resolution" VALUE="0.4"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Has_Phase_Out" VALUE="false"/>
        <PARAMETER NAME="Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="Latency" VALUE="3"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Auto"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="Memory_Type" VALUE="Auto"/>
        <PARAMETER NAME="Mode_of_Operation" VALUE="Standard"/>
        <PARAMETER NAME="Modulus" VALUE="9"/>
        <PARAMETER NAME="Negative_Cosine" VALUE="false"/>
        <PARAMETER NAME="Negative_Sine" VALUE="false"/>
        <PARAMETER NAME="Noise_Shaping" VALUE="Auto"/>
        <PARAMETER NAME="OUTPUT_FORM" VALUE="Twos_Complement"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Auto"/>
        <PARAMETER NAME="Output_Frequency1" VALUE="3.5"/>
        <PARAMETER NAME="Output_Frequency2" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency3" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency4" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency5" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency6" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency7" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency8" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency9" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency10" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency11" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency12" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency13" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency14" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency15" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency16" VALUE="0"/>
        <PARAMETER NAME="Output_Selection" VALUE="Sine"/>
        <PARAMETER NAME="Output_Width" VALUE="8"/>
        <PARAMETER NAME="PINC1" VALUE="100011110101110000101000"/>
        <PARAMETER NAME="PINC2" VALUE="0"/>
        <PARAMETER NAME="PINC3" VALUE="0"/>
        <PARAMETER NAME="PINC4" VALUE="0"/>
        <PARAMETER NAME="PINC5" VALUE="0"/>
        <PARAMETER NAME="PINC6" VALUE="0"/>
        <PARAMETER NAME="PINC7" VALUE="0"/>
        <PARAMETER NAME="PINC8" VALUE="0"/>
        <PARAMETER NAME="PINC9" VALUE="0"/>
        <PARAMETER NAME="PINC10" VALUE="0"/>
        <PARAMETER NAME="PINC11" VALUE="0"/>
        <PARAMETER NAME="PINC12" VALUE="0"/>
        <PARAMETER NAME="PINC13" VALUE="0"/>
        <PARAMETER NAME="PINC14" VALUE="0"/>
        <PARAMETER NAME="PINC15" VALUE="0"/>
        <PARAMETER NAME="PINC16" VALUE="0"/>
        <PARAMETER NAME="POFF1" VALUE="0"/>
        <PARAMETER NAME="POFF2" VALUE="0"/>
        <PARAMETER NAME="POFF3" VALUE="0"/>
        <PARAMETER NAME="POFF4" VALUE="0"/>
        <PARAMETER NAME="POFF5" VALUE="0"/>
        <PARAMETER NAME="POFF6" VALUE="0"/>
        <PARAMETER NAME="POFF7" VALUE="0"/>
        <PARAMETER NAME="POFF8" VALUE="0"/>
        <PARAMETER NAME="POFF9" VALUE="0"/>
        <PARAMETER NAME="POFF10" VALUE="0"/>
        <PARAMETER NAME="POFF11" VALUE="0"/>
        <PARAMETER NAME="POFF12" VALUE="0"/>
        <PARAMETER NAME="POFF13" VALUE="0"/>
        <PARAMETER NAME="POFF14" VALUE="0"/>
        <PARAMETER NAME="POFF15" VALUE="0"/>
        <PARAMETER NAME="POFF16" VALUE="0"/>
        <PARAMETER NAME="POR_mode" VALUE="false"/>
        <PARAMETER NAME="Parameter_Entry" VALUE="System_Parameters"/>
        <PARAMETER NAME="PartsPresent" VALUE="Phase_Generator_and_SIN_COS_LUT"/>
        <PARAMETER NAME="Phase_Increment" VALUE="Fixed"/>
        <PARAMETER NAME="Phase_Offset_Angles1" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles2" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles3" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles4" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles5" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles6" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles7" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles8" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles9" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles10" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles11" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles12" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles13" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles14" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles15" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles16" VALUE="0"/>
        <PARAMETER NAME="Phase_Width" VALUE="28"/>
        <PARAMETER NAME="Phase_offset" VALUE="None"/>
        <PARAMETER NAME="Resync" VALUE="false"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="S_PHASE_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="Spurious_Free_Dynamic_Range" VALUE="45"/>
        <PARAMETER NAME="explicit_period" VALUE="false"/>
        <PARAMETER NAME="period" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Sine_wave_3o5MHz_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Bit_width_Casting_3" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="FIR_design_1_sim_clk_gen_0_0_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/Sine_wave_500kHz" HWVERSION="6.0" INSTANCE="Sine_wave_500kHz" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dds_compiler" VLNV="xilinx.com:ip:dds_compiler:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dds_compiler;v=v6_0;d=pg141-dds-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACCUMULATOR_WIDTH" VALUE="28"/>
        <PARAMETER NAME="C_AMPLITUDE" VALUE="0"/>
        <PARAMETER NAME="C_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHAN_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_M_DATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_M_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PHASEGEN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_PHASE_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINCOS" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_CONFIG" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="3"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MODE_OF_OPERATION" VALUE="0"/>
        <PARAMETER NAME="C_MODULUS" VALUE="9"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_NEGATIVE_COSINE" VALUE="0"/>
        <PARAMETER NAME="C_NEGATIVE_SINE" VALUE="0"/>
        <PARAMETER NAME="C_NOISE_SHAPING" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMISE_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUTS_REQUIRED" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_FORM" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_PHASE_ANGLE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_PHASE_INCREMENT" VALUE="2"/>
        <PARAMETER NAME="C_PHASE_INCREMENT_VALUE" VALUE="101000111101011100001,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_PHASE_OFFSET" VALUE="0"/>
        <PARAMETER NAME="C_PHASE_OFFSET_VALUE" VALUE="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_POR_MODE" VALUE="0"/>
        <PARAMETER NAME="C_RESYNC" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_DSP48" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="Amplitude_Mode" VALUE="Full_Range"/>
        <PARAMETER NAME="Channels" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_dds_compiler_0_1"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="DDS_Clock_Rate" VALUE="100"/>
        <PARAMETER NAME="DSP48_Use" VALUE="Minimal"/>
        <PARAMETER NAME="Frequency_Resolution" VALUE="0.4"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Has_Phase_Out" VALUE="false"/>
        <PARAMETER NAME="Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="Latency" VALUE="3"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Auto"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="Memory_Type" VALUE="Auto"/>
        <PARAMETER NAME="Mode_of_Operation" VALUE="Standard"/>
        <PARAMETER NAME="Modulus" VALUE="9"/>
        <PARAMETER NAME="Negative_Cosine" VALUE="false"/>
        <PARAMETER NAME="Negative_Sine" VALUE="false"/>
        <PARAMETER NAME="Noise_Shaping" VALUE="Auto"/>
        <PARAMETER NAME="OUTPUT_FORM" VALUE="Twos_Complement"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Auto"/>
        <PARAMETER NAME="Output_Frequency1" VALUE="0.5"/>
        <PARAMETER NAME="Output_Frequency2" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency3" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency4" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency5" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency6" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency7" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency8" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency9" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency10" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency11" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency12" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency13" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency14" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency15" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency16" VALUE="0"/>
        <PARAMETER NAME="Output_Selection" VALUE="Sine"/>
        <PARAMETER NAME="Output_Width" VALUE="8"/>
        <PARAMETER NAME="PINC1" VALUE="101000111101011100001"/>
        <PARAMETER NAME="PINC2" VALUE="0"/>
        <PARAMETER NAME="PINC3" VALUE="0"/>
        <PARAMETER NAME="PINC4" VALUE="0"/>
        <PARAMETER NAME="PINC5" VALUE="0"/>
        <PARAMETER NAME="PINC6" VALUE="0"/>
        <PARAMETER NAME="PINC7" VALUE="0"/>
        <PARAMETER NAME="PINC8" VALUE="0"/>
        <PARAMETER NAME="PINC9" VALUE="0"/>
        <PARAMETER NAME="PINC10" VALUE="0"/>
        <PARAMETER NAME="PINC11" VALUE="0"/>
        <PARAMETER NAME="PINC12" VALUE="0"/>
        <PARAMETER NAME="PINC13" VALUE="0"/>
        <PARAMETER NAME="PINC14" VALUE="0"/>
        <PARAMETER NAME="PINC15" VALUE="0"/>
        <PARAMETER NAME="PINC16" VALUE="0"/>
        <PARAMETER NAME="POFF1" VALUE="0"/>
        <PARAMETER NAME="POFF2" VALUE="0"/>
        <PARAMETER NAME="POFF3" VALUE="0"/>
        <PARAMETER NAME="POFF4" VALUE="0"/>
        <PARAMETER NAME="POFF5" VALUE="0"/>
        <PARAMETER NAME="POFF6" VALUE="0"/>
        <PARAMETER NAME="POFF7" VALUE="0"/>
        <PARAMETER NAME="POFF8" VALUE="0"/>
        <PARAMETER NAME="POFF9" VALUE="0"/>
        <PARAMETER NAME="POFF10" VALUE="0"/>
        <PARAMETER NAME="POFF11" VALUE="0"/>
        <PARAMETER NAME="POFF12" VALUE="0"/>
        <PARAMETER NAME="POFF13" VALUE="0"/>
        <PARAMETER NAME="POFF14" VALUE="0"/>
        <PARAMETER NAME="POFF15" VALUE="0"/>
        <PARAMETER NAME="POFF16" VALUE="0"/>
        <PARAMETER NAME="POR_mode" VALUE="false"/>
        <PARAMETER NAME="Parameter_Entry" VALUE="System_Parameters"/>
        <PARAMETER NAME="PartsPresent" VALUE="Phase_Generator_and_SIN_COS_LUT"/>
        <PARAMETER NAME="Phase_Increment" VALUE="Fixed"/>
        <PARAMETER NAME="Phase_Offset_Angles1" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles2" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles3" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles4" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles5" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles6" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles7" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles8" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles9" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles10" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles11" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles12" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles13" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles14" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles15" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles16" VALUE="0"/>
        <PARAMETER NAME="Phase_Width" VALUE="28"/>
        <PARAMETER NAME="Phase_offset" VALUE="None"/>
        <PARAMETER NAME="Resync" VALUE="false"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="S_PHASE_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="Spurious_Free_Dynamic_Range" VALUE="45"/>
        <PARAMETER NAME="explicit_period" VALUE="false"/>
        <PARAMETER NAME="period" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Sine_wave_500kHz_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Bit_width_Casting_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="FIR_design_1_sim_clk_gen_0_0_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/Sine_wave_6MHz1" HWVERSION="6.0" INSTANCE="Sine_wave_6MHz1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dds_compiler" VLNV="xilinx.com:ip:dds_compiler:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dds_compiler;v=v6_0;d=pg141-dds-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACCUMULATOR_WIDTH" VALUE="28"/>
        <PARAMETER NAME="C_AMPLITUDE" VALUE="0"/>
        <PARAMETER NAME="C_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHAN_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_M_DATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_M_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PHASEGEN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_PHASE_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINCOS" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_CONFIG" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="3"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MODE_OF_OPERATION" VALUE="0"/>
        <PARAMETER NAME="C_MODULUS" VALUE="9"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_NEGATIVE_COSINE" VALUE="0"/>
        <PARAMETER NAME="C_NEGATIVE_SINE" VALUE="0"/>
        <PARAMETER NAME="C_NOISE_SHAPING" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMISE_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUTS_REQUIRED" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_FORM" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_PHASE_ANGLE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_PHASE_INCREMENT" VALUE="2"/>
        <PARAMETER NAME="C_PHASE_INCREMENT_VALUE" VALUE="111101011100001010001111,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_PHASE_OFFSET" VALUE="0"/>
        <PARAMETER NAME="C_PHASE_OFFSET_VALUE" VALUE="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_POR_MODE" VALUE="0"/>
        <PARAMETER NAME="C_RESYNC" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_DSP48" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="Amplitude_Mode" VALUE="Full_Range"/>
        <PARAMETER NAME="Channels" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_Sine_wave_3o5MHz_0"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="DDS_Clock_Rate" VALUE="100"/>
        <PARAMETER NAME="DSP48_Use" VALUE="Minimal"/>
        <PARAMETER NAME="Frequency_Resolution" VALUE="0.4"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Has_Phase_Out" VALUE="false"/>
        <PARAMETER NAME="Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="Latency" VALUE="3"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Auto"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="Memory_Type" VALUE="Auto"/>
        <PARAMETER NAME="Mode_of_Operation" VALUE="Standard"/>
        <PARAMETER NAME="Modulus" VALUE="9"/>
        <PARAMETER NAME="Negative_Cosine" VALUE="false"/>
        <PARAMETER NAME="Negative_Sine" VALUE="false"/>
        <PARAMETER NAME="Noise_Shaping" VALUE="Auto"/>
        <PARAMETER NAME="OUTPUT_FORM" VALUE="Twos_Complement"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Auto"/>
        <PARAMETER NAME="Output_Frequency1" VALUE="6"/>
        <PARAMETER NAME="Output_Frequency2" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency3" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency4" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency5" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency6" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency7" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency8" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency9" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency10" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency11" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency12" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency13" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency14" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency15" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency16" VALUE="0"/>
        <PARAMETER NAME="Output_Selection" VALUE="Sine"/>
        <PARAMETER NAME="Output_Width" VALUE="8"/>
        <PARAMETER NAME="PINC1" VALUE="111101011100001010001111"/>
        <PARAMETER NAME="PINC2" VALUE="0"/>
        <PARAMETER NAME="PINC3" VALUE="0"/>
        <PARAMETER NAME="PINC4" VALUE="0"/>
        <PARAMETER NAME="PINC5" VALUE="0"/>
        <PARAMETER NAME="PINC6" VALUE="0"/>
        <PARAMETER NAME="PINC7" VALUE="0"/>
        <PARAMETER NAME="PINC8" VALUE="0"/>
        <PARAMETER NAME="PINC9" VALUE="0"/>
        <PARAMETER NAME="PINC10" VALUE="0"/>
        <PARAMETER NAME="PINC11" VALUE="0"/>
        <PARAMETER NAME="PINC12" VALUE="0"/>
        <PARAMETER NAME="PINC13" VALUE="0"/>
        <PARAMETER NAME="PINC14" VALUE="0"/>
        <PARAMETER NAME="PINC15" VALUE="0"/>
        <PARAMETER NAME="PINC16" VALUE="0"/>
        <PARAMETER NAME="POFF1" VALUE="0"/>
        <PARAMETER NAME="POFF2" VALUE="0"/>
        <PARAMETER NAME="POFF3" VALUE="0"/>
        <PARAMETER NAME="POFF4" VALUE="0"/>
        <PARAMETER NAME="POFF5" VALUE="0"/>
        <PARAMETER NAME="POFF6" VALUE="0"/>
        <PARAMETER NAME="POFF7" VALUE="0"/>
        <PARAMETER NAME="POFF8" VALUE="0"/>
        <PARAMETER NAME="POFF9" VALUE="0"/>
        <PARAMETER NAME="POFF10" VALUE="0"/>
        <PARAMETER NAME="POFF11" VALUE="0"/>
        <PARAMETER NAME="POFF12" VALUE="0"/>
        <PARAMETER NAME="POFF13" VALUE="0"/>
        <PARAMETER NAME="POFF14" VALUE="0"/>
        <PARAMETER NAME="POFF15" VALUE="0"/>
        <PARAMETER NAME="POFF16" VALUE="0"/>
        <PARAMETER NAME="POR_mode" VALUE="false"/>
        <PARAMETER NAME="Parameter_Entry" VALUE="System_Parameters"/>
        <PARAMETER NAME="PartsPresent" VALUE="Phase_Generator_and_SIN_COS_LUT"/>
        <PARAMETER NAME="Phase_Increment" VALUE="Fixed"/>
        <PARAMETER NAME="Phase_Offset_Angles1" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles2" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles3" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles4" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles5" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles6" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles7" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles8" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles9" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles10" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles11" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles12" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles13" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles14" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles15" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles16" VALUE="0"/>
        <PARAMETER NAME="Phase_Width" VALUE="28"/>
        <PARAMETER NAME="Phase_offset" VALUE="None"/>
        <PARAMETER NAME="Resync" VALUE="false"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="S_PHASE_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="Spurious_Free_Dynamic_Range" VALUE="45"/>
        <PARAMETER NAME="explicit_period" VALUE="false"/>
        <PARAMETER NAME="period" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Sine_wave_6MHz1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Bit_width_Casting_4" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="FIR_design_1_sim_clk_gen_0_0_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="16" FULLNAME="/c_addsub_0" HWVERSION="12.0" INSTANCE="c_addsub_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_addsub" VLNV="xilinx.com:ip:c_addsub:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_addsub;v=v12_0;d=pg120-c-addsub.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_BORROW_LOW" VALUE="1"/>
        <PARAMETER NAME="C_BYPASS_LOW" VALUE="0"/>
        <PARAMETER NAME="C_B_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="0000000000000000"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_CE_OVERRIDES_BYPASS" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BYPASS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_C_IN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_C_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_OUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="A_Type" VALUE="Signed"/>
        <PARAMETER NAME="A_Width" VALUE="16"/>
        <PARAMETER NAME="Add_Mode" VALUE="Add"/>
        <PARAMETER NAME="B_Constant" VALUE="false"/>
        <PARAMETER NAME="B_Type" VALUE="Signed"/>
        <PARAMETER NAME="B_Value" VALUE="0000000000000000"/>
        <PARAMETER NAME="B_Width" VALUE="16"/>
        <PARAMETER NAME="Borrow_Sense" VALUE="Active_Low"/>
        <PARAMETER NAME="Bypass" VALUE="false"/>
        <PARAMETER NAME="Bypass_CE_Priority" VALUE="CE_Overrides_Bypass"/>
        <PARAMETER NAME="Bypass_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="C_In" VALUE="false"/>
        <PARAMETER NAME="C_Out" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_c_addsub_0_0"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Out_Width" VALUE="16"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="Sync_Ctrl_Priority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="Bit_width_Casting_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Bit_width_Casting_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="Bit_width_Casting_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Bit_width_Casting_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" POLARITY="ACTIVE_HIGH" SIGIS="ce"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S" RIGHT="0" SIGIS="data" SIGNAME="c_addsub_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_2" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="16" FULLNAME="/c_addsub_1" HWVERSION="12.0" INSTANCE="c_addsub_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_addsub" VLNV="xilinx.com:ip:c_addsub:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_addsub;v=v12_0;d=pg120-c-addsub.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_BORROW_LOW" VALUE="1"/>
        <PARAMETER NAME="C_BYPASS_LOW" VALUE="0"/>
        <PARAMETER NAME="C_B_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="0000000000000000"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_CE_OVERRIDES_BYPASS" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BYPASS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_C_IN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_C_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_OUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="A_Type" VALUE="Signed"/>
        <PARAMETER NAME="A_Width" VALUE="16"/>
        <PARAMETER NAME="Add_Mode" VALUE="Add"/>
        <PARAMETER NAME="B_Constant" VALUE="false"/>
        <PARAMETER NAME="B_Type" VALUE="Signed"/>
        <PARAMETER NAME="B_Value" VALUE="0000000000000000"/>
        <PARAMETER NAME="B_Width" VALUE="16"/>
        <PARAMETER NAME="Borrow_Sense" VALUE="Active_Low"/>
        <PARAMETER NAME="Bypass" VALUE="false"/>
        <PARAMETER NAME="Bypass_CE_Priority" VALUE="CE_Overrides_Bypass"/>
        <PARAMETER NAME="Bypass_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="C_In" VALUE="false"/>
        <PARAMETER NAME="C_Out" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_c_addsub_0_1"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Out_Width" VALUE="16"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="Sync_Ctrl_Priority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="Bit_width_Casting_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Bit_width_Casting_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="Bit_width_Casting_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Bit_width_Casting_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" POLARITY="ACTIVE_HIGH" SIGIS="ce"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S" RIGHT="0" SIGIS="data" SIGNAME="c_addsub_1_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_2" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="16" FULLNAME="/c_addsub_2" HWVERSION="12.0" INSTANCE="c_addsub_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_addsub" VLNV="xilinx.com:ip:c_addsub:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_addsub;v=v12_0;d=pg120-c-addsub.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_BORROW_LOW" VALUE="1"/>
        <PARAMETER NAME="C_BYPASS_LOW" VALUE="0"/>
        <PARAMETER NAME="C_B_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="0000000000000000"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_CE_OVERRIDES_BYPASS" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BYPASS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_C_IN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_C_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_OUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="A_Type" VALUE="Signed"/>
        <PARAMETER NAME="A_Width" VALUE="16"/>
        <PARAMETER NAME="Add_Mode" VALUE="Add"/>
        <PARAMETER NAME="B_Constant" VALUE="false"/>
        <PARAMETER NAME="B_Type" VALUE="Signed"/>
        <PARAMETER NAME="B_Value" VALUE="0000000000000000"/>
        <PARAMETER NAME="B_Width" VALUE="16"/>
        <PARAMETER NAME="Borrow_Sense" VALUE="Active_Low"/>
        <PARAMETER NAME="Bypass" VALUE="false"/>
        <PARAMETER NAME="Bypass_CE_Priority" VALUE="CE_Overrides_Bypass"/>
        <PARAMETER NAME="Bypass_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="C_In" VALUE="false"/>
        <PARAMETER NAME="C_Out" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_c_addsub_0_2"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Out_Width" VALUE="16"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="Sync_Ctrl_Priority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="c_addsub_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_0" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="c_addsub_1_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_1" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" POLARITY="ACTIVE_HIGH" SIGIS="ce"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S" RIGHT="0" SIGIS="data" SIGNAME="c_addsub_2_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_3" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="16" FULLNAME="/c_addsub_3" HWVERSION="12.0" INSTANCE="c_addsub_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_addsub" VLNV="xilinx.com:ip:c_addsub:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_addsub;v=v12_0;d=pg120-c-addsub.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_BORROW_LOW" VALUE="1"/>
        <PARAMETER NAME="C_BYPASS_LOW" VALUE="0"/>
        <PARAMETER NAME="C_B_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="0000000000000000"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_CE_OVERRIDES_BYPASS" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BYPASS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_C_IN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_C_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_OUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="A_Type" VALUE="Signed"/>
        <PARAMETER NAME="A_Width" VALUE="16"/>
        <PARAMETER NAME="Add_Mode" VALUE="Add"/>
        <PARAMETER NAME="B_Constant" VALUE="false"/>
        <PARAMETER NAME="B_Type" VALUE="Signed"/>
        <PARAMETER NAME="B_Value" VALUE="0000000000000000"/>
        <PARAMETER NAME="B_Width" VALUE="16"/>
        <PARAMETER NAME="Borrow_Sense" VALUE="Active_Low"/>
        <PARAMETER NAME="Bypass" VALUE="false"/>
        <PARAMETER NAME="Bypass_CE_Priority" VALUE="CE_Overrides_Bypass"/>
        <PARAMETER NAME="Bypass_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="C_In" VALUE="false"/>
        <PARAMETER NAME="C_Out" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_c_addsub_0_3"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Out_Width" VALUE="16"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="Sync_Ctrl_Priority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="c_addsub_2_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_2" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="Bit_width_Casting_5_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Bit_width_Casting_5" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" POLARITY="ACTIVE_HIGH" SIGIS="ce"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S" RIGHT="0" SIGIS="data" SIGNAME="c_addsub_3_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIR_Lowpass_Filter_0" PORT="data_in"/>
            <CONNECTION INSTANCE="External_Ports" PORT="All_Freq_Signal"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="16" FULLNAME="/c_addsub_4" HWVERSION="12.0" INSTANCE="c_addsub_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_addsub" VLNV="xilinx.com:ip:c_addsub:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_addsub;v=v12_0;d=pg120-c-addsub.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_BORROW_LOW" VALUE="1"/>
        <PARAMETER NAME="C_BYPASS_LOW" VALUE="0"/>
        <PARAMETER NAME="C_B_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="0000000000000000"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_CE_OVERRIDES_BYPASS" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BYPASS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_C_IN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_C_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_OUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="A_Type" VALUE="Signed"/>
        <PARAMETER NAME="A_Width" VALUE="16"/>
        <PARAMETER NAME="Add_Mode" VALUE="Add"/>
        <PARAMETER NAME="B_Constant" VALUE="false"/>
        <PARAMETER NAME="B_Type" VALUE="Signed"/>
        <PARAMETER NAME="B_Value" VALUE="0000000000000000"/>
        <PARAMETER NAME="B_Width" VALUE="16"/>
        <PARAMETER NAME="Borrow_Sense" VALUE="Active_Low"/>
        <PARAMETER NAME="Bypass" VALUE="false"/>
        <PARAMETER NAME="Bypass_CE_Priority" VALUE="CE_Overrides_Bypass"/>
        <PARAMETER NAME="Bypass_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="C_In" VALUE="false"/>
        <PARAMETER NAME="C_Out" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_c_addsub_3_0"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Out_Width" VALUE="16"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="Sync_Ctrl_Priority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="Bit_width_Casting_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Bit_width_Casting_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="Bit_width_Casting_5_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Bit_width_Casting_5" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" POLARITY="ACTIVE_HIGH" SIGIS="ce"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S" RIGHT="0" SIGIS="data" SIGNAME="c_addsub_4_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIR_Lowpass_Filter_1" PORT="data_in"/>
            <CONNECTION INSTANCE="External_Ports" PORT="Mixed_Signal"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="16" FULLNAME="/c_addsub_5" HWVERSION="12.0" INSTANCE="c_addsub_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_addsub" VLNV="xilinx.com:ip:c_addsub:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_addsub;v=v12_0;d=pg120-c-addsub.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_BORROW_LOW" VALUE="1"/>
        <PARAMETER NAME="C_BYPASS_LOW" VALUE="0"/>
        <PARAMETER NAME="C_B_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="0000000000000000"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_CE_OVERRIDES_BYPASS" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BYPASS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_C_IN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_C_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_OUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="A_Type" VALUE="Signed"/>
        <PARAMETER NAME="A_Width" VALUE="16"/>
        <PARAMETER NAME="Add_Mode" VALUE="Add"/>
        <PARAMETER NAME="B_Constant" VALUE="false"/>
        <PARAMETER NAME="B_Type" VALUE="Signed"/>
        <PARAMETER NAME="B_Value" VALUE="0000000000000000"/>
        <PARAMETER NAME="B_Width" VALUE="16"/>
        <PARAMETER NAME="Borrow_Sense" VALUE="Active_Low"/>
        <PARAMETER NAME="Bypass" VALUE="false"/>
        <PARAMETER NAME="Bypass_CE_Priority" VALUE="CE_Overrides_Bypass"/>
        <PARAMETER NAME="Bypass_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="C_In" VALUE="false"/>
        <PARAMETER NAME="C_Out" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_c_addsub_4_0"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Out_Width" VALUE="16"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="Sync_Ctrl_Priority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="Bit_width_Casting_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Bit_width_Casting_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="Bit_width_Casting_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Bit_width_Casting_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" POLARITY="ACTIVE_HIGH" SIGIS="ce"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S" RIGHT="0" SIGIS="data" SIGNAME="c_addsub_5_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIR_Lowpass_Filter_2" PORT="data_in"/>
            <CONNECTION INSTANCE="External_Ports" PORT="Transition_Band_Signal"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/sim_clk_gen_0" HWVERSION="1.0" INSTANCE="sim_clk_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sim_clk_gen;v=v1_0;d=pb054-sim-clk-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_CYCLES_BEFORE_SHUTDOWN" VALUE="0"/>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="10"/>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Single_Ended"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="100"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="FIR_design_1_sim_clk_gen_0_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Sine_wave_500kHz" PORT="aclk"/>
            <CONNECTION INSTANCE="Sine_wave_1MHz" PORT="aclk"/>
            <CONNECTION INSTANCE="Sine_wave_3o5MHz" PORT="aclk"/>
            <CONNECTION INSTANCE="Sine_wave_6MHz1" PORT="aclk"/>
            <CONNECTION INSTANCE="Sine_wave_10MHz" PORT="aclk"/>
            <CONNECTION INSTANCE="FIR_Lowpass_Filter_0" PORT="clk"/>
            <CONNECTION INSTANCE="c_addsub_2" PORT="CLK"/>
            <CONNECTION INSTANCE="c_addsub_0" PORT="CLK"/>
            <CONNECTION INSTANCE="c_addsub_1" PORT="CLK"/>
            <CONNECTION INSTANCE="c_addsub_3" PORT="CLK"/>
            <CONNECTION INSTANCE="FIR_Lowpass_Filter_1" PORT="clk"/>
            <CONNECTION INSTANCE="c_addsub_4" PORT="CLK"/>
            <CONNECTION INSTANCE="c_addsub_5" PORT="CLK"/>
            <CONNECTION INSTANCE="FIR_Lowpass_Filter_2" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_rst" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
