{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584917925216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584917925224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 22 17:58:44 2020 " "Processing started: Sun Mar 22 17:58:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584917925224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917925224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917925224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1584917927081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1584917927081 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nois_system.qsys " "Elaborating Platform Designer system entity \"nois_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584917940156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:05 Progress: Loading lab8_provided_bat/nois_system.qsys " "2020.03.22.17:59:05 Progress: Loading lab8_provided_bat/nois_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917945579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:06 Progress: Reading input file " "2020.03.22.17:59:06 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917946604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:06 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.03.22.17:59:06 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917946738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:07 Progress: Parameterizing module clk_0 " "2020.03.22.17:59:07 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917947720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:07 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2020.03.22.17:59:07 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917947722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:07 Progress: Parameterizing module jtag_uart_0 " "2020.03.22.17:59:07 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917947892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:07 Progress: Adding keycode \[altera_avalon_pio 18.1\] " "2020.03.22.17:59:07 Progress: Adding keycode \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917947896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:07 Progress: Parameterizing module keycode " "2020.03.22.17:59:07 Progress: Parameterizing module keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917947929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:07 Progress: Adding keys \[altera_avalon_pio 18.1\] " "2020.03.22.17:59:07 Progress: Adding keys \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917947931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:07 Progress: Parameterizing module keys " "2020.03.22.17:59:07 Progress: Parameterizing module keys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917947932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:07 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2020.03.22.17:59:07 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917947933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Parameterizing module nios2_gen2_0 " "2020.03.22.17:59:08 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2020.03.22.17:59:08 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Parameterizing module onchip_memory2_0 " "2020.03.22.17:59:08 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.1\] " "2020.03.22.17:59:08 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Parameterizing module otg_hpi_address " "2020.03.22.17:59:08 Progress: Parameterizing module otg_hpi_address" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.1\] " "2020.03.22.17:59:08 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Parameterizing module otg_hpi_cs " "2020.03.22.17:59:08 Progress: Parameterizing module otg_hpi_cs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.1\] " "2020.03.22.17:59:08 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Parameterizing module otg_hpi_data " "2020.03.22.17:59:08 Progress: Parameterizing module otg_hpi_data" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.1\] " "2020.03.22.17:59:08 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Parameterizing module otg_hpi_r " "2020.03.22.17:59:08 Progress: Parameterizing module otg_hpi_r" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.1\] " "2020.03.22.17:59:08 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Parameterizing module otg_hpi_reset " "2020.03.22.17:59:08 Progress: Parameterizing module otg_hpi_reset" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.1\] " "2020.03.22.17:59:08 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Parameterizing module otg_hpi_w " "2020.03.22.17:59:08 Progress: Parameterizing module otg_hpi_w" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2020.03.22.17:59:08 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Parameterizing module sdram " "2020.03.22.17:59:08 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Adding sdram_pll \[altpll 18.1\] " "2020.03.22.17:59:08 Progress: Adding sdram_pll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Parameterizing module sdram_pll " "2020.03.22.17:59:08 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2020.03.22.17:59:08 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Parameterizing module sysid_qsys_0 " "2020.03.22.17:59:08 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Building connections " "2020.03.22.17:59:08 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Parameterizing connections " "2020.03.22.17:59:08 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:08 Progress: Validating " "2020.03.22.17:59:08 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917948972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.22.17:59:10 Progress: Done reading input file " "2020.03.22.17:59:10 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917950435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nois_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nois_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917952319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nois_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nois_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917952320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nois_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nois_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917952320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nois_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nois_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917952321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nois_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nois_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917952321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nois_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Nois_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917952321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nois_system: Generating nois_system \"nois_system\" for QUARTUS_SYNTH " "Nois_system: Generating nois_system \"nois_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917953606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917957959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917957978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917957985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917957991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'nois_system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'nois_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917964170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nois_system_jtag_uart_0 --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0002_jtag_uart_0_gen//nois_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nois_system_jtag_uart_0 --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0002_jtag_uart_0_gen//nois_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917964170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'nois_system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'nois_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917964694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"nois_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"nois_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917964714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Starting RTL generation for module 'nois_system_keycode' " "Keycode: Starting RTL generation for module 'nois_system_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917964722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nois_system_keycode --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0003_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0003_keycode_gen//nois_system_keycode_component_configuration.pl  --do_build_sim=0  \] " "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nois_system_keycode --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0003_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0003_keycode_gen//nois_system_keycode_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917964722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Done RTL generation for module 'nois_system_keycode' " "Keycode: Done RTL generation for module 'nois_system_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917965070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: \"nois_system\" instantiated altera_avalon_pio \"keycode\" " "Keycode: \"nois_system\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917965082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Starting RTL generation for module 'nois_system_keys' " "Keys: Starting RTL generation for module 'nois_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917965090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nois_system_keys --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0004_keys_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0004_keys_gen//nois_system_keys_component_configuration.pl  --do_build_sim=0  \] " "Keys:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nois_system_keys --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0004_keys_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0004_keys_gen//nois_system_keys_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917965090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Done RTL generation for module 'nois_system_keys' " "Keys: Done RTL generation for module 'nois_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917965424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: \"nois_system\" instantiated altera_avalon_pio \"keys\" " "Keys: \"nois_system\" instantiated altera_avalon_pio \"keys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917965436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"nois_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"nois_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917966645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'nois_system_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'nois_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917966655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nois_system_onchip_memory2_0 --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0005_onchip_memory2_0_gen//nois_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nois_system_onchip_memory2_0 --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0005_onchip_memory2_0_gen//nois_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917966655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'nois_system_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'nois_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917967026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"nois_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"nois_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917967051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Starting RTL generation for module 'nois_system_otg_hpi_address' " "Otg_hpi_address: Starting RTL generation for module 'nois_system_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917967062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nois_system_otg_hpi_address --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0006_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0006_otg_hpi_address_gen//nois_system_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nois_system_otg_hpi_address --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0006_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0006_otg_hpi_address_gen//nois_system_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917967062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Done RTL generation for module 'nois_system_otg_hpi_address' " "Otg_hpi_address: Done RTL generation for module 'nois_system_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917967432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: \"nois_system\" instantiated altera_avalon_pio \"otg_hpi_address\" " "Otg_hpi_address: \"nois_system\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917967444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Starting RTL generation for module 'nois_system_otg_hpi_cs' " "Otg_hpi_cs: Starting RTL generation for module 'nois_system_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917967452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nois_system_otg_hpi_cs --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0007_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0007_otg_hpi_cs_gen//nois_system_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nois_system_otg_hpi_cs --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0007_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0007_otg_hpi_cs_gen//nois_system_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917967452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Done RTL generation for module 'nois_system_otg_hpi_cs' " "Otg_hpi_cs: Done RTL generation for module 'nois_system_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917967795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: \"nois_system\" instantiated altera_avalon_pio \"otg_hpi_cs\" " "Otg_hpi_cs: \"nois_system\" instantiated altera_avalon_pio \"otg_hpi_cs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917967808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Starting RTL generation for module 'nois_system_otg_hpi_data' " "Otg_hpi_data: Starting RTL generation for module 'nois_system_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917967817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nois_system_otg_hpi_data --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0008_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0008_otg_hpi_data_gen//nois_system_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nois_system_otg_hpi_data --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0008_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0008_otg_hpi_data_gen//nois_system_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917967817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Done RTL generation for module 'nois_system_otg_hpi_data' " "Otg_hpi_data: Done RTL generation for module 'nois_system_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917968160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: \"nois_system\" instantiated altera_avalon_pio \"otg_hpi_data\" " "Otg_hpi_data: \"nois_system\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917968173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'nois_system_sdram' " "Sdram: Starting RTL generation for module 'nois_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917968181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nois_system_sdram --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0009_sdram_gen//nois_system_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nois_system_sdram --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0009_sdram_gen//nois_system_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917968182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'nois_system_sdram' " "Sdram: Done RTL generation for module 'nois_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917968868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"nois_system\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"nois_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917968889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"nois_system\" instantiated altpll \"sdram_pll\" " "Sdram_pll: \"nois_system\" instantiated altpll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917970918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"nois_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"nois_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917970929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917982452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917983094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917983724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917984356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917984979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917985652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917986273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917986886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917987533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917988181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917988806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917989423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917990048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584917990661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nois_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nois_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918000521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nois_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nois_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918000529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nois_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nois_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918000536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nois_system_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'nois_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918000558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nois_system_nios2_gen2_0_cpu --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0015_cpu_gen//nois_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nois_system_nios2_gen2_0_cpu --dir=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/JAREDT~1/AppData/Local/Temp/alt8343_8340916579149681586.dir/0015_cpu_gen//nois_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918000558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.22 18:00:01 (*) Starting Nios II generation " "Cpu: # 2020.03.22 18:00:01 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.22 18:00:01 (*)   Checking for plaintext license. " "Cpu: # 2020.03.22 18:00:01 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.22 18:00:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2020.03.22 18:00:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.22 18:00:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.03.22 18:00:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.22 18:00:02 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.03.22 18:00:02 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.22 18:00:02 (*)   Plaintext license not found. " "Cpu: # 2020.03.22 18:00:02 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.22 18:00:02 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.03.22 18:00:02 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.22 18:00:02 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.03.22 18:00:02 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.22 18:00:02 (*)   Creating all objects for CPU " "Cpu: # 2020.03.22 18:00:02 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.22 18:00:04 (*)   Generating RTL from CPU objects " "Cpu: # 2020.03.22 18:00:04 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.22 18:00:04 (*)   Creating plain-text RTL " "Cpu: # 2020.03.22 18:00:04 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.03.22 18:00:05 (*) Done Nios II generation " "Cpu: # 2020.03.22 18:00:05 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nois_system_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'nois_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918005991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918006017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918006046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918006076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918006092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918006104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918006114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918006136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918006163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_merlin_arbitrator.sv " "Reusing file F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918006178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918006187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918006198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918006229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_merlin_arbitrator.sv " "Reusing file F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918006231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918006258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_merlin_arbitrator.sv " "Reusing file F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918006259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918006264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918007562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918007569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nois_system: Done \"nois_system\" with 36 modules, 53 files " "Nois_system: Done \"nois_system\" with 36 modules, 53 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918007570 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nois_system.qsys " "Finished elaborating Platform Designer system entity \"nois_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918009352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/lab8_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/lab8_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc " "Found entity 1: lab8_soc" {  } { { "lab8_soc/synthesis/lab8_soc.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/lab8_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_irq_mapper " "Found entity 1: lab8_soc_irq_mapper" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0 " "Found entity 1: lab8_soc_mm_interconnect_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009823 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584918009854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584918009854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_003_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009856 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_003 " "Found entity 2: lab8_soc_mm_interconnect_0_router_003" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584918009859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584918009859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009860 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_002 " "Found entity 2: lab8_soc_mm_interconnect_0_router_002" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584918009863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584918009864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009865 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_001 " "Found entity 2: lab8_soc_mm_interconnect_0_router_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584918009869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584918009869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009871 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router " "Found entity 2: lab8_soc_mm_interconnect_0_router" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sysid_qsys_0 " "Found entity 1: lab8_soc_sysid_qsys_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab8_soc_sdram_pll_dffpipe_l2c" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009910 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab8_soc_sdram_pll_stdsync_sv6" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009910 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_sdram_pll_altpll_lqa2 " "Found entity 3: lab8_soc_sdram_pll_altpll_lqa2" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009910 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_sdram_pll " "Found entity 4: lab8_soc_sdram_pll" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_input_efifo_module " "Found entity 1: lab8_soc_sdram_input_efifo_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009917 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram " "Found entity 2: lab8_soc_sdram" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_data " "Found entity 1: lab8_soc_otg_hpi_data" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_cs " "Found entity 1: lab8_soc_otg_hpi_cs" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_address " "Found entity 1: lab8_soc_otg_hpi_address" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_onchip_memory2_0 " "Found entity 1: lab8_soc_onchip_memory2_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0 " "Found entity 1: lab8_soc_nios2_gen2_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab8_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab8_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab8_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab8_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab8_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab8_soc_nios2_gen2_0_cpu " "Found entity 21: lab8_soc_nios2_gen2_0_cpu" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918009997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918009997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_keys " "Found entity 1: lab8_soc_keys" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_keys.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_keycode " "Found entity 1: lab8_soc_keycode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_keycode.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab8_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010025 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab8_soc_jtag_uart_0_scfifo_w" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010025 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab8_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010025 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab8_soc_jtag_uart_0_scfifo_r" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010025 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_jtag_uart_0 " "Found entity 5: lab8_soc_jtag_uart_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "F:/lab8_provided_bat/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "F:/lab8_provided_bat/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010053 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "F:/lab8_provided_bat/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1584918010060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "F:/lab8_provided_bat/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "F:/lab8_provided_bat/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "F:/lab8_provided_bat/ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "F:/lab8_provided_bat/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/nois_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/nois_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system " "Found entity 1: nois_system" {  } { { "db/ip/nois_system/nois_system.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/nois_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nois_system/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/nois_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/nois_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nois_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nois_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nois_system/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010170 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nois_system/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nois_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nois_system/submodules/altera_merlin_master_agent.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nois_system/submodules/altera_merlin_master_translator.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nois_system/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nois_system/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nois_system/submodules/altera_reset_controller.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nois_system/submodules/altera_reset_synchronizer.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/nois_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_irq_mapper " "Found entity 1: nois_system_irq_mapper" {  } { { "db/ip/nois_system/submodules/nois_system_irq_mapper.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nois_system/submodules/nois_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: nois_system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/nois_system/submodules/nois_system_jtag_uart_0.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010310 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_jtag_uart_0_scfifo_w " "Found entity 2: nois_system_jtag_uart_0_scfifo_w" {  } { { "db/ip/nois_system/submodules/nois_system_jtag_uart_0.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010310 ""} { "Info" "ISGN_ENTITY_NAME" "3 nois_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: nois_system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/nois_system/submodules/nois_system_jtag_uart_0.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010310 ""} { "Info" "ISGN_ENTITY_NAME" "4 nois_system_jtag_uart_0_scfifo_r " "Found entity 4: nois_system_jtag_uart_0_scfifo_r" {  } { { "db/ip/nois_system/submodules/nois_system_jtag_uart_0.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010310 ""} { "Info" "ISGN_ENTITY_NAME" "5 nois_system_jtag_uart_0 " "Found entity 5: nois_system_jtag_uart_0" {  } { { "db/ip/nois_system/submodules/nois_system_jtag_uart_0.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_keycode " "Found entity 1: nois_system_keycode" {  } { { "db/ip/nois_system/submodules/nois_system_keycode.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_keys " "Found entity 1: nois_system_keys" {  } { { "db/ip/nois_system/submodules/nois_system_keys.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0 " "Found entity 1: nois_system_mm_interconnect_0" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nois_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nois_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_cmd_demux " "Found entity 1: nois_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nois_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_cmd_mux " "Found entity 1: nois_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nois_system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nois_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584918010480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nois_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584918010480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_router_default_decode " "Found entity 1: nois_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010485 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_mm_interconnect_0_router " "Found entity 2: nois_system_mm_interconnect_0_router" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nois_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_001.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584918010496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nois_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_001.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584918010496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nois_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_001.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010501 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_mm_interconnect_0_router_001 " "Found entity 2: nois_system_mm_interconnect_0_router_001" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_001.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nois_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_002.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584918010504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nois_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_002.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584918010504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nois_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_002.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010508 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_mm_interconnect_0_router_002 " "Found entity 2: nois_system_mm_interconnect_0_router_002" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_002.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nois_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_003.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584918010511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nois_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_003.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584918010511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: nois_system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_003.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010516 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_mm_interconnect_0_router_003 " "Found entity 2: nois_system_mm_interconnect_0_router_003" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_003.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_rsp_demux " "Found entity 1: nois_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_rsp_demux.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nois_system_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_rsp_mux " "Found entity 1: nois_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nois_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nois_system/submodules/nois_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_gen2_0 " "Found entity 1: nois_system_nios2_gen2_0" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nois_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nois_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "3 nois_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nois_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "4 nois_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nois_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "5 nois_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nois_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "6 nois_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nois_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "7 nois_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nois_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "8 nois_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nois_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "9 nois_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nois_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "10 nois_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nois_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "11 nois_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nois_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "12 nois_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nois_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "13 nois_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nois_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "14 nois_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nois_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "15 nois_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nois_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "16 nois_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nois_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "17 nois_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nois_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "18 nois_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nois_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "19 nois_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nois_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "20 nois_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nois_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""} { "Info" "ISGN_ENTITY_NAME" "21 nois_system_nios2_gen2_0_cpu " "Found entity 21: nois_system_nios2_gen2_0_cpu" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nois_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nois_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nois_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: nois_system_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_onchip_memory2_0 " "Found entity 1: nois_system_onchip_memory2_0" {  } { { "db/ip/nois_system/submodules/nois_system_onchip_memory2_0.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_otg_hpi_address " "Found entity 1: nois_system_otg_hpi_address" {  } { { "db/ip/nois_system/submodules/nois_system_otg_hpi_address.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_otg_hpi_cs " "Found entity 1: nois_system_otg_hpi_cs" {  } { { "db/ip/nois_system/submodules/nois_system_otg_hpi_cs.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_otg_hpi_data " "Found entity 1: nois_system_otg_hpi_data" {  } { { "db/ip/nois_system/submodules/nois_system_otg_hpi_data.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nois_system/submodules/nois_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_sdram_input_efifo_module " "Found entity 1: nois_system_sdram_input_efifo_module" {  } { { "db/ip/nois_system/submodules/nois_system_sdram.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010747 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_sdram " "Found entity 2: nois_system_sdram" {  } { { "db/ip/nois_system/submodules/nois_system_sdram.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/nois_system/submodules/nois_system_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_sdram_pll_dffpipe_l2c " "Found entity 1: nois_system_sdram_pll_dffpipe_l2c" {  } { { "db/ip/nois_system/submodules/nois_system_sdram_pll.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010769 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_sdram_pll_stdsync_sv6 " "Found entity 2: nois_system_sdram_pll_stdsync_sv6" {  } { { "db/ip/nois_system/submodules/nois_system_sdram_pll.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010769 ""} { "Info" "ISGN_ENTITY_NAME" "3 nois_system_sdram_pll_altpll_lqa2 " "Found entity 3: nois_system_sdram_pll_altpll_lqa2" {  } { { "db/ip/nois_system/submodules/nois_system_sdram_pll.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010769 ""} { "Info" "ISGN_ENTITY_NAME" "4 nois_system_sdram_pll " "Found entity 4: nois_system_sdram_pll" {  } { { "db/ip/nois_system/submodules/nois_system_sdram_pll.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois_system/submodules/nois_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois_system/submodules/nois_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_sysid_qsys_0 " "Found entity 1: nois_system_sysid_qsys_0" {  } { { "db/ip/nois_system/submodules/nois_system_sysid_qsys_0.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918010782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918010782 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1584918010805 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1584918010805 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1584918010805 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1584918010807 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_sdram.v(318) " "Verilog HDL or VHDL warning at nois_system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/nois_system/submodules/nois_system_sdram.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1584918010862 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_sdram.v(328) " "Verilog HDL or VHDL warning at nois_system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/nois_system/submodules/nois_system_sdram.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1584918010862 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_sdram.v(338) " "Verilog HDL or VHDL warning at nois_system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/nois_system/submodules/nois_system_sdram.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1584918010862 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_sdram.v(682) " "Verilog HDL or VHDL warning at nois_system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/nois_system/submodules/nois_system_sdram.v" "" { Text "F:/lab8_provided_bat/db/ip/nois_system/submodules/nois_system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1584918010864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1584918011273 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R lab8.sv(20) " "Output port \"VGA_R\" at lab8.sv(20) has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584918011275 "|lab8"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G lab8.sv(21) " "Output port \"VGA_G\" at lab8.sv(21) has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584918011276 "|lab8"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B lab8.sv(22) " "Output port \"VGA_B\" at lab8.sv(22) has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584918011276 "|lab8"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N lab8.sv(24) " "Output port \"VGA_SYNC_N\" at lab8.sv(24) has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584918011276 "|lab8"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N lab8.sv(25) " "Output port \"VGA_BLANK_N\" at lab8.sv(25) has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584918011276 "|lab8"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS lab8.sv(26) " "Output port \"VGA_VS\" at lab8.sv(26) has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584918011276 "|lab8"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS lab8.sv(27) " "Output port \"VGA_HS\" at lab8.sv(27) has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584918011276 "|lab8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "lab8.sv" "hpi_io_inst" { Text "F:/lab8_provided_bat/lab8.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918011302 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "from_sw_data_in hpi_io_intf.sv(4) " "Output port \"from_sw_data_in\" at hpi_io_intf.sv(4) has no driver" {  } { { "hpi_io_intf.sv" "" { Text "F:/lab8_provided_bat/hpi_io_intf.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584918011302 "|lab8|hpi_io_intf:hpi_io_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR hpi_io_intf.sv(8) " "Output port \"OTG_ADDR\" at hpi_io_intf.sv(8) has no driver" {  } { { "hpi_io_intf.sv" "" { Text "F:/lab8_provided_bat/hpi_io_intf.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584918011302 "|lab8|hpi_io_intf:hpi_io_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N hpi_io_intf.sv(9) " "Output port \"OTG_RD_N\" at hpi_io_intf.sv(9) has no driver" {  } { { "hpi_io_intf.sv" "" { Text "F:/lab8_provided_bat/hpi_io_intf.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584918011302 "|lab8|hpi_io_intf:hpi_io_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N hpi_io_intf.sv(9) " "Output port \"OTG_WR_N\" at hpi_io_intf.sv(9) has no driver" {  } { { "hpi_io_intf.sv" "" { Text "F:/lab8_provided_bat/hpi_io_intf.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584918011302 "|lab8|hpi_io_intf:hpi_io_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N hpi_io_intf.sv(9) " "Output port \"OTG_CS_N\" at hpi_io_intf.sv(9) has no driver" {  } { { "hpi_io_intf.sv" "" { Text "F:/lab8_provided_bat/hpi_io_intf.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584918011302 "|lab8|hpi_io_intf:hpi_io_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N hpi_io_intf.sv(10) " "Output port \"OTG_RST_N\" at hpi_io_intf.sv(10) has no driver" {  } { { "hpi_io_intf.sv" "" { Text "F:/lab8_provided_bat/hpi_io_intf.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584918011302 "|lab8|hpi_io_intf:hpi_io_inst"}
{ "Warning" "WSGN_EMPTY_SHELL" "hpi_io_intf " "Entity \"hpi_io_intf\" contains only dangling pins" {  } { { "lab8.sv" "hpi_io_inst" { Text "F:/lab8_provided_bat/lab8.sv" 80 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1584918011303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc lab8_soc:nios_system " "Elaborating entity \"lab8_soc\" for hierarchy \"lab8_soc:nios_system\"" {  } { { "lab8.sv" "nios_system" { Text "F:/lab8_provided_bat/lab8.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918011326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_jtag_uart_0 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab8_soc_jtag_uart_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "jtag_uart_0" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/lab8_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918011408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_jtag_uart_0_scfifo_w lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab8_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "the_lab8_soc_jtag_uart_0_scfifo_w" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918011446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "wfifo" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918011822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918011845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918011845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918011845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918011845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918011845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918011845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918011845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918011845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918011845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918011845 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584918011845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "F:/lab8_provided_bat/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918011935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918011935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918011939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "F:/lab8_provided_bat/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918011989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918011989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "F:/lab8_provided_bat/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918011996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "F:/lab8_provided_bat/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918012049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918012049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "F:/lab8_provided_bat/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918012070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "F:/lab8_provided_bat/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918012165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918012165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "F:/lab8_provided_bat/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918012174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "F:/lab8_provided_bat/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918012276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918012276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "F:/lab8_provided_bat/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918012284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "F:/lab8_provided_bat/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918012379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918012379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "F:/lab8_provided_bat/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918012387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_jtag_uart_0_scfifo_r lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab8_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "the_lab8_soc_jtag_uart_0_scfifo_r" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918012441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "lab8_soc_jtag_uart_0_alt_jtag_atlantic" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918013002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918013062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918013062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918013062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918013062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918013062 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584918013062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918014065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918014359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_keycode lab8_soc:nios_system\|lab8_soc_keycode:keycode " "Elaborating entity \"lab8_soc_keycode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_keycode:keycode\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "keycode" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/lab8_soc.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918014457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_keys lab8_soc:nios_system\|lab8_soc_keys:keys " "Elaborating entity \"lab8_soc_keys\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_keys:keys\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "keys" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/lab8_soc.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918014482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0 lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab8_soc_nios2_gen2_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "nios2_gen2_0" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/lab8_soc.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918014506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" "cpu" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918014533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_test_bench lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_test_bench" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918014720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_register_bank_a_module lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_register_bank_a" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918014753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918014950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918014987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918014988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918014988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918014988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918014988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918014988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918014988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918014988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918014988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918014988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918014988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918014988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918014988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918014988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918014988 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584918014988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "F:/lab8_provided_bat/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918015133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918015133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_register_bank_b_module lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_register_bank_b" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918015483 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584918015483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_break lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_im lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_ocimem lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918015974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918016043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918016102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918016130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016131 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584918016131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "F:/lab8_provided_bat/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918016248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918016248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918016252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918016322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_debug_slave_tck lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918016356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918016466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918016651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918016671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016671 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584918016671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918016689 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918016754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918016778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918016823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_onchip_memory2_0 lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab8_soc_onchip_memory2_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "onchip_memory2_0" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/lab8_soc.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918016867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "the_altsyncram" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918016909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918016936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab8_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab8_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918016936 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584918016936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sqg1 " "Found entity 1: altsyncram_sqg1" {  } { { "db/altsyncram_sqg1.tdf" "" { Text "F:/lab8_provided_bat/db/altsyncram_sqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918017061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918017061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sqg1 lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sqg1:auto_generated " "Elaborating entity \"altsyncram_sqg1\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918017068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_otg_hpi_address lab8_soc:nios_system\|lab8_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"lab8_soc_otg_hpi_address\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "otg_hpi_address" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/lab8_soc.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918017542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_otg_hpi_cs lab8_soc:nios_system\|lab8_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"lab8_soc_otg_hpi_cs\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "otg_hpi_cs" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/lab8_soc.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918017566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_otg_hpi_data lab8_soc:nios_system\|lab8_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"lab8_soc_otg_hpi_data\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "otg_hpi_data" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/lab8_soc.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918017590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram lab8_soc:nios_system\|lab8_soc_sdram:sdram " "Elaborating entity \"lab8_soc_sdram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram:sdram\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "sdram" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/lab8_soc.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918017631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_input_efifo_module lab8_soc:nios_system\|lab8_soc_sdram:sdram\|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module " "Elaborating entity \"lab8_soc_sdram_input_efifo_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram:sdram\|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "the_lab8_soc_sdram_input_efifo_module" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918017799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab8_soc_sdram_pll\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "sdram_pll" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/lab8_soc.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918017835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll_stdsync_sv6 lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab8_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "stdsync2" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918017859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll_dffpipe_l2c lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2\|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab8_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2\|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "dffpipe3" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918017881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll_altpll_lqa2 lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"lab8_soc_sdram_pll_altpll_lqa2\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "sd1" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918017901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sysid_qsys_0 lab8_soc:nios_system\|lab8_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab8_soc_sysid_qsys_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "sysid_qsys_0" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/lab8_soc.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918017923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab8_soc_mm_interconnect_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "mm_interconnect_0" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/lab8_soc.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918017942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918018700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918018731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918018761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918018794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918018828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918018895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918018928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918018958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "keys_s1_translator" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 3025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab8_soc_mm_interconnect_0_router\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "router" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router\|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router\|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "router_001" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_001_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001\|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001\|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_002 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_002\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "router_002" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_002_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002\|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002\|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_003 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_003\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "router_003" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_003_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003\|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003\|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_demux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "cmd_demux" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_demux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_mux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "cmd_mux" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918019997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_mux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_demux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "rsp_demux" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_demux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_mux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "rsp_mux" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 5066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_mux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 5113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "crosser" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 5147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_avalon_st_adapter lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab8_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 5278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_irq_mapper lab8_soc:nios_system\|lab8_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab8_soc_irq_mapper\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_irq_mapper:irq_mapper\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "irq_mapper" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/lab8_soc.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "rst_controller" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/lab8_soc.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "rst_controller_001" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/lab8_soc.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "rst_controller_002" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/lab8_soc.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "lab8.sv" "vga_clk_instance" { Text "F:/lab8_provided_bat/lab8.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918020984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "F:/lab8_provided_bat/vga_clk.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918021152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "F:/lab8_provided_bat/vga_clk.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918021181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584918021182 ""}  } { { "vga_clk.v" "" { Text "F:/lab8_provided_bat/vga_clk.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584918021182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "F:/lab8_provided_bat/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918021278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918021278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918021288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "lab8.sv" "vga_controller_instance" { Text "F:/lab8_provided_bat/lab8.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918021342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:ball_instance " "Elaborating entity \"ball\" for hierarchy \"ball:ball_instance\"" {  } { { "lab8.sv" "ball_instance" { Text "F:/lab8_provided_bat/lab8.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918021366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "lab8.sv" "color_instance" { Text "F:/lab8_provided_bat/lab8.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918021396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "lab8.sv" "hex_inst_0" { Text "F:/lab8_provided_bat/lab8.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918021433 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1584918024826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.03.22.18:00:29 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2020.03.22.18:00:29 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918030000 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918033839 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918034035 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918038803 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918039032 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918039272 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918039535 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918039541 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918039542 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1584918040245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "F:/lab8_provided_bat/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918040650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918040650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/lab8_provided_bat/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918040815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918040815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/lab8_provided_bat/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918040827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918040827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/lab8_provided_bat/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918040948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918040948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/lab8_provided_bat/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918041114 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/lab8_provided_bat/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918041114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918041114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/lab8_provided_bat/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584918041241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918041241 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1584918045920 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1584918045920 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1584918048849 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584918049085 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584918049085 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584918049085 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584918049085 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584918049085 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584918049085 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584918049085 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584918049085 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584918049085 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584918049085 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584918049085 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584918049085 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584918049085 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584918049085 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584918049085 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584918049085 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1584918049085 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 442 -1 0 } } { "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 356 -1 0 } } { "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 352 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 398 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 266 -1 0 } } { "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/lab8_provided_bat/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1584918049120 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1584918049121 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584918050935 "|lab8|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1584918050935 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918051371 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "98 " "98 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1584918054503 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584918054699 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054699 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system 19 " "Ignored 19 assignments for entity \"nois_system\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054700 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_irq_mapper 14 " "Ignored 14 assignments for entity \"nois_system_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_jtag_uart_0 24 " "Ignored 24 assignments for entity \"nois_system_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_keycode 22 " "Ignored 22 assignments for entity \"nois_system_keycode\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_keys 23 " "Ignored 23 assignments for entity \"nois_system_keys\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"nois_system_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"nois_system_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"nois_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"nois_system_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"nois_system_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"nois_system_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"nois_system_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"nois_system_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"nois_system_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"nois_system_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"nois_system_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"nois_system_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"nois_system_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"nois_system_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054702 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"nois_system_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054702 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"nois_system_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054702 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"nois_system_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054702 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"nois_system_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054702 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_otg_hpi_address 22 " "Ignored 22 assignments for entity \"nois_system_otg_hpi_address\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054702 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_otg_hpi_cs 22 " "Ignored 22 assignments for entity \"nois_system_otg_hpi_cs\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054702 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_otg_hpi_data 25 " "Ignored 25 assignments for entity \"nois_system_otg_hpi_data\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054702 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_sdram 34 " "Ignored 34 assignments for entity \"nois_system_sdram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054702 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_sdram_pll 78 " "Ignored 78 assignments for entity \"nois_system_sdram_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054702 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_system_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"nois_system_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584918054702 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/lab8_provided_bat/lab8.map.smsg " "Generated suppressed messages file F:/lab8_provided_bat/lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918055687 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1584918058269 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584918058269 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584918058897 "|lab8|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584918058897 "|lab8|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584918058897 "|lab8|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584918058897 "|lab8|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "lab8.sv" "" { Text "F:/lab8_provided_bat/lab8.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584918058897 "|lab8|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1584918058897 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3846 " "Implemented 3846 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1584918058897 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1584918058897 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1584918058897 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3567 " "Implemented 3567 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1584918058897 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1584918058897 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1584918058897 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1584918058897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5001 " "Peak virtual memory: 5001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584918059084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 22 18:00:59 2020 " "Processing ended: Sun Mar 22 18:00:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584918059084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:15 " "Elapsed time: 00:02:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584918059084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:26 " "Total CPU time (on all processors): 00:03:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584918059084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584918059084 ""}
