{
    "eid": "2-s2.0-85046272787",
    "title": "Formal modeling for consistency checking of signal transition graph",
    "cover-date": "2018-01-29",
    "subject-areas": [
        {
            "@_fa": "true",
            "$": "Computer Networks and Communications",
            "@code": "1705",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Computer Science Applications",
            "@code": "1706",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Safety, Risk, Reliability and Quality",
            "@code": "2213",
            "@abbrev": "ENGI"
        },
        {
            "@_fa": "true",
            "$": "Modeling and Simulation",
            "@code": "2611",
            "@abbrev": "MATH"
        }
    ],
    "keywords": [
        "Asynchronous circuit",
        "Formal verification",
        "Model checking",
        "Promela",
        "Signal Transition Graph",
        "SPIN"
    ],
    "authors": [
        "Kanut Boonroeangkaow",
        "Arthit Thongtak",
        "Wiwat Vatanawood"
    ],
    "citedby-count": 0,
    "ref-count": 13,
    "ref-list": [
        "Applications of asynchronous circuits",
        "Formal verification at Intel",
        "Formal modeling for persistence checking of signal transition graph specification with promela",
        "Multi-core model checking with Spin",
        "Signal persistence checking of asynchronous system implementation using SPIN",
        "Translating synchronous petri nets into PROMELA for verifying behavioural properties"
    ],
    "affiliation": {
        "affiliation-city": "Bangkok",
        "@id": "60028190",
        "affilname": "Chulalongkorn University",
        "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190",
        "affiliation-country": "Thailand"
    },
    "funding": []
}