/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [7:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_3z ? in_data[120] : celloutsig_1_2z[5];
  assign celloutsig_0_4z = ~in_data[0];
  assign celloutsig_1_10z = ~celloutsig_1_7z[0];
  assign celloutsig_1_19z = ~((celloutsig_1_1z | celloutsig_1_1z) & celloutsig_1_9z);
  assign celloutsig_0_0z = in_data[91] | ~(in_data[62]);
  assign celloutsig_0_12z = celloutsig_0_8z ^ celloutsig_0_11z[3];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 3'h0;
    else _00_ <= in_data[86:84];
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_1z[8:6], celloutsig_0_6z } & celloutsig_0_5z[3:0];
  assign celloutsig_0_2z = celloutsig_0_1z[2:0] & celloutsig_0_1z[4:2];
  assign celloutsig_0_16z = { celloutsig_0_15z[2:0], celloutsig_0_11z } / { 1'h1, in_data[71:70], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_20z = celloutsig_0_16z[10:4] === { _00_[0], celloutsig_0_15z };
  assign celloutsig_1_3z = celloutsig_1_2z[4:2] === { in_data[159:158], celloutsig_1_1z };
  assign celloutsig_0_8z = { in_data[67:59], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z } >= { celloutsig_0_5z[4:2], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, _00_, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[155:151] >= celloutsig_1_0z[7:3];
  assign celloutsig_0_6z = { celloutsig_0_5z[4:2], celloutsig_0_2z } > { in_data[42:38], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_9z[3], celloutsig_0_9z } != celloutsig_0_5z[5:1];
  assign celloutsig_1_2z = - celloutsig_1_0z[17:11];
  assign celloutsig_0_7z = & { _00_, celloutsig_0_2z };
  assign celloutsig_0_21z = & celloutsig_0_2z;
  assign celloutsig_1_15z = | { celloutsig_1_0z[11:9], _01_ };
  assign celloutsig_1_9z = ~^ in_data[120:106];
  assign celloutsig_1_18z = { celloutsig_1_6z[3:1], celloutsig_1_3z, celloutsig_1_7z } >>> { in_data[113:104], celloutsig_1_15z, celloutsig_1_10z };
  assign celloutsig_0_5z = { celloutsig_0_1z[5], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, _00_ } >>> celloutsig_0_1z[8:2];
  assign celloutsig_1_6z = in_data[164:161] >>> { celloutsig_1_0z[12:10], celloutsig_1_4z };
  assign celloutsig_0_1z = { in_data[71:63], celloutsig_0_0z } - in_data[31:22];
  assign celloutsig_0_15z = celloutsig_0_14z[6:1] - { _00_, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[160:142] - in_data[180:162];
  assign celloutsig_0_11z = { celloutsig_0_1z[9:2], celloutsig_0_8z } ~^ { in_data[41:36], celloutsig_0_2z };
  assign celloutsig_1_7z = celloutsig_1_0z[9:2] ^ { celloutsig_1_2z[6:1], celloutsig_1_4z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_14z = 8'h00;
    else if (!celloutsig_1_19z) celloutsig_0_14z = { celloutsig_0_1z[9:6], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z };
  assign { out_data[139:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
