INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/sources/my_first_project.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_first_project
