Analysis & Synthesis report for ProcessadorImagemGMAW
Sat Dec 19 23:37:13 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated
 16. Source assignments for SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated
 17. Source assignments for TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated
 18. Source assignments for Bordas:bloco_bordas|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated
 19. Source assignments for Bordas:bloco_bordas|altsyncram:somaVert_rtl_0|altsyncram_k0h1:auto_generated
 20. Parameter Settings for User Entity Instance: ImagensRAM:ram|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: Bordas:bloco_bordas|ImagensRAM:ram|altsyncram:altsyncram_component
 24. Parameter Settings for Inferred Entity Instance: Bordas:bloco_bordas|altsyncram:somaVert_rtl_0
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "Bordas:bloco_bordas|ImagensRAM:ram"
 27. Port Connectivity Checks: "TopoBase:bloco_topo_base|ImagensRAM:ram"
 28. Port Connectivity Checks: "TopoBase:bloco_topo_base"
 29. Port Connectivity Checks: "SeletorImagem:bloco_receptor|ImagensRAM:ram"
 30. Port Connectivity Checks: "ImagensRAM:ram"
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 19 23:37:13 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ProcessadorImagemGMAW                           ;
; Top-level Entity Name              ; ProcessadorImagemGMAW                           ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 6,883                                           ;
;     Total combinational functions  ; 4,972                                           ;
;     Dedicated logic registers      ; 3,952                                           ;
; Total registers                    ; 3952                                            ;
; Total pins                         ; 63                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 133,120                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0                                               ;
; Total GXB Receiver Channel PMA     ; 0                                               ;
; Total GXB Transmitter Channel PCS  ; 0                                               ;
; Total GXB Transmitter Channel PMA  ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+
; Option                                                                     ; Setting               ; Default Value         ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+
; Top-level entity name                                                      ; ProcessadorImagemGMAW ; ProcessadorImagemGMAW ;
; Family name                                                                ; Cyclone IV GX         ; Cyclone IV GX         ;
; Use smart compilation                                                      ; Off                   ; Off                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                    ; On                    ;
; Enable compact report table                                                ; Off                   ; Off                   ;
; Restructure Multiplexers                                                   ; Auto                  ; Auto                  ;
; Create Debugging Nodes for IP Cores                                        ; Off                   ; Off                   ;
; Preserve fewer node names                                                  ; On                    ; On                    ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                   ; Off                   ;
; Verilog Version                                                            ; Verilog_2001          ; Verilog_2001          ;
; VHDL Version                                                               ; VHDL_1993             ; VHDL_1993             ;
; State Machine Processing                                                   ; Auto                  ; Auto                  ;
; Safe State Machine                                                         ; Off                   ; Off                   ;
; Extract Verilog State Machines                                             ; On                    ; On                    ;
; Extract VHDL State Machines                                                ; On                    ; On                    ;
; Ignore Verilog initial constructs                                          ; Off                   ; Off                   ;
; Iteration limit for constant Verilog loops                                 ; 5000                  ; 5000                  ;
; Iteration limit for non-constant Verilog loops                             ; 250                   ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                    ; On                    ;
; Infer RAMs from Raw Logic                                                  ; On                    ; On                    ;
; Parallel Synthesis                                                         ; On                    ; On                    ;
; DSP Block Balancing                                                        ; Auto                  ; Auto                  ;
; NOT Gate Push-Back                                                         ; On                    ; On                    ;
; Power-Up Don't Care                                                        ; On                    ; On                    ;
; Remove Redundant Logic Cells                                               ; Off                   ; Off                   ;
; Remove Duplicate Registers                                                 ; On                    ; On                    ;
; Ignore CARRY Buffers                                                       ; Off                   ; Off                   ;
; Ignore CASCADE Buffers                                                     ; Off                   ; Off                   ;
; Ignore GLOBAL Buffers                                                      ; Off                   ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                   ; Off                   ;
; Ignore LCELL Buffers                                                       ; Off                   ; Off                   ;
; Ignore SOFT Buffers                                                        ; On                    ; On                    ;
; Limit AHDL Integers to 32 Bits                                             ; Off                   ; Off                   ;
; Optimization Technique                                                     ; Balanced              ; Balanced              ;
; Carry Chain Length                                                         ; 70                    ; 70                    ;
; Auto Carry Chains                                                          ; On                    ; On                    ;
; Auto Open-Drain Pins                                                       ; On                    ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                   ; Off                   ;
; Auto ROM Replacement                                                       ; On                    ; On                    ;
; Auto RAM Replacement                                                       ; On                    ; On                    ;
; Auto DSP Block Replacement                                                 ; On                    ; On                    ;
; Auto Shift Register Replacement                                            ; Auto                  ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                  ; Auto                  ;
; Auto Clock Enable Replacement                                              ; On                    ; On                    ;
; Strict RAM Replacement                                                     ; Off                   ; Off                   ;
; Allow Synchronous Control Signals                                          ; On                    ; On                    ;
; Force Use of Synchronous Clear Signals                                     ; Off                   ; Off                   ;
; Auto RAM Block Balancing                                                   ; On                    ; On                    ;
; Auto RAM to Logic Cell Conversion                                          ; Off                   ; Off                   ;
; Auto Resource Sharing                                                      ; Off                   ; Off                   ;
; Allow Any RAM Size For Recognition                                         ; Off                   ; Off                   ;
; Allow Any ROM Size For Recognition                                         ; Off                   ; Off                   ;
; Allow Any Shift Register Size For Recognition                              ; Off                   ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                        ; On                    ; On                    ;
; Ignore translate_off and synthesis_off directives                          ; Off                   ; Off                   ;
; Timing-Driven Synthesis                                                    ; On                    ; On                    ;
; Report Parameter Settings                                                  ; On                    ; On                    ;
; Report Source Assignments                                                  ; On                    ; On                    ;
; Report Connectivity Checks                                                 ; On                    ; On                    ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                   ; Off                   ;
; Synchronization Register Chain Length                                      ; 2                     ; 2                     ;
; PowerPlay Power Optimization                                               ; Normal compilation    ; Normal compilation    ;
; HDL message level                                                          ; Level2                ; Level2                ;
; Suppress Register Optimization Related Messages                            ; Off                   ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                  ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                  ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                   ; 100                   ;
; Clock MUX Protection                                                       ; On                    ; On                    ;
; Auto Gated Clock Conversion                                                ; Off                   ; Off                   ;
; Block Design Naming                                                        ; Auto                  ; Auto                  ;
; SDC constraint protection                                                  ; Off                   ; Off                   ;
; Synthesis Effort                                                           ; Auto                  ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                    ; On                    ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                   ; Off                   ;
; Analysis & Synthesis Message Level                                         ; Medium                ; Medium                ;
; Disable Register Merging Across Hierarchies                                ; Auto                  ; Auto                  ;
; Resource Aware Inference For Block RAM                                     ; On                    ; On                    ;
; Synthesis Seed                                                             ; 1                     ; 1                     ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; TopoBase.vhd                     ; yes             ; User VHDL File               ; /home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd              ;         ;
; ImagensRAM.vhd                   ; yes             ; User Wizard-Generated File   ; /home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd            ;         ;
; SeletorImagem.vhd                ; yes             ; User VHDL File               ; /home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd         ;         ;
; common.vhd                       ; yes             ; User VHDL File               ; /home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/common.vhd                ;         ;
; ProcessadorImagemGMAW.vhd        ; yes             ; User VHDL File               ; /home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc         ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; /home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc          ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc             ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc           ;         ;
; db/altsyncram_2go1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf    ;         ;
; db/decode_d0b.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/decode_d0b.tdf         ;         ;
; db/mux_tqb.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/mux_tqb.tdf            ;         ;
; Bordas.vhd                       ; yes             ; Auto-Found VHDL File         ; /home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/Bordas.vhd                ;         ;
; db/altsyncram_k0h1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_k0h1.tdf    ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 63               ;
; Total memory bits        ; 133120           ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; in_clock~input   ;
; Maximum fan-out          ; 4000             ;
; Total fan-out            ; 30001            ;
; Average fan-out          ; 3.30             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ProcessadorImagemGMAW                       ; 4972 (1)          ; 3952 (0)     ; 133120      ; 0            ; 0       ; 0         ; 0         ; 63   ; 0            ; |ProcessadorImagemGMAW                                                                                                                ; work         ;
;    |Bordas:bloco_bordas|                     ; 4917 (4909)       ; 3924 (3923)  ; 133120      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorImagemGMAW|Bordas:bloco_bordas                                                                                            ; work         ;
;       |ImagensRAM:ram|                       ; 8 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorImagemGMAW|Bordas:bloco_bordas|ImagensRAM:ram                                                                             ; work         ;
;          |altsyncram:altsyncram_component|   ; 8 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorImagemGMAW|Bordas:bloco_bordas|ImagensRAM:ram|altsyncram:altsyncram_component                                             ; work         ;
;             |altsyncram_2go1:auto_generated| ; 8 (0)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorImagemGMAW|Bordas:bloco_bordas|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated              ; work         ;
;                |mux_tqb:mux3|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorImagemGMAW|Bordas:bloco_bordas|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|mux_tqb:mux3 ; work         ;
;       |altsyncram:somaVert_rtl_0|            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorImagemGMAW|Bordas:bloco_bordas|altsyncram:somaVert_rtl_0                                                                  ; work         ;
;          |altsyncram_k0h1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorImagemGMAW|Bordas:bloco_bordas|altsyncram:somaVert_rtl_0|altsyncram_k0h1:auto_generated                                   ; work         ;
;    |SeletorImagem:bloco_receptor|            ; 54 (54)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorImagemGMAW|SeletorImagem:bloco_receptor                                                                                   ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Bordas:bloco_bordas|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; Bordas:bloco_bordas|altsyncram:somaVert_rtl_0|altsyncram_k0h1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048   ; None ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------+---------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                    ; IP Include File                                                           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------+---------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |ProcessadorImagemGMAW|Bordas:bloco_bordas|ImagensRAM:ram          ; /home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|ImagensRAM:ram ; /home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |ProcessadorImagemGMAW|TopoBase:bloco_topo_base|ImagensRAM:ram     ; /home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |ProcessadorImagemGMAW|ImagensRAM:ram                              ; /home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+------------------------------------------------------+---------------------------------------------+
; Register name                                        ; Reason for Removal                          ;
+------------------------------------------------------+---------------------------------------------+
; TopoBase:bloco_topo_base|coluna[0..5]                ; Lost fanout                                 ;
; TopoBase:bloco_topo_base|endereco_leitura[0..13]     ; Lost fanout                                 ;
; SeletorImagem:bloco_receptor|endereco_escrita[0..13] ; Lost fanout                                 ;
; Bordas:bloco_bordas|derivadaVert[59][31]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][30]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][29]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][28]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][27]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][26]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][25]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][24]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][23]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][22]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][21]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][20]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][19]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][18]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][17]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][16]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][15]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][14]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][13]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][12]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][11]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][10]             ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][9]              ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][8]              ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][7]              ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][6]              ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][5]              ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][4]              ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][3]              ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][2]              ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][1]              ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|derivadaVert[59][0]              ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][31]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][30]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][29]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][28]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][27]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][26]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][25]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][24]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][23]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][22]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][21]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][20]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][19]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][18]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][17]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][16]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][15]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][14]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][13]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][12]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][11]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][10]                 ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][9]                  ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][8]                  ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][7]                  ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][6]                  ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][5]                  ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][4]                  ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][3]                  ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][2]                  ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][1]                  ; Stuck at GND due to stuck port clock_enable ;
; Bordas:bloco_bordas|somaVert[59][0]                  ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 98               ;                                             ;
+------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3952  ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1983  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; Bordas:bloco_bordas|limEsqPoca[2]       ; 1       ;
; Bordas:bloco_bordas|limEsqPoca[3]       ; 1       ;
; Bordas:bloco_bordas|limEsqPoca[4]       ; 1       ;
; Bordas:bloco_bordas|limEsqPoca[5]       ; 1       ;
; Bordas:bloco_bordas|limDirPoca[2]       ; 1       ;
; Bordas:bloco_bordas|limDirPoca[3]       ; 1       ;
; Bordas:bloco_bordas|limDirPoca[4]       ; 1       ;
; Bordas:bloco_bordas|limDirPoca[5]       ; 1       ;
; Bordas:bloco_bordas|max_derivada[31]    ; 1       ;
; Bordas:bloco_bordas|max_derivada[30]    ; 1       ;
; Bordas:bloco_bordas|max_derivada[29]    ; 1       ;
; Bordas:bloco_bordas|max_derivada[28]    ; 1       ;
; Bordas:bloco_bordas|max_derivada[27]    ; 1       ;
; Bordas:bloco_bordas|max_derivada[26]    ; 1       ;
; Bordas:bloco_bordas|max_derivada[25]    ; 1       ;
; Bordas:bloco_bordas|max_derivada[24]    ; 1       ;
; Bordas:bloco_bordas|max_derivada[23]    ; 1       ;
; Bordas:bloco_bordas|max_derivada[22]    ; 1       ;
; Bordas:bloco_bordas|max_derivada[21]    ; 1       ;
; Bordas:bloco_bordas|max_derivada[20]    ; 1       ;
; Bordas:bloco_bordas|max_derivada[15]    ; 1       ;
; Bordas:bloco_bordas|max_derivada[13]    ; 1       ;
; Bordas:bloco_bordas|max_derivada[12]    ; 1       ;
; Bordas:bloco_bordas|max_derivada[11]    ; 1       ;
; Bordas:bloco_bordas|max_derivada[10]    ; 1       ;
; Bordas:bloco_bordas|max_derivada[8]     ; 1       ;
; Bordas:bloco_bordas|max_derivada[7]     ; 1       ;
; Bordas:bloco_bordas|max_derivada[6]     ; 1       ;
; Bordas:bloco_bordas|min_derivada[19]    ; 1       ;
; Bordas:bloco_bordas|min_derivada[18]    ; 1       ;
; Bordas:bloco_bordas|min_derivada[17]    ; 1       ;
; Bordas:bloco_bordas|min_derivada[16]    ; 1       ;
; Bordas:bloco_bordas|min_derivada[14]    ; 1       ;
; Bordas:bloco_bordas|min_derivada[9]     ; 1       ;
; Bordas:bloco_bordas|min_derivada[6]     ; 1       ;
; Total number of inverted registers = 35 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                         ;
+-----------------------------------------------+------------------------------------+
; Register Name                                 ; RAM Name                           ;
+-----------------------------------------------+------------------------------------+
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[0]  ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[1]  ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[2]  ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[3]  ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[4]  ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[5]  ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[6]  ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[7]  ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[8]  ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[9]  ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[10] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[11] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[12] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[13] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[14] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[15] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[16] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[17] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[18] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[19] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[20] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[21] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[22] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[23] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[24] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[25] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[26] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[27] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[28] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[29] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[30] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[31] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[32] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[33] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[34] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[35] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[36] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[37] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[38] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[39] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[40] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[41] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[42] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[43] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
; Bordas:bloco_bordas|somaVert_rtl_0_bypass[44] ; Bordas:bloco_bordas|somaVert_rtl_0 ;
+-----------------------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ProcessadorImagemGMAW|Bordas:bloco_bordas|endereco_leitura[3]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ProcessadorImagemGMAW|Bordas:bloco_bordas|endereco_leitura[13]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|bloco_atual[1]~reg0 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ProcessadorImagemGMAW|Bordas:bloco_bordas|linha[3]                     ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |ProcessadorImagemGMAW|Bordas:bloco_bordas|max_derivada[18]             ;
; 7:1                ; 25 bits   ; 100 LEs       ; 25 LEs               ; 75 LEs                 ; Yes        ; |ProcessadorImagemGMAW|Bordas:bloco_bordas|min_derivada[0]              ;
; 7:1                ; 20 bits   ; 80 LEs        ; 20 LEs               ; 60 LEs                 ; Yes        ; |ProcessadorImagemGMAW|Bordas:bloco_bordas|max_derivada[31]             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ProcessadorImagemGMAW|Bordas:bloco_bordas|min_derivada[9]              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |ProcessadorImagemGMAW|Bordas:bloco_bordas|coluna                       ;
; 60:1               ; 32 bits   ; 1280 LEs      ; 1280 LEs             ; 0 LEs                  ; No         ; |ProcessadorImagemGMAW|Bordas:bloco_bordas|Mux36                        ;
; 60:1               ; 32 bits   ; 1280 LEs      ; 1280 LEs             ; 0 LEs                  ; No         ; |ProcessadorImagemGMAW|Bordas:bloco_bordas|Mux65                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Bordas:bloco_bordas|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for Bordas:bloco_bordas|altsyncram:somaVert_rtl_0|altsyncram_k0h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ImagensRAM:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_2go1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                               ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                               ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2go1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 8                    ; Signed Integer                                           ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                           ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_2go1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bordas:bloco_bordas|ImagensRAM:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_2go1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bordas:bloco_bordas|altsyncram:somaVert_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 32                   ; Untyped                            ;
; WIDTHAD_A                          ; 6                    ; Untyped                            ;
; NUMWORDS_A                         ; 64                   ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 32                   ; Untyped                            ;
; WIDTHAD_B                          ; 6                    ; Untyped                            ;
; NUMWORDS_B                         ; 64                   ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_k0h1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                           ;
; Entity Instance                           ; ImagensRAM:ram|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 8                                                                           ;
;     -- NUMWORDS_B                         ; 16384                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                    ;
; Entity Instance                           ; SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 8                                                                           ;
;     -- NUMWORDS_B                         ; 16384                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                    ;
; Entity Instance                           ; TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 8                                                                           ;
;     -- NUMWORDS_B                         ; 16384                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                    ;
; Entity Instance                           ; Bordas:bloco_bordas|ImagensRAM:ram|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 8                                                                           ;
;     -- NUMWORDS_B                         ; 16384                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                    ;
; Entity Instance                           ; Bordas:bloco_bordas|altsyncram:somaVert_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 32                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Bordas:bloco_bordas|ImagensRAM:ram" ;
+-----------+-------+----------+---------------------------------+
; Port      ; Type  ; Severity ; Details                         ;
+-----------+-------+----------+---------------------------------+
; data      ; Input ; Info     ; Stuck at GND                    ;
; wraddress ; Input ; Info     ; Stuck at GND                    ;
; wren      ; Input ; Info     ; Stuck at GND                    ;
+-----------+-------+----------+---------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "TopoBase:bloco_topo_base|ImagensRAM:ram" ;
+-----------+-------+----------+--------------------------------------+
; Port      ; Type  ; Severity ; Details                              ;
+-----------+-------+----------+--------------------------------------+
; data      ; Input ; Info     ; Stuck at GND                         ;
; wraddress ; Input ; Info     ; Stuck at GND                         ;
; wren      ; Input ; Info     ; Stuck at GND                         ;
+-----------+-------+----------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TopoBase:bloco_topo_base"                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; posarametopo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; posaramebase ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SeletorImagem:bloco_receptor|ImagensRAM:ram"                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; rdaddress ; Input  ; Info     ; Stuck at GND                                                                        ;
; q         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ImagensRAM:ram"                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; rdaddress ; Input  ; Info     ; Stuck at GND                                                                        ;
; wraddress ; Input  ; Info     ; Stuck at GND                                                                        ;
; q         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 19 23:36:53 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorImagemGMAW -c ProcessadorImagemGMAW
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file TopoBase.vhd
    Info (12022): Found design unit 1: TopoBase-comportamental
    Info (12023): Found entity 1: TopoBase
Info (12021): Found 2 design units, including 1 entities, in source file ProcessadorImagemGMAW-TB.vhd
    Info (12022): Found design unit 1: ProcessadorImagemGMAW_TB-ProcessadorImagemGMAW_arch
    Info (12023): Found entity 1: ProcessadorImagemGMAW_TB
Info (12021): Found 2 design units, including 1 entities, in source file ImagensRAM.vhd
    Info (12022): Found design unit 1: imagensram-SYN
    Info (12023): Found entity 1: ImagensRAM
Info (12021): Found 2 design units, including 1 entities, in source file SeletorImagem.vhd
    Info (12022): Found design unit 1: SeletorImagem-comportamental
    Info (12023): Found entity 1: SeletorImagem
Warning (12019): Can't analyze file -- file SomadorLinhas.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file ImagemExemplo1.vhd
    Info (12022): Found design unit 1: ImagemExemplo1-padrao
    Info (12023): Found entity 1: ImagemExemplo1
Info (12021): Found 2 design units, including 0 entities, in source file common.vhd
    Info (12022): Found design unit 1: Common
    Info (12022): Found design unit 2: Common-body
Info (12021): Found 2 design units, including 1 entities, in source file ProcessadorImagemGMAW.vhd
    Info (12022): Found design unit 1: ProcessadorImagemGMAW-comportamental
    Info (12023): Found entity 1: ProcessadorImagemGMAW
Info (12127): Elaborating entity "ProcessadorImagemGMAW" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at ProcessadorImagemGMAW.vhd(22): used explicit default value for signal "endereco_escrita" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at ProcessadorImagemGMAW.vhd(23): used explicit default value for signal "endereco_leitura" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at ProcessadorImagemGMAW.vhd(25): object "q" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ProcessadorImagemGMAW.vhd(27): object "posArameTopo" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ProcessadorImagemGMAW.vhd(28): object "posArameBase" assigned a value but never read
Info (12128): Elaborating entity "ImagensRAM" for hierarchy "ImagensRAM:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ImagensRAM:ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ImagensRAM:ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ImagensRAM:ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2go1.tdf
    Info (12023): Found entity 1: altsyncram_2go1
Info (12128): Elaborating entity "altsyncram_2go1" for hierarchy "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_d0b.tdf
    Info (12023): Found entity 1: decode_d0b
Info (12128): Elaborating entity "decode_d0b" for hierarchy "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|decode_d0b:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tqb.tdf
    Info (12023): Found entity 1: mux_tqb
Info (12128): Elaborating entity "mux_tqb" for hierarchy "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|mux_tqb:mux3"
Info (12128): Elaborating entity "SeletorImagem" for hierarchy "SeletorImagem:bloco_receptor"
Warning (10036): Verilog HDL or VHDL warning at SeletorImagem.vhd(19): object "q" assigned a value but never read
Info (12128): Elaborating entity "TopoBase" for hierarchy "TopoBase:bloco_topo_base"
Warning (12125): Using design file Bordas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Bordas-comportamental
    Info (12023): Found entity 1: Bordas
Info (12128): Elaborating entity "Bordas" for hierarchy "Bordas:bloco_bordas"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a15"
Warning (276020): Inferred RAM node "Bordas:bloco_bordas|somaVert_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Bordas:bloco_bordas|somaVert_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "Bordas:bloco_bordas|altsyncram:somaVert_rtl_0"
Info (12133): Instantiated megafunction "Bordas:bloco_bordas|altsyncram:somaVert_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k0h1.tdf
    Info (12023): Found entity 1: altsyncram_k0h1
Info (286030): Timing-Driven Synthesis is running
Info (17049): 34 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "meioVert[0]"
    Warning (15610): No output dependent on input pin "meioVert[1]"
    Warning (15610): No output dependent on input pin "meioVert[2]"
    Warning (15610): No output dependent on input pin "meioVert[3]"
    Warning (15610): No output dependent on input pin "meioVert[4]"
    Warning (15610): No output dependent on input pin "meioVert[5]"
    Warning (15610): No output dependent on input pin "meioVert[6]"
    Warning (15610): No output dependent on input pin "meioVert[7]"
Info (21057): Implemented 7039 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 51 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 6928 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 772 megabytes
    Info: Processing ended: Sat Dec 19 23:37:13 2015
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:20


