# MIPS_CPU
Simple VHDL implementation of a simple microprocessor without interlocked pipeline stages
