/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0x7708f090 */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif
static const char *ng0 = "C:/.Xilinx/Trabalho1_PedroJaques_2046919_JoelFreitas_2031915/MemoriaInstrucoes.vhd";
extern char *IEEE_P_1242562249;

int ieee_p_1242562249_sub_1657552908_1035706684(char *, char *, char *);


static void work_a_1455694376_3212880686_p_0(char *t0)
{
    char *t1;
    char *t2;
    unsigned int t3;
    unsigned int t4;
    char *t5;
    int t6;
    int t7;
    unsigned int t8;
    unsigned int t9;
    unsigned int t10;
    unsigned int t11;
    char *t12;
    char *t13;
    char *t14;
    char *t15;
    char *t16;
    char *t17;

LAB0:    xsi_set_current_line(30, ng0);
    t1 = (t0 + 1968U);
    t2 = *((char **)t1);
    t3 = (18 - 18);
    t4 = (t3 * 1U);
    t1 = (t0 + 1032U);
    t5 = *((char **)t1);
    t1 = (t0 + 6048U);
    t6 = ieee_p_1242562249_sub_1657552908_1035706684(IEEE_P_1242562249, t5, t1);
    t7 = (t6 - 0);
    t8 = (t7 * 1);
    xsi_vhdl_check_range_of_index(0, 25, 1, t6);
    t9 = (19U * t8);
    t10 = (0 + t9);
    t11 = (t10 + t4);
    t12 = (t2 + t11);
    t13 = (t0 + 3352);
    t14 = (t13 + 56U);
    t15 = *((char **)t14);
    t16 = (t15 + 56U);
    t17 = *((char **)t16);
    memcpy(t17, t12, 5U);
    xsi_driver_first_trans_fast_port(t13);
    xsi_set_current_line(31, ng0);
    t1 = (t0 + 1968U);
    t2 = *((char **)t1);
    t3 = (18 - 13);
    t4 = (t3 * 1U);
    t1 = (t0 + 1032U);
    t5 = *((char **)t1);
    t1 = (t0 + 6048U);
    t6 = ieee_p_1242562249_sub_1657552908_1035706684(IEEE_P_1242562249, t5, t1);
    t7 = (t6 - 0);
    t8 = (t7 * 1);
    xsi_vhdl_check_range_of_index(0, 25, 1, t6);
    t9 = (19U * t8);
    t10 = (0 + t9);
    t11 = (t10 + t4);
    t12 = (t2 + t11);
    t13 = (t0 + 3416);
    t14 = (t13 + 56U);
    t15 = *((char **)t14);
    t16 = (t15 + 56U);
    t17 = *((char **)t16);
    memcpy(t17, t12, 3U);
    xsi_driver_first_trans_fast_port(t13);
    xsi_set_current_line(32, ng0);
    t1 = (t0 + 1968U);
    t2 = *((char **)t1);
    t3 = (18 - 10);
    t4 = (t3 * 1U);
    t1 = (t0 + 1032U);
    t5 = *((char **)t1);
    t1 = (t0 + 6048U);
    t6 = ieee_p_1242562249_sub_1657552908_1035706684(IEEE_P_1242562249, t5, t1);
    t7 = (t6 - 0);
    t8 = (t7 * 1);
    xsi_vhdl_check_range_of_index(0, 25, 1, t6);
    t9 = (19U * t8);
    t10 = (0 + t9);
    t11 = (t10 + t4);
    t12 = (t2 + t11);
    t13 = (t0 + 3480);
    t14 = (t13 + 56U);
    t15 = *((char **)t14);
    t16 = (t15 + 56U);
    t17 = *((char **)t16);
    memcpy(t17, t12, 3U);
    xsi_driver_first_trans_fast_port(t13);
    xsi_set_current_line(33, ng0);
    t1 = (t0 + 1968U);
    t2 = *((char **)t1);
    t3 = (18 - 7);
    t4 = (t3 * 1U);
    t1 = (t0 + 1032U);
    t5 = *((char **)t1);
    t1 = (t0 + 6048U);
    t6 = ieee_p_1242562249_sub_1657552908_1035706684(IEEE_P_1242562249, t5, t1);
    t7 = (t6 - 0);
    t8 = (t7 * 1);
    xsi_vhdl_check_range_of_index(0, 25, 1, t6);
    t9 = (19U * t8);
    t10 = (0 + t9);
    t11 = (t10 + t4);
    t12 = (t2 + t11);
    t13 = (t0 + 3544);
    t14 = (t13 + 56U);
    t15 = *((char **)t14);
    t16 = (t15 + 56U);
    t17 = *((char **)t16);
    memcpy(t17, t12, 8U);
    xsi_driver_first_trans_fast_port(t13);
    t1 = (t0 + 3272);
    *((int *)t1) = 1;

LAB1:    return;
}


extern void work_a_1455694376_3212880686_init()
{
	static char *pe[] = {(void *)work_a_1455694376_3212880686_p_0};
	xsi_register_didat("work_a_1455694376_3212880686", "isim/test_PlacaMae_isim_beh.exe.sim/work/a_1455694376_3212880686.didat");
	xsi_register_executes(pe);
}
