#<h1 align="center"> Hi there, I'm Dhruva! ðŸ‘‹
<h2 align="left">About Me:</h2>
   
 

<h3 align="left"> Driven by a genuine passion for VLSI, I immerse myself in the world of chip design and electronic systems. Fascinated by the artistry and precision of VLSI methodologies,
   I enjoy exploring chip architectures, experimenting with RTL coding, and tinkering with FPGA designs in my spare time. With each project, I embrace the challenges of VLSI design with a thirst for knowledge, 
   Continually expanding my skills and understanding of this dynamic field.
   I bring hands-on experience in utilizing industry-standard tools such as ModelSim, Quartus, and ANSYS HFSS to tackle complex engineering challenges. 
   Designing and learning various combinational, sequential circuits, memory circuits, CPUs.Currently, I am actively learning scripting languages like Perl to further enhance my skill set and broaden my capabilities in automation and tool development</h3>






<h2 align="left">SKILLS:</h2>

[![VHDL](https://img.shields.io/badge/VHDL-brightgreen?style=for-the-badge&logo=vhdl)](https://en.wikipedia.org/wiki/VHDL)
[![CMOS](https://img.shields.io/badge/CMOS-orange?style=for-the-badge&logo=cmos)](https://en.wikipedia.org/wiki/CMOS)
[![VLSI Design](https://img.shields.io/badge/VLSI_Design-blue?style=for-the-badge&logo=v)](https://en.wikipedia.org/wiki/VLSI_design)
[![FPGA Design](https://img.shields.io/badge/FPGA_Design-purple?style=for-the-badge&logo=f)](https://en.wikipedia.org/wiki/Field-programmable_gate_array)
[![RTL Coding](https://img.shields.io/badge/RTL_Coding-Proficient-blue?style=for-the-badge&logo=c)](https://en.wikipedia.org/wiki/Register-transfer_level)
[![VHDL](https://img.shields.io/badge/VHDL-Proficient-brightgreen?style=for-the-badge&logo=vhdl)](https://en.wikipedia.org/wiki/VHDL)
[![Verilog](https://img.shields.io/badge/Verilog-intermediate-brightgreen?style=for-the-badge&logo=verilog)](https://en.wikipedia.org/wiki/Verilog)
[![Static Time Analysis](https://img.shields.io/badge/Static_Time_Analysis-yellow?style=for-the-badge&logo=time)](https://en.wikipedia.org/wiki/Static_timing_analysis)
[![Schematic Design](https://img.shields.io/badge/Schematic_Design-green?style=for-the-badge&logo=schematics)](https://en.wikipedia.org/wiki/Schematic_capture)

<h2 align="left">TOOLS:</h2>

[![MODELSIM](https://img.shields.io/badge/MODELSIM-Proficient-orange?style=for-the-badge&logo=modelsim)](https://en.wikipedia.org/wiki/ModelSim)
[![QUARTUS](https://img.shields.io/badge/QUARTUS-Proficient-blue?style=for-the-badge&logo=quartus)](https://en.wikipedia.org/wiki/Quartus_Prime)
[![XSCHEM](https://img.shields.io/badge/XSCHEM-Proficient-yellow?style=for-the-badge&logo=schematics)](https://en.wikipedia.org/wiki/XSCHEM)
[![MAGIC VLSI](https://img.shields.io/badge/MAGIC_VLSI-brightgreen?style=for-the-badge&logo=vlsi)](https://en.wikipedia.org/wiki/Magic_(software))
[![NGSPICE](https://img.shields.io/badge/SPICE-blue?style=for-the-badge&logo=spice)](https://en.wikipedia.org/wiki/SPICE)
[![SKY130A PDK](https://img.shields.io/badge/SKY130A_PDK-red?style=for-the-badge&logo=pdk)](https://en.wikipedia.org/wiki/Process_design_kit)
[![ANSYS HFSS](https://img.shields.io/badge/ANSYS_HFSS-Expert-brightgreen?style=for-the-badge&logo=ansys)](https://en.wikipedia.org/wiki/ANSYS_HFSS)





<h2 align="left">Connect with me:</h2>

[![LinkedIn](https://img.shields.io/badge/LinkedIn-Connect-blue?style=for-the-badge&logo=linkedin)](https://www.linkedin.com/in/dhruva-thej-mocharla-102928210)
[![Gmail](https://img.shields.io/badge/Gmail-Contact-red?style=for-the-badge&logo=gmail)](mailto:m.dhruva18@gmail.com)





