// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "10/14/2016 21:43:47"

// 
// Device: Altera EP4CE15F23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module mp3 (
	clk,
	pmem_resp,
	pmem_rdata,
	pmem_read,
	pmem_write,
	pmem_address,
	pmem_wdata);
input 	clk;
input 	pmem_resp;
input 	[127:0] pmem_rdata;
output 	pmem_read;
output 	pmem_write;
output 	[15:0] pmem_address;
output 	[127:0] pmem_wdata;

// Design Ports Information
// pmem_resp	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[0]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[1]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[3]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[4]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[6]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[7]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[8]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[9]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[10]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[11]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[12]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[13]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[14]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[15]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[16]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[17]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[18]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[19]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[20]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[21]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[22]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[23]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[24]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[25]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[26]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[27]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[28]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[29]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[30]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[31]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[32]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[33]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[34]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[35]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[36]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[37]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[38]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[39]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[40]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[41]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[42]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[43]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[44]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[45]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[46]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[47]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[48]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[49]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[50]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[51]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[52]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[53]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[54]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[55]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[56]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[57]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[58]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[59]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[60]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[61]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[62]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[63]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[64]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[65]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[66]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[67]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[68]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[69]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[70]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[71]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[72]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[73]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[74]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[75]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[76]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[77]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[78]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[79]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[80]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[81]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[82]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[83]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[84]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[85]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[86]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[87]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[88]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[89]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[90]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[91]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[92]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[93]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[94]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[95]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[96]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[97]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[98]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[99]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[100]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[101]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[102]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[103]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[104]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[105]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[106]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[107]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[108]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[109]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[110]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[111]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[112]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[113]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[114]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[115]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[116]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[117]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[118]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[119]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[120]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[121]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[122]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[123]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[124]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[125]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[126]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[127]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_read	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_write	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[2]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[3]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[4]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[5]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[6]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[7]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[8]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[9]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[10]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[11]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[12]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[13]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[14]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[15]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[0]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[1]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[3]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[5]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[6]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[7]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[8]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[9]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[10]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[11]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[12]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[13]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[14]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[15]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[16]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[17]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[18]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[19]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[20]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[21]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[22]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[23]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[24]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[25]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[26]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[27]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[28]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[29]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[30]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[31]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[32]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[33]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[34]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[35]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[36]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[37]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[38]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[39]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[40]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[41]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[42]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[43]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[44]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[45]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[46]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[47]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[48]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[49]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[50]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[51]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[52]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[53]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[54]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[55]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[56]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[57]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[58]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[59]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[60]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[61]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[62]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[63]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[64]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[65]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[66]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[67]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[68]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[69]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[70]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[71]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[72]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[73]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[74]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[75]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[76]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[77]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[78]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[79]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[80]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[81]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[82]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[83]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[84]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[85]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[86]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[87]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[88]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[89]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[90]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[91]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[92]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[93]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[94]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[95]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[96]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[97]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[98]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[99]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[100]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[101]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[102]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[103]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[104]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[105]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[106]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[107]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[108]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[109]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[110]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[111]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[112]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[113]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[114]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[115]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[116]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[117]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[118]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[119]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[120]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[121]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[122]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[123]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[124]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[125]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[126]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[127]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mp3_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \pmem_resp~input_o ;
wire \pmem_rdata[0]~input_o ;
wire \pmem_rdata[1]~input_o ;
wire \pmem_rdata[2]~input_o ;
wire \pmem_rdata[3]~input_o ;
wire \pmem_rdata[4]~input_o ;
wire \pmem_rdata[5]~input_o ;
wire \pmem_rdata[6]~input_o ;
wire \pmem_rdata[7]~input_o ;
wire \pmem_rdata[8]~input_o ;
wire \pmem_rdata[9]~input_o ;
wire \pmem_rdata[10]~input_o ;
wire \pmem_rdata[11]~input_o ;
wire \pmem_rdata[12]~input_o ;
wire \pmem_rdata[13]~input_o ;
wire \pmem_rdata[14]~input_o ;
wire \pmem_rdata[15]~input_o ;
wire \pmem_rdata[16]~input_o ;
wire \pmem_rdata[17]~input_o ;
wire \pmem_rdata[18]~input_o ;
wire \pmem_rdata[19]~input_o ;
wire \pmem_rdata[20]~input_o ;
wire \pmem_rdata[21]~input_o ;
wire \pmem_rdata[22]~input_o ;
wire \pmem_rdata[23]~input_o ;
wire \pmem_rdata[24]~input_o ;
wire \pmem_rdata[25]~input_o ;
wire \pmem_rdata[26]~input_o ;
wire \pmem_rdata[27]~input_o ;
wire \pmem_rdata[28]~input_o ;
wire \pmem_rdata[29]~input_o ;
wire \pmem_rdata[30]~input_o ;
wire \pmem_rdata[31]~input_o ;
wire \pmem_rdata[32]~input_o ;
wire \pmem_rdata[33]~input_o ;
wire \pmem_rdata[34]~input_o ;
wire \pmem_rdata[35]~input_o ;
wire \pmem_rdata[36]~input_o ;
wire \pmem_rdata[37]~input_o ;
wire \pmem_rdata[38]~input_o ;
wire \pmem_rdata[39]~input_o ;
wire \pmem_rdata[40]~input_o ;
wire \pmem_rdata[41]~input_o ;
wire \pmem_rdata[42]~input_o ;
wire \pmem_rdata[43]~input_o ;
wire \pmem_rdata[44]~input_o ;
wire \pmem_rdata[45]~input_o ;
wire \pmem_rdata[46]~input_o ;
wire \pmem_rdata[47]~input_o ;
wire \pmem_rdata[48]~input_o ;
wire \pmem_rdata[49]~input_o ;
wire \pmem_rdata[50]~input_o ;
wire \pmem_rdata[51]~input_o ;
wire \pmem_rdata[52]~input_o ;
wire \pmem_rdata[53]~input_o ;
wire \pmem_rdata[54]~input_o ;
wire \pmem_rdata[55]~input_o ;
wire \pmem_rdata[56]~input_o ;
wire \pmem_rdata[57]~input_o ;
wire \pmem_rdata[58]~input_o ;
wire \pmem_rdata[59]~input_o ;
wire \pmem_rdata[60]~input_o ;
wire \pmem_rdata[61]~input_o ;
wire \pmem_rdata[62]~input_o ;
wire \pmem_rdata[63]~input_o ;
wire \pmem_rdata[64]~input_o ;
wire \pmem_rdata[65]~input_o ;
wire \pmem_rdata[66]~input_o ;
wire \pmem_rdata[67]~input_o ;
wire \pmem_rdata[68]~input_o ;
wire \pmem_rdata[69]~input_o ;
wire \pmem_rdata[70]~input_o ;
wire \pmem_rdata[71]~input_o ;
wire \pmem_rdata[72]~input_o ;
wire \pmem_rdata[73]~input_o ;
wire \pmem_rdata[74]~input_o ;
wire \pmem_rdata[75]~input_o ;
wire \pmem_rdata[76]~input_o ;
wire \pmem_rdata[77]~input_o ;
wire \pmem_rdata[78]~input_o ;
wire \pmem_rdata[79]~input_o ;
wire \pmem_rdata[80]~input_o ;
wire \pmem_rdata[81]~input_o ;
wire \pmem_rdata[82]~input_o ;
wire \pmem_rdata[83]~input_o ;
wire \pmem_rdata[84]~input_o ;
wire \pmem_rdata[85]~input_o ;
wire \pmem_rdata[86]~input_o ;
wire \pmem_rdata[87]~input_o ;
wire \pmem_rdata[88]~input_o ;
wire \pmem_rdata[89]~input_o ;
wire \pmem_rdata[90]~input_o ;
wire \pmem_rdata[91]~input_o ;
wire \pmem_rdata[92]~input_o ;
wire \pmem_rdata[93]~input_o ;
wire \pmem_rdata[94]~input_o ;
wire \pmem_rdata[95]~input_o ;
wire \pmem_rdata[96]~input_o ;
wire \pmem_rdata[97]~input_o ;
wire \pmem_rdata[98]~input_o ;
wire \pmem_rdata[99]~input_o ;
wire \pmem_rdata[100]~input_o ;
wire \pmem_rdata[101]~input_o ;
wire \pmem_rdata[102]~input_o ;
wire \pmem_rdata[103]~input_o ;
wire \pmem_rdata[104]~input_o ;
wire \pmem_rdata[105]~input_o ;
wire \pmem_rdata[106]~input_o ;
wire \pmem_rdata[107]~input_o ;
wire \pmem_rdata[108]~input_o ;
wire \pmem_rdata[109]~input_o ;
wire \pmem_rdata[110]~input_o ;
wire \pmem_rdata[111]~input_o ;
wire \pmem_rdata[112]~input_o ;
wire \pmem_rdata[113]~input_o ;
wire \pmem_rdata[114]~input_o ;
wire \pmem_rdata[115]~input_o ;
wire \pmem_rdata[116]~input_o ;
wire \pmem_rdata[117]~input_o ;
wire \pmem_rdata[118]~input_o ;
wire \pmem_rdata[119]~input_o ;
wire \pmem_rdata[120]~input_o ;
wire \pmem_rdata[121]~input_o ;
wire \pmem_rdata[122]~input_o ;
wire \pmem_rdata[123]~input_o ;
wire \pmem_rdata[124]~input_o ;
wire \pmem_rdata[125]~input_o ;
wire \pmem_rdata[126]~input_o ;
wire \pmem_rdata[127]~input_o ;
wire \clk~input_o ;
wire \pmem_read~output_o ;
wire \pmem_write~output_o ;
wire \pmem_address[0]~output_o ;
wire \pmem_address[1]~output_o ;
wire \pmem_address[2]~output_o ;
wire \pmem_address[3]~output_o ;
wire \pmem_address[4]~output_o ;
wire \pmem_address[5]~output_o ;
wire \pmem_address[6]~output_o ;
wire \pmem_address[7]~output_o ;
wire \pmem_address[8]~output_o ;
wire \pmem_address[9]~output_o ;
wire \pmem_address[10]~output_o ;
wire \pmem_address[11]~output_o ;
wire \pmem_address[12]~output_o ;
wire \pmem_address[13]~output_o ;
wire \pmem_address[14]~output_o ;
wire \pmem_address[15]~output_o ;
wire \pmem_wdata[0]~output_o ;
wire \pmem_wdata[1]~output_o ;
wire \pmem_wdata[2]~output_o ;
wire \pmem_wdata[3]~output_o ;
wire \pmem_wdata[4]~output_o ;
wire \pmem_wdata[5]~output_o ;
wire \pmem_wdata[6]~output_o ;
wire \pmem_wdata[7]~output_o ;
wire \pmem_wdata[8]~output_o ;
wire \pmem_wdata[9]~output_o ;
wire \pmem_wdata[10]~output_o ;
wire \pmem_wdata[11]~output_o ;
wire \pmem_wdata[12]~output_o ;
wire \pmem_wdata[13]~output_o ;
wire \pmem_wdata[14]~output_o ;
wire \pmem_wdata[15]~output_o ;
wire \pmem_wdata[16]~output_o ;
wire \pmem_wdata[17]~output_o ;
wire \pmem_wdata[18]~output_o ;
wire \pmem_wdata[19]~output_o ;
wire \pmem_wdata[20]~output_o ;
wire \pmem_wdata[21]~output_o ;
wire \pmem_wdata[22]~output_o ;
wire \pmem_wdata[23]~output_o ;
wire \pmem_wdata[24]~output_o ;
wire \pmem_wdata[25]~output_o ;
wire \pmem_wdata[26]~output_o ;
wire \pmem_wdata[27]~output_o ;
wire \pmem_wdata[28]~output_o ;
wire \pmem_wdata[29]~output_o ;
wire \pmem_wdata[30]~output_o ;
wire \pmem_wdata[31]~output_o ;
wire \pmem_wdata[32]~output_o ;
wire \pmem_wdata[33]~output_o ;
wire \pmem_wdata[34]~output_o ;
wire \pmem_wdata[35]~output_o ;
wire \pmem_wdata[36]~output_o ;
wire \pmem_wdata[37]~output_o ;
wire \pmem_wdata[38]~output_o ;
wire \pmem_wdata[39]~output_o ;
wire \pmem_wdata[40]~output_o ;
wire \pmem_wdata[41]~output_o ;
wire \pmem_wdata[42]~output_o ;
wire \pmem_wdata[43]~output_o ;
wire \pmem_wdata[44]~output_o ;
wire \pmem_wdata[45]~output_o ;
wire \pmem_wdata[46]~output_o ;
wire \pmem_wdata[47]~output_o ;
wire \pmem_wdata[48]~output_o ;
wire \pmem_wdata[49]~output_o ;
wire \pmem_wdata[50]~output_o ;
wire \pmem_wdata[51]~output_o ;
wire \pmem_wdata[52]~output_o ;
wire \pmem_wdata[53]~output_o ;
wire \pmem_wdata[54]~output_o ;
wire \pmem_wdata[55]~output_o ;
wire \pmem_wdata[56]~output_o ;
wire \pmem_wdata[57]~output_o ;
wire \pmem_wdata[58]~output_o ;
wire \pmem_wdata[59]~output_o ;
wire \pmem_wdata[60]~output_o ;
wire \pmem_wdata[61]~output_o ;
wire \pmem_wdata[62]~output_o ;
wire \pmem_wdata[63]~output_o ;
wire \pmem_wdata[64]~output_o ;
wire \pmem_wdata[65]~output_o ;
wire \pmem_wdata[66]~output_o ;
wire \pmem_wdata[67]~output_o ;
wire \pmem_wdata[68]~output_o ;
wire \pmem_wdata[69]~output_o ;
wire \pmem_wdata[70]~output_o ;
wire \pmem_wdata[71]~output_o ;
wire \pmem_wdata[72]~output_o ;
wire \pmem_wdata[73]~output_o ;
wire \pmem_wdata[74]~output_o ;
wire \pmem_wdata[75]~output_o ;
wire \pmem_wdata[76]~output_o ;
wire \pmem_wdata[77]~output_o ;
wire \pmem_wdata[78]~output_o ;
wire \pmem_wdata[79]~output_o ;
wire \pmem_wdata[80]~output_o ;
wire \pmem_wdata[81]~output_o ;
wire \pmem_wdata[82]~output_o ;
wire \pmem_wdata[83]~output_o ;
wire \pmem_wdata[84]~output_o ;
wire \pmem_wdata[85]~output_o ;
wire \pmem_wdata[86]~output_o ;
wire \pmem_wdata[87]~output_o ;
wire \pmem_wdata[88]~output_o ;
wire \pmem_wdata[89]~output_o ;
wire \pmem_wdata[90]~output_o ;
wire \pmem_wdata[91]~output_o ;
wire \pmem_wdata[92]~output_o ;
wire \pmem_wdata[93]~output_o ;
wire \pmem_wdata[94]~output_o ;
wire \pmem_wdata[95]~output_o ;
wire \pmem_wdata[96]~output_o ;
wire \pmem_wdata[97]~output_o ;
wire \pmem_wdata[98]~output_o ;
wire \pmem_wdata[99]~output_o ;
wire \pmem_wdata[100]~output_o ;
wire \pmem_wdata[101]~output_o ;
wire \pmem_wdata[102]~output_o ;
wire \pmem_wdata[103]~output_o ;
wire \pmem_wdata[104]~output_o ;
wire \pmem_wdata[105]~output_o ;
wire \pmem_wdata[106]~output_o ;
wire \pmem_wdata[107]~output_o ;
wire \pmem_wdata[108]~output_o ;
wire \pmem_wdata[109]~output_o ;
wire \pmem_wdata[110]~output_o ;
wire \pmem_wdata[111]~output_o ;
wire \pmem_wdata[112]~output_o ;
wire \pmem_wdata[113]~output_o ;
wire \pmem_wdata[114]~output_o ;
wire \pmem_wdata[115]~output_o ;
wire \pmem_wdata[116]~output_o ;
wire \pmem_wdata[117]~output_o ;
wire \pmem_wdata[118]~output_o ;
wire \pmem_wdata[119]~output_o ;
wire \pmem_wdata[120]~output_o ;
wire \pmem_wdata[121]~output_o ;
wire \pmem_wdata[122]~output_o ;
wire \pmem_wdata[123]~output_o ;
wire \pmem_wdata[124]~output_o ;
wire \pmem_wdata[125]~output_o ;
wire \pmem_wdata[126]~output_o ;
wire \pmem_wdata[127]~output_o ;


// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \pmem_read~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_read~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_read~output .bus_hold = "false";
defparam \pmem_read~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \pmem_write~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_write~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_write~output .bus_hold = "false";
defparam \pmem_write~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N30
cycloneive_io_obuf \pmem_address[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[0]~output .bus_hold = "false";
defparam \pmem_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \pmem_address[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[1]~output .bus_hold = "false";
defparam \pmem_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y6_N16
cycloneive_io_obuf \pmem_address[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[2]~output .bus_hold = "false";
defparam \pmem_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
cycloneive_io_obuf \pmem_address[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[3]~output .bus_hold = "false";
defparam \pmem_address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneive_io_obuf \pmem_address[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[4]~output .bus_hold = "false";
defparam \pmem_address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \pmem_address[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[5]~output .bus_hold = "false";
defparam \pmem_address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N16
cycloneive_io_obuf \pmem_address[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[6]~output .bus_hold = "false";
defparam \pmem_address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cycloneive_io_obuf \pmem_address[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[7]~output .bus_hold = "false";
defparam \pmem_address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \pmem_address[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_address[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[8]~output .bus_hold = "false";
defparam \pmem_address[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneive_io_obuf \pmem_address[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_address[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[9]~output .bus_hold = "false";
defparam \pmem_address[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N16
cycloneive_io_obuf \pmem_address[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_address[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[10]~output .bus_hold = "false";
defparam \pmem_address[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
cycloneive_io_obuf \pmem_address[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_address[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[11]~output .bus_hold = "false";
defparam \pmem_address[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \pmem_address[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_address[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[12]~output .bus_hold = "false";
defparam \pmem_address[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneive_io_obuf \pmem_address[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_address[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[13]~output .bus_hold = "false";
defparam \pmem_address[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \pmem_address[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_address[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[14]~output .bus_hold = "false";
defparam \pmem_address[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N2
cycloneive_io_obuf \pmem_address[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_address[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[15]~output .bus_hold = "false";
defparam \pmem_address[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N23
cycloneive_io_obuf \pmem_wdata[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[0]~output .bus_hold = "false";
defparam \pmem_wdata[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
cycloneive_io_obuf \pmem_wdata[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[1]~output .bus_hold = "false";
defparam \pmem_wdata[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N16
cycloneive_io_obuf \pmem_wdata[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[2]~output .bus_hold = "false";
defparam \pmem_wdata[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N30
cycloneive_io_obuf \pmem_wdata[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[3]~output .bus_hold = "false";
defparam \pmem_wdata[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneive_io_obuf \pmem_wdata[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[4]~output .bus_hold = "false";
defparam \pmem_wdata[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \pmem_wdata[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[5]~output .bus_hold = "false";
defparam \pmem_wdata[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cycloneive_io_obuf \pmem_wdata[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[6]~output .bus_hold = "false";
defparam \pmem_wdata[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N16
cycloneive_io_obuf \pmem_wdata[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[7]~output .bus_hold = "false";
defparam \pmem_wdata[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N9
cycloneive_io_obuf \pmem_wdata[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[8]~output .bus_hold = "false";
defparam \pmem_wdata[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N9
cycloneive_io_obuf \pmem_wdata[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[9]~output .bus_hold = "false";
defparam \pmem_wdata[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N9
cycloneive_io_obuf \pmem_wdata[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[10]~output .bus_hold = "false";
defparam \pmem_wdata[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \pmem_wdata[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[11]~output .bus_hold = "false";
defparam \pmem_wdata[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneive_io_obuf \pmem_wdata[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[12]~output .bus_hold = "false";
defparam \pmem_wdata[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \pmem_wdata[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[13]~output .bus_hold = "false";
defparam \pmem_wdata[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneive_io_obuf \pmem_wdata[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[14]~output .bus_hold = "false";
defparam \pmem_wdata[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N23
cycloneive_io_obuf \pmem_wdata[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[15]~output .bus_hold = "false";
defparam \pmem_wdata[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N30
cycloneive_io_obuf \pmem_wdata[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[16]~output .bus_hold = "false";
defparam \pmem_wdata[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \pmem_wdata[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[17]~output .bus_hold = "false";
defparam \pmem_wdata[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cycloneive_io_obuf \pmem_wdata[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[18]~output .bus_hold = "false";
defparam \pmem_wdata[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneive_io_obuf \pmem_wdata[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[19]~output .bus_hold = "false";
defparam \pmem_wdata[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \pmem_wdata[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[20]~output .bus_hold = "false";
defparam \pmem_wdata[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N2
cycloneive_io_obuf \pmem_wdata[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[21]~output .bus_hold = "false";
defparam \pmem_wdata[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \pmem_wdata[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[22]~output .bus_hold = "false";
defparam \pmem_wdata[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N2
cycloneive_io_obuf \pmem_wdata[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[23]~output .bus_hold = "false";
defparam \pmem_wdata[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cycloneive_io_obuf \pmem_wdata[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[24]~output .bus_hold = "false";
defparam \pmem_wdata[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N9
cycloneive_io_obuf \pmem_wdata[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[25]~output .bus_hold = "false";
defparam \pmem_wdata[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneive_io_obuf \pmem_wdata[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[26]~output .bus_hold = "false";
defparam \pmem_wdata[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N2
cycloneive_io_obuf \pmem_wdata[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[27]~output .bus_hold = "false";
defparam \pmem_wdata[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N9
cycloneive_io_obuf \pmem_wdata[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[28]~output .bus_hold = "false";
defparam \pmem_wdata[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N30
cycloneive_io_obuf \pmem_wdata[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[29]~output .bus_hold = "false";
defparam \pmem_wdata[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N9
cycloneive_io_obuf \pmem_wdata[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[30]~output .bus_hold = "false";
defparam \pmem_wdata[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \pmem_wdata[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[31]~output .bus_hold = "false";
defparam \pmem_wdata[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \pmem_wdata[32]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[32]~output .bus_hold = "false";
defparam \pmem_wdata[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cycloneive_io_obuf \pmem_wdata[33]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[33]~output .bus_hold = "false";
defparam \pmem_wdata[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N23
cycloneive_io_obuf \pmem_wdata[34]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[34]~output .bus_hold = "false";
defparam \pmem_wdata[34]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneive_io_obuf \pmem_wdata[35]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[35]~output .bus_hold = "false";
defparam \pmem_wdata[35]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \pmem_wdata[36]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[36]~output .bus_hold = "false";
defparam \pmem_wdata[36]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N16
cycloneive_io_obuf \pmem_wdata[37]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[37]~output .bus_hold = "false";
defparam \pmem_wdata[37]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N9
cycloneive_io_obuf \pmem_wdata[38]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[38]~output .bus_hold = "false";
defparam \pmem_wdata[38]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \pmem_wdata[39]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[39]~output .bus_hold = "false";
defparam \pmem_wdata[39]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
cycloneive_io_obuf \pmem_wdata[40]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[40]~output .bus_hold = "false";
defparam \pmem_wdata[40]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \pmem_wdata[41]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[41]~output .bus_hold = "false";
defparam \pmem_wdata[41]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \pmem_wdata[42]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[42]~output .bus_hold = "false";
defparam \pmem_wdata[42]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N30
cycloneive_io_obuf \pmem_wdata[43]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[43]~output .bus_hold = "false";
defparam \pmem_wdata[43]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \pmem_wdata[44]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[44]~output .bus_hold = "false";
defparam \pmem_wdata[44]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N30
cycloneive_io_obuf \pmem_wdata[45]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[45]~output .bus_hold = "false";
defparam \pmem_wdata[45]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N16
cycloneive_io_obuf \pmem_wdata[46]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[46]~output .bus_hold = "false";
defparam \pmem_wdata[46]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N30
cycloneive_io_obuf \pmem_wdata[47]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[47]~output .bus_hold = "false";
defparam \pmem_wdata[47]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N9
cycloneive_io_obuf \pmem_wdata[48]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[48]~output .bus_hold = "false";
defparam \pmem_wdata[48]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N16
cycloneive_io_obuf \pmem_wdata[49]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[49]~output .bus_hold = "false";
defparam \pmem_wdata[49]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \pmem_wdata[50]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[50]~output .bus_hold = "false";
defparam \pmem_wdata[50]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N23
cycloneive_io_obuf \pmem_wdata[51]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[51]~output .bus_hold = "false";
defparam \pmem_wdata[51]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \pmem_wdata[52]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[52]~output .bus_hold = "false";
defparam \pmem_wdata[52]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N23
cycloneive_io_obuf \pmem_wdata[53]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[53]~output .bus_hold = "false";
defparam \pmem_wdata[53]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N9
cycloneive_io_obuf \pmem_wdata[54]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[54]~output .bus_hold = "false";
defparam \pmem_wdata[54]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N9
cycloneive_io_obuf \pmem_wdata[55]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[55]~output .bus_hold = "false";
defparam \pmem_wdata[55]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N23
cycloneive_io_obuf \pmem_wdata[56]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[56]~output .bus_hold = "false";
defparam \pmem_wdata[56]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \pmem_wdata[57]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[57]~output .bus_hold = "false";
defparam \pmem_wdata[57]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \pmem_wdata[58]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[58]~output .bus_hold = "false";
defparam \pmem_wdata[58]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N9
cycloneive_io_obuf \pmem_wdata[59]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[59]~output .bus_hold = "false";
defparam \pmem_wdata[59]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \pmem_wdata[60]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[60]~output .bus_hold = "false";
defparam \pmem_wdata[60]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \pmem_wdata[61]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[61]~output .bus_hold = "false";
defparam \pmem_wdata[61]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cycloneive_io_obuf \pmem_wdata[62]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[62]~output .bus_hold = "false";
defparam \pmem_wdata[62]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N9
cycloneive_io_obuf \pmem_wdata[63]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[63]~output .bus_hold = "false";
defparam \pmem_wdata[63]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N30
cycloneive_io_obuf \pmem_wdata[64]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[64]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[64]~output .bus_hold = "false";
defparam \pmem_wdata[64]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \pmem_wdata[65]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[65]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[65]~output .bus_hold = "false";
defparam \pmem_wdata[65]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \pmem_wdata[66]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[66]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[66]~output .bus_hold = "false";
defparam \pmem_wdata[66]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N30
cycloneive_io_obuf \pmem_wdata[67]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[67]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[67]~output .bus_hold = "false";
defparam \pmem_wdata[67]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N23
cycloneive_io_obuf \pmem_wdata[68]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[68]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[68]~output .bus_hold = "false";
defparam \pmem_wdata[68]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N9
cycloneive_io_obuf \pmem_wdata[69]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[69]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[69]~output .bus_hold = "false";
defparam \pmem_wdata[69]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneive_io_obuf \pmem_wdata[70]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[70]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[70]~output .bus_hold = "false";
defparam \pmem_wdata[70]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
cycloneive_io_obuf \pmem_wdata[71]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[71]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[71]~output .bus_hold = "false";
defparam \pmem_wdata[71]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneive_io_obuf \pmem_wdata[72]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[72]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[72]~output .bus_hold = "false";
defparam \pmem_wdata[72]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N30
cycloneive_io_obuf \pmem_wdata[73]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[73]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[73]~output .bus_hold = "false";
defparam \pmem_wdata[73]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \pmem_wdata[74]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[74]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[74]~output .bus_hold = "false";
defparam \pmem_wdata[74]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N23
cycloneive_io_obuf \pmem_wdata[75]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[75]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[75]~output .bus_hold = "false";
defparam \pmem_wdata[75]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N23
cycloneive_io_obuf \pmem_wdata[76]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[76]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[76]~output .bus_hold = "false";
defparam \pmem_wdata[76]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \pmem_wdata[77]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[77]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[77]~output .bus_hold = "false";
defparam \pmem_wdata[77]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N2
cycloneive_io_obuf \pmem_wdata[78]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[78]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[78]~output .bus_hold = "false";
defparam \pmem_wdata[78]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \pmem_wdata[79]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[79]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[79]~output .bus_hold = "false";
defparam \pmem_wdata[79]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N23
cycloneive_io_obuf \pmem_wdata[80]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[80]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[80]~output .bus_hold = "false";
defparam \pmem_wdata[80]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N9
cycloneive_io_obuf \pmem_wdata[81]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[81]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[81]~output .bus_hold = "false";
defparam \pmem_wdata[81]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneive_io_obuf \pmem_wdata[82]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[82]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[82]~output .bus_hold = "false";
defparam \pmem_wdata[82]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \pmem_wdata[83]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[83]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[83]~output .bus_hold = "false";
defparam \pmem_wdata[83]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N9
cycloneive_io_obuf \pmem_wdata[84]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[84]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[84]~output .bus_hold = "false";
defparam \pmem_wdata[84]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \pmem_wdata[85]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[85]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[85]~output .bus_hold = "false";
defparam \pmem_wdata[85]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N2
cycloneive_io_obuf \pmem_wdata[86]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[86]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[86]~output .bus_hold = "false";
defparam \pmem_wdata[86]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N9
cycloneive_io_obuf \pmem_wdata[87]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[87]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[87]~output .bus_hold = "false";
defparam \pmem_wdata[87]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N16
cycloneive_io_obuf \pmem_wdata[88]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[88]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[88]~output .bus_hold = "false";
defparam \pmem_wdata[88]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \pmem_wdata[89]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[89]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[89]~output .bus_hold = "false";
defparam \pmem_wdata[89]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N16
cycloneive_io_obuf \pmem_wdata[90]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[90]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[90]~output .bus_hold = "false";
defparam \pmem_wdata[90]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
cycloneive_io_obuf \pmem_wdata[91]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[91]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[91]~output .bus_hold = "false";
defparam \pmem_wdata[91]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N9
cycloneive_io_obuf \pmem_wdata[92]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[92]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[92]~output .bus_hold = "false";
defparam \pmem_wdata[92]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \pmem_wdata[93]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[93]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[93]~output .bus_hold = "false";
defparam \pmem_wdata[93]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N23
cycloneive_io_obuf \pmem_wdata[94]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[94]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[94]~output .bus_hold = "false";
defparam \pmem_wdata[94]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N23
cycloneive_io_obuf \pmem_wdata[95]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[95]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[95]~output .bus_hold = "false";
defparam \pmem_wdata[95]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N2
cycloneive_io_obuf \pmem_wdata[96]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[96]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[96]~output .bus_hold = "false";
defparam \pmem_wdata[96]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \pmem_wdata[97]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[97]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[97]~output .bus_hold = "false";
defparam \pmem_wdata[97]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \pmem_wdata[98]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[98]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[98]~output .bus_hold = "false";
defparam \pmem_wdata[98]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneive_io_obuf \pmem_wdata[99]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[99]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[99]~output .bus_hold = "false";
defparam \pmem_wdata[99]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneive_io_obuf \pmem_wdata[100]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[100]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[100]~output .bus_hold = "false";
defparam \pmem_wdata[100]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \pmem_wdata[101]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[101]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[101]~output .bus_hold = "false";
defparam \pmem_wdata[101]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \pmem_wdata[102]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[102]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[102]~output .bus_hold = "false";
defparam \pmem_wdata[102]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N2
cycloneive_io_obuf \pmem_wdata[103]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[103]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[103]~output .bus_hold = "false";
defparam \pmem_wdata[103]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \pmem_wdata[104]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[104]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[104]~output .bus_hold = "false";
defparam \pmem_wdata[104]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf \pmem_wdata[105]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[105]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[105]~output .bus_hold = "false";
defparam \pmem_wdata[105]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \pmem_wdata[106]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[106]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[106]~output .bus_hold = "false";
defparam \pmem_wdata[106]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N23
cycloneive_io_obuf \pmem_wdata[107]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[107]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[107]~output .bus_hold = "false";
defparam \pmem_wdata[107]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \pmem_wdata[108]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[108]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[108]~output .bus_hold = "false";
defparam \pmem_wdata[108]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \pmem_wdata[109]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[109]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[109]~output .bus_hold = "false";
defparam \pmem_wdata[109]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \pmem_wdata[110]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[110]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[110]~output .bus_hold = "false";
defparam \pmem_wdata[110]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
cycloneive_io_obuf \pmem_wdata[111]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[111]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[111]~output .bus_hold = "false";
defparam \pmem_wdata[111]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \pmem_wdata[112]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[112]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[112]~output .bus_hold = "false";
defparam \pmem_wdata[112]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N9
cycloneive_io_obuf \pmem_wdata[113]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[113]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[113]~output .bus_hold = "false";
defparam \pmem_wdata[113]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \pmem_wdata[114]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[114]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[114]~output .bus_hold = "false";
defparam \pmem_wdata[114]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N23
cycloneive_io_obuf \pmem_wdata[115]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[115]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[115]~output .bus_hold = "false";
defparam \pmem_wdata[115]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \pmem_wdata[116]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[116]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[116]~output .bus_hold = "false";
defparam \pmem_wdata[116]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N16
cycloneive_io_obuf \pmem_wdata[117]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[117]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[117]~output .bus_hold = "false";
defparam \pmem_wdata[117]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneive_io_obuf \pmem_wdata[118]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[118]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[118]~output .bus_hold = "false";
defparam \pmem_wdata[118]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N23
cycloneive_io_obuf \pmem_wdata[119]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[119]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[119]~output .bus_hold = "false";
defparam \pmem_wdata[119]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N2
cycloneive_io_obuf \pmem_wdata[120]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[120]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[120]~output .bus_hold = "false";
defparam \pmem_wdata[120]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N9
cycloneive_io_obuf \pmem_wdata[121]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[121]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[121]~output .bus_hold = "false";
defparam \pmem_wdata[121]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \pmem_wdata[122]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[122]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[122]~output .bus_hold = "false";
defparam \pmem_wdata[122]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N30
cycloneive_io_obuf \pmem_wdata[123]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[123]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[123]~output .bus_hold = "false";
defparam \pmem_wdata[123]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N9
cycloneive_io_obuf \pmem_wdata[124]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[124]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[124]~output .bus_hold = "false";
defparam \pmem_wdata[124]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N23
cycloneive_io_obuf \pmem_wdata[125]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[125]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[125]~output .bus_hold = "false";
defparam \pmem_wdata[125]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N30
cycloneive_io_obuf \pmem_wdata[126]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[126]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[126]~output .bus_hold = "false";
defparam \pmem_wdata[126]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N16
cycloneive_io_obuf \pmem_wdata[127]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[127]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[127]~output .bus_hold = "false";
defparam \pmem_wdata[127]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \pmem_resp~input (
	.i(pmem_resp),
	.ibar(gnd),
	.o(\pmem_resp~input_o ));
// synopsys translate_off
defparam \pmem_resp~input .bus_hold = "false";
defparam \pmem_resp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N29
cycloneive_io_ibuf \pmem_rdata[0]~input (
	.i(pmem_rdata[0]),
	.ibar(gnd),
	.o(\pmem_rdata[0]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[0]~input .bus_hold = "false";
defparam \pmem_rdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N29
cycloneive_io_ibuf \pmem_rdata[1]~input (
	.i(pmem_rdata[1]),
	.ibar(gnd),
	.o(\pmem_rdata[1]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[1]~input .bus_hold = "false";
defparam \pmem_rdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N15
cycloneive_io_ibuf \pmem_rdata[2]~input (
	.i(pmem_rdata[2]),
	.ibar(gnd),
	.o(\pmem_rdata[2]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[2]~input .bus_hold = "false";
defparam \pmem_rdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N22
cycloneive_io_ibuf \pmem_rdata[3]~input (
	.i(pmem_rdata[3]),
	.ibar(gnd),
	.o(\pmem_rdata[3]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[3]~input .bus_hold = "false";
defparam \pmem_rdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneive_io_ibuf \pmem_rdata[4]~input (
	.i(pmem_rdata[4]),
	.ibar(gnd),
	.o(\pmem_rdata[4]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[4]~input .bus_hold = "false";
defparam \pmem_rdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y29_N15
cycloneive_io_ibuf \pmem_rdata[5]~input (
	.i(pmem_rdata[5]),
	.ibar(gnd),
	.o(\pmem_rdata[5]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[5]~input .bus_hold = "false";
defparam \pmem_rdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \pmem_rdata[6]~input (
	.i(pmem_rdata[6]),
	.ibar(gnd),
	.o(\pmem_rdata[6]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[6]~input .bus_hold = "false";
defparam \pmem_rdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y3_N1
cycloneive_io_ibuf \pmem_rdata[7]~input (
	.i(pmem_rdata[7]),
	.ibar(gnd),
	.o(\pmem_rdata[7]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[7]~input .bus_hold = "false";
defparam \pmem_rdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y4_N8
cycloneive_io_ibuf \pmem_rdata[8]~input (
	.i(pmem_rdata[8]),
	.ibar(gnd),
	.o(\pmem_rdata[8]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[8]~input .bus_hold = "false";
defparam \pmem_rdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N8
cycloneive_io_ibuf \pmem_rdata[9]~input (
	.i(pmem_rdata[9]),
	.ibar(gnd),
	.o(\pmem_rdata[9]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[9]~input .bus_hold = "false";
defparam \pmem_rdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \pmem_rdata[10]~input (
	.i(pmem_rdata[10]),
	.ibar(gnd),
	.o(\pmem_rdata[10]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[10]~input .bus_hold = "false";
defparam \pmem_rdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N8
cycloneive_io_ibuf \pmem_rdata[11]~input (
	.i(pmem_rdata[11]),
	.ibar(gnd),
	.o(\pmem_rdata[11]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[11]~input .bus_hold = "false";
defparam \pmem_rdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y29_N1
cycloneive_io_ibuf \pmem_rdata[12]~input (
	.i(pmem_rdata[12]),
	.ibar(gnd),
	.o(\pmem_rdata[12]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[12]~input .bus_hold = "false";
defparam \pmem_rdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \pmem_rdata[13]~input (
	.i(pmem_rdata[13]),
	.ibar(gnd),
	.o(\pmem_rdata[13]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[13]~input .bus_hold = "false";
defparam \pmem_rdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N8
cycloneive_io_ibuf \pmem_rdata[14]~input (
	.i(pmem_rdata[14]),
	.ibar(gnd),
	.o(\pmem_rdata[14]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[14]~input .bus_hold = "false";
defparam \pmem_rdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N15
cycloneive_io_ibuf \pmem_rdata[15]~input (
	.i(pmem_rdata[15]),
	.ibar(gnd),
	.o(\pmem_rdata[15]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[15]~input .bus_hold = "false";
defparam \pmem_rdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N8
cycloneive_io_ibuf \pmem_rdata[16]~input (
	.i(pmem_rdata[16]),
	.ibar(gnd),
	.o(\pmem_rdata[16]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[16]~input .bus_hold = "false";
defparam \pmem_rdata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y27_N1
cycloneive_io_ibuf \pmem_rdata[17]~input (
	.i(pmem_rdata[17]),
	.ibar(gnd),
	.o(\pmem_rdata[17]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[17]~input .bus_hold = "false";
defparam \pmem_rdata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N15
cycloneive_io_ibuf \pmem_rdata[18]~input (
	.i(pmem_rdata[18]),
	.ibar(gnd),
	.o(\pmem_rdata[18]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[18]~input .bus_hold = "false";
defparam \pmem_rdata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N22
cycloneive_io_ibuf \pmem_rdata[19]~input (
	.i(pmem_rdata[19]),
	.ibar(gnd),
	.o(\pmem_rdata[19]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[19]~input .bus_hold = "false";
defparam \pmem_rdata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N1
cycloneive_io_ibuf \pmem_rdata[20]~input (
	.i(pmem_rdata[20]),
	.ibar(gnd),
	.o(\pmem_rdata[20]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[20]~input .bus_hold = "false";
defparam \pmem_rdata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y10_N15
cycloneive_io_ibuf \pmem_rdata[21]~input (
	.i(pmem_rdata[21]),
	.ibar(gnd),
	.o(\pmem_rdata[21]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[21]~input .bus_hold = "false";
defparam \pmem_rdata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N15
cycloneive_io_ibuf \pmem_rdata[22]~input (
	.i(pmem_rdata[22]),
	.ibar(gnd),
	.o(\pmem_rdata[22]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[22]~input .bus_hold = "false";
defparam \pmem_rdata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y26_N15
cycloneive_io_ibuf \pmem_rdata[23]~input (
	.i(pmem_rdata[23]),
	.ibar(gnd),
	.o(\pmem_rdata[23]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[23]~input .bus_hold = "false";
defparam \pmem_rdata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneive_io_ibuf \pmem_rdata[24]~input (
	.i(pmem_rdata[24]),
	.ibar(gnd),
	.o(\pmem_rdata[24]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[24]~input .bus_hold = "false";
defparam \pmem_rdata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
cycloneive_io_ibuf \pmem_rdata[25]~input (
	.i(pmem_rdata[25]),
	.ibar(gnd),
	.o(\pmem_rdata[25]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[25]~input .bus_hold = "false";
defparam \pmem_rdata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y10_N1
cycloneive_io_ibuf \pmem_rdata[26]~input (
	.i(pmem_rdata[26]),
	.ibar(gnd),
	.o(\pmem_rdata[26]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[26]~input .bus_hold = "false";
defparam \pmem_rdata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N29
cycloneive_io_ibuf \pmem_rdata[27]~input (
	.i(pmem_rdata[27]),
	.ibar(gnd),
	.o(\pmem_rdata[27]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[27]~input .bus_hold = "false";
defparam \pmem_rdata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y29_N22
cycloneive_io_ibuf \pmem_rdata[28]~input (
	.i(pmem_rdata[28]),
	.ibar(gnd),
	.o(\pmem_rdata[28]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[28]~input .bus_hold = "false";
defparam \pmem_rdata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
cycloneive_io_ibuf \pmem_rdata[29]~input (
	.i(pmem_rdata[29]),
	.ibar(gnd),
	.o(\pmem_rdata[29]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[29]~input .bus_hold = "false";
defparam \pmem_rdata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N15
cycloneive_io_ibuf \pmem_rdata[30]~input (
	.i(pmem_rdata[30]),
	.ibar(gnd),
	.o(\pmem_rdata[30]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[30]~input .bus_hold = "false";
defparam \pmem_rdata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y2_N8
cycloneive_io_ibuf \pmem_rdata[31]~input (
	.i(pmem_rdata[31]),
	.ibar(gnd),
	.o(\pmem_rdata[31]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[31]~input .bus_hold = "false";
defparam \pmem_rdata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N15
cycloneive_io_ibuf \pmem_rdata[32]~input (
	.i(pmem_rdata[32]),
	.ibar(gnd),
	.o(\pmem_rdata[32]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[32]~input .bus_hold = "false";
defparam \pmem_rdata[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N29
cycloneive_io_ibuf \pmem_rdata[33]~input (
	.i(pmem_rdata[33]),
	.ibar(gnd),
	.o(\pmem_rdata[33]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[33]~input .bus_hold = "false";
defparam \pmem_rdata[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N29
cycloneive_io_ibuf \pmem_rdata[34]~input (
	.i(pmem_rdata[34]),
	.ibar(gnd),
	.o(\pmem_rdata[34]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[34]~input .bus_hold = "false";
defparam \pmem_rdata[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y4_N1
cycloneive_io_ibuf \pmem_rdata[35]~input (
	.i(pmem_rdata[35]),
	.ibar(gnd),
	.o(\pmem_rdata[35]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[35]~input .bus_hold = "false";
defparam \pmem_rdata[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N15
cycloneive_io_ibuf \pmem_rdata[36]~input (
	.i(pmem_rdata[36]),
	.ibar(gnd),
	.o(\pmem_rdata[36]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[36]~input .bus_hold = "false";
defparam \pmem_rdata[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \pmem_rdata[37]~input (
	.i(pmem_rdata[37]),
	.ibar(gnd),
	.o(\pmem_rdata[37]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[37]~input .bus_hold = "false";
defparam \pmem_rdata[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N1
cycloneive_io_ibuf \pmem_rdata[38]~input (
	.i(pmem_rdata[38]),
	.ibar(gnd),
	.o(\pmem_rdata[38]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[38]~input .bus_hold = "false";
defparam \pmem_rdata[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N1
cycloneive_io_ibuf \pmem_rdata[39]~input (
	.i(pmem_rdata[39]),
	.ibar(gnd),
	.o(\pmem_rdata[39]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[39]~input .bus_hold = "false";
defparam \pmem_rdata[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N1
cycloneive_io_ibuf \pmem_rdata[40]~input (
	.i(pmem_rdata[40]),
	.ibar(gnd),
	.o(\pmem_rdata[40]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[40]~input .bus_hold = "false";
defparam \pmem_rdata[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \pmem_rdata[41]~input (
	.i(pmem_rdata[41]),
	.ibar(gnd),
	.o(\pmem_rdata[41]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[41]~input .bus_hold = "false";
defparam \pmem_rdata[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N1
cycloneive_io_ibuf \pmem_rdata[42]~input (
	.i(pmem_rdata[42]),
	.ibar(gnd),
	.o(\pmem_rdata[42]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[42]~input .bus_hold = "false";
defparam \pmem_rdata[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N1
cycloneive_io_ibuf \pmem_rdata[43]~input (
	.i(pmem_rdata[43]),
	.ibar(gnd),
	.o(\pmem_rdata[43]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[43]~input .bus_hold = "false";
defparam \pmem_rdata[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y26_N8
cycloneive_io_ibuf \pmem_rdata[44]~input (
	.i(pmem_rdata[44]),
	.ibar(gnd),
	.o(\pmem_rdata[44]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[44]~input .bus_hold = "false";
defparam \pmem_rdata[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N1
cycloneive_io_ibuf \pmem_rdata[45]~input (
	.i(pmem_rdata[45]),
	.ibar(gnd),
	.o(\pmem_rdata[45]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[45]~input .bus_hold = "false";
defparam \pmem_rdata[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N8
cycloneive_io_ibuf \pmem_rdata[46]~input (
	.i(pmem_rdata[46]),
	.ibar(gnd),
	.o(\pmem_rdata[46]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[46]~input .bus_hold = "false";
defparam \pmem_rdata[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \pmem_rdata[47]~input (
	.i(pmem_rdata[47]),
	.ibar(gnd),
	.o(\pmem_rdata[47]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[47]~input .bus_hold = "false";
defparam \pmem_rdata[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N8
cycloneive_io_ibuf \pmem_rdata[48]~input (
	.i(pmem_rdata[48]),
	.ibar(gnd),
	.o(\pmem_rdata[48]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[48]~input .bus_hold = "false";
defparam \pmem_rdata[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y29_N29
cycloneive_io_ibuf \pmem_rdata[49]~input (
	.i(pmem_rdata[49]),
	.ibar(gnd),
	.o(\pmem_rdata[49]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[49]~input .bus_hold = "false";
defparam \pmem_rdata[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cycloneive_io_ibuf \pmem_rdata[50]~input (
	.i(pmem_rdata[50]),
	.ibar(gnd),
	.o(\pmem_rdata[50]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[50]~input .bus_hold = "false";
defparam \pmem_rdata[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N22
cycloneive_io_ibuf \pmem_rdata[51]~input (
	.i(pmem_rdata[51]),
	.ibar(gnd),
	.o(\pmem_rdata[51]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[51]~input .bus_hold = "false";
defparam \pmem_rdata[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N1
cycloneive_io_ibuf \pmem_rdata[52]~input (
	.i(pmem_rdata[52]),
	.ibar(gnd),
	.o(\pmem_rdata[52]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[52]~input .bus_hold = "false";
defparam \pmem_rdata[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N8
cycloneive_io_ibuf \pmem_rdata[53]~input (
	.i(pmem_rdata[53]),
	.ibar(gnd),
	.o(\pmem_rdata[53]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[53]~input .bus_hold = "false";
defparam \pmem_rdata[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N15
cycloneive_io_ibuf \pmem_rdata[54]~input (
	.i(pmem_rdata[54]),
	.ibar(gnd),
	.o(\pmem_rdata[54]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[54]~input .bus_hold = "false";
defparam \pmem_rdata[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \pmem_rdata[55]~input (
	.i(pmem_rdata[55]),
	.ibar(gnd),
	.o(\pmem_rdata[55]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[55]~input .bus_hold = "false";
defparam \pmem_rdata[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cycloneive_io_ibuf \pmem_rdata[56]~input (
	.i(pmem_rdata[56]),
	.ibar(gnd),
	.o(\pmem_rdata[56]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[56]~input .bus_hold = "false";
defparam \pmem_rdata[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y9_N15
cycloneive_io_ibuf \pmem_rdata[57]~input (
	.i(pmem_rdata[57]),
	.ibar(gnd),
	.o(\pmem_rdata[57]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[57]~input .bus_hold = "false";
defparam \pmem_rdata[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N1
cycloneive_io_ibuf \pmem_rdata[58]~input (
	.i(pmem_rdata[58]),
	.ibar(gnd),
	.o(\pmem_rdata[58]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[58]~input .bus_hold = "false";
defparam \pmem_rdata[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \pmem_rdata[59]~input (
	.i(pmem_rdata[59]),
	.ibar(gnd),
	.o(\pmem_rdata[59]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[59]~input .bus_hold = "false";
defparam \pmem_rdata[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N8
cycloneive_io_ibuf \pmem_rdata[60]~input (
	.i(pmem_rdata[60]),
	.ibar(gnd),
	.o(\pmem_rdata[60]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[60]~input .bus_hold = "false";
defparam \pmem_rdata[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N22
cycloneive_io_ibuf \pmem_rdata[61]~input (
	.i(pmem_rdata[61]),
	.ibar(gnd),
	.o(\pmem_rdata[61]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[61]~input .bus_hold = "false";
defparam \pmem_rdata[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \pmem_rdata[62]~input (
	.i(pmem_rdata[62]),
	.ibar(gnd),
	.o(\pmem_rdata[62]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[62]~input .bus_hold = "false";
defparam \pmem_rdata[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N29
cycloneive_io_ibuf \pmem_rdata[63]~input (
	.i(pmem_rdata[63]),
	.ibar(gnd),
	.o(\pmem_rdata[63]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[63]~input .bus_hold = "false";
defparam \pmem_rdata[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y6_N1
cycloneive_io_ibuf \pmem_rdata[64]~input (
	.i(pmem_rdata[64]),
	.ibar(gnd),
	.o(\pmem_rdata[64]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[64]~input .bus_hold = "false";
defparam \pmem_rdata[64]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N1
cycloneive_io_ibuf \pmem_rdata[65]~input (
	.i(pmem_rdata[65]),
	.ibar(gnd),
	.o(\pmem_rdata[65]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[65]~input .bus_hold = "false";
defparam \pmem_rdata[65]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N1
cycloneive_io_ibuf \pmem_rdata[66]~input (
	.i(pmem_rdata[66]),
	.ibar(gnd),
	.o(\pmem_rdata[66]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[66]~input .bus_hold = "false";
defparam \pmem_rdata[66]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N15
cycloneive_io_ibuf \pmem_rdata[67]~input (
	.i(pmem_rdata[67]),
	.ibar(gnd),
	.o(\pmem_rdata[67]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[67]~input .bus_hold = "false";
defparam \pmem_rdata[67]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N22
cycloneive_io_ibuf \pmem_rdata[68]~input (
	.i(pmem_rdata[68]),
	.ibar(gnd),
	.o(\pmem_rdata[68]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[68]~input .bus_hold = "false";
defparam \pmem_rdata[68]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N1
cycloneive_io_ibuf \pmem_rdata[69]~input (
	.i(pmem_rdata[69]),
	.ibar(gnd),
	.o(\pmem_rdata[69]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[69]~input .bus_hold = "false";
defparam \pmem_rdata[69]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N1
cycloneive_io_ibuf \pmem_rdata[70]~input (
	.i(pmem_rdata[70]),
	.ibar(gnd),
	.o(\pmem_rdata[70]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[70]~input .bus_hold = "false";
defparam \pmem_rdata[70]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneive_io_ibuf \pmem_rdata[71]~input (
	.i(pmem_rdata[71]),
	.ibar(gnd),
	.o(\pmem_rdata[71]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[71]~input .bus_hold = "false";
defparam \pmem_rdata[71]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cycloneive_io_ibuf \pmem_rdata[72]~input (
	.i(pmem_rdata[72]),
	.ibar(gnd),
	.o(\pmem_rdata[72]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[72]~input .bus_hold = "false";
defparam \pmem_rdata[72]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \pmem_rdata[73]~input (
	.i(pmem_rdata[73]),
	.ibar(gnd),
	.o(\pmem_rdata[73]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[73]~input .bus_hold = "false";
defparam \pmem_rdata[73]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y7_N1
cycloneive_io_ibuf \pmem_rdata[74]~input (
	.i(pmem_rdata[74]),
	.ibar(gnd),
	.o(\pmem_rdata[74]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[74]~input .bus_hold = "false";
defparam \pmem_rdata[74]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y29_N22
cycloneive_io_ibuf \pmem_rdata[75]~input (
	.i(pmem_rdata[75]),
	.ibar(gnd),
	.o(\pmem_rdata[75]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[75]~input .bus_hold = "false";
defparam \pmem_rdata[75]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N15
cycloneive_io_ibuf \pmem_rdata[76]~input (
	.i(pmem_rdata[76]),
	.ibar(gnd),
	.o(\pmem_rdata[76]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[76]~input .bus_hold = "false";
defparam \pmem_rdata[76]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y29_N29
cycloneive_io_ibuf \pmem_rdata[77]~input (
	.i(pmem_rdata[77]),
	.ibar(gnd),
	.o(\pmem_rdata[77]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[77]~input .bus_hold = "false";
defparam \pmem_rdata[77]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cycloneive_io_ibuf \pmem_rdata[78]~input (
	.i(pmem_rdata[78]),
	.ibar(gnd),
	.o(\pmem_rdata[78]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[78]~input .bus_hold = "false";
defparam \pmem_rdata[78]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N29
cycloneive_io_ibuf \pmem_rdata[79]~input (
	.i(pmem_rdata[79]),
	.ibar(gnd),
	.o(\pmem_rdata[79]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[79]~input .bus_hold = "false";
defparam \pmem_rdata[79]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N15
cycloneive_io_ibuf \pmem_rdata[80]~input (
	.i(pmem_rdata[80]),
	.ibar(gnd),
	.o(\pmem_rdata[80]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[80]~input .bus_hold = "false";
defparam \pmem_rdata[80]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N1
cycloneive_io_ibuf \pmem_rdata[81]~input (
	.i(pmem_rdata[81]),
	.ibar(gnd),
	.o(\pmem_rdata[81]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[81]~input .bus_hold = "false";
defparam \pmem_rdata[81]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y29_N1
cycloneive_io_ibuf \pmem_rdata[82]~input (
	.i(pmem_rdata[82]),
	.ibar(gnd),
	.o(\pmem_rdata[82]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[82]~input .bus_hold = "false";
defparam \pmem_rdata[82]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N29
cycloneive_io_ibuf \pmem_rdata[83]~input (
	.i(pmem_rdata[83]),
	.ibar(gnd),
	.o(\pmem_rdata[83]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[83]~input .bus_hold = "false";
defparam \pmem_rdata[83]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y11_N1
cycloneive_io_ibuf \pmem_rdata[84]~input (
	.i(pmem_rdata[84]),
	.ibar(gnd),
	.o(\pmem_rdata[84]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[84]~input .bus_hold = "false";
defparam \pmem_rdata[84]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N1
cycloneive_io_ibuf \pmem_rdata[85]~input (
	.i(pmem_rdata[85]),
	.ibar(gnd),
	.o(\pmem_rdata[85]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[85]~input .bus_hold = "false";
defparam \pmem_rdata[85]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N22
cycloneive_io_ibuf \pmem_rdata[86]~input (
	.i(pmem_rdata[86]),
	.ibar(gnd),
	.o(\pmem_rdata[86]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[86]~input .bus_hold = "false";
defparam \pmem_rdata[86]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N29
cycloneive_io_ibuf \pmem_rdata[87]~input (
	.i(pmem_rdata[87]),
	.ibar(gnd),
	.o(\pmem_rdata[87]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[87]~input .bus_hold = "false";
defparam \pmem_rdata[87]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N1
cycloneive_io_ibuf \pmem_rdata[88]~input (
	.i(pmem_rdata[88]),
	.ibar(gnd),
	.o(\pmem_rdata[88]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[88]~input .bus_hold = "false";
defparam \pmem_rdata[88]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
cycloneive_io_ibuf \pmem_rdata[89]~input (
	.i(pmem_rdata[89]),
	.ibar(gnd),
	.o(\pmem_rdata[89]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[89]~input .bus_hold = "false";
defparam \pmem_rdata[89]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y13_N1
cycloneive_io_ibuf \pmem_rdata[90]~input (
	.i(pmem_rdata[90]),
	.ibar(gnd),
	.o(\pmem_rdata[90]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[90]~input .bus_hold = "false";
defparam \pmem_rdata[90]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N1
cycloneive_io_ibuf \pmem_rdata[91]~input (
	.i(pmem_rdata[91]),
	.ibar(gnd),
	.o(\pmem_rdata[91]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[91]~input .bus_hold = "false";
defparam \pmem_rdata[91]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y6_N22
cycloneive_io_ibuf \pmem_rdata[92]~input (
	.i(pmem_rdata[92]),
	.ibar(gnd),
	.o(\pmem_rdata[92]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[92]~input .bus_hold = "false";
defparam \pmem_rdata[92]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N1
cycloneive_io_ibuf \pmem_rdata[93]~input (
	.i(pmem_rdata[93]),
	.ibar(gnd),
	.o(\pmem_rdata[93]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[93]~input .bus_hold = "false";
defparam \pmem_rdata[93]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N15
cycloneive_io_ibuf \pmem_rdata[94]~input (
	.i(pmem_rdata[94]),
	.ibar(gnd),
	.o(\pmem_rdata[94]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[94]~input .bus_hold = "false";
defparam \pmem_rdata[94]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y29_N29
cycloneive_io_ibuf \pmem_rdata[95]~input (
	.i(pmem_rdata[95]),
	.ibar(gnd),
	.o(\pmem_rdata[95]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[95]~input .bus_hold = "false";
defparam \pmem_rdata[95]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \pmem_rdata[96]~input (
	.i(pmem_rdata[96]),
	.ibar(gnd),
	.o(\pmem_rdata[96]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[96]~input .bus_hold = "false";
defparam \pmem_rdata[96]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N22
cycloneive_io_ibuf \pmem_rdata[97]~input (
	.i(pmem_rdata[97]),
	.ibar(gnd),
	.o(\pmem_rdata[97]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[97]~input .bus_hold = "false";
defparam \pmem_rdata[97]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N15
cycloneive_io_ibuf \pmem_rdata[98]~input (
	.i(pmem_rdata[98]),
	.ibar(gnd),
	.o(\pmem_rdata[98]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[98]~input .bus_hold = "false";
defparam \pmem_rdata[98]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N8
cycloneive_io_ibuf \pmem_rdata[99]~input (
	.i(pmem_rdata[99]),
	.ibar(gnd),
	.o(\pmem_rdata[99]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[99]~input .bus_hold = "false";
defparam \pmem_rdata[99]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N8
cycloneive_io_ibuf \pmem_rdata[100]~input (
	.i(pmem_rdata[100]),
	.ibar(gnd),
	.o(\pmem_rdata[100]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[100]~input .bus_hold = "false";
defparam \pmem_rdata[100]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N8
cycloneive_io_ibuf \pmem_rdata[101]~input (
	.i(pmem_rdata[101]),
	.ibar(gnd),
	.o(\pmem_rdata[101]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[101]~input .bus_hold = "false";
defparam \pmem_rdata[101]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneive_io_ibuf \pmem_rdata[102]~input (
	.i(pmem_rdata[102]),
	.ibar(gnd),
	.o(\pmem_rdata[102]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[102]~input .bus_hold = "false";
defparam \pmem_rdata[102]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \pmem_rdata[103]~input (
	.i(pmem_rdata[103]),
	.ibar(gnd),
	.o(\pmem_rdata[103]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[103]~input .bus_hold = "false";
defparam \pmem_rdata[103]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y13_N15
cycloneive_io_ibuf \pmem_rdata[104]~input (
	.i(pmem_rdata[104]),
	.ibar(gnd),
	.o(\pmem_rdata[104]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[104]~input .bus_hold = "false";
defparam \pmem_rdata[104]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N1
cycloneive_io_ibuf \pmem_rdata[105]~input (
	.i(pmem_rdata[105]),
	.ibar(gnd),
	.o(\pmem_rdata[105]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[105]~input .bus_hold = "false";
defparam \pmem_rdata[105]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N1
cycloneive_io_ibuf \pmem_rdata[106]~input (
	.i(pmem_rdata[106]),
	.ibar(gnd),
	.o(\pmem_rdata[106]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[106]~input .bus_hold = "false";
defparam \pmem_rdata[106]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N15
cycloneive_io_ibuf \pmem_rdata[107]~input (
	.i(pmem_rdata[107]),
	.ibar(gnd),
	.o(\pmem_rdata[107]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[107]~input .bus_hold = "false";
defparam \pmem_rdata[107]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y19_N22
cycloneive_io_ibuf \pmem_rdata[108]~input (
	.i(pmem_rdata[108]),
	.ibar(gnd),
	.o(\pmem_rdata[108]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[108]~input .bus_hold = "false";
defparam \pmem_rdata[108]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \pmem_rdata[109]~input (
	.i(pmem_rdata[109]),
	.ibar(gnd),
	.o(\pmem_rdata[109]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[109]~input .bus_hold = "false";
defparam \pmem_rdata[109]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y19_N1
cycloneive_io_ibuf \pmem_rdata[110]~input (
	.i(pmem_rdata[110]),
	.ibar(gnd),
	.o(\pmem_rdata[110]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[110]~input .bus_hold = "false";
defparam \pmem_rdata[110]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N15
cycloneive_io_ibuf \pmem_rdata[111]~input (
	.i(pmem_rdata[111]),
	.ibar(gnd),
	.o(\pmem_rdata[111]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[111]~input .bus_hold = "false";
defparam \pmem_rdata[111]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N22
cycloneive_io_ibuf \pmem_rdata[112]~input (
	.i(pmem_rdata[112]),
	.ibar(gnd),
	.o(\pmem_rdata[112]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[112]~input .bus_hold = "false";
defparam \pmem_rdata[112]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N8
cycloneive_io_ibuf \pmem_rdata[113]~input (
	.i(pmem_rdata[113]),
	.ibar(gnd),
	.o(\pmem_rdata[113]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[113]~input .bus_hold = "false";
defparam \pmem_rdata[113]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N1
cycloneive_io_ibuf \pmem_rdata[114]~input (
	.i(pmem_rdata[114]),
	.ibar(gnd),
	.o(\pmem_rdata[114]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[114]~input .bus_hold = "false";
defparam \pmem_rdata[114]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N15
cycloneive_io_ibuf \pmem_rdata[115]~input (
	.i(pmem_rdata[115]),
	.ibar(gnd),
	.o(\pmem_rdata[115]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[115]~input .bus_hold = "false";
defparam \pmem_rdata[115]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
cycloneive_io_ibuf \pmem_rdata[116]~input (
	.i(pmem_rdata[116]),
	.ibar(gnd),
	.o(\pmem_rdata[116]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[116]~input .bus_hold = "false";
defparam \pmem_rdata[116]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N8
cycloneive_io_ibuf \pmem_rdata[117]~input (
	.i(pmem_rdata[117]),
	.ibar(gnd),
	.o(\pmem_rdata[117]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[117]~input .bus_hold = "false";
defparam \pmem_rdata[117]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N29
cycloneive_io_ibuf \pmem_rdata[118]~input (
	.i(pmem_rdata[118]),
	.ibar(gnd),
	.o(\pmem_rdata[118]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[118]~input .bus_hold = "false";
defparam \pmem_rdata[118]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y7_N22
cycloneive_io_ibuf \pmem_rdata[119]~input (
	.i(pmem_rdata[119]),
	.ibar(gnd),
	.o(\pmem_rdata[119]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[119]~input .bus_hold = "false";
defparam \pmem_rdata[119]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneive_io_ibuf \pmem_rdata[120]~input (
	.i(pmem_rdata[120]),
	.ibar(gnd),
	.o(\pmem_rdata[120]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[120]~input .bus_hold = "false";
defparam \pmem_rdata[120]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N22
cycloneive_io_ibuf \pmem_rdata[121]~input (
	.i(pmem_rdata[121]),
	.ibar(gnd),
	.o(\pmem_rdata[121]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[121]~input .bus_hold = "false";
defparam \pmem_rdata[121]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N8
cycloneive_io_ibuf \pmem_rdata[122]~input (
	.i(pmem_rdata[122]),
	.ibar(gnd),
	.o(\pmem_rdata[122]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[122]~input .bus_hold = "false";
defparam \pmem_rdata[122]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \pmem_rdata[123]~input (
	.i(pmem_rdata[123]),
	.ibar(gnd),
	.o(\pmem_rdata[123]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[123]~input .bus_hold = "false";
defparam \pmem_rdata[123]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y2_N15
cycloneive_io_ibuf \pmem_rdata[124]~input (
	.i(pmem_rdata[124]),
	.ibar(gnd),
	.o(\pmem_rdata[124]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[124]~input .bus_hold = "false";
defparam \pmem_rdata[124]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N15
cycloneive_io_ibuf \pmem_rdata[125]~input (
	.i(pmem_rdata[125]),
	.ibar(gnd),
	.o(\pmem_rdata[125]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[125]~input .bus_hold = "false";
defparam \pmem_rdata[125]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N22
cycloneive_io_ibuf \pmem_rdata[126]~input (
	.i(pmem_rdata[126]),
	.ibar(gnd),
	.o(\pmem_rdata[126]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[126]~input .bus_hold = "false";
defparam \pmem_rdata[126]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N8
cycloneive_io_ibuf \pmem_rdata[127]~input (
	.i(pmem_rdata[127]),
	.ibar(gnd),
	.o(\pmem_rdata[127]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[127]~input .bus_hold = "false";
defparam \pmem_rdata[127]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

assign pmem_read = \pmem_read~output_o ;

assign pmem_write = \pmem_write~output_o ;

assign pmem_address[0] = \pmem_address[0]~output_o ;

assign pmem_address[1] = \pmem_address[1]~output_o ;

assign pmem_address[2] = \pmem_address[2]~output_o ;

assign pmem_address[3] = \pmem_address[3]~output_o ;

assign pmem_address[4] = \pmem_address[4]~output_o ;

assign pmem_address[5] = \pmem_address[5]~output_o ;

assign pmem_address[6] = \pmem_address[6]~output_o ;

assign pmem_address[7] = \pmem_address[7]~output_o ;

assign pmem_address[8] = \pmem_address[8]~output_o ;

assign pmem_address[9] = \pmem_address[9]~output_o ;

assign pmem_address[10] = \pmem_address[10]~output_o ;

assign pmem_address[11] = \pmem_address[11]~output_o ;

assign pmem_address[12] = \pmem_address[12]~output_o ;

assign pmem_address[13] = \pmem_address[13]~output_o ;

assign pmem_address[14] = \pmem_address[14]~output_o ;

assign pmem_address[15] = \pmem_address[15]~output_o ;

assign pmem_wdata[0] = \pmem_wdata[0]~output_o ;

assign pmem_wdata[1] = \pmem_wdata[1]~output_o ;

assign pmem_wdata[2] = \pmem_wdata[2]~output_o ;

assign pmem_wdata[3] = \pmem_wdata[3]~output_o ;

assign pmem_wdata[4] = \pmem_wdata[4]~output_o ;

assign pmem_wdata[5] = \pmem_wdata[5]~output_o ;

assign pmem_wdata[6] = \pmem_wdata[6]~output_o ;

assign pmem_wdata[7] = \pmem_wdata[7]~output_o ;

assign pmem_wdata[8] = \pmem_wdata[8]~output_o ;

assign pmem_wdata[9] = \pmem_wdata[9]~output_o ;

assign pmem_wdata[10] = \pmem_wdata[10]~output_o ;

assign pmem_wdata[11] = \pmem_wdata[11]~output_o ;

assign pmem_wdata[12] = \pmem_wdata[12]~output_o ;

assign pmem_wdata[13] = \pmem_wdata[13]~output_o ;

assign pmem_wdata[14] = \pmem_wdata[14]~output_o ;

assign pmem_wdata[15] = \pmem_wdata[15]~output_o ;

assign pmem_wdata[16] = \pmem_wdata[16]~output_o ;

assign pmem_wdata[17] = \pmem_wdata[17]~output_o ;

assign pmem_wdata[18] = \pmem_wdata[18]~output_o ;

assign pmem_wdata[19] = \pmem_wdata[19]~output_o ;

assign pmem_wdata[20] = \pmem_wdata[20]~output_o ;

assign pmem_wdata[21] = \pmem_wdata[21]~output_o ;

assign pmem_wdata[22] = \pmem_wdata[22]~output_o ;

assign pmem_wdata[23] = \pmem_wdata[23]~output_o ;

assign pmem_wdata[24] = \pmem_wdata[24]~output_o ;

assign pmem_wdata[25] = \pmem_wdata[25]~output_o ;

assign pmem_wdata[26] = \pmem_wdata[26]~output_o ;

assign pmem_wdata[27] = \pmem_wdata[27]~output_o ;

assign pmem_wdata[28] = \pmem_wdata[28]~output_o ;

assign pmem_wdata[29] = \pmem_wdata[29]~output_o ;

assign pmem_wdata[30] = \pmem_wdata[30]~output_o ;

assign pmem_wdata[31] = \pmem_wdata[31]~output_o ;

assign pmem_wdata[32] = \pmem_wdata[32]~output_o ;

assign pmem_wdata[33] = \pmem_wdata[33]~output_o ;

assign pmem_wdata[34] = \pmem_wdata[34]~output_o ;

assign pmem_wdata[35] = \pmem_wdata[35]~output_o ;

assign pmem_wdata[36] = \pmem_wdata[36]~output_o ;

assign pmem_wdata[37] = \pmem_wdata[37]~output_o ;

assign pmem_wdata[38] = \pmem_wdata[38]~output_o ;

assign pmem_wdata[39] = \pmem_wdata[39]~output_o ;

assign pmem_wdata[40] = \pmem_wdata[40]~output_o ;

assign pmem_wdata[41] = \pmem_wdata[41]~output_o ;

assign pmem_wdata[42] = \pmem_wdata[42]~output_o ;

assign pmem_wdata[43] = \pmem_wdata[43]~output_o ;

assign pmem_wdata[44] = \pmem_wdata[44]~output_o ;

assign pmem_wdata[45] = \pmem_wdata[45]~output_o ;

assign pmem_wdata[46] = \pmem_wdata[46]~output_o ;

assign pmem_wdata[47] = \pmem_wdata[47]~output_o ;

assign pmem_wdata[48] = \pmem_wdata[48]~output_o ;

assign pmem_wdata[49] = \pmem_wdata[49]~output_o ;

assign pmem_wdata[50] = \pmem_wdata[50]~output_o ;

assign pmem_wdata[51] = \pmem_wdata[51]~output_o ;

assign pmem_wdata[52] = \pmem_wdata[52]~output_o ;

assign pmem_wdata[53] = \pmem_wdata[53]~output_o ;

assign pmem_wdata[54] = \pmem_wdata[54]~output_o ;

assign pmem_wdata[55] = \pmem_wdata[55]~output_o ;

assign pmem_wdata[56] = \pmem_wdata[56]~output_o ;

assign pmem_wdata[57] = \pmem_wdata[57]~output_o ;

assign pmem_wdata[58] = \pmem_wdata[58]~output_o ;

assign pmem_wdata[59] = \pmem_wdata[59]~output_o ;

assign pmem_wdata[60] = \pmem_wdata[60]~output_o ;

assign pmem_wdata[61] = \pmem_wdata[61]~output_o ;

assign pmem_wdata[62] = \pmem_wdata[62]~output_o ;

assign pmem_wdata[63] = \pmem_wdata[63]~output_o ;

assign pmem_wdata[64] = \pmem_wdata[64]~output_o ;

assign pmem_wdata[65] = \pmem_wdata[65]~output_o ;

assign pmem_wdata[66] = \pmem_wdata[66]~output_o ;

assign pmem_wdata[67] = \pmem_wdata[67]~output_o ;

assign pmem_wdata[68] = \pmem_wdata[68]~output_o ;

assign pmem_wdata[69] = \pmem_wdata[69]~output_o ;

assign pmem_wdata[70] = \pmem_wdata[70]~output_o ;

assign pmem_wdata[71] = \pmem_wdata[71]~output_o ;

assign pmem_wdata[72] = \pmem_wdata[72]~output_o ;

assign pmem_wdata[73] = \pmem_wdata[73]~output_o ;

assign pmem_wdata[74] = \pmem_wdata[74]~output_o ;

assign pmem_wdata[75] = \pmem_wdata[75]~output_o ;

assign pmem_wdata[76] = \pmem_wdata[76]~output_o ;

assign pmem_wdata[77] = \pmem_wdata[77]~output_o ;

assign pmem_wdata[78] = \pmem_wdata[78]~output_o ;

assign pmem_wdata[79] = \pmem_wdata[79]~output_o ;

assign pmem_wdata[80] = \pmem_wdata[80]~output_o ;

assign pmem_wdata[81] = \pmem_wdata[81]~output_o ;

assign pmem_wdata[82] = \pmem_wdata[82]~output_o ;

assign pmem_wdata[83] = \pmem_wdata[83]~output_o ;

assign pmem_wdata[84] = \pmem_wdata[84]~output_o ;

assign pmem_wdata[85] = \pmem_wdata[85]~output_o ;

assign pmem_wdata[86] = \pmem_wdata[86]~output_o ;

assign pmem_wdata[87] = \pmem_wdata[87]~output_o ;

assign pmem_wdata[88] = \pmem_wdata[88]~output_o ;

assign pmem_wdata[89] = \pmem_wdata[89]~output_o ;

assign pmem_wdata[90] = \pmem_wdata[90]~output_o ;

assign pmem_wdata[91] = \pmem_wdata[91]~output_o ;

assign pmem_wdata[92] = \pmem_wdata[92]~output_o ;

assign pmem_wdata[93] = \pmem_wdata[93]~output_o ;

assign pmem_wdata[94] = \pmem_wdata[94]~output_o ;

assign pmem_wdata[95] = \pmem_wdata[95]~output_o ;

assign pmem_wdata[96] = \pmem_wdata[96]~output_o ;

assign pmem_wdata[97] = \pmem_wdata[97]~output_o ;

assign pmem_wdata[98] = \pmem_wdata[98]~output_o ;

assign pmem_wdata[99] = \pmem_wdata[99]~output_o ;

assign pmem_wdata[100] = \pmem_wdata[100]~output_o ;

assign pmem_wdata[101] = \pmem_wdata[101]~output_o ;

assign pmem_wdata[102] = \pmem_wdata[102]~output_o ;

assign pmem_wdata[103] = \pmem_wdata[103]~output_o ;

assign pmem_wdata[104] = \pmem_wdata[104]~output_o ;

assign pmem_wdata[105] = \pmem_wdata[105]~output_o ;

assign pmem_wdata[106] = \pmem_wdata[106]~output_o ;

assign pmem_wdata[107] = \pmem_wdata[107]~output_o ;

assign pmem_wdata[108] = \pmem_wdata[108]~output_o ;

assign pmem_wdata[109] = \pmem_wdata[109]~output_o ;

assign pmem_wdata[110] = \pmem_wdata[110]~output_o ;

assign pmem_wdata[111] = \pmem_wdata[111]~output_o ;

assign pmem_wdata[112] = \pmem_wdata[112]~output_o ;

assign pmem_wdata[113] = \pmem_wdata[113]~output_o ;

assign pmem_wdata[114] = \pmem_wdata[114]~output_o ;

assign pmem_wdata[115] = \pmem_wdata[115]~output_o ;

assign pmem_wdata[116] = \pmem_wdata[116]~output_o ;

assign pmem_wdata[117] = \pmem_wdata[117]~output_o ;

assign pmem_wdata[118] = \pmem_wdata[118]~output_o ;

assign pmem_wdata[119] = \pmem_wdata[119]~output_o ;

assign pmem_wdata[120] = \pmem_wdata[120]~output_o ;

assign pmem_wdata[121] = \pmem_wdata[121]~output_o ;

assign pmem_wdata[122] = \pmem_wdata[122]~output_o ;

assign pmem_wdata[123] = \pmem_wdata[123]~output_o ;

assign pmem_wdata[124] = \pmem_wdata[124]~output_o ;

assign pmem_wdata[125] = \pmem_wdata[125]~output_o ;

assign pmem_wdata[126] = \pmem_wdata[126]~output_o ;

assign pmem_wdata[127] = \pmem_wdata[127]~output_o ;

endmodule
