
voiceRecorder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086b0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f0  08008850  08008850  00009850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d40  08008d40  0000a080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008d40  08008d40  00009d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d48  08008d48  0000a080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d48  08008d48  00009d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008d4c  08008d4c  00009d4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08008d50  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010174  20000080  08008dd0  0000a080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200101f4  08008dd0  0000a1f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010a68  00000000  00000000  0000a0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e20  00000000  00000000  0001ab18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f20  00000000  00000000  0001d938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b91  00000000  00000000  0001e858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018da1  00000000  00000000  0001f3e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015640  00000000  00000000  0003818a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c885  00000000  00000000  0004d7ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000da04f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004510  00000000  00000000  000da094  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000de5a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008838 	.word	0x08008838

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	08008838 	.word	0x08008838

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	b29a      	uxth	r2, r3
 80005bc:	f04f 33ff 	mov.w	r3, #4294967295
 80005c0:	68b9      	ldr	r1, [r7, #8]
 80005c2:	4804      	ldr	r0, [pc, #16]	@ (80005d4 <_write+0x28>)
 80005c4:	f003 fe8c 	bl	80042e0 <HAL_UART_Transmit>
    return len;
 80005c8:	687b      	ldr	r3, [r7, #4]
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	3710      	adds	r7, #16
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	2000019c 	.word	0x2000019c

080005d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005dc:	f000 fd54 	bl	8001088 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e0:	f000 f90c 	bl	80007fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e4:	f000 fa22 	bl	8000a2c <MX_GPIO_Init>
  MX_DMA_Init();
 80005e8:	f000 fa00 	bl	80009ec <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005ec:	f000 f9d4 	bl	8000998 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80005f0:	f000 f99c 	bl	800092c <MX_SPI1_Init>
  MX_FATFS_Init();
 80005f4:	f004 fa30 	bl	8004a58 <MX_FATFS_Init>
  MX_I2S2_Init();
 80005f8:	f000 f96a 	bl	80008d0 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */

  printf("starting...\r\n");
 80005fc:	4864      	ldr	r0, [pc, #400]	@ (8000790 <main+0x1b8>)
 80005fe:	f007 fab9 	bl	8007b74 <puts>
//  testSDCard();

  fresult = f_mount(&fatfs, "", 1);
 8000602:	2201      	movs	r2, #1
 8000604:	4963      	ldr	r1, [pc, #396]	@ (8000794 <main+0x1bc>)
 8000606:	4864      	ldr	r0, [pc, #400]	@ (8000798 <main+0x1c0>)
 8000608:	f006 fbe6 	bl	8006dd8 <f_mount>
 800060c:	4603      	mov	r3, r0
 800060e:	461a      	mov	r2, r3
 8000610:	4b62      	ldr	r3, [pc, #392]	@ (800079c <main+0x1c4>)
 8000612:	701a      	strb	r2, [r3, #0]

  if (fresult != FR_OK){
 8000614:	4b61      	ldr	r3, [pc, #388]	@ (800079c <main+0x1c4>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d003      	beq.n	8000624 <main+0x4c>
	  // do something
	  printf("there was an error with the mounting");
 800061c:	4860      	ldr	r0, [pc, #384]	@ (80007a0 <main+0x1c8>)
 800061e:	f007 fa41 	bl	8007aa4 <iprintf>
 8000622:	e002      	b.n	800062a <main+0x52>

  }
  else{
	  printf("successfully mounted\r\n");
 8000624:	485f      	ldr	r0, [pc, #380]	@ (80007a4 <main+0x1cc>)
 8000626:	f007 faa5 	bl	8007b74 <puts>
  }

  fresult = f_open(&fil, "r.wav", FA_OPEN_EXISTING | FA_READ);
 800062a:	2201      	movs	r2, #1
 800062c:	495e      	ldr	r1, [pc, #376]	@ (80007a8 <main+0x1d0>)
 800062e:	485f      	ldr	r0, [pc, #380]	@ (80007ac <main+0x1d4>)
 8000630:	f006 fc18 	bl	8006e64 <f_open>
 8000634:	4603      	mov	r3, r0
 8000636:	461a      	mov	r2, r3
 8000638:	4b58      	ldr	r3, [pc, #352]	@ (800079c <main+0x1c4>)
 800063a:	701a      	strb	r2, [r3, #0]
  if (fresult != FR_OK){
 800063c:	4b57      	ldr	r3, [pc, #348]	@ (800079c <main+0x1c4>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d007      	beq.n	8000654 <main+0x7c>
	  // do something
	  printf("could not read file, fresult is %d \r\n", fresult);
 8000644:	4b55      	ldr	r3, [pc, #340]	@ (800079c <main+0x1c4>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	4619      	mov	r1, r3
 800064a:	4859      	ldr	r0, [pc, #356]	@ (80007b0 <main+0x1d8>)
 800064c:	f007 fa2a 	bl	8007aa4 <iprintf>
	  while (1);
 8000650:	bf00      	nop
 8000652:	e7fd      	b.n	8000650 <main+0x78>
  }
  else{
	  printf("successfully opened file!\r\n");
 8000654:	4857      	ldr	r0, [pc, #348]	@ (80007b4 <main+0x1dc>)
 8000656:	f007 fa8d 	bl	8007b74 <puts>
  }


  fresult = f_lseek(&fil, 44);
 800065a:	212c      	movs	r1, #44	@ 0x2c
 800065c:	4853      	ldr	r0, [pc, #332]	@ (80007ac <main+0x1d4>)
 800065e:	f006 fefa 	bl	8007456 <f_lseek>
 8000662:	4603      	mov	r3, r0
 8000664:	461a      	mov	r2, r3
 8000666:	4b4d      	ldr	r3, [pc, #308]	@ (800079c <main+0x1c4>)
 8000668:	701a      	strb	r2, [r3, #0]
  if (fresult != FR_OK){
 800066a:	4b4c      	ldr	r3, [pc, #304]	@ (800079c <main+0x1c4>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d007      	beq.n	8000682 <main+0xaa>
	  // do something
	  printf("could not seek file, fresult is %d \r\n", fresult);
 8000672:	4b4a      	ldr	r3, [pc, #296]	@ (800079c <main+0x1c4>)
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	4619      	mov	r1, r3
 8000678:	484f      	ldr	r0, [pc, #316]	@ (80007b8 <main+0x1e0>)
 800067a:	f007 fa13 	bl	8007aa4 <iprintf>
	  while (1);
 800067e:	bf00      	nop
 8000680:	e7fd      	b.n	800067e <main+0xa6>
  }
  else{
	  printf("successfully seek within file!\r\n");
 8000682:	484e      	ldr	r0, [pc, #312]	@ (80007bc <main+0x1e4>)
 8000684:	f007 fa76 	bl	8007b74 <puts>
  }

  fresult = f_read(&fil, &recording_size, 4, (UINT *)fread_size);
 8000688:	4b4d      	ldr	r3, [pc, #308]	@ (80007c0 <main+0x1e8>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2204      	movs	r2, #4
 800068e:	494d      	ldr	r1, [pc, #308]	@ (80007c4 <main+0x1ec>)
 8000690:	4846      	ldr	r0, [pc, #280]	@ (80007ac <main+0x1d4>)
 8000692:	f006 fda1 	bl	80071d8 <f_read>
 8000696:	4603      	mov	r3, r0
 8000698:	461a      	mov	r2, r3
 800069a:	4b40      	ldr	r3, [pc, #256]	@ (800079c <main+0x1c4>)
 800069c:	701a      	strb	r2, [r3, #0]
  if (fresult != FR_OK){
 800069e:	4b3f      	ldr	r3, [pc, #252]	@ (800079c <main+0x1c4>)
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d007      	beq.n	80006b6 <main+0xde>
	  // do something
	  printf("could not read file, fresult is %d \r\n", fresult);
 80006a6:	4b3d      	ldr	r3, [pc, #244]	@ (800079c <main+0x1c4>)
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	4619      	mov	r1, r3
 80006ac:	4840      	ldr	r0, [pc, #256]	@ (80007b0 <main+0x1d8>)
 80006ae:	f007 f9f9 	bl	8007aa4 <iprintf>
	  while (1);
 80006b2:	bf00      	nop
 80006b4:	e7fd      	b.n	80006b2 <main+0xda>
  }
  else{
	  printf("successfully read file!\r\n");
 80006b6:	4844      	ldr	r0, [pc, #272]	@ (80007c8 <main+0x1f0>)
 80006b8:	f007 fa5c 	bl	8007b74 <puts>
	  printf("the recording size is: %lu", recording_size);
 80006bc:	4b41      	ldr	r3, [pc, #260]	@ (80007c4 <main+0x1ec>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4619      	mov	r1, r3
 80006c2:	4842      	ldr	r0, [pc, #264]	@ (80007cc <main+0x1f4>)
 80006c4:	f007 f9ee 	bl	8007aa4 <iprintf>
  }

  fresult = f_read(&fil, samples, 64000, (UINT *)fread_size);
 80006c8:	4b3d      	ldr	r3, [pc, #244]	@ (80007c0 <main+0x1e8>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	f44f 427a 	mov.w	r2, #64000	@ 0xfa00
 80006d0:	493f      	ldr	r1, [pc, #252]	@ (80007d0 <main+0x1f8>)
 80006d2:	4836      	ldr	r0, [pc, #216]	@ (80007ac <main+0x1d4>)
 80006d4:	f006 fd80 	bl	80071d8 <f_read>
 80006d8:	4603      	mov	r3, r0
 80006da:	461a      	mov	r2, r3
 80006dc:	4b2f      	ldr	r3, [pc, #188]	@ (800079c <main+0x1c4>)
 80006de:	701a      	strb	r2, [r3, #0]
  if (fresult != FR_OK){
 80006e0:	4b2e      	ldr	r3, [pc, #184]	@ (800079c <main+0x1c4>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d007      	beq.n	80006f8 <main+0x120>
	  // do something
	  printf("could read file part 2, fresult is %d \r\n", fresult);
 80006e8:	4b2c      	ldr	r3, [pc, #176]	@ (800079c <main+0x1c4>)
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	4619      	mov	r1, r3
 80006ee:	4839      	ldr	r0, [pc, #228]	@ (80007d4 <main+0x1fc>)
 80006f0:	f007 f9d8 	bl	8007aa4 <iprintf>
	  while (1);
 80006f4:	bf00      	nop
 80006f6:	e7fd      	b.n	80006f4 <main+0x11c>
  }
  else{
	  printf("successfully read file part 2!\r\n");
 80006f8:	4837      	ldr	r0, [pc, #220]	@ (80007d8 <main+0x200>)
 80006fa:	f007 fa3b 	bl	8007b74 <puts>
  }

  recording_size /= 2;
 80006fe:	4b31      	ldr	r3, [pc, #196]	@ (80007c4 <main+0x1ec>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	085b      	lsrs	r3, r3, #1
 8000704:	4a2f      	ldr	r2, [pc, #188]	@ (80007c4 <main+0x1ec>)
 8000706:	6013      	str	r3, [r2, #0]

  printf("============== done file operations!\r\n");
 8000708:	4834      	ldr	r0, [pc, #208]	@ (80007dc <main+0x204>)
 800070a:	f007 fa33 	bl	8007b74 <puts>

  HAL_I2S_Transmit_DMA(&hi2s2, (uint16_t *)samples, 32000);
 800070e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000712:	492f      	ldr	r1, [pc, #188]	@ (80007d0 <main+0x1f8>)
 8000714:	4832      	ldr	r0, [pc, #200]	@ (80007e0 <main+0x208>)
 8000716:	f001 fcf9 	bl	800210c <HAL_I2S_Transmit_DMA>
//	  HAL_Delay(500);




	  if (callback_result == HALF_COMPLETED){
 800071a:	4b32      	ldr	r3, [pc, #200]	@ (80007e4 <main+0x20c>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	2b01      	cmp	r3, #1
 8000720:	d10d      	bne.n	800073e <main+0x166>
		  f_read(&fil, &samples[0], 32000, (UINT *) fread_size);
 8000722:	4b27      	ldr	r3, [pc, #156]	@ (80007c0 <main+0x1e8>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800072a:	4929      	ldr	r1, [pc, #164]	@ (80007d0 <main+0x1f8>)
 800072c:	481f      	ldr	r0, [pc, #124]	@ (80007ac <main+0x1d4>)
 800072e:	f006 fd53 	bl	80071d8 <f_read>
		  printf("callback result half completed -> unknown \r\n");
 8000732:	482d      	ldr	r0, [pc, #180]	@ (80007e8 <main+0x210>)
 8000734:	f007 fa1e 	bl	8007b74 <puts>
		  callback_result = UNKNOWN;
 8000738:	4b2a      	ldr	r3, [pc, #168]	@ (80007e4 <main+0x20c>)
 800073a:	2200      	movs	r2, #0
 800073c:	701a      	strb	r2, [r3, #0]
	  }

	  if (callback_result == FULL_COMPLETED){
 800073e:	4b29      	ldr	r3, [pc, #164]	@ (80007e4 <main+0x20c>)
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	2b02      	cmp	r3, #2
 8000744:	d113      	bne.n	800076e <main+0x196>
		  f_read(&fil, &samples[16000], 32000, (UINT *) fread_size);
 8000746:	4b1e      	ldr	r3, [pc, #120]	@ (80007c0 <main+0x1e8>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800074e:	4927      	ldr	r1, [pc, #156]	@ (80007ec <main+0x214>)
 8000750:	4816      	ldr	r0, [pc, #88]	@ (80007ac <main+0x1d4>)
 8000752:	f006 fd41 	bl	80071d8 <f_read>
		  played_size += 32000;
 8000756:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <main+0x218>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	f503 43fa 	add.w	r3, r3, #32000	@ 0x7d00
 800075e:	4a24      	ldr	r2, [pc, #144]	@ (80007f0 <main+0x218>)
 8000760:	6013      	str	r3, [r2, #0]
		  printf("callback result full completed -> unknown\r\n");
 8000762:	4824      	ldr	r0, [pc, #144]	@ (80007f4 <main+0x21c>)
 8000764:	f007 fa06 	bl	8007b74 <puts>
		  callback_result = UNKNOWN;
 8000768:	4b1e      	ldr	r3, [pc, #120]	@ (80007e4 <main+0x20c>)
 800076a:	2200      	movs	r2, #0
 800076c:	701a      	strb	r2, [r3, #0]
	  }



	  if (played_size >= recording_size){
 800076e:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <main+0x218>)
 8000770:	681a      	ldr	r2, [r3, #0]
 8000772:	4b14      	ldr	r3, [pc, #80]	@ (80007c4 <main+0x1ec>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	429a      	cmp	r2, r3
 8000778:	d3cf      	bcc.n	800071a <main+0x142>
		  HAL_I2S_DMAStop(&hi2s2);
 800077a:	4819      	ldr	r0, [pc, #100]	@ (80007e0 <main+0x208>)
 800077c:	f001 fd6a 	bl	8002254 <HAL_I2S_DMAStop>
		  printf("done DMA transfer \r\n");
 8000780:	481d      	ldr	r0, [pc, #116]	@ (80007f8 <main+0x220>)
 8000782:	f007 f9f7 	bl	8007b74 <puts>
		  break;
 8000786:	bf00      	nop
 8000788:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 800078a:	4618      	mov	r0, r3
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	08008a2c 	.word	0x08008a2c
 8000794:	08008870 	.word	0x08008870
 8000798:	200001e4 	.word	0x200001e4
 800079c:	20000644 	.word	0x20000644
 80007a0:	08008a3c 	.word	0x08008a3c
 80007a4:	08008a64 	.word	0x08008a64
 80007a8:	08008a7c 	.word	0x08008a7c
 80007ac:	20000414 	.word	0x20000414
 80007b0:	08008a84 	.word	0x08008a84
 80007b4:	08008aac 	.word	0x08008aac
 80007b8:	08008ac8 	.word	0x08008ac8
 80007bc:	08008af0 	.word	0x08008af0
 80007c0:	20010048 	.word	0x20010048
 80007c4:	2001004c 	.word	0x2001004c
 80007c8:	08008b10 	.word	0x08008b10
 80007cc:	08008b2c 	.word	0x08008b2c
 80007d0:	20000648 	.word	0x20000648
 80007d4:	08008b48 	.word	0x08008b48
 80007d8:	08008b74 	.word	0x08008b74
 80007dc:	08008b94 	.word	0x08008b94
 80007e0:	2000009c 	.word	0x2000009c
 80007e4:	20010054 	.word	0x20010054
 80007e8:	08008bbc 	.word	0x08008bbc
 80007ec:	20008348 	.word	0x20008348
 80007f0:	20010050 	.word	0x20010050
 80007f4:	08008be8 	.word	0x08008be8
 80007f8:	08008c14 	.word	0x08008c14

080007fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b094      	sub	sp, #80	@ 0x50
 8000800:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000802:	f107 0320 	add.w	r3, r7, #32
 8000806:	2230      	movs	r2, #48	@ 0x30
 8000808:	2100      	movs	r1, #0
 800080a:	4618      	mov	r0, r3
 800080c:	f007 fa92 	bl	8007d34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000810:	f107 030c 	add.w	r3, r7, #12
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
 8000818:	605a      	str	r2, [r3, #4]
 800081a:	609a      	str	r2, [r3, #8]
 800081c:	60da      	str	r2, [r3, #12]
 800081e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000820:	2300      	movs	r3, #0
 8000822:	60bb      	str	r3, [r7, #8]
 8000824:	4b28      	ldr	r3, [pc, #160]	@ (80008c8 <SystemClock_Config+0xcc>)
 8000826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000828:	4a27      	ldr	r2, [pc, #156]	@ (80008c8 <SystemClock_Config+0xcc>)
 800082a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800082e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000830:	4b25      	ldr	r3, [pc, #148]	@ (80008c8 <SystemClock_Config+0xcc>)
 8000832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000834:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000838:	60bb      	str	r3, [r7, #8]
 800083a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800083c:	2300      	movs	r3, #0
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	4b22      	ldr	r3, [pc, #136]	@ (80008cc <SystemClock_Config+0xd0>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000848:	4a20      	ldr	r2, [pc, #128]	@ (80008cc <SystemClock_Config+0xd0>)
 800084a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800084e:	6013      	str	r3, [r2, #0]
 8000850:	4b1e      	ldr	r3, [pc, #120]	@ (80008cc <SystemClock_Config+0xd0>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000858:	607b      	str	r3, [r7, #4]
 800085a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800085c:	2302      	movs	r3, #2
 800085e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000860:	2301      	movs	r3, #1
 8000862:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000864:	2310      	movs	r3, #16
 8000866:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000868:	2302      	movs	r3, #2
 800086a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800086c:	2300      	movs	r3, #0
 800086e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000870:	2308      	movs	r3, #8
 8000872:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8000874:	2340      	movs	r3, #64	@ 0x40
 8000876:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000878:	2302      	movs	r3, #2
 800087a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800087c:	2307      	movs	r3, #7
 800087e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000880:	f107 0320 	add.w	r3, r7, #32
 8000884:	4618      	mov	r0, r3
 8000886:	f002 faa3 	bl	8002dd0 <HAL_RCC_OscConfig>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000890:	f000 f958 	bl	8000b44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000894:	230f      	movs	r3, #15
 8000896:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000898:	2302      	movs	r3, #2
 800089a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800089c:	2300      	movs	r3, #0
 800089e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008a6:	2300      	movs	r3, #0
 80008a8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008aa:	f107 030c 	add.w	r3, r7, #12
 80008ae:	2102      	movs	r1, #2
 80008b0:	4618      	mov	r0, r3
 80008b2:	f002 fd05 	bl	80032c0 <HAL_RCC_ClockConfig>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80008bc:	f000 f942 	bl	8000b44 <Error_Handler>
  }
}
 80008c0:	bf00      	nop
 80008c2:	3750      	adds	r7, #80	@ 0x50
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	40023800 	.word	0x40023800
 80008cc:	40007000 	.word	0x40007000

080008d0 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80008d4:	4b13      	ldr	r3, [pc, #76]	@ (8000924 <MX_I2S2_Init+0x54>)
 80008d6:	4a14      	ldr	r2, [pc, #80]	@ (8000928 <MX_I2S2_Init+0x58>)
 80008d8:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 80008da:	4b12      	ldr	r3, [pc, #72]	@ (8000924 <MX_I2S2_Init+0x54>)
 80008dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008e0:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80008e2:	4b10      	ldr	r3, [pc, #64]	@ (8000924 <MX_I2S2_Init+0x54>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80008e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000924 <MX_I2S2_Init+0x54>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80008ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000924 <MX_I2S2_Init+0x54>)
 80008f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008f4:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_32K;
 80008f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000924 <MX_I2S2_Init+0x54>)
 80008f8:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80008fc:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80008fe:	4b09      	ldr	r3, [pc, #36]	@ (8000924 <MX_I2S2_Init+0x54>)
 8000900:	2200      	movs	r2, #0
 8000902:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000904:	4b07      	ldr	r3, [pc, #28]	@ (8000924 <MX_I2S2_Init+0x54>)
 8000906:	2200      	movs	r2, #0
 8000908:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 800090a:	4b06      	ldr	r3, [pc, #24]	@ (8000924 <MX_I2S2_Init+0x54>)
 800090c:	2201      	movs	r2, #1
 800090e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000910:	4804      	ldr	r0, [pc, #16]	@ (8000924 <MX_I2S2_Init+0x54>)
 8000912:	f001 fabb 	bl	8001e8c <HAL_I2S_Init>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 800091c:	f000 f912 	bl	8000b44 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000920:	bf00      	nop
 8000922:	bd80      	pop	{r7, pc}
 8000924:	2000009c 	.word	0x2000009c
 8000928:	40003800 	.word	0x40003800

0800092c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000930:	4b17      	ldr	r3, [pc, #92]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000932:	4a18      	ldr	r2, [pc, #96]	@ (8000994 <MX_SPI1_Init+0x68>)
 8000934:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000936:	4b16      	ldr	r3, [pc, #88]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000938:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800093c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800093e:	4b14      	ldr	r3, [pc, #80]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000940:	2200      	movs	r2, #0
 8000942:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000944:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000946:	2200      	movs	r2, #0
 8000948:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800094a:	4b11      	ldr	r3, [pc, #68]	@ (8000990 <MX_SPI1_Init+0x64>)
 800094c:	2200      	movs	r2, #0
 800094e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000950:	4b0f      	ldr	r3, [pc, #60]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000952:	2200      	movs	r2, #0
 8000954:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000956:	4b0e      	ldr	r3, [pc, #56]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000958:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800095c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800095e:	4b0c      	ldr	r3, [pc, #48]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000960:	2238      	movs	r2, #56	@ 0x38
 8000962:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000964:	4b0a      	ldr	r3, [pc, #40]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000966:	2200      	movs	r2, #0
 8000968:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800096a:	4b09      	ldr	r3, [pc, #36]	@ (8000990 <MX_SPI1_Init+0x64>)
 800096c:	2200      	movs	r2, #0
 800096e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000970:	4b07      	ldr	r3, [pc, #28]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000972:	2200      	movs	r2, #0
 8000974:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000976:	4b06      	ldr	r3, [pc, #24]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000978:	220a      	movs	r2, #10
 800097a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800097c:	4804      	ldr	r0, [pc, #16]	@ (8000990 <MX_SPI1_Init+0x64>)
 800097e:	f003 f80d 	bl	800399c <HAL_SPI_Init>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000988:	f000 f8dc 	bl	8000b44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800098c:	bf00      	nop
 800098e:	bd80      	pop	{r7, pc}
 8000990:	20000144 	.word	0x20000144
 8000994:	40013000 	.word	0x40013000

08000998 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800099c:	4b11      	ldr	r3, [pc, #68]	@ (80009e4 <MX_USART2_UART_Init+0x4c>)
 800099e:	4a12      	ldr	r2, [pc, #72]	@ (80009e8 <MX_USART2_UART_Init+0x50>)
 80009a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009a2:	4b10      	ldr	r3, [pc, #64]	@ (80009e4 <MX_USART2_UART_Init+0x4c>)
 80009a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009aa:	4b0e      	ldr	r3, [pc, #56]	@ (80009e4 <MX_USART2_UART_Init+0x4c>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009b0:	4b0c      	ldr	r3, [pc, #48]	@ (80009e4 <MX_USART2_UART_Init+0x4c>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009b6:	4b0b      	ldr	r3, [pc, #44]	@ (80009e4 <MX_USART2_UART_Init+0x4c>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009bc:	4b09      	ldr	r3, [pc, #36]	@ (80009e4 <MX_USART2_UART_Init+0x4c>)
 80009be:	220c      	movs	r2, #12
 80009c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009c2:	4b08      	ldr	r3, [pc, #32]	@ (80009e4 <MX_USART2_UART_Init+0x4c>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c8:	4b06      	ldr	r3, [pc, #24]	@ (80009e4 <MX_USART2_UART_Init+0x4c>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009ce:	4805      	ldr	r0, [pc, #20]	@ (80009e4 <MX_USART2_UART_Init+0x4c>)
 80009d0:	f003 fc36 	bl	8004240 <HAL_UART_Init>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80009da:	f000 f8b3 	bl	8000b44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	2000019c 	.word	0x2000019c
 80009e8:	40004400 	.word	0x40004400

080009ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009f2:	2300      	movs	r3, #0
 80009f4:	607b      	str	r3, [r7, #4]
 80009f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000a28 <MX_DMA_Init+0x3c>)
 80009f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fa:	4a0b      	ldr	r2, [pc, #44]	@ (8000a28 <MX_DMA_Init+0x3c>)
 80009fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a02:	4b09      	ldr	r3, [pc, #36]	@ (8000a28 <MX_DMA_Init+0x3c>)
 8000a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a0a:	607b      	str	r3, [r7, #4]
 8000a0c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	2100      	movs	r1, #0
 8000a12:	200f      	movs	r0, #15
 8000a14:	f000 fc85 	bl	8001322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000a18:	200f      	movs	r0, #15
 8000a1a:	f000 fc9e 	bl	800135a <HAL_NVIC_EnableIRQ>

}
 8000a1e:	bf00      	nop
 8000a20:	3708      	adds	r7, #8
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	40023800 	.word	0x40023800

08000a2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b08a      	sub	sp, #40	@ 0x28
 8000a30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a32:	f107 0314 	add.w	r3, r7, #20
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
 8000a3a:	605a      	str	r2, [r3, #4]
 8000a3c:	609a      	str	r2, [r3, #8]
 8000a3e:	60da      	str	r2, [r3, #12]
 8000a40:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	613b      	str	r3, [r7, #16]
 8000a46:	4b29      	ldr	r3, [pc, #164]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4a:	4a28      	ldr	r2, [pc, #160]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a4c:	f043 0304 	orr.w	r3, r3, #4
 8000a50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a52:	4b26      	ldr	r3, [pc, #152]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	f003 0304 	and.w	r3, r3, #4
 8000a5a:	613b      	str	r3, [r7, #16]
 8000a5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60fb      	str	r3, [r7, #12]
 8000a62:	4b22      	ldr	r3, [pc, #136]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a66:	4a21      	ldr	r2, [pc, #132]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a76:	60fb      	str	r3, [r7, #12]
 8000a78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	60bb      	str	r3, [r7, #8]
 8000a7e:	4b1b      	ldr	r3, [pc, #108]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a82:	4a1a      	ldr	r2, [pc, #104]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a84:	f043 0301 	orr.w	r3, r3, #1
 8000a88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a8a:	4b18      	ldr	r3, [pc, #96]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8e:	f003 0301 	and.w	r3, r3, #1
 8000a92:	60bb      	str	r3, [r7, #8]
 8000a94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	607b      	str	r3, [r7, #4]
 8000a9a:	4b14      	ldr	r3, [pc, #80]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9e:	4a13      	ldr	r2, [pc, #76]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000aa0:	f043 0302 	orr.w	r3, r3, #2
 8000aa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aa6:	4b11      	ldr	r3, [pc, #68]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aaa:	f003 0302 	and.w	r3, r3, #2
 8000aae:	607b      	str	r3, [r7, #4]
 8000ab0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	2110      	movs	r1, #16
 8000ab6:	480e      	ldr	r0, [pc, #56]	@ (8000af0 <MX_GPIO_Init+0xc4>)
 8000ab8:	f001 f9ce 	bl	8001e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000abc:	2200      	movs	r2, #0
 8000abe:	2120      	movs	r1, #32
 8000ac0:	480b      	ldr	r0, [pc, #44]	@ (8000af0 <MX_GPIO_Init+0xc4>)
 8000ac2:	f001 f9c9 	bl	8001e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI1_CS_Pin LD3_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|LD3_Pin;
 8000ac6:	2330      	movs	r3, #48	@ 0x30
 8000ac8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aca:	2301      	movs	r3, #1
 8000acc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad6:	f107 0314 	add.w	r3, r7, #20
 8000ada:	4619      	mov	r1, r3
 8000adc:	4804      	ldr	r0, [pc, #16]	@ (8000af0 <MX_GPIO_Init+0xc4>)
 8000ade:	f001 f837 	bl	8001b50 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ae2:	bf00      	nop
 8000ae4:	3728      	adds	r7, #40	@ 0x28
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	40023800 	.word	0x40023800
 8000af0:	40020000 	.word	0x40020000

08000af4 <HAL_I2S_TxHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef * hi2s){
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
	callback_result = HALF_COMPLETED;
 8000afc:	4b04      	ldr	r3, [pc, #16]	@ (8000b10 <HAL_I2S_TxHalfCpltCallback+0x1c>)
 8000afe:	2201      	movs	r2, #1
 8000b00:	701a      	strb	r2, [r3, #0]

}
 8000b02:	bf00      	nop
 8000b04:	370c      	adds	r7, #12
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	20010054 	.word	0x20010054

08000b14 <HAL_I2S_TxCpltCallback>:



void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef * hi2s){
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]

	// whenever called, 32000 samples already got played
	callback_result = FULL_COMPLETED;
 8000b1c:	4b07      	ldr	r3, [pc, #28]	@ (8000b3c <HAL_I2S_TxCpltCallback+0x28>)
 8000b1e:	2202      	movs	r2, #2
 8000b20:	701a      	strb	r2, [r3, #0]
	played_size += 32000;
 8000b22:	4b07      	ldr	r3, [pc, #28]	@ (8000b40 <HAL_I2S_TxCpltCallback+0x2c>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	f503 43fa 	add.w	r3, r3, #32000	@ 0x7d00
 8000b2a:	4a05      	ldr	r2, [pc, #20]	@ (8000b40 <HAL_I2S_TxCpltCallback+0x2c>)
 8000b2c:	6013      	str	r3, [r2, #0]
}
 8000b2e:	bf00      	nop
 8000b30:	370c      	adds	r7, #12
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	20010054 	.word	0x20010054
 8000b40:	20010050 	.word	0x20010050

08000b44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b48:	b672      	cpsid	i
}
 8000b4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b4c:	bf00      	nop
 8000b4e:	e7fd      	b.n	8000b4c <Error_Handler+0x8>

08000b50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b56:	2300      	movs	r3, #0
 8000b58:	607b      	str	r3, [r7, #4]
 8000b5a:	4b10      	ldr	r3, [pc, #64]	@ (8000b9c <HAL_MspInit+0x4c>)
 8000b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b5e:	4a0f      	ldr	r2, [pc, #60]	@ (8000b9c <HAL_MspInit+0x4c>)
 8000b60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b64:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b66:	4b0d      	ldr	r3, [pc, #52]	@ (8000b9c <HAL_MspInit+0x4c>)
 8000b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b6e:	607b      	str	r3, [r7, #4]
 8000b70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b72:	2300      	movs	r3, #0
 8000b74:	603b      	str	r3, [r7, #0]
 8000b76:	4b09      	ldr	r3, [pc, #36]	@ (8000b9c <HAL_MspInit+0x4c>)
 8000b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7a:	4a08      	ldr	r2, [pc, #32]	@ (8000b9c <HAL_MspInit+0x4c>)
 8000b7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b80:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b82:	4b06      	ldr	r3, [pc, #24]	@ (8000b9c <HAL_MspInit+0x4c>)
 8000b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b8a:	603b      	str	r3, [r7, #0]
 8000b8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	370c      	adds	r7, #12
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	40023800 	.word	0x40023800

08000ba0 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b090      	sub	sp, #64	@ 0x40
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
 8000bb2:	609a      	str	r2, [r3, #8]
 8000bb4:	60da      	str	r2, [r3, #12]
 8000bb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bb8:	f107 0318 	add.w	r3, r7, #24
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]
 8000bc6:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a51      	ldr	r2, [pc, #324]	@ (8000d14 <HAL_I2S_MspInit+0x174>)
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	f040 809b 	bne.w	8000d0a <HAL_I2S_MspInit+0x16a>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000bd8:	23c0      	movs	r3, #192	@ 0xc0
 8000bda:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000bdc:	2302      	movs	r3, #2
 8000bde:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000be0:	f107 0318 	add.w	r3, r7, #24
 8000be4:	4618      	mov	r0, r3
 8000be6:	f002 fd8b 	bl	8003700 <HAL_RCCEx_PeriphCLKConfig>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <HAL_I2S_MspInit+0x54>
    {
      Error_Handler();
 8000bf0:	f7ff ffa8 	bl	8000b44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	617b      	str	r3, [r7, #20]
 8000bf8:	4b47      	ldr	r3, [pc, #284]	@ (8000d18 <HAL_I2S_MspInit+0x178>)
 8000bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfc:	4a46      	ldr	r2, [pc, #280]	@ (8000d18 <HAL_I2S_MspInit+0x178>)
 8000bfe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c02:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c04:	4b44      	ldr	r3, [pc, #272]	@ (8000d18 <HAL_I2S_MspInit+0x178>)
 8000c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c0c:	617b      	str	r3, [r7, #20]
 8000c0e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c10:	2300      	movs	r3, #0
 8000c12:	613b      	str	r3, [r7, #16]
 8000c14:	4b40      	ldr	r3, [pc, #256]	@ (8000d18 <HAL_I2S_MspInit+0x178>)
 8000c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c18:	4a3f      	ldr	r2, [pc, #252]	@ (8000d18 <HAL_I2S_MspInit+0x178>)
 8000c1a:	f043 0304 	orr.w	r3, r3, #4
 8000c1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c20:	4b3d      	ldr	r3, [pc, #244]	@ (8000d18 <HAL_I2S_MspInit+0x178>)
 8000c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c24:	f003 0304 	and.w	r3, r3, #4
 8000c28:	613b      	str	r3, [r7, #16]
 8000c2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	4b39      	ldr	r3, [pc, #228]	@ (8000d18 <HAL_I2S_MspInit+0x178>)
 8000c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c34:	4a38      	ldr	r2, [pc, #224]	@ (8000d18 <HAL_I2S_MspInit+0x178>)
 8000c36:	f043 0302 	orr.w	r3, r3, #2
 8000c3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c3c:	4b36      	ldr	r3, [pc, #216]	@ (8000d18 <HAL_I2S_MspInit+0x178>)
 8000c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c40:	f003 0302 	and.w	r3, r3, #2
 8000c44:	60fb      	str	r3, [r7, #12]
 8000c46:	68fb      	ldr	r3, [r7, #12]
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c48:	2304      	movs	r3, #4
 8000c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4c:	2302      	movs	r3, #2
 8000c4e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c50:	2300      	movs	r3, #0
 8000c52:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c54:	2300      	movs	r3, #0
 8000c56:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8000c58:	2306      	movs	r3, #6
 8000c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c5c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c60:	4619      	mov	r1, r3
 8000c62:	482e      	ldr	r0, [pc, #184]	@ (8000d1c <HAL_I2S_MspInit+0x17c>)
 8000c64:	f000 ff74 	bl	8001b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8000c68:	2348      	movs	r3, #72	@ 0x48
 8000c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c70:	2300      	movs	r3, #0
 8000c72:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c74:	2300      	movs	r3, #0
 8000c76:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c78:	2305      	movs	r3, #5
 8000c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c7c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c80:	4619      	mov	r1, r3
 8000c82:	4826      	ldr	r0, [pc, #152]	@ (8000d1c <HAL_I2S_MspInit+0x17c>)
 8000c84:	f000 ff64 	bl	8001b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000c88:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8e:	2302      	movs	r3, #2
 8000c90:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c96:	2300      	movs	r3, #0
 8000c98:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c9a:	2305      	movs	r3, #5
 8000c9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c9e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	481e      	ldr	r0, [pc, #120]	@ (8000d20 <HAL_I2S_MspInit+0x180>)
 8000ca6:	f000 ff53 	bl	8001b50 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8000caa:	4b1e      	ldr	r3, [pc, #120]	@ (8000d24 <HAL_I2S_MspInit+0x184>)
 8000cac:	4a1e      	ldr	r2, [pc, #120]	@ (8000d28 <HAL_I2S_MspInit+0x188>)
 8000cae:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8000cb0:	4b1c      	ldr	r3, [pc, #112]	@ (8000d24 <HAL_I2S_MspInit+0x184>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000cb6:	4b1b      	ldr	r3, [pc, #108]	@ (8000d24 <HAL_I2S_MspInit+0x184>)
 8000cb8:	2240      	movs	r2, #64	@ 0x40
 8000cba:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cbc:	4b19      	ldr	r3, [pc, #100]	@ (8000d24 <HAL_I2S_MspInit+0x184>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000cc2:	4b18      	ldr	r3, [pc, #96]	@ (8000d24 <HAL_I2S_MspInit+0x184>)
 8000cc4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000cc8:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000cca:	4b16      	ldr	r3, [pc, #88]	@ (8000d24 <HAL_I2S_MspInit+0x184>)
 8000ccc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000cd0:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cd2:	4b14      	ldr	r3, [pc, #80]	@ (8000d24 <HAL_I2S_MspInit+0x184>)
 8000cd4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cd8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8000cda:	4b12      	ldr	r3, [pc, #72]	@ (8000d24 <HAL_I2S_MspInit+0x184>)
 8000cdc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ce0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000ce2:	4b10      	ldr	r3, [pc, #64]	@ (8000d24 <HAL_I2S_MspInit+0x184>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ce8:	4b0e      	ldr	r3, [pc, #56]	@ (8000d24 <HAL_I2S_MspInit+0x184>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000cee:	480d      	ldr	r0, [pc, #52]	@ (8000d24 <HAL_I2S_MspInit+0x184>)
 8000cf0:	f000 fb4e 	bl	8001390 <HAL_DMA_Init>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <HAL_I2S_MspInit+0x15e>
    {
      Error_Handler();
 8000cfa:	f7ff ff23 	bl	8000b44 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	4a08      	ldr	r2, [pc, #32]	@ (8000d24 <HAL_I2S_MspInit+0x184>)
 8000d02:	639a      	str	r2, [r3, #56]	@ 0x38
 8000d04:	4a07      	ldr	r2, [pc, #28]	@ (8000d24 <HAL_I2S_MspInit+0x184>)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000d0a:	bf00      	nop
 8000d0c:	3740      	adds	r7, #64	@ 0x40
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	40003800 	.word	0x40003800
 8000d18:	40023800 	.word	0x40023800
 8000d1c:	40020800 	.word	0x40020800
 8000d20:	40020400 	.word	0x40020400
 8000d24:	200000e4 	.word	0x200000e4
 8000d28:	40026070 	.word	0x40026070

08000d2c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b08a      	sub	sp, #40	@ 0x28
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d34:	f107 0314 	add.w	r3, r7, #20
 8000d38:	2200      	movs	r2, #0
 8000d3a:	601a      	str	r2, [r3, #0]
 8000d3c:	605a      	str	r2, [r3, #4]
 8000d3e:	609a      	str	r2, [r3, #8]
 8000d40:	60da      	str	r2, [r3, #12]
 8000d42:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a28      	ldr	r2, [pc, #160]	@ (8000dec <HAL_SPI_MspInit+0xc0>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d149      	bne.n	8000de2 <HAL_SPI_MspInit+0xb6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	613b      	str	r3, [r7, #16]
 8000d52:	4b27      	ldr	r3, [pc, #156]	@ (8000df0 <HAL_SPI_MspInit+0xc4>)
 8000d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d56:	4a26      	ldr	r2, [pc, #152]	@ (8000df0 <HAL_SPI_MspInit+0xc4>)
 8000d58:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d5e:	4b24      	ldr	r3, [pc, #144]	@ (8000df0 <HAL_SPI_MspInit+0xc4>)
 8000d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d66:	613b      	str	r3, [r7, #16]
 8000d68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	60fb      	str	r3, [r7, #12]
 8000d6e:	4b20      	ldr	r3, [pc, #128]	@ (8000df0 <HAL_SPI_MspInit+0xc4>)
 8000d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d72:	4a1f      	ldr	r2, [pc, #124]	@ (8000df0 <HAL_SPI_MspInit+0xc4>)
 8000d74:	f043 0301 	orr.w	r3, r3, #1
 8000d78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d7a:	4b1d      	ldr	r3, [pc, #116]	@ (8000df0 <HAL_SPI_MspInit+0xc4>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7e:	f003 0301 	and.w	r3, r3, #1
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	60bb      	str	r3, [r7, #8]
 8000d8a:	4b19      	ldr	r3, [pc, #100]	@ (8000df0 <HAL_SPI_MspInit+0xc4>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8e:	4a18      	ldr	r2, [pc, #96]	@ (8000df0 <HAL_SPI_MspInit+0xc4>)
 8000d90:	f043 0302 	orr.w	r3, r3, #2
 8000d94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d96:	4b16      	ldr	r3, [pc, #88]	@ (8000df0 <HAL_SPI_MspInit+0xc4>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9a:	f003 0302 	and.w	r3, r3, #2
 8000d9e:	60bb      	str	r3, [r7, #8]
 8000da0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000da2:	23c0      	movs	r3, #192	@ 0xc0
 8000da4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da6:	2302      	movs	r3, #2
 8000da8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000daa:	2300      	movs	r3, #0
 8000dac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dae:	2303      	movs	r3, #3
 8000db0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000db2:	2305      	movs	r3, #5
 8000db4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db6:	f107 0314 	add.w	r3, r7, #20
 8000dba:	4619      	mov	r1, r3
 8000dbc:	480d      	ldr	r0, [pc, #52]	@ (8000df4 <HAL_SPI_MspInit+0xc8>)
 8000dbe:	f000 fec7 	bl	8001b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000dc2:	2308      	movs	r3, #8
 8000dc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000dd2:	2305      	movs	r3, #5
 8000dd4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd6:	f107 0314 	add.w	r3, r7, #20
 8000dda:	4619      	mov	r1, r3
 8000ddc:	4806      	ldr	r0, [pc, #24]	@ (8000df8 <HAL_SPI_MspInit+0xcc>)
 8000dde:	f000 feb7 	bl	8001b50 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000de2:	bf00      	nop
 8000de4:	3728      	adds	r7, #40	@ 0x28
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	40013000 	.word	0x40013000
 8000df0:	40023800 	.word	0x40023800
 8000df4:	40020000 	.word	0x40020000
 8000df8:	40020400 	.word	0x40020400

08000dfc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b08a      	sub	sp, #40	@ 0x28
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	609a      	str	r2, [r3, #8]
 8000e10:	60da      	str	r2, [r3, #12]
 8000e12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a19      	ldr	r2, [pc, #100]	@ (8000e80 <HAL_UART_MspInit+0x84>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d12b      	bne.n	8000e76 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e1e:	2300      	movs	r3, #0
 8000e20:	613b      	str	r3, [r7, #16]
 8000e22:	4b18      	ldr	r3, [pc, #96]	@ (8000e84 <HAL_UART_MspInit+0x88>)
 8000e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e26:	4a17      	ldr	r2, [pc, #92]	@ (8000e84 <HAL_UART_MspInit+0x88>)
 8000e28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e2e:	4b15      	ldr	r3, [pc, #84]	@ (8000e84 <HAL_UART_MspInit+0x88>)
 8000e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e36:	613b      	str	r3, [r7, #16]
 8000e38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	60fb      	str	r3, [r7, #12]
 8000e3e:	4b11      	ldr	r3, [pc, #68]	@ (8000e84 <HAL_UART_MspInit+0x88>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e42:	4a10      	ldr	r2, [pc, #64]	@ (8000e84 <HAL_UART_MspInit+0x88>)
 8000e44:	f043 0301 	orr.w	r3, r3, #1
 8000e48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e84 <HAL_UART_MspInit+0x88>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4e:	f003 0301 	and.w	r3, r3, #1
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e56:	230c      	movs	r3, #12
 8000e58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e62:	2303      	movs	r3, #3
 8000e64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e66:	2307      	movs	r3, #7
 8000e68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6a:	f107 0314 	add.w	r3, r7, #20
 8000e6e:	4619      	mov	r1, r3
 8000e70:	4805      	ldr	r0, [pc, #20]	@ (8000e88 <HAL_UART_MspInit+0x8c>)
 8000e72:	f000 fe6d 	bl	8001b50 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000e76:	bf00      	nop
 8000e78:	3728      	adds	r7, #40	@ 0x28
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	40004400 	.word	0x40004400
 8000e84:	40023800 	.word	0x40023800
 8000e88:	40020000 	.word	0x40020000

08000e8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e90:	bf00      	nop
 8000e92:	e7fd      	b.n	8000e90 <NMI_Handler+0x4>

08000e94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e98:	bf00      	nop
 8000e9a:	e7fd      	b.n	8000e98 <HardFault_Handler+0x4>

08000e9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ea0:	bf00      	nop
 8000ea2:	e7fd      	b.n	8000ea0 <MemManage_Handler+0x4>

08000ea4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ea8:	bf00      	nop
 8000eaa:	e7fd      	b.n	8000ea8 <BusFault_Handler+0x4>

08000eac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000eb0:	bf00      	nop
 8000eb2:	e7fd      	b.n	8000eb0 <UsageFault_Handler+0x4>

08000eb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr

08000ec2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ee2:	f000 f923 	bl	800112c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
	...

08000eec <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000ef0:	4802      	ldr	r0, [pc, #8]	@ (8000efc <DMA1_Stream4_IRQHandler+0x10>)
 8000ef2:	f000 fbc3 	bl	800167c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	200000e4 	.word	0x200000e4

08000f00 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	617b      	str	r3, [r7, #20]
 8000f10:	e00a      	b.n	8000f28 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f12:	f3af 8000 	nop.w
 8000f16:	4601      	mov	r1, r0
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	1c5a      	adds	r2, r3, #1
 8000f1c:	60ba      	str	r2, [r7, #8]
 8000f1e:	b2ca      	uxtb	r2, r1
 8000f20:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	3301      	adds	r3, #1
 8000f26:	617b      	str	r3, [r7, #20]
 8000f28:	697a      	ldr	r2, [r7, #20]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	dbf0      	blt.n	8000f12 <_read+0x12>
  }

  return len;
 8000f30:	687b      	ldr	r3, [r7, #4]
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3718      	adds	r7, #24
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <_close>:
  }
  return len;
}

int _close(int file)
{
 8000f3a:	b480      	push	{r7}
 8000f3c:	b083      	sub	sp, #12
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	370c      	adds	r7, #12
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr

08000f52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f52:	b480      	push	{r7}
 8000f54:	b083      	sub	sp, #12
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	6078      	str	r0, [r7, #4]
 8000f5a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f62:	605a      	str	r2, [r3, #4]
  return 0;
 8000f64:	2300      	movs	r3, #0
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <_isatty>:

int _isatty(int file)
{
 8000f72:	b480      	push	{r7}
 8000f74:	b083      	sub	sp, #12
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f7a:	2301      	movs	r3, #1
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b085      	sub	sp, #20
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	60f8      	str	r0, [r7, #12]
 8000f90:	60b9      	str	r1, [r7, #8]
 8000f92:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f94:	2300      	movs	r3, #0
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3714      	adds	r7, #20
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
	...

08000fa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fac:	4a14      	ldr	r2, [pc, #80]	@ (8001000 <_sbrk+0x5c>)
 8000fae:	4b15      	ldr	r3, [pc, #84]	@ (8001004 <_sbrk+0x60>)
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fb8:	4b13      	ldr	r3, [pc, #76]	@ (8001008 <_sbrk+0x64>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d102      	bne.n	8000fc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fc0:	4b11      	ldr	r3, [pc, #68]	@ (8001008 <_sbrk+0x64>)
 8000fc2:	4a12      	ldr	r2, [pc, #72]	@ (800100c <_sbrk+0x68>)
 8000fc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fc6:	4b10      	ldr	r3, [pc, #64]	@ (8001008 <_sbrk+0x64>)
 8000fc8:	681a      	ldr	r2, [r3, #0]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4413      	add	r3, r2
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d207      	bcs.n	8000fe4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fd4:	f006 fefc 	bl	8007dd0 <__errno>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	220c      	movs	r2, #12
 8000fdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fde:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe2:	e009      	b.n	8000ff8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fe4:	4b08      	ldr	r3, [pc, #32]	@ (8001008 <_sbrk+0x64>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fea:	4b07      	ldr	r3, [pc, #28]	@ (8001008 <_sbrk+0x64>)
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	4a05      	ldr	r2, [pc, #20]	@ (8001008 <_sbrk+0x64>)
 8000ff4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ff6:	68fb      	ldr	r3, [r7, #12]
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3718      	adds	r7, #24
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20018000 	.word	0x20018000
 8001004:	00000400 	.word	0x00000400
 8001008:	20010058 	.word	0x20010058
 800100c:	200101f8 	.word	0x200101f8

08001010 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001014:	4b06      	ldr	r3, [pc, #24]	@ (8001030 <SystemInit+0x20>)
 8001016:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800101a:	4a05      	ldr	r2, [pc, #20]	@ (8001030 <SystemInit+0x20>)
 800101c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001020:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001024:	bf00      	nop
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001034:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800106c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001038:	f7ff ffea 	bl	8001010 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800103c:	480c      	ldr	r0, [pc, #48]	@ (8001070 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800103e:	490d      	ldr	r1, [pc, #52]	@ (8001074 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001040:	4a0d      	ldr	r2, [pc, #52]	@ (8001078 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001042:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001044:	e002      	b.n	800104c <LoopCopyDataInit>

08001046 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001046:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001048:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800104a:	3304      	adds	r3, #4

0800104c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800104c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800104e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001050:	d3f9      	bcc.n	8001046 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001052:	4a0a      	ldr	r2, [pc, #40]	@ (800107c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001054:	4c0a      	ldr	r4, [pc, #40]	@ (8001080 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001056:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001058:	e001      	b.n	800105e <LoopFillZerobss>

0800105a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800105a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800105c:	3204      	adds	r2, #4

0800105e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800105e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001060:	d3fb      	bcc.n	800105a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001062:	f006 febb 	bl	8007ddc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001066:	f7ff fab7 	bl	80005d8 <main>
  bx  lr    
 800106a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800106c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001070:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001074:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001078:	08008d50 	.word	0x08008d50
  ldr r2, =_sbss
 800107c:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001080:	200101f4 	.word	0x200101f4

08001084 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001084:	e7fe      	b.n	8001084 <ADC_IRQHandler>
	...

08001088 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800108c:	4b0e      	ldr	r3, [pc, #56]	@ (80010c8 <HAL_Init+0x40>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a0d      	ldr	r2, [pc, #52]	@ (80010c8 <HAL_Init+0x40>)
 8001092:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001096:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001098:	4b0b      	ldr	r3, [pc, #44]	@ (80010c8 <HAL_Init+0x40>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a0a      	ldr	r2, [pc, #40]	@ (80010c8 <HAL_Init+0x40>)
 800109e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80010a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010a4:	4b08      	ldr	r3, [pc, #32]	@ (80010c8 <HAL_Init+0x40>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a07      	ldr	r2, [pc, #28]	@ (80010c8 <HAL_Init+0x40>)
 80010aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010b0:	2003      	movs	r0, #3
 80010b2:	f000 f92b 	bl	800130c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010b6:	2000      	movs	r0, #0
 80010b8:	f000 f808 	bl	80010cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010bc:	f7ff fd48 	bl	8000b50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	40023c00 	.word	0x40023c00

080010cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010d4:	4b12      	ldr	r3, [pc, #72]	@ (8001120 <HAL_InitTick+0x54>)
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	4b12      	ldr	r3, [pc, #72]	@ (8001124 <HAL_InitTick+0x58>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	4619      	mov	r1, r3
 80010de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80010e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ea:	4618      	mov	r0, r3
 80010ec:	f000 f943 	bl	8001376 <HAL_SYSTICK_Config>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e00e      	b.n	8001118 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2b0f      	cmp	r3, #15
 80010fe:	d80a      	bhi.n	8001116 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001100:	2200      	movs	r2, #0
 8001102:	6879      	ldr	r1, [r7, #4]
 8001104:	f04f 30ff 	mov.w	r0, #4294967295
 8001108:	f000 f90b 	bl	8001322 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800110c:	4a06      	ldr	r2, [pc, #24]	@ (8001128 <HAL_InitTick+0x5c>)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001112:	2300      	movs	r3, #0
 8001114:	e000      	b.n	8001118 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
}
 8001118:	4618      	mov	r0, r3
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20000000 	.word	0x20000000
 8001124:	20000008 	.word	0x20000008
 8001128:	20000004 	.word	0x20000004

0800112c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001130:	4b06      	ldr	r3, [pc, #24]	@ (800114c <HAL_IncTick+0x20>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	461a      	mov	r2, r3
 8001136:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <HAL_IncTick+0x24>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4413      	add	r3, r2
 800113c:	4a04      	ldr	r2, [pc, #16]	@ (8001150 <HAL_IncTick+0x24>)
 800113e:	6013      	str	r3, [r2, #0]
}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	20000008 	.word	0x20000008
 8001150:	2001005c 	.word	0x2001005c

08001154 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  return uwTick;
 8001158:	4b03      	ldr	r3, [pc, #12]	@ (8001168 <HAL_GetTick+0x14>)
 800115a:	681b      	ldr	r3, [r3, #0]
}
 800115c:	4618      	mov	r0, r3
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	2001005c 	.word	0x2001005c

0800116c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800116c:	b480      	push	{r7}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f003 0307 	and.w	r3, r3, #7
 800117a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800117c:	4b0c      	ldr	r3, [pc, #48]	@ (80011b0 <__NVIC_SetPriorityGrouping+0x44>)
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001182:	68ba      	ldr	r2, [r7, #8]
 8001184:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001188:	4013      	ands	r3, r2
 800118a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001194:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001198:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800119c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800119e:	4a04      	ldr	r2, [pc, #16]	@ (80011b0 <__NVIC_SetPriorityGrouping+0x44>)
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	60d3      	str	r3, [r2, #12]
}
 80011a4:	bf00      	nop
 80011a6:	3714      	adds	r7, #20
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011b8:	4b04      	ldr	r3, [pc, #16]	@ (80011cc <__NVIC_GetPriorityGrouping+0x18>)
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	0a1b      	lsrs	r3, r3, #8
 80011be:	f003 0307 	and.w	r3, r3, #7
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	e000ed00 	.word	0xe000ed00

080011d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	db0b      	blt.n	80011fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	f003 021f 	and.w	r2, r3, #31
 80011e8:	4907      	ldr	r1, [pc, #28]	@ (8001208 <__NVIC_EnableIRQ+0x38>)
 80011ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ee:	095b      	lsrs	r3, r3, #5
 80011f0:	2001      	movs	r0, #1
 80011f2:	fa00 f202 	lsl.w	r2, r0, r2
 80011f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011fa:	bf00      	nop
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	e000e100 	.word	0xe000e100

0800120c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	6039      	str	r1, [r7, #0]
 8001216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121c:	2b00      	cmp	r3, #0
 800121e:	db0a      	blt.n	8001236 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	b2da      	uxtb	r2, r3
 8001224:	490c      	ldr	r1, [pc, #48]	@ (8001258 <__NVIC_SetPriority+0x4c>)
 8001226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122a:	0112      	lsls	r2, r2, #4
 800122c:	b2d2      	uxtb	r2, r2
 800122e:	440b      	add	r3, r1
 8001230:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001234:	e00a      	b.n	800124c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	b2da      	uxtb	r2, r3
 800123a:	4908      	ldr	r1, [pc, #32]	@ (800125c <__NVIC_SetPriority+0x50>)
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	f003 030f 	and.w	r3, r3, #15
 8001242:	3b04      	subs	r3, #4
 8001244:	0112      	lsls	r2, r2, #4
 8001246:	b2d2      	uxtb	r2, r2
 8001248:	440b      	add	r3, r1
 800124a:	761a      	strb	r2, [r3, #24]
}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	e000e100 	.word	0xe000e100
 800125c:	e000ed00 	.word	0xe000ed00

08001260 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001260:	b480      	push	{r7}
 8001262:	b089      	sub	sp, #36	@ 0x24
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	f003 0307 	and.w	r3, r3, #7
 8001272:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	f1c3 0307 	rsb	r3, r3, #7
 800127a:	2b04      	cmp	r3, #4
 800127c:	bf28      	it	cs
 800127e:	2304      	movcs	r3, #4
 8001280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	3304      	adds	r3, #4
 8001286:	2b06      	cmp	r3, #6
 8001288:	d902      	bls.n	8001290 <NVIC_EncodePriority+0x30>
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	3b03      	subs	r3, #3
 800128e:	e000      	b.n	8001292 <NVIC_EncodePriority+0x32>
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001294:	f04f 32ff 	mov.w	r2, #4294967295
 8001298:	69bb      	ldr	r3, [r7, #24]
 800129a:	fa02 f303 	lsl.w	r3, r2, r3
 800129e:	43da      	mvns	r2, r3
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	401a      	ands	r2, r3
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012a8:	f04f 31ff 	mov.w	r1, #4294967295
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	fa01 f303 	lsl.w	r3, r1, r3
 80012b2:	43d9      	mvns	r1, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b8:	4313      	orrs	r3, r2
         );
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3724      	adds	r7, #36	@ 0x24
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
	...

080012c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3b01      	subs	r3, #1
 80012d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012d8:	d301      	bcc.n	80012de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012da:	2301      	movs	r3, #1
 80012dc:	e00f      	b.n	80012fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012de:	4a0a      	ldr	r2, [pc, #40]	@ (8001308 <SysTick_Config+0x40>)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	3b01      	subs	r3, #1
 80012e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012e6:	210f      	movs	r1, #15
 80012e8:	f04f 30ff 	mov.w	r0, #4294967295
 80012ec:	f7ff ff8e 	bl	800120c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012f0:	4b05      	ldr	r3, [pc, #20]	@ (8001308 <SysTick_Config+0x40>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012f6:	4b04      	ldr	r3, [pc, #16]	@ (8001308 <SysTick_Config+0x40>)
 80012f8:	2207      	movs	r2, #7
 80012fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012fc:	2300      	movs	r3, #0
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	e000e010 	.word	0xe000e010

0800130c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7ff ff29 	bl	800116c <__NVIC_SetPriorityGrouping>
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001322:	b580      	push	{r7, lr}
 8001324:	b086      	sub	sp, #24
 8001326:	af00      	add	r7, sp, #0
 8001328:	4603      	mov	r3, r0
 800132a:	60b9      	str	r1, [r7, #8]
 800132c:	607a      	str	r2, [r7, #4]
 800132e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001330:	2300      	movs	r3, #0
 8001332:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001334:	f7ff ff3e 	bl	80011b4 <__NVIC_GetPriorityGrouping>
 8001338:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	68b9      	ldr	r1, [r7, #8]
 800133e:	6978      	ldr	r0, [r7, #20]
 8001340:	f7ff ff8e 	bl	8001260 <NVIC_EncodePriority>
 8001344:	4602      	mov	r2, r0
 8001346:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800134a:	4611      	mov	r1, r2
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff ff5d 	bl	800120c <__NVIC_SetPriority>
}
 8001352:	bf00      	nop
 8001354:	3718      	adds	r7, #24
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}

0800135a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800135a:	b580      	push	{r7, lr}
 800135c:	b082      	sub	sp, #8
 800135e:	af00      	add	r7, sp, #0
 8001360:	4603      	mov	r3, r0
 8001362:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001364:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff ff31 	bl	80011d0 <__NVIC_EnableIRQ>
}
 800136e:	bf00      	nop
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}

08001376 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b082      	sub	sp, #8
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f7ff ffa2 	bl	80012c8 <SysTick_Config>
 8001384:	4603      	mov	r3, r0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
	...

08001390 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001398:	2300      	movs	r3, #0
 800139a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800139c:	f7ff feda 	bl	8001154 <HAL_GetTick>
 80013a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d101      	bne.n	80013ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80013a8:	2301      	movs	r3, #1
 80013aa:	e099      	b.n	80014e0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2202      	movs	r2, #2
 80013b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2200      	movs	r2, #0
 80013b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f022 0201 	bic.w	r2, r2, #1
 80013ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013cc:	e00f      	b.n	80013ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80013ce:	f7ff fec1 	bl	8001154 <HAL_GetTick>
 80013d2:	4602      	mov	r2, r0
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	2b05      	cmp	r3, #5
 80013da:	d908      	bls.n	80013ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2220      	movs	r2, #32
 80013e0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2203      	movs	r2, #3
 80013e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80013ea:	2303      	movs	r3, #3
 80013ec:	e078      	b.n	80014e0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 0301 	and.w	r3, r3, #1
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d1e8      	bne.n	80013ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001404:	697a      	ldr	r2, [r7, #20]
 8001406:	4b38      	ldr	r3, [pc, #224]	@ (80014e8 <HAL_DMA_Init+0x158>)
 8001408:	4013      	ands	r3, r2
 800140a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	685a      	ldr	r2, [r3, #4]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800141a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	691b      	ldr	r3, [r3, #16]
 8001420:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001426:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	699b      	ldr	r3, [r3, #24]
 800142c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001432:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6a1b      	ldr	r3, [r3, #32]
 8001438:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800143a:	697a      	ldr	r2, [r7, #20]
 800143c:	4313      	orrs	r3, r2
 800143e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001444:	2b04      	cmp	r3, #4
 8001446:	d107      	bne.n	8001458 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001450:	4313      	orrs	r3, r2
 8001452:	697a      	ldr	r2, [r7, #20]
 8001454:	4313      	orrs	r3, r2
 8001456:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	697a      	ldr	r2, [r7, #20]
 800145e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	695b      	ldr	r3, [r3, #20]
 8001466:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	f023 0307 	bic.w	r3, r3, #7
 800146e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001474:	697a      	ldr	r2, [r7, #20]
 8001476:	4313      	orrs	r3, r2
 8001478:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800147e:	2b04      	cmp	r3, #4
 8001480:	d117      	bne.n	80014b2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001486:	697a      	ldr	r2, [r7, #20]
 8001488:	4313      	orrs	r3, r2
 800148a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001490:	2b00      	cmp	r3, #0
 8001492:	d00e      	beq.n	80014b2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f000 fadf 	bl	8001a58 <DMA_CheckFifoParam>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d008      	beq.n	80014b2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2240      	movs	r2, #64	@ 0x40
 80014a4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2201      	movs	r2, #1
 80014aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80014ae:	2301      	movs	r3, #1
 80014b0:	e016      	b.n	80014e0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	697a      	ldr	r2, [r7, #20]
 80014b8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f000 fa96 	bl	80019ec <DMA_CalcBaseAndBitshift>
 80014c0:	4603      	mov	r3, r0
 80014c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014c8:	223f      	movs	r2, #63	@ 0x3f
 80014ca:	409a      	lsls	r2, r3
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2200      	movs	r2, #0
 80014d4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2201      	movs	r2, #1
 80014da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80014de:	2300      	movs	r3, #0
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3718      	adds	r7, #24
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	f010803f 	.word	0xf010803f

080014ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b086      	sub	sp, #24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60f8      	str	r0, [r7, #12]
 80014f4:	60b9      	str	r1, [r7, #8]
 80014f6:	607a      	str	r2, [r7, #4]
 80014f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80014fa:	2300      	movs	r3, #0
 80014fc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001502:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800150a:	2b01      	cmp	r3, #1
 800150c:	d101      	bne.n	8001512 <HAL_DMA_Start_IT+0x26>
 800150e:	2302      	movs	r3, #2
 8001510:	e040      	b.n	8001594 <HAL_DMA_Start_IT+0xa8>
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	2201      	movs	r2, #1
 8001516:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001520:	b2db      	uxtb	r3, r3
 8001522:	2b01      	cmp	r3, #1
 8001524:	d12f      	bne.n	8001586 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	2202      	movs	r2, #2
 800152a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	2200      	movs	r2, #0
 8001532:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	687a      	ldr	r2, [r7, #4]
 8001538:	68b9      	ldr	r1, [r7, #8]
 800153a:	68f8      	ldr	r0, [r7, #12]
 800153c:	f000 fa28 	bl	8001990 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001544:	223f      	movs	r2, #63	@ 0x3f
 8001546:	409a      	lsls	r2, r3
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f042 0216 	orr.w	r2, r2, #22
 800155a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001560:	2b00      	cmp	r3, #0
 8001562:	d007      	beq.n	8001574 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f042 0208 	orr.w	r2, r2, #8
 8001572:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f042 0201 	orr.w	r2, r2, #1
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	e005      	b.n	8001592 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	2200      	movs	r2, #0
 800158a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800158e:	2302      	movs	r3, #2
 8001590:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001592:	7dfb      	ldrb	r3, [r7, #23]
}
 8001594:	4618      	mov	r0, r3
 8001596:	3718      	adds	r7, #24
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}

0800159c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015a8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80015aa:	f7ff fdd3 	bl	8001154 <HAL_GetTick>
 80015ae:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2b02      	cmp	r3, #2
 80015ba:	d008      	beq.n	80015ce <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2280      	movs	r2, #128	@ 0x80
 80015c0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e052      	b.n	8001674 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f022 0216 	bic.w	r2, r2, #22
 80015dc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	695a      	ldr	r2, [r3, #20]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80015ec:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d103      	bne.n	80015fe <HAL_DMA_Abort+0x62>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d007      	beq.n	800160e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f022 0208 	bic.w	r2, r2, #8
 800160c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f022 0201 	bic.w	r2, r2, #1
 800161c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800161e:	e013      	b.n	8001648 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001620:	f7ff fd98 	bl	8001154 <HAL_GetTick>
 8001624:	4602      	mov	r2, r0
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b05      	cmp	r3, #5
 800162c:	d90c      	bls.n	8001648 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2220      	movs	r2, #32
 8001632:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2203      	movs	r2, #3
 8001638:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2200      	movs	r2, #0
 8001640:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e015      	b.n	8001674 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	2b00      	cmp	r3, #0
 8001654:	d1e4      	bne.n	8001620 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800165a:	223f      	movs	r2, #63	@ 0x3f
 800165c:	409a      	lsls	r2, r3
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2201      	movs	r2, #1
 8001666:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2200      	movs	r2, #0
 800166e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001672:	2300      	movs	r3, #0
}
 8001674:	4618      	mov	r0, r3
 8001676:	3710      	adds	r7, #16
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}

0800167c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b086      	sub	sp, #24
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001684:	2300      	movs	r3, #0
 8001686:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001688:	4b8e      	ldr	r3, [pc, #568]	@ (80018c4 <HAL_DMA_IRQHandler+0x248>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a8e      	ldr	r2, [pc, #568]	@ (80018c8 <HAL_DMA_IRQHandler+0x24c>)
 800168e:	fba2 2303 	umull	r2, r3, r2, r3
 8001692:	0a9b      	lsrs	r3, r3, #10
 8001694:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800169a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016a6:	2208      	movs	r2, #8
 80016a8:	409a      	lsls	r2, r3
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	4013      	ands	r3, r2
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d01a      	beq.n	80016e8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f003 0304 	and.w	r3, r3, #4
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d013      	beq.n	80016e8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f022 0204 	bic.w	r2, r2, #4
 80016ce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016d4:	2208      	movs	r2, #8
 80016d6:	409a      	lsls	r2, r3
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016e0:	f043 0201 	orr.w	r2, r3, #1
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016ec:	2201      	movs	r2, #1
 80016ee:	409a      	lsls	r2, r3
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	4013      	ands	r3, r2
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d012      	beq.n	800171e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	695b      	ldr	r3, [r3, #20]
 80016fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001702:	2b00      	cmp	r3, #0
 8001704:	d00b      	beq.n	800171e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800170a:	2201      	movs	r2, #1
 800170c:	409a      	lsls	r2, r3
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001716:	f043 0202 	orr.w	r2, r3, #2
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001722:	2204      	movs	r2, #4
 8001724:	409a      	lsls	r2, r3
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	4013      	ands	r3, r2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d012      	beq.n	8001754 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 0302 	and.w	r3, r3, #2
 8001738:	2b00      	cmp	r3, #0
 800173a:	d00b      	beq.n	8001754 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001740:	2204      	movs	r2, #4
 8001742:	409a      	lsls	r2, r3
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800174c:	f043 0204 	orr.w	r2, r3, #4
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001758:	2210      	movs	r2, #16
 800175a:	409a      	lsls	r2, r3
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	4013      	ands	r3, r2
 8001760:	2b00      	cmp	r3, #0
 8001762:	d043      	beq.n	80017ec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 0308 	and.w	r3, r3, #8
 800176e:	2b00      	cmp	r3, #0
 8001770:	d03c      	beq.n	80017ec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001776:	2210      	movs	r2, #16
 8001778:	409a      	lsls	r2, r3
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d018      	beq.n	80017be <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d108      	bne.n	80017ac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d024      	beq.n	80017ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	4798      	blx	r3
 80017aa:	e01f      	b.n	80017ec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d01b      	beq.n	80017ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	4798      	blx	r3
 80017bc:	e016      	b.n	80017ec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d107      	bne.n	80017dc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f022 0208 	bic.w	r2, r2, #8
 80017da:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d003      	beq.n	80017ec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e8:	6878      	ldr	r0, [r7, #4]
 80017ea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017f0:	2220      	movs	r2, #32
 80017f2:	409a      	lsls	r2, r3
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	4013      	ands	r3, r2
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	f000 808f 	beq.w	800191c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0310 	and.w	r3, r3, #16
 8001808:	2b00      	cmp	r3, #0
 800180a:	f000 8087 	beq.w	800191c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001812:	2220      	movs	r2, #32
 8001814:	409a      	lsls	r2, r3
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001820:	b2db      	uxtb	r3, r3
 8001822:	2b05      	cmp	r3, #5
 8001824:	d136      	bne.n	8001894 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f022 0216 	bic.w	r2, r2, #22
 8001834:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	695a      	ldr	r2, [r3, #20]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001844:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184a:	2b00      	cmp	r3, #0
 800184c:	d103      	bne.n	8001856 <HAL_DMA_IRQHandler+0x1da>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001852:	2b00      	cmp	r3, #0
 8001854:	d007      	beq.n	8001866 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f022 0208 	bic.w	r2, r2, #8
 8001864:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800186a:	223f      	movs	r2, #63	@ 0x3f
 800186c:	409a      	lsls	r2, r3
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2201      	movs	r2, #1
 8001876:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2200      	movs	r2, #0
 800187e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001886:	2b00      	cmp	r3, #0
 8001888:	d07e      	beq.n	8001988 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	4798      	blx	r3
        }
        return;
 8001892:	e079      	b.n	8001988 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d01d      	beq.n	80018de <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d10d      	bne.n	80018cc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d031      	beq.n	800191c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	4798      	blx	r3
 80018c0:	e02c      	b.n	800191c <HAL_DMA_IRQHandler+0x2a0>
 80018c2:	bf00      	nop
 80018c4:	20000000 	.word	0x20000000
 80018c8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d023      	beq.n	800191c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	4798      	blx	r3
 80018dc:	e01e      	b.n	800191c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d10f      	bne.n	800190c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f022 0210 	bic.w	r2, r2, #16
 80018fa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2201      	movs	r2, #1
 8001900:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2200      	movs	r2, #0
 8001908:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001910:	2b00      	cmp	r3, #0
 8001912:	d003      	beq.n	800191c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001920:	2b00      	cmp	r3, #0
 8001922:	d032      	beq.n	800198a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001928:	f003 0301 	and.w	r3, r3, #1
 800192c:	2b00      	cmp	r3, #0
 800192e:	d022      	beq.n	8001976 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2205      	movs	r2, #5
 8001934:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f022 0201 	bic.w	r2, r2, #1
 8001946:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	3301      	adds	r3, #1
 800194c:	60bb      	str	r3, [r7, #8]
 800194e:	697a      	ldr	r2, [r7, #20]
 8001950:	429a      	cmp	r2, r3
 8001952:	d307      	bcc.n	8001964 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	2b00      	cmp	r3, #0
 8001960:	d1f2      	bne.n	8001948 <HAL_DMA_IRQHandler+0x2cc>
 8001962:	e000      	b.n	8001966 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001964:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2201      	movs	r2, #1
 800196a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2200      	movs	r2, #0
 8001972:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800197a:	2b00      	cmp	r3, #0
 800197c:	d005      	beq.n	800198a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	4798      	blx	r3
 8001986:	e000      	b.n	800198a <HAL_DMA_IRQHandler+0x30e>
        return;
 8001988:	bf00      	nop
    }
  }
}
 800198a:	3718      	adds	r7, #24
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}

08001990 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	607a      	str	r2, [r7, #4]
 800199c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80019ac:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	683a      	ldr	r2, [r7, #0]
 80019b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	2b40      	cmp	r3, #64	@ 0x40
 80019bc:	d108      	bne.n	80019d0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80019ce:	e007      	b.n	80019e0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	68ba      	ldr	r2, [r7, #8]
 80019d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	60da      	str	r2, [r3, #12]
}
 80019e0:	bf00      	nop
 80019e2:	3714      	adds	r7, #20
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr

080019ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	3b10      	subs	r3, #16
 80019fc:	4a14      	ldr	r2, [pc, #80]	@ (8001a50 <DMA_CalcBaseAndBitshift+0x64>)
 80019fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001a02:	091b      	lsrs	r3, r3, #4
 8001a04:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001a06:	4a13      	ldr	r2, [pc, #76]	@ (8001a54 <DMA_CalcBaseAndBitshift+0x68>)
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	461a      	mov	r2, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2b03      	cmp	r3, #3
 8001a18:	d909      	bls.n	8001a2e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001a22:	f023 0303 	bic.w	r3, r3, #3
 8001a26:	1d1a      	adds	r2, r3, #4
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	659a      	str	r2, [r3, #88]	@ 0x58
 8001a2c:	e007      	b.n	8001a3e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001a36:	f023 0303 	bic.w	r3, r3, #3
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3714      	adds	r7, #20
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	aaaaaaab 	.word	0xaaaaaaab
 8001a54:	08008c84 	.word	0x08008c84

08001a58 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b085      	sub	sp, #20
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a60:	2300      	movs	r3, #0
 8001a62:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a68:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	699b      	ldr	r3, [r3, #24]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d11f      	bne.n	8001ab2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	2b03      	cmp	r3, #3
 8001a76:	d856      	bhi.n	8001b26 <DMA_CheckFifoParam+0xce>
 8001a78:	a201      	add	r2, pc, #4	@ (adr r2, 8001a80 <DMA_CheckFifoParam+0x28>)
 8001a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a7e:	bf00      	nop
 8001a80:	08001a91 	.word	0x08001a91
 8001a84:	08001aa3 	.word	0x08001aa3
 8001a88:	08001a91 	.word	0x08001a91
 8001a8c:	08001b27 	.word	0x08001b27
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a94:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d046      	beq.n	8001b2a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001aa0:	e043      	b.n	8001b2a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aa6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001aaa:	d140      	bne.n	8001b2e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ab0:	e03d      	b.n	8001b2e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	699b      	ldr	r3, [r3, #24]
 8001ab6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001aba:	d121      	bne.n	8001b00 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	2b03      	cmp	r3, #3
 8001ac0:	d837      	bhi.n	8001b32 <DMA_CheckFifoParam+0xda>
 8001ac2:	a201      	add	r2, pc, #4	@ (adr r2, 8001ac8 <DMA_CheckFifoParam+0x70>)
 8001ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ac8:	08001ad9 	.word	0x08001ad9
 8001acc:	08001adf 	.word	0x08001adf
 8001ad0:	08001ad9 	.word	0x08001ad9
 8001ad4:	08001af1 	.word	0x08001af1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	73fb      	strb	r3, [r7, #15]
      break;
 8001adc:	e030      	b.n	8001b40 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ae2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d025      	beq.n	8001b36 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001aee:	e022      	b.n	8001b36 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001af4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001af8:	d11f      	bne.n	8001b3a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001afe:	e01c      	b.n	8001b3a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d903      	bls.n	8001b0e <DMA_CheckFifoParam+0xb6>
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	2b03      	cmp	r3, #3
 8001b0a:	d003      	beq.n	8001b14 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001b0c:	e018      	b.n	8001b40 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	73fb      	strb	r3, [r7, #15]
      break;
 8001b12:	e015      	b.n	8001b40 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d00e      	beq.n	8001b3e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	73fb      	strb	r3, [r7, #15]
      break;
 8001b24:	e00b      	b.n	8001b3e <DMA_CheckFifoParam+0xe6>
      break;
 8001b26:	bf00      	nop
 8001b28:	e00a      	b.n	8001b40 <DMA_CheckFifoParam+0xe8>
      break;
 8001b2a:	bf00      	nop
 8001b2c:	e008      	b.n	8001b40 <DMA_CheckFifoParam+0xe8>
      break;
 8001b2e:	bf00      	nop
 8001b30:	e006      	b.n	8001b40 <DMA_CheckFifoParam+0xe8>
      break;
 8001b32:	bf00      	nop
 8001b34:	e004      	b.n	8001b40 <DMA_CheckFifoParam+0xe8>
      break;
 8001b36:	bf00      	nop
 8001b38:	e002      	b.n	8001b40 <DMA_CheckFifoParam+0xe8>
      break;   
 8001b3a:	bf00      	nop
 8001b3c:	e000      	b.n	8001b40 <DMA_CheckFifoParam+0xe8>
      break;
 8001b3e:	bf00      	nop
    }
  } 
  
  return status; 
 8001b40:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3714      	adds	r7, #20
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop

08001b50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b089      	sub	sp, #36	@ 0x24
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b62:	2300      	movs	r3, #0
 8001b64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b66:	2300      	movs	r3, #0
 8001b68:	61fb      	str	r3, [r7, #28]
 8001b6a:	e159      	b.n	8001e20 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	697a      	ldr	r2, [r7, #20]
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b80:	693a      	ldr	r2, [r7, #16]
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	f040 8148 	bne.w	8001e1a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f003 0303 	and.w	r3, r3, #3
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d005      	beq.n	8001ba2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d130      	bne.n	8001c04 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	2203      	movs	r2, #3
 8001bae:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb2:	43db      	mvns	r3, r3
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	68da      	ldr	r2, [r3, #12]
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bd8:	2201      	movs	r2, #1
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	43db      	mvns	r3, r3
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	4013      	ands	r3, r2
 8001be6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	091b      	lsrs	r3, r3, #4
 8001bee:	f003 0201 	and.w	r2, r3, #1
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f003 0303 	and.w	r3, r3, #3
 8001c0c:	2b03      	cmp	r3, #3
 8001c0e:	d017      	beq.n	8001c40 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	2203      	movs	r2, #3
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	43db      	mvns	r3, r3
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	4013      	ands	r3, r2
 8001c26:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f003 0303 	and.w	r3, r3, #3
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d123      	bne.n	8001c94 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	08da      	lsrs	r2, r3, #3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3208      	adds	r2, #8
 8001c54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c58:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	f003 0307 	and.w	r3, r3, #7
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	220f      	movs	r2, #15
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	691a      	ldr	r2, [r3, #16]
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	f003 0307 	and.w	r3, r3, #7
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	08da      	lsrs	r2, r3, #3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	3208      	adds	r2, #8
 8001c8e:	69b9      	ldr	r1, [r7, #24]
 8001c90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	2203      	movs	r2, #3
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	69ba      	ldr	r2, [r7, #24]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f003 0203 	and.w	r2, r3, #3
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	69ba      	ldr	r2, [r7, #24]
 8001cc6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	f000 80a2 	beq.w	8001e1a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	60fb      	str	r3, [r7, #12]
 8001cda:	4b57      	ldr	r3, [pc, #348]	@ (8001e38 <HAL_GPIO_Init+0x2e8>)
 8001cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cde:	4a56      	ldr	r2, [pc, #344]	@ (8001e38 <HAL_GPIO_Init+0x2e8>)
 8001ce0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ce4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ce6:	4b54      	ldr	r3, [pc, #336]	@ (8001e38 <HAL_GPIO_Init+0x2e8>)
 8001ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cee:	60fb      	str	r3, [r7, #12]
 8001cf0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cf2:	4a52      	ldr	r2, [pc, #328]	@ (8001e3c <HAL_GPIO_Init+0x2ec>)
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	089b      	lsrs	r3, r3, #2
 8001cf8:	3302      	adds	r3, #2
 8001cfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	f003 0303 	and.w	r3, r3, #3
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	220f      	movs	r2, #15
 8001d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0e:	43db      	mvns	r3, r3
 8001d10:	69ba      	ldr	r2, [r7, #24]
 8001d12:	4013      	ands	r3, r2
 8001d14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a49      	ldr	r2, [pc, #292]	@ (8001e40 <HAL_GPIO_Init+0x2f0>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d019      	beq.n	8001d52 <HAL_GPIO_Init+0x202>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4a48      	ldr	r2, [pc, #288]	@ (8001e44 <HAL_GPIO_Init+0x2f4>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d013      	beq.n	8001d4e <HAL_GPIO_Init+0x1fe>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4a47      	ldr	r2, [pc, #284]	@ (8001e48 <HAL_GPIO_Init+0x2f8>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d00d      	beq.n	8001d4a <HAL_GPIO_Init+0x1fa>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4a46      	ldr	r2, [pc, #280]	@ (8001e4c <HAL_GPIO_Init+0x2fc>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d007      	beq.n	8001d46 <HAL_GPIO_Init+0x1f6>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4a45      	ldr	r2, [pc, #276]	@ (8001e50 <HAL_GPIO_Init+0x300>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d101      	bne.n	8001d42 <HAL_GPIO_Init+0x1f2>
 8001d3e:	2304      	movs	r3, #4
 8001d40:	e008      	b.n	8001d54 <HAL_GPIO_Init+0x204>
 8001d42:	2307      	movs	r3, #7
 8001d44:	e006      	b.n	8001d54 <HAL_GPIO_Init+0x204>
 8001d46:	2303      	movs	r3, #3
 8001d48:	e004      	b.n	8001d54 <HAL_GPIO_Init+0x204>
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	e002      	b.n	8001d54 <HAL_GPIO_Init+0x204>
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e000      	b.n	8001d54 <HAL_GPIO_Init+0x204>
 8001d52:	2300      	movs	r3, #0
 8001d54:	69fa      	ldr	r2, [r7, #28]
 8001d56:	f002 0203 	and.w	r2, r2, #3
 8001d5a:	0092      	lsls	r2, r2, #2
 8001d5c:	4093      	lsls	r3, r2
 8001d5e:	69ba      	ldr	r2, [r7, #24]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d64:	4935      	ldr	r1, [pc, #212]	@ (8001e3c <HAL_GPIO_Init+0x2ec>)
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	089b      	lsrs	r3, r3, #2
 8001d6a:	3302      	adds	r3, #2
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d72:	4b38      	ldr	r3, [pc, #224]	@ (8001e54 <HAL_GPIO_Init+0x304>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	43db      	mvns	r3, r3
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	4013      	ands	r3, r2
 8001d80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d003      	beq.n	8001d96 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001d8e:	69ba      	ldr	r2, [r7, #24]
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d96:	4a2f      	ldr	r2, [pc, #188]	@ (8001e54 <HAL_GPIO_Init+0x304>)
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d9c:	4b2d      	ldr	r3, [pc, #180]	@ (8001e54 <HAL_GPIO_Init+0x304>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	43db      	mvns	r3, r3
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	4013      	ands	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d003      	beq.n	8001dc0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001dc0:	4a24      	ldr	r2, [pc, #144]	@ (8001e54 <HAL_GPIO_Init+0x304>)
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001dc6:	4b23      	ldr	r3, [pc, #140]	@ (8001e54 <HAL_GPIO_Init+0x304>)
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	43db      	mvns	r3, r3
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d003      	beq.n	8001dea <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dea:	4a1a      	ldr	r2, [pc, #104]	@ (8001e54 <HAL_GPIO_Init+0x304>)
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001df0:	4b18      	ldr	r3, [pc, #96]	@ (8001e54 <HAL_GPIO_Init+0x304>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	43db      	mvns	r3, r3
 8001dfa:	69ba      	ldr	r2, [r7, #24]
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d003      	beq.n	8001e14 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e14:	4a0f      	ldr	r2, [pc, #60]	@ (8001e54 <HAL_GPIO_Init+0x304>)
 8001e16:	69bb      	ldr	r3, [r7, #24]
 8001e18:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	61fb      	str	r3, [r7, #28]
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	2b0f      	cmp	r3, #15
 8001e24:	f67f aea2 	bls.w	8001b6c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e28:	bf00      	nop
 8001e2a:	bf00      	nop
 8001e2c:	3724      	adds	r7, #36	@ 0x24
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	40023800 	.word	0x40023800
 8001e3c:	40013800 	.word	0x40013800
 8001e40:	40020000 	.word	0x40020000
 8001e44:	40020400 	.word	0x40020400
 8001e48:	40020800 	.word	0x40020800
 8001e4c:	40020c00 	.word	0x40020c00
 8001e50:	40021000 	.word	0x40021000
 8001e54:	40013c00 	.word	0x40013c00

08001e58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	460b      	mov	r3, r1
 8001e62:	807b      	strh	r3, [r7, #2]
 8001e64:	4613      	mov	r3, r2
 8001e66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e68:	787b      	ldrb	r3, [r7, #1]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d003      	beq.n	8001e76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e6e:	887a      	ldrh	r2, [r7, #2]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e74:	e003      	b.n	8001e7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e76:	887b      	ldrh	r3, [r7, #2]
 8001e78:	041a      	lsls	r2, r3, #16
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	619a      	str	r2, [r3, #24]
}
 8001e7e:	bf00      	nop
 8001e80:	370c      	adds	r7, #12
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
	...

08001e8c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b088      	sub	sp, #32
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d101      	bne.n	8001e9e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e128      	b.n	80020f0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d109      	bne.n	8001ebe <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2200      	movs	r2, #0
 8001eae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a90      	ldr	r2, [pc, #576]	@ (80020f8 <HAL_I2S_Init+0x26c>)
 8001eb6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f7fe fe71 	bl	8000ba0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2202      	movs	r2, #2
 8001ec2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	69db      	ldr	r3, [r3, #28]
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	6812      	ldr	r2, [r2, #0]
 8001ed0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001ed4:	f023 030f 	bic.w	r3, r3, #15
 8001ed8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2202      	movs	r2, #2
 8001ee0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	695b      	ldr	r3, [r3, #20]
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d060      	beq.n	8001fac <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d102      	bne.n	8001ef8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8001ef2:	2310      	movs	r3, #16
 8001ef4:	617b      	str	r3, [r7, #20]
 8001ef6:	e001      	b.n	8001efc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001ef8:	2320      	movs	r3, #32
 8001efa:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	2b20      	cmp	r3, #32
 8001f02:	d802      	bhi.n	8001f0a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	005b      	lsls	r3, r3, #1
 8001f08:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001f0a:	2001      	movs	r0, #1
 8001f0c:	f001 fce6 	bl	80038dc <HAL_RCCEx_GetPeriphCLKFreq>
 8001f10:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	691b      	ldr	r3, [r3, #16]
 8001f16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f1a:	d125      	bne.n	8001f68 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d010      	beq.n	8001f46 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	68fa      	ldr	r2, [r7, #12]
 8001f2a:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f2e:	4613      	mov	r3, r2
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	4413      	add	r3, r2
 8001f34:	005b      	lsls	r3, r3, #1
 8001f36:	461a      	mov	r2, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	695b      	ldr	r3, [r3, #20]
 8001f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f40:	3305      	adds	r3, #5
 8001f42:	613b      	str	r3, [r7, #16]
 8001f44:	e01f      	b.n	8001f86 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	00db      	lsls	r3, r3, #3
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f50:	4613      	mov	r3, r2
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	4413      	add	r3, r2
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	461a      	mov	r2, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	695b      	ldr	r3, [r3, #20]
 8001f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f62:	3305      	adds	r3, #5
 8001f64:	613b      	str	r3, [r7, #16]
 8001f66:	e00e      	b.n	8001f86 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001f68:	68fa      	ldr	r2, [r7, #12]
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f70:	4613      	mov	r3, r2
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	4413      	add	r3, r2
 8001f76:	005b      	lsls	r3, r3, #1
 8001f78:	461a      	mov	r2, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	695b      	ldr	r3, [r3, #20]
 8001f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f82:	3305      	adds	r3, #5
 8001f84:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	4a5c      	ldr	r2, [pc, #368]	@ (80020fc <HAL_I2S_Init+0x270>)
 8001f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f8e:	08db      	lsrs	r3, r3, #3
 8001f90:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001f9a:	693a      	ldr	r2, [r7, #16]
 8001f9c:	69bb      	ldr	r3, [r7, #24]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	085b      	lsrs	r3, r3, #1
 8001fa2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	021b      	lsls	r3, r3, #8
 8001fa8:	61bb      	str	r3, [r7, #24]
 8001faa:	e003      	b.n	8001fb4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001fac:	2302      	movs	r3, #2
 8001fae:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d902      	bls.n	8001fc0 <HAL_I2S_Init+0x134>
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	2bff      	cmp	r3, #255	@ 0xff
 8001fbe:	d907      	bls.n	8001fd0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc4:	f043 0210 	orr.w	r2, r3, #16
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e08f      	b.n	80020f0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	691a      	ldr	r2, [r3, #16]
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	ea42 0103 	orr.w	r1, r2, r3
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	69fa      	ldr	r2, [r7, #28]
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	69db      	ldr	r3, [r3, #28]
 8001fea:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001fee:	f023 030f 	bic.w	r3, r3, #15
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	6851      	ldr	r1, [r2, #4]
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	6892      	ldr	r2, [r2, #8]
 8001ffa:	4311      	orrs	r1, r2
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	68d2      	ldr	r2, [r2, #12]
 8002000:	4311      	orrs	r1, r2
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	6992      	ldr	r2, [r2, #24]
 8002006:	430a      	orrs	r2, r1
 8002008:	431a      	orrs	r2, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002012:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6a1b      	ldr	r3, [r3, #32]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d161      	bne.n	80020e0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	4a38      	ldr	r2, [pc, #224]	@ (8002100 <HAL_I2S_Init+0x274>)
 8002020:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a37      	ldr	r2, [pc, #220]	@ (8002104 <HAL_I2S_Init+0x278>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d101      	bne.n	8002030 <HAL_I2S_Init+0x1a4>
 800202c:	4b36      	ldr	r3, [pc, #216]	@ (8002108 <HAL_I2S_Init+0x27c>)
 800202e:	e001      	b.n	8002034 <HAL_I2S_Init+0x1a8>
 8002030:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002034:	69db      	ldr	r3, [r3, #28]
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	6812      	ldr	r2, [r2, #0]
 800203a:	4932      	ldr	r1, [pc, #200]	@ (8002104 <HAL_I2S_Init+0x278>)
 800203c:	428a      	cmp	r2, r1
 800203e:	d101      	bne.n	8002044 <HAL_I2S_Init+0x1b8>
 8002040:	4a31      	ldr	r2, [pc, #196]	@ (8002108 <HAL_I2S_Init+0x27c>)
 8002042:	e001      	b.n	8002048 <HAL_I2S_Init+0x1bc>
 8002044:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002048:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800204c:	f023 030f 	bic.w	r3, r3, #15
 8002050:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a2b      	ldr	r2, [pc, #172]	@ (8002104 <HAL_I2S_Init+0x278>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d101      	bne.n	8002060 <HAL_I2S_Init+0x1d4>
 800205c:	4b2a      	ldr	r3, [pc, #168]	@ (8002108 <HAL_I2S_Init+0x27c>)
 800205e:	e001      	b.n	8002064 <HAL_I2S_Init+0x1d8>
 8002060:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002064:	2202      	movs	r2, #2
 8002066:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a25      	ldr	r2, [pc, #148]	@ (8002104 <HAL_I2S_Init+0x278>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d101      	bne.n	8002076 <HAL_I2S_Init+0x1ea>
 8002072:	4b25      	ldr	r3, [pc, #148]	@ (8002108 <HAL_I2S_Init+0x27c>)
 8002074:	e001      	b.n	800207a <HAL_I2S_Init+0x1ee>
 8002076:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800207a:	69db      	ldr	r3, [r3, #28]
 800207c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002086:	d003      	beq.n	8002090 <HAL_I2S_Init+0x204>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d103      	bne.n	8002098 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002090:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002094:	613b      	str	r3, [r7, #16]
 8002096:	e001      	b.n	800209c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002098:	2300      	movs	r3, #0
 800209a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80020a6:	4313      	orrs	r3, r2
 80020a8:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	68db      	ldr	r3, [r3, #12]
 80020ae:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80020b0:	4313      	orrs	r3, r2
 80020b2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80020ba:	4313      	orrs	r3, r2
 80020bc:	b29a      	uxth	r2, r3
 80020be:	897b      	ldrh	r3, [r7, #10]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	b29b      	uxth	r3, r3
 80020c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80020c8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a0d      	ldr	r2, [pc, #52]	@ (8002104 <HAL_I2S_Init+0x278>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d101      	bne.n	80020d8 <HAL_I2S_Init+0x24c>
 80020d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002108 <HAL_I2S_Init+0x27c>)
 80020d6:	e001      	b.n	80020dc <HAL_I2S_Init+0x250>
 80020d8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80020dc:	897a      	ldrh	r2, [r7, #10]
 80020de:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2201      	movs	r2, #1
 80020ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3720      	adds	r7, #32
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	08002795 	.word	0x08002795
 80020fc:	cccccccd 	.word	0xcccccccd
 8002100:	0800291d 	.word	0x0800291d
 8002104:	40003800 	.word	0x40003800
 8002108:	40003400 	.word	0x40003400

0800210c <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b086      	sub	sp, #24
 8002110:	af00      	add	r7, sp, #0
 8002112:	60f8      	str	r0, [r7, #12]
 8002114:	60b9      	str	r1, [r7, #8]
 8002116:	4613      	mov	r3, r2
 8002118:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d002      	beq.n	8002126 <HAL_I2S_Transmit_DMA+0x1a>
 8002120:	88fb      	ldrh	r3, [r7, #6]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e08a      	b.n	8002240 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002130:	b2db      	uxtb	r3, r3
 8002132:	2b01      	cmp	r3, #1
 8002134:	d001      	beq.n	800213a <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 8002136:	2302      	movs	r3, #2
 8002138:	e082      	b.n	8002240 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b01      	cmp	r3, #1
 8002144:	d101      	bne.n	800214a <HAL_I2S_Transmit_DMA+0x3e>
 8002146:	2302      	movs	r3, #2
 8002148:	e07a      	b.n	8002240 <HAL_I2S_Transmit_DMA+0x134>
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2201      	movs	r2, #1
 800214e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2203      	movs	r2, #3
 8002156:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2200      	movs	r2, #0
 800215e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	68ba      	ldr	r2, [r7, #8]
 8002164:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	69db      	ldr	r3, [r3, #28]
 800216c:	f003 0307 	and.w	r3, r3, #7
 8002170:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	2b03      	cmp	r3, #3
 8002176:	d002      	beq.n	800217e <HAL_I2S_Transmit_DMA+0x72>
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	2b05      	cmp	r3, #5
 800217c:	d10a      	bne.n	8002194 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 800217e:	88fb      	ldrh	r3, [r7, #6]
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	b29a      	uxth	r2, r3
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8002188:	88fb      	ldrh	r3, [r7, #6]
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	b29a      	uxth	r2, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002192:	e005      	b.n	80021a0 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	88fa      	ldrh	r2, [r7, #6]
 8002198:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	88fa      	ldrh	r2, [r7, #6]
 800219e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021a4:	4a28      	ldr	r2, [pc, #160]	@ (8002248 <HAL_I2S_Transmit_DMA+0x13c>)
 80021a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021ac:	4a27      	ldr	r2, [pc, #156]	@ (800224c <HAL_I2S_Transmit_DMA+0x140>)
 80021ae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021b4:	4a26      	ldr	r2, [pc, #152]	@ (8002250 <HAL_I2S_Transmit_DMA+0x144>)
 80021b6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80021c0:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80021c8:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021ce:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80021d0:	f7ff f98c 	bl	80014ec <HAL_DMA_Start_IT>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d00f      	beq.n	80021fa <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021de:	f043 0208 	orr.w	r2, r3, #8
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2201      	movs	r2, #1
 80021ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2200      	movs	r2, #0
 80021f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e022      	b.n	8002240 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2200      	movs	r2, #0
 80021fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f003 0302 	and.w	r3, r3, #2
 800220c:	2b00      	cmp	r3, #0
 800220e:	d107      	bne.n	8002220 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	685a      	ldr	r2, [r3, #4]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f042 0202 	orr.w	r2, r2, #2
 800221e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	69db      	ldr	r3, [r3, #28]
 8002226:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800222a:	2b00      	cmp	r3, #0
 800222c:	d107      	bne.n	800223e <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	69da      	ldr	r2, [r3, #28]
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800223c:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 800223e:	2300      	movs	r3, #0
}
 8002240:	4618      	mov	r0, r3
 8002242:	3718      	adds	r7, #24
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	08002673 	.word	0x08002673
 800224c:	08002631 	.word	0x08002631
 8002250:	0800268f 	.word	0x0800268f

08002254 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b088      	sub	sp, #32
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 800225c:	2300      	movs	r3, #0
 800225e:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002268:	d004      	beq.n	8002274 <HAL_I2S_DMAStop+0x20>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	2b00      	cmp	r3, #0
 8002270:	f040 80d1 	bne.w	8002416 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002278:	2b00      	cmp	r3, #0
 800227a:	d00f      	beq.n	800229c <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002280:	4618      	mov	r0, r3
 8002282:	f7ff f98b 	bl	800159c <HAL_DMA_Abort>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d007      	beq.n	800229c <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002290:	f043 0208 	orr.w	r2, r3, #8
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800229c:	2364      	movs	r3, #100	@ 0x64
 800229e:	2201      	movs	r2, #1
 80022a0:	2102      	movs	r1, #2
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 fb00 	bl	80028a8 <I2S_WaitFlagStateUntilTimeout>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d00b      	beq.n	80022c6 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022b2:	f043 0201 	orr.w	r2, r3, #1
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2201      	movs	r2, #1
 80022be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80022c6:	2364      	movs	r3, #100	@ 0x64
 80022c8:	2200      	movs	r2, #0
 80022ca:	2180      	movs	r1, #128	@ 0x80
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f000 faeb 	bl	80028a8 <I2S_WaitFlagStateUntilTimeout>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d00b      	beq.n	80022f0 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022dc:	f043 0201 	orr.w	r2, r3, #1
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	69da      	ldr	r2, [r3, #28]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022fe:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002300:	2300      	movs	r3, #0
 8002302:	617b      	str	r3, [r7, #20]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	617b      	str	r3, [r7, #20]
 800230c:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	685a      	ldr	r2, [r3, #4]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 0202 	bic.w	r2, r2, #2
 800231c:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002324:	b2db      	uxtb	r3, r3
 8002326:	2b05      	cmp	r3, #5
 8002328:	f040 8165 	bne.w	80025f6 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002330:	2b00      	cmp	r3, #0
 8002332:	d00f      	beq.n	8002354 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002338:	4618      	mov	r0, r3
 800233a:	f7ff f92f 	bl	800159c <HAL_DMA_Abort>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d007      	beq.n	8002354 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002348:	f043 0208 	orr.w	r2, r3, #8
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a8a      	ldr	r2, [pc, #552]	@ (8002584 <HAL_I2S_DMAStop+0x330>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d101      	bne.n	8002362 <HAL_I2S_DMAStop+0x10e>
 800235e:	4b8a      	ldr	r3, [pc, #552]	@ (8002588 <HAL_I2S_DMAStop+0x334>)
 8002360:	e001      	b.n	8002366 <HAL_I2S_DMAStop+0x112>
 8002362:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002366:	69da      	ldr	r2, [r3, #28]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4985      	ldr	r1, [pc, #532]	@ (8002584 <HAL_I2S_DMAStop+0x330>)
 800236e:	428b      	cmp	r3, r1
 8002370:	d101      	bne.n	8002376 <HAL_I2S_DMAStop+0x122>
 8002372:	4b85      	ldr	r3, [pc, #532]	@ (8002588 <HAL_I2S_DMAStop+0x334>)
 8002374:	e001      	b.n	800237a <HAL_I2S_DMAStop+0x126>
 8002376:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800237a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800237e:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8002380:	2300      	movs	r3, #0
 8002382:	613b      	str	r3, [r7, #16]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a7e      	ldr	r2, [pc, #504]	@ (8002584 <HAL_I2S_DMAStop+0x330>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d101      	bne.n	8002392 <HAL_I2S_DMAStop+0x13e>
 800238e:	4b7e      	ldr	r3, [pc, #504]	@ (8002588 <HAL_I2S_DMAStop+0x334>)
 8002390:	e001      	b.n	8002396 <HAL_I2S_DMAStop+0x142>
 8002392:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	613b      	str	r3, [r7, #16]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a79      	ldr	r2, [pc, #484]	@ (8002584 <HAL_I2S_DMAStop+0x330>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d101      	bne.n	80023a8 <HAL_I2S_DMAStop+0x154>
 80023a4:	4b78      	ldr	r3, [pc, #480]	@ (8002588 <HAL_I2S_DMAStop+0x334>)
 80023a6:	e001      	b.n	80023ac <HAL_I2S_DMAStop+0x158>
 80023a8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	613b      	str	r3, [r7, #16]
 80023b0:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a73      	ldr	r2, [pc, #460]	@ (8002584 <HAL_I2S_DMAStop+0x330>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d101      	bne.n	80023c0 <HAL_I2S_DMAStop+0x16c>
 80023bc:	4b72      	ldr	r3, [pc, #456]	@ (8002588 <HAL_I2S_DMAStop+0x334>)
 80023be:	e001      	b.n	80023c4 <HAL_I2S_DMAStop+0x170>
 80023c0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80023c4:	685a      	ldr	r2, [r3, #4]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	496e      	ldr	r1, [pc, #440]	@ (8002584 <HAL_I2S_DMAStop+0x330>)
 80023cc:	428b      	cmp	r3, r1
 80023ce:	d101      	bne.n	80023d4 <HAL_I2S_DMAStop+0x180>
 80023d0:	4b6d      	ldr	r3, [pc, #436]	@ (8002588 <HAL_I2S_DMAStop+0x334>)
 80023d2:	e001      	b.n	80023d8 <HAL_I2S_DMAStop+0x184>
 80023d4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80023d8:	f022 0201 	bic.w	r2, r2, #1
 80023dc:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d10c      	bne.n	8002400 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2201      	movs	r2, #1
 80023f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        errorcode = HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80023fe:	e0fa      	b.n	80025f6 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a5f      	ldr	r2, [pc, #380]	@ (8002584 <HAL_I2S_DMAStop+0x330>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d101      	bne.n	800240e <HAL_I2S_DMAStop+0x1ba>
 800240a:	4b5f      	ldr	r3, [pc, #380]	@ (8002588 <HAL_I2S_DMAStop+0x334>)
 800240c:	e001      	b.n	8002412 <HAL_I2S_DMAStop+0x1be>
 800240e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002412:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8002414:	e0ef      	b.n	80025f6 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800241e:	d005      	beq.n	800242c <HAL_I2S_DMAStop+0x1d8>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002428:	f040 80e5 	bne.w	80025f6 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002430:	2b00      	cmp	r3, #0
 8002432:	d00f      	beq.n	8002454 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff f8af 	bl	800159c <HAL_DMA_Abort>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d007      	beq.n	8002454 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002448:	f043 0208 	orr.w	r2, r3, #8
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800245a:	b2db      	uxtb	r3, r3
 800245c:	2b05      	cmp	r3, #5
 800245e:	f040 809a 	bne.w	8002596 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002466:	2b00      	cmp	r3, #0
 8002468:	d00f      	beq.n	800248a <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800246e:	4618      	mov	r0, r3
 8002470:	f7ff f894 	bl	800159c <HAL_DMA_Abort>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d007      	beq.n	800248a <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800247e:	f043 0208 	orr.w	r2, r3, #8
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 800248a:	f7fe fe63 	bl	8001154 <HAL_GetTick>
 800248e:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8002490:	e012      	b.n	80024b8 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8002492:	f7fe fe5f 	bl	8001154 <HAL_GetTick>
 8002496:	4602      	mov	r2, r0
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b64      	cmp	r3, #100	@ 0x64
 800249e:	d90b      	bls.n	80024b8 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024a4:	f043 0201 	orr.w	r2, r3, #1
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2201      	movs	r2, #1
 80024b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a31      	ldr	r2, [pc, #196]	@ (8002584 <HAL_I2S_DMAStop+0x330>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d101      	bne.n	80024c6 <HAL_I2S_DMAStop+0x272>
 80024c2:	4b31      	ldr	r3, [pc, #196]	@ (8002588 <HAL_I2S_DMAStop+0x334>)
 80024c4:	e001      	b.n	80024ca <HAL_I2S_DMAStop+0x276>
 80024c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f003 0302 	and.w	r3, r3, #2
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d1de      	bne.n	8002492 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 80024d4:	e012      	b.n	80024fc <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 80024d6:	f7fe fe3d 	bl	8001154 <HAL_GetTick>
 80024da:	4602      	mov	r2, r0
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	2b64      	cmp	r3, #100	@ 0x64
 80024e2:	d90b      	bls.n	80024fc <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e8:	f043 0201 	orr.w	r2, r3, #1
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2201      	movs	r2, #1
 80024f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a20      	ldr	r2, [pc, #128]	@ (8002584 <HAL_I2S_DMAStop+0x330>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d101      	bne.n	800250a <HAL_I2S_DMAStop+0x2b6>
 8002506:	4b20      	ldr	r3, [pc, #128]	@ (8002588 <HAL_I2S_DMAStop+0x334>)
 8002508:	e001      	b.n	800250e <HAL_I2S_DMAStop+0x2ba>
 800250a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002514:	2b80      	cmp	r3, #128	@ 0x80
 8002516:	d0de      	beq.n	80024d6 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a19      	ldr	r2, [pc, #100]	@ (8002584 <HAL_I2S_DMAStop+0x330>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d101      	bne.n	8002526 <HAL_I2S_DMAStop+0x2d2>
 8002522:	4b19      	ldr	r3, [pc, #100]	@ (8002588 <HAL_I2S_DMAStop+0x334>)
 8002524:	e001      	b.n	800252a <HAL_I2S_DMAStop+0x2d6>
 8002526:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800252a:	69da      	ldr	r2, [r3, #28]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4914      	ldr	r1, [pc, #80]	@ (8002584 <HAL_I2S_DMAStop+0x330>)
 8002532:	428b      	cmp	r3, r1
 8002534:	d101      	bne.n	800253a <HAL_I2S_DMAStop+0x2e6>
 8002536:	4b14      	ldr	r3, [pc, #80]	@ (8002588 <HAL_I2S_DMAStop+0x334>)
 8002538:	e001      	b.n	800253e <HAL_I2S_DMAStop+0x2ea>
 800253a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800253e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002542:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8002544:	2300      	movs	r3, #0
 8002546:	60fb      	str	r3, [r7, #12]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a0d      	ldr	r2, [pc, #52]	@ (8002584 <HAL_I2S_DMAStop+0x330>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d101      	bne.n	8002556 <HAL_I2S_DMAStop+0x302>
 8002552:	4b0d      	ldr	r3, [pc, #52]	@ (8002588 <HAL_I2S_DMAStop+0x334>)
 8002554:	e001      	b.n	800255a <HAL_I2S_DMAStop+0x306>
 8002556:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	60fb      	str	r3, [r7, #12]
 800255e:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a07      	ldr	r2, [pc, #28]	@ (8002584 <HAL_I2S_DMAStop+0x330>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d101      	bne.n	800256e <HAL_I2S_DMAStop+0x31a>
 800256a:	4b07      	ldr	r3, [pc, #28]	@ (8002588 <HAL_I2S_DMAStop+0x334>)
 800256c:	e001      	b.n	8002572 <HAL_I2S_DMAStop+0x31e>
 800256e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002572:	685a      	ldr	r2, [r3, #4]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4902      	ldr	r1, [pc, #8]	@ (8002584 <HAL_I2S_DMAStop+0x330>)
 800257a:	428b      	cmp	r3, r1
 800257c:	d106      	bne.n	800258c <HAL_I2S_DMAStop+0x338>
 800257e:	4b02      	ldr	r3, [pc, #8]	@ (8002588 <HAL_I2S_DMAStop+0x334>)
 8002580:	e006      	b.n	8002590 <HAL_I2S_DMAStop+0x33c>
 8002582:	bf00      	nop
 8002584:	40003800 	.word	0x40003800
 8002588:	40003400 	.word	0x40003400
 800258c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002590:	f022 0202 	bic.w	r2, r2, #2
 8002594:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	69da      	ldr	r2, [r3, #28]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025a4:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80025a6:	2300      	movs	r3, #0
 80025a8:	60bb      	str	r3, [r7, #8]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	60bb      	str	r3, [r7, #8]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	60bb      	str	r3, [r7, #8]
 80025ba:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	685a      	ldr	r2, [r3, #4]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f022 0201 	bic.w	r2, r2, #1
 80025ca:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025d4:	d10c      	bne.n	80025f0 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2201      	movs	r2, #1
 80025e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode = HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	77fb      	strb	r3, [r7, #31]
 80025ee:	e002      	b.n	80025f6 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2201      	movs	r2, #1
 80025fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return errorcode;
 80025fe:	7ffb      	ldrb	r3, [r7, #31]
}
 8002600:	4618      	mov	r0, r3
 8002602:	3720      	adds	r7, #32
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002610:	bf00      	nop
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b084      	sub	sp, #16
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800263c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	69db      	ldr	r3, [r3, #28]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d10e      	bne.n	8002664 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	685a      	ldr	r2, [r3, #4]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f022 0202 	bic.w	r2, r2, #2
 8002654:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2200      	movs	r2, #0
 800265a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f7fe fa55 	bl	8000b14 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800266a:	bf00      	nop
 800266c:	3710      	adds	r7, #16
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b084      	sub	sp, #16
 8002676:	af00      	add	r7, sp, #0
 8002678:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800267e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8002680:	68f8      	ldr	r0, [r7, #12]
 8002682:	f7fe fa37 	bl	8000af4 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002686:	bf00      	nop
 8002688:	3710      	adds	r7, #16
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b084      	sub	sp, #16
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800269a:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	685a      	ldr	r2, [r3, #4]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f022 0203 	bic.w	r2, r2, #3
 80026aa:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2200      	movs	r2, #0
 80026b6:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026c4:	f043 0208 	orr.w	r2, r3, #8
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80026cc:	68f8      	ldr	r0, [r7, #12]
 80026ce:	f7ff ffa5 	bl	800261c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80026d2:	bf00      	nop
 80026d4:	3710      	adds	r7, #16
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b082      	sub	sp, #8
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e6:	881a      	ldrh	r2, [r3, #0]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f2:	1c9a      	adds	r2, r3, #2
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	3b01      	subs	r3, #1
 8002700:	b29a      	uxth	r2, r3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800270a:	b29b      	uxth	r3, r3
 800270c:	2b00      	cmp	r3, #0
 800270e:	d10e      	bne.n	800272e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	685a      	ldr	r2, [r3, #4]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800271e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2201      	movs	r2, #1
 8002724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f7fe f9f3 	bl	8000b14 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800272e:	bf00      	nop
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}

08002736 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002736:	b580      	push	{r7, lr}
 8002738:	b082      	sub	sp, #8
 800273a:	af00      	add	r7, sp, #0
 800273c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68da      	ldr	r2, [r3, #12]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002748:	b292      	uxth	r2, r2
 800274a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002750:	1c9a      	adds	r2, r3, #2
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800275a:	b29b      	uxth	r3, r3
 800275c:	3b01      	subs	r3, #1
 800275e:	b29a      	uxth	r2, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002768:	b29b      	uxth	r3, r3
 800276a:	2b00      	cmp	r3, #0
 800276c:	d10e      	bne.n	800278c <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	685a      	ldr	r2, [r3, #4]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800277c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2201      	movs	r2, #1
 8002782:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f7ff ff3e 	bl	8002608 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800278c:	bf00      	nop
 800278e:	3708      	adds	r7, #8
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	2b04      	cmp	r3, #4
 80027ae:	d13a      	bne.n	8002826 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d109      	bne.n	80027ce <I2S_IRQHandler+0x3a>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027c4:	2b40      	cmp	r3, #64	@ 0x40
 80027c6:	d102      	bne.n	80027ce <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f7ff ffb4 	bl	8002736 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027d4:	2b40      	cmp	r3, #64	@ 0x40
 80027d6:	d126      	bne.n	8002826 <I2S_IRQHandler+0x92>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f003 0320 	and.w	r3, r3, #32
 80027e2:	2b20      	cmp	r3, #32
 80027e4:	d11f      	bne.n	8002826 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	685a      	ldr	r2, [r3, #4]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80027f4:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80027f6:	2300      	movs	r3, #0
 80027f8:	613b      	str	r3, [r7, #16]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	613b      	str	r3, [r7, #16]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	613b      	str	r3, [r7, #16]
 800280a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002818:	f043 0202 	orr.w	r2, r3, #2
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f7ff fefb 	bl	800261c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b03      	cmp	r3, #3
 8002830:	d136      	bne.n	80028a0 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	f003 0302 	and.w	r3, r3, #2
 8002838:	2b02      	cmp	r3, #2
 800283a:	d109      	bne.n	8002850 <I2S_IRQHandler+0xbc>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002846:	2b80      	cmp	r3, #128	@ 0x80
 8002848:	d102      	bne.n	8002850 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f7ff ff45 	bl	80026da <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	f003 0308 	and.w	r3, r3, #8
 8002856:	2b08      	cmp	r3, #8
 8002858:	d122      	bne.n	80028a0 <I2S_IRQHandler+0x10c>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f003 0320 	and.w	r3, r3, #32
 8002864:	2b20      	cmp	r3, #32
 8002866:	d11b      	bne.n	80028a0 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	685a      	ldr	r2, [r3, #4]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002876:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002878:	2300      	movs	r3, #0
 800287a:	60fb      	str	r3, [r7, #12]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	60fb      	str	r3, [r7, #12]
 8002884:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2201      	movs	r2, #1
 800288a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002892:	f043 0204 	orr.w	r2, r3, #4
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f7ff febe 	bl	800261c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80028a0:	bf00      	nop
 80028a2:	3718      	adds	r7, #24
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b086      	sub	sp, #24
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	603b      	str	r3, [r7, #0]
 80028b4:	4613      	mov	r3, r2
 80028b6:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 80028b8:	f7fe fc4c 	bl	8001154 <HAL_GetTick>
 80028bc:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80028be:	e018      	b.n	80028f2 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c6:	d014      	beq.n	80028f2 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 80028c8:	f7fe fc44 	bl	8001154 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d902      	bls.n	80028de <I2S_WaitFlagStateUntilTimeout+0x36>
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d109      	bne.n	80028f2 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2201      	movs	r2, #1
 80028e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2200      	movs	r2, #0
 80028ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e00f      	b.n	8002912 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	4013      	ands	r3, r2
 80028fc:	68ba      	ldr	r2, [r7, #8]
 80028fe:	429a      	cmp	r2, r3
 8002900:	bf0c      	ite	eq
 8002902:	2301      	moveq	r3, #1
 8002904:	2300      	movne	r3, #0
 8002906:	b2db      	uxtb	r3, r3
 8002908:	461a      	mov	r2, r3
 800290a:	79fb      	ldrb	r3, [r7, #7]
 800290c:	429a      	cmp	r2, r3
 800290e:	d1d7      	bne.n	80028c0 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	3718      	adds	r7, #24
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
	...

0800291c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b088      	sub	sp, #32
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a92      	ldr	r2, [pc, #584]	@ (8002b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d101      	bne.n	800293a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002936:	4b92      	ldr	r3, [pc, #584]	@ (8002b80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002938:	e001      	b.n	800293e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800293a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a8b      	ldr	r2, [pc, #556]	@ (8002b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d101      	bne.n	8002958 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002954:	4b8a      	ldr	r3, [pc, #552]	@ (8002b80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002956:	e001      	b.n	800295c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002958:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002968:	d004      	beq.n	8002974 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	2b00      	cmp	r3, #0
 8002970:	f040 8099 	bne.w	8002aa6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	2b02      	cmp	r3, #2
 800297c:	d107      	bne.n	800298e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002984:	2b00      	cmp	r3, #0
 8002986:	d002      	beq.n	800298e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 f925 	bl	8002bd8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800298e:	69bb      	ldr	r3, [r7, #24]
 8002990:	f003 0301 	and.w	r3, r3, #1
 8002994:	2b01      	cmp	r3, #1
 8002996:	d107      	bne.n	80029a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d002      	beq.n	80029a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f000 f9c8 	bl	8002d38 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029ae:	2b40      	cmp	r3, #64	@ 0x40
 80029b0:	d13a      	bne.n	8002a28 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	f003 0320 	and.w	r3, r3, #32
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d035      	beq.n	8002a28 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a6e      	ldr	r2, [pc, #440]	@ (8002b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d101      	bne.n	80029ca <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80029c6:	4b6e      	ldr	r3, [pc, #440]	@ (8002b80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80029c8:	e001      	b.n	80029ce <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80029ca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80029ce:	685a      	ldr	r2, [r3, #4]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4969      	ldr	r1, [pc, #420]	@ (8002b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80029d6:	428b      	cmp	r3, r1
 80029d8:	d101      	bne.n	80029de <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80029da:	4b69      	ldr	r3, [pc, #420]	@ (8002b80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80029dc:	e001      	b.n	80029e2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80029de:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80029e2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80029e6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	685a      	ldr	r2, [r3, #4]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80029f6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80029f8:	2300      	movs	r3, #0
 80029fa:	60fb      	str	r3, [r7, #12]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	60fb      	str	r3, [r7, #12]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	60fb      	str	r3, [r7, #12]
 8002a0c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2201      	movs	r2, #1
 8002a12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a1a:	f043 0202 	orr.w	r2, r3, #2
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f7ff fdfa 	bl	800261c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	f003 0308 	and.w	r3, r3, #8
 8002a2e:	2b08      	cmp	r3, #8
 8002a30:	f040 80c3 	bne.w	8002bba <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	f003 0320 	and.w	r3, r3, #32
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	f000 80bd 	beq.w	8002bba <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	685a      	ldr	r2, [r3, #4]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002a4e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a49      	ldr	r2, [pc, #292]	@ (8002b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d101      	bne.n	8002a5e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002a5a:	4b49      	ldr	r3, [pc, #292]	@ (8002b80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002a5c:	e001      	b.n	8002a62 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002a5e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a62:	685a      	ldr	r2, [r3, #4]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4944      	ldr	r1, [pc, #272]	@ (8002b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002a6a:	428b      	cmp	r3, r1
 8002a6c:	d101      	bne.n	8002a72 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002a6e:	4b44      	ldr	r3, [pc, #272]	@ (8002b80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002a70:	e001      	b.n	8002a76 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002a72:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a76:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002a7a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	60bb      	str	r3, [r7, #8]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	60bb      	str	r3, [r7, #8]
 8002a88:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a96:	f043 0204 	orr.w	r2, r3, #4
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f7ff fdbc 	bl	800261c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002aa4:	e089      	b.n	8002bba <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	f003 0302 	and.w	r3, r3, #2
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d107      	bne.n	8002ac0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d002      	beq.n	8002ac0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f000 f8be 	bl	8002c3c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	f003 0301 	and.w	r3, r3, #1
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d107      	bne.n	8002ada <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d002      	beq.n	8002ada <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f000 f8fd 	bl	8002cd4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ae0:	2b40      	cmp	r3, #64	@ 0x40
 8002ae2:	d12f      	bne.n	8002b44 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	f003 0320 	and.w	r3, r3, #32
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d02a      	beq.n	8002b44 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	685a      	ldr	r2, [r3, #4]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002afc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a1e      	ldr	r2, [pc, #120]	@ (8002b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d101      	bne.n	8002b0c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002b08:	4b1d      	ldr	r3, [pc, #116]	@ (8002b80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b0a:	e001      	b.n	8002b10 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002b0c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b10:	685a      	ldr	r2, [r3, #4]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4919      	ldr	r1, [pc, #100]	@ (8002b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b18:	428b      	cmp	r3, r1
 8002b1a:	d101      	bne.n	8002b20 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002b1c:	4b18      	ldr	r3, [pc, #96]	@ (8002b80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b1e:	e001      	b.n	8002b24 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002b20:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b24:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002b28:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b36:	f043 0202 	orr.w	r2, r3, #2
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f7ff fd6c 	bl	800261c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002b44:	69bb      	ldr	r3, [r7, #24]
 8002b46:	f003 0308 	and.w	r3, r3, #8
 8002b4a:	2b08      	cmp	r3, #8
 8002b4c:	d136      	bne.n	8002bbc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	f003 0320 	and.w	r3, r3, #32
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d031      	beq.n	8002bbc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a07      	ldr	r2, [pc, #28]	@ (8002b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d101      	bne.n	8002b66 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002b62:	4b07      	ldr	r3, [pc, #28]	@ (8002b80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b64:	e001      	b.n	8002b6a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002b66:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b6a:	685a      	ldr	r2, [r3, #4]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4902      	ldr	r1, [pc, #8]	@ (8002b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b72:	428b      	cmp	r3, r1
 8002b74:	d106      	bne.n	8002b84 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8002b76:	4b02      	ldr	r3, [pc, #8]	@ (8002b80 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b78:	e006      	b.n	8002b88 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002b7a:	bf00      	nop
 8002b7c:	40003800 	.word	0x40003800
 8002b80:	40003400 	.word	0x40003400
 8002b84:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b88:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002b8c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002b9c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002baa:	f043 0204 	orr.w	r2, r3, #4
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f7ff fd32 	bl	800261c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002bb8:	e000      	b.n	8002bbc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002bba:	bf00      	nop
}
 8002bbc:	bf00      	nop
 8002bbe:	3720      	adds	r7, #32
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002bcc:	bf00      	nop
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be4:	1c99      	adds	r1, r3, #2
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	6251      	str	r1, [r2, #36]	@ 0x24
 8002bea:	881a      	ldrh	r2, [r3, #0]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	3b01      	subs	r3, #1
 8002bfa:	b29a      	uxth	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d113      	bne.n	8002c32 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	685a      	ldr	r2, [r3, #4]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002c18:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d106      	bne.n	8002c32 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2201      	movs	r2, #1
 8002c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f7ff ffc9 	bl	8002bc4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002c32:	bf00      	nop
 8002c34:	3708      	adds	r7, #8
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
	...

08002c3c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c48:	1c99      	adds	r1, r3, #2
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	6251      	str	r1, [r2, #36]	@ 0x24
 8002c4e:	8819      	ldrh	r1, [r3, #0]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a1d      	ldr	r2, [pc, #116]	@ (8002ccc <I2SEx_TxISR_I2SExt+0x90>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d101      	bne.n	8002c5e <I2SEx_TxISR_I2SExt+0x22>
 8002c5a:	4b1d      	ldr	r3, [pc, #116]	@ (8002cd0 <I2SEx_TxISR_I2SExt+0x94>)
 8002c5c:	e001      	b.n	8002c62 <I2SEx_TxISR_I2SExt+0x26>
 8002c5e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c62:	460a      	mov	r2, r1
 8002c64:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	3b01      	subs	r3, #1
 8002c6e:	b29a      	uxth	r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c78:	b29b      	uxth	r3, r3
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d121      	bne.n	8002cc2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a12      	ldr	r2, [pc, #72]	@ (8002ccc <I2SEx_TxISR_I2SExt+0x90>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d101      	bne.n	8002c8c <I2SEx_TxISR_I2SExt+0x50>
 8002c88:	4b11      	ldr	r3, [pc, #68]	@ (8002cd0 <I2SEx_TxISR_I2SExt+0x94>)
 8002c8a:	e001      	b.n	8002c90 <I2SEx_TxISR_I2SExt+0x54>
 8002c8c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c90:	685a      	ldr	r2, [r3, #4]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	490d      	ldr	r1, [pc, #52]	@ (8002ccc <I2SEx_TxISR_I2SExt+0x90>)
 8002c98:	428b      	cmp	r3, r1
 8002c9a:	d101      	bne.n	8002ca0 <I2SEx_TxISR_I2SExt+0x64>
 8002c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd0 <I2SEx_TxISR_I2SExt+0x94>)
 8002c9e:	e001      	b.n	8002ca4 <I2SEx_TxISR_I2SExt+0x68>
 8002ca0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ca4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002ca8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d106      	bne.n	8002cc2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f7ff ff81 	bl	8002bc4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002cc2:	bf00      	nop
 8002cc4:	3708      	adds	r7, #8
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	40003800 	.word	0x40003800
 8002cd0:	40003400 	.word	0x40003400

08002cd4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	68d8      	ldr	r0, [r3, #12]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce6:	1c99      	adds	r1, r3, #2
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002cec:	b282      	uxth	r2, r0
 8002cee:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	3b01      	subs	r3, #1
 8002cf8:	b29a      	uxth	r2, r3
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002d02:	b29b      	uxth	r3, r3
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d113      	bne.n	8002d30 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	685a      	ldr	r2, [r3, #4]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002d16:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d106      	bne.n	8002d30 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2201      	movs	r2, #1
 8002d26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f7ff ff4a 	bl	8002bc4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002d30:	bf00      	nop
 8002d32:	3708      	adds	r7, #8
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a20      	ldr	r2, [pc, #128]	@ (8002dc8 <I2SEx_RxISR_I2SExt+0x90>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d101      	bne.n	8002d4e <I2SEx_RxISR_I2SExt+0x16>
 8002d4a:	4b20      	ldr	r3, [pc, #128]	@ (8002dcc <I2SEx_RxISR_I2SExt+0x94>)
 8002d4c:	e001      	b.n	8002d52 <I2SEx_RxISR_I2SExt+0x1a>
 8002d4e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d52:	68d8      	ldr	r0, [r3, #12]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d58:	1c99      	adds	r1, r3, #2
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002d5e:	b282      	uxth	r2, r0
 8002d60:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	b29a      	uxth	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d121      	bne.n	8002dbe <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a12      	ldr	r2, [pc, #72]	@ (8002dc8 <I2SEx_RxISR_I2SExt+0x90>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d101      	bne.n	8002d88 <I2SEx_RxISR_I2SExt+0x50>
 8002d84:	4b11      	ldr	r3, [pc, #68]	@ (8002dcc <I2SEx_RxISR_I2SExt+0x94>)
 8002d86:	e001      	b.n	8002d8c <I2SEx_RxISR_I2SExt+0x54>
 8002d88:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	490d      	ldr	r1, [pc, #52]	@ (8002dc8 <I2SEx_RxISR_I2SExt+0x90>)
 8002d94:	428b      	cmp	r3, r1
 8002d96:	d101      	bne.n	8002d9c <I2SEx_RxISR_I2SExt+0x64>
 8002d98:	4b0c      	ldr	r3, [pc, #48]	@ (8002dcc <I2SEx_RxISR_I2SExt+0x94>)
 8002d9a:	e001      	b.n	8002da0 <I2SEx_RxISR_I2SExt+0x68>
 8002d9c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002da0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002da4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d106      	bne.n	8002dbe <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2201      	movs	r2, #1
 8002db4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f7ff ff03 	bl	8002bc4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002dbe:	bf00      	nop
 8002dc0:	3708      	adds	r7, #8
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	40003800 	.word	0x40003800
 8002dcc:	40003400 	.word	0x40003400

08002dd0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b086      	sub	sp, #24
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d101      	bne.n	8002de2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e267      	b.n	80032b2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d075      	beq.n	8002eda <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002dee:	4b88      	ldr	r3, [pc, #544]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	f003 030c 	and.w	r3, r3, #12
 8002df6:	2b04      	cmp	r3, #4
 8002df8:	d00c      	beq.n	8002e14 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002dfa:	4b85      	ldr	r3, [pc, #532]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e02:	2b08      	cmp	r3, #8
 8002e04:	d112      	bne.n	8002e2c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e06:	4b82      	ldr	r3, [pc, #520]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e0e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e12:	d10b      	bne.n	8002e2c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e14:	4b7e      	ldr	r3, [pc, #504]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d05b      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x108>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d157      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e242      	b.n	80032b2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e34:	d106      	bne.n	8002e44 <HAL_RCC_OscConfig+0x74>
 8002e36:	4b76      	ldr	r3, [pc, #472]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a75      	ldr	r2, [pc, #468]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002e3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e40:	6013      	str	r3, [r2, #0]
 8002e42:	e01d      	b.n	8002e80 <HAL_RCC_OscConfig+0xb0>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e4c:	d10c      	bne.n	8002e68 <HAL_RCC_OscConfig+0x98>
 8002e4e:	4b70      	ldr	r3, [pc, #448]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a6f      	ldr	r2, [pc, #444]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002e54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e58:	6013      	str	r3, [r2, #0]
 8002e5a:	4b6d      	ldr	r3, [pc, #436]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a6c      	ldr	r2, [pc, #432]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002e60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e64:	6013      	str	r3, [r2, #0]
 8002e66:	e00b      	b.n	8002e80 <HAL_RCC_OscConfig+0xb0>
 8002e68:	4b69      	ldr	r3, [pc, #420]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a68      	ldr	r2, [pc, #416]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002e6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e72:	6013      	str	r3, [r2, #0]
 8002e74:	4b66      	ldr	r3, [pc, #408]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a65      	ldr	r2, [pc, #404]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002e7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d013      	beq.n	8002eb0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e88:	f7fe f964 	bl	8001154 <HAL_GetTick>
 8002e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e8e:	e008      	b.n	8002ea2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e90:	f7fe f960 	bl	8001154 <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	2b64      	cmp	r3, #100	@ 0x64
 8002e9c:	d901      	bls.n	8002ea2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e207      	b.n	80032b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ea2:	4b5b      	ldr	r3, [pc, #364]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d0f0      	beq.n	8002e90 <HAL_RCC_OscConfig+0xc0>
 8002eae:	e014      	b.n	8002eda <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eb0:	f7fe f950 	bl	8001154 <HAL_GetTick>
 8002eb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eb6:	e008      	b.n	8002eca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002eb8:	f7fe f94c 	bl	8001154 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	2b64      	cmp	r3, #100	@ 0x64
 8002ec4:	d901      	bls.n	8002eca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e1f3      	b.n	80032b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eca:	4b51      	ldr	r3, [pc, #324]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d1f0      	bne.n	8002eb8 <HAL_RCC_OscConfig+0xe8>
 8002ed6:	e000      	b.n	8002eda <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ed8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0302 	and.w	r3, r3, #2
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d063      	beq.n	8002fae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002ee6:	4b4a      	ldr	r3, [pc, #296]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	f003 030c 	and.w	r3, r3, #12
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d00b      	beq.n	8002f0a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ef2:	4b47      	ldr	r3, [pc, #284]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002efa:	2b08      	cmp	r3, #8
 8002efc:	d11c      	bne.n	8002f38 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002efe:	4b44      	ldr	r3, [pc, #272]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d116      	bne.n	8002f38 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f0a:	4b41      	ldr	r3, [pc, #260]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0302 	and.w	r3, r3, #2
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d005      	beq.n	8002f22 <HAL_RCC_OscConfig+0x152>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d001      	beq.n	8002f22 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e1c7      	b.n	80032b2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f22:	4b3b      	ldr	r3, [pc, #236]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	00db      	lsls	r3, r3, #3
 8002f30:	4937      	ldr	r1, [pc, #220]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002f32:	4313      	orrs	r3, r2
 8002f34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f36:	e03a      	b.n	8002fae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d020      	beq.n	8002f82 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f40:	4b34      	ldr	r3, [pc, #208]	@ (8003014 <HAL_RCC_OscConfig+0x244>)
 8002f42:	2201      	movs	r2, #1
 8002f44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f46:	f7fe f905 	bl	8001154 <HAL_GetTick>
 8002f4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f4c:	e008      	b.n	8002f60 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f4e:	f7fe f901 	bl	8001154 <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d901      	bls.n	8002f60 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	e1a8      	b.n	80032b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f60:	4b2b      	ldr	r3, [pc, #172]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 0302 	and.w	r3, r3, #2
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d0f0      	beq.n	8002f4e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f6c:	4b28      	ldr	r3, [pc, #160]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	00db      	lsls	r3, r3, #3
 8002f7a:	4925      	ldr	r1, [pc, #148]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	600b      	str	r3, [r1, #0]
 8002f80:	e015      	b.n	8002fae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f82:	4b24      	ldr	r3, [pc, #144]	@ (8003014 <HAL_RCC_OscConfig+0x244>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f88:	f7fe f8e4 	bl	8001154 <HAL_GetTick>
 8002f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f8e:	e008      	b.n	8002fa2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f90:	f7fe f8e0 	bl	8001154 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d901      	bls.n	8002fa2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e187      	b.n	80032b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fa2:	4b1b      	ldr	r3, [pc, #108]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0302 	and.w	r3, r3, #2
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d1f0      	bne.n	8002f90 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 0308 	and.w	r3, r3, #8
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d036      	beq.n	8003028 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	695b      	ldr	r3, [r3, #20]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d016      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fc2:	4b15      	ldr	r3, [pc, #84]	@ (8003018 <HAL_RCC_OscConfig+0x248>)
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fc8:	f7fe f8c4 	bl	8001154 <HAL_GetTick>
 8002fcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fd0:	f7fe f8c0 	bl	8001154 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e167      	b.n	80032b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fe2:	4b0b      	ldr	r3, [pc, #44]	@ (8003010 <HAL_RCC_OscConfig+0x240>)
 8002fe4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d0f0      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x200>
 8002fee:	e01b      	b.n	8003028 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ff0:	4b09      	ldr	r3, [pc, #36]	@ (8003018 <HAL_RCC_OscConfig+0x248>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ff6:	f7fe f8ad 	bl	8001154 <HAL_GetTick>
 8002ffa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ffc:	e00e      	b.n	800301c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ffe:	f7fe f8a9 	bl	8001154 <HAL_GetTick>
 8003002:	4602      	mov	r2, r0
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	1ad3      	subs	r3, r2, r3
 8003008:	2b02      	cmp	r3, #2
 800300a:	d907      	bls.n	800301c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800300c:	2303      	movs	r3, #3
 800300e:	e150      	b.n	80032b2 <HAL_RCC_OscConfig+0x4e2>
 8003010:	40023800 	.word	0x40023800
 8003014:	42470000 	.word	0x42470000
 8003018:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800301c:	4b88      	ldr	r3, [pc, #544]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 800301e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003020:	f003 0302 	and.w	r3, r3, #2
 8003024:	2b00      	cmp	r3, #0
 8003026:	d1ea      	bne.n	8002ffe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0304 	and.w	r3, r3, #4
 8003030:	2b00      	cmp	r3, #0
 8003032:	f000 8097 	beq.w	8003164 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003036:	2300      	movs	r3, #0
 8003038:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800303a:	4b81      	ldr	r3, [pc, #516]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 800303c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d10f      	bne.n	8003066 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003046:	2300      	movs	r3, #0
 8003048:	60bb      	str	r3, [r7, #8]
 800304a:	4b7d      	ldr	r3, [pc, #500]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 800304c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800304e:	4a7c      	ldr	r2, [pc, #496]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 8003050:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003054:	6413      	str	r3, [r2, #64]	@ 0x40
 8003056:	4b7a      	ldr	r3, [pc, #488]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 8003058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800305e:	60bb      	str	r3, [r7, #8]
 8003060:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003062:	2301      	movs	r3, #1
 8003064:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003066:	4b77      	ldr	r3, [pc, #476]	@ (8003244 <HAL_RCC_OscConfig+0x474>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800306e:	2b00      	cmp	r3, #0
 8003070:	d118      	bne.n	80030a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003072:	4b74      	ldr	r3, [pc, #464]	@ (8003244 <HAL_RCC_OscConfig+0x474>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a73      	ldr	r2, [pc, #460]	@ (8003244 <HAL_RCC_OscConfig+0x474>)
 8003078:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800307c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800307e:	f7fe f869 	bl	8001154 <HAL_GetTick>
 8003082:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003084:	e008      	b.n	8003098 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003086:	f7fe f865 	bl	8001154 <HAL_GetTick>
 800308a:	4602      	mov	r2, r0
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	2b02      	cmp	r3, #2
 8003092:	d901      	bls.n	8003098 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003094:	2303      	movs	r3, #3
 8003096:	e10c      	b.n	80032b2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003098:	4b6a      	ldr	r3, [pc, #424]	@ (8003244 <HAL_RCC_OscConfig+0x474>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d0f0      	beq.n	8003086 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d106      	bne.n	80030ba <HAL_RCC_OscConfig+0x2ea>
 80030ac:	4b64      	ldr	r3, [pc, #400]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 80030ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030b0:	4a63      	ldr	r2, [pc, #396]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 80030b2:	f043 0301 	orr.w	r3, r3, #1
 80030b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80030b8:	e01c      	b.n	80030f4 <HAL_RCC_OscConfig+0x324>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	2b05      	cmp	r3, #5
 80030c0:	d10c      	bne.n	80030dc <HAL_RCC_OscConfig+0x30c>
 80030c2:	4b5f      	ldr	r3, [pc, #380]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 80030c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030c6:	4a5e      	ldr	r2, [pc, #376]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 80030c8:	f043 0304 	orr.w	r3, r3, #4
 80030cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80030ce:	4b5c      	ldr	r3, [pc, #368]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 80030d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030d2:	4a5b      	ldr	r2, [pc, #364]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 80030d4:	f043 0301 	orr.w	r3, r3, #1
 80030d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80030da:	e00b      	b.n	80030f4 <HAL_RCC_OscConfig+0x324>
 80030dc:	4b58      	ldr	r3, [pc, #352]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 80030de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030e0:	4a57      	ldr	r2, [pc, #348]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 80030e2:	f023 0301 	bic.w	r3, r3, #1
 80030e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80030e8:	4b55      	ldr	r3, [pc, #340]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 80030ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ec:	4a54      	ldr	r2, [pc, #336]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 80030ee:	f023 0304 	bic.w	r3, r3, #4
 80030f2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d015      	beq.n	8003128 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030fc:	f7fe f82a 	bl	8001154 <HAL_GetTick>
 8003100:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003102:	e00a      	b.n	800311a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003104:	f7fe f826 	bl	8001154 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003112:	4293      	cmp	r3, r2
 8003114:	d901      	bls.n	800311a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e0cb      	b.n	80032b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800311a:	4b49      	ldr	r3, [pc, #292]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 800311c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800311e:	f003 0302 	and.w	r3, r3, #2
 8003122:	2b00      	cmp	r3, #0
 8003124:	d0ee      	beq.n	8003104 <HAL_RCC_OscConfig+0x334>
 8003126:	e014      	b.n	8003152 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003128:	f7fe f814 	bl	8001154 <HAL_GetTick>
 800312c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800312e:	e00a      	b.n	8003146 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003130:	f7fe f810 	bl	8001154 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800313e:	4293      	cmp	r3, r2
 8003140:	d901      	bls.n	8003146 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003142:	2303      	movs	r3, #3
 8003144:	e0b5      	b.n	80032b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003146:	4b3e      	ldr	r3, [pc, #248]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 8003148:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800314a:	f003 0302 	and.w	r3, r3, #2
 800314e:	2b00      	cmp	r3, #0
 8003150:	d1ee      	bne.n	8003130 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003152:	7dfb      	ldrb	r3, [r7, #23]
 8003154:	2b01      	cmp	r3, #1
 8003156:	d105      	bne.n	8003164 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003158:	4b39      	ldr	r3, [pc, #228]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 800315a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315c:	4a38      	ldr	r2, [pc, #224]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 800315e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003162:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	2b00      	cmp	r3, #0
 800316a:	f000 80a1 	beq.w	80032b0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800316e:	4b34      	ldr	r3, [pc, #208]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f003 030c 	and.w	r3, r3, #12
 8003176:	2b08      	cmp	r3, #8
 8003178:	d05c      	beq.n	8003234 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	699b      	ldr	r3, [r3, #24]
 800317e:	2b02      	cmp	r3, #2
 8003180:	d141      	bne.n	8003206 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003182:	4b31      	ldr	r3, [pc, #196]	@ (8003248 <HAL_RCC_OscConfig+0x478>)
 8003184:	2200      	movs	r2, #0
 8003186:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003188:	f7fd ffe4 	bl	8001154 <HAL_GetTick>
 800318c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800318e:	e008      	b.n	80031a2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003190:	f7fd ffe0 	bl	8001154 <HAL_GetTick>
 8003194:	4602      	mov	r2, r0
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	2b02      	cmp	r3, #2
 800319c:	d901      	bls.n	80031a2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800319e:	2303      	movs	r3, #3
 80031a0:	e087      	b.n	80032b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031a2:	4b27      	ldr	r3, [pc, #156]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d1f0      	bne.n	8003190 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	69da      	ldr	r2, [r3, #28]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a1b      	ldr	r3, [r3, #32]
 80031b6:	431a      	orrs	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031bc:	019b      	lsls	r3, r3, #6
 80031be:	431a      	orrs	r2, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c4:	085b      	lsrs	r3, r3, #1
 80031c6:	3b01      	subs	r3, #1
 80031c8:	041b      	lsls	r3, r3, #16
 80031ca:	431a      	orrs	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031d0:	061b      	lsls	r3, r3, #24
 80031d2:	491b      	ldr	r1, [pc, #108]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 80031d4:	4313      	orrs	r3, r2
 80031d6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003248 <HAL_RCC_OscConfig+0x478>)
 80031da:	2201      	movs	r2, #1
 80031dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031de:	f7fd ffb9 	bl	8001154 <HAL_GetTick>
 80031e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031e4:	e008      	b.n	80031f8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031e6:	f7fd ffb5 	bl	8001154 <HAL_GetTick>
 80031ea:	4602      	mov	r2, r0
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	2b02      	cmp	r3, #2
 80031f2:	d901      	bls.n	80031f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80031f4:	2303      	movs	r3, #3
 80031f6:	e05c      	b.n	80032b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031f8:	4b11      	ldr	r3, [pc, #68]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d0f0      	beq.n	80031e6 <HAL_RCC_OscConfig+0x416>
 8003204:	e054      	b.n	80032b0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003206:	4b10      	ldr	r3, [pc, #64]	@ (8003248 <HAL_RCC_OscConfig+0x478>)
 8003208:	2200      	movs	r2, #0
 800320a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800320c:	f7fd ffa2 	bl	8001154 <HAL_GetTick>
 8003210:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003212:	e008      	b.n	8003226 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003214:	f7fd ff9e 	bl	8001154 <HAL_GetTick>
 8003218:	4602      	mov	r2, r0
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	1ad3      	subs	r3, r2, r3
 800321e:	2b02      	cmp	r3, #2
 8003220:	d901      	bls.n	8003226 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e045      	b.n	80032b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003226:	4b06      	ldr	r3, [pc, #24]	@ (8003240 <HAL_RCC_OscConfig+0x470>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d1f0      	bne.n	8003214 <HAL_RCC_OscConfig+0x444>
 8003232:	e03d      	b.n	80032b0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	699b      	ldr	r3, [r3, #24]
 8003238:	2b01      	cmp	r3, #1
 800323a:	d107      	bne.n	800324c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e038      	b.n	80032b2 <HAL_RCC_OscConfig+0x4e2>
 8003240:	40023800 	.word	0x40023800
 8003244:	40007000 	.word	0x40007000
 8003248:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800324c:	4b1b      	ldr	r3, [pc, #108]	@ (80032bc <HAL_RCC_OscConfig+0x4ec>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	2b01      	cmp	r3, #1
 8003258:	d028      	beq.n	80032ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003264:	429a      	cmp	r2, r3
 8003266:	d121      	bne.n	80032ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003272:	429a      	cmp	r2, r3
 8003274:	d11a      	bne.n	80032ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800327c:	4013      	ands	r3, r2
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003282:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003284:	4293      	cmp	r3, r2
 8003286:	d111      	bne.n	80032ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003292:	085b      	lsrs	r3, r3, #1
 8003294:	3b01      	subs	r3, #1
 8003296:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003298:	429a      	cmp	r2, r3
 800329a:	d107      	bne.n	80032ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d001      	beq.n	80032b0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e000      	b.n	80032b2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3718      	adds	r7, #24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	40023800 	.word	0x40023800

080032c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d101      	bne.n	80032d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e0cc      	b.n	800346e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032d4:	4b68      	ldr	r3, [pc, #416]	@ (8003478 <HAL_RCC_ClockConfig+0x1b8>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0307 	and.w	r3, r3, #7
 80032dc:	683a      	ldr	r2, [r7, #0]
 80032de:	429a      	cmp	r2, r3
 80032e0:	d90c      	bls.n	80032fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032e2:	4b65      	ldr	r3, [pc, #404]	@ (8003478 <HAL_RCC_ClockConfig+0x1b8>)
 80032e4:	683a      	ldr	r2, [r7, #0]
 80032e6:	b2d2      	uxtb	r2, r2
 80032e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ea:	4b63      	ldr	r3, [pc, #396]	@ (8003478 <HAL_RCC_ClockConfig+0x1b8>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0307 	and.w	r3, r3, #7
 80032f2:	683a      	ldr	r2, [r7, #0]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d001      	beq.n	80032fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e0b8      	b.n	800346e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0302 	and.w	r3, r3, #2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d020      	beq.n	800334a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0304 	and.w	r3, r3, #4
 8003310:	2b00      	cmp	r3, #0
 8003312:	d005      	beq.n	8003320 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003314:	4b59      	ldr	r3, [pc, #356]	@ (800347c <HAL_RCC_ClockConfig+0x1bc>)
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	4a58      	ldr	r2, [pc, #352]	@ (800347c <HAL_RCC_ClockConfig+0x1bc>)
 800331a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800331e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0308 	and.w	r3, r3, #8
 8003328:	2b00      	cmp	r3, #0
 800332a:	d005      	beq.n	8003338 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800332c:	4b53      	ldr	r3, [pc, #332]	@ (800347c <HAL_RCC_ClockConfig+0x1bc>)
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	4a52      	ldr	r2, [pc, #328]	@ (800347c <HAL_RCC_ClockConfig+0x1bc>)
 8003332:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003336:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003338:	4b50      	ldr	r3, [pc, #320]	@ (800347c <HAL_RCC_ClockConfig+0x1bc>)
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	494d      	ldr	r1, [pc, #308]	@ (800347c <HAL_RCC_ClockConfig+0x1bc>)
 8003346:	4313      	orrs	r3, r2
 8003348:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0301 	and.w	r3, r3, #1
 8003352:	2b00      	cmp	r3, #0
 8003354:	d044      	beq.n	80033e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d107      	bne.n	800336e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800335e:	4b47      	ldr	r3, [pc, #284]	@ (800347c <HAL_RCC_ClockConfig+0x1bc>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d119      	bne.n	800339e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e07f      	b.n	800346e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	2b02      	cmp	r3, #2
 8003374:	d003      	beq.n	800337e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800337a:	2b03      	cmp	r3, #3
 800337c:	d107      	bne.n	800338e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800337e:	4b3f      	ldr	r3, [pc, #252]	@ (800347c <HAL_RCC_ClockConfig+0x1bc>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d109      	bne.n	800339e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e06f      	b.n	800346e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800338e:	4b3b      	ldr	r3, [pc, #236]	@ (800347c <HAL_RCC_ClockConfig+0x1bc>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d101      	bne.n	800339e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e067      	b.n	800346e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800339e:	4b37      	ldr	r3, [pc, #220]	@ (800347c <HAL_RCC_ClockConfig+0x1bc>)
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	f023 0203 	bic.w	r2, r3, #3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	4934      	ldr	r1, [pc, #208]	@ (800347c <HAL_RCC_ClockConfig+0x1bc>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033b0:	f7fd fed0 	bl	8001154 <HAL_GetTick>
 80033b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033b6:	e00a      	b.n	80033ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033b8:	f7fd fecc 	bl	8001154 <HAL_GetTick>
 80033bc:	4602      	mov	r2, r0
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d901      	bls.n	80033ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e04f      	b.n	800346e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033ce:	4b2b      	ldr	r3, [pc, #172]	@ (800347c <HAL_RCC_ClockConfig+0x1bc>)
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	f003 020c 	and.w	r2, r3, #12
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	429a      	cmp	r2, r3
 80033de:	d1eb      	bne.n	80033b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033e0:	4b25      	ldr	r3, [pc, #148]	@ (8003478 <HAL_RCC_ClockConfig+0x1b8>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0307 	and.w	r3, r3, #7
 80033e8:	683a      	ldr	r2, [r7, #0]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d20c      	bcs.n	8003408 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ee:	4b22      	ldr	r3, [pc, #136]	@ (8003478 <HAL_RCC_ClockConfig+0x1b8>)
 80033f0:	683a      	ldr	r2, [r7, #0]
 80033f2:	b2d2      	uxtb	r2, r2
 80033f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033f6:	4b20      	ldr	r3, [pc, #128]	@ (8003478 <HAL_RCC_ClockConfig+0x1b8>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0307 	and.w	r3, r3, #7
 80033fe:	683a      	ldr	r2, [r7, #0]
 8003400:	429a      	cmp	r2, r3
 8003402:	d001      	beq.n	8003408 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e032      	b.n	800346e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0304 	and.w	r3, r3, #4
 8003410:	2b00      	cmp	r3, #0
 8003412:	d008      	beq.n	8003426 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003414:	4b19      	ldr	r3, [pc, #100]	@ (800347c <HAL_RCC_ClockConfig+0x1bc>)
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	4916      	ldr	r1, [pc, #88]	@ (800347c <HAL_RCC_ClockConfig+0x1bc>)
 8003422:	4313      	orrs	r3, r2
 8003424:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0308 	and.w	r3, r3, #8
 800342e:	2b00      	cmp	r3, #0
 8003430:	d009      	beq.n	8003446 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003432:	4b12      	ldr	r3, [pc, #72]	@ (800347c <HAL_RCC_ClockConfig+0x1bc>)
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	00db      	lsls	r3, r3, #3
 8003440:	490e      	ldr	r1, [pc, #56]	@ (800347c <HAL_RCC_ClockConfig+0x1bc>)
 8003442:	4313      	orrs	r3, r2
 8003444:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003446:	f000 f821 	bl	800348c <HAL_RCC_GetSysClockFreq>
 800344a:	4602      	mov	r2, r0
 800344c:	4b0b      	ldr	r3, [pc, #44]	@ (800347c <HAL_RCC_ClockConfig+0x1bc>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	091b      	lsrs	r3, r3, #4
 8003452:	f003 030f 	and.w	r3, r3, #15
 8003456:	490a      	ldr	r1, [pc, #40]	@ (8003480 <HAL_RCC_ClockConfig+0x1c0>)
 8003458:	5ccb      	ldrb	r3, [r1, r3]
 800345a:	fa22 f303 	lsr.w	r3, r2, r3
 800345e:	4a09      	ldr	r2, [pc, #36]	@ (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 8003460:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003462:	4b09      	ldr	r3, [pc, #36]	@ (8003488 <HAL_RCC_ClockConfig+0x1c8>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4618      	mov	r0, r3
 8003468:	f7fd fe30 	bl	80010cc <HAL_InitTick>

  return HAL_OK;
 800346c:	2300      	movs	r3, #0
}
 800346e:	4618      	mov	r0, r3
 8003470:	3710      	adds	r7, #16
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	40023c00 	.word	0x40023c00
 800347c:	40023800 	.word	0x40023800
 8003480:	08008c6c 	.word	0x08008c6c
 8003484:	20000000 	.word	0x20000000
 8003488:	20000004 	.word	0x20000004

0800348c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800348c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003490:	b094      	sub	sp, #80	@ 0x50
 8003492:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003494:	2300      	movs	r3, #0
 8003496:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003498:	2300      	movs	r3, #0
 800349a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800349c:	2300      	movs	r3, #0
 800349e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80034a0:	2300      	movs	r3, #0
 80034a2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80034a4:	4b79      	ldr	r3, [pc, #484]	@ (800368c <HAL_RCC_GetSysClockFreq+0x200>)
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	f003 030c 	and.w	r3, r3, #12
 80034ac:	2b08      	cmp	r3, #8
 80034ae:	d00d      	beq.n	80034cc <HAL_RCC_GetSysClockFreq+0x40>
 80034b0:	2b08      	cmp	r3, #8
 80034b2:	f200 80e1 	bhi.w	8003678 <HAL_RCC_GetSysClockFreq+0x1ec>
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d002      	beq.n	80034c0 <HAL_RCC_GetSysClockFreq+0x34>
 80034ba:	2b04      	cmp	r3, #4
 80034bc:	d003      	beq.n	80034c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80034be:	e0db      	b.n	8003678 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80034c0:	4b73      	ldr	r3, [pc, #460]	@ (8003690 <HAL_RCC_GetSysClockFreq+0x204>)
 80034c2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80034c4:	e0db      	b.n	800367e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80034c6:	4b73      	ldr	r3, [pc, #460]	@ (8003694 <HAL_RCC_GetSysClockFreq+0x208>)
 80034c8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80034ca:	e0d8      	b.n	800367e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80034cc:	4b6f      	ldr	r3, [pc, #444]	@ (800368c <HAL_RCC_GetSysClockFreq+0x200>)
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80034d4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80034d6:	4b6d      	ldr	r3, [pc, #436]	@ (800368c <HAL_RCC_GetSysClockFreq+0x200>)
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d063      	beq.n	80035aa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034e2:	4b6a      	ldr	r3, [pc, #424]	@ (800368c <HAL_RCC_GetSysClockFreq+0x200>)
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	099b      	lsrs	r3, r3, #6
 80034e8:	2200      	movs	r2, #0
 80034ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80034ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80034ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80034f6:	2300      	movs	r3, #0
 80034f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80034fa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80034fe:	4622      	mov	r2, r4
 8003500:	462b      	mov	r3, r5
 8003502:	f04f 0000 	mov.w	r0, #0
 8003506:	f04f 0100 	mov.w	r1, #0
 800350a:	0159      	lsls	r1, r3, #5
 800350c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003510:	0150      	lsls	r0, r2, #5
 8003512:	4602      	mov	r2, r0
 8003514:	460b      	mov	r3, r1
 8003516:	4621      	mov	r1, r4
 8003518:	1a51      	subs	r1, r2, r1
 800351a:	6139      	str	r1, [r7, #16]
 800351c:	4629      	mov	r1, r5
 800351e:	eb63 0301 	sbc.w	r3, r3, r1
 8003522:	617b      	str	r3, [r7, #20]
 8003524:	f04f 0200 	mov.w	r2, #0
 8003528:	f04f 0300 	mov.w	r3, #0
 800352c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003530:	4659      	mov	r1, fp
 8003532:	018b      	lsls	r3, r1, #6
 8003534:	4651      	mov	r1, sl
 8003536:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800353a:	4651      	mov	r1, sl
 800353c:	018a      	lsls	r2, r1, #6
 800353e:	4651      	mov	r1, sl
 8003540:	ebb2 0801 	subs.w	r8, r2, r1
 8003544:	4659      	mov	r1, fp
 8003546:	eb63 0901 	sbc.w	r9, r3, r1
 800354a:	f04f 0200 	mov.w	r2, #0
 800354e:	f04f 0300 	mov.w	r3, #0
 8003552:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003556:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800355a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800355e:	4690      	mov	r8, r2
 8003560:	4699      	mov	r9, r3
 8003562:	4623      	mov	r3, r4
 8003564:	eb18 0303 	adds.w	r3, r8, r3
 8003568:	60bb      	str	r3, [r7, #8]
 800356a:	462b      	mov	r3, r5
 800356c:	eb49 0303 	adc.w	r3, r9, r3
 8003570:	60fb      	str	r3, [r7, #12]
 8003572:	f04f 0200 	mov.w	r2, #0
 8003576:	f04f 0300 	mov.w	r3, #0
 800357a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800357e:	4629      	mov	r1, r5
 8003580:	024b      	lsls	r3, r1, #9
 8003582:	4621      	mov	r1, r4
 8003584:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003588:	4621      	mov	r1, r4
 800358a:	024a      	lsls	r2, r1, #9
 800358c:	4610      	mov	r0, r2
 800358e:	4619      	mov	r1, r3
 8003590:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003592:	2200      	movs	r2, #0
 8003594:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003596:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003598:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800359c:	f7fc fe70 	bl	8000280 <__aeabi_uldivmod>
 80035a0:	4602      	mov	r2, r0
 80035a2:	460b      	mov	r3, r1
 80035a4:	4613      	mov	r3, r2
 80035a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035a8:	e058      	b.n	800365c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035aa:	4b38      	ldr	r3, [pc, #224]	@ (800368c <HAL_RCC_GetSysClockFreq+0x200>)
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	099b      	lsrs	r3, r3, #6
 80035b0:	2200      	movs	r2, #0
 80035b2:	4618      	mov	r0, r3
 80035b4:	4611      	mov	r1, r2
 80035b6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80035ba:	623b      	str	r3, [r7, #32]
 80035bc:	2300      	movs	r3, #0
 80035be:	627b      	str	r3, [r7, #36]	@ 0x24
 80035c0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80035c4:	4642      	mov	r2, r8
 80035c6:	464b      	mov	r3, r9
 80035c8:	f04f 0000 	mov.w	r0, #0
 80035cc:	f04f 0100 	mov.w	r1, #0
 80035d0:	0159      	lsls	r1, r3, #5
 80035d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035d6:	0150      	lsls	r0, r2, #5
 80035d8:	4602      	mov	r2, r0
 80035da:	460b      	mov	r3, r1
 80035dc:	4641      	mov	r1, r8
 80035de:	ebb2 0a01 	subs.w	sl, r2, r1
 80035e2:	4649      	mov	r1, r9
 80035e4:	eb63 0b01 	sbc.w	fp, r3, r1
 80035e8:	f04f 0200 	mov.w	r2, #0
 80035ec:	f04f 0300 	mov.w	r3, #0
 80035f0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80035f4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80035f8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80035fc:	ebb2 040a 	subs.w	r4, r2, sl
 8003600:	eb63 050b 	sbc.w	r5, r3, fp
 8003604:	f04f 0200 	mov.w	r2, #0
 8003608:	f04f 0300 	mov.w	r3, #0
 800360c:	00eb      	lsls	r3, r5, #3
 800360e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003612:	00e2      	lsls	r2, r4, #3
 8003614:	4614      	mov	r4, r2
 8003616:	461d      	mov	r5, r3
 8003618:	4643      	mov	r3, r8
 800361a:	18e3      	adds	r3, r4, r3
 800361c:	603b      	str	r3, [r7, #0]
 800361e:	464b      	mov	r3, r9
 8003620:	eb45 0303 	adc.w	r3, r5, r3
 8003624:	607b      	str	r3, [r7, #4]
 8003626:	f04f 0200 	mov.w	r2, #0
 800362a:	f04f 0300 	mov.w	r3, #0
 800362e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003632:	4629      	mov	r1, r5
 8003634:	028b      	lsls	r3, r1, #10
 8003636:	4621      	mov	r1, r4
 8003638:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800363c:	4621      	mov	r1, r4
 800363e:	028a      	lsls	r2, r1, #10
 8003640:	4610      	mov	r0, r2
 8003642:	4619      	mov	r1, r3
 8003644:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003646:	2200      	movs	r2, #0
 8003648:	61bb      	str	r3, [r7, #24]
 800364a:	61fa      	str	r2, [r7, #28]
 800364c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003650:	f7fc fe16 	bl	8000280 <__aeabi_uldivmod>
 8003654:	4602      	mov	r2, r0
 8003656:	460b      	mov	r3, r1
 8003658:	4613      	mov	r3, r2
 800365a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800365c:	4b0b      	ldr	r3, [pc, #44]	@ (800368c <HAL_RCC_GetSysClockFreq+0x200>)
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	0c1b      	lsrs	r3, r3, #16
 8003662:	f003 0303 	and.w	r3, r3, #3
 8003666:	3301      	adds	r3, #1
 8003668:	005b      	lsls	r3, r3, #1
 800366a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800366c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800366e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003670:	fbb2 f3f3 	udiv	r3, r2, r3
 8003674:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003676:	e002      	b.n	800367e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003678:	4b05      	ldr	r3, [pc, #20]	@ (8003690 <HAL_RCC_GetSysClockFreq+0x204>)
 800367a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800367c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800367e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003680:	4618      	mov	r0, r3
 8003682:	3750      	adds	r7, #80	@ 0x50
 8003684:	46bd      	mov	sp, r7
 8003686:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800368a:	bf00      	nop
 800368c:	40023800 	.word	0x40023800
 8003690:	00f42400 	.word	0x00f42400
 8003694:	007a1200 	.word	0x007a1200

08003698 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003698:	b480      	push	{r7}
 800369a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800369c:	4b03      	ldr	r3, [pc, #12]	@ (80036ac <HAL_RCC_GetHCLKFreq+0x14>)
 800369e:	681b      	ldr	r3, [r3, #0]
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	20000000 	.word	0x20000000

080036b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80036b4:	f7ff fff0 	bl	8003698 <HAL_RCC_GetHCLKFreq>
 80036b8:	4602      	mov	r2, r0
 80036ba:	4b05      	ldr	r3, [pc, #20]	@ (80036d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	0a9b      	lsrs	r3, r3, #10
 80036c0:	f003 0307 	and.w	r3, r3, #7
 80036c4:	4903      	ldr	r1, [pc, #12]	@ (80036d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036c6:	5ccb      	ldrb	r3, [r1, r3]
 80036c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	40023800 	.word	0x40023800
 80036d4:	08008c7c 	.word	0x08008c7c

080036d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036dc:	f7ff ffdc 	bl	8003698 <HAL_RCC_GetHCLKFreq>
 80036e0:	4602      	mov	r2, r0
 80036e2:	4b05      	ldr	r3, [pc, #20]	@ (80036f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	0b5b      	lsrs	r3, r3, #13
 80036e8:	f003 0307 	and.w	r3, r3, #7
 80036ec:	4903      	ldr	r1, [pc, #12]	@ (80036fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80036ee:	5ccb      	ldrb	r3, [r1, r3]
 80036f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	40023800 	.word	0x40023800
 80036fc:	08008c7c 	.word	0x08008c7c

08003700 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b086      	sub	sp, #24
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003708:	2300      	movs	r3, #0
 800370a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800370c:	2300      	movs	r3, #0
 800370e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0301 	and.w	r3, r3, #1
 8003718:	2b00      	cmp	r3, #0
 800371a:	d105      	bne.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003724:	2b00      	cmp	r3, #0
 8003726:	d035      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003728:	4b67      	ldr	r3, [pc, #412]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800372a:	2200      	movs	r2, #0
 800372c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800372e:	f7fd fd11 	bl	8001154 <HAL_GetTick>
 8003732:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003734:	e008      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003736:	f7fd fd0d 	bl	8001154 <HAL_GetTick>
 800373a:	4602      	mov	r2, r0
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	2b02      	cmp	r3, #2
 8003742:	d901      	bls.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003744:	2303      	movs	r3, #3
 8003746:	e0ba      	b.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003748:	4b60      	ldr	r3, [pc, #384]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d1f0      	bne.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	019a      	lsls	r2, r3, #6
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	071b      	lsls	r3, r3, #28
 8003760:	495a      	ldr	r1, [pc, #360]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003762:	4313      	orrs	r3, r2
 8003764:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003768:	4b57      	ldr	r3, [pc, #348]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800376a:	2201      	movs	r2, #1
 800376c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800376e:	f7fd fcf1 	bl	8001154 <HAL_GetTick>
 8003772:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003774:	e008      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003776:	f7fd fced 	bl	8001154 <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	2b02      	cmp	r3, #2
 8003782:	d901      	bls.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e09a      	b.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003788:	4b50      	ldr	r3, [pc, #320]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d0f0      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0302 	and.w	r3, r3, #2
 800379c:	2b00      	cmp	r3, #0
 800379e:	f000 8083 	beq.w	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80037a2:	2300      	movs	r3, #0
 80037a4:	60fb      	str	r3, [r7, #12]
 80037a6:	4b49      	ldr	r3, [pc, #292]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80037a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037aa:	4a48      	ldr	r2, [pc, #288]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80037ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80037b2:	4b46      	ldr	r3, [pc, #280]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80037b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037ba:	60fb      	str	r3, [r7, #12]
 80037bc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80037be:	4b44      	ldr	r3, [pc, #272]	@ (80038d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a43      	ldr	r2, [pc, #268]	@ (80038d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037c8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80037ca:	f7fd fcc3 	bl	8001154 <HAL_GetTick>
 80037ce:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80037d0:	e008      	b.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037d2:	f7fd fcbf 	bl	8001154 <HAL_GetTick>
 80037d6:	4602      	mov	r2, r0
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	1ad3      	subs	r3, r2, r3
 80037dc:	2b02      	cmp	r3, #2
 80037de:	d901      	bls.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	e06c      	b.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80037e4:	4b3a      	ldr	r3, [pc, #232]	@ (80038d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d0f0      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80037f0:	4b36      	ldr	r3, [pc, #216]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80037f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037f8:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d02f      	beq.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003808:	693a      	ldr	r2, [r7, #16]
 800380a:	429a      	cmp	r2, r3
 800380c:	d028      	beq.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800380e:	4b2f      	ldr	r3, [pc, #188]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003812:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003816:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003818:	4b2e      	ldr	r3, [pc, #184]	@ (80038d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800381a:	2201      	movs	r2, #1
 800381c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800381e:	4b2d      	ldr	r3, [pc, #180]	@ (80038d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003820:	2200      	movs	r2, #0
 8003822:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003824:	4a29      	ldr	r2, [pc, #164]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800382a:	4b28      	ldr	r3, [pc, #160]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800382c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800382e:	f003 0301 	and.w	r3, r3, #1
 8003832:	2b01      	cmp	r3, #1
 8003834:	d114      	bne.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003836:	f7fd fc8d 	bl	8001154 <HAL_GetTick>
 800383a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800383c:	e00a      	b.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800383e:	f7fd fc89 	bl	8001154 <HAL_GetTick>
 8003842:	4602      	mov	r2, r0
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	1ad3      	subs	r3, r2, r3
 8003848:	f241 3288 	movw	r2, #5000	@ 0x1388
 800384c:	4293      	cmp	r3, r2
 800384e:	d901      	bls.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003850:	2303      	movs	r3, #3
 8003852:	e034      	b.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003854:	4b1d      	ldr	r3, [pc, #116]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003856:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003858:	f003 0302 	and.w	r3, r3, #2
 800385c:	2b00      	cmp	r3, #0
 800385e:	d0ee      	beq.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003868:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800386c:	d10d      	bne.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800386e:	4b17      	ldr	r3, [pc, #92]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800387e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003882:	4912      	ldr	r1, [pc, #72]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003884:	4313      	orrs	r3, r2
 8003886:	608b      	str	r3, [r1, #8]
 8003888:	e005      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800388a:	4b10      	ldr	r3, [pc, #64]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	4a0f      	ldr	r2, [pc, #60]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003890:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003894:	6093      	str	r3, [r2, #8]
 8003896:	4b0d      	ldr	r3, [pc, #52]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003898:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038a2:	490a      	ldr	r1, [pc, #40]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038a4:	4313      	orrs	r3, r2
 80038a6:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0308 	and.w	r3, r3, #8
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d003      	beq.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	7c1a      	ldrb	r2, [r3, #16]
 80038b8:	4b07      	ldr	r3, [pc, #28]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80038ba:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3718      	adds	r7, #24
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	42470068 	.word	0x42470068
 80038cc:	40023800 	.word	0x40023800
 80038d0:	40007000 	.word	0x40007000
 80038d4:	42470e40 	.word	0x42470e40
 80038d8:	424711e0 	.word	0x424711e0

080038dc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80038dc:	b480      	push	{r7}
 80038de:	b087      	sub	sp, #28
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80038e4:	2300      	movs	r3, #0
 80038e6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80038e8:	2300      	movs	r3, #0
 80038ea:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80038ec:	2300      	movs	r3, #0
 80038ee:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80038f0:	2300      	movs	r3, #0
 80038f2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d13f      	bne.n	800397a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80038fa:	4b24      	ldr	r3, [pc, #144]	@ (800398c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003902:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d006      	beq.n	8003918 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003910:	d12f      	bne.n	8003972 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003912:	4b1f      	ldr	r3, [pc, #124]	@ (8003990 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003914:	617b      	str	r3, [r7, #20]
          break;
 8003916:	e02f      	b.n	8003978 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003918:	4b1c      	ldr	r3, [pc, #112]	@ (800398c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003920:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003924:	d108      	bne.n	8003938 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003926:	4b19      	ldr	r3, [pc, #100]	@ (800398c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800392e:	4a19      	ldr	r2, [pc, #100]	@ (8003994 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8003930:	fbb2 f3f3 	udiv	r3, r2, r3
 8003934:	613b      	str	r3, [r7, #16]
 8003936:	e007      	b.n	8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003938:	4b14      	ldr	r3, [pc, #80]	@ (800398c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003940:	4a15      	ldr	r2, [pc, #84]	@ (8003998 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8003942:	fbb2 f3f3 	udiv	r3, r2, r3
 8003946:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003948:	4b10      	ldr	r3, [pc, #64]	@ (800398c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800394a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800394e:	099b      	lsrs	r3, r3, #6
 8003950:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	fb02 f303 	mul.w	r3, r2, r3
 800395a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800395c:	4b0b      	ldr	r3, [pc, #44]	@ (800398c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800395e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003962:	0f1b      	lsrs	r3, r3, #28
 8003964:	f003 0307 	and.w	r3, r3, #7
 8003968:	68ba      	ldr	r2, [r7, #8]
 800396a:	fbb2 f3f3 	udiv	r3, r2, r3
 800396e:	617b      	str	r3, [r7, #20]
          break;
 8003970:	e002      	b.n	8003978 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8003972:	2300      	movs	r3, #0
 8003974:	617b      	str	r3, [r7, #20]
          break;
 8003976:	bf00      	nop
        }
      }
      break;
 8003978:	e000      	b.n	800397c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 800397a:	bf00      	nop
    }
  }
  return frequency;
 800397c:	697b      	ldr	r3, [r7, #20]
}
 800397e:	4618      	mov	r0, r3
 8003980:	371c      	adds	r7, #28
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	40023800 	.word	0x40023800
 8003990:	00bb8000 	.word	0x00bb8000
 8003994:	007a1200 	.word	0x007a1200
 8003998:	00f42400 	.word	0x00f42400

0800399c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d101      	bne.n	80039ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e07b      	b.n	8003aa6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d108      	bne.n	80039c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039be:	d009      	beq.n	80039d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	61da      	str	r2, [r3, #28]
 80039c6:	e005      	b.n	80039d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2200      	movs	r2, #0
 80039d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d106      	bne.n	80039f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f7fd f99c 	bl	8000d2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2202      	movs	r2, #2
 80039f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a0a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003a1c:	431a      	orrs	r2, r3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a26:	431a      	orrs	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	691b      	ldr	r3, [r3, #16]
 8003a2c:	f003 0302 	and.w	r3, r3, #2
 8003a30:	431a      	orrs	r2, r3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	695b      	ldr	r3, [r3, #20]
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	431a      	orrs	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	699b      	ldr	r3, [r3, #24]
 8003a40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a44:	431a      	orrs	r2, r3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	69db      	ldr	r3, [r3, #28]
 8003a4a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a4e:	431a      	orrs	r2, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a1b      	ldr	r3, [r3, #32]
 8003a54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a58:	ea42 0103 	orr.w	r1, r2, r3
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a60:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	699b      	ldr	r3, [r3, #24]
 8003a70:	0c1b      	lsrs	r3, r3, #16
 8003a72:	f003 0104 	and.w	r1, r3, #4
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7a:	f003 0210 	and.w	r2, r3, #16
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	430a      	orrs	r2, r1
 8003a84:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	69da      	ldr	r2, [r3, #28]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a94:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3708      	adds	r7, #8
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}

08003aae <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aae:	b580      	push	{r7, lr}
 8003ab0:	b088      	sub	sp, #32
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	60f8      	str	r0, [r7, #12]
 8003ab6:	60b9      	str	r1, [r7, #8]
 8003ab8:	603b      	str	r3, [r7, #0]
 8003aba:	4613      	mov	r3, r2
 8003abc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003abe:	f7fd fb49 	bl	8001154 <HAL_GetTick>
 8003ac2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003ac4:	88fb      	ldrh	r3, [r7, #6]
 8003ac6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d001      	beq.n	8003ad8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	e12a      	b.n	8003d2e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d002      	beq.n	8003ae4 <HAL_SPI_Transmit+0x36>
 8003ade:	88fb      	ldrh	r3, [r7, #6]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d101      	bne.n	8003ae8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e122      	b.n	8003d2e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d101      	bne.n	8003af6 <HAL_SPI_Transmit+0x48>
 8003af2:	2302      	movs	r3, #2
 8003af4:	e11b      	b.n	8003d2e <HAL_SPI_Transmit+0x280>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2201      	movs	r2, #1
 8003afa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2203      	movs	r2, #3
 8003b02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	68ba      	ldr	r2, [r7, #8]
 8003b10:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	88fa      	ldrh	r2, [r7, #6]
 8003b16:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	88fa      	ldrh	r2, [r7, #6]
 8003b1c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2200      	movs	r2, #0
 8003b22:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2200      	movs	r2, #0
 8003b28:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2200      	movs	r2, #0
 8003b34:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b44:	d10f      	bne.n	8003b66 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b54:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b64:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b70:	2b40      	cmp	r3, #64	@ 0x40
 8003b72:	d007      	beq.n	8003b84 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b8c:	d152      	bne.n	8003c34 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d002      	beq.n	8003b9c <HAL_SPI_Transmit+0xee>
 8003b96:	8b7b      	ldrh	r3, [r7, #26]
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d145      	bne.n	8003c28 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ba0:	881a      	ldrh	r2, [r3, #0]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bac:	1c9a      	adds	r2, r3, #2
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003bc0:	e032      	b.n	8003c28 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d112      	bne.n	8003bf6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bd4:	881a      	ldrh	r2, [r3, #0]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be0:	1c9a      	adds	r2, r3, #2
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	3b01      	subs	r3, #1
 8003bee:	b29a      	uxth	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003bf4:	e018      	b.n	8003c28 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003bf6:	f7fd faad 	bl	8001154 <HAL_GetTick>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	1ad3      	subs	r3, r2, r3
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d803      	bhi.n	8003c0e <HAL_SPI_Transmit+0x160>
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c0c:	d102      	bne.n	8003c14 <HAL_SPI_Transmit+0x166>
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d109      	bne.n	8003c28 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003c24:	2303      	movs	r3, #3
 8003c26:	e082      	b.n	8003d2e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d1c7      	bne.n	8003bc2 <HAL_SPI_Transmit+0x114>
 8003c32:	e053      	b.n	8003cdc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d002      	beq.n	8003c42 <HAL_SPI_Transmit+0x194>
 8003c3c:	8b7b      	ldrh	r3, [r7, #26]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d147      	bne.n	8003cd2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	330c      	adds	r3, #12
 8003c4c:	7812      	ldrb	r2, [r2, #0]
 8003c4e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c54:	1c5a      	adds	r2, r3, #1
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c5e:	b29b      	uxth	r3, r3
 8003c60:	3b01      	subs	r3, #1
 8003c62:	b29a      	uxth	r2, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003c68:	e033      	b.n	8003cd2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f003 0302 	and.w	r3, r3, #2
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d113      	bne.n	8003ca0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	330c      	adds	r3, #12
 8003c82:	7812      	ldrb	r2, [r2, #0]
 8003c84:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c8a:	1c5a      	adds	r2, r3, #1
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	3b01      	subs	r3, #1
 8003c98:	b29a      	uxth	r2, r3
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003c9e:	e018      	b.n	8003cd2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ca0:	f7fd fa58 	bl	8001154 <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	683a      	ldr	r2, [r7, #0]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d803      	bhi.n	8003cb8 <HAL_SPI_Transmit+0x20a>
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb6:	d102      	bne.n	8003cbe <HAL_SPI_Transmit+0x210>
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d109      	bne.n	8003cd2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e02d      	b.n	8003d2e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d1c6      	bne.n	8003c6a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003cdc:	69fa      	ldr	r2, [r7, #28]
 8003cde:	6839      	ldr	r1, [r7, #0]
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f000 fa59 	bl	8004198 <SPI_EndRxTxTransaction>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d002      	beq.n	8003cf2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2220      	movs	r2, #32
 8003cf0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d10a      	bne.n	8003d10 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	617b      	str	r3, [r7, #20]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	617b      	str	r3, [r7, #20]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	617b      	str	r3, [r7, #20]
 8003d0e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2201      	movs	r2, #1
 8003d14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d001      	beq.n	8003d2c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e000      	b.n	8003d2e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
  }
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3720      	adds	r7, #32
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}

08003d36 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003d36:	b580      	push	{r7, lr}
 8003d38:	b08a      	sub	sp, #40	@ 0x28
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	60f8      	str	r0, [r7, #12]
 8003d3e:	60b9      	str	r1, [r7, #8]
 8003d40:	607a      	str	r2, [r7, #4]
 8003d42:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003d44:	2301      	movs	r3, #1
 8003d46:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d48:	f7fd fa04 	bl	8001154 <HAL_GetTick>
 8003d4c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d54:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003d5c:	887b      	ldrh	r3, [r7, #2]
 8003d5e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003d60:	7ffb      	ldrb	r3, [r7, #31]
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d00c      	beq.n	8003d80 <HAL_SPI_TransmitReceive+0x4a>
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d6c:	d106      	bne.n	8003d7c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d102      	bne.n	8003d7c <HAL_SPI_TransmitReceive+0x46>
 8003d76:	7ffb      	ldrb	r3, [r7, #31]
 8003d78:	2b04      	cmp	r3, #4
 8003d7a:	d001      	beq.n	8003d80 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003d7c:	2302      	movs	r3, #2
 8003d7e:	e17f      	b.n	8004080 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d005      	beq.n	8003d92 <HAL_SPI_TransmitReceive+0x5c>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d002      	beq.n	8003d92 <HAL_SPI_TransmitReceive+0x5c>
 8003d8c:	887b      	ldrh	r3, [r7, #2]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d101      	bne.n	8003d96 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e174      	b.n	8004080 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d101      	bne.n	8003da4 <HAL_SPI_TransmitReceive+0x6e>
 8003da0:	2302      	movs	r3, #2
 8003da2:	e16d      	b.n	8004080 <HAL_SPI_TransmitReceive+0x34a>
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b04      	cmp	r3, #4
 8003db6:	d003      	beq.n	8003dc0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2205      	movs	r2, #5
 8003dbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	887a      	ldrh	r2, [r7, #2]
 8003dd0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	887a      	ldrh	r2, [r7, #2]
 8003dd6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	68ba      	ldr	r2, [r7, #8]
 8003ddc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	887a      	ldrh	r2, [r7, #2]
 8003de2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	887a      	ldrh	r2, [r7, #2]
 8003de8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2200      	movs	r2, #0
 8003dee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2200      	movs	r2, #0
 8003df4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e00:	2b40      	cmp	r3, #64	@ 0x40
 8003e02:	d007      	beq.n	8003e14 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e12:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e1c:	d17e      	bne.n	8003f1c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d002      	beq.n	8003e2c <HAL_SPI_TransmitReceive+0xf6>
 8003e26:	8afb      	ldrh	r3, [r7, #22]
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d16c      	bne.n	8003f06 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e30:	881a      	ldrh	r2, [r3, #0]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e3c:	1c9a      	adds	r2, r3, #2
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	3b01      	subs	r3, #1
 8003e4a:	b29a      	uxth	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e50:	e059      	b.n	8003f06 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f003 0302 	and.w	r3, r3, #2
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d11b      	bne.n	8003e98 <HAL_SPI_TransmitReceive+0x162>
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d016      	beq.n	8003e98 <HAL_SPI_TransmitReceive+0x162>
 8003e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	d113      	bne.n	8003e98 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e74:	881a      	ldrh	r2, [r3, #0]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e80:	1c9a      	adds	r2, r3, #2
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e8a:	b29b      	uxth	r3, r3
 8003e8c:	3b01      	subs	r3, #1
 8003e8e:	b29a      	uxth	r2, r3
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003e94:	2300      	movs	r3, #0
 8003e96:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f003 0301 	and.w	r3, r3, #1
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d119      	bne.n	8003eda <HAL_SPI_TransmitReceive+0x1a4>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d014      	beq.n	8003eda <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	68da      	ldr	r2, [r3, #12]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eba:	b292      	uxth	r2, r2
 8003ebc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ec2:	1c9a      	adds	r2, r3, #2
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	b29a      	uxth	r2, r3
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003eda:	f7fd f93b 	bl	8001154 <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	6a3b      	ldr	r3, [r7, #32]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d80d      	bhi.n	8003f06 <HAL_SPI_TransmitReceive+0x1d0>
 8003eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef0:	d009      	beq.n	8003f06 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003f02:	2303      	movs	r3, #3
 8003f04:	e0bc      	b.n	8004080 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d1a0      	bne.n	8003e52 <HAL_SPI_TransmitReceive+0x11c>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d19b      	bne.n	8003e52 <HAL_SPI_TransmitReceive+0x11c>
 8003f1a:	e082      	b.n	8004022 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d002      	beq.n	8003f2a <HAL_SPI_TransmitReceive+0x1f4>
 8003f24:	8afb      	ldrh	r3, [r7, #22]
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d171      	bne.n	800400e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	330c      	adds	r3, #12
 8003f34:	7812      	ldrb	r2, [r2, #0]
 8003f36:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3c:	1c5a      	adds	r2, r3, #1
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f46:	b29b      	uxth	r3, r3
 8003f48:	3b01      	subs	r3, #1
 8003f4a:	b29a      	uxth	r2, r3
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f50:	e05d      	b.n	800400e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	d11c      	bne.n	8003f9a <HAL_SPI_TransmitReceive+0x264>
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d017      	beq.n	8003f9a <HAL_SPI_TransmitReceive+0x264>
 8003f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d114      	bne.n	8003f9a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	330c      	adds	r3, #12
 8003f7a:	7812      	ldrb	r2, [r2, #0]
 8003f7c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f82:	1c5a      	adds	r2, r3, #1
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	b29a      	uxth	r2, r3
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003f96:	2300      	movs	r3, #0
 8003f98:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	f003 0301 	and.w	r3, r3, #1
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d119      	bne.n	8003fdc <HAL_SPI_TransmitReceive+0x2a6>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d014      	beq.n	8003fdc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	68da      	ldr	r2, [r3, #12]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fbc:	b2d2      	uxtb	r2, r2
 8003fbe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fc4:	1c5a      	adds	r2, r3, #1
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	3b01      	subs	r3, #1
 8003fd2:	b29a      	uxth	r2, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003fdc:	f7fd f8ba 	bl	8001154 <HAL_GetTick>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	6a3b      	ldr	r3, [r7, #32]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d803      	bhi.n	8003ff4 <HAL_SPI_TransmitReceive+0x2be>
 8003fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ff2:	d102      	bne.n	8003ffa <HAL_SPI_TransmitReceive+0x2c4>
 8003ff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d109      	bne.n	800400e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2200      	movs	r2, #0
 8004006:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e038      	b.n	8004080 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004012:	b29b      	uxth	r3, r3
 8004014:	2b00      	cmp	r3, #0
 8004016:	d19c      	bne.n	8003f52 <HAL_SPI_TransmitReceive+0x21c>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800401c:	b29b      	uxth	r3, r3
 800401e:	2b00      	cmp	r3, #0
 8004020:	d197      	bne.n	8003f52 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004022:	6a3a      	ldr	r2, [r7, #32]
 8004024:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004026:	68f8      	ldr	r0, [r7, #12]
 8004028:	f000 f8b6 	bl	8004198 <SPI_EndRxTxTransaction>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d008      	beq.n	8004044 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2220      	movs	r2, #32
 8004036:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e01d      	b.n	8004080 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d10a      	bne.n	8004062 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800404c:	2300      	movs	r3, #0
 800404e:	613b      	str	r3, [r7, #16]
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	613b      	str	r3, [r7, #16]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	613b      	str	r3, [r7, #16]
 8004060:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2201      	movs	r2, #1
 8004066:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004076:	2b00      	cmp	r3, #0
 8004078:	d001      	beq.n	800407e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e000      	b.n	8004080 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800407e:	2300      	movs	r3, #0
  }
}
 8004080:	4618      	mov	r0, r3
 8004082:	3728      	adds	r7, #40	@ 0x28
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b088      	sub	sp, #32
 800408c:	af00      	add	r7, sp, #0
 800408e:	60f8      	str	r0, [r7, #12]
 8004090:	60b9      	str	r1, [r7, #8]
 8004092:	603b      	str	r3, [r7, #0]
 8004094:	4613      	mov	r3, r2
 8004096:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004098:	f7fd f85c 	bl	8001154 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040a0:	1a9b      	subs	r3, r3, r2
 80040a2:	683a      	ldr	r2, [r7, #0]
 80040a4:	4413      	add	r3, r2
 80040a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80040a8:	f7fd f854 	bl	8001154 <HAL_GetTick>
 80040ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80040ae:	4b39      	ldr	r3, [pc, #228]	@ (8004194 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	015b      	lsls	r3, r3, #5
 80040b4:	0d1b      	lsrs	r3, r3, #20
 80040b6:	69fa      	ldr	r2, [r7, #28]
 80040b8:	fb02 f303 	mul.w	r3, r2, r3
 80040bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040be:	e055      	b.n	800416c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040c6:	d051      	beq.n	800416c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80040c8:	f7fd f844 	bl	8001154 <HAL_GetTick>
 80040cc:	4602      	mov	r2, r0
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	69fa      	ldr	r2, [r7, #28]
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d902      	bls.n	80040de <SPI_WaitFlagStateUntilTimeout+0x56>
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d13d      	bne.n	800415a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	685a      	ldr	r2, [r3, #4]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80040ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040f6:	d111      	bne.n	800411c <SPI_WaitFlagStateUntilTimeout+0x94>
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004100:	d004      	beq.n	800410c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800410a:	d107      	bne.n	800411c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800411a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004120:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004124:	d10f      	bne.n	8004146 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004134:	601a      	str	r2, [r3, #0]
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004144:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2200      	movs	r2, #0
 8004152:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e018      	b.n	800418c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d102      	bne.n	8004166 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004160:	2300      	movs	r3, #0
 8004162:	61fb      	str	r3, [r7, #28]
 8004164:	e002      	b.n	800416c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	3b01      	subs	r3, #1
 800416a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	689a      	ldr	r2, [r3, #8]
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	4013      	ands	r3, r2
 8004176:	68ba      	ldr	r2, [r7, #8]
 8004178:	429a      	cmp	r2, r3
 800417a:	bf0c      	ite	eq
 800417c:	2301      	moveq	r3, #1
 800417e:	2300      	movne	r3, #0
 8004180:	b2db      	uxtb	r3, r3
 8004182:	461a      	mov	r2, r3
 8004184:	79fb      	ldrb	r3, [r7, #7]
 8004186:	429a      	cmp	r2, r3
 8004188:	d19a      	bne.n	80040c0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800418a:	2300      	movs	r3, #0
}
 800418c:	4618      	mov	r0, r3
 800418e:	3720      	adds	r7, #32
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}
 8004194:	20000000 	.word	0x20000000

08004198 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b088      	sub	sp, #32
 800419c:	af02      	add	r7, sp, #8
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	9300      	str	r3, [sp, #0]
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	2201      	movs	r2, #1
 80041ac:	2102      	movs	r1, #2
 80041ae:	68f8      	ldr	r0, [r7, #12]
 80041b0:	f7ff ff6a 	bl	8004088 <SPI_WaitFlagStateUntilTimeout>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d007      	beq.n	80041ca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041be:	f043 0220 	orr.w	r2, r3, #32
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e032      	b.n	8004230 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80041ca:	4b1b      	ldr	r3, [pc, #108]	@ (8004238 <SPI_EndRxTxTransaction+0xa0>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a1b      	ldr	r2, [pc, #108]	@ (800423c <SPI_EndRxTxTransaction+0xa4>)
 80041d0:	fba2 2303 	umull	r2, r3, r2, r3
 80041d4:	0d5b      	lsrs	r3, r3, #21
 80041d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80041da:	fb02 f303 	mul.w	r3, r2, r3
 80041de:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041e8:	d112      	bne.n	8004210 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	9300      	str	r3, [sp, #0]
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	2200      	movs	r2, #0
 80041f2:	2180      	movs	r1, #128	@ 0x80
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	f7ff ff47 	bl	8004088 <SPI_WaitFlagStateUntilTimeout>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d016      	beq.n	800422e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004204:	f043 0220 	orr.w	r2, r3, #32
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800420c:	2303      	movs	r3, #3
 800420e:	e00f      	b.n	8004230 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d00a      	beq.n	800422c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	3b01      	subs	r3, #1
 800421a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004226:	2b80      	cmp	r3, #128	@ 0x80
 8004228:	d0f2      	beq.n	8004210 <SPI_EndRxTxTransaction+0x78>
 800422a:	e000      	b.n	800422e <SPI_EndRxTxTransaction+0x96>
        break;
 800422c:	bf00      	nop
  }

  return HAL_OK;
 800422e:	2300      	movs	r3, #0
}
 8004230:	4618      	mov	r0, r3
 8004232:	3718      	adds	r7, #24
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	20000000 	.word	0x20000000
 800423c:	165e9f81 	.word	0x165e9f81

08004240 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b082      	sub	sp, #8
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d101      	bne.n	8004252 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e042      	b.n	80042d8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004258:	b2db      	uxtb	r3, r3
 800425a:	2b00      	cmp	r3, #0
 800425c:	d106      	bne.n	800426c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f7fc fdc8 	bl	8000dfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2224      	movs	r2, #36	@ 0x24
 8004270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68da      	ldr	r2, [r3, #12]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004282:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 f973 	bl	8004570 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	691a      	ldr	r2, [r3, #16]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004298:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	695a      	ldr	r2, [r3, #20]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80042a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	68da      	ldr	r2, [r3, #12]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80042b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2220      	movs	r2, #32
 80042c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2220      	movs	r2, #32
 80042cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3708      	adds	r7, #8
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b08a      	sub	sp, #40	@ 0x28
 80042e4:	af02      	add	r7, sp, #8
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	60b9      	str	r1, [r7, #8]
 80042ea:	603b      	str	r3, [r7, #0]
 80042ec:	4613      	mov	r3, r2
 80042ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80042f0:	2300      	movs	r3, #0
 80042f2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	2b20      	cmp	r3, #32
 80042fe:	d175      	bne.n	80043ec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d002      	beq.n	800430c <HAL_UART_Transmit+0x2c>
 8004306:	88fb      	ldrh	r3, [r7, #6]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d101      	bne.n	8004310 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e06e      	b.n	80043ee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2221      	movs	r2, #33	@ 0x21
 800431a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800431e:	f7fc ff19 	bl	8001154 <HAL_GetTick>
 8004322:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	88fa      	ldrh	r2, [r7, #6]
 8004328:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	88fa      	ldrh	r2, [r7, #6]
 800432e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004338:	d108      	bne.n	800434c <HAL_UART_Transmit+0x6c>
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d104      	bne.n	800434c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004342:	2300      	movs	r3, #0
 8004344:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	61bb      	str	r3, [r7, #24]
 800434a:	e003      	b.n	8004354 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004350:	2300      	movs	r3, #0
 8004352:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004354:	e02e      	b.n	80043b4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	9300      	str	r3, [sp, #0]
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	2200      	movs	r2, #0
 800435e:	2180      	movs	r1, #128	@ 0x80
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f000 f848 	bl	80043f6 <UART_WaitOnFlagUntilTimeout>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d005      	beq.n	8004378 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2220      	movs	r2, #32
 8004370:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e03a      	b.n	80043ee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004378:	69fb      	ldr	r3, [r7, #28]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d10b      	bne.n	8004396 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	881b      	ldrh	r3, [r3, #0]
 8004382:	461a      	mov	r2, r3
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800438c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	3302      	adds	r3, #2
 8004392:	61bb      	str	r3, [r7, #24]
 8004394:	e007      	b.n	80043a6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	781a      	ldrb	r2, [r3, #0]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	3301      	adds	r3, #1
 80043a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80043aa:	b29b      	uxth	r3, r3
 80043ac:	3b01      	subs	r3, #1
 80043ae:	b29a      	uxth	r2, r3
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d1cb      	bne.n	8004356 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	9300      	str	r3, [sp, #0]
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	2200      	movs	r2, #0
 80043c6:	2140      	movs	r1, #64	@ 0x40
 80043c8:	68f8      	ldr	r0, [r7, #12]
 80043ca:	f000 f814 	bl	80043f6 <UART_WaitOnFlagUntilTimeout>
 80043ce:	4603      	mov	r3, r0
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d005      	beq.n	80043e0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2220      	movs	r2, #32
 80043d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	e006      	b.n	80043ee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2220      	movs	r2, #32
 80043e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80043e8:	2300      	movs	r3, #0
 80043ea:	e000      	b.n	80043ee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80043ec:	2302      	movs	r3, #2
  }
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3720      	adds	r7, #32
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}

080043f6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b086      	sub	sp, #24
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	60f8      	str	r0, [r7, #12]
 80043fe:	60b9      	str	r1, [r7, #8]
 8004400:	603b      	str	r3, [r7, #0]
 8004402:	4613      	mov	r3, r2
 8004404:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004406:	e03b      	b.n	8004480 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004408:	6a3b      	ldr	r3, [r7, #32]
 800440a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800440e:	d037      	beq.n	8004480 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004410:	f7fc fea0 	bl	8001154 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	6a3a      	ldr	r2, [r7, #32]
 800441c:	429a      	cmp	r2, r3
 800441e:	d302      	bcc.n	8004426 <UART_WaitOnFlagUntilTimeout+0x30>
 8004420:	6a3b      	ldr	r3, [r7, #32]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d101      	bne.n	800442a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e03a      	b.n	80044a0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	f003 0304 	and.w	r3, r3, #4
 8004434:	2b00      	cmp	r3, #0
 8004436:	d023      	beq.n	8004480 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	2b80      	cmp	r3, #128	@ 0x80
 800443c:	d020      	beq.n	8004480 <UART_WaitOnFlagUntilTimeout+0x8a>
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	2b40      	cmp	r3, #64	@ 0x40
 8004442:	d01d      	beq.n	8004480 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0308 	and.w	r3, r3, #8
 800444e:	2b08      	cmp	r3, #8
 8004450:	d116      	bne.n	8004480 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004452:	2300      	movs	r3, #0
 8004454:	617b      	str	r3, [r7, #20]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	617b      	str	r3, [r7, #20]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	617b      	str	r3, [r7, #20]
 8004466:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004468:	68f8      	ldr	r0, [r7, #12]
 800446a:	f000 f81d 	bl	80044a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2208      	movs	r2, #8
 8004472:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e00f      	b.n	80044a0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	4013      	ands	r3, r2
 800448a:	68ba      	ldr	r2, [r7, #8]
 800448c:	429a      	cmp	r2, r3
 800448e:	bf0c      	ite	eq
 8004490:	2301      	moveq	r3, #1
 8004492:	2300      	movne	r3, #0
 8004494:	b2db      	uxtb	r3, r3
 8004496:	461a      	mov	r2, r3
 8004498:	79fb      	ldrb	r3, [r7, #7]
 800449a:	429a      	cmp	r2, r3
 800449c:	d0b4      	beq.n	8004408 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800449e:	2300      	movs	r3, #0
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3718      	adds	r7, #24
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b095      	sub	sp, #84	@ 0x54
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	330c      	adds	r3, #12
 80044b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044ba:	e853 3f00 	ldrex	r3, [r3]
 80044be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80044c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	330c      	adds	r3, #12
 80044ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80044d0:	643a      	str	r2, [r7, #64]	@ 0x40
 80044d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044d8:	e841 2300 	strex	r3, r2, [r1]
 80044dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d1e5      	bne.n	80044b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	3314      	adds	r3, #20
 80044ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ec:	6a3b      	ldr	r3, [r7, #32]
 80044ee:	e853 3f00 	ldrex	r3, [r3]
 80044f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	f023 0301 	bic.w	r3, r3, #1
 80044fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	3314      	adds	r3, #20
 8004502:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004504:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004506:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004508:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800450a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800450c:	e841 2300 	strex	r3, r2, [r1]
 8004510:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1e5      	bne.n	80044e4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800451c:	2b01      	cmp	r3, #1
 800451e:	d119      	bne.n	8004554 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	330c      	adds	r3, #12
 8004526:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	e853 3f00 	ldrex	r3, [r3]
 800452e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	f023 0310 	bic.w	r3, r3, #16
 8004536:	647b      	str	r3, [r7, #68]	@ 0x44
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	330c      	adds	r3, #12
 800453e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004540:	61ba      	str	r2, [r7, #24]
 8004542:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004544:	6979      	ldr	r1, [r7, #20]
 8004546:	69ba      	ldr	r2, [r7, #24]
 8004548:	e841 2300 	strex	r3, r2, [r1]
 800454c:	613b      	str	r3, [r7, #16]
   return(result);
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d1e5      	bne.n	8004520 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2220      	movs	r2, #32
 8004558:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004562:	bf00      	nop
 8004564:	3754      	adds	r7, #84	@ 0x54
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
	...

08004570 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004570:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004574:	b0c0      	sub	sp, #256	@ 0x100
 8004576:	af00      	add	r7, sp, #0
 8004578:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800457c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	691b      	ldr	r3, [r3, #16]
 8004584:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800458c:	68d9      	ldr	r1, [r3, #12]
 800458e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	ea40 0301 	orr.w	r3, r0, r1
 8004598:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800459a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800459e:	689a      	ldr	r2, [r3, #8]
 80045a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	431a      	orrs	r2, r3
 80045a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045ac:	695b      	ldr	r3, [r3, #20]
 80045ae:	431a      	orrs	r2, r3
 80045b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045b4:	69db      	ldr	r3, [r3, #28]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80045bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80045c8:	f021 010c 	bic.w	r1, r1, #12
 80045cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80045d6:	430b      	orrs	r3, r1
 80045d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	695b      	ldr	r3, [r3, #20]
 80045e2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80045e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045ea:	6999      	ldr	r1, [r3, #24]
 80045ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	ea40 0301 	orr.w	r3, r0, r1
 80045f6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80045f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	4b8f      	ldr	r3, [pc, #572]	@ (800483c <UART_SetConfig+0x2cc>)
 8004600:	429a      	cmp	r2, r3
 8004602:	d005      	beq.n	8004610 <UART_SetConfig+0xa0>
 8004604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	4b8d      	ldr	r3, [pc, #564]	@ (8004840 <UART_SetConfig+0x2d0>)
 800460c:	429a      	cmp	r2, r3
 800460e:	d104      	bne.n	800461a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004610:	f7ff f862 	bl	80036d8 <HAL_RCC_GetPCLK2Freq>
 8004614:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004618:	e003      	b.n	8004622 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800461a:	f7ff f849 	bl	80036b0 <HAL_RCC_GetPCLK1Freq>
 800461e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004626:	69db      	ldr	r3, [r3, #28]
 8004628:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800462c:	f040 810c 	bne.w	8004848 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004630:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004634:	2200      	movs	r2, #0
 8004636:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800463a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800463e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004642:	4622      	mov	r2, r4
 8004644:	462b      	mov	r3, r5
 8004646:	1891      	adds	r1, r2, r2
 8004648:	65b9      	str	r1, [r7, #88]	@ 0x58
 800464a:	415b      	adcs	r3, r3
 800464c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800464e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004652:	4621      	mov	r1, r4
 8004654:	eb12 0801 	adds.w	r8, r2, r1
 8004658:	4629      	mov	r1, r5
 800465a:	eb43 0901 	adc.w	r9, r3, r1
 800465e:	f04f 0200 	mov.w	r2, #0
 8004662:	f04f 0300 	mov.w	r3, #0
 8004666:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800466a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800466e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004672:	4690      	mov	r8, r2
 8004674:	4699      	mov	r9, r3
 8004676:	4623      	mov	r3, r4
 8004678:	eb18 0303 	adds.w	r3, r8, r3
 800467c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004680:	462b      	mov	r3, r5
 8004682:	eb49 0303 	adc.w	r3, r9, r3
 8004686:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800468a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004696:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800469a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800469e:	460b      	mov	r3, r1
 80046a0:	18db      	adds	r3, r3, r3
 80046a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80046a4:	4613      	mov	r3, r2
 80046a6:	eb42 0303 	adc.w	r3, r2, r3
 80046aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80046ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80046b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80046b4:	f7fb fde4 	bl	8000280 <__aeabi_uldivmod>
 80046b8:	4602      	mov	r2, r0
 80046ba:	460b      	mov	r3, r1
 80046bc:	4b61      	ldr	r3, [pc, #388]	@ (8004844 <UART_SetConfig+0x2d4>)
 80046be:	fba3 2302 	umull	r2, r3, r3, r2
 80046c2:	095b      	lsrs	r3, r3, #5
 80046c4:	011c      	lsls	r4, r3, #4
 80046c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046ca:	2200      	movs	r2, #0
 80046cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80046d0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80046d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80046d8:	4642      	mov	r2, r8
 80046da:	464b      	mov	r3, r9
 80046dc:	1891      	adds	r1, r2, r2
 80046de:	64b9      	str	r1, [r7, #72]	@ 0x48
 80046e0:	415b      	adcs	r3, r3
 80046e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80046e8:	4641      	mov	r1, r8
 80046ea:	eb12 0a01 	adds.w	sl, r2, r1
 80046ee:	4649      	mov	r1, r9
 80046f0:	eb43 0b01 	adc.w	fp, r3, r1
 80046f4:	f04f 0200 	mov.w	r2, #0
 80046f8:	f04f 0300 	mov.w	r3, #0
 80046fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004700:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004704:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004708:	4692      	mov	sl, r2
 800470a:	469b      	mov	fp, r3
 800470c:	4643      	mov	r3, r8
 800470e:	eb1a 0303 	adds.w	r3, sl, r3
 8004712:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004716:	464b      	mov	r3, r9
 8004718:	eb4b 0303 	adc.w	r3, fp, r3
 800471c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800472c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004730:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004734:	460b      	mov	r3, r1
 8004736:	18db      	adds	r3, r3, r3
 8004738:	643b      	str	r3, [r7, #64]	@ 0x40
 800473a:	4613      	mov	r3, r2
 800473c:	eb42 0303 	adc.w	r3, r2, r3
 8004740:	647b      	str	r3, [r7, #68]	@ 0x44
 8004742:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004746:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800474a:	f7fb fd99 	bl	8000280 <__aeabi_uldivmod>
 800474e:	4602      	mov	r2, r0
 8004750:	460b      	mov	r3, r1
 8004752:	4611      	mov	r1, r2
 8004754:	4b3b      	ldr	r3, [pc, #236]	@ (8004844 <UART_SetConfig+0x2d4>)
 8004756:	fba3 2301 	umull	r2, r3, r3, r1
 800475a:	095b      	lsrs	r3, r3, #5
 800475c:	2264      	movs	r2, #100	@ 0x64
 800475e:	fb02 f303 	mul.w	r3, r2, r3
 8004762:	1acb      	subs	r3, r1, r3
 8004764:	00db      	lsls	r3, r3, #3
 8004766:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800476a:	4b36      	ldr	r3, [pc, #216]	@ (8004844 <UART_SetConfig+0x2d4>)
 800476c:	fba3 2302 	umull	r2, r3, r3, r2
 8004770:	095b      	lsrs	r3, r3, #5
 8004772:	005b      	lsls	r3, r3, #1
 8004774:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004778:	441c      	add	r4, r3
 800477a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800477e:	2200      	movs	r2, #0
 8004780:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004784:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004788:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800478c:	4642      	mov	r2, r8
 800478e:	464b      	mov	r3, r9
 8004790:	1891      	adds	r1, r2, r2
 8004792:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004794:	415b      	adcs	r3, r3
 8004796:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004798:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800479c:	4641      	mov	r1, r8
 800479e:	1851      	adds	r1, r2, r1
 80047a0:	6339      	str	r1, [r7, #48]	@ 0x30
 80047a2:	4649      	mov	r1, r9
 80047a4:	414b      	adcs	r3, r1
 80047a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80047a8:	f04f 0200 	mov.w	r2, #0
 80047ac:	f04f 0300 	mov.w	r3, #0
 80047b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80047b4:	4659      	mov	r1, fp
 80047b6:	00cb      	lsls	r3, r1, #3
 80047b8:	4651      	mov	r1, sl
 80047ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047be:	4651      	mov	r1, sl
 80047c0:	00ca      	lsls	r2, r1, #3
 80047c2:	4610      	mov	r0, r2
 80047c4:	4619      	mov	r1, r3
 80047c6:	4603      	mov	r3, r0
 80047c8:	4642      	mov	r2, r8
 80047ca:	189b      	adds	r3, r3, r2
 80047cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80047d0:	464b      	mov	r3, r9
 80047d2:	460a      	mov	r2, r1
 80047d4:	eb42 0303 	adc.w	r3, r2, r3
 80047d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80047dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80047e8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80047ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80047f0:	460b      	mov	r3, r1
 80047f2:	18db      	adds	r3, r3, r3
 80047f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047f6:	4613      	mov	r3, r2
 80047f8:	eb42 0303 	adc.w	r3, r2, r3
 80047fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004802:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004806:	f7fb fd3b 	bl	8000280 <__aeabi_uldivmod>
 800480a:	4602      	mov	r2, r0
 800480c:	460b      	mov	r3, r1
 800480e:	4b0d      	ldr	r3, [pc, #52]	@ (8004844 <UART_SetConfig+0x2d4>)
 8004810:	fba3 1302 	umull	r1, r3, r3, r2
 8004814:	095b      	lsrs	r3, r3, #5
 8004816:	2164      	movs	r1, #100	@ 0x64
 8004818:	fb01 f303 	mul.w	r3, r1, r3
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	00db      	lsls	r3, r3, #3
 8004820:	3332      	adds	r3, #50	@ 0x32
 8004822:	4a08      	ldr	r2, [pc, #32]	@ (8004844 <UART_SetConfig+0x2d4>)
 8004824:	fba2 2303 	umull	r2, r3, r2, r3
 8004828:	095b      	lsrs	r3, r3, #5
 800482a:	f003 0207 	and.w	r2, r3, #7
 800482e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4422      	add	r2, r4
 8004836:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004838:	e106      	b.n	8004a48 <UART_SetConfig+0x4d8>
 800483a:	bf00      	nop
 800483c:	40011000 	.word	0x40011000
 8004840:	40011400 	.word	0x40011400
 8004844:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004848:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800484c:	2200      	movs	r2, #0
 800484e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004852:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004856:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800485a:	4642      	mov	r2, r8
 800485c:	464b      	mov	r3, r9
 800485e:	1891      	adds	r1, r2, r2
 8004860:	6239      	str	r1, [r7, #32]
 8004862:	415b      	adcs	r3, r3
 8004864:	627b      	str	r3, [r7, #36]	@ 0x24
 8004866:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800486a:	4641      	mov	r1, r8
 800486c:	1854      	adds	r4, r2, r1
 800486e:	4649      	mov	r1, r9
 8004870:	eb43 0501 	adc.w	r5, r3, r1
 8004874:	f04f 0200 	mov.w	r2, #0
 8004878:	f04f 0300 	mov.w	r3, #0
 800487c:	00eb      	lsls	r3, r5, #3
 800487e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004882:	00e2      	lsls	r2, r4, #3
 8004884:	4614      	mov	r4, r2
 8004886:	461d      	mov	r5, r3
 8004888:	4643      	mov	r3, r8
 800488a:	18e3      	adds	r3, r4, r3
 800488c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004890:	464b      	mov	r3, r9
 8004892:	eb45 0303 	adc.w	r3, r5, r3
 8004896:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800489a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80048a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80048aa:	f04f 0200 	mov.w	r2, #0
 80048ae:	f04f 0300 	mov.w	r3, #0
 80048b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80048b6:	4629      	mov	r1, r5
 80048b8:	008b      	lsls	r3, r1, #2
 80048ba:	4621      	mov	r1, r4
 80048bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048c0:	4621      	mov	r1, r4
 80048c2:	008a      	lsls	r2, r1, #2
 80048c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80048c8:	f7fb fcda 	bl	8000280 <__aeabi_uldivmod>
 80048cc:	4602      	mov	r2, r0
 80048ce:	460b      	mov	r3, r1
 80048d0:	4b60      	ldr	r3, [pc, #384]	@ (8004a54 <UART_SetConfig+0x4e4>)
 80048d2:	fba3 2302 	umull	r2, r3, r3, r2
 80048d6:	095b      	lsrs	r3, r3, #5
 80048d8:	011c      	lsls	r4, r3, #4
 80048da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048de:	2200      	movs	r2, #0
 80048e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80048e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80048e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80048ec:	4642      	mov	r2, r8
 80048ee:	464b      	mov	r3, r9
 80048f0:	1891      	adds	r1, r2, r2
 80048f2:	61b9      	str	r1, [r7, #24]
 80048f4:	415b      	adcs	r3, r3
 80048f6:	61fb      	str	r3, [r7, #28]
 80048f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048fc:	4641      	mov	r1, r8
 80048fe:	1851      	adds	r1, r2, r1
 8004900:	6139      	str	r1, [r7, #16]
 8004902:	4649      	mov	r1, r9
 8004904:	414b      	adcs	r3, r1
 8004906:	617b      	str	r3, [r7, #20]
 8004908:	f04f 0200 	mov.w	r2, #0
 800490c:	f04f 0300 	mov.w	r3, #0
 8004910:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004914:	4659      	mov	r1, fp
 8004916:	00cb      	lsls	r3, r1, #3
 8004918:	4651      	mov	r1, sl
 800491a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800491e:	4651      	mov	r1, sl
 8004920:	00ca      	lsls	r2, r1, #3
 8004922:	4610      	mov	r0, r2
 8004924:	4619      	mov	r1, r3
 8004926:	4603      	mov	r3, r0
 8004928:	4642      	mov	r2, r8
 800492a:	189b      	adds	r3, r3, r2
 800492c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004930:	464b      	mov	r3, r9
 8004932:	460a      	mov	r2, r1
 8004934:	eb42 0303 	adc.w	r3, r2, r3
 8004938:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800493c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004946:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004948:	f04f 0200 	mov.w	r2, #0
 800494c:	f04f 0300 	mov.w	r3, #0
 8004950:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004954:	4649      	mov	r1, r9
 8004956:	008b      	lsls	r3, r1, #2
 8004958:	4641      	mov	r1, r8
 800495a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800495e:	4641      	mov	r1, r8
 8004960:	008a      	lsls	r2, r1, #2
 8004962:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004966:	f7fb fc8b 	bl	8000280 <__aeabi_uldivmod>
 800496a:	4602      	mov	r2, r0
 800496c:	460b      	mov	r3, r1
 800496e:	4611      	mov	r1, r2
 8004970:	4b38      	ldr	r3, [pc, #224]	@ (8004a54 <UART_SetConfig+0x4e4>)
 8004972:	fba3 2301 	umull	r2, r3, r3, r1
 8004976:	095b      	lsrs	r3, r3, #5
 8004978:	2264      	movs	r2, #100	@ 0x64
 800497a:	fb02 f303 	mul.w	r3, r2, r3
 800497e:	1acb      	subs	r3, r1, r3
 8004980:	011b      	lsls	r3, r3, #4
 8004982:	3332      	adds	r3, #50	@ 0x32
 8004984:	4a33      	ldr	r2, [pc, #204]	@ (8004a54 <UART_SetConfig+0x4e4>)
 8004986:	fba2 2303 	umull	r2, r3, r2, r3
 800498a:	095b      	lsrs	r3, r3, #5
 800498c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004990:	441c      	add	r4, r3
 8004992:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004996:	2200      	movs	r2, #0
 8004998:	673b      	str	r3, [r7, #112]	@ 0x70
 800499a:	677a      	str	r2, [r7, #116]	@ 0x74
 800499c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80049a0:	4642      	mov	r2, r8
 80049a2:	464b      	mov	r3, r9
 80049a4:	1891      	adds	r1, r2, r2
 80049a6:	60b9      	str	r1, [r7, #8]
 80049a8:	415b      	adcs	r3, r3
 80049aa:	60fb      	str	r3, [r7, #12]
 80049ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049b0:	4641      	mov	r1, r8
 80049b2:	1851      	adds	r1, r2, r1
 80049b4:	6039      	str	r1, [r7, #0]
 80049b6:	4649      	mov	r1, r9
 80049b8:	414b      	adcs	r3, r1
 80049ba:	607b      	str	r3, [r7, #4]
 80049bc:	f04f 0200 	mov.w	r2, #0
 80049c0:	f04f 0300 	mov.w	r3, #0
 80049c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80049c8:	4659      	mov	r1, fp
 80049ca:	00cb      	lsls	r3, r1, #3
 80049cc:	4651      	mov	r1, sl
 80049ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049d2:	4651      	mov	r1, sl
 80049d4:	00ca      	lsls	r2, r1, #3
 80049d6:	4610      	mov	r0, r2
 80049d8:	4619      	mov	r1, r3
 80049da:	4603      	mov	r3, r0
 80049dc:	4642      	mov	r2, r8
 80049de:	189b      	adds	r3, r3, r2
 80049e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80049e2:	464b      	mov	r3, r9
 80049e4:	460a      	mov	r2, r1
 80049e6:	eb42 0303 	adc.w	r3, r2, r3
 80049ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80049ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80049f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80049f8:	f04f 0200 	mov.w	r2, #0
 80049fc:	f04f 0300 	mov.w	r3, #0
 8004a00:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004a04:	4649      	mov	r1, r9
 8004a06:	008b      	lsls	r3, r1, #2
 8004a08:	4641      	mov	r1, r8
 8004a0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a0e:	4641      	mov	r1, r8
 8004a10:	008a      	lsls	r2, r1, #2
 8004a12:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004a16:	f7fb fc33 	bl	8000280 <__aeabi_uldivmod>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	460b      	mov	r3, r1
 8004a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8004a54 <UART_SetConfig+0x4e4>)
 8004a20:	fba3 1302 	umull	r1, r3, r3, r2
 8004a24:	095b      	lsrs	r3, r3, #5
 8004a26:	2164      	movs	r1, #100	@ 0x64
 8004a28:	fb01 f303 	mul.w	r3, r1, r3
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	011b      	lsls	r3, r3, #4
 8004a30:	3332      	adds	r3, #50	@ 0x32
 8004a32:	4a08      	ldr	r2, [pc, #32]	@ (8004a54 <UART_SetConfig+0x4e4>)
 8004a34:	fba2 2303 	umull	r2, r3, r2, r3
 8004a38:	095b      	lsrs	r3, r3, #5
 8004a3a:	f003 020f 	and.w	r2, r3, #15
 8004a3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4422      	add	r2, r4
 8004a46:	609a      	str	r2, [r3, #8]
}
 8004a48:	bf00      	nop
 8004a4a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a54:	51eb851f 	.word	0x51eb851f

08004a58 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004a5c:	4904      	ldr	r1, [pc, #16]	@ (8004a70 <MX_FATFS_Init+0x18>)
 8004a5e:	4805      	ldr	r0, [pc, #20]	@ (8004a74 <MX_FATFS_Init+0x1c>)
 8004a60:	f002 ff4e 	bl	8007900 <FATFS_LinkDriver>
 8004a64:	4603      	mov	r3, r0
 8004a66:	461a      	mov	r2, r3
 8004a68:	4b03      	ldr	r3, [pc, #12]	@ (8004a78 <MX_FATFS_Init+0x20>)
 8004a6a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004a6c:	bf00      	nop
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	20010064 	.word	0x20010064
 8004a74:	2000000c 	.word	0x2000000c
 8004a78:	20010060 	.word	0x20010060

08004a7c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004a80:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr

08004a8c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	4603      	mov	r3, r0
 8004a94:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;

	return USER_SPI_initialize(pdrv);
 8004a96:	79fb      	ldrb	r3, [r7, #7]
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f000 f9d3 	bl	8004e44 <USER_SPI_initialize>
 8004a9e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3708      	adds	r7, #8
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b082      	sub	sp, #8
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	4603      	mov	r3, r0
 8004ab0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
	return USER_SPI_status(pdrv);
 8004ab2:	79fb      	ldrb	r3, [r7, #7]
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f000 fab1 	bl	800501c <USER_SPI_status>
 8004aba:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3708      	adds	r7, #8
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}

08004ac4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b084      	sub	sp, #16
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	60b9      	str	r1, [r7, #8]
 8004acc:	607a      	str	r2, [r7, #4]
 8004ace:	603b      	str	r3, [r7, #0]
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
//    return RES_OK;

	return USER_SPI_read(pdrv, buff, sector, count);
 8004ad4:	7bf8      	ldrb	r0, [r7, #15]
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	687a      	ldr	r2, [r7, #4]
 8004ada:	68b9      	ldr	r1, [r7, #8]
 8004adc:	f000 fab4 	bl	8005048 <USER_SPI_read>
 8004ae0:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3710      	adds	r7, #16
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}

08004aea <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004aea:	b580      	push	{r7, lr}
 8004aec:	b084      	sub	sp, #16
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	60b9      	str	r1, [r7, #8]
 8004af2:	607a      	str	r2, [r7, #4]
 8004af4:	603b      	str	r3, [r7, #0]
 8004af6:	4603      	mov	r3, r0
 8004af8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
//    return RES_OK;
	return USER_SPI_write(pdrv, buff,  sector, count);
 8004afa:	7bf8      	ldrb	r0, [r7, #15]
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	68b9      	ldr	r1, [r7, #8]
 8004b02:	f000 fb07 	bl	8005114 <USER_SPI_write>
 8004b06:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3710      	adds	r7, #16
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}

08004b10 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	4603      	mov	r3, r0
 8004b18:	603a      	str	r2, [r7, #0]
 8004b1a:	71fb      	strb	r3, [r7, #7]
 8004b1c:	460b      	mov	r3, r1
 8004b1e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8004b20:	79b9      	ldrb	r1, [r7, #6]
 8004b22:	79fb      	ldrb	r3, [r7, #7]
 8004b24:	683a      	ldr	r2, [r7, #0]
 8004b26:	4618      	mov	r0, r3
 8004b28:	f000 fb70 	bl	800520c <USER_SPI_ioctl>
 8004b2c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3708      	adds	r7, #8
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
	...

08004b38 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b082      	sub	sp, #8
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8004b40:	f7fc fb08 	bl	8001154 <HAL_GetTick>
 8004b44:	4603      	mov	r3, r0
 8004b46:	4a04      	ldr	r2, [pc, #16]	@ (8004b58 <SPI_Timer_On+0x20>)
 8004b48:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8004b4a:	4a04      	ldr	r2, [pc, #16]	@ (8004b5c <SPI_Timer_On+0x24>)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6013      	str	r3, [r2, #0]
}
 8004b50:	bf00      	nop
 8004b52:	3708      	adds	r7, #8
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	2001006c 	.word	0x2001006c
 8004b5c:	20010070 	.word	0x20010070

08004b60 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8004b60:	b580      	push	{r7, lr}
 8004b62:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8004b64:	f7fc faf6 	bl	8001154 <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	4b06      	ldr	r3, [pc, #24]	@ (8004b84 <SPI_Timer_Status+0x24>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	1ad2      	subs	r2, r2, r3
 8004b70:	4b05      	ldr	r3, [pc, #20]	@ (8004b88 <SPI_Timer_Status+0x28>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	429a      	cmp	r2, r3
 8004b76:	bf34      	ite	cc
 8004b78:	2301      	movcc	r3, #1
 8004b7a:	2300      	movcs	r3, #0
 8004b7c:	b2db      	uxtb	r3, r3
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	2001006c 	.word	0x2001006c
 8004b88:	20010070 	.word	0x20010070

08004b8c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b086      	sub	sp, #24
 8004b90:	af02      	add	r7, sp, #8
 8004b92:	4603      	mov	r3, r0
 8004b94:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8004b96:	f107 020f 	add.w	r2, r7, #15
 8004b9a:	1df9      	adds	r1, r7, #7
 8004b9c:	2332      	movs	r3, #50	@ 0x32
 8004b9e:	9300      	str	r3, [sp, #0]
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	4804      	ldr	r0, [pc, #16]	@ (8004bb4 <xchg_spi+0x28>)
 8004ba4:	f7ff f8c7 	bl	8003d36 <HAL_SPI_TransmitReceive>
    return rxDat;
 8004ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3710      	adds	r7, #16
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	bf00      	nop
 8004bb4:	20000144 	.word	0x20000144

08004bb8 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8004bb8:	b590      	push	{r4, r7, lr}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	60fb      	str	r3, [r7, #12]
 8004bc6:	e00a      	b.n	8004bde <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	18d4      	adds	r4, r2, r3
 8004bce:	20ff      	movs	r0, #255	@ 0xff
 8004bd0:	f7ff ffdc 	bl	8004b8c <xchg_spi>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	3301      	adds	r3, #1
 8004bdc:	60fb      	str	r3, [r7, #12]
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d3f0      	bcc.n	8004bc8 <rcvr_spi_multi+0x10>
	}
}
 8004be6:	bf00      	nop
 8004be8:	bf00      	nop
 8004bea:	3714      	adds	r7, #20
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd90      	pop	{r4, r7, pc}

08004bf0 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b082      	sub	sp, #8
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	b29a      	uxth	r2, r3
 8004bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8004c02:	6879      	ldr	r1, [r7, #4]
 8004c04:	4803      	ldr	r0, [pc, #12]	@ (8004c14 <xmit_spi_multi+0x24>)
 8004c06:	f7fe ff52 	bl	8003aae <HAL_SPI_Transmit>
}
 8004c0a:	bf00      	nop
 8004c0c:	3708      	adds	r7, #8
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	20000144 	.word	0x20000144

08004c18 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8004c20:	f7fc fa98 	bl	8001154 <HAL_GetTick>
 8004c24:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8004c2a:	20ff      	movs	r0, #255	@ 0xff
 8004c2c:	f7ff ffae 	bl	8004b8c <xchg_spi>
 8004c30:	4603      	mov	r3, r0
 8004c32:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8004c34:	7bfb      	ldrb	r3, [r7, #15]
 8004c36:	2bff      	cmp	r3, #255	@ 0xff
 8004c38:	d007      	beq.n	8004c4a <wait_ready+0x32>
 8004c3a:	f7fc fa8b 	bl	8001154 <HAL_GetTick>
 8004c3e:	4602      	mov	r2, r0
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	1ad3      	subs	r3, r2, r3
 8004c44:	693a      	ldr	r2, [r7, #16]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d8ef      	bhi.n	8004c2a <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8004c4a:	7bfb      	ldrb	r3, [r7, #15]
 8004c4c:	2bff      	cmp	r3, #255	@ 0xff
 8004c4e:	bf0c      	ite	eq
 8004c50:	2301      	moveq	r3, #1
 8004c52:	2300      	movne	r3, #0
 8004c54:	b2db      	uxtb	r3, r3
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3718      	adds	r7, #24
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
	...

08004c60 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8004c64:	2201      	movs	r2, #1
 8004c66:	2110      	movs	r1, #16
 8004c68:	4803      	ldr	r0, [pc, #12]	@ (8004c78 <despiselect+0x18>)
 8004c6a:	f7fd f8f5 	bl	8001e58 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8004c6e:	20ff      	movs	r0, #255	@ 0xff
 8004c70:	f7ff ff8c 	bl	8004b8c <xchg_spi>

}
 8004c74:	bf00      	nop
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	40020000 	.word	0x40020000

08004c7c <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8004c80:	2200      	movs	r2, #0
 8004c82:	2110      	movs	r1, #16
 8004c84:	4809      	ldr	r0, [pc, #36]	@ (8004cac <spiselect+0x30>)
 8004c86:	f7fd f8e7 	bl	8001e58 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8004c8a:	20ff      	movs	r0, #255	@ 0xff
 8004c8c:	f7ff ff7e 	bl	8004b8c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8004c90:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004c94:	f7ff ffc0 	bl	8004c18 <wait_ready>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d001      	beq.n	8004ca2 <spiselect+0x26>
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e002      	b.n	8004ca8 <spiselect+0x2c>

	despiselect();
 8004ca2:	f7ff ffdd 	bl	8004c60 <despiselect>
	return 0;	/* Timeout */
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	40020000 	.word	0x40020000

08004cb0 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8004cba:	20c8      	movs	r0, #200	@ 0xc8
 8004cbc:	f7ff ff3c 	bl	8004b38 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8004cc0:	20ff      	movs	r0, #255	@ 0xff
 8004cc2:	f7ff ff63 	bl	8004b8c <xchg_spi>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8004cca:	7bfb      	ldrb	r3, [r7, #15]
 8004ccc:	2bff      	cmp	r3, #255	@ 0xff
 8004cce:	d104      	bne.n	8004cda <rcvr_datablock+0x2a>
 8004cd0:	f7ff ff46 	bl	8004b60 <SPI_Timer_Status>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d1f2      	bne.n	8004cc0 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8004cda:	7bfb      	ldrb	r3, [r7, #15]
 8004cdc:	2bfe      	cmp	r3, #254	@ 0xfe
 8004cde:	d001      	beq.n	8004ce4 <rcvr_datablock+0x34>
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	e00a      	b.n	8004cfa <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8004ce4:	6839      	ldr	r1, [r7, #0]
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f7ff ff66 	bl	8004bb8 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8004cec:	20ff      	movs	r0, #255	@ 0xff
 8004cee:	f7ff ff4d 	bl	8004b8c <xchg_spi>
 8004cf2:	20ff      	movs	r0, #255	@ 0xff
 8004cf4:	f7ff ff4a 	bl	8004b8c <xchg_spi>

	return 1;						/* Function succeeded */
 8004cf8:	2301      	movs	r3, #1
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3710      	adds	r7, #16
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}

08004d02 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8004d02:	b580      	push	{r7, lr}
 8004d04:	b084      	sub	sp, #16
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	6078      	str	r0, [r7, #4]
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8004d0e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004d12:	f7ff ff81 	bl	8004c18 <wait_ready>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d101      	bne.n	8004d20 <xmit_datablock+0x1e>
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	e01e      	b.n	8004d5e <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8004d20:	78fb      	ldrb	r3, [r7, #3]
 8004d22:	4618      	mov	r0, r3
 8004d24:	f7ff ff32 	bl	8004b8c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8004d28:	78fb      	ldrb	r3, [r7, #3]
 8004d2a:	2bfd      	cmp	r3, #253	@ 0xfd
 8004d2c:	d016      	beq.n	8004d5c <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8004d2e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f7ff ff5c 	bl	8004bf0 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8004d38:	20ff      	movs	r0, #255	@ 0xff
 8004d3a:	f7ff ff27 	bl	8004b8c <xchg_spi>
 8004d3e:	20ff      	movs	r0, #255	@ 0xff
 8004d40:	f7ff ff24 	bl	8004b8c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8004d44:	20ff      	movs	r0, #255	@ 0xff
 8004d46:	f7ff ff21 	bl	8004b8c <xchg_spi>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8004d4e:	7bfb      	ldrb	r3, [r7, #15]
 8004d50:	f003 031f 	and.w	r3, r3, #31
 8004d54:	2b05      	cmp	r3, #5
 8004d56:	d001      	beq.n	8004d5c <xmit_datablock+0x5a>
 8004d58:	2300      	movs	r3, #0
 8004d5a:	e000      	b.n	8004d5e <xmit_datablock+0x5c>
	}
	return 1;
 8004d5c:	2301      	movs	r3, #1
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3710      	adds	r7, #16
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}

08004d66 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8004d66:	b580      	push	{r7, lr}
 8004d68:	b084      	sub	sp, #16
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	6039      	str	r1, [r7, #0]
 8004d70:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8004d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	da0e      	bge.n	8004d98 <send_cmd+0x32>
		cmd &= 0x7F;
 8004d7a:	79fb      	ldrb	r3, [r7, #7]
 8004d7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d80:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8004d82:	2100      	movs	r1, #0
 8004d84:	2037      	movs	r0, #55	@ 0x37
 8004d86:	f7ff ffee 	bl	8004d66 <send_cmd>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8004d8e:	7bbb      	ldrb	r3, [r7, #14]
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d901      	bls.n	8004d98 <send_cmd+0x32>
 8004d94:	7bbb      	ldrb	r3, [r7, #14]
 8004d96:	e051      	b.n	8004e3c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8004d98:	79fb      	ldrb	r3, [r7, #7]
 8004d9a:	2b0c      	cmp	r3, #12
 8004d9c:	d008      	beq.n	8004db0 <send_cmd+0x4a>
		despiselect();
 8004d9e:	f7ff ff5f 	bl	8004c60 <despiselect>
		if (!spiselect()) return 0xFF;
 8004da2:	f7ff ff6b 	bl	8004c7c <spiselect>
 8004da6:	4603      	mov	r3, r0
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d101      	bne.n	8004db0 <send_cmd+0x4a>
 8004dac:	23ff      	movs	r3, #255	@ 0xff
 8004dae:	e045      	b.n	8004e3c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8004db0:	79fb      	ldrb	r3, [r7, #7]
 8004db2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	4618      	mov	r0, r3
 8004dba:	f7ff fee7 	bl	8004b8c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	0e1b      	lsrs	r3, r3, #24
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f7ff fee1 	bl	8004b8c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	0c1b      	lsrs	r3, r3, #16
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f7ff fedb 	bl	8004b8c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	0a1b      	lsrs	r3, r3, #8
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f7ff fed5 	bl	8004b8c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	4618      	mov	r0, r3
 8004de8:	f7ff fed0 	bl	8004b8c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8004dec:	2301      	movs	r3, #1
 8004dee:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8004df0:	79fb      	ldrb	r3, [r7, #7]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d101      	bne.n	8004dfa <send_cmd+0x94>
 8004df6:	2395      	movs	r3, #149	@ 0x95
 8004df8:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8004dfa:	79fb      	ldrb	r3, [r7, #7]
 8004dfc:	2b08      	cmp	r3, #8
 8004dfe:	d101      	bne.n	8004e04 <send_cmd+0x9e>
 8004e00:	2387      	movs	r3, #135	@ 0x87
 8004e02:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8004e04:	7bfb      	ldrb	r3, [r7, #15]
 8004e06:	4618      	mov	r0, r3
 8004e08:	f7ff fec0 	bl	8004b8c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8004e0c:	79fb      	ldrb	r3, [r7, #7]
 8004e0e:	2b0c      	cmp	r3, #12
 8004e10:	d102      	bne.n	8004e18 <send_cmd+0xb2>
 8004e12:	20ff      	movs	r0, #255	@ 0xff
 8004e14:	f7ff feba 	bl	8004b8c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8004e18:	230a      	movs	r3, #10
 8004e1a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8004e1c:	20ff      	movs	r0, #255	@ 0xff
 8004e1e:	f7ff feb5 	bl	8004b8c <xchg_spi>
 8004e22:	4603      	mov	r3, r0
 8004e24:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8004e26:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	da05      	bge.n	8004e3a <send_cmd+0xd4>
 8004e2e:	7bfb      	ldrb	r3, [r7, #15]
 8004e30:	3b01      	subs	r3, #1
 8004e32:	73fb      	strb	r3, [r7, #15]
 8004e34:	7bfb      	ldrb	r3, [r7, #15]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d1f0      	bne.n	8004e1c <send_cmd+0xb6>

	return res;							/* Return received response */
 8004e3a:	7bbb      	ldrb	r3, [r7, #14]
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3710      	adds	r7, #16
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8004e44:	b590      	push	{r4, r7, lr}
 8004e46:	b085      	sub	sp, #20
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8004e4e:	79fb      	ldrb	r3, [r7, #7]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d001      	beq.n	8004e58 <USER_SPI_initialize+0x14>
 8004e54:	2301      	movs	r3, #1
 8004e56:	e0d6      	b.n	8005006 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8004e58:	4b6d      	ldr	r3, [pc, #436]	@ (8005010 <USER_SPI_initialize+0x1cc>)
 8004e5a:	781b      	ldrb	r3, [r3, #0]
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	f003 0302 	and.w	r3, r3, #2
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d003      	beq.n	8004e6e <USER_SPI_initialize+0x2a>
 8004e66:	4b6a      	ldr	r3, [pc, #424]	@ (8005010 <USER_SPI_initialize+0x1cc>)
 8004e68:	781b      	ldrb	r3, [r3, #0]
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	e0cb      	b.n	8005006 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8004e6e:	4b69      	ldr	r3, [pc, #420]	@ (8005014 <USER_SPI_initialize+0x1d0>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8004e78:	4b66      	ldr	r3, [pc, #408]	@ (8005014 <USER_SPI_initialize+0x1d0>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 8004e80:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8004e82:	230a      	movs	r3, #10
 8004e84:	73fb      	strb	r3, [r7, #15]
 8004e86:	e005      	b.n	8004e94 <USER_SPI_initialize+0x50>
 8004e88:	20ff      	movs	r0, #255	@ 0xff
 8004e8a:	f7ff fe7f 	bl	8004b8c <xchg_spi>
 8004e8e:	7bfb      	ldrb	r3, [r7, #15]
 8004e90:	3b01      	subs	r3, #1
 8004e92:	73fb      	strb	r3, [r7, #15]
 8004e94:	7bfb      	ldrb	r3, [r7, #15]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d1f6      	bne.n	8004e88 <USER_SPI_initialize+0x44>

	ty = 0;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8004e9e:	2100      	movs	r1, #0
 8004ea0:	2000      	movs	r0, #0
 8004ea2:	f7ff ff60 	bl	8004d66 <send_cmd>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	f040 808b 	bne.w	8004fc4 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8004eae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004eb2:	f7ff fe41 	bl	8004b38 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8004eb6:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8004eba:	2008      	movs	r0, #8
 8004ebc:	f7ff ff53 	bl	8004d66 <send_cmd>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d151      	bne.n	8004f6a <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	73fb      	strb	r3, [r7, #15]
 8004eca:	e00d      	b.n	8004ee8 <USER_SPI_initialize+0xa4>
 8004ecc:	7bfc      	ldrb	r4, [r7, #15]
 8004ece:	20ff      	movs	r0, #255	@ 0xff
 8004ed0:	f7ff fe5c 	bl	8004b8c <xchg_spi>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	f104 0310 	add.w	r3, r4, #16
 8004edc:	443b      	add	r3, r7
 8004ede:	f803 2c08 	strb.w	r2, [r3, #-8]
 8004ee2:	7bfb      	ldrb	r3, [r7, #15]
 8004ee4:	3301      	adds	r3, #1
 8004ee6:	73fb      	strb	r3, [r7, #15]
 8004ee8:	7bfb      	ldrb	r3, [r7, #15]
 8004eea:	2b03      	cmp	r3, #3
 8004eec:	d9ee      	bls.n	8004ecc <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8004eee:	7abb      	ldrb	r3, [r7, #10]
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d167      	bne.n	8004fc4 <USER_SPI_initialize+0x180>
 8004ef4:	7afb      	ldrb	r3, [r7, #11]
 8004ef6:	2baa      	cmp	r3, #170	@ 0xaa
 8004ef8:	d164      	bne.n	8004fc4 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8004efa:	bf00      	nop
 8004efc:	f7ff fe30 	bl	8004b60 <SPI_Timer_Status>
 8004f00:	4603      	mov	r3, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d007      	beq.n	8004f16 <USER_SPI_initialize+0xd2>
 8004f06:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8004f0a:	20a9      	movs	r0, #169	@ 0xa9
 8004f0c:	f7ff ff2b 	bl	8004d66 <send_cmd>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d1f2      	bne.n	8004efc <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8004f16:	f7ff fe23 	bl	8004b60 <SPI_Timer_Status>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d051      	beq.n	8004fc4 <USER_SPI_initialize+0x180>
 8004f20:	2100      	movs	r1, #0
 8004f22:	203a      	movs	r0, #58	@ 0x3a
 8004f24:	f7ff ff1f 	bl	8004d66 <send_cmd>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d14a      	bne.n	8004fc4 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8004f2e:	2300      	movs	r3, #0
 8004f30:	73fb      	strb	r3, [r7, #15]
 8004f32:	e00d      	b.n	8004f50 <USER_SPI_initialize+0x10c>
 8004f34:	7bfc      	ldrb	r4, [r7, #15]
 8004f36:	20ff      	movs	r0, #255	@ 0xff
 8004f38:	f7ff fe28 	bl	8004b8c <xchg_spi>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	461a      	mov	r2, r3
 8004f40:	f104 0310 	add.w	r3, r4, #16
 8004f44:	443b      	add	r3, r7
 8004f46:	f803 2c08 	strb.w	r2, [r3, #-8]
 8004f4a:	7bfb      	ldrb	r3, [r7, #15]
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	73fb      	strb	r3, [r7, #15]
 8004f50:	7bfb      	ldrb	r3, [r7, #15]
 8004f52:	2b03      	cmp	r3, #3
 8004f54:	d9ee      	bls.n	8004f34 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8004f56:	7a3b      	ldrb	r3, [r7, #8]
 8004f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d001      	beq.n	8004f64 <USER_SPI_initialize+0x120>
 8004f60:	230c      	movs	r3, #12
 8004f62:	e000      	b.n	8004f66 <USER_SPI_initialize+0x122>
 8004f64:	2304      	movs	r3, #4
 8004f66:	737b      	strb	r3, [r7, #13]
 8004f68:	e02c      	b.n	8004fc4 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8004f6a:	2100      	movs	r1, #0
 8004f6c:	20a9      	movs	r0, #169	@ 0xa9
 8004f6e:	f7ff fefa 	bl	8004d66 <send_cmd>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d804      	bhi.n	8004f82 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8004f78:	2302      	movs	r3, #2
 8004f7a:	737b      	strb	r3, [r7, #13]
 8004f7c:	23a9      	movs	r3, #169	@ 0xa9
 8004f7e:	73bb      	strb	r3, [r7, #14]
 8004f80:	e003      	b.n	8004f8a <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8004f82:	2301      	movs	r3, #1
 8004f84:	737b      	strb	r3, [r7, #13]
 8004f86:	2301      	movs	r3, #1
 8004f88:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8004f8a:	bf00      	nop
 8004f8c:	f7ff fde8 	bl	8004b60 <SPI_Timer_Status>
 8004f90:	4603      	mov	r3, r0
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d007      	beq.n	8004fa6 <USER_SPI_initialize+0x162>
 8004f96:	7bbb      	ldrb	r3, [r7, #14]
 8004f98:	2100      	movs	r1, #0
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f7ff fee3 	bl	8004d66 <send_cmd>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1f2      	bne.n	8004f8c <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8004fa6:	f7ff fddb 	bl	8004b60 <SPI_Timer_Status>
 8004faa:	4603      	mov	r3, r0
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d007      	beq.n	8004fc0 <USER_SPI_initialize+0x17c>
 8004fb0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004fb4:	2010      	movs	r0, #16
 8004fb6:	f7ff fed6 	bl	8004d66 <send_cmd>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d001      	beq.n	8004fc4 <USER_SPI_initialize+0x180>
				ty = 0;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8004fc4:	4a14      	ldr	r2, [pc, #80]	@ (8005018 <USER_SPI_initialize+0x1d4>)
 8004fc6:	7b7b      	ldrb	r3, [r7, #13]
 8004fc8:	7013      	strb	r3, [r2, #0]
	despiselect();
 8004fca:	f7ff fe49 	bl	8004c60 <despiselect>

	if (ty) {			/* OK */
 8004fce:	7b7b      	ldrb	r3, [r7, #13]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d012      	beq.n	8004ffa <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8004fd4:	4b0f      	ldr	r3, [pc, #60]	@ (8005014 <USER_SPI_initialize+0x1d0>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8004fde:	4b0d      	ldr	r3, [pc, #52]	@ (8005014 <USER_SPI_initialize+0x1d0>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f042 0210 	orr.w	r2, r2, #16
 8004fe6:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8004fe8:	4b09      	ldr	r3, [pc, #36]	@ (8005010 <USER_SPI_initialize+0x1cc>)
 8004fea:	781b      	ldrb	r3, [r3, #0]
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	f023 0301 	bic.w	r3, r3, #1
 8004ff2:	b2da      	uxtb	r2, r3
 8004ff4:	4b06      	ldr	r3, [pc, #24]	@ (8005010 <USER_SPI_initialize+0x1cc>)
 8004ff6:	701a      	strb	r2, [r3, #0]
 8004ff8:	e002      	b.n	8005000 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8004ffa:	4b05      	ldr	r3, [pc, #20]	@ (8005010 <USER_SPI_initialize+0x1cc>)
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8005000:	4b03      	ldr	r3, [pc, #12]	@ (8005010 <USER_SPI_initialize+0x1cc>)
 8005002:	781b      	ldrb	r3, [r3, #0]
 8005004:	b2db      	uxtb	r3, r3
}
 8005006:	4618      	mov	r0, r3
 8005008:	3714      	adds	r7, #20
 800500a:	46bd      	mov	sp, r7
 800500c:	bd90      	pop	{r4, r7, pc}
 800500e:	bf00      	nop
 8005010:	20000020 	.word	0x20000020
 8005014:	20000144 	.word	0x20000144
 8005018:	20010068 	.word	0x20010068

0800501c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	4603      	mov	r3, r0
 8005024:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8005026:	79fb      	ldrb	r3, [r7, #7]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d001      	beq.n	8005030 <USER_SPI_status+0x14>
 800502c:	2301      	movs	r3, #1
 800502e:	e002      	b.n	8005036 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8005030:	4b04      	ldr	r3, [pc, #16]	@ (8005044 <USER_SPI_status+0x28>)
 8005032:	781b      	ldrb	r3, [r3, #0]
 8005034:	b2db      	uxtb	r3, r3
}
 8005036:	4618      	mov	r0, r3
 8005038:	370c      	adds	r7, #12
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	20000020 	.word	0x20000020

08005048 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	60b9      	str	r1, [r7, #8]
 8005050:	607a      	str	r2, [r7, #4]
 8005052:	603b      	str	r3, [r7, #0]
 8005054:	4603      	mov	r3, r0
 8005056:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005058:	7bfb      	ldrb	r3, [r7, #15]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d102      	bne.n	8005064 <USER_SPI_read+0x1c>
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d101      	bne.n	8005068 <USER_SPI_read+0x20>
 8005064:	2304      	movs	r3, #4
 8005066:	e04d      	b.n	8005104 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005068:	4b28      	ldr	r3, [pc, #160]	@ (800510c <USER_SPI_read+0xc4>)
 800506a:	781b      	ldrb	r3, [r3, #0]
 800506c:	b2db      	uxtb	r3, r3
 800506e:	f003 0301 	and.w	r3, r3, #1
 8005072:	2b00      	cmp	r3, #0
 8005074:	d001      	beq.n	800507a <USER_SPI_read+0x32>
 8005076:	2303      	movs	r3, #3
 8005078:	e044      	b.n	8005104 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800507a:	4b25      	ldr	r3, [pc, #148]	@ (8005110 <USER_SPI_read+0xc8>)
 800507c:	781b      	ldrb	r3, [r3, #0]
 800507e:	f003 0308 	and.w	r3, r3, #8
 8005082:	2b00      	cmp	r3, #0
 8005084:	d102      	bne.n	800508c <USER_SPI_read+0x44>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	025b      	lsls	r3, r3, #9
 800508a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	2b01      	cmp	r3, #1
 8005090:	d111      	bne.n	80050b6 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8005092:	6879      	ldr	r1, [r7, #4]
 8005094:	2011      	movs	r0, #17
 8005096:	f7ff fe66 	bl	8004d66 <send_cmd>
 800509a:	4603      	mov	r3, r0
 800509c:	2b00      	cmp	r3, #0
 800509e:	d129      	bne.n	80050f4 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80050a0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80050a4:	68b8      	ldr	r0, [r7, #8]
 80050a6:	f7ff fe03 	bl	8004cb0 <rcvr_datablock>
 80050aa:	4603      	mov	r3, r0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d021      	beq.n	80050f4 <USER_SPI_read+0xac>
			count = 0;
 80050b0:	2300      	movs	r3, #0
 80050b2:	603b      	str	r3, [r7, #0]
 80050b4:	e01e      	b.n	80050f4 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80050b6:	6879      	ldr	r1, [r7, #4]
 80050b8:	2012      	movs	r0, #18
 80050ba:	f7ff fe54 	bl	8004d66 <send_cmd>
 80050be:	4603      	mov	r3, r0
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d117      	bne.n	80050f4 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80050c4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80050c8:	68b8      	ldr	r0, [r7, #8]
 80050ca:	f7ff fdf1 	bl	8004cb0 <rcvr_datablock>
 80050ce:	4603      	mov	r3, r0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d00a      	beq.n	80050ea <USER_SPI_read+0xa2>
				buff += 512;
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80050da:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	3b01      	subs	r3, #1
 80050e0:	603b      	str	r3, [r7, #0]
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d1ed      	bne.n	80050c4 <USER_SPI_read+0x7c>
 80050e8:	e000      	b.n	80050ec <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80050ea:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80050ec:	2100      	movs	r1, #0
 80050ee:	200c      	movs	r0, #12
 80050f0:	f7ff fe39 	bl	8004d66 <send_cmd>
		}
	}
	despiselect();
 80050f4:	f7ff fdb4 	bl	8004c60 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	bf14      	ite	ne
 80050fe:	2301      	movne	r3, #1
 8005100:	2300      	moveq	r3, #0
 8005102:	b2db      	uxtb	r3, r3
}
 8005104:	4618      	mov	r0, r3
 8005106:	3710      	adds	r7, #16
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}
 800510c:	20000020 	.word	0x20000020
 8005110:	20010068 	.word	0x20010068

08005114 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	60b9      	str	r1, [r7, #8]
 800511c:	607a      	str	r2, [r7, #4]
 800511e:	603b      	str	r3, [r7, #0]
 8005120:	4603      	mov	r3, r0
 8005122:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005124:	7bfb      	ldrb	r3, [r7, #15]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d102      	bne.n	8005130 <USER_SPI_write+0x1c>
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d101      	bne.n	8005134 <USER_SPI_write+0x20>
 8005130:	2304      	movs	r3, #4
 8005132:	e063      	b.n	80051fc <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8005134:	4b33      	ldr	r3, [pc, #204]	@ (8005204 <USER_SPI_write+0xf0>)
 8005136:	781b      	ldrb	r3, [r3, #0]
 8005138:	b2db      	uxtb	r3, r3
 800513a:	f003 0301 	and.w	r3, r3, #1
 800513e:	2b00      	cmp	r3, #0
 8005140:	d001      	beq.n	8005146 <USER_SPI_write+0x32>
 8005142:	2303      	movs	r3, #3
 8005144:	e05a      	b.n	80051fc <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8005146:	4b2f      	ldr	r3, [pc, #188]	@ (8005204 <USER_SPI_write+0xf0>)
 8005148:	781b      	ldrb	r3, [r3, #0]
 800514a:	b2db      	uxtb	r3, r3
 800514c:	f003 0304 	and.w	r3, r3, #4
 8005150:	2b00      	cmp	r3, #0
 8005152:	d001      	beq.n	8005158 <USER_SPI_write+0x44>
 8005154:	2302      	movs	r3, #2
 8005156:	e051      	b.n	80051fc <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8005158:	4b2b      	ldr	r3, [pc, #172]	@ (8005208 <USER_SPI_write+0xf4>)
 800515a:	781b      	ldrb	r3, [r3, #0]
 800515c:	f003 0308 	and.w	r3, r3, #8
 8005160:	2b00      	cmp	r3, #0
 8005162:	d102      	bne.n	800516a <USER_SPI_write+0x56>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	025b      	lsls	r3, r3, #9
 8005168:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	2b01      	cmp	r3, #1
 800516e:	d110      	bne.n	8005192 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8005170:	6879      	ldr	r1, [r7, #4]
 8005172:	2018      	movs	r0, #24
 8005174:	f7ff fdf7 	bl	8004d66 <send_cmd>
 8005178:	4603      	mov	r3, r0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d136      	bne.n	80051ec <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800517e:	21fe      	movs	r1, #254	@ 0xfe
 8005180:	68b8      	ldr	r0, [r7, #8]
 8005182:	f7ff fdbe 	bl	8004d02 <xmit_datablock>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d02f      	beq.n	80051ec <USER_SPI_write+0xd8>
			count = 0;
 800518c:	2300      	movs	r3, #0
 800518e:	603b      	str	r3, [r7, #0]
 8005190:	e02c      	b.n	80051ec <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8005192:	4b1d      	ldr	r3, [pc, #116]	@ (8005208 <USER_SPI_write+0xf4>)
 8005194:	781b      	ldrb	r3, [r3, #0]
 8005196:	f003 0306 	and.w	r3, r3, #6
 800519a:	2b00      	cmp	r3, #0
 800519c:	d003      	beq.n	80051a6 <USER_SPI_write+0x92>
 800519e:	6839      	ldr	r1, [r7, #0]
 80051a0:	2097      	movs	r0, #151	@ 0x97
 80051a2:	f7ff fde0 	bl	8004d66 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80051a6:	6879      	ldr	r1, [r7, #4]
 80051a8:	2019      	movs	r0, #25
 80051aa:	f7ff fddc 	bl	8004d66 <send_cmd>
 80051ae:	4603      	mov	r3, r0
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d11b      	bne.n	80051ec <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80051b4:	21fc      	movs	r1, #252	@ 0xfc
 80051b6:	68b8      	ldr	r0, [r7, #8]
 80051b8:	f7ff fda3 	bl	8004d02 <xmit_datablock>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d00a      	beq.n	80051d8 <USER_SPI_write+0xc4>
				buff += 512;
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80051c8:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	3b01      	subs	r3, #1
 80051ce:	603b      	str	r3, [r7, #0]
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1ee      	bne.n	80051b4 <USER_SPI_write+0xa0>
 80051d6:	e000      	b.n	80051da <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80051d8:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80051da:	21fd      	movs	r1, #253	@ 0xfd
 80051dc:	2000      	movs	r0, #0
 80051de:	f7ff fd90 	bl	8004d02 <xmit_datablock>
 80051e2:	4603      	mov	r3, r0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d101      	bne.n	80051ec <USER_SPI_write+0xd8>
 80051e8:	2301      	movs	r3, #1
 80051ea:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80051ec:	f7ff fd38 	bl	8004c60 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	bf14      	ite	ne
 80051f6:	2301      	movne	r3, #1
 80051f8:	2300      	moveq	r3, #0
 80051fa:	b2db      	uxtb	r3, r3
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3710      	adds	r7, #16
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}
 8005204:	20000020 	.word	0x20000020
 8005208:	20010068 	.word	0x20010068

0800520c <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b08c      	sub	sp, #48	@ 0x30
 8005210:	af00      	add	r7, sp, #0
 8005212:	4603      	mov	r3, r0
 8005214:	603a      	str	r2, [r7, #0]
 8005216:	71fb      	strb	r3, [r7, #7]
 8005218:	460b      	mov	r3, r1
 800521a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800521c:	79fb      	ldrb	r3, [r7, #7]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d001      	beq.n	8005226 <USER_SPI_ioctl+0x1a>
 8005222:	2304      	movs	r3, #4
 8005224:	e15a      	b.n	80054dc <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005226:	4baf      	ldr	r3, [pc, #700]	@ (80054e4 <USER_SPI_ioctl+0x2d8>)
 8005228:	781b      	ldrb	r3, [r3, #0]
 800522a:	b2db      	uxtb	r3, r3
 800522c:	f003 0301 	and.w	r3, r3, #1
 8005230:	2b00      	cmp	r3, #0
 8005232:	d001      	beq.n	8005238 <USER_SPI_ioctl+0x2c>
 8005234:	2303      	movs	r3, #3
 8005236:	e151      	b.n	80054dc <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 800523e:	79bb      	ldrb	r3, [r7, #6]
 8005240:	2b04      	cmp	r3, #4
 8005242:	f200 8136 	bhi.w	80054b2 <USER_SPI_ioctl+0x2a6>
 8005246:	a201      	add	r2, pc, #4	@ (adr r2, 800524c <USER_SPI_ioctl+0x40>)
 8005248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800524c:	08005261 	.word	0x08005261
 8005250:	08005275 	.word	0x08005275
 8005254:	080054b3 	.word	0x080054b3
 8005258:	08005321 	.word	0x08005321
 800525c:	08005417 	.word	0x08005417
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8005260:	f7ff fd0c 	bl	8004c7c <spiselect>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	f000 8127 	beq.w	80054ba <USER_SPI_ioctl+0x2ae>
 800526c:	2300      	movs	r3, #0
 800526e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8005272:	e122      	b.n	80054ba <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8005274:	2100      	movs	r1, #0
 8005276:	2009      	movs	r0, #9
 8005278:	f7ff fd75 	bl	8004d66 <send_cmd>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	f040 811d 	bne.w	80054be <USER_SPI_ioctl+0x2b2>
 8005284:	f107 030c 	add.w	r3, r7, #12
 8005288:	2110      	movs	r1, #16
 800528a:	4618      	mov	r0, r3
 800528c:	f7ff fd10 	bl	8004cb0 <rcvr_datablock>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	f000 8113 	beq.w	80054be <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8005298:	7b3b      	ldrb	r3, [r7, #12]
 800529a:	099b      	lsrs	r3, r3, #6
 800529c:	b2db      	uxtb	r3, r3
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d111      	bne.n	80052c6 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80052a2:	7d7b      	ldrb	r3, [r7, #21]
 80052a4:	461a      	mov	r2, r3
 80052a6:	7d3b      	ldrb	r3, [r7, #20]
 80052a8:	021b      	lsls	r3, r3, #8
 80052aa:	4413      	add	r3, r2
 80052ac:	461a      	mov	r2, r3
 80052ae:	7cfb      	ldrb	r3, [r7, #19]
 80052b0:	041b      	lsls	r3, r3, #16
 80052b2:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80052b6:	4413      	add	r3, r2
 80052b8:	3301      	adds	r3, #1
 80052ba:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	029a      	lsls	r2, r3, #10
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	601a      	str	r2, [r3, #0]
 80052c4:	e028      	b.n	8005318 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80052c6:	7c7b      	ldrb	r3, [r7, #17]
 80052c8:	f003 030f 	and.w	r3, r3, #15
 80052cc:	b2da      	uxtb	r2, r3
 80052ce:	7dbb      	ldrb	r3, [r7, #22]
 80052d0:	09db      	lsrs	r3, r3, #7
 80052d2:	b2db      	uxtb	r3, r3
 80052d4:	4413      	add	r3, r2
 80052d6:	b2da      	uxtb	r2, r3
 80052d8:	7d7b      	ldrb	r3, [r7, #21]
 80052da:	005b      	lsls	r3, r3, #1
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	f003 0306 	and.w	r3, r3, #6
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	4413      	add	r3, r2
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	3302      	adds	r3, #2
 80052ea:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80052ee:	7d3b      	ldrb	r3, [r7, #20]
 80052f0:	099b      	lsrs	r3, r3, #6
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	461a      	mov	r2, r3
 80052f6:	7cfb      	ldrb	r3, [r7, #19]
 80052f8:	009b      	lsls	r3, r3, #2
 80052fa:	441a      	add	r2, r3
 80052fc:	7cbb      	ldrb	r3, [r7, #18]
 80052fe:	029b      	lsls	r3, r3, #10
 8005300:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005304:	4413      	add	r3, r2
 8005306:	3301      	adds	r3, #1
 8005308:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800530a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800530e:	3b09      	subs	r3, #9
 8005310:	69fa      	ldr	r2, [r7, #28]
 8005312:	409a      	lsls	r2, r3
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8005318:	2300      	movs	r3, #0
 800531a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800531e:	e0ce      	b.n	80054be <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8005320:	4b71      	ldr	r3, [pc, #452]	@ (80054e8 <USER_SPI_ioctl+0x2dc>)
 8005322:	781b      	ldrb	r3, [r3, #0]
 8005324:	f003 0304 	and.w	r3, r3, #4
 8005328:	2b00      	cmp	r3, #0
 800532a:	d031      	beq.n	8005390 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800532c:	2100      	movs	r1, #0
 800532e:	208d      	movs	r0, #141	@ 0x8d
 8005330:	f7ff fd19 	bl	8004d66 <send_cmd>
 8005334:	4603      	mov	r3, r0
 8005336:	2b00      	cmp	r3, #0
 8005338:	f040 80c3 	bne.w	80054c2 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800533c:	20ff      	movs	r0, #255	@ 0xff
 800533e:	f7ff fc25 	bl	8004b8c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8005342:	f107 030c 	add.w	r3, r7, #12
 8005346:	2110      	movs	r1, #16
 8005348:	4618      	mov	r0, r3
 800534a:	f7ff fcb1 	bl	8004cb0 <rcvr_datablock>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	f000 80b6 	beq.w	80054c2 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8005356:	2330      	movs	r3, #48	@ 0x30
 8005358:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800535c:	e007      	b.n	800536e <USER_SPI_ioctl+0x162>
 800535e:	20ff      	movs	r0, #255	@ 0xff
 8005360:	f7ff fc14 	bl	8004b8c <xchg_spi>
 8005364:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005368:	3b01      	subs	r3, #1
 800536a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800536e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005372:	2b00      	cmp	r3, #0
 8005374:	d1f3      	bne.n	800535e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8005376:	7dbb      	ldrb	r3, [r7, #22]
 8005378:	091b      	lsrs	r3, r3, #4
 800537a:	b2db      	uxtb	r3, r3
 800537c:	461a      	mov	r2, r3
 800537e:	2310      	movs	r3, #16
 8005380:	fa03 f202 	lsl.w	r2, r3, r2
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8005388:	2300      	movs	r3, #0
 800538a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800538e:	e098      	b.n	80054c2 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8005390:	2100      	movs	r1, #0
 8005392:	2009      	movs	r0, #9
 8005394:	f7ff fce7 	bl	8004d66 <send_cmd>
 8005398:	4603      	mov	r3, r0
 800539a:	2b00      	cmp	r3, #0
 800539c:	f040 8091 	bne.w	80054c2 <USER_SPI_ioctl+0x2b6>
 80053a0:	f107 030c 	add.w	r3, r7, #12
 80053a4:	2110      	movs	r1, #16
 80053a6:	4618      	mov	r0, r3
 80053a8:	f7ff fc82 	bl	8004cb0 <rcvr_datablock>
 80053ac:	4603      	mov	r3, r0
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	f000 8087 	beq.w	80054c2 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80053b4:	4b4c      	ldr	r3, [pc, #304]	@ (80054e8 <USER_SPI_ioctl+0x2dc>)
 80053b6:	781b      	ldrb	r3, [r3, #0]
 80053b8:	f003 0302 	and.w	r3, r3, #2
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d012      	beq.n	80053e6 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80053c0:	7dbb      	ldrb	r3, [r7, #22]
 80053c2:	005b      	lsls	r3, r3, #1
 80053c4:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80053c8:	7dfa      	ldrb	r2, [r7, #23]
 80053ca:	09d2      	lsrs	r2, r2, #7
 80053cc:	b2d2      	uxtb	r2, r2
 80053ce:	4413      	add	r3, r2
 80053d0:	1c5a      	adds	r2, r3, #1
 80053d2:	7e7b      	ldrb	r3, [r7, #25]
 80053d4:	099b      	lsrs	r3, r3, #6
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	3b01      	subs	r3, #1
 80053da:	fa02 f303 	lsl.w	r3, r2, r3
 80053de:	461a      	mov	r2, r3
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	601a      	str	r2, [r3, #0]
 80053e4:	e013      	b.n	800540e <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80053e6:	7dbb      	ldrb	r3, [r7, #22]
 80053e8:	109b      	asrs	r3, r3, #2
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	f003 031f 	and.w	r3, r3, #31
 80053f0:	3301      	adds	r3, #1
 80053f2:	7dfa      	ldrb	r2, [r7, #23]
 80053f4:	00d2      	lsls	r2, r2, #3
 80053f6:	f002 0218 	and.w	r2, r2, #24
 80053fa:	7df9      	ldrb	r1, [r7, #23]
 80053fc:	0949      	lsrs	r1, r1, #5
 80053fe:	b2c9      	uxtb	r1, r1
 8005400:	440a      	add	r2, r1
 8005402:	3201      	adds	r2, #1
 8005404:	fb02 f303 	mul.w	r3, r2, r3
 8005408:	461a      	mov	r2, r3
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800540e:	2300      	movs	r3, #0
 8005410:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8005414:	e055      	b.n	80054c2 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8005416:	4b34      	ldr	r3, [pc, #208]	@ (80054e8 <USER_SPI_ioctl+0x2dc>)
 8005418:	781b      	ldrb	r3, [r3, #0]
 800541a:	f003 0306 	and.w	r3, r3, #6
 800541e:	2b00      	cmp	r3, #0
 8005420:	d051      	beq.n	80054c6 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8005422:	f107 020c 	add.w	r2, r7, #12
 8005426:	79fb      	ldrb	r3, [r7, #7]
 8005428:	210b      	movs	r1, #11
 800542a:	4618      	mov	r0, r3
 800542c:	f7ff feee 	bl	800520c <USER_SPI_ioctl>
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	d149      	bne.n	80054ca <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8005436:	7b3b      	ldrb	r3, [r7, #12]
 8005438:	099b      	lsrs	r3, r3, #6
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b00      	cmp	r3, #0
 800543e:	d104      	bne.n	800544a <USER_SPI_ioctl+0x23e>
 8005440:	7dbb      	ldrb	r3, [r7, #22]
 8005442:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005446:	2b00      	cmp	r3, #0
 8005448:	d041      	beq.n	80054ce <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	623b      	str	r3, [r7, #32]
 800544e:	6a3b      	ldr	r3, [r7, #32]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005454:	6a3b      	ldr	r3, [r7, #32]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800545a:	4b23      	ldr	r3, [pc, #140]	@ (80054e8 <USER_SPI_ioctl+0x2dc>)
 800545c:	781b      	ldrb	r3, [r3, #0]
 800545e:	f003 0308 	and.w	r3, r3, #8
 8005462:	2b00      	cmp	r3, #0
 8005464:	d105      	bne.n	8005472 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8005466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005468:	025b      	lsls	r3, r3, #9
 800546a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800546c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800546e:	025b      	lsls	r3, r3, #9
 8005470:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8005472:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005474:	2020      	movs	r0, #32
 8005476:	f7ff fc76 	bl	8004d66 <send_cmd>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d128      	bne.n	80054d2 <USER_SPI_ioctl+0x2c6>
 8005480:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005482:	2021      	movs	r0, #33	@ 0x21
 8005484:	f7ff fc6f 	bl	8004d66 <send_cmd>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	d121      	bne.n	80054d2 <USER_SPI_ioctl+0x2c6>
 800548e:	2100      	movs	r1, #0
 8005490:	2026      	movs	r0, #38	@ 0x26
 8005492:	f7ff fc68 	bl	8004d66 <send_cmd>
 8005496:	4603      	mov	r3, r0
 8005498:	2b00      	cmp	r3, #0
 800549a:	d11a      	bne.n	80054d2 <USER_SPI_ioctl+0x2c6>
 800549c:	f247 5030 	movw	r0, #30000	@ 0x7530
 80054a0:	f7ff fbba 	bl	8004c18 <wait_ready>
 80054a4:	4603      	mov	r3, r0
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d013      	beq.n	80054d2 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80054aa:	2300      	movs	r3, #0
 80054ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80054b0:	e00f      	b.n	80054d2 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80054b2:	2304      	movs	r3, #4
 80054b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80054b8:	e00c      	b.n	80054d4 <USER_SPI_ioctl+0x2c8>
		break;
 80054ba:	bf00      	nop
 80054bc:	e00a      	b.n	80054d4 <USER_SPI_ioctl+0x2c8>
		break;
 80054be:	bf00      	nop
 80054c0:	e008      	b.n	80054d4 <USER_SPI_ioctl+0x2c8>
		break;
 80054c2:	bf00      	nop
 80054c4:	e006      	b.n	80054d4 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80054c6:	bf00      	nop
 80054c8:	e004      	b.n	80054d4 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80054ca:	bf00      	nop
 80054cc:	e002      	b.n	80054d4 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80054ce:	bf00      	nop
 80054d0:	e000      	b.n	80054d4 <USER_SPI_ioctl+0x2c8>
		break;
 80054d2:	bf00      	nop
	}

	despiselect();
 80054d4:	f7ff fbc4 	bl	8004c60 <despiselect>

	return res;
 80054d8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80054dc:	4618      	mov	r0, r3
 80054de:	3730      	adds	r7, #48	@ 0x30
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}
 80054e4:	20000020 	.word	0x20000020
 80054e8:	20010068 	.word	0x20010068

080054ec <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b084      	sub	sp, #16
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	4603      	mov	r3, r0
 80054f4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80054f6:	79fb      	ldrb	r3, [r7, #7]
 80054f8:	4a08      	ldr	r2, [pc, #32]	@ (800551c <disk_status+0x30>)
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	4413      	add	r3, r2
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	79fa      	ldrb	r2, [r7, #7]
 8005504:	4905      	ldr	r1, [pc, #20]	@ (800551c <disk_status+0x30>)
 8005506:	440a      	add	r2, r1
 8005508:	7a12      	ldrb	r2, [r2, #8]
 800550a:	4610      	mov	r0, r2
 800550c:	4798      	blx	r3
 800550e:	4603      	mov	r3, r0
 8005510:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005512:	7bfb      	ldrb	r3, [r7, #15]
}
 8005514:	4618      	mov	r0, r3
 8005516:	3710      	adds	r7, #16
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}
 800551c:	2001009c 	.word	0x2001009c

08005520 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	4603      	mov	r3, r0
 8005528:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800552a:	2300      	movs	r3, #0
 800552c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800552e:	79fb      	ldrb	r3, [r7, #7]
 8005530:	4a0e      	ldr	r2, [pc, #56]	@ (800556c <disk_initialize+0x4c>)
 8005532:	5cd3      	ldrb	r3, [r2, r3]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d114      	bne.n	8005562 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005538:	79fb      	ldrb	r3, [r7, #7]
 800553a:	4a0c      	ldr	r2, [pc, #48]	@ (800556c <disk_initialize+0x4c>)
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	4413      	add	r3, r2
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	79fa      	ldrb	r2, [r7, #7]
 8005546:	4909      	ldr	r1, [pc, #36]	@ (800556c <disk_initialize+0x4c>)
 8005548:	440a      	add	r2, r1
 800554a:	7a12      	ldrb	r2, [r2, #8]
 800554c:	4610      	mov	r0, r2
 800554e:	4798      	blx	r3
 8005550:	4603      	mov	r3, r0
 8005552:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8005554:	7bfb      	ldrb	r3, [r7, #15]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d103      	bne.n	8005562 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800555a:	79fb      	ldrb	r3, [r7, #7]
 800555c:	4a03      	ldr	r2, [pc, #12]	@ (800556c <disk_initialize+0x4c>)
 800555e:	2101      	movs	r1, #1
 8005560:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8005562:	7bfb      	ldrb	r3, [r7, #15]
}
 8005564:	4618      	mov	r0, r3
 8005566:	3710      	adds	r7, #16
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}
 800556c:	2001009c 	.word	0x2001009c

08005570 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005570:	b590      	push	{r4, r7, lr}
 8005572:	b087      	sub	sp, #28
 8005574:	af00      	add	r7, sp, #0
 8005576:	60b9      	str	r1, [r7, #8]
 8005578:	607a      	str	r2, [r7, #4]
 800557a:	603b      	str	r3, [r7, #0]
 800557c:	4603      	mov	r3, r0
 800557e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005580:	7bfb      	ldrb	r3, [r7, #15]
 8005582:	4a0a      	ldr	r2, [pc, #40]	@ (80055ac <disk_read+0x3c>)
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	4413      	add	r3, r2
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	689c      	ldr	r4, [r3, #8]
 800558c:	7bfb      	ldrb	r3, [r7, #15]
 800558e:	4a07      	ldr	r2, [pc, #28]	@ (80055ac <disk_read+0x3c>)
 8005590:	4413      	add	r3, r2
 8005592:	7a18      	ldrb	r0, [r3, #8]
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	68b9      	ldr	r1, [r7, #8]
 800559a:	47a0      	blx	r4
 800559c:	4603      	mov	r3, r0
 800559e:	75fb      	strb	r3, [r7, #23]
  return res;
 80055a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	371c      	adds	r7, #28
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd90      	pop	{r4, r7, pc}
 80055aa:	bf00      	nop
 80055ac:	2001009c 	.word	0x2001009c

080055b0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80055b0:	b590      	push	{r4, r7, lr}
 80055b2:	b087      	sub	sp, #28
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	60b9      	str	r1, [r7, #8]
 80055b8:	607a      	str	r2, [r7, #4]
 80055ba:	603b      	str	r3, [r7, #0]
 80055bc:	4603      	mov	r3, r0
 80055be:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80055c0:	7bfb      	ldrb	r3, [r7, #15]
 80055c2:	4a0a      	ldr	r2, [pc, #40]	@ (80055ec <disk_write+0x3c>)
 80055c4:	009b      	lsls	r3, r3, #2
 80055c6:	4413      	add	r3, r2
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	68dc      	ldr	r4, [r3, #12]
 80055cc:	7bfb      	ldrb	r3, [r7, #15]
 80055ce:	4a07      	ldr	r2, [pc, #28]	@ (80055ec <disk_write+0x3c>)
 80055d0:	4413      	add	r3, r2
 80055d2:	7a18      	ldrb	r0, [r3, #8]
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	68b9      	ldr	r1, [r7, #8]
 80055da:	47a0      	blx	r4
 80055dc:	4603      	mov	r3, r0
 80055de:	75fb      	strb	r3, [r7, #23]
  return res;
 80055e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	371c      	adds	r7, #28
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd90      	pop	{r4, r7, pc}
 80055ea:	bf00      	nop
 80055ec:	2001009c 	.word	0x2001009c

080055f0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80055f0:	b480      	push	{r7}
 80055f2:	b085      	sub	sp, #20
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	3301      	adds	r3, #1
 80055fc:	781b      	ldrb	r3, [r3, #0]
 80055fe:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8005600:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005604:	021b      	lsls	r3, r3, #8
 8005606:	b21a      	sxth	r2, r3
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	781b      	ldrb	r3, [r3, #0]
 800560c:	b21b      	sxth	r3, r3
 800560e:	4313      	orrs	r3, r2
 8005610:	b21b      	sxth	r3, r3
 8005612:	81fb      	strh	r3, [r7, #14]
	return rv;
 8005614:	89fb      	ldrh	r3, [r7, #14]
}
 8005616:	4618      	mov	r0, r3
 8005618:	3714      	adds	r7, #20
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr

08005622 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8005622:	b480      	push	{r7}
 8005624:	b085      	sub	sp, #20
 8005626:	af00      	add	r7, sp, #0
 8005628:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	3303      	adds	r3, #3
 800562e:	781b      	ldrb	r3, [r3, #0]
 8005630:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	021b      	lsls	r3, r3, #8
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	3202      	adds	r2, #2
 800563a:	7812      	ldrb	r2, [r2, #0]
 800563c:	4313      	orrs	r3, r2
 800563e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	021b      	lsls	r3, r3, #8
 8005644:	687a      	ldr	r2, [r7, #4]
 8005646:	3201      	adds	r2, #1
 8005648:	7812      	ldrb	r2, [r2, #0]
 800564a:	4313      	orrs	r3, r2
 800564c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	021b      	lsls	r3, r3, #8
 8005652:	687a      	ldr	r2, [r7, #4]
 8005654:	7812      	ldrb	r2, [r2, #0]
 8005656:	4313      	orrs	r3, r2
 8005658:	60fb      	str	r3, [r7, #12]
	return rv;
 800565a:	68fb      	ldr	r3, [r7, #12]
}
 800565c:	4618      	mov	r0, r3
 800565e:	3714      	adds	r7, #20
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
 8005670:	460b      	mov	r3, r1
 8005672:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	1c5a      	adds	r2, r3, #1
 8005678:	607a      	str	r2, [r7, #4]
 800567a:	887a      	ldrh	r2, [r7, #2]
 800567c:	b2d2      	uxtb	r2, r2
 800567e:	701a      	strb	r2, [r3, #0]
 8005680:	887b      	ldrh	r3, [r7, #2]
 8005682:	0a1b      	lsrs	r3, r3, #8
 8005684:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	1c5a      	adds	r2, r3, #1
 800568a:	607a      	str	r2, [r7, #4]
 800568c:	887a      	ldrh	r2, [r7, #2]
 800568e:	b2d2      	uxtb	r2, r2
 8005690:	701a      	strb	r2, [r3, #0]
}
 8005692:	bf00      	nop
 8005694:	370c      	adds	r7, #12
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr

0800569e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800569e:	b480      	push	{r7}
 80056a0:	b083      	sub	sp, #12
 80056a2:	af00      	add	r7, sp, #0
 80056a4:	6078      	str	r0, [r7, #4]
 80056a6:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	1c5a      	adds	r2, r3, #1
 80056ac:	607a      	str	r2, [r7, #4]
 80056ae:	683a      	ldr	r2, [r7, #0]
 80056b0:	b2d2      	uxtb	r2, r2
 80056b2:	701a      	strb	r2, [r3, #0]
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	0a1b      	lsrs	r3, r3, #8
 80056b8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	1c5a      	adds	r2, r3, #1
 80056be:	607a      	str	r2, [r7, #4]
 80056c0:	683a      	ldr	r2, [r7, #0]
 80056c2:	b2d2      	uxtb	r2, r2
 80056c4:	701a      	strb	r2, [r3, #0]
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	0a1b      	lsrs	r3, r3, #8
 80056ca:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	1c5a      	adds	r2, r3, #1
 80056d0:	607a      	str	r2, [r7, #4]
 80056d2:	683a      	ldr	r2, [r7, #0]
 80056d4:	b2d2      	uxtb	r2, r2
 80056d6:	701a      	strb	r2, [r3, #0]
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	0a1b      	lsrs	r3, r3, #8
 80056dc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	1c5a      	adds	r2, r3, #1
 80056e2:	607a      	str	r2, [r7, #4]
 80056e4:	683a      	ldr	r2, [r7, #0]
 80056e6:	b2d2      	uxtb	r2, r2
 80056e8:	701a      	strb	r2, [r3, #0]
}
 80056ea:	bf00      	nop
 80056ec:	370c      	adds	r7, #12
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr

080056f6 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80056f6:	b480      	push	{r7}
 80056f8:	b087      	sub	sp, #28
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	60f8      	str	r0, [r7, #12]
 80056fe:	60b9      	str	r1, [r7, #8]
 8005700:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d00d      	beq.n	800572c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8005710:	693a      	ldr	r2, [r7, #16]
 8005712:	1c53      	adds	r3, r2, #1
 8005714:	613b      	str	r3, [r7, #16]
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	1c59      	adds	r1, r3, #1
 800571a:	6179      	str	r1, [r7, #20]
 800571c:	7812      	ldrb	r2, [r2, #0]
 800571e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	3b01      	subs	r3, #1
 8005724:	607b      	str	r3, [r7, #4]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d1f1      	bne.n	8005710 <mem_cpy+0x1a>
	}
}
 800572c:	bf00      	nop
 800572e:	371c      	adds	r7, #28
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr

08005738 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005738:	b480      	push	{r7}
 800573a:	b087      	sub	sp, #28
 800573c:	af00      	add	r7, sp, #0
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	60b9      	str	r1, [r7, #8]
 8005742:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	1c5a      	adds	r2, r3, #1
 800574c:	617a      	str	r2, [r7, #20]
 800574e:	68ba      	ldr	r2, [r7, #8]
 8005750:	b2d2      	uxtb	r2, r2
 8005752:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	3b01      	subs	r3, #1
 8005758:	607b      	str	r3, [r7, #4]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d1f3      	bne.n	8005748 <mem_set+0x10>
}
 8005760:	bf00      	nop
 8005762:	bf00      	nop
 8005764:	371c      	adds	r7, #28
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr

0800576e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800576e:	b480      	push	{r7}
 8005770:	b089      	sub	sp, #36	@ 0x24
 8005772:	af00      	add	r7, sp, #0
 8005774:	60f8      	str	r0, [r7, #12]
 8005776:	60b9      	str	r1, [r7, #8]
 8005778:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	61fb      	str	r3, [r7, #28]
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005782:	2300      	movs	r3, #0
 8005784:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	1c5a      	adds	r2, r3, #1
 800578a:	61fa      	str	r2, [r7, #28]
 800578c:	781b      	ldrb	r3, [r3, #0]
 800578e:	4619      	mov	r1, r3
 8005790:	69bb      	ldr	r3, [r7, #24]
 8005792:	1c5a      	adds	r2, r3, #1
 8005794:	61ba      	str	r2, [r7, #24]
 8005796:	781b      	ldrb	r3, [r3, #0]
 8005798:	1acb      	subs	r3, r1, r3
 800579a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	3b01      	subs	r3, #1
 80057a0:	607b      	str	r3, [r7, #4]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d002      	beq.n	80057ae <mem_cmp+0x40>
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d0eb      	beq.n	8005786 <mem_cmp+0x18>

	return r;
 80057ae:	697b      	ldr	r3, [r7, #20]
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3724      	adds	r7, #36	@ 0x24
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr

080057bc <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80057bc:	b480      	push	{r7}
 80057be:	b083      	sub	sp, #12
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
 80057c4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80057c6:	e002      	b.n	80057ce <chk_chr+0x12>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	3301      	adds	r3, #1
 80057cc:	607b      	str	r3, [r7, #4]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	781b      	ldrb	r3, [r3, #0]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d005      	beq.n	80057e2 <chk_chr+0x26>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	781b      	ldrb	r3, [r3, #0]
 80057da:	461a      	mov	r2, r3
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	4293      	cmp	r3, r2
 80057e0:	d1f2      	bne.n	80057c8 <chk_chr+0xc>
	return *str;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	781b      	ldrb	r3, [r3, #0]
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	370c      	adds	r7, #12
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr
	...

080057f4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b085      	sub	sp, #20
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80057fe:	2300      	movs	r3, #0
 8005800:	60bb      	str	r3, [r7, #8]
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	60fb      	str	r3, [r7, #12]
 8005806:	e029      	b.n	800585c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8005808:	4a27      	ldr	r2, [pc, #156]	@ (80058a8 <chk_lock+0xb4>)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	011b      	lsls	r3, r3, #4
 800580e:	4413      	add	r3, r2
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d01d      	beq.n	8005852 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005816:	4a24      	ldr	r2, [pc, #144]	@ (80058a8 <chk_lock+0xb4>)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	011b      	lsls	r3, r3, #4
 800581c:	4413      	add	r3, r2
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	429a      	cmp	r2, r3
 8005826:	d116      	bne.n	8005856 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8005828:	4a1f      	ldr	r2, [pc, #124]	@ (80058a8 <chk_lock+0xb4>)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	011b      	lsls	r3, r3, #4
 800582e:	4413      	add	r3, r2
 8005830:	3304      	adds	r3, #4
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005838:	429a      	cmp	r2, r3
 800583a:	d10c      	bne.n	8005856 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800583c:	4a1a      	ldr	r2, [pc, #104]	@ (80058a8 <chk_lock+0xb4>)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	011b      	lsls	r3, r3, #4
 8005842:	4413      	add	r3, r2
 8005844:	3308      	adds	r3, #8
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800584c:	429a      	cmp	r2, r3
 800584e:	d102      	bne.n	8005856 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005850:	e007      	b.n	8005862 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8005852:	2301      	movs	r3, #1
 8005854:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	3301      	adds	r3, #1
 800585a:	60fb      	str	r3, [r7, #12]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2b01      	cmp	r3, #1
 8005860:	d9d2      	bls.n	8005808 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2b02      	cmp	r3, #2
 8005866:	d109      	bne.n	800587c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d102      	bne.n	8005874 <chk_lock+0x80>
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	2b02      	cmp	r3, #2
 8005872:	d101      	bne.n	8005878 <chk_lock+0x84>
 8005874:	2300      	movs	r3, #0
 8005876:	e010      	b.n	800589a <chk_lock+0xa6>
 8005878:	2312      	movs	r3, #18
 800587a:	e00e      	b.n	800589a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d108      	bne.n	8005894 <chk_lock+0xa0>
 8005882:	4a09      	ldr	r2, [pc, #36]	@ (80058a8 <chk_lock+0xb4>)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	011b      	lsls	r3, r3, #4
 8005888:	4413      	add	r3, r2
 800588a:	330c      	adds	r3, #12
 800588c:	881b      	ldrh	r3, [r3, #0]
 800588e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005892:	d101      	bne.n	8005898 <chk_lock+0xa4>
 8005894:	2310      	movs	r3, #16
 8005896:	e000      	b.n	800589a <chk_lock+0xa6>
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3714      	adds	r7, #20
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop
 80058a8:	2001007c 	.word	0x2001007c

080058ac <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80058b2:	2300      	movs	r3, #0
 80058b4:	607b      	str	r3, [r7, #4]
 80058b6:	e002      	b.n	80058be <enq_lock+0x12>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	3301      	adds	r3, #1
 80058bc:	607b      	str	r3, [r7, #4]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d806      	bhi.n	80058d2 <enq_lock+0x26>
 80058c4:	4a09      	ldr	r2, [pc, #36]	@ (80058ec <enq_lock+0x40>)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	011b      	lsls	r3, r3, #4
 80058ca:	4413      	add	r3, r2
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d1f2      	bne.n	80058b8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2b02      	cmp	r3, #2
 80058d6:	bf14      	ite	ne
 80058d8:	2301      	movne	r3, #1
 80058da:	2300      	moveq	r3, #0
 80058dc:	b2db      	uxtb	r3, r3
}
 80058de:	4618      	mov	r0, r3
 80058e0:	370c      	adds	r7, #12
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr
 80058ea:	bf00      	nop
 80058ec:	2001007c 	.word	0x2001007c

080058f0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80058fa:	2300      	movs	r3, #0
 80058fc:	60fb      	str	r3, [r7, #12]
 80058fe:	e01f      	b.n	8005940 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8005900:	4a41      	ldr	r2, [pc, #260]	@ (8005a08 <inc_lock+0x118>)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	011b      	lsls	r3, r3, #4
 8005906:	4413      	add	r3, r2
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	429a      	cmp	r2, r3
 8005910:	d113      	bne.n	800593a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8005912:	4a3d      	ldr	r2, [pc, #244]	@ (8005a08 <inc_lock+0x118>)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	011b      	lsls	r3, r3, #4
 8005918:	4413      	add	r3, r2
 800591a:	3304      	adds	r3, #4
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8005922:	429a      	cmp	r2, r3
 8005924:	d109      	bne.n	800593a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8005926:	4a38      	ldr	r2, [pc, #224]	@ (8005a08 <inc_lock+0x118>)
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	011b      	lsls	r3, r3, #4
 800592c:	4413      	add	r3, r2
 800592e:	3308      	adds	r3, #8
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8005936:	429a      	cmp	r2, r3
 8005938:	d006      	beq.n	8005948 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	3301      	adds	r3, #1
 800593e:	60fb      	str	r3, [r7, #12]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2b01      	cmp	r3, #1
 8005944:	d9dc      	bls.n	8005900 <inc_lock+0x10>
 8005946:	e000      	b.n	800594a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8005948:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2b02      	cmp	r3, #2
 800594e:	d132      	bne.n	80059b6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005950:	2300      	movs	r3, #0
 8005952:	60fb      	str	r3, [r7, #12]
 8005954:	e002      	b.n	800595c <inc_lock+0x6c>
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	3301      	adds	r3, #1
 800595a:	60fb      	str	r3, [r7, #12]
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2b01      	cmp	r3, #1
 8005960:	d806      	bhi.n	8005970 <inc_lock+0x80>
 8005962:	4a29      	ldr	r2, [pc, #164]	@ (8005a08 <inc_lock+0x118>)
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	011b      	lsls	r3, r3, #4
 8005968:	4413      	add	r3, r2
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d1f2      	bne.n	8005956 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2b02      	cmp	r3, #2
 8005974:	d101      	bne.n	800597a <inc_lock+0x8a>
 8005976:	2300      	movs	r3, #0
 8005978:	e040      	b.n	80059fc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	4922      	ldr	r1, [pc, #136]	@ (8005a08 <inc_lock+0x118>)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	011b      	lsls	r3, r3, #4
 8005984:	440b      	add	r3, r1
 8005986:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	689a      	ldr	r2, [r3, #8]
 800598c:	491e      	ldr	r1, [pc, #120]	@ (8005a08 <inc_lock+0x118>)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	011b      	lsls	r3, r3, #4
 8005992:	440b      	add	r3, r1
 8005994:	3304      	adds	r3, #4
 8005996:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	695a      	ldr	r2, [r3, #20]
 800599c:	491a      	ldr	r1, [pc, #104]	@ (8005a08 <inc_lock+0x118>)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	011b      	lsls	r3, r3, #4
 80059a2:	440b      	add	r3, r1
 80059a4:	3308      	adds	r3, #8
 80059a6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80059a8:	4a17      	ldr	r2, [pc, #92]	@ (8005a08 <inc_lock+0x118>)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	011b      	lsls	r3, r3, #4
 80059ae:	4413      	add	r3, r2
 80059b0:	330c      	adds	r3, #12
 80059b2:	2200      	movs	r2, #0
 80059b4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d009      	beq.n	80059d0 <inc_lock+0xe0>
 80059bc:	4a12      	ldr	r2, [pc, #72]	@ (8005a08 <inc_lock+0x118>)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	011b      	lsls	r3, r3, #4
 80059c2:	4413      	add	r3, r2
 80059c4:	330c      	adds	r3, #12
 80059c6:	881b      	ldrh	r3, [r3, #0]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d001      	beq.n	80059d0 <inc_lock+0xe0>
 80059cc:	2300      	movs	r3, #0
 80059ce:	e015      	b.n	80059fc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d108      	bne.n	80059e8 <inc_lock+0xf8>
 80059d6:	4a0c      	ldr	r2, [pc, #48]	@ (8005a08 <inc_lock+0x118>)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	011b      	lsls	r3, r3, #4
 80059dc:	4413      	add	r3, r2
 80059de:	330c      	adds	r3, #12
 80059e0:	881b      	ldrh	r3, [r3, #0]
 80059e2:	3301      	adds	r3, #1
 80059e4:	b29a      	uxth	r2, r3
 80059e6:	e001      	b.n	80059ec <inc_lock+0xfc>
 80059e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80059ec:	4906      	ldr	r1, [pc, #24]	@ (8005a08 <inc_lock+0x118>)
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	011b      	lsls	r3, r3, #4
 80059f2:	440b      	add	r3, r1
 80059f4:	330c      	adds	r3, #12
 80059f6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	3301      	adds	r3, #1
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3714      	adds	r7, #20
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr
 8005a08:	2001007c 	.word	0x2001007c

08005a0c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b085      	sub	sp, #20
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005a14:	2300      	movs	r3, #0
 8005a16:	60fb      	str	r3, [r7, #12]
 8005a18:	e010      	b.n	8005a3c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005a1a:	4a0d      	ldr	r2, [pc, #52]	@ (8005a50 <clear_lock+0x44>)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	011b      	lsls	r3, r3, #4
 8005a20:	4413      	add	r3, r2
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	687a      	ldr	r2, [r7, #4]
 8005a26:	429a      	cmp	r2, r3
 8005a28:	d105      	bne.n	8005a36 <clear_lock+0x2a>
 8005a2a:	4a09      	ldr	r2, [pc, #36]	@ (8005a50 <clear_lock+0x44>)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	011b      	lsls	r3, r3, #4
 8005a30:	4413      	add	r3, r2
 8005a32:	2200      	movs	r2, #0
 8005a34:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	3301      	adds	r3, #1
 8005a3a:	60fb      	str	r3, [r7, #12]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d9eb      	bls.n	8005a1a <clear_lock+0xe>
	}
}
 8005a42:	bf00      	nop
 8005a44:	bf00      	nop
 8005a46:	3714      	adds	r7, #20
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr
 8005a50:	2001007c 	.word	0x2001007c

08005a54 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b086      	sub	sp, #24
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	78db      	ldrb	r3, [r3, #3]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d034      	beq.n	8005ad2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a6c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	7858      	ldrb	r0, [r3, #1]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8005a78:	2301      	movs	r3, #1
 8005a7a:	697a      	ldr	r2, [r7, #20]
 8005a7c:	f7ff fd98 	bl	80055b0 <disk_write>
 8005a80:	4603      	mov	r3, r0
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d002      	beq.n	8005a8c <sync_window+0x38>
			res = FR_DISK_ERR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	73fb      	strb	r3, [r7, #15]
 8005a8a:	e022      	b.n	8005ad2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6a1b      	ldr	r3, [r3, #32]
 8005a96:	697a      	ldr	r2, [r7, #20]
 8005a98:	1ad2      	subs	r2, r2, r3
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	699b      	ldr	r3, [r3, #24]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d217      	bcs.n	8005ad2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	789b      	ldrb	r3, [r3, #2]
 8005aa6:	613b      	str	r3, [r7, #16]
 8005aa8:	e010      	b.n	8005acc <sync_window+0x78>
					wsect += fs->fsize;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	699b      	ldr	r3, [r3, #24]
 8005aae:	697a      	ldr	r2, [r7, #20]
 8005ab0:	4413      	add	r3, r2
 8005ab2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	7858      	ldrb	r0, [r3, #1]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8005abe:	2301      	movs	r3, #1
 8005ac0:	697a      	ldr	r2, [r7, #20]
 8005ac2:	f7ff fd75 	bl	80055b0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	3b01      	subs	r3, #1
 8005aca:	613b      	str	r3, [r7, #16]
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d8eb      	bhi.n	8005aaa <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8005ad2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3718      	adds	r7, #24
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}

08005adc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aee:	683a      	ldr	r2, [r7, #0]
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d01b      	beq.n	8005b2c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f7ff ffad 	bl	8005a54 <sync_window>
 8005afa:	4603      	mov	r3, r0
 8005afc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005afe:	7bfb      	ldrb	r3, [r7, #15]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d113      	bne.n	8005b2c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	7858      	ldrb	r0, [r3, #1]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8005b0e:	2301      	movs	r3, #1
 8005b10:	683a      	ldr	r2, [r7, #0]
 8005b12:	f7ff fd2d 	bl	8005570 <disk_read>
 8005b16:	4603      	mov	r3, r0
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d004      	beq.n	8005b26 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005b1c:	f04f 33ff 	mov.w	r3, #4294967295
 8005b20:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	683a      	ldr	r2, [r7, #0]
 8005b2a:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8005b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3710      	adds	r7, #16
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}

08005b36 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005b36:	b480      	push	{r7}
 8005b38:	b083      	sub	sp, #12
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	6078      	str	r0, [r7, #4]
 8005b3e:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	3b02      	subs	r3, #2
 8005b44:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	695b      	ldr	r3, [r3, #20]
 8005b4a:	3b02      	subs	r3, #2
 8005b4c:	683a      	ldr	r2, [r7, #0]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d301      	bcc.n	8005b56 <clust2sect+0x20>
 8005b52:	2300      	movs	r3, #0
 8005b54:	e008      	b.n	8005b68 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	895b      	ldrh	r3, [r3, #10]
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	fb03 f202 	mul.w	r2, r3, r2
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b66:	4413      	add	r3, r2
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	370c      	adds	r7, #12
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr

08005b74 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b086      	sub	sp, #24
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d904      	bls.n	8005b94 <get_fat+0x20>
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	683a      	ldr	r2, [r7, #0]
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d302      	bcc.n	8005b9a <get_fat+0x26>
		val = 1;	/* Internal error */
 8005b94:	2301      	movs	r3, #1
 8005b96:	617b      	str	r3, [r7, #20]
 8005b98:	e08e      	b.n	8005cb8 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8005b9e:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	781b      	ldrb	r3, [r3, #0]
 8005ba4:	2b03      	cmp	r3, #3
 8005ba6:	d061      	beq.n	8005c6c <get_fat+0xf8>
 8005ba8:	2b03      	cmp	r3, #3
 8005baa:	dc7b      	bgt.n	8005ca4 <get_fat+0x130>
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d002      	beq.n	8005bb6 <get_fat+0x42>
 8005bb0:	2b02      	cmp	r3, #2
 8005bb2:	d041      	beq.n	8005c38 <get_fat+0xc4>
 8005bb4:	e076      	b.n	8005ca4 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	60fb      	str	r3, [r7, #12]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	085b      	lsrs	r3, r3, #1
 8005bbe:	68fa      	ldr	r2, [r7, #12]
 8005bc0:	4413      	add	r3, r2
 8005bc2:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	6a1a      	ldr	r2, [r3, #32]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	0a5b      	lsrs	r3, r3, #9
 8005bcc:	4413      	add	r3, r2
 8005bce:	4619      	mov	r1, r3
 8005bd0:	6938      	ldr	r0, [r7, #16]
 8005bd2:	f7ff ff83 	bl	8005adc <move_window>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d166      	bne.n	8005caa <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	1c5a      	adds	r2, r3, #1
 8005be0:	60fa      	str	r2, [r7, #12]
 8005be2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005be6:	693a      	ldr	r2, [r7, #16]
 8005be8:	4413      	add	r3, r2
 8005bea:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005bee:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	6a1a      	ldr	r2, [r3, #32]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	0a5b      	lsrs	r3, r3, #9
 8005bf8:	4413      	add	r3, r2
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	6938      	ldr	r0, [r7, #16]
 8005bfe:	f7ff ff6d 	bl	8005adc <move_window>
 8005c02:	4603      	mov	r3, r0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d152      	bne.n	8005cae <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c0e:	693a      	ldr	r2, [r7, #16]
 8005c10:	4413      	add	r3, r2
 8005c12:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005c16:	021b      	lsls	r3, r3, #8
 8005c18:	68ba      	ldr	r2, [r7, #8]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	f003 0301 	and.w	r3, r3, #1
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d002      	beq.n	8005c2e <get_fat+0xba>
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	091b      	lsrs	r3, r3, #4
 8005c2c:	e002      	b.n	8005c34 <get_fat+0xc0>
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c34:	617b      	str	r3, [r7, #20]
			break;
 8005c36:	e03f      	b.n	8005cb8 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	6a1a      	ldr	r2, [r3, #32]
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	0a1b      	lsrs	r3, r3, #8
 8005c40:	4413      	add	r3, r2
 8005c42:	4619      	mov	r1, r3
 8005c44:	6938      	ldr	r0, [r7, #16]
 8005c46:	f7ff ff49 	bl	8005adc <move_window>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d130      	bne.n	8005cb2 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	005b      	lsls	r3, r3, #1
 8005c5a:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8005c5e:	4413      	add	r3, r2
 8005c60:	4618      	mov	r0, r3
 8005c62:	f7ff fcc5 	bl	80055f0 <ld_word>
 8005c66:	4603      	mov	r3, r0
 8005c68:	617b      	str	r3, [r7, #20]
			break;
 8005c6a:	e025      	b.n	8005cb8 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	6a1a      	ldr	r2, [r3, #32]
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	09db      	lsrs	r3, r3, #7
 8005c74:	4413      	add	r3, r2
 8005c76:	4619      	mov	r1, r3
 8005c78:	6938      	ldr	r0, [r7, #16]
 8005c7a:	f7ff ff2f 	bl	8005adc <move_window>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d118      	bne.n	8005cb6 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	009b      	lsls	r3, r3, #2
 8005c8e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8005c92:	4413      	add	r3, r2
 8005c94:	4618      	mov	r0, r3
 8005c96:	f7ff fcc4 	bl	8005622 <ld_dword>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005ca0:	617b      	str	r3, [r7, #20]
			break;
 8005ca2:	e009      	b.n	8005cb8 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	617b      	str	r3, [r7, #20]
 8005ca8:	e006      	b.n	8005cb8 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005caa:	bf00      	nop
 8005cac:	e004      	b.n	8005cb8 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005cae:	bf00      	nop
 8005cb0:	e002      	b.n	8005cb8 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005cb2:	bf00      	nop
 8005cb4:	e000      	b.n	8005cb8 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005cb6:	bf00      	nop
		}
	}

	return val;
 8005cb8:	697b      	ldr	r3, [r7, #20]
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3718      	adds	r7, #24
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}

08005cc2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8005cc2:	b590      	push	{r4, r7, lr}
 8005cc4:	b089      	sub	sp, #36	@ 0x24
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	60f8      	str	r0, [r7, #12]
 8005cca:	60b9      	str	r1, [r7, #8]
 8005ccc:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8005cce:	2302      	movs	r3, #2
 8005cd0:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	f240 80d9 	bls.w	8005e8c <put_fat+0x1ca>
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	695b      	ldr	r3, [r3, #20]
 8005cde:	68ba      	ldr	r2, [r7, #8]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	f080 80d3 	bcs.w	8005e8c <put_fat+0x1ca>
		switch (fs->fs_type) {
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	781b      	ldrb	r3, [r3, #0]
 8005cea:	2b03      	cmp	r3, #3
 8005cec:	f000 8096 	beq.w	8005e1c <put_fat+0x15a>
 8005cf0:	2b03      	cmp	r3, #3
 8005cf2:	f300 80cb 	bgt.w	8005e8c <put_fat+0x1ca>
 8005cf6:	2b01      	cmp	r3, #1
 8005cf8:	d002      	beq.n	8005d00 <put_fat+0x3e>
 8005cfa:	2b02      	cmp	r3, #2
 8005cfc:	d06e      	beq.n	8005ddc <put_fat+0x11a>
 8005cfe:	e0c5      	b.n	8005e8c <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	61bb      	str	r3, [r7, #24]
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	085b      	lsrs	r3, r3, #1
 8005d08:	69ba      	ldr	r2, [r7, #24]
 8005d0a:	4413      	add	r3, r2
 8005d0c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	6a1a      	ldr	r2, [r3, #32]
 8005d12:	69bb      	ldr	r3, [r7, #24]
 8005d14:	0a5b      	lsrs	r3, r3, #9
 8005d16:	4413      	add	r3, r2
 8005d18:	4619      	mov	r1, r3
 8005d1a:	68f8      	ldr	r0, [r7, #12]
 8005d1c:	f7ff fede 	bl	8005adc <move_window>
 8005d20:	4603      	mov	r3, r0
 8005d22:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005d24:	7ffb      	ldrb	r3, [r7, #31]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	f040 80a9 	bne.w	8005e7e <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005d32:	69bb      	ldr	r3, [r7, #24]
 8005d34:	1c59      	adds	r1, r3, #1
 8005d36:	61b9      	str	r1, [r7, #24]
 8005d38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d3c:	4413      	add	r3, r2
 8005d3e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	f003 0301 	and.w	r3, r3, #1
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d00d      	beq.n	8005d66 <put_fat+0xa4>
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	781b      	ldrb	r3, [r3, #0]
 8005d4e:	b25b      	sxtb	r3, r3
 8005d50:	f003 030f 	and.w	r3, r3, #15
 8005d54:	b25a      	sxtb	r2, r3
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	b25b      	sxtb	r3, r3
 8005d5a:	011b      	lsls	r3, r3, #4
 8005d5c:	b25b      	sxtb	r3, r3
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	b25b      	sxtb	r3, r3
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	e001      	b.n	8005d6a <put_fat+0xa8>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	697a      	ldr	r2, [r7, #20]
 8005d6c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2201      	movs	r2, #1
 8005d72:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6a1a      	ldr	r2, [r3, #32]
 8005d78:	69bb      	ldr	r3, [r7, #24]
 8005d7a:	0a5b      	lsrs	r3, r3, #9
 8005d7c:	4413      	add	r3, r2
 8005d7e:	4619      	mov	r1, r3
 8005d80:	68f8      	ldr	r0, [r7, #12]
 8005d82:	f7ff feab 	bl	8005adc <move_window>
 8005d86:	4603      	mov	r3, r0
 8005d88:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005d8a:	7ffb      	ldrb	r3, [r7, #31]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d178      	bne.n	8005e82 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005d96:	69bb      	ldr	r3, [r7, #24]
 8005d98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d9c:	4413      	add	r3, r2
 8005d9e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	f003 0301 	and.w	r3, r3, #1
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d003      	beq.n	8005db2 <put_fat+0xf0>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	091b      	lsrs	r3, r3, #4
 8005dae:	b2db      	uxtb	r3, r3
 8005db0:	e00e      	b.n	8005dd0 <put_fat+0x10e>
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	781b      	ldrb	r3, [r3, #0]
 8005db6:	b25b      	sxtb	r3, r3
 8005db8:	f023 030f 	bic.w	r3, r3, #15
 8005dbc:	b25a      	sxtb	r2, r3
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	0a1b      	lsrs	r3, r3, #8
 8005dc2:	b25b      	sxtb	r3, r3
 8005dc4:	f003 030f 	and.w	r3, r3, #15
 8005dc8:	b25b      	sxtb	r3, r3
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	b25b      	sxtb	r3, r3
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	697a      	ldr	r2, [r7, #20]
 8005dd2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	70da      	strb	r2, [r3, #3]
			break;
 8005dda:	e057      	b.n	8005e8c <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	6a1a      	ldr	r2, [r3, #32]
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	0a1b      	lsrs	r3, r3, #8
 8005de4:	4413      	add	r3, r2
 8005de6:	4619      	mov	r1, r3
 8005de8:	68f8      	ldr	r0, [r7, #12]
 8005dea:	f7ff fe77 	bl	8005adc <move_window>
 8005dee:	4603      	mov	r3, r0
 8005df0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005df2:	7ffb      	ldrb	r3, [r7, #31]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d146      	bne.n	8005e86 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	005b      	lsls	r3, r3, #1
 8005e02:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8005e06:	4413      	add	r3, r2
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	b292      	uxth	r2, r2
 8005e0c:	4611      	mov	r1, r2
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7ff fc2a 	bl	8005668 <st_word>
			fs->wflag = 1;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2201      	movs	r2, #1
 8005e18:	70da      	strb	r2, [r3, #3]
			break;
 8005e1a:	e037      	b.n	8005e8c <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6a1a      	ldr	r2, [r3, #32]
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	09db      	lsrs	r3, r3, #7
 8005e24:	4413      	add	r3, r2
 8005e26:	4619      	mov	r1, r3
 8005e28:	68f8      	ldr	r0, [r7, #12]
 8005e2a:	f7ff fe57 	bl	8005adc <move_window>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005e32:	7ffb      	ldrb	r3, [r7, #31]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d128      	bne.n	8005e8a <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	009b      	lsls	r3, r3, #2
 8005e48:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8005e4c:	4413      	add	r3, r2
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f7ff fbe7 	bl	8005622 <ld_dword>
 8005e54:	4603      	mov	r3, r0
 8005e56:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005e5a:	4323      	orrs	r3, r4
 8005e5c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8005e6c:	4413      	add	r3, r2
 8005e6e:	6879      	ldr	r1, [r7, #4]
 8005e70:	4618      	mov	r0, r3
 8005e72:	f7ff fc14 	bl	800569e <st_dword>
			fs->wflag = 1;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	70da      	strb	r2, [r3, #3]
			break;
 8005e7c:	e006      	b.n	8005e8c <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005e7e:	bf00      	nop
 8005e80:	e004      	b.n	8005e8c <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005e82:	bf00      	nop
 8005e84:	e002      	b.n	8005e8c <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005e86:	bf00      	nop
 8005e88:	e000      	b.n	8005e8c <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005e8a:	bf00      	nop
		}
	}
	return res;
 8005e8c:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3724      	adds	r7, #36	@ 0x24
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd90      	pop	{r4, r7, pc}

08005e96 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8005e96:	b580      	push	{r7, lr}
 8005e98:	b088      	sub	sp, #32
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	60f8      	str	r0, [r7, #12]
 8005e9e:	60b9      	str	r1, [r7, #8]
 8005ea0:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d904      	bls.n	8005ebc <remove_chain+0x26>
 8005eb2:	69bb      	ldr	r3, [r7, #24]
 8005eb4:	695b      	ldr	r3, [r3, #20]
 8005eb6:	68ba      	ldr	r2, [r7, #8]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d301      	bcc.n	8005ec0 <remove_chain+0x2a>
 8005ebc:	2302      	movs	r3, #2
 8005ebe:	e04b      	b.n	8005f58 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00c      	beq.n	8005ee0 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8005eca:	6879      	ldr	r1, [r7, #4]
 8005ecc:	69b8      	ldr	r0, [r7, #24]
 8005ece:	f7ff fef8 	bl	8005cc2 <put_fat>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8005ed6:	7ffb      	ldrb	r3, [r7, #31]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d001      	beq.n	8005ee0 <remove_chain+0x4a>
 8005edc:	7ffb      	ldrb	r3, [r7, #31]
 8005ede:	e03b      	b.n	8005f58 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005ee0:	68b9      	ldr	r1, [r7, #8]
 8005ee2:	68f8      	ldr	r0, [r7, #12]
 8005ee4:	f7ff fe46 	bl	8005b74 <get_fat>
 8005ee8:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d031      	beq.n	8005f54 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d101      	bne.n	8005efa <remove_chain+0x64>
 8005ef6:	2302      	movs	r3, #2
 8005ef8:	e02e      	b.n	8005f58 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f00:	d101      	bne.n	8005f06 <remove_chain+0x70>
 8005f02:	2301      	movs	r3, #1
 8005f04:	e028      	b.n	8005f58 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005f06:	2200      	movs	r2, #0
 8005f08:	68b9      	ldr	r1, [r7, #8]
 8005f0a:	69b8      	ldr	r0, [r7, #24]
 8005f0c:	f7ff fed9 	bl	8005cc2 <put_fat>
 8005f10:	4603      	mov	r3, r0
 8005f12:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8005f14:	7ffb      	ldrb	r3, [r7, #31]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d001      	beq.n	8005f1e <remove_chain+0x88>
 8005f1a:	7ffb      	ldrb	r3, [r7, #31]
 8005f1c:	e01c      	b.n	8005f58 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005f1e:	69bb      	ldr	r3, [r7, #24]
 8005f20:	691a      	ldr	r2, [r3, #16]
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	695b      	ldr	r3, [r3, #20]
 8005f26:	3b02      	subs	r3, #2
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d20b      	bcs.n	8005f44 <remove_chain+0xae>
			fs->free_clst++;
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	691b      	ldr	r3, [r3, #16]
 8005f30:	1c5a      	adds	r2, r3, #1
 8005f32:	69bb      	ldr	r3, [r7, #24]
 8005f34:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8005f36:	69bb      	ldr	r3, [r7, #24]
 8005f38:	791b      	ldrb	r3, [r3, #4]
 8005f3a:	f043 0301 	orr.w	r3, r3, #1
 8005f3e:	b2da      	uxtb	r2, r3
 8005f40:	69bb      	ldr	r3, [r7, #24]
 8005f42:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005f48:	69bb      	ldr	r3, [r7, #24]
 8005f4a:	695b      	ldr	r3, [r3, #20]
 8005f4c:	68ba      	ldr	r2, [r7, #8]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d3c6      	bcc.n	8005ee0 <remove_chain+0x4a>
 8005f52:	e000      	b.n	8005f56 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8005f54:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8005f56:	2300      	movs	r3, #0
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3720      	adds	r7, #32
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}

08005f60 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b088      	sub	sp, #32
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d10d      	bne.n	8005f92 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d004      	beq.n	8005f8c <create_chain+0x2c>
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	695b      	ldr	r3, [r3, #20]
 8005f86:	69ba      	ldr	r2, [r7, #24]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d31b      	bcc.n	8005fc4 <create_chain+0x64>
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	61bb      	str	r3, [r7, #24]
 8005f90:	e018      	b.n	8005fc4 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005f92:	6839      	ldr	r1, [r7, #0]
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f7ff fded 	bl	8005b74 <get_fat>
 8005f9a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d801      	bhi.n	8005fa6 <create_chain+0x46>
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e070      	b.n	8006088 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fac:	d101      	bne.n	8005fb2 <create_chain+0x52>
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	e06a      	b.n	8006088 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	695b      	ldr	r3, [r3, #20]
 8005fb6:	68fa      	ldr	r2, [r7, #12]
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d201      	bcs.n	8005fc0 <create_chain+0x60>
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	e063      	b.n	8006088 <create_chain+0x128>
		scl = clst;
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8005fc4:	69bb      	ldr	r3, [r7, #24]
 8005fc6:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8005fc8:	69fb      	ldr	r3, [r7, #28]
 8005fca:	3301      	adds	r3, #1
 8005fcc:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	695b      	ldr	r3, [r3, #20]
 8005fd2:	69fa      	ldr	r2, [r7, #28]
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d307      	bcc.n	8005fe8 <create_chain+0x88>
				ncl = 2;
 8005fd8:	2302      	movs	r3, #2
 8005fda:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8005fdc:	69fa      	ldr	r2, [r7, #28]
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d901      	bls.n	8005fe8 <create_chain+0x88>
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	e04f      	b.n	8006088 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8005fe8:	69f9      	ldr	r1, [r7, #28]
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f7ff fdc2 	bl	8005b74 <get_fat>
 8005ff0:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d00e      	beq.n	8006016 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d003      	beq.n	8006006 <create_chain+0xa6>
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006004:	d101      	bne.n	800600a <create_chain+0xaa>
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	e03e      	b.n	8006088 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800600a:	69fa      	ldr	r2, [r7, #28]
 800600c:	69bb      	ldr	r3, [r7, #24]
 800600e:	429a      	cmp	r2, r3
 8006010:	d1da      	bne.n	8005fc8 <create_chain+0x68>
 8006012:	2300      	movs	r3, #0
 8006014:	e038      	b.n	8006088 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8006016:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8006018:	f04f 32ff 	mov.w	r2, #4294967295
 800601c:	69f9      	ldr	r1, [r7, #28]
 800601e:	6938      	ldr	r0, [r7, #16]
 8006020:	f7ff fe4f 	bl	8005cc2 <put_fat>
 8006024:	4603      	mov	r3, r0
 8006026:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8006028:	7dfb      	ldrb	r3, [r7, #23]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d109      	bne.n	8006042 <create_chain+0xe2>
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d006      	beq.n	8006042 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8006034:	69fa      	ldr	r2, [r7, #28]
 8006036:	6839      	ldr	r1, [r7, #0]
 8006038:	6938      	ldr	r0, [r7, #16]
 800603a:	f7ff fe42 	bl	8005cc2 <put_fat>
 800603e:	4603      	mov	r3, r0
 8006040:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8006042:	7dfb      	ldrb	r3, [r7, #23]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d116      	bne.n	8006076 <create_chain+0x116>
		fs->last_clst = ncl;
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	69fa      	ldr	r2, [r7, #28]
 800604c:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	691a      	ldr	r2, [r3, #16]
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	695b      	ldr	r3, [r3, #20]
 8006056:	3b02      	subs	r3, #2
 8006058:	429a      	cmp	r2, r3
 800605a:	d804      	bhi.n	8006066 <create_chain+0x106>
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	691b      	ldr	r3, [r3, #16]
 8006060:	1e5a      	subs	r2, r3, #1
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	791b      	ldrb	r3, [r3, #4]
 800606a:	f043 0301 	orr.w	r3, r3, #1
 800606e:	b2da      	uxtb	r2, r3
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	711a      	strb	r2, [r3, #4]
 8006074:	e007      	b.n	8006086 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8006076:	7dfb      	ldrb	r3, [r7, #23]
 8006078:	2b01      	cmp	r3, #1
 800607a:	d102      	bne.n	8006082 <create_chain+0x122>
 800607c:	f04f 33ff 	mov.w	r3, #4294967295
 8006080:	e000      	b.n	8006084 <create_chain+0x124>
 8006082:	2301      	movs	r3, #1
 8006084:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8006086:	69fb      	ldr	r3, [r7, #28]
}
 8006088:	4618      	mov	r0, r3
 800608a:	3720      	adds	r7, #32
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}

08006090 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8006090:	b480      	push	{r7}
 8006092:	b087      	sub	sp, #28
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
 8006098:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a4:	3304      	adds	r3, #4
 80060a6:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	0a5b      	lsrs	r3, r3, #9
 80060ac:	68fa      	ldr	r2, [r7, #12]
 80060ae:	8952      	ldrh	r2, [r2, #10]
 80060b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80060b4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	1d1a      	adds	r2, r3, #4
 80060ba:	613a      	str	r2, [r7, #16]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d101      	bne.n	80060ca <clmt_clust+0x3a>
 80060c6:	2300      	movs	r3, #0
 80060c8:	e010      	b.n	80060ec <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80060ca:	697a      	ldr	r2, [r7, #20]
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d307      	bcc.n	80060e2 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80060d2:	697a      	ldr	r2, [r7, #20]
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	1ad3      	subs	r3, r2, r3
 80060d8:	617b      	str	r3, [r7, #20]
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	3304      	adds	r3, #4
 80060de:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80060e0:	e7e9      	b.n	80060b6 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80060e2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	4413      	add	r3, r2
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	371c      	adds	r7, #28
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr

080060f8 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b086      	sub	sp, #24
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800610e:	d204      	bcs.n	800611a <dir_sdi+0x22>
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	f003 031f 	and.w	r3, r3, #31
 8006116:	2b00      	cmp	r3, #0
 8006118:	d001      	beq.n	800611e <dir_sdi+0x26>
		return FR_INT_ERR;
 800611a:	2302      	movs	r3, #2
 800611c:	e063      	b.n	80061e6 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	683a      	ldr	r2, [r7, #0]
 8006122:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d106      	bne.n	800613e <dir_sdi+0x46>
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	781b      	ldrb	r3, [r3, #0]
 8006134:	2b02      	cmp	r3, #2
 8006136:	d902      	bls.n	800613e <dir_sdi+0x46>
		clst = fs->dirbase;
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800613c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d10c      	bne.n	800615e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	095b      	lsrs	r3, r3, #5
 8006148:	693a      	ldr	r2, [r7, #16]
 800614a:	8912      	ldrh	r2, [r2, #8]
 800614c:	4293      	cmp	r3, r2
 800614e:	d301      	bcc.n	8006154 <dir_sdi+0x5c>
 8006150:	2302      	movs	r3, #2
 8006152:	e048      	b.n	80061e6 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	61da      	str	r2, [r3, #28]
 800615c:	e029      	b.n	80061b2 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	895b      	ldrh	r3, [r3, #10]
 8006162:	025b      	lsls	r3, r3, #9
 8006164:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006166:	e019      	b.n	800619c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6979      	ldr	r1, [r7, #20]
 800616c:	4618      	mov	r0, r3
 800616e:	f7ff fd01 	bl	8005b74 <get_fat>
 8006172:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800617a:	d101      	bne.n	8006180 <dir_sdi+0x88>
 800617c:	2301      	movs	r3, #1
 800617e:	e032      	b.n	80061e6 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	2b01      	cmp	r3, #1
 8006184:	d904      	bls.n	8006190 <dir_sdi+0x98>
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	695b      	ldr	r3, [r3, #20]
 800618a:	697a      	ldr	r2, [r7, #20]
 800618c:	429a      	cmp	r2, r3
 800618e:	d301      	bcc.n	8006194 <dir_sdi+0x9c>
 8006190:	2302      	movs	r3, #2
 8006192:	e028      	b.n	80061e6 <dir_sdi+0xee>
			ofs -= csz;
 8006194:	683a      	ldr	r2, [r7, #0]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	1ad3      	subs	r3, r2, r3
 800619a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800619c:	683a      	ldr	r2, [r7, #0]
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d2e1      	bcs.n	8006168 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80061a4:	6979      	ldr	r1, [r7, #20]
 80061a6:	6938      	ldr	r0, [r7, #16]
 80061a8:	f7ff fcc5 	bl	8005b36 <clust2sect>
 80061ac:	4602      	mov	r2, r0
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	697a      	ldr	r2, [r7, #20]
 80061b6:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	69db      	ldr	r3, [r3, #28]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d101      	bne.n	80061c4 <dir_sdi+0xcc>
 80061c0:	2302      	movs	r3, #2
 80061c2:	e010      	b.n	80061e6 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	69da      	ldr	r2, [r3, #28]
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	0a5b      	lsrs	r3, r3, #9
 80061cc:	441a      	add	r2, r3
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061de:	441a      	add	r2, r3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80061e4:	2300      	movs	r3, #0
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	3718      	adds	r7, #24
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bd80      	pop	{r7, pc}

080061ee <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80061ee:	b580      	push	{r7, lr}
 80061f0:	b086      	sub	sp, #24
 80061f2:	af00      	add	r7, sp, #0
 80061f4:	6078      	str	r0, [r7, #4]
 80061f6:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	695b      	ldr	r3, [r3, #20]
 8006202:	3320      	adds	r3, #32
 8006204:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	69db      	ldr	r3, [r3, #28]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d003      	beq.n	8006216 <dir_next+0x28>
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006214:	d301      	bcc.n	800621a <dir_next+0x2c>
 8006216:	2304      	movs	r3, #4
 8006218:	e0aa      	b.n	8006370 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006220:	2b00      	cmp	r3, #0
 8006222:	f040 8098 	bne.w	8006356 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	69db      	ldr	r3, [r3, #28]
 800622a:	1c5a      	adds	r2, r3, #1
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	699b      	ldr	r3, [r3, #24]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d10b      	bne.n	8006250 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	095b      	lsrs	r3, r3, #5
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	8912      	ldrh	r2, [r2, #8]
 8006240:	4293      	cmp	r3, r2
 8006242:	f0c0 8088 	bcc.w	8006356 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	61da      	str	r2, [r3, #28]
 800624c:	2304      	movs	r3, #4
 800624e:	e08f      	b.n	8006370 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	0a5b      	lsrs	r3, r3, #9
 8006254:	68fa      	ldr	r2, [r7, #12]
 8006256:	8952      	ldrh	r2, [r2, #10]
 8006258:	3a01      	subs	r2, #1
 800625a:	4013      	ands	r3, r2
 800625c:	2b00      	cmp	r3, #0
 800625e:	d17a      	bne.n	8006356 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8006260:	687a      	ldr	r2, [r7, #4]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	699b      	ldr	r3, [r3, #24]
 8006266:	4619      	mov	r1, r3
 8006268:	4610      	mov	r0, r2
 800626a:	f7ff fc83 	bl	8005b74 <get_fat>
 800626e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	2b01      	cmp	r3, #1
 8006274:	d801      	bhi.n	800627a <dir_next+0x8c>
 8006276:	2302      	movs	r3, #2
 8006278:	e07a      	b.n	8006370 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006280:	d101      	bne.n	8006286 <dir_next+0x98>
 8006282:	2301      	movs	r3, #1
 8006284:	e074      	b.n	8006370 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	695b      	ldr	r3, [r3, #20]
 800628a:	697a      	ldr	r2, [r7, #20]
 800628c:	429a      	cmp	r2, r3
 800628e:	d358      	bcc.n	8006342 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d104      	bne.n	80062a0 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	61da      	str	r2, [r3, #28]
 800629c:	2304      	movs	r3, #4
 800629e:	e067      	b.n	8006370 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	699b      	ldr	r3, [r3, #24]
 80062a6:	4619      	mov	r1, r3
 80062a8:	4610      	mov	r0, r2
 80062aa:	f7ff fe59 	bl	8005f60 <create_chain>
 80062ae:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d101      	bne.n	80062ba <dir_next+0xcc>
 80062b6:	2307      	movs	r3, #7
 80062b8:	e05a      	b.n	8006370 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d101      	bne.n	80062c4 <dir_next+0xd6>
 80062c0:	2302      	movs	r3, #2
 80062c2:	e055      	b.n	8006370 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ca:	d101      	bne.n	80062d0 <dir_next+0xe2>
 80062cc:	2301      	movs	r3, #1
 80062ce:	e04f      	b.n	8006370 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80062d0:	68f8      	ldr	r0, [r7, #12]
 80062d2:	f7ff fbbf 	bl	8005a54 <sync_window>
 80062d6:	4603      	mov	r3, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d001      	beq.n	80062e0 <dir_next+0xf2>
 80062dc:	2301      	movs	r3, #1
 80062de:	e047      	b.n	8006370 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	3330      	adds	r3, #48	@ 0x30
 80062e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80062e8:	2100      	movs	r1, #0
 80062ea:	4618      	mov	r0, r3
 80062ec:	f7ff fa24 	bl	8005738 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80062f0:	2300      	movs	r3, #0
 80062f2:	613b      	str	r3, [r7, #16]
 80062f4:	6979      	ldr	r1, [r7, #20]
 80062f6:	68f8      	ldr	r0, [r7, #12]
 80062f8:	f7ff fc1d 	bl	8005b36 <clust2sect>
 80062fc:	4602      	mov	r2, r0
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006302:	e012      	b.n	800632a <dir_next+0x13c>
						fs->wflag = 1;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2201      	movs	r2, #1
 8006308:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800630a:	68f8      	ldr	r0, [r7, #12]
 800630c:	f7ff fba2 	bl	8005a54 <sync_window>
 8006310:	4603      	mov	r3, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	d001      	beq.n	800631a <dir_next+0x12c>
 8006316:	2301      	movs	r3, #1
 8006318:	e02a      	b.n	8006370 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	3301      	adds	r3, #1
 800631e:	613b      	str	r3, [r7, #16]
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006324:	1c5a      	adds	r2, r3, #1
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	62da      	str	r2, [r3, #44]	@ 0x2c
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	895b      	ldrh	r3, [r3, #10]
 800632e:	461a      	mov	r2, r3
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	4293      	cmp	r3, r2
 8006334:	d3e6      	bcc.n	8006304 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	1ad2      	subs	r2, r2, r3
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	697a      	ldr	r2, [r7, #20]
 8006346:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8006348:	6979      	ldr	r1, [r7, #20]
 800634a:	68f8      	ldr	r0, [r7, #12]
 800634c:	f7ff fbf3 	bl	8005b36 <clust2sect>
 8006350:	4602      	mov	r2, r0
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	68ba      	ldr	r2, [r7, #8]
 800635a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006368:	441a      	add	r2, r3
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800636e:	2300      	movs	r3, #0
}
 8006370:	4618      	mov	r0, r3
 8006372:	3718      	adds	r7, #24
 8006374:	46bd      	mov	sp, r7
 8006376:	bd80      	pop	{r7, pc}

08006378 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b086      	sub	sp, #24
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8006388:	2100      	movs	r1, #0
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f7ff feb4 	bl	80060f8 <dir_sdi>
 8006390:	4603      	mov	r3, r0
 8006392:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006394:	7dfb      	ldrb	r3, [r7, #23]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d12b      	bne.n	80063f2 <dir_alloc+0x7a>
		n = 0;
 800639a:	2300      	movs	r3, #0
 800639c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	69db      	ldr	r3, [r3, #28]
 80063a2:	4619      	mov	r1, r3
 80063a4:	68f8      	ldr	r0, [r7, #12]
 80063a6:	f7ff fb99 	bl	8005adc <move_window>
 80063aa:	4603      	mov	r3, r0
 80063ac:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80063ae:	7dfb      	ldrb	r3, [r7, #23]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d11d      	bne.n	80063f0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6a1b      	ldr	r3, [r3, #32]
 80063b8:	781b      	ldrb	r3, [r3, #0]
 80063ba:	2be5      	cmp	r3, #229	@ 0xe5
 80063bc:	d004      	beq.n	80063c8 <dir_alloc+0x50>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6a1b      	ldr	r3, [r3, #32]
 80063c2:	781b      	ldrb	r3, [r3, #0]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d107      	bne.n	80063d8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	3301      	adds	r3, #1
 80063cc:	613b      	str	r3, [r7, #16]
 80063ce:	693a      	ldr	r2, [r7, #16]
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d102      	bne.n	80063dc <dir_alloc+0x64>
 80063d6:	e00c      	b.n	80063f2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80063d8:	2300      	movs	r3, #0
 80063da:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80063dc:	2101      	movs	r1, #1
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f7ff ff05 	bl	80061ee <dir_next>
 80063e4:	4603      	mov	r3, r0
 80063e6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80063e8:	7dfb      	ldrb	r3, [r7, #23]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d0d7      	beq.n	800639e <dir_alloc+0x26>
 80063ee:	e000      	b.n	80063f2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80063f0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80063f2:	7dfb      	ldrb	r3, [r7, #23]
 80063f4:	2b04      	cmp	r3, #4
 80063f6:	d101      	bne.n	80063fc <dir_alloc+0x84>
 80063f8:	2307      	movs	r3, #7
 80063fa:	75fb      	strb	r3, [r7, #23]
	return res;
 80063fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3718      	adds	r7, #24
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}

08006406 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8006406:	b580      	push	{r7, lr}
 8006408:	b084      	sub	sp, #16
 800640a:	af00      	add	r7, sp, #0
 800640c:	6078      	str	r0, [r7, #4]
 800640e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	331a      	adds	r3, #26
 8006414:	4618      	mov	r0, r3
 8006416:	f7ff f8eb 	bl	80055f0 <ld_word>
 800641a:	4603      	mov	r3, r0
 800641c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	781b      	ldrb	r3, [r3, #0]
 8006422:	2b03      	cmp	r3, #3
 8006424:	d109      	bne.n	800643a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	3314      	adds	r3, #20
 800642a:	4618      	mov	r0, r3
 800642c:	f7ff f8e0 	bl	80055f0 <ld_word>
 8006430:	4603      	mov	r3, r0
 8006432:	041b      	lsls	r3, r3, #16
 8006434:	68fa      	ldr	r2, [r7, #12]
 8006436:	4313      	orrs	r3, r2
 8006438:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800643a:	68fb      	ldr	r3, [r7, #12]
}
 800643c:	4618      	mov	r0, r3
 800643e:	3710      	adds	r7, #16
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}

08006444 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b084      	sub	sp, #16
 8006448:	af00      	add	r7, sp, #0
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	60b9      	str	r1, [r7, #8]
 800644e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	331a      	adds	r3, #26
 8006454:	687a      	ldr	r2, [r7, #4]
 8006456:	b292      	uxth	r2, r2
 8006458:	4611      	mov	r1, r2
 800645a:	4618      	mov	r0, r3
 800645c:	f7ff f904 	bl	8005668 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	781b      	ldrb	r3, [r3, #0]
 8006464:	2b03      	cmp	r3, #3
 8006466:	d109      	bne.n	800647c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	f103 0214 	add.w	r2, r3, #20
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	0c1b      	lsrs	r3, r3, #16
 8006472:	b29b      	uxth	r3, r3
 8006474:	4619      	mov	r1, r3
 8006476:	4610      	mov	r0, r2
 8006478:	f7ff f8f6 	bl	8005668 <st_word>
	}
}
 800647c:	bf00      	nop
 800647e:	3710      	adds	r7, #16
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b086      	sub	sp, #24
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006492:	2100      	movs	r1, #0
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f7ff fe2f 	bl	80060f8 <dir_sdi>
 800649a:	4603      	mov	r3, r0
 800649c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800649e:	7dfb      	ldrb	r3, [r7, #23]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d001      	beq.n	80064a8 <dir_find+0x24>
 80064a4:	7dfb      	ldrb	r3, [r7, #23]
 80064a6:	e03e      	b.n	8006526 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	69db      	ldr	r3, [r3, #28]
 80064ac:	4619      	mov	r1, r3
 80064ae:	6938      	ldr	r0, [r7, #16]
 80064b0:	f7ff fb14 	bl	8005adc <move_window>
 80064b4:	4603      	mov	r3, r0
 80064b6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80064b8:	7dfb      	ldrb	r3, [r7, #23]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d12f      	bne.n	800651e <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6a1b      	ldr	r3, [r3, #32]
 80064c2:	781b      	ldrb	r3, [r3, #0]
 80064c4:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80064c6:	7bfb      	ldrb	r3, [r7, #15]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d102      	bne.n	80064d2 <dir_find+0x4e>
 80064cc:	2304      	movs	r3, #4
 80064ce:	75fb      	strb	r3, [r7, #23]
 80064d0:	e028      	b.n	8006524 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a1b      	ldr	r3, [r3, #32]
 80064d6:	330b      	adds	r3, #11
 80064d8:	781b      	ldrb	r3, [r3, #0]
 80064da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064de:	b2da      	uxtb	r2, r3
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6a1b      	ldr	r3, [r3, #32]
 80064e8:	330b      	adds	r3, #11
 80064ea:	781b      	ldrb	r3, [r3, #0]
 80064ec:	f003 0308 	and.w	r3, r3, #8
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d10a      	bne.n	800650a <dir_find+0x86>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6a18      	ldr	r0, [r3, #32]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	3324      	adds	r3, #36	@ 0x24
 80064fc:	220b      	movs	r2, #11
 80064fe:	4619      	mov	r1, r3
 8006500:	f7ff f935 	bl	800576e <mem_cmp>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d00b      	beq.n	8006522 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800650a:	2100      	movs	r1, #0
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f7ff fe6e 	bl	80061ee <dir_next>
 8006512:	4603      	mov	r3, r0
 8006514:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006516:	7dfb      	ldrb	r3, [r7, #23]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d0c5      	beq.n	80064a8 <dir_find+0x24>
 800651c:	e002      	b.n	8006524 <dir_find+0xa0>
		if (res != FR_OK) break;
 800651e:	bf00      	nop
 8006520:	e000      	b.n	8006524 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006522:	bf00      	nop

	return res;
 8006524:	7dfb      	ldrb	r3, [r7, #23]
}
 8006526:	4618      	mov	r0, r3
 8006528:	3718      	adds	r7, #24
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}

0800652e <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800652e:	b580      	push	{r7, lr}
 8006530:	b084      	sub	sp, #16
 8006532:	af00      	add	r7, sp, #0
 8006534:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800653c:	2101      	movs	r1, #1
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f7ff ff1a 	bl	8006378 <dir_alloc>
 8006544:	4603      	mov	r3, r0
 8006546:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006548:	7bfb      	ldrb	r3, [r7, #15]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d11c      	bne.n	8006588 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	69db      	ldr	r3, [r3, #28]
 8006552:	4619      	mov	r1, r3
 8006554:	68b8      	ldr	r0, [r7, #8]
 8006556:	f7ff fac1 	bl	8005adc <move_window>
 800655a:	4603      	mov	r3, r0
 800655c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800655e:	7bfb      	ldrb	r3, [r7, #15]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d111      	bne.n	8006588 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6a1b      	ldr	r3, [r3, #32]
 8006568:	2220      	movs	r2, #32
 800656a:	2100      	movs	r1, #0
 800656c:	4618      	mov	r0, r3
 800656e:	f7ff f8e3 	bl	8005738 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a18      	ldr	r0, [r3, #32]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	3324      	adds	r3, #36	@ 0x24
 800657a:	220b      	movs	r2, #11
 800657c:	4619      	mov	r1, r3
 800657e:	f7ff f8ba 	bl	80056f6 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	2201      	movs	r2, #1
 8006586:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8006588:	7bfb      	ldrb	r3, [r7, #15]
}
 800658a:	4618      	mov	r0, r3
 800658c:	3710      	adds	r7, #16
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
	...

08006594 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b088      	sub	sp, #32
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
 800659c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	60fb      	str	r3, [r7, #12]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	3324      	adds	r3, #36	@ 0x24
 80065a8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80065aa:	220b      	movs	r2, #11
 80065ac:	2120      	movs	r1, #32
 80065ae:	68b8      	ldr	r0, [r7, #8]
 80065b0:	f7ff f8c2 	bl	8005738 <mem_set>
	si = i = 0; ni = 8;
 80065b4:	2300      	movs	r3, #0
 80065b6:	613b      	str	r3, [r7, #16]
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	61fb      	str	r3, [r7, #28]
 80065bc:	2308      	movs	r3, #8
 80065be:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80065c0:	69fb      	ldr	r3, [r7, #28]
 80065c2:	1c5a      	adds	r2, r3, #1
 80065c4:	61fa      	str	r2, [r7, #28]
 80065c6:	68fa      	ldr	r2, [r7, #12]
 80065c8:	4413      	add	r3, r2
 80065ca:	781b      	ldrb	r3, [r3, #0]
 80065cc:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80065ce:	7efb      	ldrb	r3, [r7, #27]
 80065d0:	2b20      	cmp	r3, #32
 80065d2:	d94e      	bls.n	8006672 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80065d4:	7efb      	ldrb	r3, [r7, #27]
 80065d6:	2b2f      	cmp	r3, #47	@ 0x2f
 80065d8:	d006      	beq.n	80065e8 <create_name+0x54>
 80065da:	7efb      	ldrb	r3, [r7, #27]
 80065dc:	2b5c      	cmp	r3, #92	@ 0x5c
 80065de:	d110      	bne.n	8006602 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80065e0:	e002      	b.n	80065e8 <create_name+0x54>
 80065e2:	69fb      	ldr	r3, [r7, #28]
 80065e4:	3301      	adds	r3, #1
 80065e6:	61fb      	str	r3, [r7, #28]
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	4413      	add	r3, r2
 80065ee:	781b      	ldrb	r3, [r3, #0]
 80065f0:	2b2f      	cmp	r3, #47	@ 0x2f
 80065f2:	d0f6      	beq.n	80065e2 <create_name+0x4e>
 80065f4:	68fa      	ldr	r2, [r7, #12]
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	4413      	add	r3, r2
 80065fa:	781b      	ldrb	r3, [r3, #0]
 80065fc:	2b5c      	cmp	r3, #92	@ 0x5c
 80065fe:	d0f0      	beq.n	80065e2 <create_name+0x4e>
			break;
 8006600:	e038      	b.n	8006674 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8006602:	7efb      	ldrb	r3, [r7, #27]
 8006604:	2b2e      	cmp	r3, #46	@ 0x2e
 8006606:	d003      	beq.n	8006610 <create_name+0x7c>
 8006608:	693a      	ldr	r2, [r7, #16]
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	429a      	cmp	r2, r3
 800660e:	d30c      	bcc.n	800662a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	2b0b      	cmp	r3, #11
 8006614:	d002      	beq.n	800661c <create_name+0x88>
 8006616:	7efb      	ldrb	r3, [r7, #27]
 8006618:	2b2e      	cmp	r3, #46	@ 0x2e
 800661a:	d001      	beq.n	8006620 <create_name+0x8c>
 800661c:	2306      	movs	r3, #6
 800661e:	e044      	b.n	80066aa <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8006620:	2308      	movs	r3, #8
 8006622:	613b      	str	r3, [r7, #16]
 8006624:	230b      	movs	r3, #11
 8006626:	617b      	str	r3, [r7, #20]
			continue;
 8006628:	e022      	b.n	8006670 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800662a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800662e:	2b00      	cmp	r3, #0
 8006630:	da04      	bge.n	800663c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8006632:	7efb      	ldrb	r3, [r7, #27]
 8006634:	3b80      	subs	r3, #128	@ 0x80
 8006636:	4a1f      	ldr	r2, [pc, #124]	@ (80066b4 <create_name+0x120>)
 8006638:	5cd3      	ldrb	r3, [r2, r3]
 800663a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800663c:	7efb      	ldrb	r3, [r7, #27]
 800663e:	4619      	mov	r1, r3
 8006640:	481d      	ldr	r0, [pc, #116]	@ (80066b8 <create_name+0x124>)
 8006642:	f7ff f8bb 	bl	80057bc <chk_chr>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d001      	beq.n	8006650 <create_name+0xbc>
 800664c:	2306      	movs	r3, #6
 800664e:	e02c      	b.n	80066aa <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8006650:	7efb      	ldrb	r3, [r7, #27]
 8006652:	2b60      	cmp	r3, #96	@ 0x60
 8006654:	d905      	bls.n	8006662 <create_name+0xce>
 8006656:	7efb      	ldrb	r3, [r7, #27]
 8006658:	2b7a      	cmp	r3, #122	@ 0x7a
 800665a:	d802      	bhi.n	8006662 <create_name+0xce>
 800665c:	7efb      	ldrb	r3, [r7, #27]
 800665e:	3b20      	subs	r3, #32
 8006660:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	1c5a      	adds	r2, r3, #1
 8006666:	613a      	str	r2, [r7, #16]
 8006668:	68ba      	ldr	r2, [r7, #8]
 800666a:	4413      	add	r3, r2
 800666c:	7efa      	ldrb	r2, [r7, #27]
 800666e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8006670:	e7a6      	b.n	80065c0 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006672:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8006674:	68fa      	ldr	r2, [r7, #12]
 8006676:	69fb      	ldr	r3, [r7, #28]
 8006678:	441a      	add	r2, r3
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d101      	bne.n	8006688 <create_name+0xf4>
 8006684:	2306      	movs	r3, #6
 8006686:	e010      	b.n	80066aa <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	781b      	ldrb	r3, [r3, #0]
 800668c:	2be5      	cmp	r3, #229	@ 0xe5
 800668e:	d102      	bne.n	8006696 <create_name+0x102>
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	2205      	movs	r2, #5
 8006694:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8006696:	7efb      	ldrb	r3, [r7, #27]
 8006698:	2b20      	cmp	r3, #32
 800669a:	d801      	bhi.n	80066a0 <create_name+0x10c>
 800669c:	2204      	movs	r2, #4
 800669e:	e000      	b.n	80066a2 <create_name+0x10e>
 80066a0:	2200      	movs	r2, #0
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	330b      	adds	r3, #11
 80066a6:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80066a8:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3720      	adds	r7, #32
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop
 80066b4:	08008c8c 	.word	0x08008c8c
 80066b8:	08008c28 	.word	0x08008c28

080066bc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b086      	sub	sp, #24
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
 80066c4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80066d0:	e002      	b.n	80066d8 <follow_path+0x1c>
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	3301      	adds	r3, #1
 80066d6:	603b      	str	r3, [r7, #0]
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	781b      	ldrb	r3, [r3, #0]
 80066dc:	2b2f      	cmp	r3, #47	@ 0x2f
 80066de:	d0f8      	beq.n	80066d2 <follow_path+0x16>
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	2b5c      	cmp	r3, #92	@ 0x5c
 80066e6:	d0f4      	beq.n	80066d2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	2200      	movs	r2, #0
 80066ec:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	781b      	ldrb	r3, [r3, #0]
 80066f2:	2b1f      	cmp	r3, #31
 80066f4:	d80a      	bhi.n	800670c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2280      	movs	r2, #128	@ 0x80
 80066fa:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80066fe:	2100      	movs	r1, #0
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f7ff fcf9 	bl	80060f8 <dir_sdi>
 8006706:	4603      	mov	r3, r0
 8006708:	75fb      	strb	r3, [r7, #23]
 800670a:	e043      	b.n	8006794 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800670c:	463b      	mov	r3, r7
 800670e:	4619      	mov	r1, r3
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f7ff ff3f 	bl	8006594 <create_name>
 8006716:	4603      	mov	r3, r0
 8006718:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800671a:	7dfb      	ldrb	r3, [r7, #23]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d134      	bne.n	800678a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f7ff feaf 	bl	8006484 <dir_find>
 8006726:	4603      	mov	r3, r0
 8006728:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006730:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8006732:	7dfb      	ldrb	r3, [r7, #23]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d00a      	beq.n	800674e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006738:	7dfb      	ldrb	r3, [r7, #23]
 800673a:	2b04      	cmp	r3, #4
 800673c:	d127      	bne.n	800678e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800673e:	7afb      	ldrb	r3, [r7, #11]
 8006740:	f003 0304 	and.w	r3, r3, #4
 8006744:	2b00      	cmp	r3, #0
 8006746:	d122      	bne.n	800678e <follow_path+0xd2>
 8006748:	2305      	movs	r3, #5
 800674a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800674c:	e01f      	b.n	800678e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800674e:	7afb      	ldrb	r3, [r7, #11]
 8006750:	f003 0304 	and.w	r3, r3, #4
 8006754:	2b00      	cmp	r3, #0
 8006756:	d11c      	bne.n	8006792 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	799b      	ldrb	r3, [r3, #6]
 800675c:	f003 0310 	and.w	r3, r3, #16
 8006760:	2b00      	cmp	r3, #0
 8006762:	d102      	bne.n	800676a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8006764:	2305      	movs	r3, #5
 8006766:	75fb      	strb	r3, [r7, #23]
 8006768:	e014      	b.n	8006794 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	695b      	ldr	r3, [r3, #20]
 8006774:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006778:	4413      	add	r3, r2
 800677a:	4619      	mov	r1, r3
 800677c:	68f8      	ldr	r0, [r7, #12]
 800677e:	f7ff fe42 	bl	8006406 <ld_clust>
 8006782:	4602      	mov	r2, r0
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006788:	e7c0      	b.n	800670c <follow_path+0x50>
			if (res != FR_OK) break;
 800678a:	bf00      	nop
 800678c:	e002      	b.n	8006794 <follow_path+0xd8>
				break;
 800678e:	bf00      	nop
 8006790:	e000      	b.n	8006794 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006792:	bf00      	nop
			}
		}
	}

	return res;
 8006794:	7dfb      	ldrb	r3, [r7, #23]
}
 8006796:	4618      	mov	r0, r3
 8006798:	3718      	adds	r7, #24
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}

0800679e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800679e:	b480      	push	{r7}
 80067a0:	b087      	sub	sp, #28
 80067a2:	af00      	add	r7, sp, #0
 80067a4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80067a6:	f04f 33ff 	mov.w	r3, #4294967295
 80067aa:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d031      	beq.n	8006818 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	617b      	str	r3, [r7, #20]
 80067ba:	e002      	b.n	80067c2 <get_ldnumber+0x24>
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	3301      	adds	r3, #1
 80067c0:	617b      	str	r3, [r7, #20]
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	781b      	ldrb	r3, [r3, #0]
 80067c6:	2b20      	cmp	r3, #32
 80067c8:	d903      	bls.n	80067d2 <get_ldnumber+0x34>
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	2b3a      	cmp	r3, #58	@ 0x3a
 80067d0:	d1f4      	bne.n	80067bc <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	2b3a      	cmp	r3, #58	@ 0x3a
 80067d8:	d11c      	bne.n	8006814 <get_ldnumber+0x76>
			tp = *path;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	1c5a      	adds	r2, r3, #1
 80067e4:	60fa      	str	r2, [r7, #12]
 80067e6:	781b      	ldrb	r3, [r3, #0]
 80067e8:	3b30      	subs	r3, #48	@ 0x30
 80067ea:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	2b09      	cmp	r3, #9
 80067f0:	d80e      	bhi.n	8006810 <get_ldnumber+0x72>
 80067f2:	68fa      	ldr	r2, [r7, #12]
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d10a      	bne.n	8006810 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d107      	bne.n	8006810 <get_ldnumber+0x72>
					vol = (int)i;
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	3301      	adds	r3, #1
 8006808:	617b      	str	r3, [r7, #20]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	697a      	ldr	r2, [r7, #20]
 800680e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	e002      	b.n	800681a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006814:	2300      	movs	r3, #0
 8006816:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006818:	693b      	ldr	r3, [r7, #16]
}
 800681a:	4618      	mov	r0, r3
 800681c:	371c      	adds	r7, #28
 800681e:	46bd      	mov	sp, r7
 8006820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006824:	4770      	bx	lr
	...

08006828 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b082      	sub	sp, #8
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2200      	movs	r2, #0
 8006836:	70da      	strb	r2, [r3, #3]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	f04f 32ff 	mov.w	r2, #4294967295
 800683e:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006840:	6839      	ldr	r1, [r7, #0]
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f7ff f94a 	bl	8005adc <move_window>
 8006848:	4603      	mov	r3, r0
 800684a:	2b00      	cmp	r3, #0
 800684c:	d001      	beq.n	8006852 <check_fs+0x2a>
 800684e:	2304      	movs	r3, #4
 8006850:	e038      	b.n	80068c4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	3330      	adds	r3, #48	@ 0x30
 8006856:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800685a:	4618      	mov	r0, r3
 800685c:	f7fe fec8 	bl	80055f0 <ld_word>
 8006860:	4603      	mov	r3, r0
 8006862:	461a      	mov	r2, r3
 8006864:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8006868:	429a      	cmp	r2, r3
 800686a:	d001      	beq.n	8006870 <check_fs+0x48>
 800686c:	2303      	movs	r3, #3
 800686e:	e029      	b.n	80068c4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006876:	2be9      	cmp	r3, #233	@ 0xe9
 8006878:	d009      	beq.n	800688e <check_fs+0x66>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006880:	2beb      	cmp	r3, #235	@ 0xeb
 8006882:	d11e      	bne.n	80068c2 <check_fs+0x9a>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800688a:	2b90      	cmp	r3, #144	@ 0x90
 800688c:	d119      	bne.n	80068c2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	3330      	adds	r3, #48	@ 0x30
 8006892:	3336      	adds	r3, #54	@ 0x36
 8006894:	4618      	mov	r0, r3
 8006896:	f7fe fec4 	bl	8005622 <ld_dword>
 800689a:	4603      	mov	r3, r0
 800689c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80068a0:	4a0a      	ldr	r2, [pc, #40]	@ (80068cc <check_fs+0xa4>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d101      	bne.n	80068aa <check_fs+0x82>
 80068a6:	2300      	movs	r3, #0
 80068a8:	e00c      	b.n	80068c4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	3330      	adds	r3, #48	@ 0x30
 80068ae:	3352      	adds	r3, #82	@ 0x52
 80068b0:	4618      	mov	r0, r3
 80068b2:	f7fe feb6 	bl	8005622 <ld_dword>
 80068b6:	4603      	mov	r3, r0
 80068b8:	4a05      	ldr	r2, [pc, #20]	@ (80068d0 <check_fs+0xa8>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d101      	bne.n	80068c2 <check_fs+0x9a>
 80068be:	2300      	movs	r3, #0
 80068c0:	e000      	b.n	80068c4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80068c2:	2302      	movs	r3, #2
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3708      	adds	r7, #8
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	00544146 	.word	0x00544146
 80068d0:	33544146 	.word	0x33544146

080068d4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b096      	sub	sp, #88	@ 0x58
 80068d8:	af00      	add	r7, sp, #0
 80068da:	60f8      	str	r0, [r7, #12]
 80068dc:	60b9      	str	r1, [r7, #8]
 80068de:	4613      	mov	r3, r2
 80068e0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	2200      	movs	r2, #0
 80068e6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80068e8:	68f8      	ldr	r0, [r7, #12]
 80068ea:	f7ff ff58 	bl	800679e <get_ldnumber>
 80068ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80068f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	da01      	bge.n	80068fa <find_volume+0x26>
 80068f6:	230b      	movs	r3, #11
 80068f8:	e22d      	b.n	8006d56 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80068fa:	4aa1      	ldr	r2, [pc, #644]	@ (8006b80 <find_volume+0x2ac>)
 80068fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006902:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006906:	2b00      	cmp	r3, #0
 8006908:	d101      	bne.n	800690e <find_volume+0x3a>
 800690a:	230c      	movs	r3, #12
 800690c:	e223      	b.n	8006d56 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006912:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006914:	79fb      	ldrb	r3, [r7, #7]
 8006916:	f023 0301 	bic.w	r3, r3, #1
 800691a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800691c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d01a      	beq.n	800695a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8006924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006926:	785b      	ldrb	r3, [r3, #1]
 8006928:	4618      	mov	r0, r3
 800692a:	f7fe fddf 	bl	80054ec <disk_status>
 800692e:	4603      	mov	r3, r0
 8006930:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006934:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006938:	f003 0301 	and.w	r3, r3, #1
 800693c:	2b00      	cmp	r3, #0
 800693e:	d10c      	bne.n	800695a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006940:	79fb      	ldrb	r3, [r7, #7]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d007      	beq.n	8006956 <find_volume+0x82>
 8006946:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800694a:	f003 0304 	and.w	r3, r3, #4
 800694e:	2b00      	cmp	r3, #0
 8006950:	d001      	beq.n	8006956 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8006952:	230a      	movs	r3, #10
 8006954:	e1ff      	b.n	8006d56 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8006956:	2300      	movs	r3, #0
 8006958:	e1fd      	b.n	8006d56 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800695a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800695c:	2200      	movs	r2, #0
 800695e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006960:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006962:	b2da      	uxtb	r2, r3
 8006964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006966:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800696a:	785b      	ldrb	r3, [r3, #1]
 800696c:	4618      	mov	r0, r3
 800696e:	f7fe fdd7 	bl	8005520 <disk_initialize>
 8006972:	4603      	mov	r3, r0
 8006974:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006978:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800697c:	f003 0301 	and.w	r3, r3, #1
 8006980:	2b00      	cmp	r3, #0
 8006982:	d001      	beq.n	8006988 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006984:	2303      	movs	r3, #3
 8006986:	e1e6      	b.n	8006d56 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006988:	79fb      	ldrb	r3, [r7, #7]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d007      	beq.n	800699e <find_volume+0xca>
 800698e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006992:	f003 0304 	and.w	r3, r3, #4
 8006996:	2b00      	cmp	r3, #0
 8006998:	d001      	beq.n	800699e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800699a:	230a      	movs	r3, #10
 800699c:	e1db      	b.n	8006d56 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800699e:	2300      	movs	r3, #0
 80069a0:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80069a2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80069a4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80069a6:	f7ff ff3f 	bl	8006828 <check_fs>
 80069aa:	4603      	mov	r3, r0
 80069ac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80069b0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80069b4:	2b02      	cmp	r3, #2
 80069b6:	d149      	bne.n	8006a4c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80069b8:	2300      	movs	r3, #0
 80069ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80069bc:	e01e      	b.n	80069fc <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80069be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069c0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80069c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069c6:	011b      	lsls	r3, r3, #4
 80069c8:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80069cc:	4413      	add	r3, r2
 80069ce:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80069d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d2:	3304      	adds	r3, #4
 80069d4:	781b      	ldrb	r3, [r3, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d006      	beq.n	80069e8 <find_volume+0x114>
 80069da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069dc:	3308      	adds	r3, #8
 80069de:	4618      	mov	r0, r3
 80069e0:	f7fe fe1f 	bl	8005622 <ld_dword>
 80069e4:	4602      	mov	r2, r0
 80069e6:	e000      	b.n	80069ea <find_volume+0x116>
 80069e8:	2200      	movs	r2, #0
 80069ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069ec:	009b      	lsls	r3, r3, #2
 80069ee:	3358      	adds	r3, #88	@ 0x58
 80069f0:	443b      	add	r3, r7
 80069f2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80069f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069f8:	3301      	adds	r3, #1
 80069fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80069fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069fe:	2b03      	cmp	r3, #3
 8006a00:	d9dd      	bls.n	80069be <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8006a02:	2300      	movs	r3, #0
 8006a04:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8006a06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d002      	beq.n	8006a12 <find_volume+0x13e>
 8006a0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8006a12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a14:	009b      	lsls	r3, r3, #2
 8006a16:	3358      	adds	r3, #88	@ 0x58
 8006a18:	443b      	add	r3, r7
 8006a1a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8006a1e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006a20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d005      	beq.n	8006a32 <find_volume+0x15e>
 8006a26:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006a28:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006a2a:	f7ff fefd 	bl	8006828 <check_fs>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	e000      	b.n	8006a34 <find_volume+0x160>
 8006a32:	2303      	movs	r3, #3
 8006a34:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006a38:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d905      	bls.n	8006a4c <find_volume+0x178>
 8006a40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a42:	3301      	adds	r3, #1
 8006a44:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a48:	2b03      	cmp	r3, #3
 8006a4a:	d9e2      	bls.n	8006a12 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006a4c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006a50:	2b04      	cmp	r3, #4
 8006a52:	d101      	bne.n	8006a58 <find_volume+0x184>
 8006a54:	2301      	movs	r3, #1
 8006a56:	e17e      	b.n	8006d56 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006a58:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	d901      	bls.n	8006a64 <find_volume+0x190>
 8006a60:	230d      	movs	r3, #13
 8006a62:	e178      	b.n	8006d56 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8006a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a66:	3330      	adds	r3, #48	@ 0x30
 8006a68:	330b      	adds	r3, #11
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f7fe fdc0 	bl	80055f0 <ld_word>
 8006a70:	4603      	mov	r3, r0
 8006a72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a76:	d001      	beq.n	8006a7c <find_volume+0x1a8>
 8006a78:	230d      	movs	r3, #13
 8006a7a:	e16c      	b.n	8006d56 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8006a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a7e:	3330      	adds	r3, #48	@ 0x30
 8006a80:	3316      	adds	r3, #22
 8006a82:	4618      	mov	r0, r3
 8006a84:	f7fe fdb4 	bl	80055f0 <ld_word>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8006a8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d106      	bne.n	8006aa0 <find_volume+0x1cc>
 8006a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a94:	3330      	adds	r3, #48	@ 0x30
 8006a96:	3324      	adds	r3, #36	@ 0x24
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f7fe fdc2 	bl	8005622 <ld_dword>
 8006a9e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8006aa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aa2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006aa4:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8006aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aa8:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8006aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aae:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8006ab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ab2:	789b      	ldrb	r3, [r3, #2]
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d005      	beq.n	8006ac4 <find_volume+0x1f0>
 8006ab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aba:	789b      	ldrb	r3, [r3, #2]
 8006abc:	2b02      	cmp	r3, #2
 8006abe:	d001      	beq.n	8006ac4 <find_volume+0x1f0>
 8006ac0:	230d      	movs	r3, #13
 8006ac2:	e148      	b.n	8006d56 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8006ac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ac6:	789b      	ldrb	r3, [r3, #2]
 8006ac8:	461a      	mov	r2, r3
 8006aca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006acc:	fb02 f303 	mul.w	r3, r2, r3
 8006ad0:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8006ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ad8:	461a      	mov	r2, r3
 8006ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006adc:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8006ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae0:	895b      	ldrh	r3, [r3, #10]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d008      	beq.n	8006af8 <find_volume+0x224>
 8006ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae8:	895b      	ldrh	r3, [r3, #10]
 8006aea:	461a      	mov	r2, r3
 8006aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aee:	895b      	ldrh	r3, [r3, #10]
 8006af0:	3b01      	subs	r3, #1
 8006af2:	4013      	ands	r3, r2
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d001      	beq.n	8006afc <find_volume+0x228>
 8006af8:	230d      	movs	r3, #13
 8006afa:	e12c      	b.n	8006d56 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8006afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006afe:	3330      	adds	r3, #48	@ 0x30
 8006b00:	3311      	adds	r3, #17
 8006b02:	4618      	mov	r0, r3
 8006b04:	f7fe fd74 	bl	80055f0 <ld_word>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b0e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006b10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b12:	891b      	ldrh	r3, [r3, #8]
 8006b14:	f003 030f 	and.w	r3, r3, #15
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d001      	beq.n	8006b22 <find_volume+0x24e>
 8006b1e:	230d      	movs	r3, #13
 8006b20:	e119      	b.n	8006d56 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8006b22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b24:	3330      	adds	r3, #48	@ 0x30
 8006b26:	3313      	adds	r3, #19
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f7fe fd61 	bl	80055f0 <ld_word>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8006b32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d106      	bne.n	8006b46 <find_volume+0x272>
 8006b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b3a:	3330      	adds	r3, #48	@ 0x30
 8006b3c:	3320      	adds	r3, #32
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f7fe fd6f 	bl	8005622 <ld_dword>
 8006b44:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8006b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b48:	3330      	adds	r3, #48	@ 0x30
 8006b4a:	330e      	adds	r3, #14
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f7fe fd4f 	bl	80055f0 <ld_word>
 8006b52:	4603      	mov	r3, r0
 8006b54:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8006b56:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d101      	bne.n	8006b60 <find_volume+0x28c>
 8006b5c:	230d      	movs	r3, #13
 8006b5e:	e0fa      	b.n	8006d56 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8006b60:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8006b62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b64:	4413      	add	r3, r2
 8006b66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006b68:	8912      	ldrh	r2, [r2, #8]
 8006b6a:	0912      	lsrs	r2, r2, #4
 8006b6c:	b292      	uxth	r2, r2
 8006b6e:	4413      	add	r3, r2
 8006b70:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8006b72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d204      	bcs.n	8006b84 <find_volume+0x2b0>
 8006b7a:	230d      	movs	r3, #13
 8006b7c:	e0eb      	b.n	8006d56 <find_volume+0x482>
 8006b7e:	bf00      	nop
 8006b80:	20010074 	.word	0x20010074
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8006b84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b88:	1ad3      	subs	r3, r2, r3
 8006b8a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006b8c:	8952      	ldrh	r2, [r2, #10]
 8006b8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006b92:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8006b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d101      	bne.n	8006b9e <find_volume+0x2ca>
 8006b9a:	230d      	movs	r3, #13
 8006b9c:	e0db      	b.n	8006d56 <find_volume+0x482>
		fmt = FS_FAT32;
 8006b9e:	2303      	movs	r3, #3
 8006ba0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba6:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d802      	bhi.n	8006bb4 <find_volume+0x2e0>
 8006bae:	2302      	movs	r3, #2
 8006bb0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8006bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb6:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d802      	bhi.n	8006bc4 <find_volume+0x2f0>
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8006bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc6:	1c9a      	adds	r2, r3, #2
 8006bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bca:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8006bcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bce:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006bd0:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8006bd2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8006bd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006bd6:	441a      	add	r2, r3
 8006bd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bda:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8006bdc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006be0:	441a      	add	r2, r3
 8006be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006be4:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8006be6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006bea:	2b03      	cmp	r3, #3
 8006bec:	d11e      	bne.n	8006c2c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8006bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bf0:	3330      	adds	r3, #48	@ 0x30
 8006bf2:	332a      	adds	r3, #42	@ 0x2a
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f7fe fcfb 	bl	80055f0 <ld_word>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d001      	beq.n	8006c04 <find_volume+0x330>
 8006c00:	230d      	movs	r3, #13
 8006c02:	e0a8      	b.n	8006d56 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8006c04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c06:	891b      	ldrh	r3, [r3, #8]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d001      	beq.n	8006c10 <find_volume+0x33c>
 8006c0c:	230d      	movs	r3, #13
 8006c0e:	e0a2      	b.n	8006d56 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8006c10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c12:	3330      	adds	r3, #48	@ 0x30
 8006c14:	332c      	adds	r3, #44	@ 0x2c
 8006c16:	4618      	mov	r0, r3
 8006c18:	f7fe fd03 	bl	8005622 <ld_dword>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c20:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8006c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	009b      	lsls	r3, r3, #2
 8006c28:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c2a:	e01f      	b.n	8006c6c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8006c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c2e:	891b      	ldrh	r3, [r3, #8]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d101      	bne.n	8006c38 <find_volume+0x364>
 8006c34:	230d      	movs	r3, #13
 8006c36:	e08e      	b.n	8006d56 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8006c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c3a:	6a1a      	ldr	r2, [r3, #32]
 8006c3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c3e:	441a      	add	r2, r3
 8006c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c42:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8006c44:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006c48:	2b02      	cmp	r3, #2
 8006c4a:	d103      	bne.n	8006c54 <find_volume+0x380>
 8006c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c4e:	695b      	ldr	r3, [r3, #20]
 8006c50:	005b      	lsls	r3, r3, #1
 8006c52:	e00a      	b.n	8006c6a <find_volume+0x396>
 8006c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c56:	695a      	ldr	r2, [r3, #20]
 8006c58:	4613      	mov	r3, r2
 8006c5a:	005b      	lsls	r3, r3, #1
 8006c5c:	4413      	add	r3, r2
 8006c5e:	085a      	lsrs	r2, r3, #1
 8006c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c62:	695b      	ldr	r3, [r3, #20]
 8006c64:	f003 0301 	and.w	r3, r3, #1
 8006c68:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8006c6a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8006c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c6e:	699a      	ldr	r2, [r3, #24]
 8006c70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c72:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8006c76:	0a5b      	lsrs	r3, r3, #9
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d201      	bcs.n	8006c80 <find_volume+0x3ac>
 8006c7c:	230d      	movs	r3, #13
 8006c7e:	e06a      	b.n	8006d56 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8006c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c82:	f04f 32ff 	mov.w	r2, #4294967295
 8006c86:	611a      	str	r2, [r3, #16]
 8006c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c8a:	691a      	ldr	r2, [r3, #16]
 8006c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c8e:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8006c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c92:	2280      	movs	r2, #128	@ 0x80
 8006c94:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8006c96:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006c9a:	2b03      	cmp	r3, #3
 8006c9c:	d149      	bne.n	8006d32 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8006c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ca0:	3330      	adds	r3, #48	@ 0x30
 8006ca2:	3330      	adds	r3, #48	@ 0x30
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	f7fe fca3 	bl	80055f0 <ld_word>
 8006caa:	4603      	mov	r3, r0
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	d140      	bne.n	8006d32 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8006cb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006cb2:	3301      	adds	r3, #1
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006cb8:	f7fe ff10 	bl	8005adc <move_window>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d137      	bne.n	8006d32 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8006cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8006cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cca:	3330      	adds	r3, #48	@ 0x30
 8006ccc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	f7fe fc8d 	bl	80055f0 <ld_word>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	461a      	mov	r2, r3
 8006cda:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8006cde:	429a      	cmp	r2, r3
 8006ce0:	d127      	bne.n	8006d32 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8006ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ce4:	3330      	adds	r3, #48	@ 0x30
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	f7fe fc9b 	bl	8005622 <ld_dword>
 8006cec:	4603      	mov	r3, r0
 8006cee:	4a1c      	ldr	r2, [pc, #112]	@ (8006d60 <find_volume+0x48c>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d11e      	bne.n	8006d32 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8006cf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cf6:	3330      	adds	r3, #48	@ 0x30
 8006cf8:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f7fe fc90 	bl	8005622 <ld_dword>
 8006d02:	4603      	mov	r3, r0
 8006d04:	4a17      	ldr	r2, [pc, #92]	@ (8006d64 <find_volume+0x490>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d113      	bne.n	8006d32 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8006d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d0c:	3330      	adds	r3, #48	@ 0x30
 8006d0e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8006d12:	4618      	mov	r0, r3
 8006d14:	f7fe fc85 	bl	8005622 <ld_dword>
 8006d18:	4602      	mov	r2, r0
 8006d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d1c:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8006d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d20:	3330      	adds	r3, #48	@ 0x30
 8006d22:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8006d26:	4618      	mov	r0, r3
 8006d28:	f7fe fc7b 	bl	8005622 <ld_dword>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d30:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8006d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d34:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8006d38:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8006d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8006d68 <find_volume+0x494>)
 8006d3c:	881b      	ldrh	r3, [r3, #0]
 8006d3e:	3301      	adds	r3, #1
 8006d40:	b29a      	uxth	r2, r3
 8006d42:	4b09      	ldr	r3, [pc, #36]	@ (8006d68 <find_volume+0x494>)
 8006d44:	801a      	strh	r2, [r3, #0]
 8006d46:	4b08      	ldr	r3, [pc, #32]	@ (8006d68 <find_volume+0x494>)
 8006d48:	881a      	ldrh	r2, [r3, #0]
 8006d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d4c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8006d4e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006d50:	f7fe fe5c 	bl	8005a0c <clear_lock>
#endif
	return FR_OK;
 8006d54:	2300      	movs	r3, #0
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3758      	adds	r7, #88	@ 0x58
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
 8006d5e:	bf00      	nop
 8006d60:	41615252 	.word	0x41615252
 8006d64:	61417272 	.word	0x61417272
 8006d68:	20010078 	.word	0x20010078

08006d6c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b084      	sub	sp, #16
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
 8006d74:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8006d76:	2309      	movs	r3, #9
 8006d78:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d01c      	beq.n	8006dba <validate+0x4e>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d018      	beq.n	8006dba <validate+0x4e>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	781b      	ldrb	r3, [r3, #0]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d013      	beq.n	8006dba <validate+0x4e>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	889a      	ldrh	r2, [r3, #4]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	88db      	ldrh	r3, [r3, #6]
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d10c      	bne.n	8006dba <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	785b      	ldrb	r3, [r3, #1]
 8006da6:	4618      	mov	r0, r3
 8006da8:	f7fe fba0 	bl	80054ec <disk_status>
 8006dac:	4603      	mov	r3, r0
 8006dae:	f003 0301 	and.w	r3, r3, #1
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d101      	bne.n	8006dba <validate+0x4e>
			res = FR_OK;
 8006db6:	2300      	movs	r3, #0
 8006db8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8006dba:	7bfb      	ldrb	r3, [r7, #15]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d102      	bne.n	8006dc6 <validate+0x5a>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	e000      	b.n	8006dc8 <validate+0x5c>
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	683a      	ldr	r2, [r7, #0]
 8006dca:	6013      	str	r3, [r2, #0]
	return res;
 8006dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3710      	adds	r7, #16
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
	...

08006dd8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b088      	sub	sp, #32
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	60f8      	str	r0, [r7, #12]
 8006de0:	60b9      	str	r1, [r7, #8]
 8006de2:	4613      	mov	r3, r2
 8006de4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8006dea:	f107 0310 	add.w	r3, r7, #16
 8006dee:	4618      	mov	r0, r3
 8006df0:	f7ff fcd5 	bl	800679e <get_ldnumber>
 8006df4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8006df6:	69fb      	ldr	r3, [r7, #28]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	da01      	bge.n	8006e00 <f_mount+0x28>
 8006dfc:	230b      	movs	r3, #11
 8006dfe:	e02b      	b.n	8006e58 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8006e00:	4a17      	ldr	r2, [pc, #92]	@ (8006e60 <f_mount+0x88>)
 8006e02:	69fb      	ldr	r3, [r7, #28]
 8006e04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e08:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8006e0a:	69bb      	ldr	r3, [r7, #24]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d005      	beq.n	8006e1c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8006e10:	69b8      	ldr	r0, [r7, #24]
 8006e12:	f7fe fdfb 	bl	8005a0c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8006e16:	69bb      	ldr	r3, [r7, #24]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d002      	beq.n	8006e28 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2200      	movs	r2, #0
 8006e26:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8006e28:	68fa      	ldr	r2, [r7, #12]
 8006e2a:	490d      	ldr	r1, [pc, #52]	@ (8006e60 <f_mount+0x88>)
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d002      	beq.n	8006e3e <f_mount+0x66>
 8006e38:	79fb      	ldrb	r3, [r7, #7]
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	d001      	beq.n	8006e42 <f_mount+0x6a>
 8006e3e:	2300      	movs	r3, #0
 8006e40:	e00a      	b.n	8006e58 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8006e42:	f107 010c 	add.w	r1, r7, #12
 8006e46:	f107 0308 	add.w	r3, r7, #8
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	f7ff fd41 	bl	80068d4 <find_volume>
 8006e52:	4603      	mov	r3, r0
 8006e54:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8006e56:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3720      	adds	r7, #32
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}
 8006e60:	20010074 	.word	0x20010074

08006e64 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b098      	sub	sp, #96	@ 0x60
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	60f8      	str	r0, [r7, #12]
 8006e6c:	60b9      	str	r1, [r7, #8]
 8006e6e:	4613      	mov	r3, r2
 8006e70:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d101      	bne.n	8006e7c <f_open+0x18>
 8006e78:	2309      	movs	r3, #9
 8006e7a:	e1a9      	b.n	80071d0 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8006e7c:	79fb      	ldrb	r3, [r7, #7]
 8006e7e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e82:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8006e84:	79fa      	ldrb	r2, [r7, #7]
 8006e86:	f107 0110 	add.w	r1, r7, #16
 8006e8a:	f107 0308 	add.w	r3, r7, #8
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f7ff fd20 	bl	80068d4 <find_volume>
 8006e94:	4603      	mov	r3, r0
 8006e96:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8006e9a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	f040 818d 	bne.w	80071be <f_open+0x35a>
		dj.obj.fs = fs;
 8006ea4:	693b      	ldr	r3, [r7, #16]
 8006ea6:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8006ea8:	68ba      	ldr	r2, [r7, #8]
 8006eaa:	f107 0314 	add.w	r3, r7, #20
 8006eae:	4611      	mov	r1, r2
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	f7ff fc03 	bl	80066bc <follow_path>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8006ebc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d118      	bne.n	8006ef6 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8006ec4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006ec8:	b25b      	sxtb	r3, r3
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	da03      	bge.n	8006ed6 <f_open+0x72>
				res = FR_INVALID_NAME;
 8006ece:	2306      	movs	r3, #6
 8006ed0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006ed4:	e00f      	b.n	8006ef6 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006ed6:	79fb      	ldrb	r3, [r7, #7]
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	bf8c      	ite	hi
 8006edc:	2301      	movhi	r3, #1
 8006ede:	2300      	movls	r3, #0
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	f107 0314 	add.w	r3, r7, #20
 8006ee8:	4611      	mov	r1, r2
 8006eea:	4618      	mov	r0, r3
 8006eec:	f7fe fc82 	bl	80057f4 <chk_lock>
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8006ef6:	79fb      	ldrb	r3, [r7, #7]
 8006ef8:	f003 031c 	and.w	r3, r3, #28
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d07f      	beq.n	8007000 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8006f00:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d017      	beq.n	8006f38 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8006f08:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006f0c:	2b04      	cmp	r3, #4
 8006f0e:	d10e      	bne.n	8006f2e <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8006f10:	f7fe fccc 	bl	80058ac <enq_lock>
 8006f14:	4603      	mov	r3, r0
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d006      	beq.n	8006f28 <f_open+0xc4>
 8006f1a:	f107 0314 	add.w	r3, r7, #20
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f7ff fb05 	bl	800652e <dir_register>
 8006f24:	4603      	mov	r3, r0
 8006f26:	e000      	b.n	8006f2a <f_open+0xc6>
 8006f28:	2312      	movs	r3, #18
 8006f2a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8006f2e:	79fb      	ldrb	r3, [r7, #7]
 8006f30:	f043 0308 	orr.w	r3, r3, #8
 8006f34:	71fb      	strb	r3, [r7, #7]
 8006f36:	e010      	b.n	8006f5a <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8006f38:	7ebb      	ldrb	r3, [r7, #26]
 8006f3a:	f003 0311 	and.w	r3, r3, #17
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d003      	beq.n	8006f4a <f_open+0xe6>
					res = FR_DENIED;
 8006f42:	2307      	movs	r3, #7
 8006f44:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006f48:	e007      	b.n	8006f5a <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8006f4a:	79fb      	ldrb	r3, [r7, #7]
 8006f4c:	f003 0304 	and.w	r3, r3, #4
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d002      	beq.n	8006f5a <f_open+0xf6>
 8006f54:	2308      	movs	r3, #8
 8006f56:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8006f5a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d168      	bne.n	8007034 <f_open+0x1d0>
 8006f62:	79fb      	ldrb	r3, [r7, #7]
 8006f64:	f003 0308 	and.w	r3, r3, #8
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d063      	beq.n	8007034 <f_open+0x1d0>
				dw = GET_FATTIME();
 8006f6c:	f7fd fd86 	bl	8004a7c <get_fattime>
 8006f70:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8006f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f74:	330e      	adds	r3, #14
 8006f76:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f7fe fb90 	bl	800569e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8006f7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f80:	3316      	adds	r3, #22
 8006f82:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006f84:	4618      	mov	r0, r3
 8006f86:	f7fe fb8a 	bl	800569e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8006f8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f8c:	330b      	adds	r3, #11
 8006f8e:	2220      	movs	r2, #32
 8006f90:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f96:	4611      	mov	r1, r2
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f7ff fa34 	bl	8006406 <ld_clust>
 8006f9e:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f7ff fa4c 	bl	8006444 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8006fac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fae:	331c      	adds	r3, #28
 8006fb0:	2100      	movs	r1, #0
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f7fe fb73 	bl	800569e <st_dword>
					fs->wflag = 1;
 8006fb8:	693b      	ldr	r3, [r7, #16]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8006fbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d037      	beq.n	8007034 <f_open+0x1d0>
						dw = fs->winsect;
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fc8:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8006fca:	f107 0314 	add.w	r3, r7, #20
 8006fce:	2200      	movs	r2, #0
 8006fd0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f7fe ff5f 	bl	8005e96 <remove_chain>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8006fde:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d126      	bne.n	8007034 <f_open+0x1d0>
							res = move_window(fs, dw);
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006fea:	4618      	mov	r0, r3
 8006fec:	f7fe fd76 	bl	8005adc <move_window>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ffa:	3a01      	subs	r2, #1
 8006ffc:	60da      	str	r2, [r3, #12]
 8006ffe:	e019      	b.n	8007034 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8007000:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007004:	2b00      	cmp	r3, #0
 8007006:	d115      	bne.n	8007034 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007008:	7ebb      	ldrb	r3, [r7, #26]
 800700a:	f003 0310 	and.w	r3, r3, #16
 800700e:	2b00      	cmp	r3, #0
 8007010:	d003      	beq.n	800701a <f_open+0x1b6>
					res = FR_NO_FILE;
 8007012:	2304      	movs	r3, #4
 8007014:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007018:	e00c      	b.n	8007034 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800701a:	79fb      	ldrb	r3, [r7, #7]
 800701c:	f003 0302 	and.w	r3, r3, #2
 8007020:	2b00      	cmp	r3, #0
 8007022:	d007      	beq.n	8007034 <f_open+0x1d0>
 8007024:	7ebb      	ldrb	r3, [r7, #26]
 8007026:	f003 0301 	and.w	r3, r3, #1
 800702a:	2b00      	cmp	r3, #0
 800702c:	d002      	beq.n	8007034 <f_open+0x1d0>
						res = FR_DENIED;
 800702e:	2307      	movs	r3, #7
 8007030:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8007034:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007038:	2b00      	cmp	r3, #0
 800703a:	d126      	bne.n	800708a <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800703c:	79fb      	ldrb	r3, [r7, #7]
 800703e:	f003 0308 	and.w	r3, r3, #8
 8007042:	2b00      	cmp	r3, #0
 8007044:	d003      	beq.n	800704e <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8007046:	79fb      	ldrb	r3, [r7, #7]
 8007048:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800704c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8007056:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800705c:	79fb      	ldrb	r3, [r7, #7]
 800705e:	2b01      	cmp	r3, #1
 8007060:	bf8c      	ite	hi
 8007062:	2301      	movhi	r3, #1
 8007064:	2300      	movls	r3, #0
 8007066:	b2db      	uxtb	r3, r3
 8007068:	461a      	mov	r2, r3
 800706a:	f107 0314 	add.w	r3, r7, #20
 800706e:	4611      	mov	r1, r2
 8007070:	4618      	mov	r0, r3
 8007072:	f7fe fc3d 	bl	80058f0 <inc_lock>
 8007076:	4602      	mov	r2, r0
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	691b      	ldr	r3, [r3, #16]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d102      	bne.n	800708a <f_open+0x226>
 8007084:	2302      	movs	r3, #2
 8007086:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800708a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800708e:	2b00      	cmp	r3, #0
 8007090:	f040 8095 	bne.w	80071be <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007098:	4611      	mov	r1, r2
 800709a:	4618      	mov	r0, r3
 800709c:	f7ff f9b3 	bl	8006406 <ld_clust>
 80070a0:	4602      	mov	r2, r0
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80070a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070a8:	331c      	adds	r3, #28
 80070aa:	4618      	mov	r0, r3
 80070ac:	f7fe fab9 	bl	8005622 <ld_dword>
 80070b0:	4602      	mov	r2, r0
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2200      	movs	r2, #0
 80070ba:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80070bc:	693a      	ldr	r2, [r7, #16]
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	88da      	ldrh	r2, [r3, #6]
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	79fa      	ldrb	r2, [r7, #7]
 80070ce:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	2200      	movs	r2, #0
 80070d4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2200      	movs	r2, #0
 80070da:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2200      	movs	r2, #0
 80070e0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	3330      	adds	r3, #48	@ 0x30
 80070e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80070ea:	2100      	movs	r1, #0
 80070ec:	4618      	mov	r0, r3
 80070ee:	f7fe fb23 	bl	8005738 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80070f2:	79fb      	ldrb	r3, [r7, #7]
 80070f4:	f003 0320 	and.w	r3, r3, #32
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d060      	beq.n	80071be <f_open+0x35a>
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	68db      	ldr	r3, [r3, #12]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d05c      	beq.n	80071be <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	68da      	ldr	r2, [r3, #12]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800710c:	693b      	ldr	r3, [r7, #16]
 800710e:	895b      	ldrh	r3, [r3, #10]
 8007110:	025b      	lsls	r3, r3, #9
 8007112:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	68db      	ldr	r3, [r3, #12]
 800711e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007120:	e016      	b.n	8007150 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007126:	4618      	mov	r0, r3
 8007128:	f7fe fd24 	bl	8005b74 <get_fat>
 800712c:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800712e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007130:	2b01      	cmp	r3, #1
 8007132:	d802      	bhi.n	800713a <f_open+0x2d6>
 8007134:	2302      	movs	r3, #2
 8007136:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800713a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800713c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007140:	d102      	bne.n	8007148 <f_open+0x2e4>
 8007142:	2301      	movs	r3, #1
 8007144:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007148:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800714a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800714c:	1ad3      	subs	r3, r2, r3
 800714e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007150:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007154:	2b00      	cmp	r3, #0
 8007156:	d103      	bne.n	8007160 <f_open+0x2fc>
 8007158:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800715a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800715c:	429a      	cmp	r2, r3
 800715e:	d8e0      	bhi.n	8007122 <f_open+0x2be>
				}
				fp->clust = clst;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007164:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007166:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800716a:	2b00      	cmp	r3, #0
 800716c:	d127      	bne.n	80071be <f_open+0x35a>
 800716e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007170:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007174:	2b00      	cmp	r3, #0
 8007176:	d022      	beq.n	80071be <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007178:	693b      	ldr	r3, [r7, #16]
 800717a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800717c:	4618      	mov	r0, r3
 800717e:	f7fe fcda 	bl	8005b36 <clust2sect>
 8007182:	6478      	str	r0, [r7, #68]	@ 0x44
 8007184:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007186:	2b00      	cmp	r3, #0
 8007188:	d103      	bne.n	8007192 <f_open+0x32e>
						res = FR_INT_ERR;
 800718a:	2302      	movs	r3, #2
 800718c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007190:	e015      	b.n	80071be <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007192:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007194:	0a5a      	lsrs	r2, r3, #9
 8007196:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007198:	441a      	add	r2, r3
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	7858      	ldrb	r0, [r3, #1]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	6a1a      	ldr	r2, [r3, #32]
 80071ac:	2301      	movs	r3, #1
 80071ae:	f7fe f9df 	bl	8005570 <disk_read>
 80071b2:	4603      	mov	r3, r0
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d002      	beq.n	80071be <f_open+0x35a>
 80071b8:	2301      	movs	r3, #1
 80071ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80071be:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d002      	beq.n	80071cc <f_open+0x368>
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2200      	movs	r2, #0
 80071ca:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80071cc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3760      	adds	r7, #96	@ 0x60
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}

080071d8 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b08e      	sub	sp, #56	@ 0x38
 80071dc:	af00      	add	r7, sp, #0
 80071de:	60f8      	str	r0, [r7, #12]
 80071e0:	60b9      	str	r1, [r7, #8]
 80071e2:	607a      	str	r2, [r7, #4]
 80071e4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	2200      	movs	r2, #0
 80071ee:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	f107 0214 	add.w	r2, r7, #20
 80071f6:	4611      	mov	r1, r2
 80071f8:	4618      	mov	r0, r3
 80071fa:	f7ff fdb7 	bl	8006d6c <validate>
 80071fe:	4603      	mov	r3, r0
 8007200:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007204:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007208:	2b00      	cmp	r3, #0
 800720a:	d107      	bne.n	800721c <f_read+0x44>
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	7d5b      	ldrb	r3, [r3, #21]
 8007210:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8007214:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007218:	2b00      	cmp	r3, #0
 800721a:	d002      	beq.n	8007222 <f_read+0x4a>
 800721c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007220:	e115      	b.n	800744e <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	7d1b      	ldrb	r3, [r3, #20]
 8007226:	f003 0301 	and.w	r3, r3, #1
 800722a:	2b00      	cmp	r3, #0
 800722c:	d101      	bne.n	8007232 <f_read+0x5a>
 800722e:	2307      	movs	r3, #7
 8007230:	e10d      	b.n	800744e <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	68da      	ldr	r2, [r3, #12]
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	699b      	ldr	r3, [r3, #24]
 800723a:	1ad3      	subs	r3, r2, r3
 800723c:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800723e:	687a      	ldr	r2, [r7, #4]
 8007240:	6a3b      	ldr	r3, [r7, #32]
 8007242:	429a      	cmp	r2, r3
 8007244:	f240 80fe 	bls.w	8007444 <f_read+0x26c>
 8007248:	6a3b      	ldr	r3, [r7, #32]
 800724a:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800724c:	e0fa      	b.n	8007444 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	699b      	ldr	r3, [r3, #24]
 8007252:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007256:	2b00      	cmp	r3, #0
 8007258:	f040 80c6 	bne.w	80073e8 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	699b      	ldr	r3, [r3, #24]
 8007260:	0a5b      	lsrs	r3, r3, #9
 8007262:	697a      	ldr	r2, [r7, #20]
 8007264:	8952      	ldrh	r2, [r2, #10]
 8007266:	3a01      	subs	r2, #1
 8007268:	4013      	ands	r3, r2
 800726a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800726c:	69fb      	ldr	r3, [r7, #28]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d12f      	bne.n	80072d2 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	699b      	ldr	r3, [r3, #24]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d103      	bne.n	8007282 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	689b      	ldr	r3, [r3, #8]
 800727e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007280:	e013      	b.n	80072aa <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007286:	2b00      	cmp	r3, #0
 8007288:	d007      	beq.n	800729a <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	699b      	ldr	r3, [r3, #24]
 800728e:	4619      	mov	r1, r3
 8007290:	68f8      	ldr	r0, [r7, #12]
 8007292:	f7fe fefd 	bl	8006090 <clmt_clust>
 8007296:	6338      	str	r0, [r7, #48]	@ 0x30
 8007298:	e007      	b.n	80072aa <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800729a:	68fa      	ldr	r2, [r7, #12]
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	69db      	ldr	r3, [r3, #28]
 80072a0:	4619      	mov	r1, r3
 80072a2:	4610      	mov	r0, r2
 80072a4:	f7fe fc66 	bl	8005b74 <get_fat>
 80072a8:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80072aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ac:	2b01      	cmp	r3, #1
 80072ae:	d804      	bhi.n	80072ba <f_read+0xe2>
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	2202      	movs	r2, #2
 80072b4:	755a      	strb	r2, [r3, #21]
 80072b6:	2302      	movs	r3, #2
 80072b8:	e0c9      	b.n	800744e <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80072ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072c0:	d104      	bne.n	80072cc <f_read+0xf4>
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2201      	movs	r2, #1
 80072c6:	755a      	strb	r2, [r3, #21]
 80072c8:	2301      	movs	r3, #1
 80072ca:	e0c0      	b.n	800744e <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072d0:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80072d2:	697a      	ldr	r2, [r7, #20]
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	69db      	ldr	r3, [r3, #28]
 80072d8:	4619      	mov	r1, r3
 80072da:	4610      	mov	r0, r2
 80072dc:	f7fe fc2b 	bl	8005b36 <clust2sect>
 80072e0:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80072e2:	69bb      	ldr	r3, [r7, #24]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d104      	bne.n	80072f2 <f_read+0x11a>
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	2202      	movs	r2, #2
 80072ec:	755a      	strb	r2, [r3, #21]
 80072ee:	2302      	movs	r3, #2
 80072f0:	e0ad      	b.n	800744e <f_read+0x276>
			sect += csect;
 80072f2:	69ba      	ldr	r2, [r7, #24]
 80072f4:	69fb      	ldr	r3, [r7, #28]
 80072f6:	4413      	add	r3, r2
 80072f8:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	0a5b      	lsrs	r3, r3, #9
 80072fe:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007302:	2b00      	cmp	r3, #0
 8007304:	d039      	beq.n	800737a <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007306:	69fa      	ldr	r2, [r7, #28]
 8007308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800730a:	4413      	add	r3, r2
 800730c:	697a      	ldr	r2, [r7, #20]
 800730e:	8952      	ldrh	r2, [r2, #10]
 8007310:	4293      	cmp	r3, r2
 8007312:	d905      	bls.n	8007320 <f_read+0x148>
					cc = fs->csize - csect;
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	895b      	ldrh	r3, [r3, #10]
 8007318:	461a      	mov	r2, r3
 800731a:	69fb      	ldr	r3, [r7, #28]
 800731c:	1ad3      	subs	r3, r2, r3
 800731e:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	7858      	ldrb	r0, [r3, #1]
 8007324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007326:	69ba      	ldr	r2, [r7, #24]
 8007328:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800732a:	f7fe f921 	bl	8005570 <disk_read>
 800732e:	4603      	mov	r3, r0
 8007330:	2b00      	cmp	r3, #0
 8007332:	d004      	beq.n	800733e <f_read+0x166>
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2201      	movs	r2, #1
 8007338:	755a      	strb	r2, [r3, #21]
 800733a:	2301      	movs	r3, #1
 800733c:	e087      	b.n	800744e <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	7d1b      	ldrb	r3, [r3, #20]
 8007342:	b25b      	sxtb	r3, r3
 8007344:	2b00      	cmp	r3, #0
 8007346:	da14      	bge.n	8007372 <f_read+0x19a>
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	6a1a      	ldr	r2, [r3, #32]
 800734c:	69bb      	ldr	r3, [r7, #24]
 800734e:	1ad3      	subs	r3, r2, r3
 8007350:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007352:	429a      	cmp	r2, r3
 8007354:	d90d      	bls.n	8007372 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6a1a      	ldr	r2, [r3, #32]
 800735a:	69bb      	ldr	r3, [r7, #24]
 800735c:	1ad3      	subs	r3, r2, r3
 800735e:	025b      	lsls	r3, r3, #9
 8007360:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007362:	18d0      	adds	r0, r2, r3
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	3330      	adds	r3, #48	@ 0x30
 8007368:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800736c:	4619      	mov	r1, r3
 800736e:	f7fe f9c2 	bl	80056f6 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8007372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007374:	025b      	lsls	r3, r3, #9
 8007376:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8007378:	e050      	b.n	800741c <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	6a1b      	ldr	r3, [r3, #32]
 800737e:	69ba      	ldr	r2, [r7, #24]
 8007380:	429a      	cmp	r2, r3
 8007382:	d02e      	beq.n	80073e2 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	7d1b      	ldrb	r3, [r3, #20]
 8007388:	b25b      	sxtb	r3, r3
 800738a:	2b00      	cmp	r3, #0
 800738c:	da18      	bge.n	80073c0 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	7858      	ldrb	r0, [r3, #1]
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	6a1a      	ldr	r2, [r3, #32]
 800739c:	2301      	movs	r3, #1
 800739e:	f7fe f907 	bl	80055b0 <disk_write>
 80073a2:	4603      	mov	r3, r0
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d004      	beq.n	80073b2 <f_read+0x1da>
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2201      	movs	r2, #1
 80073ac:	755a      	strb	r2, [r3, #21]
 80073ae:	2301      	movs	r3, #1
 80073b0:	e04d      	b.n	800744e <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	7d1b      	ldrb	r3, [r3, #20]
 80073b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073ba:	b2da      	uxtb	r2, r3
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	7858      	ldrb	r0, [r3, #1]
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80073ca:	2301      	movs	r3, #1
 80073cc:	69ba      	ldr	r2, [r7, #24]
 80073ce:	f7fe f8cf 	bl	8005570 <disk_read>
 80073d2:	4603      	mov	r3, r0
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d004      	beq.n	80073e2 <f_read+0x20a>
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2201      	movs	r2, #1
 80073dc:	755a      	strb	r2, [r3, #21]
 80073de:	2301      	movs	r3, #1
 80073e0:	e035      	b.n	800744e <f_read+0x276>
			}
#endif
			fp->sect = sect;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	69ba      	ldr	r2, [r7, #24]
 80073e6:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	699b      	ldr	r3, [r3, #24]
 80073ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073f0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80073f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80073f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	429a      	cmp	r2, r3
 80073fc:	d901      	bls.n	8007402 <f_read+0x22a>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	699b      	ldr	r3, [r3, #24]
 800740c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007410:	4413      	add	r3, r2
 8007412:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007414:	4619      	mov	r1, r3
 8007416:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007418:	f7fe f96d 	bl	80056f6 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800741c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800741e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007420:	4413      	add	r3, r2
 8007422:	627b      	str	r3, [r7, #36]	@ 0x24
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	699a      	ldr	r2, [r3, #24]
 8007428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800742a:	441a      	add	r2, r3
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	619a      	str	r2, [r3, #24]
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	681a      	ldr	r2, [r3, #0]
 8007434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007436:	441a      	add	r2, r3
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	601a      	str	r2, [r3, #0]
 800743c:	687a      	ldr	r2, [r7, #4]
 800743e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007440:	1ad3      	subs	r3, r2, r3
 8007442:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2b00      	cmp	r3, #0
 8007448:	f47f af01 	bne.w	800724e <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800744c:	2300      	movs	r3, #0
}
 800744e:	4618      	mov	r0, r3
 8007450:	3738      	adds	r7, #56	@ 0x38
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}

08007456 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8007456:	b580      	push	{r7, lr}
 8007458:	b090      	sub	sp, #64	@ 0x40
 800745a:	af00      	add	r7, sp, #0
 800745c:	6078      	str	r0, [r7, #4]
 800745e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f107 0208 	add.w	r2, r7, #8
 8007466:	4611      	mov	r1, r2
 8007468:	4618      	mov	r0, r3
 800746a:	f7ff fc7f 	bl	8006d6c <validate>
 800746e:	4603      	mov	r3, r0
 8007470:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8007474:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007478:	2b00      	cmp	r3, #0
 800747a:	d103      	bne.n	8007484 <f_lseek+0x2e>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	7d5b      	ldrb	r3, [r3, #21]
 8007480:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8007484:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007488:	2b00      	cmp	r3, #0
 800748a:	d002      	beq.n	8007492 <f_lseek+0x3c>
 800748c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007490:	e1e6      	b.n	8007860 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007496:	2b00      	cmp	r3, #0
 8007498:	f000 80d1 	beq.w	800763e <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074a2:	d15a      	bne.n	800755a <f_lseek+0x104>
			tbl = fp->cltbl;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074a8:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80074aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ac:	1d1a      	adds	r2, r3, #4
 80074ae:	627a      	str	r2, [r7, #36]	@ 0x24
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	617b      	str	r3, [r7, #20]
 80074b4:	2302      	movs	r3, #2
 80074b6:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	689b      	ldr	r3, [r3, #8]
 80074bc:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 80074be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d03a      	beq.n	800753a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80074c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c6:	613b      	str	r3, [r7, #16]
 80074c8:	2300      	movs	r3, #0
 80074ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80074cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ce:	3302      	adds	r3, #2
 80074d0:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 80074d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d4:	60fb      	str	r3, [r7, #12]
 80074d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074d8:	3301      	adds	r3, #1
 80074da:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80074e0:	4618      	mov	r0, r3
 80074e2:	f7fe fb47 	bl	8005b74 <get_fat>
 80074e6:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80074e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d804      	bhi.n	80074f8 <f_lseek+0xa2>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2202      	movs	r2, #2
 80074f2:	755a      	strb	r2, [r3, #21]
 80074f4:	2302      	movs	r3, #2
 80074f6:	e1b3      	b.n	8007860 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80074f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074fe:	d104      	bne.n	800750a <f_lseek+0xb4>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2201      	movs	r2, #1
 8007504:	755a      	strb	r2, [r3, #21]
 8007506:	2301      	movs	r3, #1
 8007508:	e1aa      	b.n	8007860 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	3301      	adds	r3, #1
 800750e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007510:	429a      	cmp	r2, r3
 8007512:	d0de      	beq.n	80074d2 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8007514:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007516:	697b      	ldr	r3, [r7, #20]
 8007518:	429a      	cmp	r2, r3
 800751a:	d809      	bhi.n	8007530 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800751c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800751e:	1d1a      	adds	r2, r3, #4
 8007520:	627a      	str	r2, [r7, #36]	@ 0x24
 8007522:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007524:	601a      	str	r2, [r3, #0]
 8007526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007528:	1d1a      	adds	r2, r3, #4
 800752a:	627a      	str	r2, [r7, #36]	@ 0x24
 800752c:	693a      	ldr	r2, [r7, #16]
 800752e:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	695b      	ldr	r3, [r3, #20]
 8007534:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007536:	429a      	cmp	r2, r3
 8007538:	d3c4      	bcc.n	80074c4 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800753e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007540:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8007542:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	429a      	cmp	r2, r3
 8007548:	d803      	bhi.n	8007552 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800754a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800754c:	2200      	movs	r2, #0
 800754e:	601a      	str	r2, [r3, #0]
 8007550:	e184      	b.n	800785c <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8007552:	2311      	movs	r3, #17
 8007554:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8007558:	e180      	b.n	800785c <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	68db      	ldr	r3, [r3, #12]
 800755e:	683a      	ldr	r2, [r7, #0]
 8007560:	429a      	cmp	r2, r3
 8007562:	d902      	bls.n	800756a <f_lseek+0x114>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	683a      	ldr	r2, [r7, #0]
 800756e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	2b00      	cmp	r3, #0
 8007574:	f000 8172 	beq.w	800785c <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	3b01      	subs	r3, #1
 800757c:	4619      	mov	r1, r3
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f7fe fd86 	bl	8006090 <clmt_clust>
 8007584:	4602      	mov	r2, r0
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800758a:	68ba      	ldr	r2, [r7, #8]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	69db      	ldr	r3, [r3, #28]
 8007590:	4619      	mov	r1, r3
 8007592:	4610      	mov	r0, r2
 8007594:	f7fe facf 	bl	8005b36 <clust2sect>
 8007598:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800759a:	69bb      	ldr	r3, [r7, #24]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d104      	bne.n	80075aa <f_lseek+0x154>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2202      	movs	r2, #2
 80075a4:	755a      	strb	r2, [r3, #21]
 80075a6:	2302      	movs	r3, #2
 80075a8:	e15a      	b.n	8007860 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	3b01      	subs	r3, #1
 80075ae:	0a5b      	lsrs	r3, r3, #9
 80075b0:	68ba      	ldr	r2, [r7, #8]
 80075b2:	8952      	ldrh	r2, [r2, #10]
 80075b4:	3a01      	subs	r2, #1
 80075b6:	4013      	ands	r3, r2
 80075b8:	69ba      	ldr	r2, [r7, #24]
 80075ba:	4413      	add	r3, r2
 80075bc:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	699b      	ldr	r3, [r3, #24]
 80075c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	f000 8148 	beq.w	800785c <f_lseek+0x406>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6a1b      	ldr	r3, [r3, #32]
 80075d0:	69ba      	ldr	r2, [r7, #24]
 80075d2:	429a      	cmp	r2, r3
 80075d4:	f000 8142 	beq.w	800785c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	7d1b      	ldrb	r3, [r3, #20]
 80075dc:	b25b      	sxtb	r3, r3
 80075de:	2b00      	cmp	r3, #0
 80075e0:	da18      	bge.n	8007614 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	7858      	ldrb	r0, [r3, #1]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6a1a      	ldr	r2, [r3, #32]
 80075f0:	2301      	movs	r3, #1
 80075f2:	f7fd ffdd 	bl	80055b0 <disk_write>
 80075f6:	4603      	mov	r3, r0
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d004      	beq.n	8007606 <f_lseek+0x1b0>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2201      	movs	r2, #1
 8007600:	755a      	strb	r2, [r3, #21]
 8007602:	2301      	movs	r3, #1
 8007604:	e12c      	b.n	8007860 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	7d1b      	ldrb	r3, [r3, #20]
 800760a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800760e:	b2da      	uxtb	r2, r3
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	7858      	ldrb	r0, [r3, #1]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800761e:	2301      	movs	r3, #1
 8007620:	69ba      	ldr	r2, [r7, #24]
 8007622:	f7fd ffa5 	bl	8005570 <disk_read>
 8007626:	4603      	mov	r3, r0
 8007628:	2b00      	cmp	r3, #0
 800762a:	d004      	beq.n	8007636 <f_lseek+0x1e0>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2201      	movs	r2, #1
 8007630:	755a      	strb	r2, [r3, #21]
 8007632:	2301      	movs	r3, #1
 8007634:	e114      	b.n	8007860 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	69ba      	ldr	r2, [r7, #24]
 800763a:	621a      	str	r2, [r3, #32]
 800763c:	e10e      	b.n	800785c <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	68db      	ldr	r3, [r3, #12]
 8007642:	683a      	ldr	r2, [r7, #0]
 8007644:	429a      	cmp	r2, r3
 8007646:	d908      	bls.n	800765a <f_lseek+0x204>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	7d1b      	ldrb	r3, [r3, #20]
 800764c:	f003 0302 	and.w	r3, r3, #2
 8007650:	2b00      	cmp	r3, #0
 8007652:	d102      	bne.n	800765a <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	68db      	ldr	r3, [r3, #12]
 8007658:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	699b      	ldr	r3, [r3, #24]
 800765e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8007660:	2300      	movs	r3, #0
 8007662:	637b      	str	r3, [r7, #52]	@ 0x34
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007668:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	2b00      	cmp	r3, #0
 800766e:	f000 80a7 	beq.w	80077c0 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	895b      	ldrh	r3, [r3, #10]
 8007676:	025b      	lsls	r3, r3, #9
 8007678:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800767a:	6a3b      	ldr	r3, [r7, #32]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d01b      	beq.n	80076b8 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	1e5a      	subs	r2, r3, #1
 8007684:	69fb      	ldr	r3, [r7, #28]
 8007686:	fbb2 f2f3 	udiv	r2, r2, r3
 800768a:	6a3b      	ldr	r3, [r7, #32]
 800768c:	1e59      	subs	r1, r3, #1
 800768e:	69fb      	ldr	r3, [r7, #28]
 8007690:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8007694:	429a      	cmp	r2, r3
 8007696:	d30f      	bcc.n	80076b8 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8007698:	6a3b      	ldr	r3, [r7, #32]
 800769a:	1e5a      	subs	r2, r3, #1
 800769c:	69fb      	ldr	r3, [r7, #28]
 800769e:	425b      	negs	r3, r3
 80076a0:	401a      	ands	r2, r3
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	699b      	ldr	r3, [r3, #24]
 80076aa:	683a      	ldr	r2, [r7, #0]
 80076ac:	1ad3      	subs	r3, r2, r3
 80076ae:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	69db      	ldr	r3, [r3, #28]
 80076b4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80076b6:	e022      	b.n	80076fe <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	689b      	ldr	r3, [r3, #8]
 80076bc:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80076be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d119      	bne.n	80076f8 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2100      	movs	r1, #0
 80076c8:	4618      	mov	r0, r3
 80076ca:	f7fe fc49 	bl	8005f60 <create_chain>
 80076ce:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 80076d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076d2:	2b01      	cmp	r3, #1
 80076d4:	d104      	bne.n	80076e0 <f_lseek+0x28a>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2202      	movs	r2, #2
 80076da:	755a      	strb	r2, [r3, #21]
 80076dc:	2302      	movs	r3, #2
 80076de:	e0bf      	b.n	8007860 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80076e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076e6:	d104      	bne.n	80076f2 <f_lseek+0x29c>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2201      	movs	r2, #1
 80076ec:	755a      	strb	r2, [r3, #21]
 80076ee:	2301      	movs	r3, #1
 80076f0:	e0b6      	b.n	8007860 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80076f6:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80076fc:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 80076fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007700:	2b00      	cmp	r3, #0
 8007702:	d05d      	beq.n	80077c0 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8007704:	e03a      	b.n	800777c <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8007706:	683a      	ldr	r2, [r7, #0]
 8007708:	69fb      	ldr	r3, [r7, #28]
 800770a:	1ad3      	subs	r3, r2, r3
 800770c:	603b      	str	r3, [r7, #0]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	699a      	ldr	r2, [r3, #24]
 8007712:	69fb      	ldr	r3, [r7, #28]
 8007714:	441a      	add	r2, r3
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	7d1b      	ldrb	r3, [r3, #20]
 800771e:	f003 0302 	and.w	r3, r3, #2
 8007722:	2b00      	cmp	r3, #0
 8007724:	d00b      	beq.n	800773e <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800772a:	4618      	mov	r0, r3
 800772c:	f7fe fc18 	bl	8005f60 <create_chain>
 8007730:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8007732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007734:	2b00      	cmp	r3, #0
 8007736:	d108      	bne.n	800774a <f_lseek+0x2f4>
							ofs = 0; break;
 8007738:	2300      	movs	r3, #0
 800773a:	603b      	str	r3, [r7, #0]
 800773c:	e022      	b.n	8007784 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007742:	4618      	mov	r0, r3
 8007744:	f7fe fa16 	bl	8005b74 <get_fat>
 8007748:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800774a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800774c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007750:	d104      	bne.n	800775c <f_lseek+0x306>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2201      	movs	r2, #1
 8007756:	755a      	strb	r2, [r3, #21]
 8007758:	2301      	movs	r3, #1
 800775a:	e081      	b.n	8007860 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800775c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800775e:	2b01      	cmp	r3, #1
 8007760:	d904      	bls.n	800776c <f_lseek+0x316>
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	695b      	ldr	r3, [r3, #20]
 8007766:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007768:	429a      	cmp	r2, r3
 800776a:	d304      	bcc.n	8007776 <f_lseek+0x320>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2202      	movs	r2, #2
 8007770:	755a      	strb	r2, [r3, #21]
 8007772:	2302      	movs	r3, #2
 8007774:	e074      	b.n	8007860 <f_lseek+0x40a>
					fp->clust = clst;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800777a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800777c:	683a      	ldr	r2, [r7, #0]
 800777e:	69fb      	ldr	r3, [r7, #28]
 8007780:	429a      	cmp	r2, r3
 8007782:	d8c0      	bhi.n	8007706 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	699a      	ldr	r2, [r3, #24]
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	441a      	add	r2, r3
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007796:	2b00      	cmp	r3, #0
 8007798:	d012      	beq.n	80077c0 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800779e:	4618      	mov	r0, r3
 80077a0:	f7fe f9c9 	bl	8005b36 <clust2sect>
 80077a4:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80077a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d104      	bne.n	80077b6 <f_lseek+0x360>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2202      	movs	r2, #2
 80077b0:	755a      	strb	r2, [r3, #21]
 80077b2:	2302      	movs	r3, #2
 80077b4:	e054      	b.n	8007860 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	0a5b      	lsrs	r3, r3, #9
 80077ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80077bc:	4413      	add	r3, r2
 80077be:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	699a      	ldr	r2, [r3, #24]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	68db      	ldr	r3, [r3, #12]
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d90a      	bls.n	80077e2 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	699a      	ldr	r2, [r3, #24]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	7d1b      	ldrb	r3, [r3, #20]
 80077d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077dc:	b2da      	uxtb	r2, r3
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	699b      	ldr	r3, [r3, #24]
 80077e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d036      	beq.n	800785c <f_lseek+0x406>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6a1b      	ldr	r3, [r3, #32]
 80077f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80077f4:	429a      	cmp	r2, r3
 80077f6:	d031      	beq.n	800785c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	7d1b      	ldrb	r3, [r3, #20]
 80077fc:	b25b      	sxtb	r3, r3
 80077fe:	2b00      	cmp	r3, #0
 8007800:	da18      	bge.n	8007834 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	7858      	ldrb	r0, [r3, #1]
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6a1a      	ldr	r2, [r3, #32]
 8007810:	2301      	movs	r3, #1
 8007812:	f7fd fecd 	bl	80055b0 <disk_write>
 8007816:	4603      	mov	r3, r0
 8007818:	2b00      	cmp	r3, #0
 800781a:	d004      	beq.n	8007826 <f_lseek+0x3d0>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2201      	movs	r2, #1
 8007820:	755a      	strb	r2, [r3, #21]
 8007822:	2301      	movs	r3, #1
 8007824:	e01c      	b.n	8007860 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	7d1b      	ldrb	r3, [r3, #20]
 800782a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800782e:	b2da      	uxtb	r2, r3
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	7858      	ldrb	r0, [r3, #1]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800783e:	2301      	movs	r3, #1
 8007840:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007842:	f7fd fe95 	bl	8005570 <disk_read>
 8007846:	4603      	mov	r3, r0
 8007848:	2b00      	cmp	r3, #0
 800784a:	d004      	beq.n	8007856 <f_lseek+0x400>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2201      	movs	r2, #1
 8007850:	755a      	strb	r2, [r3, #21]
 8007852:	2301      	movs	r3, #1
 8007854:	e004      	b.n	8007860 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800785a:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800785c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8007860:	4618      	mov	r0, r3
 8007862:	3740      	adds	r7, #64	@ 0x40
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}

08007868 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007868:	b480      	push	{r7}
 800786a:	b087      	sub	sp, #28
 800786c:	af00      	add	r7, sp, #0
 800786e:	60f8      	str	r0, [r7, #12]
 8007870:	60b9      	str	r1, [r7, #8]
 8007872:	4613      	mov	r3, r2
 8007874:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007876:	2301      	movs	r3, #1
 8007878:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800787a:	2300      	movs	r3, #0
 800787c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800787e:	4b1f      	ldr	r3, [pc, #124]	@ (80078fc <FATFS_LinkDriverEx+0x94>)
 8007880:	7a5b      	ldrb	r3, [r3, #9]
 8007882:	b2db      	uxtb	r3, r3
 8007884:	2b00      	cmp	r3, #0
 8007886:	d131      	bne.n	80078ec <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007888:	4b1c      	ldr	r3, [pc, #112]	@ (80078fc <FATFS_LinkDriverEx+0x94>)
 800788a:	7a5b      	ldrb	r3, [r3, #9]
 800788c:	b2db      	uxtb	r3, r3
 800788e:	461a      	mov	r2, r3
 8007890:	4b1a      	ldr	r3, [pc, #104]	@ (80078fc <FATFS_LinkDriverEx+0x94>)
 8007892:	2100      	movs	r1, #0
 8007894:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007896:	4b19      	ldr	r3, [pc, #100]	@ (80078fc <FATFS_LinkDriverEx+0x94>)
 8007898:	7a5b      	ldrb	r3, [r3, #9]
 800789a:	b2db      	uxtb	r3, r3
 800789c:	4a17      	ldr	r2, [pc, #92]	@ (80078fc <FATFS_LinkDriverEx+0x94>)
 800789e:	009b      	lsls	r3, r3, #2
 80078a0:	4413      	add	r3, r2
 80078a2:	68fa      	ldr	r2, [r7, #12]
 80078a4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80078a6:	4b15      	ldr	r3, [pc, #84]	@ (80078fc <FATFS_LinkDriverEx+0x94>)
 80078a8:	7a5b      	ldrb	r3, [r3, #9]
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	461a      	mov	r2, r3
 80078ae:	4b13      	ldr	r3, [pc, #76]	@ (80078fc <FATFS_LinkDriverEx+0x94>)
 80078b0:	4413      	add	r3, r2
 80078b2:	79fa      	ldrb	r2, [r7, #7]
 80078b4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80078b6:	4b11      	ldr	r3, [pc, #68]	@ (80078fc <FATFS_LinkDriverEx+0x94>)
 80078b8:	7a5b      	ldrb	r3, [r3, #9]
 80078ba:	b2db      	uxtb	r3, r3
 80078bc:	1c5a      	adds	r2, r3, #1
 80078be:	b2d1      	uxtb	r1, r2
 80078c0:	4a0e      	ldr	r2, [pc, #56]	@ (80078fc <FATFS_LinkDriverEx+0x94>)
 80078c2:	7251      	strb	r1, [r2, #9]
 80078c4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80078c6:	7dbb      	ldrb	r3, [r7, #22]
 80078c8:	3330      	adds	r3, #48	@ 0x30
 80078ca:	b2da      	uxtb	r2, r3
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	3301      	adds	r3, #1
 80078d4:	223a      	movs	r2, #58	@ 0x3a
 80078d6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	3302      	adds	r3, #2
 80078dc:	222f      	movs	r2, #47	@ 0x2f
 80078de:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	3303      	adds	r3, #3
 80078e4:	2200      	movs	r2, #0
 80078e6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80078e8:	2300      	movs	r3, #0
 80078ea:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80078ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	371c      	adds	r7, #28
 80078f2:	46bd      	mov	sp, r7
 80078f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f8:	4770      	bx	lr
 80078fa:	bf00      	nop
 80078fc:	2001009c 	.word	0x2001009c

08007900 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b082      	sub	sp, #8
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
 8007908:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800790a:	2200      	movs	r2, #0
 800790c:	6839      	ldr	r1, [r7, #0]
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f7ff ffaa 	bl	8007868 <FATFS_LinkDriverEx>
 8007914:	4603      	mov	r3, r0
}
 8007916:	4618      	mov	r0, r3
 8007918:	3708      	adds	r7, #8
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
	...

08007920 <std>:
 8007920:	2300      	movs	r3, #0
 8007922:	b510      	push	{r4, lr}
 8007924:	4604      	mov	r4, r0
 8007926:	e9c0 3300 	strd	r3, r3, [r0]
 800792a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800792e:	6083      	str	r3, [r0, #8]
 8007930:	8181      	strh	r1, [r0, #12]
 8007932:	6643      	str	r3, [r0, #100]	@ 0x64
 8007934:	81c2      	strh	r2, [r0, #14]
 8007936:	6183      	str	r3, [r0, #24]
 8007938:	4619      	mov	r1, r3
 800793a:	2208      	movs	r2, #8
 800793c:	305c      	adds	r0, #92	@ 0x5c
 800793e:	f000 f9f9 	bl	8007d34 <memset>
 8007942:	4b0d      	ldr	r3, [pc, #52]	@ (8007978 <std+0x58>)
 8007944:	6263      	str	r3, [r4, #36]	@ 0x24
 8007946:	4b0d      	ldr	r3, [pc, #52]	@ (800797c <std+0x5c>)
 8007948:	62a3      	str	r3, [r4, #40]	@ 0x28
 800794a:	4b0d      	ldr	r3, [pc, #52]	@ (8007980 <std+0x60>)
 800794c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800794e:	4b0d      	ldr	r3, [pc, #52]	@ (8007984 <std+0x64>)
 8007950:	6323      	str	r3, [r4, #48]	@ 0x30
 8007952:	4b0d      	ldr	r3, [pc, #52]	@ (8007988 <std+0x68>)
 8007954:	6224      	str	r4, [r4, #32]
 8007956:	429c      	cmp	r4, r3
 8007958:	d006      	beq.n	8007968 <std+0x48>
 800795a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800795e:	4294      	cmp	r4, r2
 8007960:	d002      	beq.n	8007968 <std+0x48>
 8007962:	33d0      	adds	r3, #208	@ 0xd0
 8007964:	429c      	cmp	r4, r3
 8007966:	d105      	bne.n	8007974 <std+0x54>
 8007968:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800796c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007970:	f000 ba58 	b.w	8007e24 <__retarget_lock_init_recursive>
 8007974:	bd10      	pop	{r4, pc}
 8007976:	bf00      	nop
 8007978:	08007b85 	.word	0x08007b85
 800797c:	08007ba7 	.word	0x08007ba7
 8007980:	08007bdf 	.word	0x08007bdf
 8007984:	08007c03 	.word	0x08007c03
 8007988:	200100a8 	.word	0x200100a8

0800798c <stdio_exit_handler>:
 800798c:	4a02      	ldr	r2, [pc, #8]	@ (8007998 <stdio_exit_handler+0xc>)
 800798e:	4903      	ldr	r1, [pc, #12]	@ (800799c <stdio_exit_handler+0x10>)
 8007990:	4803      	ldr	r0, [pc, #12]	@ (80079a0 <stdio_exit_handler+0x14>)
 8007992:	f000 b869 	b.w	8007a68 <_fwalk_sglue>
 8007996:	bf00      	nop
 8007998:	20000024 	.word	0x20000024
 800799c:	080086c1 	.word	0x080086c1
 80079a0:	20000034 	.word	0x20000034

080079a4 <cleanup_stdio>:
 80079a4:	6841      	ldr	r1, [r0, #4]
 80079a6:	4b0c      	ldr	r3, [pc, #48]	@ (80079d8 <cleanup_stdio+0x34>)
 80079a8:	4299      	cmp	r1, r3
 80079aa:	b510      	push	{r4, lr}
 80079ac:	4604      	mov	r4, r0
 80079ae:	d001      	beq.n	80079b4 <cleanup_stdio+0x10>
 80079b0:	f000 fe86 	bl	80086c0 <_fflush_r>
 80079b4:	68a1      	ldr	r1, [r4, #8]
 80079b6:	4b09      	ldr	r3, [pc, #36]	@ (80079dc <cleanup_stdio+0x38>)
 80079b8:	4299      	cmp	r1, r3
 80079ba:	d002      	beq.n	80079c2 <cleanup_stdio+0x1e>
 80079bc:	4620      	mov	r0, r4
 80079be:	f000 fe7f 	bl	80086c0 <_fflush_r>
 80079c2:	68e1      	ldr	r1, [r4, #12]
 80079c4:	4b06      	ldr	r3, [pc, #24]	@ (80079e0 <cleanup_stdio+0x3c>)
 80079c6:	4299      	cmp	r1, r3
 80079c8:	d004      	beq.n	80079d4 <cleanup_stdio+0x30>
 80079ca:	4620      	mov	r0, r4
 80079cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079d0:	f000 be76 	b.w	80086c0 <_fflush_r>
 80079d4:	bd10      	pop	{r4, pc}
 80079d6:	bf00      	nop
 80079d8:	200100a8 	.word	0x200100a8
 80079dc:	20010110 	.word	0x20010110
 80079e0:	20010178 	.word	0x20010178

080079e4 <global_stdio_init.part.0>:
 80079e4:	b510      	push	{r4, lr}
 80079e6:	4b0b      	ldr	r3, [pc, #44]	@ (8007a14 <global_stdio_init.part.0+0x30>)
 80079e8:	4c0b      	ldr	r4, [pc, #44]	@ (8007a18 <global_stdio_init.part.0+0x34>)
 80079ea:	4a0c      	ldr	r2, [pc, #48]	@ (8007a1c <global_stdio_init.part.0+0x38>)
 80079ec:	601a      	str	r2, [r3, #0]
 80079ee:	4620      	mov	r0, r4
 80079f0:	2200      	movs	r2, #0
 80079f2:	2104      	movs	r1, #4
 80079f4:	f7ff ff94 	bl	8007920 <std>
 80079f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80079fc:	2201      	movs	r2, #1
 80079fe:	2109      	movs	r1, #9
 8007a00:	f7ff ff8e 	bl	8007920 <std>
 8007a04:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007a08:	2202      	movs	r2, #2
 8007a0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a0e:	2112      	movs	r1, #18
 8007a10:	f7ff bf86 	b.w	8007920 <std>
 8007a14:	200101e0 	.word	0x200101e0
 8007a18:	200100a8 	.word	0x200100a8
 8007a1c:	0800798d 	.word	0x0800798d

08007a20 <__sfp_lock_acquire>:
 8007a20:	4801      	ldr	r0, [pc, #4]	@ (8007a28 <__sfp_lock_acquire+0x8>)
 8007a22:	f000 ba00 	b.w	8007e26 <__retarget_lock_acquire_recursive>
 8007a26:	bf00      	nop
 8007a28:	200101e9 	.word	0x200101e9

08007a2c <__sfp_lock_release>:
 8007a2c:	4801      	ldr	r0, [pc, #4]	@ (8007a34 <__sfp_lock_release+0x8>)
 8007a2e:	f000 b9fb 	b.w	8007e28 <__retarget_lock_release_recursive>
 8007a32:	bf00      	nop
 8007a34:	200101e9 	.word	0x200101e9

08007a38 <__sinit>:
 8007a38:	b510      	push	{r4, lr}
 8007a3a:	4604      	mov	r4, r0
 8007a3c:	f7ff fff0 	bl	8007a20 <__sfp_lock_acquire>
 8007a40:	6a23      	ldr	r3, [r4, #32]
 8007a42:	b11b      	cbz	r3, 8007a4c <__sinit+0x14>
 8007a44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a48:	f7ff bff0 	b.w	8007a2c <__sfp_lock_release>
 8007a4c:	4b04      	ldr	r3, [pc, #16]	@ (8007a60 <__sinit+0x28>)
 8007a4e:	6223      	str	r3, [r4, #32]
 8007a50:	4b04      	ldr	r3, [pc, #16]	@ (8007a64 <__sinit+0x2c>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d1f5      	bne.n	8007a44 <__sinit+0xc>
 8007a58:	f7ff ffc4 	bl	80079e4 <global_stdio_init.part.0>
 8007a5c:	e7f2      	b.n	8007a44 <__sinit+0xc>
 8007a5e:	bf00      	nop
 8007a60:	080079a5 	.word	0x080079a5
 8007a64:	200101e0 	.word	0x200101e0

08007a68 <_fwalk_sglue>:
 8007a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a6c:	4607      	mov	r7, r0
 8007a6e:	4688      	mov	r8, r1
 8007a70:	4614      	mov	r4, r2
 8007a72:	2600      	movs	r6, #0
 8007a74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007a78:	f1b9 0901 	subs.w	r9, r9, #1
 8007a7c:	d505      	bpl.n	8007a8a <_fwalk_sglue+0x22>
 8007a7e:	6824      	ldr	r4, [r4, #0]
 8007a80:	2c00      	cmp	r4, #0
 8007a82:	d1f7      	bne.n	8007a74 <_fwalk_sglue+0xc>
 8007a84:	4630      	mov	r0, r6
 8007a86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a8a:	89ab      	ldrh	r3, [r5, #12]
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d907      	bls.n	8007aa0 <_fwalk_sglue+0x38>
 8007a90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a94:	3301      	adds	r3, #1
 8007a96:	d003      	beq.n	8007aa0 <_fwalk_sglue+0x38>
 8007a98:	4629      	mov	r1, r5
 8007a9a:	4638      	mov	r0, r7
 8007a9c:	47c0      	blx	r8
 8007a9e:	4306      	orrs	r6, r0
 8007aa0:	3568      	adds	r5, #104	@ 0x68
 8007aa2:	e7e9      	b.n	8007a78 <_fwalk_sglue+0x10>

08007aa4 <iprintf>:
 8007aa4:	b40f      	push	{r0, r1, r2, r3}
 8007aa6:	b507      	push	{r0, r1, r2, lr}
 8007aa8:	4906      	ldr	r1, [pc, #24]	@ (8007ac4 <iprintf+0x20>)
 8007aaa:	ab04      	add	r3, sp, #16
 8007aac:	6808      	ldr	r0, [r1, #0]
 8007aae:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ab2:	6881      	ldr	r1, [r0, #8]
 8007ab4:	9301      	str	r3, [sp, #4]
 8007ab6:	f000 fadb 	bl	8008070 <_vfiprintf_r>
 8007aba:	b003      	add	sp, #12
 8007abc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ac0:	b004      	add	sp, #16
 8007ac2:	4770      	bx	lr
 8007ac4:	20000030 	.word	0x20000030

08007ac8 <_puts_r>:
 8007ac8:	6a03      	ldr	r3, [r0, #32]
 8007aca:	b570      	push	{r4, r5, r6, lr}
 8007acc:	6884      	ldr	r4, [r0, #8]
 8007ace:	4605      	mov	r5, r0
 8007ad0:	460e      	mov	r6, r1
 8007ad2:	b90b      	cbnz	r3, 8007ad8 <_puts_r+0x10>
 8007ad4:	f7ff ffb0 	bl	8007a38 <__sinit>
 8007ad8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ada:	07db      	lsls	r3, r3, #31
 8007adc:	d405      	bmi.n	8007aea <_puts_r+0x22>
 8007ade:	89a3      	ldrh	r3, [r4, #12]
 8007ae0:	0598      	lsls	r0, r3, #22
 8007ae2:	d402      	bmi.n	8007aea <_puts_r+0x22>
 8007ae4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ae6:	f000 f99e 	bl	8007e26 <__retarget_lock_acquire_recursive>
 8007aea:	89a3      	ldrh	r3, [r4, #12]
 8007aec:	0719      	lsls	r1, r3, #28
 8007aee:	d502      	bpl.n	8007af6 <_puts_r+0x2e>
 8007af0:	6923      	ldr	r3, [r4, #16]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d135      	bne.n	8007b62 <_puts_r+0x9a>
 8007af6:	4621      	mov	r1, r4
 8007af8:	4628      	mov	r0, r5
 8007afa:	f000 f8c5 	bl	8007c88 <__swsetup_r>
 8007afe:	b380      	cbz	r0, 8007b62 <_puts_r+0x9a>
 8007b00:	f04f 35ff 	mov.w	r5, #4294967295
 8007b04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b06:	07da      	lsls	r2, r3, #31
 8007b08:	d405      	bmi.n	8007b16 <_puts_r+0x4e>
 8007b0a:	89a3      	ldrh	r3, [r4, #12]
 8007b0c:	059b      	lsls	r3, r3, #22
 8007b0e:	d402      	bmi.n	8007b16 <_puts_r+0x4e>
 8007b10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b12:	f000 f989 	bl	8007e28 <__retarget_lock_release_recursive>
 8007b16:	4628      	mov	r0, r5
 8007b18:	bd70      	pop	{r4, r5, r6, pc}
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	da04      	bge.n	8007b28 <_puts_r+0x60>
 8007b1e:	69a2      	ldr	r2, [r4, #24]
 8007b20:	429a      	cmp	r2, r3
 8007b22:	dc17      	bgt.n	8007b54 <_puts_r+0x8c>
 8007b24:	290a      	cmp	r1, #10
 8007b26:	d015      	beq.n	8007b54 <_puts_r+0x8c>
 8007b28:	6823      	ldr	r3, [r4, #0]
 8007b2a:	1c5a      	adds	r2, r3, #1
 8007b2c:	6022      	str	r2, [r4, #0]
 8007b2e:	7019      	strb	r1, [r3, #0]
 8007b30:	68a3      	ldr	r3, [r4, #8]
 8007b32:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007b36:	3b01      	subs	r3, #1
 8007b38:	60a3      	str	r3, [r4, #8]
 8007b3a:	2900      	cmp	r1, #0
 8007b3c:	d1ed      	bne.n	8007b1a <_puts_r+0x52>
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	da11      	bge.n	8007b66 <_puts_r+0x9e>
 8007b42:	4622      	mov	r2, r4
 8007b44:	210a      	movs	r1, #10
 8007b46:	4628      	mov	r0, r5
 8007b48:	f000 f85f 	bl	8007c0a <__swbuf_r>
 8007b4c:	3001      	adds	r0, #1
 8007b4e:	d0d7      	beq.n	8007b00 <_puts_r+0x38>
 8007b50:	250a      	movs	r5, #10
 8007b52:	e7d7      	b.n	8007b04 <_puts_r+0x3c>
 8007b54:	4622      	mov	r2, r4
 8007b56:	4628      	mov	r0, r5
 8007b58:	f000 f857 	bl	8007c0a <__swbuf_r>
 8007b5c:	3001      	adds	r0, #1
 8007b5e:	d1e7      	bne.n	8007b30 <_puts_r+0x68>
 8007b60:	e7ce      	b.n	8007b00 <_puts_r+0x38>
 8007b62:	3e01      	subs	r6, #1
 8007b64:	e7e4      	b.n	8007b30 <_puts_r+0x68>
 8007b66:	6823      	ldr	r3, [r4, #0]
 8007b68:	1c5a      	adds	r2, r3, #1
 8007b6a:	6022      	str	r2, [r4, #0]
 8007b6c:	220a      	movs	r2, #10
 8007b6e:	701a      	strb	r2, [r3, #0]
 8007b70:	e7ee      	b.n	8007b50 <_puts_r+0x88>
	...

08007b74 <puts>:
 8007b74:	4b02      	ldr	r3, [pc, #8]	@ (8007b80 <puts+0xc>)
 8007b76:	4601      	mov	r1, r0
 8007b78:	6818      	ldr	r0, [r3, #0]
 8007b7a:	f7ff bfa5 	b.w	8007ac8 <_puts_r>
 8007b7e:	bf00      	nop
 8007b80:	20000030 	.word	0x20000030

08007b84 <__sread>:
 8007b84:	b510      	push	{r4, lr}
 8007b86:	460c      	mov	r4, r1
 8007b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b8c:	f000 f8fc 	bl	8007d88 <_read_r>
 8007b90:	2800      	cmp	r0, #0
 8007b92:	bfab      	itete	ge
 8007b94:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007b96:	89a3      	ldrhlt	r3, [r4, #12]
 8007b98:	181b      	addge	r3, r3, r0
 8007b9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007b9e:	bfac      	ite	ge
 8007ba0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007ba2:	81a3      	strhlt	r3, [r4, #12]
 8007ba4:	bd10      	pop	{r4, pc}

08007ba6 <__swrite>:
 8007ba6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007baa:	461f      	mov	r7, r3
 8007bac:	898b      	ldrh	r3, [r1, #12]
 8007bae:	05db      	lsls	r3, r3, #23
 8007bb0:	4605      	mov	r5, r0
 8007bb2:	460c      	mov	r4, r1
 8007bb4:	4616      	mov	r6, r2
 8007bb6:	d505      	bpl.n	8007bc4 <__swrite+0x1e>
 8007bb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bbc:	2302      	movs	r3, #2
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	f000 f8d0 	bl	8007d64 <_lseek_r>
 8007bc4:	89a3      	ldrh	r3, [r4, #12]
 8007bc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007bca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007bce:	81a3      	strh	r3, [r4, #12]
 8007bd0:	4632      	mov	r2, r6
 8007bd2:	463b      	mov	r3, r7
 8007bd4:	4628      	mov	r0, r5
 8007bd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bda:	f000 b8e7 	b.w	8007dac <_write_r>

08007bde <__sseek>:
 8007bde:	b510      	push	{r4, lr}
 8007be0:	460c      	mov	r4, r1
 8007be2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007be6:	f000 f8bd 	bl	8007d64 <_lseek_r>
 8007bea:	1c43      	adds	r3, r0, #1
 8007bec:	89a3      	ldrh	r3, [r4, #12]
 8007bee:	bf15      	itete	ne
 8007bf0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007bf2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007bf6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007bfa:	81a3      	strheq	r3, [r4, #12]
 8007bfc:	bf18      	it	ne
 8007bfe:	81a3      	strhne	r3, [r4, #12]
 8007c00:	bd10      	pop	{r4, pc}

08007c02 <__sclose>:
 8007c02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c06:	f000 b89d 	b.w	8007d44 <_close_r>

08007c0a <__swbuf_r>:
 8007c0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c0c:	460e      	mov	r6, r1
 8007c0e:	4614      	mov	r4, r2
 8007c10:	4605      	mov	r5, r0
 8007c12:	b118      	cbz	r0, 8007c1c <__swbuf_r+0x12>
 8007c14:	6a03      	ldr	r3, [r0, #32]
 8007c16:	b90b      	cbnz	r3, 8007c1c <__swbuf_r+0x12>
 8007c18:	f7ff ff0e 	bl	8007a38 <__sinit>
 8007c1c:	69a3      	ldr	r3, [r4, #24]
 8007c1e:	60a3      	str	r3, [r4, #8]
 8007c20:	89a3      	ldrh	r3, [r4, #12]
 8007c22:	071a      	lsls	r2, r3, #28
 8007c24:	d501      	bpl.n	8007c2a <__swbuf_r+0x20>
 8007c26:	6923      	ldr	r3, [r4, #16]
 8007c28:	b943      	cbnz	r3, 8007c3c <__swbuf_r+0x32>
 8007c2a:	4621      	mov	r1, r4
 8007c2c:	4628      	mov	r0, r5
 8007c2e:	f000 f82b 	bl	8007c88 <__swsetup_r>
 8007c32:	b118      	cbz	r0, 8007c3c <__swbuf_r+0x32>
 8007c34:	f04f 37ff 	mov.w	r7, #4294967295
 8007c38:	4638      	mov	r0, r7
 8007c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c3c:	6823      	ldr	r3, [r4, #0]
 8007c3e:	6922      	ldr	r2, [r4, #16]
 8007c40:	1a98      	subs	r0, r3, r2
 8007c42:	6963      	ldr	r3, [r4, #20]
 8007c44:	b2f6      	uxtb	r6, r6
 8007c46:	4283      	cmp	r3, r0
 8007c48:	4637      	mov	r7, r6
 8007c4a:	dc05      	bgt.n	8007c58 <__swbuf_r+0x4e>
 8007c4c:	4621      	mov	r1, r4
 8007c4e:	4628      	mov	r0, r5
 8007c50:	f000 fd36 	bl	80086c0 <_fflush_r>
 8007c54:	2800      	cmp	r0, #0
 8007c56:	d1ed      	bne.n	8007c34 <__swbuf_r+0x2a>
 8007c58:	68a3      	ldr	r3, [r4, #8]
 8007c5a:	3b01      	subs	r3, #1
 8007c5c:	60a3      	str	r3, [r4, #8]
 8007c5e:	6823      	ldr	r3, [r4, #0]
 8007c60:	1c5a      	adds	r2, r3, #1
 8007c62:	6022      	str	r2, [r4, #0]
 8007c64:	701e      	strb	r6, [r3, #0]
 8007c66:	6962      	ldr	r2, [r4, #20]
 8007c68:	1c43      	adds	r3, r0, #1
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d004      	beq.n	8007c78 <__swbuf_r+0x6e>
 8007c6e:	89a3      	ldrh	r3, [r4, #12]
 8007c70:	07db      	lsls	r3, r3, #31
 8007c72:	d5e1      	bpl.n	8007c38 <__swbuf_r+0x2e>
 8007c74:	2e0a      	cmp	r6, #10
 8007c76:	d1df      	bne.n	8007c38 <__swbuf_r+0x2e>
 8007c78:	4621      	mov	r1, r4
 8007c7a:	4628      	mov	r0, r5
 8007c7c:	f000 fd20 	bl	80086c0 <_fflush_r>
 8007c80:	2800      	cmp	r0, #0
 8007c82:	d0d9      	beq.n	8007c38 <__swbuf_r+0x2e>
 8007c84:	e7d6      	b.n	8007c34 <__swbuf_r+0x2a>
	...

08007c88 <__swsetup_r>:
 8007c88:	b538      	push	{r3, r4, r5, lr}
 8007c8a:	4b29      	ldr	r3, [pc, #164]	@ (8007d30 <__swsetup_r+0xa8>)
 8007c8c:	4605      	mov	r5, r0
 8007c8e:	6818      	ldr	r0, [r3, #0]
 8007c90:	460c      	mov	r4, r1
 8007c92:	b118      	cbz	r0, 8007c9c <__swsetup_r+0x14>
 8007c94:	6a03      	ldr	r3, [r0, #32]
 8007c96:	b90b      	cbnz	r3, 8007c9c <__swsetup_r+0x14>
 8007c98:	f7ff fece 	bl	8007a38 <__sinit>
 8007c9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ca0:	0719      	lsls	r1, r3, #28
 8007ca2:	d422      	bmi.n	8007cea <__swsetup_r+0x62>
 8007ca4:	06da      	lsls	r2, r3, #27
 8007ca6:	d407      	bmi.n	8007cb8 <__swsetup_r+0x30>
 8007ca8:	2209      	movs	r2, #9
 8007caa:	602a      	str	r2, [r5, #0]
 8007cac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cb0:	81a3      	strh	r3, [r4, #12]
 8007cb2:	f04f 30ff 	mov.w	r0, #4294967295
 8007cb6:	e033      	b.n	8007d20 <__swsetup_r+0x98>
 8007cb8:	0758      	lsls	r0, r3, #29
 8007cba:	d512      	bpl.n	8007ce2 <__swsetup_r+0x5a>
 8007cbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007cbe:	b141      	cbz	r1, 8007cd2 <__swsetup_r+0x4a>
 8007cc0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007cc4:	4299      	cmp	r1, r3
 8007cc6:	d002      	beq.n	8007cce <__swsetup_r+0x46>
 8007cc8:	4628      	mov	r0, r5
 8007cca:	f000 f8af 	bl	8007e2c <_free_r>
 8007cce:	2300      	movs	r3, #0
 8007cd0:	6363      	str	r3, [r4, #52]	@ 0x34
 8007cd2:	89a3      	ldrh	r3, [r4, #12]
 8007cd4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007cd8:	81a3      	strh	r3, [r4, #12]
 8007cda:	2300      	movs	r3, #0
 8007cdc:	6063      	str	r3, [r4, #4]
 8007cde:	6923      	ldr	r3, [r4, #16]
 8007ce0:	6023      	str	r3, [r4, #0]
 8007ce2:	89a3      	ldrh	r3, [r4, #12]
 8007ce4:	f043 0308 	orr.w	r3, r3, #8
 8007ce8:	81a3      	strh	r3, [r4, #12]
 8007cea:	6923      	ldr	r3, [r4, #16]
 8007cec:	b94b      	cbnz	r3, 8007d02 <__swsetup_r+0x7a>
 8007cee:	89a3      	ldrh	r3, [r4, #12]
 8007cf0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007cf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cf8:	d003      	beq.n	8007d02 <__swsetup_r+0x7a>
 8007cfa:	4621      	mov	r1, r4
 8007cfc:	4628      	mov	r0, r5
 8007cfe:	f000 fd2d 	bl	800875c <__smakebuf_r>
 8007d02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d06:	f013 0201 	ands.w	r2, r3, #1
 8007d0a:	d00a      	beq.n	8007d22 <__swsetup_r+0x9a>
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	60a2      	str	r2, [r4, #8]
 8007d10:	6962      	ldr	r2, [r4, #20]
 8007d12:	4252      	negs	r2, r2
 8007d14:	61a2      	str	r2, [r4, #24]
 8007d16:	6922      	ldr	r2, [r4, #16]
 8007d18:	b942      	cbnz	r2, 8007d2c <__swsetup_r+0xa4>
 8007d1a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007d1e:	d1c5      	bne.n	8007cac <__swsetup_r+0x24>
 8007d20:	bd38      	pop	{r3, r4, r5, pc}
 8007d22:	0799      	lsls	r1, r3, #30
 8007d24:	bf58      	it	pl
 8007d26:	6962      	ldrpl	r2, [r4, #20]
 8007d28:	60a2      	str	r2, [r4, #8]
 8007d2a:	e7f4      	b.n	8007d16 <__swsetup_r+0x8e>
 8007d2c:	2000      	movs	r0, #0
 8007d2e:	e7f7      	b.n	8007d20 <__swsetup_r+0x98>
 8007d30:	20000030 	.word	0x20000030

08007d34 <memset>:
 8007d34:	4402      	add	r2, r0
 8007d36:	4603      	mov	r3, r0
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d100      	bne.n	8007d3e <memset+0xa>
 8007d3c:	4770      	bx	lr
 8007d3e:	f803 1b01 	strb.w	r1, [r3], #1
 8007d42:	e7f9      	b.n	8007d38 <memset+0x4>

08007d44 <_close_r>:
 8007d44:	b538      	push	{r3, r4, r5, lr}
 8007d46:	4d06      	ldr	r5, [pc, #24]	@ (8007d60 <_close_r+0x1c>)
 8007d48:	2300      	movs	r3, #0
 8007d4a:	4604      	mov	r4, r0
 8007d4c:	4608      	mov	r0, r1
 8007d4e:	602b      	str	r3, [r5, #0]
 8007d50:	f7f9 f8f3 	bl	8000f3a <_close>
 8007d54:	1c43      	adds	r3, r0, #1
 8007d56:	d102      	bne.n	8007d5e <_close_r+0x1a>
 8007d58:	682b      	ldr	r3, [r5, #0]
 8007d5a:	b103      	cbz	r3, 8007d5e <_close_r+0x1a>
 8007d5c:	6023      	str	r3, [r4, #0]
 8007d5e:	bd38      	pop	{r3, r4, r5, pc}
 8007d60:	200101e4 	.word	0x200101e4

08007d64 <_lseek_r>:
 8007d64:	b538      	push	{r3, r4, r5, lr}
 8007d66:	4d07      	ldr	r5, [pc, #28]	@ (8007d84 <_lseek_r+0x20>)
 8007d68:	4604      	mov	r4, r0
 8007d6a:	4608      	mov	r0, r1
 8007d6c:	4611      	mov	r1, r2
 8007d6e:	2200      	movs	r2, #0
 8007d70:	602a      	str	r2, [r5, #0]
 8007d72:	461a      	mov	r2, r3
 8007d74:	f7f9 f908 	bl	8000f88 <_lseek>
 8007d78:	1c43      	adds	r3, r0, #1
 8007d7a:	d102      	bne.n	8007d82 <_lseek_r+0x1e>
 8007d7c:	682b      	ldr	r3, [r5, #0]
 8007d7e:	b103      	cbz	r3, 8007d82 <_lseek_r+0x1e>
 8007d80:	6023      	str	r3, [r4, #0]
 8007d82:	bd38      	pop	{r3, r4, r5, pc}
 8007d84:	200101e4 	.word	0x200101e4

08007d88 <_read_r>:
 8007d88:	b538      	push	{r3, r4, r5, lr}
 8007d8a:	4d07      	ldr	r5, [pc, #28]	@ (8007da8 <_read_r+0x20>)
 8007d8c:	4604      	mov	r4, r0
 8007d8e:	4608      	mov	r0, r1
 8007d90:	4611      	mov	r1, r2
 8007d92:	2200      	movs	r2, #0
 8007d94:	602a      	str	r2, [r5, #0]
 8007d96:	461a      	mov	r2, r3
 8007d98:	f7f9 f8b2 	bl	8000f00 <_read>
 8007d9c:	1c43      	adds	r3, r0, #1
 8007d9e:	d102      	bne.n	8007da6 <_read_r+0x1e>
 8007da0:	682b      	ldr	r3, [r5, #0]
 8007da2:	b103      	cbz	r3, 8007da6 <_read_r+0x1e>
 8007da4:	6023      	str	r3, [r4, #0]
 8007da6:	bd38      	pop	{r3, r4, r5, pc}
 8007da8:	200101e4 	.word	0x200101e4

08007dac <_write_r>:
 8007dac:	b538      	push	{r3, r4, r5, lr}
 8007dae:	4d07      	ldr	r5, [pc, #28]	@ (8007dcc <_write_r+0x20>)
 8007db0:	4604      	mov	r4, r0
 8007db2:	4608      	mov	r0, r1
 8007db4:	4611      	mov	r1, r2
 8007db6:	2200      	movs	r2, #0
 8007db8:	602a      	str	r2, [r5, #0]
 8007dba:	461a      	mov	r2, r3
 8007dbc:	f7f8 fbf6 	bl	80005ac <_write>
 8007dc0:	1c43      	adds	r3, r0, #1
 8007dc2:	d102      	bne.n	8007dca <_write_r+0x1e>
 8007dc4:	682b      	ldr	r3, [r5, #0]
 8007dc6:	b103      	cbz	r3, 8007dca <_write_r+0x1e>
 8007dc8:	6023      	str	r3, [r4, #0]
 8007dca:	bd38      	pop	{r3, r4, r5, pc}
 8007dcc:	200101e4 	.word	0x200101e4

08007dd0 <__errno>:
 8007dd0:	4b01      	ldr	r3, [pc, #4]	@ (8007dd8 <__errno+0x8>)
 8007dd2:	6818      	ldr	r0, [r3, #0]
 8007dd4:	4770      	bx	lr
 8007dd6:	bf00      	nop
 8007dd8:	20000030 	.word	0x20000030

08007ddc <__libc_init_array>:
 8007ddc:	b570      	push	{r4, r5, r6, lr}
 8007dde:	4d0d      	ldr	r5, [pc, #52]	@ (8007e14 <__libc_init_array+0x38>)
 8007de0:	4c0d      	ldr	r4, [pc, #52]	@ (8007e18 <__libc_init_array+0x3c>)
 8007de2:	1b64      	subs	r4, r4, r5
 8007de4:	10a4      	asrs	r4, r4, #2
 8007de6:	2600      	movs	r6, #0
 8007de8:	42a6      	cmp	r6, r4
 8007dea:	d109      	bne.n	8007e00 <__libc_init_array+0x24>
 8007dec:	4d0b      	ldr	r5, [pc, #44]	@ (8007e1c <__libc_init_array+0x40>)
 8007dee:	4c0c      	ldr	r4, [pc, #48]	@ (8007e20 <__libc_init_array+0x44>)
 8007df0:	f000 fd22 	bl	8008838 <_init>
 8007df4:	1b64      	subs	r4, r4, r5
 8007df6:	10a4      	asrs	r4, r4, #2
 8007df8:	2600      	movs	r6, #0
 8007dfa:	42a6      	cmp	r6, r4
 8007dfc:	d105      	bne.n	8007e0a <__libc_init_array+0x2e>
 8007dfe:	bd70      	pop	{r4, r5, r6, pc}
 8007e00:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e04:	4798      	blx	r3
 8007e06:	3601      	adds	r6, #1
 8007e08:	e7ee      	b.n	8007de8 <__libc_init_array+0xc>
 8007e0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e0e:	4798      	blx	r3
 8007e10:	3601      	adds	r6, #1
 8007e12:	e7f2      	b.n	8007dfa <__libc_init_array+0x1e>
 8007e14:	08008d48 	.word	0x08008d48
 8007e18:	08008d48 	.word	0x08008d48
 8007e1c:	08008d48 	.word	0x08008d48
 8007e20:	08008d4c 	.word	0x08008d4c

08007e24 <__retarget_lock_init_recursive>:
 8007e24:	4770      	bx	lr

08007e26 <__retarget_lock_acquire_recursive>:
 8007e26:	4770      	bx	lr

08007e28 <__retarget_lock_release_recursive>:
 8007e28:	4770      	bx	lr
	...

08007e2c <_free_r>:
 8007e2c:	b538      	push	{r3, r4, r5, lr}
 8007e2e:	4605      	mov	r5, r0
 8007e30:	2900      	cmp	r1, #0
 8007e32:	d041      	beq.n	8007eb8 <_free_r+0x8c>
 8007e34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e38:	1f0c      	subs	r4, r1, #4
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	bfb8      	it	lt
 8007e3e:	18e4      	addlt	r4, r4, r3
 8007e40:	f000 f8e0 	bl	8008004 <__malloc_lock>
 8007e44:	4a1d      	ldr	r2, [pc, #116]	@ (8007ebc <_free_r+0x90>)
 8007e46:	6813      	ldr	r3, [r2, #0]
 8007e48:	b933      	cbnz	r3, 8007e58 <_free_r+0x2c>
 8007e4a:	6063      	str	r3, [r4, #4]
 8007e4c:	6014      	str	r4, [r2, #0]
 8007e4e:	4628      	mov	r0, r5
 8007e50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e54:	f000 b8dc 	b.w	8008010 <__malloc_unlock>
 8007e58:	42a3      	cmp	r3, r4
 8007e5a:	d908      	bls.n	8007e6e <_free_r+0x42>
 8007e5c:	6820      	ldr	r0, [r4, #0]
 8007e5e:	1821      	adds	r1, r4, r0
 8007e60:	428b      	cmp	r3, r1
 8007e62:	bf01      	itttt	eq
 8007e64:	6819      	ldreq	r1, [r3, #0]
 8007e66:	685b      	ldreq	r3, [r3, #4]
 8007e68:	1809      	addeq	r1, r1, r0
 8007e6a:	6021      	streq	r1, [r4, #0]
 8007e6c:	e7ed      	b.n	8007e4a <_free_r+0x1e>
 8007e6e:	461a      	mov	r2, r3
 8007e70:	685b      	ldr	r3, [r3, #4]
 8007e72:	b10b      	cbz	r3, 8007e78 <_free_r+0x4c>
 8007e74:	42a3      	cmp	r3, r4
 8007e76:	d9fa      	bls.n	8007e6e <_free_r+0x42>
 8007e78:	6811      	ldr	r1, [r2, #0]
 8007e7a:	1850      	adds	r0, r2, r1
 8007e7c:	42a0      	cmp	r0, r4
 8007e7e:	d10b      	bne.n	8007e98 <_free_r+0x6c>
 8007e80:	6820      	ldr	r0, [r4, #0]
 8007e82:	4401      	add	r1, r0
 8007e84:	1850      	adds	r0, r2, r1
 8007e86:	4283      	cmp	r3, r0
 8007e88:	6011      	str	r1, [r2, #0]
 8007e8a:	d1e0      	bne.n	8007e4e <_free_r+0x22>
 8007e8c:	6818      	ldr	r0, [r3, #0]
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	6053      	str	r3, [r2, #4]
 8007e92:	4408      	add	r0, r1
 8007e94:	6010      	str	r0, [r2, #0]
 8007e96:	e7da      	b.n	8007e4e <_free_r+0x22>
 8007e98:	d902      	bls.n	8007ea0 <_free_r+0x74>
 8007e9a:	230c      	movs	r3, #12
 8007e9c:	602b      	str	r3, [r5, #0]
 8007e9e:	e7d6      	b.n	8007e4e <_free_r+0x22>
 8007ea0:	6820      	ldr	r0, [r4, #0]
 8007ea2:	1821      	adds	r1, r4, r0
 8007ea4:	428b      	cmp	r3, r1
 8007ea6:	bf04      	itt	eq
 8007ea8:	6819      	ldreq	r1, [r3, #0]
 8007eaa:	685b      	ldreq	r3, [r3, #4]
 8007eac:	6063      	str	r3, [r4, #4]
 8007eae:	bf04      	itt	eq
 8007eb0:	1809      	addeq	r1, r1, r0
 8007eb2:	6021      	streq	r1, [r4, #0]
 8007eb4:	6054      	str	r4, [r2, #4]
 8007eb6:	e7ca      	b.n	8007e4e <_free_r+0x22>
 8007eb8:	bd38      	pop	{r3, r4, r5, pc}
 8007eba:	bf00      	nop
 8007ebc:	200101f0 	.word	0x200101f0

08007ec0 <sbrk_aligned>:
 8007ec0:	b570      	push	{r4, r5, r6, lr}
 8007ec2:	4e0f      	ldr	r6, [pc, #60]	@ (8007f00 <sbrk_aligned+0x40>)
 8007ec4:	460c      	mov	r4, r1
 8007ec6:	6831      	ldr	r1, [r6, #0]
 8007ec8:	4605      	mov	r5, r0
 8007eca:	b911      	cbnz	r1, 8007ed2 <sbrk_aligned+0x12>
 8007ecc:	f000 fca4 	bl	8008818 <_sbrk_r>
 8007ed0:	6030      	str	r0, [r6, #0]
 8007ed2:	4621      	mov	r1, r4
 8007ed4:	4628      	mov	r0, r5
 8007ed6:	f000 fc9f 	bl	8008818 <_sbrk_r>
 8007eda:	1c43      	adds	r3, r0, #1
 8007edc:	d103      	bne.n	8007ee6 <sbrk_aligned+0x26>
 8007ede:	f04f 34ff 	mov.w	r4, #4294967295
 8007ee2:	4620      	mov	r0, r4
 8007ee4:	bd70      	pop	{r4, r5, r6, pc}
 8007ee6:	1cc4      	adds	r4, r0, #3
 8007ee8:	f024 0403 	bic.w	r4, r4, #3
 8007eec:	42a0      	cmp	r0, r4
 8007eee:	d0f8      	beq.n	8007ee2 <sbrk_aligned+0x22>
 8007ef0:	1a21      	subs	r1, r4, r0
 8007ef2:	4628      	mov	r0, r5
 8007ef4:	f000 fc90 	bl	8008818 <_sbrk_r>
 8007ef8:	3001      	adds	r0, #1
 8007efa:	d1f2      	bne.n	8007ee2 <sbrk_aligned+0x22>
 8007efc:	e7ef      	b.n	8007ede <sbrk_aligned+0x1e>
 8007efe:	bf00      	nop
 8007f00:	200101ec 	.word	0x200101ec

08007f04 <_malloc_r>:
 8007f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f08:	1ccd      	adds	r5, r1, #3
 8007f0a:	f025 0503 	bic.w	r5, r5, #3
 8007f0e:	3508      	adds	r5, #8
 8007f10:	2d0c      	cmp	r5, #12
 8007f12:	bf38      	it	cc
 8007f14:	250c      	movcc	r5, #12
 8007f16:	2d00      	cmp	r5, #0
 8007f18:	4606      	mov	r6, r0
 8007f1a:	db01      	blt.n	8007f20 <_malloc_r+0x1c>
 8007f1c:	42a9      	cmp	r1, r5
 8007f1e:	d904      	bls.n	8007f2a <_malloc_r+0x26>
 8007f20:	230c      	movs	r3, #12
 8007f22:	6033      	str	r3, [r6, #0]
 8007f24:	2000      	movs	r0, #0
 8007f26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008000 <_malloc_r+0xfc>
 8007f2e:	f000 f869 	bl	8008004 <__malloc_lock>
 8007f32:	f8d8 3000 	ldr.w	r3, [r8]
 8007f36:	461c      	mov	r4, r3
 8007f38:	bb44      	cbnz	r4, 8007f8c <_malloc_r+0x88>
 8007f3a:	4629      	mov	r1, r5
 8007f3c:	4630      	mov	r0, r6
 8007f3e:	f7ff ffbf 	bl	8007ec0 <sbrk_aligned>
 8007f42:	1c43      	adds	r3, r0, #1
 8007f44:	4604      	mov	r4, r0
 8007f46:	d158      	bne.n	8007ffa <_malloc_r+0xf6>
 8007f48:	f8d8 4000 	ldr.w	r4, [r8]
 8007f4c:	4627      	mov	r7, r4
 8007f4e:	2f00      	cmp	r7, #0
 8007f50:	d143      	bne.n	8007fda <_malloc_r+0xd6>
 8007f52:	2c00      	cmp	r4, #0
 8007f54:	d04b      	beq.n	8007fee <_malloc_r+0xea>
 8007f56:	6823      	ldr	r3, [r4, #0]
 8007f58:	4639      	mov	r1, r7
 8007f5a:	4630      	mov	r0, r6
 8007f5c:	eb04 0903 	add.w	r9, r4, r3
 8007f60:	f000 fc5a 	bl	8008818 <_sbrk_r>
 8007f64:	4581      	cmp	r9, r0
 8007f66:	d142      	bne.n	8007fee <_malloc_r+0xea>
 8007f68:	6821      	ldr	r1, [r4, #0]
 8007f6a:	1a6d      	subs	r5, r5, r1
 8007f6c:	4629      	mov	r1, r5
 8007f6e:	4630      	mov	r0, r6
 8007f70:	f7ff ffa6 	bl	8007ec0 <sbrk_aligned>
 8007f74:	3001      	adds	r0, #1
 8007f76:	d03a      	beq.n	8007fee <_malloc_r+0xea>
 8007f78:	6823      	ldr	r3, [r4, #0]
 8007f7a:	442b      	add	r3, r5
 8007f7c:	6023      	str	r3, [r4, #0]
 8007f7e:	f8d8 3000 	ldr.w	r3, [r8]
 8007f82:	685a      	ldr	r2, [r3, #4]
 8007f84:	bb62      	cbnz	r2, 8007fe0 <_malloc_r+0xdc>
 8007f86:	f8c8 7000 	str.w	r7, [r8]
 8007f8a:	e00f      	b.n	8007fac <_malloc_r+0xa8>
 8007f8c:	6822      	ldr	r2, [r4, #0]
 8007f8e:	1b52      	subs	r2, r2, r5
 8007f90:	d420      	bmi.n	8007fd4 <_malloc_r+0xd0>
 8007f92:	2a0b      	cmp	r2, #11
 8007f94:	d917      	bls.n	8007fc6 <_malloc_r+0xc2>
 8007f96:	1961      	adds	r1, r4, r5
 8007f98:	42a3      	cmp	r3, r4
 8007f9a:	6025      	str	r5, [r4, #0]
 8007f9c:	bf18      	it	ne
 8007f9e:	6059      	strne	r1, [r3, #4]
 8007fa0:	6863      	ldr	r3, [r4, #4]
 8007fa2:	bf08      	it	eq
 8007fa4:	f8c8 1000 	streq.w	r1, [r8]
 8007fa8:	5162      	str	r2, [r4, r5]
 8007faa:	604b      	str	r3, [r1, #4]
 8007fac:	4630      	mov	r0, r6
 8007fae:	f000 f82f 	bl	8008010 <__malloc_unlock>
 8007fb2:	f104 000b 	add.w	r0, r4, #11
 8007fb6:	1d23      	adds	r3, r4, #4
 8007fb8:	f020 0007 	bic.w	r0, r0, #7
 8007fbc:	1ac2      	subs	r2, r0, r3
 8007fbe:	bf1c      	itt	ne
 8007fc0:	1a1b      	subne	r3, r3, r0
 8007fc2:	50a3      	strne	r3, [r4, r2]
 8007fc4:	e7af      	b.n	8007f26 <_malloc_r+0x22>
 8007fc6:	6862      	ldr	r2, [r4, #4]
 8007fc8:	42a3      	cmp	r3, r4
 8007fca:	bf0c      	ite	eq
 8007fcc:	f8c8 2000 	streq.w	r2, [r8]
 8007fd0:	605a      	strne	r2, [r3, #4]
 8007fd2:	e7eb      	b.n	8007fac <_malloc_r+0xa8>
 8007fd4:	4623      	mov	r3, r4
 8007fd6:	6864      	ldr	r4, [r4, #4]
 8007fd8:	e7ae      	b.n	8007f38 <_malloc_r+0x34>
 8007fda:	463c      	mov	r4, r7
 8007fdc:	687f      	ldr	r7, [r7, #4]
 8007fde:	e7b6      	b.n	8007f4e <_malloc_r+0x4a>
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	685b      	ldr	r3, [r3, #4]
 8007fe4:	42a3      	cmp	r3, r4
 8007fe6:	d1fb      	bne.n	8007fe0 <_malloc_r+0xdc>
 8007fe8:	2300      	movs	r3, #0
 8007fea:	6053      	str	r3, [r2, #4]
 8007fec:	e7de      	b.n	8007fac <_malloc_r+0xa8>
 8007fee:	230c      	movs	r3, #12
 8007ff0:	6033      	str	r3, [r6, #0]
 8007ff2:	4630      	mov	r0, r6
 8007ff4:	f000 f80c 	bl	8008010 <__malloc_unlock>
 8007ff8:	e794      	b.n	8007f24 <_malloc_r+0x20>
 8007ffa:	6005      	str	r5, [r0, #0]
 8007ffc:	e7d6      	b.n	8007fac <_malloc_r+0xa8>
 8007ffe:	bf00      	nop
 8008000:	200101f0 	.word	0x200101f0

08008004 <__malloc_lock>:
 8008004:	4801      	ldr	r0, [pc, #4]	@ (800800c <__malloc_lock+0x8>)
 8008006:	f7ff bf0e 	b.w	8007e26 <__retarget_lock_acquire_recursive>
 800800a:	bf00      	nop
 800800c:	200101e8 	.word	0x200101e8

08008010 <__malloc_unlock>:
 8008010:	4801      	ldr	r0, [pc, #4]	@ (8008018 <__malloc_unlock+0x8>)
 8008012:	f7ff bf09 	b.w	8007e28 <__retarget_lock_release_recursive>
 8008016:	bf00      	nop
 8008018:	200101e8 	.word	0x200101e8

0800801c <__sfputc_r>:
 800801c:	6893      	ldr	r3, [r2, #8]
 800801e:	3b01      	subs	r3, #1
 8008020:	2b00      	cmp	r3, #0
 8008022:	b410      	push	{r4}
 8008024:	6093      	str	r3, [r2, #8]
 8008026:	da08      	bge.n	800803a <__sfputc_r+0x1e>
 8008028:	6994      	ldr	r4, [r2, #24]
 800802a:	42a3      	cmp	r3, r4
 800802c:	db01      	blt.n	8008032 <__sfputc_r+0x16>
 800802e:	290a      	cmp	r1, #10
 8008030:	d103      	bne.n	800803a <__sfputc_r+0x1e>
 8008032:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008036:	f7ff bde8 	b.w	8007c0a <__swbuf_r>
 800803a:	6813      	ldr	r3, [r2, #0]
 800803c:	1c58      	adds	r0, r3, #1
 800803e:	6010      	str	r0, [r2, #0]
 8008040:	7019      	strb	r1, [r3, #0]
 8008042:	4608      	mov	r0, r1
 8008044:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008048:	4770      	bx	lr

0800804a <__sfputs_r>:
 800804a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800804c:	4606      	mov	r6, r0
 800804e:	460f      	mov	r7, r1
 8008050:	4614      	mov	r4, r2
 8008052:	18d5      	adds	r5, r2, r3
 8008054:	42ac      	cmp	r4, r5
 8008056:	d101      	bne.n	800805c <__sfputs_r+0x12>
 8008058:	2000      	movs	r0, #0
 800805a:	e007      	b.n	800806c <__sfputs_r+0x22>
 800805c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008060:	463a      	mov	r2, r7
 8008062:	4630      	mov	r0, r6
 8008064:	f7ff ffda 	bl	800801c <__sfputc_r>
 8008068:	1c43      	adds	r3, r0, #1
 800806a:	d1f3      	bne.n	8008054 <__sfputs_r+0xa>
 800806c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008070 <_vfiprintf_r>:
 8008070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008074:	460d      	mov	r5, r1
 8008076:	b09d      	sub	sp, #116	@ 0x74
 8008078:	4614      	mov	r4, r2
 800807a:	4698      	mov	r8, r3
 800807c:	4606      	mov	r6, r0
 800807e:	b118      	cbz	r0, 8008088 <_vfiprintf_r+0x18>
 8008080:	6a03      	ldr	r3, [r0, #32]
 8008082:	b90b      	cbnz	r3, 8008088 <_vfiprintf_r+0x18>
 8008084:	f7ff fcd8 	bl	8007a38 <__sinit>
 8008088:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800808a:	07d9      	lsls	r1, r3, #31
 800808c:	d405      	bmi.n	800809a <_vfiprintf_r+0x2a>
 800808e:	89ab      	ldrh	r3, [r5, #12]
 8008090:	059a      	lsls	r2, r3, #22
 8008092:	d402      	bmi.n	800809a <_vfiprintf_r+0x2a>
 8008094:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008096:	f7ff fec6 	bl	8007e26 <__retarget_lock_acquire_recursive>
 800809a:	89ab      	ldrh	r3, [r5, #12]
 800809c:	071b      	lsls	r3, r3, #28
 800809e:	d501      	bpl.n	80080a4 <_vfiprintf_r+0x34>
 80080a0:	692b      	ldr	r3, [r5, #16]
 80080a2:	b99b      	cbnz	r3, 80080cc <_vfiprintf_r+0x5c>
 80080a4:	4629      	mov	r1, r5
 80080a6:	4630      	mov	r0, r6
 80080a8:	f7ff fdee 	bl	8007c88 <__swsetup_r>
 80080ac:	b170      	cbz	r0, 80080cc <_vfiprintf_r+0x5c>
 80080ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080b0:	07dc      	lsls	r4, r3, #31
 80080b2:	d504      	bpl.n	80080be <_vfiprintf_r+0x4e>
 80080b4:	f04f 30ff 	mov.w	r0, #4294967295
 80080b8:	b01d      	add	sp, #116	@ 0x74
 80080ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080be:	89ab      	ldrh	r3, [r5, #12]
 80080c0:	0598      	lsls	r0, r3, #22
 80080c2:	d4f7      	bmi.n	80080b4 <_vfiprintf_r+0x44>
 80080c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080c6:	f7ff feaf 	bl	8007e28 <__retarget_lock_release_recursive>
 80080ca:	e7f3      	b.n	80080b4 <_vfiprintf_r+0x44>
 80080cc:	2300      	movs	r3, #0
 80080ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80080d0:	2320      	movs	r3, #32
 80080d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80080d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80080da:	2330      	movs	r3, #48	@ 0x30
 80080dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800828c <_vfiprintf_r+0x21c>
 80080e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80080e4:	f04f 0901 	mov.w	r9, #1
 80080e8:	4623      	mov	r3, r4
 80080ea:	469a      	mov	sl, r3
 80080ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080f0:	b10a      	cbz	r2, 80080f6 <_vfiprintf_r+0x86>
 80080f2:	2a25      	cmp	r2, #37	@ 0x25
 80080f4:	d1f9      	bne.n	80080ea <_vfiprintf_r+0x7a>
 80080f6:	ebba 0b04 	subs.w	fp, sl, r4
 80080fa:	d00b      	beq.n	8008114 <_vfiprintf_r+0xa4>
 80080fc:	465b      	mov	r3, fp
 80080fe:	4622      	mov	r2, r4
 8008100:	4629      	mov	r1, r5
 8008102:	4630      	mov	r0, r6
 8008104:	f7ff ffa1 	bl	800804a <__sfputs_r>
 8008108:	3001      	adds	r0, #1
 800810a:	f000 80a7 	beq.w	800825c <_vfiprintf_r+0x1ec>
 800810e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008110:	445a      	add	r2, fp
 8008112:	9209      	str	r2, [sp, #36]	@ 0x24
 8008114:	f89a 3000 	ldrb.w	r3, [sl]
 8008118:	2b00      	cmp	r3, #0
 800811a:	f000 809f 	beq.w	800825c <_vfiprintf_r+0x1ec>
 800811e:	2300      	movs	r3, #0
 8008120:	f04f 32ff 	mov.w	r2, #4294967295
 8008124:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008128:	f10a 0a01 	add.w	sl, sl, #1
 800812c:	9304      	str	r3, [sp, #16]
 800812e:	9307      	str	r3, [sp, #28]
 8008130:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008134:	931a      	str	r3, [sp, #104]	@ 0x68
 8008136:	4654      	mov	r4, sl
 8008138:	2205      	movs	r2, #5
 800813a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800813e:	4853      	ldr	r0, [pc, #332]	@ (800828c <_vfiprintf_r+0x21c>)
 8008140:	f7f8 f84e 	bl	80001e0 <memchr>
 8008144:	9a04      	ldr	r2, [sp, #16]
 8008146:	b9d8      	cbnz	r0, 8008180 <_vfiprintf_r+0x110>
 8008148:	06d1      	lsls	r1, r2, #27
 800814a:	bf44      	itt	mi
 800814c:	2320      	movmi	r3, #32
 800814e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008152:	0713      	lsls	r3, r2, #28
 8008154:	bf44      	itt	mi
 8008156:	232b      	movmi	r3, #43	@ 0x2b
 8008158:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800815c:	f89a 3000 	ldrb.w	r3, [sl]
 8008160:	2b2a      	cmp	r3, #42	@ 0x2a
 8008162:	d015      	beq.n	8008190 <_vfiprintf_r+0x120>
 8008164:	9a07      	ldr	r2, [sp, #28]
 8008166:	4654      	mov	r4, sl
 8008168:	2000      	movs	r0, #0
 800816a:	f04f 0c0a 	mov.w	ip, #10
 800816e:	4621      	mov	r1, r4
 8008170:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008174:	3b30      	subs	r3, #48	@ 0x30
 8008176:	2b09      	cmp	r3, #9
 8008178:	d94b      	bls.n	8008212 <_vfiprintf_r+0x1a2>
 800817a:	b1b0      	cbz	r0, 80081aa <_vfiprintf_r+0x13a>
 800817c:	9207      	str	r2, [sp, #28]
 800817e:	e014      	b.n	80081aa <_vfiprintf_r+0x13a>
 8008180:	eba0 0308 	sub.w	r3, r0, r8
 8008184:	fa09 f303 	lsl.w	r3, r9, r3
 8008188:	4313      	orrs	r3, r2
 800818a:	9304      	str	r3, [sp, #16]
 800818c:	46a2      	mov	sl, r4
 800818e:	e7d2      	b.n	8008136 <_vfiprintf_r+0xc6>
 8008190:	9b03      	ldr	r3, [sp, #12]
 8008192:	1d19      	adds	r1, r3, #4
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	9103      	str	r1, [sp, #12]
 8008198:	2b00      	cmp	r3, #0
 800819a:	bfbb      	ittet	lt
 800819c:	425b      	neglt	r3, r3
 800819e:	f042 0202 	orrlt.w	r2, r2, #2
 80081a2:	9307      	strge	r3, [sp, #28]
 80081a4:	9307      	strlt	r3, [sp, #28]
 80081a6:	bfb8      	it	lt
 80081a8:	9204      	strlt	r2, [sp, #16]
 80081aa:	7823      	ldrb	r3, [r4, #0]
 80081ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80081ae:	d10a      	bne.n	80081c6 <_vfiprintf_r+0x156>
 80081b0:	7863      	ldrb	r3, [r4, #1]
 80081b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80081b4:	d132      	bne.n	800821c <_vfiprintf_r+0x1ac>
 80081b6:	9b03      	ldr	r3, [sp, #12]
 80081b8:	1d1a      	adds	r2, r3, #4
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	9203      	str	r2, [sp, #12]
 80081be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80081c2:	3402      	adds	r4, #2
 80081c4:	9305      	str	r3, [sp, #20]
 80081c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800829c <_vfiprintf_r+0x22c>
 80081ca:	7821      	ldrb	r1, [r4, #0]
 80081cc:	2203      	movs	r2, #3
 80081ce:	4650      	mov	r0, sl
 80081d0:	f7f8 f806 	bl	80001e0 <memchr>
 80081d4:	b138      	cbz	r0, 80081e6 <_vfiprintf_r+0x176>
 80081d6:	9b04      	ldr	r3, [sp, #16]
 80081d8:	eba0 000a 	sub.w	r0, r0, sl
 80081dc:	2240      	movs	r2, #64	@ 0x40
 80081de:	4082      	lsls	r2, r0
 80081e0:	4313      	orrs	r3, r2
 80081e2:	3401      	adds	r4, #1
 80081e4:	9304      	str	r3, [sp, #16]
 80081e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081ea:	4829      	ldr	r0, [pc, #164]	@ (8008290 <_vfiprintf_r+0x220>)
 80081ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80081f0:	2206      	movs	r2, #6
 80081f2:	f7f7 fff5 	bl	80001e0 <memchr>
 80081f6:	2800      	cmp	r0, #0
 80081f8:	d03f      	beq.n	800827a <_vfiprintf_r+0x20a>
 80081fa:	4b26      	ldr	r3, [pc, #152]	@ (8008294 <_vfiprintf_r+0x224>)
 80081fc:	bb1b      	cbnz	r3, 8008246 <_vfiprintf_r+0x1d6>
 80081fe:	9b03      	ldr	r3, [sp, #12]
 8008200:	3307      	adds	r3, #7
 8008202:	f023 0307 	bic.w	r3, r3, #7
 8008206:	3308      	adds	r3, #8
 8008208:	9303      	str	r3, [sp, #12]
 800820a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800820c:	443b      	add	r3, r7
 800820e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008210:	e76a      	b.n	80080e8 <_vfiprintf_r+0x78>
 8008212:	fb0c 3202 	mla	r2, ip, r2, r3
 8008216:	460c      	mov	r4, r1
 8008218:	2001      	movs	r0, #1
 800821a:	e7a8      	b.n	800816e <_vfiprintf_r+0xfe>
 800821c:	2300      	movs	r3, #0
 800821e:	3401      	adds	r4, #1
 8008220:	9305      	str	r3, [sp, #20]
 8008222:	4619      	mov	r1, r3
 8008224:	f04f 0c0a 	mov.w	ip, #10
 8008228:	4620      	mov	r0, r4
 800822a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800822e:	3a30      	subs	r2, #48	@ 0x30
 8008230:	2a09      	cmp	r2, #9
 8008232:	d903      	bls.n	800823c <_vfiprintf_r+0x1cc>
 8008234:	2b00      	cmp	r3, #0
 8008236:	d0c6      	beq.n	80081c6 <_vfiprintf_r+0x156>
 8008238:	9105      	str	r1, [sp, #20]
 800823a:	e7c4      	b.n	80081c6 <_vfiprintf_r+0x156>
 800823c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008240:	4604      	mov	r4, r0
 8008242:	2301      	movs	r3, #1
 8008244:	e7f0      	b.n	8008228 <_vfiprintf_r+0x1b8>
 8008246:	ab03      	add	r3, sp, #12
 8008248:	9300      	str	r3, [sp, #0]
 800824a:	462a      	mov	r2, r5
 800824c:	4b12      	ldr	r3, [pc, #72]	@ (8008298 <_vfiprintf_r+0x228>)
 800824e:	a904      	add	r1, sp, #16
 8008250:	4630      	mov	r0, r6
 8008252:	f3af 8000 	nop.w
 8008256:	4607      	mov	r7, r0
 8008258:	1c78      	adds	r0, r7, #1
 800825a:	d1d6      	bne.n	800820a <_vfiprintf_r+0x19a>
 800825c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800825e:	07d9      	lsls	r1, r3, #31
 8008260:	d405      	bmi.n	800826e <_vfiprintf_r+0x1fe>
 8008262:	89ab      	ldrh	r3, [r5, #12]
 8008264:	059a      	lsls	r2, r3, #22
 8008266:	d402      	bmi.n	800826e <_vfiprintf_r+0x1fe>
 8008268:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800826a:	f7ff fddd 	bl	8007e28 <__retarget_lock_release_recursive>
 800826e:	89ab      	ldrh	r3, [r5, #12]
 8008270:	065b      	lsls	r3, r3, #25
 8008272:	f53f af1f 	bmi.w	80080b4 <_vfiprintf_r+0x44>
 8008276:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008278:	e71e      	b.n	80080b8 <_vfiprintf_r+0x48>
 800827a:	ab03      	add	r3, sp, #12
 800827c:	9300      	str	r3, [sp, #0]
 800827e:	462a      	mov	r2, r5
 8008280:	4b05      	ldr	r3, [pc, #20]	@ (8008298 <_vfiprintf_r+0x228>)
 8008282:	a904      	add	r1, sp, #16
 8008284:	4630      	mov	r0, r6
 8008286:	f000 f879 	bl	800837c <_printf_i>
 800828a:	e7e4      	b.n	8008256 <_vfiprintf_r+0x1e6>
 800828c:	08008d0c 	.word	0x08008d0c
 8008290:	08008d16 	.word	0x08008d16
 8008294:	00000000 	.word	0x00000000
 8008298:	0800804b 	.word	0x0800804b
 800829c:	08008d12 	.word	0x08008d12

080082a0 <_printf_common>:
 80082a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082a4:	4616      	mov	r6, r2
 80082a6:	4698      	mov	r8, r3
 80082a8:	688a      	ldr	r2, [r1, #8]
 80082aa:	690b      	ldr	r3, [r1, #16]
 80082ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80082b0:	4293      	cmp	r3, r2
 80082b2:	bfb8      	it	lt
 80082b4:	4613      	movlt	r3, r2
 80082b6:	6033      	str	r3, [r6, #0]
 80082b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80082bc:	4607      	mov	r7, r0
 80082be:	460c      	mov	r4, r1
 80082c0:	b10a      	cbz	r2, 80082c6 <_printf_common+0x26>
 80082c2:	3301      	adds	r3, #1
 80082c4:	6033      	str	r3, [r6, #0]
 80082c6:	6823      	ldr	r3, [r4, #0]
 80082c8:	0699      	lsls	r1, r3, #26
 80082ca:	bf42      	ittt	mi
 80082cc:	6833      	ldrmi	r3, [r6, #0]
 80082ce:	3302      	addmi	r3, #2
 80082d0:	6033      	strmi	r3, [r6, #0]
 80082d2:	6825      	ldr	r5, [r4, #0]
 80082d4:	f015 0506 	ands.w	r5, r5, #6
 80082d8:	d106      	bne.n	80082e8 <_printf_common+0x48>
 80082da:	f104 0a19 	add.w	sl, r4, #25
 80082de:	68e3      	ldr	r3, [r4, #12]
 80082e0:	6832      	ldr	r2, [r6, #0]
 80082e2:	1a9b      	subs	r3, r3, r2
 80082e4:	42ab      	cmp	r3, r5
 80082e6:	dc26      	bgt.n	8008336 <_printf_common+0x96>
 80082e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80082ec:	6822      	ldr	r2, [r4, #0]
 80082ee:	3b00      	subs	r3, #0
 80082f0:	bf18      	it	ne
 80082f2:	2301      	movne	r3, #1
 80082f4:	0692      	lsls	r2, r2, #26
 80082f6:	d42b      	bmi.n	8008350 <_printf_common+0xb0>
 80082f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80082fc:	4641      	mov	r1, r8
 80082fe:	4638      	mov	r0, r7
 8008300:	47c8      	blx	r9
 8008302:	3001      	adds	r0, #1
 8008304:	d01e      	beq.n	8008344 <_printf_common+0xa4>
 8008306:	6823      	ldr	r3, [r4, #0]
 8008308:	6922      	ldr	r2, [r4, #16]
 800830a:	f003 0306 	and.w	r3, r3, #6
 800830e:	2b04      	cmp	r3, #4
 8008310:	bf02      	ittt	eq
 8008312:	68e5      	ldreq	r5, [r4, #12]
 8008314:	6833      	ldreq	r3, [r6, #0]
 8008316:	1aed      	subeq	r5, r5, r3
 8008318:	68a3      	ldr	r3, [r4, #8]
 800831a:	bf0c      	ite	eq
 800831c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008320:	2500      	movne	r5, #0
 8008322:	4293      	cmp	r3, r2
 8008324:	bfc4      	itt	gt
 8008326:	1a9b      	subgt	r3, r3, r2
 8008328:	18ed      	addgt	r5, r5, r3
 800832a:	2600      	movs	r6, #0
 800832c:	341a      	adds	r4, #26
 800832e:	42b5      	cmp	r5, r6
 8008330:	d11a      	bne.n	8008368 <_printf_common+0xc8>
 8008332:	2000      	movs	r0, #0
 8008334:	e008      	b.n	8008348 <_printf_common+0xa8>
 8008336:	2301      	movs	r3, #1
 8008338:	4652      	mov	r2, sl
 800833a:	4641      	mov	r1, r8
 800833c:	4638      	mov	r0, r7
 800833e:	47c8      	blx	r9
 8008340:	3001      	adds	r0, #1
 8008342:	d103      	bne.n	800834c <_printf_common+0xac>
 8008344:	f04f 30ff 	mov.w	r0, #4294967295
 8008348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800834c:	3501      	adds	r5, #1
 800834e:	e7c6      	b.n	80082de <_printf_common+0x3e>
 8008350:	18e1      	adds	r1, r4, r3
 8008352:	1c5a      	adds	r2, r3, #1
 8008354:	2030      	movs	r0, #48	@ 0x30
 8008356:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800835a:	4422      	add	r2, r4
 800835c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008360:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008364:	3302      	adds	r3, #2
 8008366:	e7c7      	b.n	80082f8 <_printf_common+0x58>
 8008368:	2301      	movs	r3, #1
 800836a:	4622      	mov	r2, r4
 800836c:	4641      	mov	r1, r8
 800836e:	4638      	mov	r0, r7
 8008370:	47c8      	blx	r9
 8008372:	3001      	adds	r0, #1
 8008374:	d0e6      	beq.n	8008344 <_printf_common+0xa4>
 8008376:	3601      	adds	r6, #1
 8008378:	e7d9      	b.n	800832e <_printf_common+0x8e>
	...

0800837c <_printf_i>:
 800837c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008380:	7e0f      	ldrb	r7, [r1, #24]
 8008382:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008384:	2f78      	cmp	r7, #120	@ 0x78
 8008386:	4691      	mov	r9, r2
 8008388:	4680      	mov	r8, r0
 800838a:	460c      	mov	r4, r1
 800838c:	469a      	mov	sl, r3
 800838e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008392:	d807      	bhi.n	80083a4 <_printf_i+0x28>
 8008394:	2f62      	cmp	r7, #98	@ 0x62
 8008396:	d80a      	bhi.n	80083ae <_printf_i+0x32>
 8008398:	2f00      	cmp	r7, #0
 800839a:	f000 80d1 	beq.w	8008540 <_printf_i+0x1c4>
 800839e:	2f58      	cmp	r7, #88	@ 0x58
 80083a0:	f000 80b8 	beq.w	8008514 <_printf_i+0x198>
 80083a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80083a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80083ac:	e03a      	b.n	8008424 <_printf_i+0xa8>
 80083ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80083b2:	2b15      	cmp	r3, #21
 80083b4:	d8f6      	bhi.n	80083a4 <_printf_i+0x28>
 80083b6:	a101      	add	r1, pc, #4	@ (adr r1, 80083bc <_printf_i+0x40>)
 80083b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80083bc:	08008415 	.word	0x08008415
 80083c0:	08008429 	.word	0x08008429
 80083c4:	080083a5 	.word	0x080083a5
 80083c8:	080083a5 	.word	0x080083a5
 80083cc:	080083a5 	.word	0x080083a5
 80083d0:	080083a5 	.word	0x080083a5
 80083d4:	08008429 	.word	0x08008429
 80083d8:	080083a5 	.word	0x080083a5
 80083dc:	080083a5 	.word	0x080083a5
 80083e0:	080083a5 	.word	0x080083a5
 80083e4:	080083a5 	.word	0x080083a5
 80083e8:	08008527 	.word	0x08008527
 80083ec:	08008453 	.word	0x08008453
 80083f0:	080084e1 	.word	0x080084e1
 80083f4:	080083a5 	.word	0x080083a5
 80083f8:	080083a5 	.word	0x080083a5
 80083fc:	08008549 	.word	0x08008549
 8008400:	080083a5 	.word	0x080083a5
 8008404:	08008453 	.word	0x08008453
 8008408:	080083a5 	.word	0x080083a5
 800840c:	080083a5 	.word	0x080083a5
 8008410:	080084e9 	.word	0x080084e9
 8008414:	6833      	ldr	r3, [r6, #0]
 8008416:	1d1a      	adds	r2, r3, #4
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	6032      	str	r2, [r6, #0]
 800841c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008420:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008424:	2301      	movs	r3, #1
 8008426:	e09c      	b.n	8008562 <_printf_i+0x1e6>
 8008428:	6833      	ldr	r3, [r6, #0]
 800842a:	6820      	ldr	r0, [r4, #0]
 800842c:	1d19      	adds	r1, r3, #4
 800842e:	6031      	str	r1, [r6, #0]
 8008430:	0606      	lsls	r6, r0, #24
 8008432:	d501      	bpl.n	8008438 <_printf_i+0xbc>
 8008434:	681d      	ldr	r5, [r3, #0]
 8008436:	e003      	b.n	8008440 <_printf_i+0xc4>
 8008438:	0645      	lsls	r5, r0, #25
 800843a:	d5fb      	bpl.n	8008434 <_printf_i+0xb8>
 800843c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008440:	2d00      	cmp	r5, #0
 8008442:	da03      	bge.n	800844c <_printf_i+0xd0>
 8008444:	232d      	movs	r3, #45	@ 0x2d
 8008446:	426d      	negs	r5, r5
 8008448:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800844c:	4858      	ldr	r0, [pc, #352]	@ (80085b0 <_printf_i+0x234>)
 800844e:	230a      	movs	r3, #10
 8008450:	e011      	b.n	8008476 <_printf_i+0xfa>
 8008452:	6821      	ldr	r1, [r4, #0]
 8008454:	6833      	ldr	r3, [r6, #0]
 8008456:	0608      	lsls	r0, r1, #24
 8008458:	f853 5b04 	ldr.w	r5, [r3], #4
 800845c:	d402      	bmi.n	8008464 <_printf_i+0xe8>
 800845e:	0649      	lsls	r1, r1, #25
 8008460:	bf48      	it	mi
 8008462:	b2ad      	uxthmi	r5, r5
 8008464:	2f6f      	cmp	r7, #111	@ 0x6f
 8008466:	4852      	ldr	r0, [pc, #328]	@ (80085b0 <_printf_i+0x234>)
 8008468:	6033      	str	r3, [r6, #0]
 800846a:	bf14      	ite	ne
 800846c:	230a      	movne	r3, #10
 800846e:	2308      	moveq	r3, #8
 8008470:	2100      	movs	r1, #0
 8008472:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008476:	6866      	ldr	r6, [r4, #4]
 8008478:	60a6      	str	r6, [r4, #8]
 800847a:	2e00      	cmp	r6, #0
 800847c:	db05      	blt.n	800848a <_printf_i+0x10e>
 800847e:	6821      	ldr	r1, [r4, #0]
 8008480:	432e      	orrs	r6, r5
 8008482:	f021 0104 	bic.w	r1, r1, #4
 8008486:	6021      	str	r1, [r4, #0]
 8008488:	d04b      	beq.n	8008522 <_printf_i+0x1a6>
 800848a:	4616      	mov	r6, r2
 800848c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008490:	fb03 5711 	mls	r7, r3, r1, r5
 8008494:	5dc7      	ldrb	r7, [r0, r7]
 8008496:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800849a:	462f      	mov	r7, r5
 800849c:	42bb      	cmp	r3, r7
 800849e:	460d      	mov	r5, r1
 80084a0:	d9f4      	bls.n	800848c <_printf_i+0x110>
 80084a2:	2b08      	cmp	r3, #8
 80084a4:	d10b      	bne.n	80084be <_printf_i+0x142>
 80084a6:	6823      	ldr	r3, [r4, #0]
 80084a8:	07df      	lsls	r7, r3, #31
 80084aa:	d508      	bpl.n	80084be <_printf_i+0x142>
 80084ac:	6923      	ldr	r3, [r4, #16]
 80084ae:	6861      	ldr	r1, [r4, #4]
 80084b0:	4299      	cmp	r1, r3
 80084b2:	bfde      	ittt	le
 80084b4:	2330      	movle	r3, #48	@ 0x30
 80084b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80084ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 80084be:	1b92      	subs	r2, r2, r6
 80084c0:	6122      	str	r2, [r4, #16]
 80084c2:	f8cd a000 	str.w	sl, [sp]
 80084c6:	464b      	mov	r3, r9
 80084c8:	aa03      	add	r2, sp, #12
 80084ca:	4621      	mov	r1, r4
 80084cc:	4640      	mov	r0, r8
 80084ce:	f7ff fee7 	bl	80082a0 <_printf_common>
 80084d2:	3001      	adds	r0, #1
 80084d4:	d14a      	bne.n	800856c <_printf_i+0x1f0>
 80084d6:	f04f 30ff 	mov.w	r0, #4294967295
 80084da:	b004      	add	sp, #16
 80084dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084e0:	6823      	ldr	r3, [r4, #0]
 80084e2:	f043 0320 	orr.w	r3, r3, #32
 80084e6:	6023      	str	r3, [r4, #0]
 80084e8:	4832      	ldr	r0, [pc, #200]	@ (80085b4 <_printf_i+0x238>)
 80084ea:	2778      	movs	r7, #120	@ 0x78
 80084ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80084f0:	6823      	ldr	r3, [r4, #0]
 80084f2:	6831      	ldr	r1, [r6, #0]
 80084f4:	061f      	lsls	r7, r3, #24
 80084f6:	f851 5b04 	ldr.w	r5, [r1], #4
 80084fa:	d402      	bmi.n	8008502 <_printf_i+0x186>
 80084fc:	065f      	lsls	r7, r3, #25
 80084fe:	bf48      	it	mi
 8008500:	b2ad      	uxthmi	r5, r5
 8008502:	6031      	str	r1, [r6, #0]
 8008504:	07d9      	lsls	r1, r3, #31
 8008506:	bf44      	itt	mi
 8008508:	f043 0320 	orrmi.w	r3, r3, #32
 800850c:	6023      	strmi	r3, [r4, #0]
 800850e:	b11d      	cbz	r5, 8008518 <_printf_i+0x19c>
 8008510:	2310      	movs	r3, #16
 8008512:	e7ad      	b.n	8008470 <_printf_i+0xf4>
 8008514:	4826      	ldr	r0, [pc, #152]	@ (80085b0 <_printf_i+0x234>)
 8008516:	e7e9      	b.n	80084ec <_printf_i+0x170>
 8008518:	6823      	ldr	r3, [r4, #0]
 800851a:	f023 0320 	bic.w	r3, r3, #32
 800851e:	6023      	str	r3, [r4, #0]
 8008520:	e7f6      	b.n	8008510 <_printf_i+0x194>
 8008522:	4616      	mov	r6, r2
 8008524:	e7bd      	b.n	80084a2 <_printf_i+0x126>
 8008526:	6833      	ldr	r3, [r6, #0]
 8008528:	6825      	ldr	r5, [r4, #0]
 800852a:	6961      	ldr	r1, [r4, #20]
 800852c:	1d18      	adds	r0, r3, #4
 800852e:	6030      	str	r0, [r6, #0]
 8008530:	062e      	lsls	r6, r5, #24
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	d501      	bpl.n	800853a <_printf_i+0x1be>
 8008536:	6019      	str	r1, [r3, #0]
 8008538:	e002      	b.n	8008540 <_printf_i+0x1c4>
 800853a:	0668      	lsls	r0, r5, #25
 800853c:	d5fb      	bpl.n	8008536 <_printf_i+0x1ba>
 800853e:	8019      	strh	r1, [r3, #0]
 8008540:	2300      	movs	r3, #0
 8008542:	6123      	str	r3, [r4, #16]
 8008544:	4616      	mov	r6, r2
 8008546:	e7bc      	b.n	80084c2 <_printf_i+0x146>
 8008548:	6833      	ldr	r3, [r6, #0]
 800854a:	1d1a      	adds	r2, r3, #4
 800854c:	6032      	str	r2, [r6, #0]
 800854e:	681e      	ldr	r6, [r3, #0]
 8008550:	6862      	ldr	r2, [r4, #4]
 8008552:	2100      	movs	r1, #0
 8008554:	4630      	mov	r0, r6
 8008556:	f7f7 fe43 	bl	80001e0 <memchr>
 800855a:	b108      	cbz	r0, 8008560 <_printf_i+0x1e4>
 800855c:	1b80      	subs	r0, r0, r6
 800855e:	6060      	str	r0, [r4, #4]
 8008560:	6863      	ldr	r3, [r4, #4]
 8008562:	6123      	str	r3, [r4, #16]
 8008564:	2300      	movs	r3, #0
 8008566:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800856a:	e7aa      	b.n	80084c2 <_printf_i+0x146>
 800856c:	6923      	ldr	r3, [r4, #16]
 800856e:	4632      	mov	r2, r6
 8008570:	4649      	mov	r1, r9
 8008572:	4640      	mov	r0, r8
 8008574:	47d0      	blx	sl
 8008576:	3001      	adds	r0, #1
 8008578:	d0ad      	beq.n	80084d6 <_printf_i+0x15a>
 800857a:	6823      	ldr	r3, [r4, #0]
 800857c:	079b      	lsls	r3, r3, #30
 800857e:	d413      	bmi.n	80085a8 <_printf_i+0x22c>
 8008580:	68e0      	ldr	r0, [r4, #12]
 8008582:	9b03      	ldr	r3, [sp, #12]
 8008584:	4298      	cmp	r0, r3
 8008586:	bfb8      	it	lt
 8008588:	4618      	movlt	r0, r3
 800858a:	e7a6      	b.n	80084da <_printf_i+0x15e>
 800858c:	2301      	movs	r3, #1
 800858e:	4632      	mov	r2, r6
 8008590:	4649      	mov	r1, r9
 8008592:	4640      	mov	r0, r8
 8008594:	47d0      	blx	sl
 8008596:	3001      	adds	r0, #1
 8008598:	d09d      	beq.n	80084d6 <_printf_i+0x15a>
 800859a:	3501      	adds	r5, #1
 800859c:	68e3      	ldr	r3, [r4, #12]
 800859e:	9903      	ldr	r1, [sp, #12]
 80085a0:	1a5b      	subs	r3, r3, r1
 80085a2:	42ab      	cmp	r3, r5
 80085a4:	dcf2      	bgt.n	800858c <_printf_i+0x210>
 80085a6:	e7eb      	b.n	8008580 <_printf_i+0x204>
 80085a8:	2500      	movs	r5, #0
 80085aa:	f104 0619 	add.w	r6, r4, #25
 80085ae:	e7f5      	b.n	800859c <_printf_i+0x220>
 80085b0:	08008d1d 	.word	0x08008d1d
 80085b4:	08008d2e 	.word	0x08008d2e

080085b8 <__sflush_r>:
 80085b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80085bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085c0:	0716      	lsls	r6, r2, #28
 80085c2:	4605      	mov	r5, r0
 80085c4:	460c      	mov	r4, r1
 80085c6:	d454      	bmi.n	8008672 <__sflush_r+0xba>
 80085c8:	684b      	ldr	r3, [r1, #4]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	dc02      	bgt.n	80085d4 <__sflush_r+0x1c>
 80085ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	dd48      	ble.n	8008666 <__sflush_r+0xae>
 80085d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80085d6:	2e00      	cmp	r6, #0
 80085d8:	d045      	beq.n	8008666 <__sflush_r+0xae>
 80085da:	2300      	movs	r3, #0
 80085dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80085e0:	682f      	ldr	r7, [r5, #0]
 80085e2:	6a21      	ldr	r1, [r4, #32]
 80085e4:	602b      	str	r3, [r5, #0]
 80085e6:	d030      	beq.n	800864a <__sflush_r+0x92>
 80085e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80085ea:	89a3      	ldrh	r3, [r4, #12]
 80085ec:	0759      	lsls	r1, r3, #29
 80085ee:	d505      	bpl.n	80085fc <__sflush_r+0x44>
 80085f0:	6863      	ldr	r3, [r4, #4]
 80085f2:	1ad2      	subs	r2, r2, r3
 80085f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80085f6:	b10b      	cbz	r3, 80085fc <__sflush_r+0x44>
 80085f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80085fa:	1ad2      	subs	r2, r2, r3
 80085fc:	2300      	movs	r3, #0
 80085fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008600:	6a21      	ldr	r1, [r4, #32]
 8008602:	4628      	mov	r0, r5
 8008604:	47b0      	blx	r6
 8008606:	1c43      	adds	r3, r0, #1
 8008608:	89a3      	ldrh	r3, [r4, #12]
 800860a:	d106      	bne.n	800861a <__sflush_r+0x62>
 800860c:	6829      	ldr	r1, [r5, #0]
 800860e:	291d      	cmp	r1, #29
 8008610:	d82b      	bhi.n	800866a <__sflush_r+0xb2>
 8008612:	4a2a      	ldr	r2, [pc, #168]	@ (80086bc <__sflush_r+0x104>)
 8008614:	40ca      	lsrs	r2, r1
 8008616:	07d6      	lsls	r6, r2, #31
 8008618:	d527      	bpl.n	800866a <__sflush_r+0xb2>
 800861a:	2200      	movs	r2, #0
 800861c:	6062      	str	r2, [r4, #4]
 800861e:	04d9      	lsls	r1, r3, #19
 8008620:	6922      	ldr	r2, [r4, #16]
 8008622:	6022      	str	r2, [r4, #0]
 8008624:	d504      	bpl.n	8008630 <__sflush_r+0x78>
 8008626:	1c42      	adds	r2, r0, #1
 8008628:	d101      	bne.n	800862e <__sflush_r+0x76>
 800862a:	682b      	ldr	r3, [r5, #0]
 800862c:	b903      	cbnz	r3, 8008630 <__sflush_r+0x78>
 800862e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008630:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008632:	602f      	str	r7, [r5, #0]
 8008634:	b1b9      	cbz	r1, 8008666 <__sflush_r+0xae>
 8008636:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800863a:	4299      	cmp	r1, r3
 800863c:	d002      	beq.n	8008644 <__sflush_r+0x8c>
 800863e:	4628      	mov	r0, r5
 8008640:	f7ff fbf4 	bl	8007e2c <_free_r>
 8008644:	2300      	movs	r3, #0
 8008646:	6363      	str	r3, [r4, #52]	@ 0x34
 8008648:	e00d      	b.n	8008666 <__sflush_r+0xae>
 800864a:	2301      	movs	r3, #1
 800864c:	4628      	mov	r0, r5
 800864e:	47b0      	blx	r6
 8008650:	4602      	mov	r2, r0
 8008652:	1c50      	adds	r0, r2, #1
 8008654:	d1c9      	bne.n	80085ea <__sflush_r+0x32>
 8008656:	682b      	ldr	r3, [r5, #0]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d0c6      	beq.n	80085ea <__sflush_r+0x32>
 800865c:	2b1d      	cmp	r3, #29
 800865e:	d001      	beq.n	8008664 <__sflush_r+0xac>
 8008660:	2b16      	cmp	r3, #22
 8008662:	d11e      	bne.n	80086a2 <__sflush_r+0xea>
 8008664:	602f      	str	r7, [r5, #0]
 8008666:	2000      	movs	r0, #0
 8008668:	e022      	b.n	80086b0 <__sflush_r+0xf8>
 800866a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800866e:	b21b      	sxth	r3, r3
 8008670:	e01b      	b.n	80086aa <__sflush_r+0xf2>
 8008672:	690f      	ldr	r7, [r1, #16]
 8008674:	2f00      	cmp	r7, #0
 8008676:	d0f6      	beq.n	8008666 <__sflush_r+0xae>
 8008678:	0793      	lsls	r3, r2, #30
 800867a:	680e      	ldr	r6, [r1, #0]
 800867c:	bf08      	it	eq
 800867e:	694b      	ldreq	r3, [r1, #20]
 8008680:	600f      	str	r7, [r1, #0]
 8008682:	bf18      	it	ne
 8008684:	2300      	movne	r3, #0
 8008686:	eba6 0807 	sub.w	r8, r6, r7
 800868a:	608b      	str	r3, [r1, #8]
 800868c:	f1b8 0f00 	cmp.w	r8, #0
 8008690:	dde9      	ble.n	8008666 <__sflush_r+0xae>
 8008692:	6a21      	ldr	r1, [r4, #32]
 8008694:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008696:	4643      	mov	r3, r8
 8008698:	463a      	mov	r2, r7
 800869a:	4628      	mov	r0, r5
 800869c:	47b0      	blx	r6
 800869e:	2800      	cmp	r0, #0
 80086a0:	dc08      	bgt.n	80086b4 <__sflush_r+0xfc>
 80086a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086aa:	81a3      	strh	r3, [r4, #12]
 80086ac:	f04f 30ff 	mov.w	r0, #4294967295
 80086b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086b4:	4407      	add	r7, r0
 80086b6:	eba8 0800 	sub.w	r8, r8, r0
 80086ba:	e7e7      	b.n	800868c <__sflush_r+0xd4>
 80086bc:	20400001 	.word	0x20400001

080086c0 <_fflush_r>:
 80086c0:	b538      	push	{r3, r4, r5, lr}
 80086c2:	690b      	ldr	r3, [r1, #16]
 80086c4:	4605      	mov	r5, r0
 80086c6:	460c      	mov	r4, r1
 80086c8:	b913      	cbnz	r3, 80086d0 <_fflush_r+0x10>
 80086ca:	2500      	movs	r5, #0
 80086cc:	4628      	mov	r0, r5
 80086ce:	bd38      	pop	{r3, r4, r5, pc}
 80086d0:	b118      	cbz	r0, 80086da <_fflush_r+0x1a>
 80086d2:	6a03      	ldr	r3, [r0, #32]
 80086d4:	b90b      	cbnz	r3, 80086da <_fflush_r+0x1a>
 80086d6:	f7ff f9af 	bl	8007a38 <__sinit>
 80086da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d0f3      	beq.n	80086ca <_fflush_r+0xa>
 80086e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80086e4:	07d0      	lsls	r0, r2, #31
 80086e6:	d404      	bmi.n	80086f2 <_fflush_r+0x32>
 80086e8:	0599      	lsls	r1, r3, #22
 80086ea:	d402      	bmi.n	80086f2 <_fflush_r+0x32>
 80086ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80086ee:	f7ff fb9a 	bl	8007e26 <__retarget_lock_acquire_recursive>
 80086f2:	4628      	mov	r0, r5
 80086f4:	4621      	mov	r1, r4
 80086f6:	f7ff ff5f 	bl	80085b8 <__sflush_r>
 80086fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80086fc:	07da      	lsls	r2, r3, #31
 80086fe:	4605      	mov	r5, r0
 8008700:	d4e4      	bmi.n	80086cc <_fflush_r+0xc>
 8008702:	89a3      	ldrh	r3, [r4, #12]
 8008704:	059b      	lsls	r3, r3, #22
 8008706:	d4e1      	bmi.n	80086cc <_fflush_r+0xc>
 8008708:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800870a:	f7ff fb8d 	bl	8007e28 <__retarget_lock_release_recursive>
 800870e:	e7dd      	b.n	80086cc <_fflush_r+0xc>

08008710 <__swhatbuf_r>:
 8008710:	b570      	push	{r4, r5, r6, lr}
 8008712:	460c      	mov	r4, r1
 8008714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008718:	2900      	cmp	r1, #0
 800871a:	b096      	sub	sp, #88	@ 0x58
 800871c:	4615      	mov	r5, r2
 800871e:	461e      	mov	r6, r3
 8008720:	da0d      	bge.n	800873e <__swhatbuf_r+0x2e>
 8008722:	89a3      	ldrh	r3, [r4, #12]
 8008724:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008728:	f04f 0100 	mov.w	r1, #0
 800872c:	bf14      	ite	ne
 800872e:	2340      	movne	r3, #64	@ 0x40
 8008730:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008734:	2000      	movs	r0, #0
 8008736:	6031      	str	r1, [r6, #0]
 8008738:	602b      	str	r3, [r5, #0]
 800873a:	b016      	add	sp, #88	@ 0x58
 800873c:	bd70      	pop	{r4, r5, r6, pc}
 800873e:	466a      	mov	r2, sp
 8008740:	f000 f848 	bl	80087d4 <_fstat_r>
 8008744:	2800      	cmp	r0, #0
 8008746:	dbec      	blt.n	8008722 <__swhatbuf_r+0x12>
 8008748:	9901      	ldr	r1, [sp, #4]
 800874a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800874e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008752:	4259      	negs	r1, r3
 8008754:	4159      	adcs	r1, r3
 8008756:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800875a:	e7eb      	b.n	8008734 <__swhatbuf_r+0x24>

0800875c <__smakebuf_r>:
 800875c:	898b      	ldrh	r3, [r1, #12]
 800875e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008760:	079d      	lsls	r5, r3, #30
 8008762:	4606      	mov	r6, r0
 8008764:	460c      	mov	r4, r1
 8008766:	d507      	bpl.n	8008778 <__smakebuf_r+0x1c>
 8008768:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800876c:	6023      	str	r3, [r4, #0]
 800876e:	6123      	str	r3, [r4, #16]
 8008770:	2301      	movs	r3, #1
 8008772:	6163      	str	r3, [r4, #20]
 8008774:	b003      	add	sp, #12
 8008776:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008778:	ab01      	add	r3, sp, #4
 800877a:	466a      	mov	r2, sp
 800877c:	f7ff ffc8 	bl	8008710 <__swhatbuf_r>
 8008780:	9f00      	ldr	r7, [sp, #0]
 8008782:	4605      	mov	r5, r0
 8008784:	4639      	mov	r1, r7
 8008786:	4630      	mov	r0, r6
 8008788:	f7ff fbbc 	bl	8007f04 <_malloc_r>
 800878c:	b948      	cbnz	r0, 80087a2 <__smakebuf_r+0x46>
 800878e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008792:	059a      	lsls	r2, r3, #22
 8008794:	d4ee      	bmi.n	8008774 <__smakebuf_r+0x18>
 8008796:	f023 0303 	bic.w	r3, r3, #3
 800879a:	f043 0302 	orr.w	r3, r3, #2
 800879e:	81a3      	strh	r3, [r4, #12]
 80087a0:	e7e2      	b.n	8008768 <__smakebuf_r+0xc>
 80087a2:	89a3      	ldrh	r3, [r4, #12]
 80087a4:	6020      	str	r0, [r4, #0]
 80087a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087aa:	81a3      	strh	r3, [r4, #12]
 80087ac:	9b01      	ldr	r3, [sp, #4]
 80087ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80087b2:	b15b      	cbz	r3, 80087cc <__smakebuf_r+0x70>
 80087b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087b8:	4630      	mov	r0, r6
 80087ba:	f000 f81d 	bl	80087f8 <_isatty_r>
 80087be:	b128      	cbz	r0, 80087cc <__smakebuf_r+0x70>
 80087c0:	89a3      	ldrh	r3, [r4, #12]
 80087c2:	f023 0303 	bic.w	r3, r3, #3
 80087c6:	f043 0301 	orr.w	r3, r3, #1
 80087ca:	81a3      	strh	r3, [r4, #12]
 80087cc:	89a3      	ldrh	r3, [r4, #12]
 80087ce:	431d      	orrs	r5, r3
 80087d0:	81a5      	strh	r5, [r4, #12]
 80087d2:	e7cf      	b.n	8008774 <__smakebuf_r+0x18>

080087d4 <_fstat_r>:
 80087d4:	b538      	push	{r3, r4, r5, lr}
 80087d6:	4d07      	ldr	r5, [pc, #28]	@ (80087f4 <_fstat_r+0x20>)
 80087d8:	2300      	movs	r3, #0
 80087da:	4604      	mov	r4, r0
 80087dc:	4608      	mov	r0, r1
 80087de:	4611      	mov	r1, r2
 80087e0:	602b      	str	r3, [r5, #0]
 80087e2:	f7f8 fbb6 	bl	8000f52 <_fstat>
 80087e6:	1c43      	adds	r3, r0, #1
 80087e8:	d102      	bne.n	80087f0 <_fstat_r+0x1c>
 80087ea:	682b      	ldr	r3, [r5, #0]
 80087ec:	b103      	cbz	r3, 80087f0 <_fstat_r+0x1c>
 80087ee:	6023      	str	r3, [r4, #0]
 80087f0:	bd38      	pop	{r3, r4, r5, pc}
 80087f2:	bf00      	nop
 80087f4:	200101e4 	.word	0x200101e4

080087f8 <_isatty_r>:
 80087f8:	b538      	push	{r3, r4, r5, lr}
 80087fa:	4d06      	ldr	r5, [pc, #24]	@ (8008814 <_isatty_r+0x1c>)
 80087fc:	2300      	movs	r3, #0
 80087fe:	4604      	mov	r4, r0
 8008800:	4608      	mov	r0, r1
 8008802:	602b      	str	r3, [r5, #0]
 8008804:	f7f8 fbb5 	bl	8000f72 <_isatty>
 8008808:	1c43      	adds	r3, r0, #1
 800880a:	d102      	bne.n	8008812 <_isatty_r+0x1a>
 800880c:	682b      	ldr	r3, [r5, #0]
 800880e:	b103      	cbz	r3, 8008812 <_isatty_r+0x1a>
 8008810:	6023      	str	r3, [r4, #0]
 8008812:	bd38      	pop	{r3, r4, r5, pc}
 8008814:	200101e4 	.word	0x200101e4

08008818 <_sbrk_r>:
 8008818:	b538      	push	{r3, r4, r5, lr}
 800881a:	4d06      	ldr	r5, [pc, #24]	@ (8008834 <_sbrk_r+0x1c>)
 800881c:	2300      	movs	r3, #0
 800881e:	4604      	mov	r4, r0
 8008820:	4608      	mov	r0, r1
 8008822:	602b      	str	r3, [r5, #0]
 8008824:	f7f8 fbbe 	bl	8000fa4 <_sbrk>
 8008828:	1c43      	adds	r3, r0, #1
 800882a:	d102      	bne.n	8008832 <_sbrk_r+0x1a>
 800882c:	682b      	ldr	r3, [r5, #0]
 800882e:	b103      	cbz	r3, 8008832 <_sbrk_r+0x1a>
 8008830:	6023      	str	r3, [r4, #0]
 8008832:	bd38      	pop	{r3, r4, r5, pc}
 8008834:	200101e4 	.word	0x200101e4

08008838 <_init>:
 8008838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800883a:	bf00      	nop
 800883c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800883e:	bc08      	pop	{r3}
 8008840:	469e      	mov	lr, r3
 8008842:	4770      	bx	lr

08008844 <_fini>:
 8008844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008846:	bf00      	nop
 8008848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800884a:	bc08      	pop	{r3}
 800884c:	469e      	mov	lr, r3
 800884e:	4770      	bx	lr
