git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Template_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259650423
git clone --depth 1 --no-tags https://github.com/erihsu/INT_FP_MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264059446
git clone --depth 1 --no-tags https://github.com/IA-C-Lab-Fudan/Chisel-FFT-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260172028
git clone --depth 1 --no-tags https://github.com/luyufan498/CPU_start_from_0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260057546
git clone --depth 1 --no-tags https://github.com/tomverbeure/cxxrtl_eval.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256894213
git clone --depth 1 --no-tags https://github.com/jerry-D/HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260967175
git clone --depth 1 --no-tags https://github.com/kholia/Colorlight-5A-75B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263331902
git clone --depth 1 --no-tags https://github.com/uwemeyerbaese/DSP_with_FPGAs_ed4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263773674
git clone --depth 1 --no-tags https://github.com/hrvach/EDSAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256723245
git clone --depth 1 --no-tags https://github.com/xiaoerlang0359/E203plus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257300878
git clone --depth 1 --no-tags https://github.com/OpenCAPI/ThymesisFlow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263125211
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_usb_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259013153
git clone --depth 1 --no-tags https://github.com/hrvach/Life_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259376055
git clone --depth 1 --no-tags https://github.com/ahirsharan/LSTM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263454364
git clone --depth 1 --no-tags https://github.com/Wren6991/libfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262312609
git clone --depth 1 --no-tags https://github.com/skyzh/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257911006
git clone --depth 1 --no-tags https://github.com/ultraembedded/riscv_sbc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258777494
git clone --depth 1 --no-tags https://github.com/enjoy-digital/litex_vexriscv_smp_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259941063
git clone --depth 1 --no-tags https://github.com/hammad-a/verilog_repair.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264299490
git clone --depth 1 --no-tags https://github.com/StanfordAHA/AhaM3SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257710426
git clone --depth 1 --no-tags https://github.com/lucky-wfw/The-project-of-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259333212
git clone --depth 1 --no-tags https://github.com/thu-cs-lab/Digital-Design-Docs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264959271
git clone --depth 1 --no-tags https://github.com/tongplw/Undertale-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257619763
git clone --depth 1 --no-tags https://github.com/eda-lab/AES-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258093106
git clone --depth 1 --no-tags https://github.com/kingyoPiyo/Tang-Nano_PartyParrot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264483833
git clone --depth 1 --no-tags https://github.com/mattvenn/wishbone_buttons_leds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256813194
git clone --depth 1 --no-tags https://github.com/Wren6991/DOOMSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262623098
git clone --depth 1 --no-tags https://github.com/samsamfire/Kalman_Fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257666555
git clone --depth 1 --no-tags https://github.com/gzhy5111/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260721632
git clone --depth 1 --no-tags https://github.com/fandahao17/FPGAOL-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258069614
git clone --depth 1 --no-tags https://github.com/EquasysIT/ElectronULA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261216229
git clone --depth 1 --no-tags https://github.com/0918nobita/computing-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263833549
git clone --depth 1 --no-tags https://github.com/Wren6991/Hazard5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263384318
git clone --depth 1 --no-tags https://github.com/SAFEERHYDER/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256680982
git clone --depth 1 --no-tags https://github.com/SyntheticDreams/whirlwind.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263163210
git clone --depth 1 --no-tags https://github.com/msabrishami/DFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259845274
git clone --depth 1 --no-tags https://github.com/yuxiang660/learning-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261939328
git clone --depth 1 --no-tags https://github.com/DendriteDigital/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262524095
git clone --depth 1 --no-tags https://github.com/chipsalliance/f4pga-xc-fasm2bels.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265584113
git clone --depth 1 --no-tags https://github.com/kimkoech/Systolic-Array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264065183
git clone --depth 1 --no-tags https://github.com/shivanishah269/FPGA_based_Multicore_Cache_Simuator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264987857
git clone --depth 1 --no-tags https://github.com/strongwong/bittyCore_RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257265553
git clone --depth 1 --no-tags https://github.com/gyn/hdlbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260452587
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Life_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261696344
git clone --depth 1 --no-tags https://github.com/Shra1-25/Deep-Learning-implementaion-on-FPGA-using-MATLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259438720
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Galaksija_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261697418
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-serv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259571937
git clone --depth 1 --no-tags https://github.com/tatan432/AES_ENCODER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261750680
git clone --depth 1 --no-tags https://github.com/uwemeyerbaese/DSP_with_FPGAs_ed2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263772883
git clone --depth 1 --no-tags https://github.com/kmichikura/aiedge_contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265513381
git clone --depth 1 --no-tags https://github.com/Delta456/is-thirteen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261104098
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_msx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265198374
git clone --depth 1 --no-tags https://github.com/l-nic/lnic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265357534
git clone --depth 1 --no-tags https://github.com/UndefeatedSunny/Finite_State_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265329598
git clone --depth 1 --no-tags https://github.com/Jefferson-Lopes/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265832508
git clone --depth 1 --no-tags https://github.com/HEADS-UNCC/SimonCipherVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265054363
git clone --depth 1 --no-tags https://github.com/Wolf-Tungsten/rocc-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259847146
git clone --depth 1 --no-tags https://github.com/wap12358/Arm-Compatible-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262245094
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_vic_20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260519309
git clone --depth 1 --no-tags https://github.com/brockboe/RISCV-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260625509
git clone --depth 1 --no-tags https://github.com/wap12358/8051.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258609958
git clone --depth 1 --no-tags https://github.com/Flians/SEMT_SMT_Benchmarks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261751065
git clone --depth 1 --no-tags https://github.com/vsilchuk/Verilog_HDL_single_cycle_MIPS_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260351496
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_ay_3_8500.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259251998
git clone --depth 1 --no-tags https://github.com/acawhiz/DE10-LITE-DRAM-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258627532
git clone --depth 1 --no-tags https://github.com/cyLi-Tiger/Single-Cycle-CPU-10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262515739
git clone --depth 1 --no-tags https://github.com/mdnoaman/Tang-nano-FPGA-module-for-high-speed-word-pattern-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264771251
git clone --depth 1 --no-tags https://github.com/AlexDominguez18/MIPS_32_BITS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261494429
git clone --depth 1 --no-tags https://github.com/kal102/MPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262556502
git clone --depth 1 --no-tags https://github.com/losfair/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257552077
git clone --depth 1 --no-tags https://github.com/ArtisticZhao/intelligent_RF_ZCU111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257185026
git clone --depth 1 --no-tags https://github.com/buttercutter/AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262296701
git clone --depth 1 --no-tags https://github.com/milli9d/BIST-SRAM256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260756703
git clone --depth 1 --no-tags https://github.com/rosegengh/HaoranGeng-s-RISC-V-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261827817
git clone --depth 1 --no-tags https://github.com/bjrjk/MIPS-Multi-Cycle-MicroSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263554709
git clone --depth 1 --no-tags https://github.com/douglas-ee/esteira_linha_de_producao.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259678206
git clone --depth 1 --no-tags https://github.com/rishabh-jain97/PLL_Components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260321298
git clone --depth 1 --no-tags https://github.com/Pooryamn/FPGA_Tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260752633
git clone --depth 1 --no-tags https://github.com/go4retro/IntUltiMEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263256580
git clone --depth 1 --no-tags https://github.com/yuhei1horibe/synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264781247
git clone --depth 1 --no-tags https://github.com/cn9826/SDR_CTRL_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260606246
git clone --depth 1 --no-tags https://github.com/alanyuan97/ARM_ECG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261221157
git clone --depth 1 --no-tags https://github.com/MoRamdan11/DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259137206
git clone --depth 1 --no-tags https://github.com/VecentPotter/Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258973110
git clone --depth 1 --no-tags https://github.com/briansune/kintex-7-HDMI-color-bar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260128718
git clone --depth 1 --no-tags https://github.com/julienrhodes/SpinalJRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259685181
git clone --depth 1 --no-tags https://github.com/LittleQili/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265881316
git clone --depth 1 --no-tags https://github.com/furrtek/Arcade-Alpha68k_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260580505
git clone --depth 1 --no-tags https://github.com/Satjpatel/Verilog-HDL-Useful-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263030398
git clone --depth 1 --no-tags https://github.com/wwkkww1983/ADCs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256834904
git clone --depth 1 --no-tags https://github.com/pratyush48/Tomosulo_Implementation_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264140643
git clone --depth 1 --no-tags https://github.com/vipinkmenon/votingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256929040
git clone --depth 1 --no-tags https://github.com/yahia3200/SPI-Protocol-Implementation-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265088357
git clone --depth 1 --no-tags https://github.com/vipinkmenon/rgb2gray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262868331
git clone --depth 1 --no-tags https://github.com/PXVI/std_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264831270
git clone --depth 1 --no-tags https://github.com/Abhi270600/Sequential-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258431925
git clone --depth 1 --no-tags https://github.com/urukakanko/TangPrimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256953996
