{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605800072026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605800072049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 20:34:31 2020 " "Processing started: Thu Nov 19 20:34:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605800072049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800072049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800072049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605800073896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605800073896 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1605800109375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605800109376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605800109395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srl.v 1 1 " "Found 1 design units, including 1 entities, in source file srl.v" { { "Info" "ISGN_ENTITY_NAME" "1 srl " "Found entity 1: srl" {  } { { "srl.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/srl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605800109406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605800109407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109407 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605800109575 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1605800109575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605800109578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:add " "Elaborating entity \"add\" for hierarchy \"add:add\"" {  } { { "alu.v" "add" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605800109811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub sub:sub " "Elaborating entity \"sub\" for hierarchy \"sub:sub\"" {  } { { "alu.v" "sub" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605800109817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl srl:srl " "Elaborating entity \"srl\" for hierarchy \"srl:srl\"" {  } { { "alu.v" "srl" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605800109824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux " "Elaborating entity \"mux\" for hierarchy \"mux:mux\"" {  } { { "alu.v" "mux" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605800109829 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "func mux.v(8) " "Verilog HDL Always Construct warning at mux.v(8): variable \"func\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1605800109829 "|alu|mux:mux"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux.v(8) " "Verilog HDL Case Statement warning at mux.v(8): incomplete case statement has no default case item" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1605800109829 "|alu|mux:mux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux.v(7) " "Verilog HDL Always Construct warning at mux.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605800109831 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux.v(7) " "Inferred latch for \"out\[0\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109833 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux.v(7) " "Inferred latch for \"out\[1\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109833 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux.v(7) " "Inferred latch for \"out\[2\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109833 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux.v(7) " "Inferred latch for \"out\[3\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109833 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux.v(7) " "Inferred latch for \"out\[4\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109833 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux.v(7) " "Inferred latch for \"out\[5\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109833 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux.v(7) " "Inferred latch for \"out\[6\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109833 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux.v(7) " "Inferred latch for \"out\[7\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109834 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux.v(7) " "Inferred latch for \"out\[8\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109834 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux.v(7) " "Inferred latch for \"out\[9\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109834 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux.v(7) " "Inferred latch for \"out\[10\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109834 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux.v(7) " "Inferred latch for \"out\[11\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109834 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux.v(7) " "Inferred latch for \"out\[12\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109834 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux.v(7) " "Inferred latch for \"out\[13\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109834 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux.v(7) " "Inferred latch for \"out\[14\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109834 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux.v(7) " "Inferred latch for \"out\[15\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109835 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux.v(7) " "Inferred latch for \"out\[16\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109835 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux.v(7) " "Inferred latch for \"out\[17\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109835 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux.v(7) " "Inferred latch for \"out\[18\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109835 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux.v(7) " "Inferred latch for \"out\[19\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109835 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux.v(7) " "Inferred latch for \"out\[20\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109835 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux.v(7) " "Inferred latch for \"out\[21\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109835 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux.v(7) " "Inferred latch for \"out\[22\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109836 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux.v(7) " "Inferred latch for \"out\[23\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109836 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux.v(7) " "Inferred latch for \"out\[24\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109836 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux.v(7) " "Inferred latch for \"out\[25\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109836 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux.v(7) " "Inferred latch for \"out\[26\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109836 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux.v(7) " "Inferred latch for \"out\[27\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109836 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux.v(7) " "Inferred latch for \"out\[28\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109836 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux.v(7) " "Inferred latch for \"out\[29\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109836 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux.v(7) " "Inferred latch for \"out\[30\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109837 "|alu|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux.v(7) " "Inferred latch for \"out\[31\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800109837 "|alu|mux:mux"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1605800111497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[0\] " "Latch mux:mux\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111547 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[1\] " "Latch mux:mux\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111547 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[2\] " "Latch mux:mux\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111547 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[3\] " "Latch mux:mux\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111548 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[4\] " "Latch mux:mux\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111548 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[5\] " "Latch mux:mux\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111548 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[6\] " "Latch mux:mux\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111548 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[7\] " "Latch mux:mux\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111548 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[8\] " "Latch mux:mux\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111548 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[9\] " "Latch mux:mux\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111548 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[10\] " "Latch mux:mux\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111549 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[11\] " "Latch mux:mux\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111549 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[12\] " "Latch mux:mux\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111549 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[13\] " "Latch mux:mux\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111549 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[14\] " "Latch mux:mux\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111549 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[15\] " "Latch mux:mux\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111550 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[16\] " "Latch mux:mux\|out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111550 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[17\] " "Latch mux:mux\|out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111550 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[18\] " "Latch mux:mux\|out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111550 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[19\] " "Latch mux:mux\|out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111550 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[20\] " "Latch mux:mux\|out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111550 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[21\] " "Latch mux:mux\|out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111550 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[22\] " "Latch mux:mux\|out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111550 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[23\] " "Latch mux:mux\|out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111551 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[24\] " "Latch mux:mux\|out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111551 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[25\] " "Latch mux:mux\|out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111551 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[26\] " "Latch mux:mux\|out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111551 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[27\] " "Latch mux:mux\|out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111551 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[28\] " "Latch mux:mux\|out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111551 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[29\] " "Latch mux:mux\|out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111552 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[30\] " "Latch mux:mux\|out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111552 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[31\] " "Latch mux:mux\|out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "alu.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605800111552 ""}  } { { "mux.v" "" { Text "/home/mycomp/Desktop/verilog codes/Lab12 ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605800111552 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605800111940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605800113460 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605800113460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "400 " "Implemented 400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "75 " "Implemented 75 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605800114413 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605800114413 ""} { "Info" "ICUT_CUT_TM_LCELLS" "293 " "Implemented 293 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605800114413 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605800114413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "953 " "Peak virtual memory: 953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605800114428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 20:35:14 2020 " "Processing ended: Thu Nov 19 20:35:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605800114428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605800114428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605800114428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605800114428 ""}
