VHDL code of behavioral model of <b>OR gate</b> and its test bench code.
