\hypertarget{drv__dma_8c_source}{}\doxysection{drv\+\_\+dma.\+c}
\label{drv__dma_8c_source}\index{/Users/jeremywolfe/Documents/STM32CubeIDE/Autodrone32/Src/drv/drv\_dma.c@{/Users/jeremywolfe/Documents/STM32CubeIDE/Autodrone32/Src/drv/drv\_dma.c}}
\mbox{\hyperlink{drv__dma_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00008}00008 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{board_8h}{board.h}}"{}}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00009}00009 }
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00014}00014 \textcolor{keywordtype}{void}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00015}\mbox{\hyperlink{drv__dma_8c_a2efa21dedda1992b5cb10ca9335d17f2}{00015}} \mbox{\hyperlink{drv__dma_8c_a2efa21dedda1992b5cb10ca9335d17f2}{dmaInit}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00016}00016 \{}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00017}00017     \textcolor{comment}{/* DMA controller clock enable */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00018}00018     RCC-\/>AHB1ENR    |= RCC\_AHB1ENR\_DMA1EN;}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00019}00019     RCC-\/>AHB1ENR    |= RCC\_AHB1ENR\_DMA2EN;}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00020}00020 }
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00021}00021     \textcolor{comment}{/* DMA interrupt init */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00022}00022     \textcolor{comment}{/* DMA1\_Stream0\_IRQn interrupt configuration */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00023}00023     NVIC\_SetPriority(DMA1\_Stream0\_IRQn, NVIC\_EncodePriority(NVIC\_GetPriorityGrouping(), 0, 0));}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00024}00024     NVIC\_EnableIRQ(DMA1\_Stream0\_IRQn);}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00025}00025     \textcolor{comment}{/* DMA1\_Stream1\_IRQn interrupt configuration */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00026}00026     NVIC\_SetPriority(DMA1\_Stream1\_IRQn, NVIC\_EncodePriority(NVIC\_GetPriorityGrouping(), 0, 0));}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00027}00027     NVIC\_EnableIRQ(DMA1\_Stream1\_IRQn);}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00028}00028     \textcolor{comment}{/* DMA1\_Stream2\_IRQn interrupt configuration */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00029}00029     NVIC\_SetPriority(DMA1\_Stream2\_IRQn, NVIC\_EncodePriority(NVIC\_GetPriorityGrouping(), 0, 0));}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00030}00030     NVIC\_EnableIRQ(DMA1\_Stream2\_IRQn);}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00031}00031     \textcolor{comment}{/* DMA1\_Stream3\_IRQn interrupt configuration */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00032}00032     NVIC\_SetPriority(DMA1\_Stream3\_IRQn, NVIC\_EncodePriority(NVIC\_GetPriorityGrouping(), 0, 0));}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00033}00033     NVIC\_EnableIRQ(DMA1\_Stream3\_IRQn);}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00034}00034     \textcolor{comment}{/* DMA1\_Stream4\_IRQn interrupt configuration */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00035}00035     NVIC\_SetPriority(DMA1\_Stream4\_IRQn, NVIC\_EncodePriority(NVIC\_GetPriorityGrouping(), 0, 0));}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00036}00036     NVIC\_EnableIRQ(DMA1\_Stream4\_IRQn);}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00037}00037     \textcolor{comment}{/* DMA1\_Stream5\_IRQn interrupt configuration */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00038}00038     NVIC\_SetPriority(DMA1\_Stream5\_IRQn, NVIC\_EncodePriority(NVIC\_GetPriorityGrouping(), 0, 0));}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00039}00039     NVIC\_EnableIRQ(DMA1\_Stream5\_IRQn);}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00040}00040     \textcolor{comment}{/* DMA1\_Stream6\_IRQn interrupt configuration */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00041}00041     NVIC\_SetPriority(DMA1\_Stream6\_IRQn, NVIC\_EncodePriority(NVIC\_GetPriorityGrouping(), 0, 0));}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00042}00042     NVIC\_EnableIRQ(DMA1\_Stream6\_IRQn);}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00043}00043     \textcolor{comment}{/* DMA1\_Stream7\_IRQn interrupt configuration */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00044}00044     NVIC\_SetPriority(DMA1\_Stream7\_IRQn, NVIC\_EncodePriority(NVIC\_GetPriorityGrouping(), 0, 0));}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00045}00045     NVIC\_EnableIRQ(DMA1\_Stream7\_IRQn);}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00046}00046     \textcolor{comment}{/* DMA2\_Stream0\_IRQn interrupt configuration */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00047}00047     NVIC\_SetPriority(DMA2\_Stream0\_IRQn, NVIC\_EncodePriority(NVIC\_GetPriorityGrouping(), 0, 0));}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00048}00048     NVIC\_EnableIRQ(DMA2\_Stream0\_IRQn);}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00049}00049     \textcolor{comment}{/* DMA2\_Stream1\_IRQn interrupt configuration */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00050}00050     NVIC\_SetPriority(DMA2\_Stream1\_IRQn, NVIC\_EncodePriority(NVIC\_GetPriorityGrouping(), 0, 0));}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00051}00051     NVIC\_EnableIRQ(DMA2\_Stream1\_IRQn);}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00052}00052     \textcolor{comment}{/* DMA2\_Stream2\_IRQn interrupt configuration */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00053}00053     NVIC\_SetPriority(DMA2\_Stream2\_IRQn, NVIC\_EncodePriority(NVIC\_GetPriorityGrouping(), 0, 0));}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00054}00054     NVIC\_EnableIRQ(DMA2\_Stream2\_IRQn);}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00055}00055     \textcolor{comment}{/* DMA2\_Stream3\_IRQn interrupt configuration */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00056}00056     NVIC\_SetPriority(DMA2\_Stream3\_IRQn, NVIC\_EncodePriority(NVIC\_GetPriorityGrouping(), 0, 0));}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00057}00057     NVIC\_EnableIRQ(DMA2\_Stream3\_IRQn);}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00058}00058     \textcolor{comment}{/* DMA2\_Stream4\_IRQn interrupt configuration */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00059}00059     NVIC\_SetPriority(DMA2\_Stream4\_IRQn, NVIC\_EncodePriority(NVIC\_GetPriorityGrouping(), 0, 0));}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00060}00060     NVIC\_EnableIRQ(DMA2\_Stream4\_IRQn);}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00061}00061     \textcolor{comment}{/* DMA2\_Stream5\_IRQn interrupt configuration */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00062}00062     NVIC\_SetPriority(DMA2\_Stream5\_IRQn, NVIC\_EncodePriority(NVIC\_GetPriorityGrouping(), 0, 0));}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00063}00063     NVIC\_EnableIRQ(DMA2\_Stream5\_IRQn);}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00064}00064     \textcolor{comment}{/* DMA2\_Stream6\_IRQn interrupt configuration */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00065}00065     NVIC\_SetPriority(DMA2\_Stream6\_IRQn, NVIC\_EncodePriority(NVIC\_GetPriorityGrouping(), 0, 0));}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00066}00066     NVIC\_EnableIRQ(DMA2\_Stream6\_IRQn);}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00067}00067     \textcolor{comment}{/* DMA2\_Stream7\_IRQn interrupt configuration */}}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00068}00068     NVIC\_SetPriority(DMA2\_Stream7\_IRQn, NVIC\_EncodePriority(NVIC\_GetPriorityGrouping(), 0, 0));}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00069}00069     NVIC\_EnableIRQ(DMA2\_Stream7\_IRQn);}
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00070}00070 }
\DoxyCodeLine{\Hypertarget{drv__dma_8c_source_l00071}00071 \}}

\end{DoxyCode}
