JDEVB_RSOX(1024);
JDEVB_RSOY(600);
JDEVB_VS(2);  
JDEVB_VBP(21); 
JDEVB_VFP(12); //12->18(HKC),CKV_OFF(41->4B)_20230228
JDEVB_HS(24);
JDEVB_HBP(136);
JDEVB_HFP(160); 
JDEVB_DOTCLK(51.2);

//------------------------------------------------//
//VCC=1.8V/3.3V, AVDD=11V, VGH=20V, VGL=-7, VCOM=3.6(~3.8)V
//1+2Dot inversion
//------------------------------------------------//


{0x30,  1,{0x00}},
{0xF7,  4,{0x49,0x61,0x02,0x00}},
{0x30,  1,{0x01}},
{0x04,  1,{0x0C}},
{0x05,  1,{0x00}}, //05=06(xhs)
{0x06,  1,{0x00}}, //06=80(xhs)
{0x0B,  1,{0x11}}, //0x13=4lanes，0x12=3lanes，0x11=2lanes，0x10=1 lanes  
{0x17,  1,{0x00}},
{0x20,  1,{0x04}}, //add //r_lansel_sel_reg=1, software charge lane must open
{0x1F,  1,{0x05}}, //add hs_settle time
{0x23,  1,{0x00}}, //add //close gas
{0x25,  1,{0x19}},
{0x28,  1,{0x18}},
{0x29,  1,{0x04}}, //revcom
{0x2A,  1,{0x01}}, //revcom
{0x2B,  1,{0x04}}, //vcom
{0x2C,  1,{0x01}}, //vcom
{0x30,  1,{0x02}},
{0x01,  1,{0x22}},
{0x03,  1,{0x12}},
{0x04,  1,{0x00}},
{0x05,  1,{0x64}},
{0x0A,  1,{0x08}},
{0x0B,  11,{0x0A,0x1A,0x0B,0x0D,0x0D,0x11,0x10,0x06,0x08,0x1F,0x1D}},
{0x0C,  11,{0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D}},
{0x0D,  11,{0x16,0x1B,0x0B,0x0D,0x0D,0x11,0x10,0x07,0x09,0x1E,0x1C}},
{0x0E,  11,{0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D}},
{0x0F,  11,{0x16,0x1B,0x0D,0x0B,0x0D,0x11,0x10,0x1C,0x1E,0x09,0x07}},
{0x10,  11,{0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D}},
{0x11,  11,{0x0A,0x1A,0x0D,0x0B,0x0D,0x11,0x10,0x1D,0x1F,0x08,0x06}},
{0x12,  11,{0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D,0x0D}},
{0x14,  4,{0x00,0x00,0x11,0x11}},  //CKV_OFF
{0x18,  1,{0x99}},
{0x30,  1,{0x06}},
{0x12,  14,{0x36,0x2C,0x2E,0x3C,0x38,0x35,0x35,0x32,0x2E,0x1D,0x2B,0x21,0x16,0x29}},
{0x13,  14,{0x36,0x2C,0x2E,0x3C,0x38,0x35,0x35,0x32,0x2E,0x1D,0x2B,0x21,0x16,0x29}},
//{0x30,  1,{0x08}}, //RGB&LVDS add
//{0x05,  1,{0x01}}, //RGB&LVDS add
//{0x0C,  1,{0x1A}}, //RGB&LVDS add
//{0x0D,  1,{0x0E}}, //RGB&LVDS add

//{0x30,  1,{0x07}},
//{0x01,  1,{0x04}}, //P7_r01=0x04(0x06)_r_hster_delay

{0x30,  1,{0x0A}},
{0x02,  1,{0x4F}},
{0x0B,  1,{0x40}},
{0x12,  1,{0x3E}},
{0x13,  1,{0x78}},
{0x30,  1,{0x0D}},
{0x0D,  1,{0x04}}, //0x0C, 0x04
{0x10,  1,{0x0C}},
{0x11,  1,{0x0C}},
{0x12,  1,{0x0C}},
{0x13,  1,{0x0C}},
{0x30,  1,{0x00}},
{0x11,0,{}},
{REGFLAG_DELAY, 120, {}},
{0x29,0,{}},
{REGFLAG_DELAY, 20, {}},
{REGFLAG_END_OF_TABLE, 0x00, {}}

