# NPTEL ‚Äì VLSI Design Flow: RTL to GDS  
### Complete Assignment Solutions (Weeks 1‚Äì12)

This repository contains **well-organized and verified solutions** for all assignments from **Week 1 to Week 12** of the NPTEL course **‚ÄúVLSI Design Flow: RTL to GDS‚Äù**.  
It provides clear explanations, short concept-based justifications, and a concise reference for learners studying **VLSI backend design and automation tools**.

---

## üìÇ Contents

### The included Word document provides:
- ‚úÖ **Week 1‚Äì12** assignment questions and correct answers  
- ‚úÖ **Short justifications** for conceptual clarity  
- ‚úÖ **Module-wise explanations** based on the NPTEL course structure  
- ‚úÖ **Topics covered:**
  - Logic Synthesis (Yosys)
  - Static Timing Analysis (OpenSTA)
  - Floorplanning, Placement & Routing (OpenROAD)
  - Power Planning & Clock Tree Synthesis
  - Parasitic Extraction & Tape-Out flow
  - DFT and Testing (BIST, ATPG)
  - Power Optimization & Manufacturability (Decap, Dummy Fill)
  - Scan Chain Design & Timing Verification

---

## üéØ Purpose

This repository serves as:
- A **quick reference** for students enrolled in the NPTEL *VLSI Design Flow: RTL to GDS* course.  
- A **study companion** to understand key backend design principles.  
- A **revision resource** for semiconductor design and EDA tool concepts.

---

## üß† Key Learning Areas

| Module | Covered Topics |
|--------|----------------|
| Logic Synthesis | RTL-to-Gate Conversion, Technology Mapping |
| Static Timing Analysis | Setup/Hold Checks, Slack, Clock Skew, STA Flow |
| Physical Design | Floorplanning, Placement, Routing, Power & Clock Networks |
| Power Analysis | Dynamic, Static, and Short-Circuit Power Dissipation |
| DFT | Scan Chain Insertion, ATPG, BIST |
| Parasitic Extraction | RC Extraction, Delay Modeling, Signoff |

---

## ‚öôÔ∏è Tools Referenced

The assignments reference both **industry-standard** and **open-source** EDA tools:
- **Yosys** ‚Äì Logic Synthesis  
- **OpenSTA** ‚Äì Static Timing Analysis  
- **OpenROAD** ‚Äì Physical Design Flow (Floorplan to GDS)  
- **Icarus Verilog / GTKWave** ‚Äì Simulation and Waveform Analysis  

---

## üìÑ File Details

- **File Name:** `NPTEL_VLSI_Assignments_Week1-12.docx`  
- **Format:** Microsoft Word (easily convertible to PDF or Markdown)  
- **Author:** *Aneesh Thakre*  
- **Includes:** All graded assignments with justifications and explanations  

---

## üìö How to Use

1. Clone or download the repository:
   ```bash
   git clone https://github.com/<your-username>/NPTEL-VLSI-Design-Flow-RTL-to-GDS-Assignments.git


   ## üåê Keywords
VLSI Design, CMOS, OpenROAD, OpenSTA, Yosys, Digital IC Design, Timing Analysis, 
Clock Tree Synthesis, Floorplanning, Routing, Physical Design Flow, 
Parasitic Extraction, Power Analysis, Static Timing, BIST, DFT, 
VLSI Assignments, RCOEM, ECS, ECE

