library ieee;
use ieee.std_logic_1164.all;

entity ss7 is
	port(
		a	:	in	integer;
		b	:	out	std_logic_vector(6 downto 0);
	);
end entity;