;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* SS */
SS__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
SS__0__MASK EQU 0x04
SS__0__PC EQU CYREG_IO_PC_PRT15_PC2
SS__0__PORT EQU 15
SS__0__SHIFT EQU 2
SS__AG EQU CYREG_PRT15_AG
SS__AMUX EQU CYREG_PRT15_AMUX
SS__BIE EQU CYREG_PRT15_BIE
SS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SS__BYP EQU CYREG_PRT15_BYP
SS__CTL EQU CYREG_PRT15_CTL
SS__DM0 EQU CYREG_PRT15_DM0
SS__DM1 EQU CYREG_PRT15_DM1
SS__DM2 EQU CYREG_PRT15_DM2
SS__DR EQU CYREG_PRT15_DR
SS__INP_DIS EQU CYREG_PRT15_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT15_LCD_EN
SS__MASK EQU 0x04
SS__PORT EQU 15
SS__PRT EQU CYREG_PRT15_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SS__PS EQU CYREG_PRT15_PS
SS__SHIFT EQU 2
SS__SLW EQU CYREG_PRT15_SLW
SS_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
SS_1__0__MASK EQU 0x08
SS_1__0__PC EQU CYREG_PRT3_PC3
SS_1__0__PORT EQU 3
SS_1__0__SHIFT EQU 3
SS_1__AG EQU CYREG_PRT3_AG
SS_1__AMUX EQU CYREG_PRT3_AMUX
SS_1__BIE EQU CYREG_PRT3_BIE
SS_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SS_1__BYP EQU CYREG_PRT3_BYP
SS_1__CTL EQU CYREG_PRT3_CTL
SS_1__DM0 EQU CYREG_PRT3_DM0
SS_1__DM1 EQU CYREG_PRT3_DM1
SS_1__DM2 EQU CYREG_PRT3_DM2
SS_1__DR EQU CYREG_PRT3_DR
SS_1__INP_DIS EQU CYREG_PRT3_INP_DIS
SS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SS_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SS_1__LCD_EN EQU CYREG_PRT3_LCD_EN
SS_1__MASK EQU 0x08
SS_1__PORT EQU 3
SS_1__PRT EQU CYREG_PRT3_PRT
SS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SS_1__PS EQU CYREG_PRT3_PS
SS_1__SHIFT EQU 3
SS_1__SLW EQU CYREG_PRT3_SLW

/* miso */
miso__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
miso__0__MASK EQU 0x20
miso__0__PC EQU CYREG_IO_PC_PRT15_PC5
miso__0__PORT EQU 15
miso__0__SHIFT EQU 5
miso__AG EQU CYREG_PRT15_AG
miso__AMUX EQU CYREG_PRT15_AMUX
miso__BIE EQU CYREG_PRT15_BIE
miso__BIT_MASK EQU CYREG_PRT15_BIT_MASK
miso__BYP EQU CYREG_PRT15_BYP
miso__CTL EQU CYREG_PRT15_CTL
miso__DM0 EQU CYREG_PRT15_DM0
miso__DM1 EQU CYREG_PRT15_DM1
miso__DM2 EQU CYREG_PRT15_DM2
miso__DR EQU CYREG_PRT15_DR
miso__INP_DIS EQU CYREG_PRT15_INP_DIS
miso__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
miso__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
miso__LCD_EN EQU CYREG_PRT15_LCD_EN
miso__MASK EQU 0x20
miso__PORT EQU 15
miso__PRT EQU CYREG_PRT15_PRT
miso__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
miso__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
miso__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
miso__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
miso__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
miso__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
miso__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
miso__PS EQU CYREG_PRT15_PS
miso__SHIFT EQU 5
miso__SLW EQU CYREG_PRT15_SLW
miso_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
miso_1__0__MASK EQU 0x01
miso_1__0__PC EQU CYREG_PRT3_PC0
miso_1__0__PORT EQU 3
miso_1__0__SHIFT EQU 0
miso_1__AG EQU CYREG_PRT3_AG
miso_1__AMUX EQU CYREG_PRT3_AMUX
miso_1__BIE EQU CYREG_PRT3_BIE
miso_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
miso_1__BYP EQU CYREG_PRT3_BYP
miso_1__CTL EQU CYREG_PRT3_CTL
miso_1__DM0 EQU CYREG_PRT3_DM0
miso_1__DM1 EQU CYREG_PRT3_DM1
miso_1__DM2 EQU CYREG_PRT3_DM2
miso_1__DR EQU CYREG_PRT3_DR
miso_1__INP_DIS EQU CYREG_PRT3_INP_DIS
miso_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
miso_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
miso_1__LCD_EN EQU CYREG_PRT3_LCD_EN
miso_1__MASK EQU 0x01
miso_1__PORT EQU 3
miso_1__PRT EQU CYREG_PRT3_PRT
miso_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
miso_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
miso_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
miso_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
miso_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
miso_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
miso_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
miso_1__PS EQU CYREG_PRT3_PS
miso_1__SHIFT EQU 0
miso_1__SLW EQU CYREG_PRT3_SLW

/* mosi */
mosi__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
mosi__0__MASK EQU 0x20
mosi__0__PC EQU CYREG_PRT0_PC5
mosi__0__PORT EQU 0
mosi__0__SHIFT EQU 5
mosi__AG EQU CYREG_PRT0_AG
mosi__AMUX EQU CYREG_PRT0_AMUX
mosi__BIE EQU CYREG_PRT0_BIE
mosi__BIT_MASK EQU CYREG_PRT0_BIT_MASK
mosi__BYP EQU CYREG_PRT0_BYP
mosi__CTL EQU CYREG_PRT0_CTL
mosi__DM0 EQU CYREG_PRT0_DM0
mosi__DM1 EQU CYREG_PRT0_DM1
mosi__DM2 EQU CYREG_PRT0_DM2
mosi__DR EQU CYREG_PRT0_DR
mosi__INP_DIS EQU CYREG_PRT0_INP_DIS
mosi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
mosi__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
mosi__LCD_EN EQU CYREG_PRT0_LCD_EN
mosi__MASK EQU 0x20
mosi__PORT EQU 0
mosi__PRT EQU CYREG_PRT0_PRT
mosi__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
mosi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
mosi__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
mosi__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
mosi__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
mosi__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
mosi__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
mosi__PS EQU CYREG_PRT0_PS
mosi__SHIFT EQU 5
mosi__SLW EQU CYREG_PRT0_SLW
mosi_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
mosi_1__0__MASK EQU 0x02
mosi_1__0__PC EQU CYREG_PRT3_PC1
mosi_1__0__PORT EQU 3
mosi_1__0__SHIFT EQU 1
mosi_1__AG EQU CYREG_PRT3_AG
mosi_1__AMUX EQU CYREG_PRT3_AMUX
mosi_1__BIE EQU CYREG_PRT3_BIE
mosi_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
mosi_1__BYP EQU CYREG_PRT3_BYP
mosi_1__CTL EQU CYREG_PRT3_CTL
mosi_1__DM0 EQU CYREG_PRT3_DM0
mosi_1__DM1 EQU CYREG_PRT3_DM1
mosi_1__DM2 EQU CYREG_PRT3_DM2
mosi_1__DR EQU CYREG_PRT3_DR
mosi_1__INP_DIS EQU CYREG_PRT3_INP_DIS
mosi_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
mosi_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
mosi_1__LCD_EN EQU CYREG_PRT3_LCD_EN
mosi_1__MASK EQU 0x02
mosi_1__PORT EQU 3
mosi_1__PRT EQU CYREG_PRT3_PRT
mosi_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
mosi_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
mosi_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
mosi_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
mosi_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
mosi_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
mosi_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
mosi_1__PS EQU CYREG_PRT3_PS
mosi_1__SHIFT EQU 1
mosi_1__SLW EQU CYREG_PRT3_SLW

/* sclk */
sclk__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
sclk__0__MASK EQU 0x40
sclk__0__PC EQU CYREG_PRT0_PC6
sclk__0__PORT EQU 0
sclk__0__SHIFT EQU 6
sclk__AG EQU CYREG_PRT0_AG
sclk__AMUX EQU CYREG_PRT0_AMUX
sclk__BIE EQU CYREG_PRT0_BIE
sclk__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sclk__BYP EQU CYREG_PRT0_BYP
sclk__CTL EQU CYREG_PRT0_CTL
sclk__DM0 EQU CYREG_PRT0_DM0
sclk__DM1 EQU CYREG_PRT0_DM1
sclk__DM2 EQU CYREG_PRT0_DM2
sclk__DR EQU CYREG_PRT0_DR
sclk__INP_DIS EQU CYREG_PRT0_INP_DIS
sclk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sclk__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sclk__LCD_EN EQU CYREG_PRT0_LCD_EN
sclk__MASK EQU 0x40
sclk__PORT EQU 0
sclk__PRT EQU CYREG_PRT0_PRT
sclk__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sclk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sclk__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sclk__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sclk__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sclk__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sclk__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sclk__PS EQU CYREG_PRT0_PS
sclk__SHIFT EQU 6
sclk__SLW EQU CYREG_PRT0_SLW
sclk_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
sclk_1__0__MASK EQU 0x04
sclk_1__0__PC EQU CYREG_PRT3_PC2
sclk_1__0__PORT EQU 3
sclk_1__0__SHIFT EQU 2
sclk_1__AG EQU CYREG_PRT3_AG
sclk_1__AMUX EQU CYREG_PRT3_AMUX
sclk_1__BIE EQU CYREG_PRT3_BIE
sclk_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
sclk_1__BYP EQU CYREG_PRT3_BYP
sclk_1__CTL EQU CYREG_PRT3_CTL
sclk_1__DM0 EQU CYREG_PRT3_DM0
sclk_1__DM1 EQU CYREG_PRT3_DM1
sclk_1__DM2 EQU CYREG_PRT3_DM2
sclk_1__DR EQU CYREG_PRT3_DR
sclk_1__INP_DIS EQU CYREG_PRT3_INP_DIS
sclk_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
sclk_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
sclk_1__LCD_EN EQU CYREG_PRT3_LCD_EN
sclk_1__MASK EQU 0x04
sclk_1__PORT EQU 3
sclk_1__PRT EQU CYREG_PRT3_PRT
sclk_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
sclk_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
sclk_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
sclk_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
sclk_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
sclk_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
sclk_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
sclk_1__PS EQU CYREG_PRT3_PS
sclk_1__SHIFT EQU 2
sclk_1__SLW EQU CYREG_PRT3_SLW

/* PGA_1 */
PGA_1_SC__BST EQU CYREG_SC1_BST
PGA_1_SC__CLK EQU CYREG_SC1_CLK
PGA_1_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_1_SC__CMPINV_MASK EQU 0x02
PGA_1_SC__CPTR EQU CYREG_SC_CPTR
PGA_1_SC__CPTR_MASK EQU 0x02
PGA_1_SC__CR0 EQU CYREG_SC1_CR0
PGA_1_SC__CR1 EQU CYREG_SC1_CR1
PGA_1_SC__CR2 EQU CYREG_SC1_CR2
PGA_1_SC__MSK EQU CYREG_SC_MSK
PGA_1_SC__MSK_MASK EQU 0x02
PGA_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_1_SC__PM_ACT_MSK EQU 0x02
PGA_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_1_SC__PM_STBY_MSK EQU 0x02
PGA_1_SC__SR EQU CYREG_SC_SR
PGA_1_SC__SR_MASK EQU 0x02
PGA_1_SC__SW0 EQU CYREG_SC1_SW0
PGA_1_SC__SW10 EQU CYREG_SC1_SW10
PGA_1_SC__SW2 EQU CYREG_SC1_SW2
PGA_1_SC__SW3 EQU CYREG_SC1_SW3
PGA_1_SC__SW4 EQU CYREG_SC1_SW4
PGA_1_SC__SW6 EQU CYREG_SC1_SW6
PGA_1_SC__SW7 EQU CYREG_SC1_SW7
PGA_1_SC__SW8 EQU CYREG_SC1_SW8
PGA_1_SC__WRK1 EQU CYREG_SC_WRK1
PGA_1_SC__WRK1_MASK EQU 0x02

/* Pin_LE */
Pin_LE__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_LE__0__MASK EQU 0x80
Pin_LE__0__PC EQU CYREG_PRT0_PC7
Pin_LE__0__PORT EQU 0
Pin_LE__0__SHIFT EQU 7
Pin_LE__AG EQU CYREG_PRT0_AG
Pin_LE__AMUX EQU CYREG_PRT0_AMUX
Pin_LE__BIE EQU CYREG_PRT0_BIE
Pin_LE__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_LE__BYP EQU CYREG_PRT0_BYP
Pin_LE__CTL EQU CYREG_PRT0_CTL
Pin_LE__DM0 EQU CYREG_PRT0_DM0
Pin_LE__DM1 EQU CYREG_PRT0_DM1
Pin_LE__DM2 EQU CYREG_PRT0_DM2
Pin_LE__DR EQU CYREG_PRT0_DR
Pin_LE__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_LE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_LE__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_LE__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_LE__MASK EQU 0x80
Pin_LE__PORT EQU 0
Pin_LE__PRT EQU CYREG_PRT0_PRT
Pin_LE__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_LE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_LE__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_LE__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_LE__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_LE__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_LE__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_LE__PS EQU CYREG_PRT0_PS
Pin_LE__SHIFT EQU 7
Pin_LE__SLW EQU CYREG_PRT0_SLW

/* Pin_OE */
Pin_OE__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Pin_OE__0__MASK EQU 0x08
Pin_OE__0__PC EQU CYREG_IO_PC_PRT15_PC3
Pin_OE__0__PORT EQU 15
Pin_OE__0__SHIFT EQU 3
Pin_OE__AG EQU CYREG_PRT15_AG
Pin_OE__AMUX EQU CYREG_PRT15_AMUX
Pin_OE__BIE EQU CYREG_PRT15_BIE
Pin_OE__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_OE__BYP EQU CYREG_PRT15_BYP
Pin_OE__CTL EQU CYREG_PRT15_CTL
Pin_OE__DM0 EQU CYREG_PRT15_DM0
Pin_OE__DM1 EQU CYREG_PRT15_DM1
Pin_OE__DM2 EQU CYREG_PRT15_DM2
Pin_OE__DR EQU CYREG_PRT15_DR
Pin_OE__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_OE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_OE__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_OE__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_OE__MASK EQU 0x08
Pin_OE__PORT EQU 15
Pin_OE__PRT EQU CYREG_PRT15_PRT
Pin_OE__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_OE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_OE__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_OE__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_OE__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_OE__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_OE__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_OE__PS EQU CYREG_PRT15_PS
Pin_OE__SHIFT EQU 3
Pin_OE__SLW EQU CYREG_PRT15_SLW

/* UART_1 */
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x03
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x08
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x08

/* pga_in */
pga_in__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
pga_in__0__MASK EQU 0x40
pga_in__0__PC EQU CYREG_PRT1_PC6
pga_in__0__PORT EQU 1
pga_in__0__SHIFT EQU 6
pga_in__AG EQU CYREG_PRT1_AG
pga_in__AMUX EQU CYREG_PRT1_AMUX
pga_in__BIE EQU CYREG_PRT1_BIE
pga_in__BIT_MASK EQU CYREG_PRT1_BIT_MASK
pga_in__BYP EQU CYREG_PRT1_BYP
pga_in__CTL EQU CYREG_PRT1_CTL
pga_in__DM0 EQU CYREG_PRT1_DM0
pga_in__DM1 EQU CYREG_PRT1_DM1
pga_in__DM2 EQU CYREG_PRT1_DM2
pga_in__DR EQU CYREG_PRT1_DR
pga_in__INP_DIS EQU CYREG_PRT1_INP_DIS
pga_in__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
pga_in__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
pga_in__LCD_EN EQU CYREG_PRT1_LCD_EN
pga_in__MASK EQU 0x40
pga_in__PORT EQU 1
pga_in__PRT EQU CYREG_PRT1_PRT
pga_in__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
pga_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
pga_in__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
pga_in__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
pga_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
pga_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
pga_in__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
pga_in__PS EQU CYREG_PRT1_PS
pga_in__SHIFT EQU 6
pga_in__SLW EQU CYREG_PRT1_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* DVDAC_1 */
DVDAC_1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DVDAC_1_DMA__DRQ_NUMBER EQU 0
DVDAC_1_DMA__NUMBEROF_TDS EQU 0
DVDAC_1_DMA__PRIORITY EQU 2
DVDAC_1_DMA__TERMIN_EN EQU 0
DVDAC_1_DMA__TERMIN_SEL EQU 0
DVDAC_1_DMA__TERMOUT0_EN EQU 0
DVDAC_1_DMA__TERMOUT0_SEL EQU 0
DVDAC_1_DMA__TERMOUT1_EN EQU 0
DVDAC_1_DMA__TERMOUT1_SEL EQU 0
DVDAC_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
DVDAC_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
DVDAC_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
DVDAC_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
DVDAC_1_IntClock__INDEX EQU 0x02
DVDAC_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DVDAC_1_IntClock__PM_ACT_MSK EQU 0x04
DVDAC_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DVDAC_1_IntClock__PM_STBY_MSK EQU 0x04
DVDAC_1_VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
DVDAC_1_VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
DVDAC_1_VDAC8_viDAC8__D EQU CYREG_DAC2_D
DVDAC_1_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DVDAC_1_VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
DVDAC_1_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DVDAC_1_VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
DVDAC_1_VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
DVDAC_1_VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
DVDAC_1_VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
DVDAC_1_VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
DVDAC_1_VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
DVDAC_1_VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
DVDAC_1_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
DVDAC_1_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
DVDAC_1_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
DVDAC_1_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
DVDAC_1_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
DVDAC_1_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
DVDAC_1_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
DVDAC_1_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
DVDAC_1_VDAC8_viDAC8__TST EQU CYREG_DAC2_TST

/* Pin_Led */
Pin_Led__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_Led__0__MASK EQU 0x02
Pin_Led__0__PC EQU CYREG_PRT2_PC1
Pin_Led__0__PORT EQU 2
Pin_Led__0__SHIFT EQU 1
Pin_Led__AG EQU CYREG_PRT2_AG
Pin_Led__AMUX EQU CYREG_PRT2_AMUX
Pin_Led__BIE EQU CYREG_PRT2_BIE
Pin_Led__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Led__BYP EQU CYREG_PRT2_BYP
Pin_Led__CTL EQU CYREG_PRT2_CTL
Pin_Led__DM0 EQU CYREG_PRT2_DM0
Pin_Led__DM1 EQU CYREG_PRT2_DM1
Pin_Led__DM2 EQU CYREG_PRT2_DM2
Pin_Led__DR EQU CYREG_PRT2_DR
Pin_Led__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Led__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Led__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Led__MASK EQU 0x02
Pin_Led__PORT EQU 2
Pin_Led__PRT EQU CYREG_PRT2_PRT
Pin_Led__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Led__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Led__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Led__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Led__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Led__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Led__PS EQU CYREG_PRT2_PS
Pin_Led__SHIFT EQU 1
Pin_Led__SLW EQU CYREG_PRT2_SLW

/* Pin_dac */
Pin_dac__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_dac__0__MASK EQU 0x01
Pin_dac__0__PC EQU CYREG_PRT0_PC0
Pin_dac__0__PORT EQU 0
Pin_dac__0__SHIFT EQU 0
Pin_dac__AG EQU CYREG_PRT0_AG
Pin_dac__AMUX EQU CYREG_PRT0_AMUX
Pin_dac__BIE EQU CYREG_PRT0_BIE
Pin_dac__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_dac__BYP EQU CYREG_PRT0_BYP
Pin_dac__CTL EQU CYREG_PRT0_CTL
Pin_dac__DM0 EQU CYREG_PRT0_DM0
Pin_dac__DM1 EQU CYREG_PRT0_DM1
Pin_dac__DM2 EQU CYREG_PRT0_DM2
Pin_dac__DR EQU CYREG_PRT0_DR
Pin_dac__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_dac__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_dac__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_dac__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_dac__MASK EQU 0x01
Pin_dac__PORT EQU 0
Pin_dac__PRT EQU CYREG_PRT0_PRT
Pin_dac__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_dac__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_dac__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_dac__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_dac__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_dac__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_dac__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_dac__PS EQU CYREG_PRT0_PS
Pin_dac__SHIFT EQU 0
Pin_dac__SLW EQU CYREG_PRT0_SLW

/* SPI_adc */
SPI_adc_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPI_adc_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPI_adc_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPI_adc_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPI_adc_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPI_adc_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPI_adc_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPI_adc_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPI_adc_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPI_adc_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPI_adc_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
SPI_adc_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPI_adc_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
SPI_adc_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPI_adc_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPI_adc_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPI_adc_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
SPI_adc_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPI_adc_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPI_adc_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
SPI_adc_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPI_adc_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPI_adc_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPI_adc_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
SPI_adc_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
SPI_adc_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
SPI_adc_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SPI_adc_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
SPI_adc_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_adc_BSPIM_RxStsReg__4__POS EQU 4
SPI_adc_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_adc_BSPIM_RxStsReg__5__POS EQU 5
SPI_adc_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_adc_BSPIM_RxStsReg__6__POS EQU 6
SPI_adc_BSPIM_RxStsReg__MASK EQU 0x70
SPI_adc_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB05_MSK
SPI_adc_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SPI_adc_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB05_ST
SPI_adc_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
SPI_adc_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
SPI_adc_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
SPI_adc_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
SPI_adc_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPI_adc_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
SPI_adc_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
SPI_adc_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
SPI_adc_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB07_A0
SPI_adc_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB07_A1
SPI_adc_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
SPI_adc_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB07_D0
SPI_adc_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB07_D1
SPI_adc_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPI_adc_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
SPI_adc_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB07_F0
SPI_adc_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB07_F1
SPI_adc_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_adc_BSPIM_TxStsReg__0__POS EQU 0
SPI_adc_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_adc_BSPIM_TxStsReg__1__POS EQU 1
SPI_adc_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPI_adc_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPI_adc_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_adc_BSPIM_TxStsReg__2__POS EQU 2
SPI_adc_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_adc_BSPIM_TxStsReg__3__POS EQU 3
SPI_adc_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_adc_BSPIM_TxStsReg__4__POS EQU 4
SPI_adc_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_adc_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPI_adc_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPI_adc_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST

/* SPI_led */
SPI_led_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPI_led_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SPI_led_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SPI_led_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SPI_led_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SPI_led_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SPI_led_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SPI_led_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SPI_led_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SPI_led_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPI_led_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
SPI_led_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SPI_led_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
SPI_led_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SPI_led_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPI_led_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPI_led_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
SPI_led_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPI_led_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
SPI_led_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
SPI_led_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPI_led_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPI_led_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPI_led_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
SPI_led_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
SPI_led_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
SPI_led_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPI_led_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPI_led_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_led_BSPIM_RxStsReg__4__POS EQU 4
SPI_led_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_led_BSPIM_RxStsReg__5__POS EQU 5
SPI_led_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_led_BSPIM_RxStsReg__6__POS EQU 6
SPI_led_BSPIM_RxStsReg__MASK EQU 0x70
SPI_led_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
SPI_led_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPI_led_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB04_ST
SPI_led_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
SPI_led_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
SPI_led_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
SPI_led_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
SPI_led_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPI_led_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
SPI_led_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
SPI_led_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
SPI_led_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB05_A0
SPI_led_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB05_A1
SPI_led_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
SPI_led_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB05_D0
SPI_led_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB05_D1
SPI_led_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPI_led_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
SPI_led_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB05_F0
SPI_led_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB05_F1
SPI_led_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPI_led_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPI_led_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_led_BSPIM_TxStsReg__0__POS EQU 0
SPI_led_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_led_BSPIM_TxStsReg__1__POS EQU 1
SPI_led_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPI_led_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPI_led_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_led_BSPIM_TxStsReg__2__POS EQU 2
SPI_led_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_led_BSPIM_TxStsReg__3__POS EQU 3
SPI_led_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_led_BSPIM_TxStsReg__4__POS EQU 4
SPI_led_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_led_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
SPI_led_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPI_led_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB06_ST

/* Uart_Rx */
Uart_Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Uart_Rx__0__MASK EQU 0x40
Uart_Rx__0__PC EQU CYREG_PRT12_PC6
Uart_Rx__0__PORT EQU 12
Uart_Rx__0__SHIFT EQU 6
Uart_Rx__AG EQU CYREG_PRT12_AG
Uart_Rx__BIE EQU CYREG_PRT12_BIE
Uart_Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Uart_Rx__BYP EQU CYREG_PRT12_BYP
Uart_Rx__DM0 EQU CYREG_PRT12_DM0
Uart_Rx__DM1 EQU CYREG_PRT12_DM1
Uart_Rx__DM2 EQU CYREG_PRT12_DM2
Uart_Rx__DR EQU CYREG_PRT12_DR
Uart_Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
Uart_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Uart_Rx__MASK EQU 0x40
Uart_Rx__PORT EQU 12
Uart_Rx__PRT EQU CYREG_PRT12_PRT
Uart_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Uart_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Uart_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Uart_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Uart_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Uart_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Uart_Rx__PS EQU CYREG_PRT12_PS
Uart_Rx__SHIFT EQU 6
Uart_Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Uart_Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Uart_Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Uart_Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Uart_Rx__SLW EQU CYREG_PRT12_SLW

/* Uart_Tx */
Uart_Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Uart_Tx__0__MASK EQU 0x80
Uart_Tx__0__PC EQU CYREG_PRT12_PC7
Uart_Tx__0__PORT EQU 12
Uart_Tx__0__SHIFT EQU 7
Uart_Tx__AG EQU CYREG_PRT12_AG
Uart_Tx__BIE EQU CYREG_PRT12_BIE
Uart_Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Uart_Tx__BYP EQU CYREG_PRT12_BYP
Uart_Tx__DM0 EQU CYREG_PRT12_DM0
Uart_Tx__DM1 EQU CYREG_PRT12_DM1
Uart_Tx__DM2 EQU CYREG_PRT12_DM2
Uart_Tx__DR EQU CYREG_PRT12_DR
Uart_Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Uart_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Uart_Tx__MASK EQU 0x80
Uart_Tx__PORT EQU 12
Uart_Tx__PRT EQU CYREG_PRT12_PRT
Uart_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Uart_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Uart_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Uart_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Uart_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Uart_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Uart_Tx__PS EQU CYREG_PRT12_PS
Uart_Tx__SHIFT EQU 7
Uart_Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Uart_Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Uart_Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Uart_Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Uart_Tx__SLW EQU CYREG_PRT12_SLW

/* pga_out */
pga_out__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
pga_out__0__MASK EQU 0x80
pga_out__0__PC EQU CYREG_PRT1_PC7
pga_out__0__PORT EQU 1
pga_out__0__SHIFT EQU 7
pga_out__AG EQU CYREG_PRT1_AG
pga_out__AMUX EQU CYREG_PRT1_AMUX
pga_out__BIE EQU CYREG_PRT1_BIE
pga_out__BIT_MASK EQU CYREG_PRT1_BIT_MASK
pga_out__BYP EQU CYREG_PRT1_BYP
pga_out__CTL EQU CYREG_PRT1_CTL
pga_out__DM0 EQU CYREG_PRT1_DM0
pga_out__DM1 EQU CYREG_PRT1_DM1
pga_out__DM2 EQU CYREG_PRT1_DM2
pga_out__DR EQU CYREG_PRT1_DR
pga_out__INP_DIS EQU CYREG_PRT1_INP_DIS
pga_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
pga_out__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
pga_out__LCD_EN EQU CYREG_PRT1_LCD_EN
pga_out__MASK EQU 0x80
pga_out__PORT EQU 1
pga_out__PRT EQU CYREG_PRT1_PRT
pga_out__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
pga_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
pga_out__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
pga_out__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
pga_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
pga_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
pga_out__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
pga_out__PS EQU CYREG_PRT1_PS
pga_out__SHIFT EQU 7
pga_out__SLW EQU CYREG_PRT1_SLW

/* pga_ref */
pga_ref__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
pga_ref__0__MASK EQU 0x20
pga_ref__0__PC EQU CYREG_PRT1_PC5
pga_ref__0__PORT EQU 1
pga_ref__0__SHIFT EQU 5
pga_ref__AG EQU CYREG_PRT1_AG
pga_ref__AMUX EQU CYREG_PRT1_AMUX
pga_ref__BIE EQU CYREG_PRT1_BIE
pga_ref__BIT_MASK EQU CYREG_PRT1_BIT_MASK
pga_ref__BYP EQU CYREG_PRT1_BYP
pga_ref__CTL EQU CYREG_PRT1_CTL
pga_ref__DM0 EQU CYREG_PRT1_DM0
pga_ref__DM1 EQU CYREG_PRT1_DM1
pga_ref__DM2 EQU CYREG_PRT1_DM2
pga_ref__DR EQU CYREG_PRT1_DR
pga_ref__INP_DIS EQU CYREG_PRT1_INP_DIS
pga_ref__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
pga_ref__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
pga_ref__LCD_EN EQU CYREG_PRT1_LCD_EN
pga_ref__MASK EQU 0x20
pga_ref__PORT EQU 1
pga_ref__PRT EQU CYREG_PRT1_PRT
pga_ref__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
pga_ref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
pga_ref__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
pga_ref__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
pga_ref__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
pga_ref__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
pga_ref__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
pga_ref__PS EQU CYREG_PRT1_PS
pga_ref__SHIFT EQU 5
pga_ref__SLW EQU CYREG_PRT1_SLW

/* Pin_Button */
Pin_Button__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_Button__0__MASK EQU 0x04
Pin_Button__0__PC EQU CYREG_PRT2_PC2
Pin_Button__0__PORT EQU 2
Pin_Button__0__SHIFT EQU 2
Pin_Button__AG EQU CYREG_PRT2_AG
Pin_Button__AMUX EQU CYREG_PRT2_AMUX
Pin_Button__BIE EQU CYREG_PRT2_BIE
Pin_Button__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Button__BYP EQU CYREG_PRT2_BYP
Pin_Button__CTL EQU CYREG_PRT2_CTL
Pin_Button__DM0 EQU CYREG_PRT2_DM0
Pin_Button__DM1 EQU CYREG_PRT2_DM1
Pin_Button__DM2 EQU CYREG_PRT2_DM2
Pin_Button__DR EQU CYREG_PRT2_DR
Pin_Button__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Button__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Button__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Button__MASK EQU 0x04
Pin_Button__PORT EQU 2
Pin_Button__PRT EQU CYREG_PRT2_PRT
Pin_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Button__PS EQU CYREG_PRT2_PS
Pin_Button__SHIFT EQU 2
Pin_Button__SLW EQU CYREG_PRT2_SLW

/* Pin_buttUp */
Pin_buttUp__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_buttUp__0__MASK EQU 0x40
Pin_buttUp__0__PC EQU CYREG_PRT2_PC6
Pin_buttUp__0__PORT EQU 2
Pin_buttUp__0__SHIFT EQU 6
Pin_buttUp__AG EQU CYREG_PRT2_AG
Pin_buttUp__AMUX EQU CYREG_PRT2_AMUX
Pin_buttUp__BIE EQU CYREG_PRT2_BIE
Pin_buttUp__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_buttUp__BYP EQU CYREG_PRT2_BYP
Pin_buttUp__CTL EQU CYREG_PRT2_CTL
Pin_buttUp__DM0 EQU CYREG_PRT2_DM0
Pin_buttUp__DM1 EQU CYREG_PRT2_DM1
Pin_buttUp__DM2 EQU CYREG_PRT2_DM2
Pin_buttUp__DR EQU CYREG_PRT2_DR
Pin_buttUp__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_buttUp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_buttUp__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_buttUp__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_buttUp__MASK EQU 0x40
Pin_buttUp__PORT EQU 2
Pin_buttUp__PRT EQU CYREG_PRT2_PRT
Pin_buttUp__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_buttUp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_buttUp__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_buttUp__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_buttUp__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_buttUp__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_buttUp__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_buttUp__PS EQU CYREG_PRT2_PS
Pin_buttUp__SHIFT EQU 6
Pin_buttUp__SLW EQU CYREG_PRT2_SLW

/* Pin_debug1 */
Pin_debug1__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_debug1__0__MASK EQU 0x80
Pin_debug1__0__PC EQU CYREG_PRT2_PC7
Pin_debug1__0__PORT EQU 2
Pin_debug1__0__SHIFT EQU 7
Pin_debug1__AG EQU CYREG_PRT2_AG
Pin_debug1__AMUX EQU CYREG_PRT2_AMUX
Pin_debug1__BIE EQU CYREG_PRT2_BIE
Pin_debug1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_debug1__BYP EQU CYREG_PRT2_BYP
Pin_debug1__CTL EQU CYREG_PRT2_CTL
Pin_debug1__DM0 EQU CYREG_PRT2_DM0
Pin_debug1__DM1 EQU CYREG_PRT2_DM1
Pin_debug1__DM2 EQU CYREG_PRT2_DM2
Pin_debug1__DR EQU CYREG_PRT2_DR
Pin_debug1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_debug1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_debug1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_debug1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_debug1__MASK EQU 0x80
Pin_debug1__PORT EQU 2
Pin_debug1__PRT EQU CYREG_PRT2_PRT
Pin_debug1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_debug1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_debug1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_debug1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_debug1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_debug1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_debug1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_debug1__PS EQU CYREG_PRT2_PS
Pin_debug1__SHIFT EQU 7
Pin_debug1__SLW EQU CYREG_PRT2_SLW

/* Pin_adc_eoc */
Pin_adc_eoc__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Pin_adc_eoc__0__MASK EQU 0x02
Pin_adc_eoc__0__PC EQU CYREG_PRT0_PC1
Pin_adc_eoc__0__PORT EQU 0
Pin_adc_eoc__0__SHIFT EQU 1
Pin_adc_eoc__AG EQU CYREG_PRT0_AG
Pin_adc_eoc__AMUX EQU CYREG_PRT0_AMUX
Pin_adc_eoc__BIE EQU CYREG_PRT0_BIE
Pin_adc_eoc__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_adc_eoc__BYP EQU CYREG_PRT0_BYP
Pin_adc_eoc__CTL EQU CYREG_PRT0_CTL
Pin_adc_eoc__DM0 EQU CYREG_PRT0_DM0
Pin_adc_eoc__DM1 EQU CYREG_PRT0_DM1
Pin_adc_eoc__DM2 EQU CYREG_PRT0_DM2
Pin_adc_eoc__DR EQU CYREG_PRT0_DR
Pin_adc_eoc__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_adc_eoc__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_adc_eoc__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_adc_eoc__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_adc_eoc__MASK EQU 0x02
Pin_adc_eoc__PORT EQU 0
Pin_adc_eoc__PRT EQU CYREG_PRT0_PRT
Pin_adc_eoc__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_adc_eoc__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_adc_eoc__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_adc_eoc__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_adc_eoc__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_adc_eoc__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_adc_eoc__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_adc_eoc__PS EQU CYREG_PRT0_PS
Pin_adc_eoc__SHIFT EQU 1
Pin_adc_eoc__SLW EQU CYREG_PRT0_SLW

/* isr_adc_eoc */
isr_adc_eoc__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_adc_eoc__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_adc_eoc__INTC_MASK EQU 0x04
isr_adc_eoc__INTC_NUMBER EQU 2
isr_adc_eoc__INTC_PRIOR_NUM EQU 7
isr_adc_eoc__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_adc_eoc__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_adc_eoc__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_DelSig_1 */
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

/* Pin_buttDown */
Pin_buttDown__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_buttDown__0__MASK EQU 0x20
Pin_buttDown__0__PC EQU CYREG_PRT2_PC5
Pin_buttDown__0__PORT EQU 2
Pin_buttDown__0__SHIFT EQU 5
Pin_buttDown__AG EQU CYREG_PRT2_AG
Pin_buttDown__AMUX EQU CYREG_PRT2_AMUX
Pin_buttDown__BIE EQU CYREG_PRT2_BIE
Pin_buttDown__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_buttDown__BYP EQU CYREG_PRT2_BYP
Pin_buttDown__CTL EQU CYREG_PRT2_CTL
Pin_buttDown__DM0 EQU CYREG_PRT2_DM0
Pin_buttDown__DM1 EQU CYREG_PRT2_DM1
Pin_buttDown__DM2 EQU CYREG_PRT2_DM2
Pin_buttDown__DR EQU CYREG_PRT2_DR
Pin_buttDown__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_buttDown__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_buttDown__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_buttDown__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_buttDown__MASK EQU 0x20
Pin_buttDown__PORT EQU 2
Pin_buttDown__PRT EQU CYREG_PRT2_PRT
Pin_buttDown__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_buttDown__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_buttDown__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_buttDown__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_buttDown__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_buttDown__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_buttDown__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_buttDown__PS EQU CYREG_PRT2_PS
Pin_buttDown__SHIFT EQU 5
Pin_buttDown__SLW EQU CYREG_PRT2_SLW

/* Clock_debounce */
Clock_debounce__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_debounce__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_debounce__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_debounce__CFG2_SRC_SEL_MASK EQU 0x07
Clock_debounce__INDEX EQU 0x04
Clock_debounce__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_debounce__PM_ACT_MSK EQU 0x10
Clock_debounce__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_debounce__PM_STBY_MSK EQU 0x10

/* isr_Pin_buttUp */
isr_Pin_buttUp__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Pin_buttUp__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Pin_buttUp__INTC_MASK EQU 0x02
isr_Pin_buttUp__INTC_NUMBER EQU 1
isr_Pin_buttUp__INTC_PRIOR_NUM EQU 7
isr_Pin_buttUp__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_Pin_buttUp__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Pin_buttUp__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Pin_buttDown */
isr_Pin_buttDown__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Pin_buttDown__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Pin_buttDown__INTC_MASK EQU 0x01
isr_Pin_buttDown__INTC_NUMBER EQU 0
isr_Pin_buttDown__INTC_PRIOR_NUM EQU 7
isr_Pin_buttDown__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_Pin_buttDown__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Pin_buttDown__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
autoVrefComparator_0__CLK EQU CYREG_CMP2_CLK
autoVrefComparator_0__CMP_MASK EQU 0x04
autoVrefComparator_0__CMP_NUMBER EQU 2
autoVrefComparator_0__CR EQU CYREG_CMP2_CR
autoVrefComparator_0__LUT__CR EQU CYREG_LUT2_CR
autoVrefComparator_0__LUT__MSK EQU CYREG_LUT_MSK
autoVrefComparator_0__LUT__MSK_MASK EQU 0x04
autoVrefComparator_0__LUT__MSK_SHIFT EQU 2
autoVrefComparator_0__LUT__MX EQU CYREG_LUT2_MX
autoVrefComparator_0__LUT__SR EQU CYREG_LUT_SR
autoVrefComparator_0__LUT__SR_MASK EQU 0x04
autoVrefComparator_0__LUT__SR_SHIFT EQU 2
autoVrefComparator_0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
autoVrefComparator_0__PM_ACT_MSK EQU 0x04
autoVrefComparator_0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
autoVrefComparator_0__PM_STBY_MSK EQU 0x04
autoVrefComparator_0__SW0 EQU CYREG_CMP2_SW0
autoVrefComparator_0__SW2 EQU CYREG_CMP2_SW2
autoVrefComparator_0__SW3 EQU CYREG_CMP2_SW3
autoVrefComparator_0__SW4 EQU CYREG_CMP2_SW4
autoVrefComparator_0__SW6 EQU CYREG_CMP2_SW6
autoVrefComparator_0__TR0 EQU CYREG_CMP2_TR0
autoVrefComparator_0__TR1 EQU CYREG_CMP2_TR1
autoVrefComparator_0__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
autoVrefComparator_0__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
autoVrefComparator_0__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
autoVrefComparator_0__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
autoVrefComparator_0__WRK EQU CYREG_CMP_WRK
autoVrefComparator_0__WRK_MASK EQU 0x04
autoVrefComparator_0__WRK_SHIFT EQU 2
BCLK__BUS_CLK__HZ EQU 78000000
BCLK__BUS_CLK__KHZ EQU 78000
BCLK__BUS_CLK__MHZ EQU 78
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
