0 1 1 the
1 2 2 receivers
2 3 3 output
3 4 4 signals
4 5 5 231-233
5 6 6 ,
6 7 7 which
7 8 8 become
8 9 9 the
9 10 10 input
10 11 11 signals
11 12 12 31-33
12 13 13 to
13 14 14 the
14 15 15 majority
15 16 16 circuit
16 17 17 2
17 18 18 .
18
