
FindMeSAT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ebea  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000001cc  00802000  0000ebea  0000ec7e  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000006d5  008021cc  008021cc  0000ee4c  2**2
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000ee4a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  0000eea8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000af8  00000000  00000000  0000eef0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0001fcd9  00000000  00000000  0000f9e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006cb8  00000000  00000000  0002f6c1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00011219  00000000  00000000  00036379  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000312c  00000000  00000000  00047594  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0004285f  00000000  00000000  0004a6c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000dc49  00000000  00000000  0008cf1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b28  00000000  00000000  0009ab68  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000eeaa  00000000  00000000  0009b690  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 39 19 	jmp	0x3272	; 0x3272 <__ctors_end>
       4:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
       8:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
       c:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      10:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      14:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      18:	0c 94 0b 1a 	jmp	0x3416	; 0x3416 <__vector_6>
      1c:	0c 94 33 1a 	jmp	0x3466	; 0x3466 <__vector_7>
      20:	0c 94 5b 1a 	jmp	0x34b6	; 0x34b6 <__vector_8>
      24:	0c 94 83 1a 	jmp	0x3506	; 0x3506 <__vector_9>
      28:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      2c:	0c 94 5c 1b 	jmp	0x36b8	; 0x36b8 <__vector_11>
      30:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      34:	0c 94 b6 42 	jmp	0x856c	; 0x856c <__vector_13>
      38:	0c 94 0e 3b 	jmp	0x761c	; 0x761c <__vector_14>
      3c:	0c 94 3b 3b 	jmp	0x7676	; 0x7676 <__vector_15>
      40:	0c 94 68 3b 	jmp	0x76d0	; 0x76d0 <__vector_16>
      44:	0c 94 95 3b 	jmp	0x772a	; 0x772a <__vector_17>
      48:	0c 94 c2 3b 	jmp	0x7784	; 0x7784 <__vector_18>
      4c:	0c 94 ef 3b 	jmp	0x77de	; 0x77de <__vector_19>
      50:	0c 94 1c 3c 	jmp	0x7838	; 0x7838 <__vector_20>
      54:	0c 94 49 3c 	jmp	0x7892	; 0x7892 <__vector_21>
      58:	0c 94 76 3c 	jmp	0x78ec	; 0x78ec <__vector_22>
      5c:	0c 94 a3 3c 	jmp	0x7946	; 0x7946 <__vector_23>
      60:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      64:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      68:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      6c:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      70:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      74:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      78:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      7c:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      80:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      84:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      88:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      8c:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      90:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      94:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      98:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      9c:	0c 94 11 38 	jmp	0x7022	; 0x7022 <__vector_39>
      a0:	0c 94 43 38 	jmp	0x7086	; 0x7086 <__vector_40>
      a4:	0c 94 75 38 	jmp	0x70ea	; 0x70ea <__vector_41>
      a8:	0c 94 a7 38 	jmp	0x714e	; 0x714e <__vector_42>
      ac:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      b0:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      b4:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      b8:	0c 94 dd 42 	jmp	0x85ba	; 0x85ba <__vector_46>
      bc:	0c 94 92 3e 	jmp	0x7d24	; 0x7d24 <__vector_47>
      c0:	0c 94 bf 3e 	jmp	0x7d7e	; 0x7d7e <__vector_48>
      c4:	0c 94 ec 3e 	jmp	0x7dd8	; 0x7dd8 <__vector_49>
      c8:	0c 94 19 3f 	jmp	0x7e32	; 0x7e32 <__vector_50>
      cc:	0c 94 46 3f 	jmp	0x7e8c	; 0x7e8c <__vector_51>
      d0:	0c 94 73 3f 	jmp	0x7ee6	; 0x7ee6 <__vector_52>
      d4:	0c 94 a0 3f 	jmp	0x7f40	; 0x7f40 <__vector_53>
      d8:	0c 94 cd 3f 	jmp	0x7f9a	; 0x7f9a <__vector_54>
      dc:	0c 94 fa 3f 	jmp	0x7ff4	; 0x7ff4 <__vector_55>
      e0:	0c 94 27 40 	jmp	0x804e	; 0x804e <__vector_56>
      e4:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      e8:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      ec:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      f0:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      f4:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      f8:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
      fc:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     100:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     104:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     108:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     10c:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     110:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     114:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     118:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     11c:	0c 94 49 37 	jmp	0x6e92	; 0x6e92 <__vector_71>
     120:	0c 94 7b 37 	jmp	0x6ef6	; 0x6ef6 <__vector_72>
     124:	0c 94 ad 37 	jmp	0x6f5a	; 0x6f5a <__vector_73>
     128:	0c 94 df 37 	jmp	0x6fbe	; 0x6fbe <__vector_74>
     12c:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     130:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     134:	0c 94 d0 3c 	jmp	0x79a0	; 0x79a0 <__vector_77>
     138:	0c 94 fd 3c 	jmp	0x79fa	; 0x79fa <__vector_78>
     13c:	0c 94 2a 3d 	jmp	0x7a54	; 0x7a54 <__vector_79>
     140:	0c 94 57 3d 	jmp	0x7aae	; 0x7aae <__vector_80>
     144:	0c 94 84 3d 	jmp	0x7b08	; 0x7b08 <__vector_81>
     148:	0c 94 b1 3d 	jmp	0x7b62	; 0x7b62 <__vector_82>
     14c:	0c 94 de 3d 	jmp	0x7bbc	; 0x7bbc <__vector_83>
     150:	0c 94 0b 3e 	jmp	0x7c16	; 0x7c16 <__vector_84>
     154:	0c 94 38 3e 	jmp	0x7c70	; 0x7c70 <__vector_85>
     158:	0c 94 65 3e 	jmp	0x7cca	; 0x7cca <__vector_86>
     15c:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     160:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     164:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     168:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     16c:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     170:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     174:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     178:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     17c:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     180:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     184:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     188:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     18c:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     190:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     194:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     198:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     19c:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     1a0:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     1a4:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     1a8:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     1ac:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     1b0:	0c 94 54 40 	jmp	0x80a8	; 0x80a8 <__vector_108>
     1b4:	0c 94 81 40 	jmp	0x8102	; 0x8102 <__vector_109>
     1b8:	0c 94 ae 40 	jmp	0x815c	; 0x815c <__vector_110>
     1bc:	0c 94 db 40 	jmp	0x81b6	; 0x81b6 <__vector_111>
     1c0:	0c 94 08 41 	jmp	0x8210	; 0x8210 <__vector_112>
     1c4:	0c 94 35 41 	jmp	0x826a	; 0x826a <__vector_113>
     1c8:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     1cc:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     1d0:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     1d4:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     1d8:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     1dc:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     1e0:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     1e4:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     1e8:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     1ec:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     1f0:	0c 94 5a 19 	jmp	0x32b4	; 0x32b4 <__bad_interrupt>
     1f4:	0c 94 9a 49 	jmp	0x9334	; 0x9334 <__vector_125>
     1f8:	0c 94 56 4a 	jmp	0x94ac	; 0x94ac <__vector_126>
     1fc:	7b 44       	sbci	r23, 0x4B	; 75
     1fe:	7e 44       	sbci	r23, 0x4E	; 78
     200:	81 44       	sbci	r24, 0x41	; 65
     202:	84 44       	sbci	r24, 0x44	; 68
     204:	87 44       	sbci	r24, 0x47	; 71
     206:	8a 44       	sbci	r24, 0x4A	; 74
     208:	8d 44       	sbci	r24, 0x4D	; 77
     20a:	ce 4b       	sbci	r28, 0xBE	; 190
     20c:	e1 4b       	sbci	r30, 0xB1	; 177
     20e:	f4 4b       	sbci	r31, 0xB4	; 180
     210:	07 4c       	sbci	r16, 0xC7	; 199
     212:	1a 4c       	sbci	r17, 0xCA	; 202
     214:	2d 4c       	sbci	r18, 0xCD	; 205
     216:	40 4c       	sbci	r20, 0xC0	; 192
     218:	05 a8       	ldd	r0, Z+53	; 0x35
     21a:	4c cd       	rjmp	.-1384   	; 0xfffffcb4 <__eeprom_end+0xff7efcb4>
     21c:	b2 d4       	rcall	.+2404   	; 0xb82 <PM_SINE+0x10d>
     21e:	4e b9       	out	0x0e, r20	; 14
     220:	38 36       	cpi	r19, 0x68	; 104
     222:	a9 02       	muls	r26, r25
     224:	0c 50       	subi	r16, 0x0C	; 12
     226:	b9 91       	ld	r27, Y+
     228:	86 88       	ldd	r8, Z+22	; 0x16
     22a:	08 3c       	cpi	r16, 0xC8	; 200
     22c:	a6 aa       	std	Z+54, r10	; 0x36
     22e:	aa 2a       	or	r10, r26
     230:	be 00       	.word	0x00be	; ????
     232:	00 00       	nop
     234:	80 3f       	cpi	r24, 0xF0	; 240
     236:	07 63       	ori	r16, 0x37	; 55
     238:	42 36       	cpi	r20, 0x62	; 98
     23a:	b7 9b       	sbis	0x16, 7	; 22
     23c:	d8 a7       	std	Y+40, r29	; 0x28
     23e:	1a 39       	cpi	r17, 0x9A	; 154
     240:	68 56       	subi	r22, 0x68	; 104
     242:	18 ae       	std	Y+56, r1	; 0x38
     244:	ba ab       	std	Y+50, r27	; 0x32
     246:	55 8c       	ldd	r5, Z+29	; 0x1d
     248:	1d 3c       	cpi	r17, 0xCD	; 205
     24a:	b7 cc       	rjmp	.-1682   	; 0xfffffbba <__eeprom_end+0xff7efbba>
     24c:	57 63       	ori	r21, 0x37	; 55
     24e:	bd 6d       	ori	r27, 0xDD	; 221
     250:	ed fd       	.word	0xfded	; ????
     252:	75 3e       	cpi	r23, 0xE5	; 229
     254:	f6 17       	cp	r31, r22
     256:	72 31       	cpi	r23, 0x12	; 18
     258:	bf 00       	.word	0x00bf	; ????
     25a:	00 00       	nop
     25c:	80 3f       	cpi	r24, 0xF0	; 240
     25e:	08 00       	.word	0x0008	; ????
     260:	00 00       	nop
     262:	be 92       	st	-X, r11
     264:	24 49       	sbci	r18, 0x94	; 148
     266:	12 3e       	cpi	r17, 0xE2	; 226
     268:	ab aa       	std	Y+51, r10	; 0x33
     26a:	aa 2a       	or	r10, r26
     26c:	be cd       	rjmp	.-1156   	; 0xfffffdea <__eeprom_end+0xff7efdea>
     26e:	cc cc       	rjmp	.-1640   	; 0xfffffc08 <__eeprom_end+0xff7efc08>
     270:	4c 3e       	cpi	r20, 0xEC	; 236
     272:	00 00       	nop
     274:	00 80       	ld	r0, Z
     276:	be ab       	std	Y+54, r27	; 0x36
     278:	aa aa       	std	Y+50, r10	; 0x32
     27a:	aa 3e       	cpi	r26, 0xEA	; 234
     27c:	00 00       	nop
     27e:	00 00       	nop
     280:	bf 00       	.word	0x00bf	; ????
     282:	00 00       	nop
     284:	80 3f       	cpi	r24, 0xF0	; 240
     286:	00 00       	nop
     288:	00 00       	nop
     28a:	00 08       	sbc	r0, r0
     28c:	41 78       	andi	r20, 0x81	; 129
     28e:	d3 bb       	out	0x13, r29	; 19
     290:	43 87       	std	Z+11, r20	; 0x0b
     292:	d1 13       	cpse	r29, r17
     294:	3d 19       	sub	r19, r13
     296:	0e 3c       	cpi	r16, 0xCE	; 206
     298:	c3 bd       	out	0x23, r28	; 35
     29a:	42 82       	std	Z+2, r4	; 0x02
     29c:	ad 2b       	or	r26, r29
     29e:	3e 68       	ori	r19, 0x8E	; 142
     2a0:	ec 82       	std	Y+4, r14	; 0x04
     2a2:	76 be       	out	0x36, r7	; 54
     2a4:	d9 8f       	std	Y+25, r29	; 0x19
     2a6:	e1 a9       	ldd	r30, Z+49	; 0x31
     2a8:	3e 4c       	sbci	r19, 0xCE	; 206
     2aa:	80 ef       	ldi	r24, 0xF0	; 240
     2ac:	ff be       	out	0x3f, r15	; 63
     2ae:	01 c4       	rjmp	.+2050   	; 0xab2 <PM_SINE+0x3d>
     2b0:	ff 7f       	andi	r31, 0xFF	; 255
     2b2:	3f 00       	.word	0x003f	; ????
     2b4:	00 00       	nop
	...

000002b8 <__trampolines_end>:
     2b8:	6e 61       	ori	r22, 0x1E	; 30
     2ba:	6e 00       	.word	0x006e	; ????

000002bc <__c.2332>:
     2bc:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     2cc:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     2dc:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     2ec:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     2fc:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     30c:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     31c:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     32c:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     33c:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     34c:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     35c:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     36c:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     37c:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     38c:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     39c:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     3ac:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

000003ba <pstr_nan>:
     3ba:	4e 41 4e                                            NAN

000003bd <pstr_inity>:
     3bd:	49 4e 49 54 59                                      INITY

000003c2 <pstr_inf>:
     3c2:	49 4e 46                                            INF

000003c5 <pwr_m10>:
     3c5:	cd cc cc 3d 0a d7 23 3c 17 b7 d1 38 77 cc 2b 32     ...=..#<...8w.+2
     3d5:	95 95 e6 24 1f b1 4f 0a                             ...$..O.

000003dd <pwr_p10>:
     3dd:	00 00 20 41 00 00 c8 42 00 40 1c 46 20 bc be 4c     .. A...B.@.F ..L
     3ed:	ca 1b 0e 5a ae c5 9d 74                             ...Z...t

000003f5 <PM_SINE_IP>:
     3f5:	00 fd f9 f6 f3 f0 ec e9 e6 e3 df dc d9 d6 d2 cf     ................
     405:	00 fd fa f6 f3 f0 ed ea e6 e3 e0 dd da d7 d3 d0     ................
     415:	00 fd fa f7 f3 f0 ed ea e7 e4 e1 de da d7 d4 d1     ................
     425:	00 fd fa f7 f4 f1 ee eb e7 e4 e1 de db d8 d5 d2     ................
     435:	00 fd fa f7 f4 f1 ee eb e8 e5 e2 df dc d9 d6 d3     ................
     445:	00 fd fa f7 f4 f1 ee eb e8 e6 e3 e0 dd da d7 d4     ................
     455:	00 fd fa f7 f4 f2 ef ec e9 e6 e3 e0 dd db d8 d5     ................
     465:	00 fd fa f8 f5 f2 ef ec e9 e7 e4 e1 de db d9 d6     ................
     475:	00 fd fa f8 f5 f2 ef ed ea e7 e4 e2 df dc d9 d7     ................
     485:	00 fd fb f8 f5 f3 f0 ed ea e8 e5 e2 e0 dd da d8     ................
     495:	00 fd fb f8 f5 f3 f0 ee eb e8 e6 e3 e0 de db d9     ................
     4a5:	00 fd fb f8 f6 f3 f1 ee eb e9 e6 e4 e1 df dc da     ................
     4b5:	00 fd fb f8 f6 f3 f1 ee ec e9 e7 e4 e2 df dd da     ................
     4c5:	00 fe fb f9 f6 f4 f1 ef ec ea e8 e5 e3 e0 de db     ................
     4d5:	00 fe fb f9 f6 f4 f2 ef ed eb e8 e6 e3 e1 df dc     ................
     4e5:	00 fe fb f9 f7 f4 f2 f0 ed eb e9 e7 e4 e2 e0 dd     ................
     4f5:	00 fe fb f9 f7 f5 f2 f0 ee ec e9 e7 e5 e3 e0 de     ................
     505:	00 fe fc f9 f7 f5 f3 f1 ee ec ea e8 e6 e4 e1 df     ................
     515:	00 fe fc fa f7 f5 f3 f1 ef ed eb e9 e6 e4 e2 e0     ................
     525:	00 fe fc fa f8 f6 f4 f2 ef ed eb e9 e7 e5 e3 e1     ................
     535:	00 fe fc fa f8 f6 f4 f2 f0 ee ec ea e8 e6 e4 e2     ................
     545:	00 fe fc fa f8 f6 f4 f2 f0 ef ed eb e9 e7 e5 e3     ................
     555:	00 fe fc fa f8 f7 f5 f3 f1 ef ed eb e9 e8 e6 e4     ................
     565:	00 fe fc fb f9 f7 f5 f3 f1 f0 ee ec ea e8 e7 e5     ................
     575:	00 fe fc fb f9 f7 f5 f4 f2 f0 ee ed eb e9 e7 e6     ................
     585:	00 fe fd fb f9 f8 f6 f4 f2 f1 ef ed ec ea e8 e7     ................
     595:	00 fe fd fb f9 f8 f6 f5 f3 f1 f0 ee ec eb e9 e8     ................
     5a5:	00 fe fd fb fa f8 f7 f5 f3 f2 f0 ef ed ec ea e9     ................
     5b5:	00 fe fd fb fa f8 f7 f5 f4 f2 f1 ef ee ec eb e9     ................
     5c5:	00 ff fd fc fa f9 f7 f6 f4 f3 f2 f0 ef ed ec ea     ................
     5d5:	00 ff fd fc fa f9 f8 f6 f5 f4 f2 f1 ef ee ed eb     ................
     5e5:	00 ff fd fc fb f9 f8 f7 f5 f4 f3 f2 f0 ef ee ec     ................
     5f5:	00 ff fd fc fb fa f8 f7 f6 f5 f3 f2 f1 f0 ee ed     ................
     605:	00 ff fe fc fb fa f9 f8 f6 f5 f4 f3 f2 f1 ef ee     ................
     615:	00 ff fe fd fb fa f9 f8 f7 f6 f5 f4 f2 f1 f0 ef     ................
     625:	00 ff fe fd fc fb fa f9 f7 f6 f5 f4 f3 f2 f1 f0     ................
     635:	00 ff fe fd fc fb fa f9 f8 f7 f6 f5 f4 f3 f2 f1     ................
     645:	00 ff fe fd fc fb fa f9 f8 f8 f7 f6 f5 f4 f3 f2     ................
     655:	00 ff fe fd fc fc fb fa f9 f8 f7 f6 f5 f5 f4 f3     ................
     665:	00 ff fe fe fd fc fb fa f9 f9 f8 f7 f6 f5 f5 f4     ................
     675:	00 ff fe fe fd fc fb fb fa f9 f8 f8 f7 f6 f5 f5     ................
     685:	00 ff ff fe fd fd fc fb fa fa f9 f8 f8 f7 f6 f6     ................
     695:	00 ff ff fe fd fd fc fc fb fa fa f9 f8 f8 f7 f7     ................
     6a5:	00 ff ff fe fe fd fd fc fb fb fa fa f9 f9 f8 f8     ................
     6b5:	00 ff ff fe fe fd fd fc fc fb fb fa fa f9 f9 f8     ................
     6c5:	00 00 ff ff fe fe fd fd fc fc fc fb fb fa fa f9     ................
     6d5:	00 00 ff ff fe fe fe fd fd fd fc fc fb fb fb fa     ................
     6e5:	00 00 ff ff ff fe fe fe fd fd fd fd fc fc fc fb     ................
     6f5:	00 00 ff ff ff ff fe fe fe fe fd fd fd fd fc fc     ................
     705:	00 00 00 ff ff ff ff ff fe fe fe fe fe fe fd fd     ................
     715:	00 00 00 00 ff ff ff ff ff ff ff ff fe fe fe fe     ................
	...
     72d:	ff ff ff ff ff ff ff ff 00 00 00 00 00 00 00 00     ................
	...
     74d:	01 01 01 01 01 01 01 01 00 00 00 00 01 01 01 01     ................
     75d:	01 01 01 01 02 02 02 02 00 00 00 01 01 01 01 01     ................
     76d:	02 02 02 02 02 02 03 03 00 00 01 01 01 01 02 02     ................
     77d:	02 02 03 03 03 03 04 04 00 00 01 01 01 02 02 02     ................
     78d:	03 03 03 03 04 04 04 05 00 00 01 01 02 02 02 03     ................
     79d:	03 03 04 04 05 05 05 06 00 00 01 01 02 02 03 03     ................
     7ad:	04 04 04 05 05 06 06 07 00 01 01 02 02 03 03 04     ................
     7bd:	04 05 05 06 06 07 07 08 00 01 01 02 02 03 03 04     ................
     7cd:	05 05 06 06 07 07 08 08 00 01 01 02 03 03 04 04     ................
     7dd:	05 06 06 07 08 08 09 09 00 01 01 02 03 03 04 05     ................
     7ed:	06 06 07 08 08 09 0a 0a 00 01 02 02 03 04 05 05     ................
     7fd:	06 07 08 08 09 0a 0b 0b 00 01 02 02 03 04 05 06     ................
     80d:	07 07 08 09 0a 0b 0b 0c 00 01 02 03 04 04 05 06     ................
     81d:	07 08 09 0a 0b 0b 0c 0d 00 01 02 03 04 05 06 07     ................
     82d:	08 08 09 0a 0b 0c 0d 0e 00 01 02 03 04 05 06 07     ................
     83d:	08 09 0a 0b 0c 0d 0e 0f 00 01 02 03 04 05 06 07     ................
     84d:	09 0a 0b 0c 0d 0e 0f 10 00 01 02 03 05 06 07 08     ................
     85d:	09 0a 0b 0c 0e 0f 10 11 00 01 02 04 05 06 07 08     ................
     86d:	0a 0b 0c 0d 0e 0f 11 12 00 01 03 04 05 06 08 09     ................
     87d:	0a 0b 0d 0e 0f 10 12 13 00 01 03 04 05 07 08 09     ................
     88d:	0b 0c 0d 0e 10 11 12 14 00 01 03 04 06 07 08 0a     ................
     89d:	0b 0c 0e 0f 11 12 13 15 00 01 03 04 06 07 09 0a     ................
     8ad:	0c 0d 0e 10 11 13 14 16 00 02 03 05 06 08 09 0b     ................
     8bd:	0c 0e 0f 11 12 14 15 17 00 02 03 05 06 08 09 0b     ................
     8cd:	0d 0e 10 11 13 14 16 17 00 02 03 05 07 08 0a 0b     ................
     8dd:	0d 0f 10 12 14 15 17 18 00 02 03 05 07 08 0a 0c     ................
     8ed:	0e 0f 11 13 14 16 18 19 00 02 04 05 07 09 0b 0c     ................
     8fd:	0e 10 12 13 15 17 19 1a 00 02 04 05 07 09 0b 0d     ................
     90d:	0f 10 12 14 16 18 19 1b 00 02 04 06 08 09 0b 0d     ................
     91d:	0f 11 13 15 17 18 1a 1c 00 02 04 06 08 0a 0c 0e     ................
     92d:	10 11 13 15 17 19 1b 1d 00 02 04 06 08 0a 0c 0e     ................
     93d:	10 12 14 16 18 1a 1c 1e 00 02 04 06 08 0a 0c 0e     ................
     94d:	11 13 15 17 19 1b 1d 1f 00 02 04 06 09 0b 0d 0f     ................
     95d:	11 13 15 17 1a 1c 1e 20 00 02 04 07 09 0b 0d 0f     ....... ........
     96d:	12 14 16 18 1a 1c 1f 21 00 02 05 07 09 0b 0e 10     .......!........
     97d:	12 14 17 19 1b 1d 20 22 00 02 05 07 09 0c 0e 10     ...... "........
     98d:	13 15 17 19 1c 1e 20 23 00 02 05 07 0a 0c 0e 11     ...... #........
     99d:	13 15 18 1a 1d 1f 21 24 00 02 05 07 0a 0c 0f 11     ......!$........
     9ad:	14 16 18 1b 1d 20 22 25 00 03 05 08 0a 0d 0f 12     ..... "%........
     9bd:	14 17 19 1c 1e 21 23 26 00 03 05 08 0a 0d 0f 12     .....!#&........
     9cd:	15 17 1a 1c 1f 21 24 26 00 03 05 08 0b 0d 10 12     .....!$&........
     9dd:	15 18 1a 1d 20 22 25 27 00 03 05 08 0b 0d 10 13     .... "%'........
     9ed:	16 18 1b 1e 20 23 26 28 00 03 06 08 0b 0e 11 13     .... #&(........
     9fd:	16 19 1c 1e 21 24 27 29 00 03 06 08 0b 0e 11 14     ....!$')........
     a0d:	17 19 1c 1f 22 25 27 2a 00 03 06 09 0c 0e 11 14     ...."%'*........
     a1d:	17 1a 1d 20 23 25 28 2b 00 03 06 09 0c 0f 12 15     ... #%(+........
     a2d:	18 1a 1d 20 23 26 29 2c 00 03 06 09 0c 0f 12 15     ... #&),........
     a3d:	18 1b 1e 21 24 27 2a 2d 00 03 06 09 0c 0f 12 15     ...!$'*-........
     a4d:	19 1c 1f 22 25 28 2b 2e 00 03 06 09 0d 10 13 16     ..."%(+.........
     a5d:	19 1c 1f 22 26 29 2c 2f 00 03 06 0a 0d 10 13 16     ..."&),/........
     a6d:	1a 1d 20 23 26 29 2d 30                             .. #&)-0

00000a75 <PM_SINE>:
     a75:	00 80 32 80 64 80 96 80 c9 80 fb 80 2d 81 5f 81     ..2.d.......-._.
     a85:	92 81 c4 81 f6 81 28 82 5b 82 8d 82 bf 82 f1 82     ......(.[.......
     a95:	24 83 56 83 88 83 ba 83 ed 83 1f 84 51 84 83 84     $.V.........Q...
     aa5:	b6 84 e8 84 1a 85 4c 85 7e 85 b1 85 e3 85 15 86     ......L.~.......
     ab5:	47 86 7a 86 ac 86 de 86 10 87 42 87 74 87 a7 87     G.z.......B.t...
     ac5:	d9 87 0b 88 3d 88 6f 88 a1 88 d4 88 06 89 38 89     ....=.o.......8.
     ad5:	6a 89 9c 89 ce 89 00 8a 32 8a 65 8a 97 8a c9 8a     j.......2.e.....
     ae5:	fb 8a 2d 8b 5f 8b 91 8b c3 8b f5 8b 27 8c 59 8c     ..-._.......'.Y.
     af5:	8b 8c bd 8c ef 8c 21 8d 53 8d 85 8d b7 8d e9 8d     ......!.S.......
     b05:	1b 8e 4d 8e 7f 8e b1 8e e3 8e 15 8f 47 8f 79 8f     ..M.........G.y.
     b15:	ab 8f dc 8f 0e 90 40 90 72 90 a4 90 d6 90 07 91     ......@.r.......
     b25:	39 91 6b 91 9d 91 cf 91 00 92 32 92 64 92 96 92     9.k.......2.d...
     b35:	c7 92 f9 92 2b 93 5d 93 8e 93 c0 93 f2 93 23 94     ....+.].......#.
     b45:	55 94 86 94 b8 94 ea 94 1b 95 4d 95 7e 95 b0 95     U.........M.~...
     b55:	e1 95 13 96 44 96 76 96 a7 96 d9 96 0a 97 3c 97     ....D.v.......<.
     b65:	6d 97 9f 97 d0 97 01 98 33 98 64 98 95 98 c7 98     m.......3.d.....
     b75:	f8 98 29 99 5b 99 8c 99 bd 99 ee 99 20 9a 51 9a     ..).[....... .Q.
     b85:	82 9a b3 9a e4 9a 15 9b 46 9b 78 9b a9 9b da 9b     ........F.x.....
     b95:	0b 9c 3c 9c 6d 9c 9e 9c cf 9c 00 9d 31 9d 62 9d     ..<.m.......1.b.
     ba5:	93 9d c3 9d f4 9d 25 9e 56 9e 87 9e b8 9e e8 9e     ......%.V.......
     bb5:	19 9f 4a 9f 7b 9f ab 9f dc 9f 0d a0 3d a0 6e a0     ..J.{.......=.n.
     bc5:	9f a0 cf a0 00 a1 30 a1 61 a1 91 a1 c2 a1 f2 a1     ......0.a.......
     bd5:	23 a2 53 a2 84 a2 b4 a2 e4 a2 15 a3 45 a3 75 a3     #.S.........E.u.
     be5:	a6 a3 d6 a3 06 a4 36 a4 67 a4 97 a4 c7 a4 f7 a4     ......6.g.......
     bf5:	27 a5 57 a5 87 a5 b7 a5 e7 a5 17 a6 47 a6 77 a6     '.W.........G.w.
     c05:	a7 a6 d7 a6 07 a7 37 a7 67 a7 97 a7 c6 a7 f6 a7     ......7.g.......
     c15:	26 a8 56 a8 85 a8 b5 a8 e5 a8 14 a9 44 a9 73 a9     &.V.........D.s.
     c25:	a3 a9 d2 a9 02 aa 31 aa 61 aa 90 aa c0 aa ef aa     ......1.a.......
     c35:	1e ab 4e ab 7d ab ac ab db ab 0b ac 3a ac 69 ac     ..N.}.......:.i.
     c45:	98 ac c7 ac f6 ac 25 ad 54 ad 83 ad b2 ad e1 ad     ......%.T.......
     c55:	10 ae 3f ae 6e ae 9d ae cc ae fa ae 29 af 58 af     ..?.n.......).X.
     c65:	86 af b5 af e4 af 12 b0 41 b0 6f b0 9e b0 cc b0     ........A.o.....
     c75:	fb b0 29 b1 58 b1 86 b1 b4 b1 e3 b1 11 b2 3f b2     ..).X.........?.
     c85:	6d b2 9c b2 ca b2 f8 b2 26 b3 54 b3 82 b3 b0 b3     m.......&.T.....
     c95:	de b3 0c b4 3a b4 68 b4 96 b4 c3 b4 f1 b4 1f b5     ....:.h.........
     ca5:	4d b5 7a b5 a8 b5 d6 b5 03 b6 31 b6 5e b6 8c b6     M.z.......1.^...
     cb5:	b9 b6 e7 b6 14 b7 41 b7 6f b7 9c b7 c9 b7 f6 b7     ......A.o.......
     cc5:	24 b8 51 b8 7e b8 ab b8 d8 b8 05 b9 32 b9 5f b9     $.Q.~.......2._.
     cd5:	8c b9 b9 b9 e6 b9 12 ba 3f ba 6c ba 99 ba c5 ba     ........?.l.....
     ce5:	f2 ba 1f bb 4b bb 78 bb a4 bb d1 bb fd bb 29 bc     ....K.x.......).
     cf5:	56 bc 82 bc ae bc db bc 07 bd 33 bd 5f bd 8b bd     V.........3._...
     d05:	b7 bd e3 bd 0f be 3b be 67 be 93 be bf be eb be     ......;.g.......
     d15:	16 bf 42 bf 6e bf 99 bf c5 bf f0 bf 1c c0 47 c0     ..B.n.........G.
     d25:	73 c0 9e c0 ca c0 f5 c0 20 c1 4c c1 77 c1 a2 c1     s....... .L.w...
     d35:	cd c1 f8 c1 23 c2 4e c2 79 c2 a4 c2 cf c2 fa c2     ....#.N.y.......
     d45:	25 c3 50 c3 7a c3 a5 c3 d0 c3 fa c3 25 c4 4f c4     %.P.z.......%.O.
     d55:	7a c4 a4 c4 cf c4 f9 c4 23 c5 4e c5 78 c5 a2 c5     z.......#.N.x...
     d65:	cc c5 f6 c5 20 c6 4a c6 74 c6 9e c6 c8 c6 f2 c6     .... .J.t.......
     d75:	1c c7 46 c7 6f c7 99 c7 c3 c7 ec c7 16 c8 3f c8     ..F.o.........?.
     d85:	69 c8 92 c8 bc c8 e5 c8 0e c9 38 c9 61 c9 8a c9     i.........8.a...
     d95:	b3 c9 dc c9 05 ca 2e ca 57 ca 80 ca a9 ca d2 ca     ........W.......
     da5:	fa ca 23 cb 4c cb 74 cb 9d cb c5 cb ee cb 16 cc     ..#.L.t.........
     db5:	3f cc 67 cc 8f cc b8 cc e0 cc 08 cd 30 cd 58 cd     ?.g.........0.X.
     dc5:	80 cd a8 cd d0 cd f8 cd 20 ce 48 ce 6f ce 97 ce     ........ .H.o...
     dd5:	bf ce e6 ce 0e cf 35 cf 5d cf 84 cf ac cf d3 cf     ......5.].......
     de5:	fa cf 21 d0 49 d0 70 d0 97 d0 be d0 e5 d0 0c d1     ..!.I.p.........
     df5:	33 d1 59 d1 80 d1 a7 d1 ce d1 f4 d1 1b d2 41 d2     3.Y...........A.
     e05:	68 d2 8e d2 b5 d2 db d2 01 d3 28 d3 4e d3 74 d3     h.........(.N.t.
     e15:	9a d3 c0 d3 e6 d3 0c d4 32 d4 58 d4 7d d4 a3 d4     ........2.X.}...
     e25:	c9 d4 ef d4 14 d5 3a d5 5f d5 85 d5 aa d5 cf d5     ......:._.......
     e35:	f4 d5 1a d6 3f d6 64 d6 89 d6 ae d6 d3 d6 f8 d6     ....?.d.........
     e45:	1d d7 42 d7 66 d7 8b d7 b0 d7 d4 d7 f9 d7 1d d8     ..B.f...........
     e55:	42 d8 66 d8 8a d8 af d8 d3 d8 f7 d8 1b d9 3f d9     B.f...........?.
     e65:	63 d9 87 d9 ab d9 cf d9 f3 d9 16 da 3a da 5e da     c...........:.^.
     e75:	81 da a5 da c8 da ec da 0f db 32 db 56 db 79 db     ..........2.V.y.
     e85:	9c db bf db e2 db 05 dc 28 dc 4b dc 6d dc 90 dc     ........(.K.m...
     e95:	b3 dc d6 dc f8 dc 1b dd 3d dd 5f dd 82 dd a4 dd     ........=._.....
     ea5:	c6 dd e9 dd 0b de 2d de 4f de 71 de 93 de b4 de     ......-.O.q.....
     eb5:	d6 de f8 de 1a df 3b df 5d df 7e df a0 df c1 df     ......;.].~.....
     ec5:	e2 df 04 e0 25 e0 46 e0 67 e0 88 e0 a9 e0 ca e0     ....%.F.g.......
     ed5:	eb e0 0c e1 2d e1 4d e1 6e e1 8e e1 af e1 cf e1     ....-.M.n.......
     ee5:	f0 e1 10 e2 30 e2 51 e2 71 e2 91 e2 b1 e2 d1 e2     ....0.Q.q.......
     ef5:	f1 e2 11 e3 30 e3 50 e3 70 e3 8f e3 af e3 ce e3     ....0.P.p.......
     f05:	ee e3 0d e4 2d e4 4c e4 6b e4 8a e4 a9 e4 c8 e4     ....-.L.k.......
     f15:	e7 e4 06 e5 25 e5 44 e5 62 e5 81 e5 a0 e5 be e5     ....%.D.b.......
     f25:	dd e5 fb e5 19 e6 38 e6 56 e6 74 e6 92 e6 b0 e6     ......8.V.t.....
     f35:	ce e6 ec e6 0a e7 28 e7 45 e7 63 e7 81 e7 9e e7     ......(.E.c.....
     f45:	bc e7 d9 e7 f7 e7 14 e8 31 e8 4e e8 6b e8 88 e8     ........1.N.k...
     f55:	a5 e8 c2 e8 df e8 fc e8 19 e9 35 e9 52 e9 6e e9     ..........5.R.n.
     f65:	8b e9 a7 e9 c4 e9 e0 e9 fc e9 18 ea 34 ea 50 ea     ............4.P.
     f75:	6c ea 88 ea a4 ea c0 ea db ea f7 ea 13 eb 2e eb     l...............
     f85:	4a eb 65 eb 80 eb 9c eb b7 eb d2 eb ed eb 08 ec     J.e.............
     f95:	23 ec 3e ec 58 ec 73 ec 8e ec a8 ec c3 ec dd ec     #.>.X.s.........
     fa5:	f8 ec 12 ed 2c ed 47 ed 61 ed 7b ed 95 ed af ed     ....,.G.a.{.....
     fb5:	c9 ed e3 ed fc ed 16 ee 30 ee 49 ee 63 ee 7c ee     ........0.I.c.|.
     fc5:	95 ee af ee c8 ee e1 ee fa ee 13 ef 2c ef 45 ef     ............,.E.
     fd5:	5e ef 76 ef 8f ef a8 ef c0 ef d9 ef f1 ef 09 f0     ^.v.............
     fe5:	22 f0 3a f0 52 f0 6a f0 82 f0 9a f0 b2 f0 ca f0     ".:.R.j.........
     ff5:	e1 f0 f9 f0 11 f1 28 f1 40 f1 57 f1 6e f1 86 f1     ......(.@.W.n...
    1005:	9d f1 b4 f1 cb f1 e2 f1 f9 f1 10 f2 26 f2 3d f2     ............&.=.
    1015:	54 f2 6a f2 81 f2 97 f2 ae f2 c4 f2 da f2 f0 f2     T.j.............
    1025:	06 f3 1c f3 32 f3 48 f3 5e f3 74 f3 89 f3 9f f3     ....2.H.^.t.....
    1035:	b5 f3 ca f3 df f3 f5 f3 0a f4 1f f4 34 f4 49 f4     ............4.I.
    1045:	5e f4 73 f4 88 f4 9d f4 b1 f4 c6 f4 db f4 ef f4     ^.s.............
    1055:	03 f5 18 f5 2c f5 40 f5 54 f5 68 f5 7c f5 90 f5     ....,.@.T.h.|...
    1065:	a4 f5 b8 f5 cc f5 df f5 f3 f5 06 f6 1a f6 2d f6     ..............-.
    1075:	40 f6 53 f6 67 f6 7a f6 8d f6 a0 f6 b2 f6 c5 f6     @.S.g.z.........
    1085:	d8 f6 ea f6 fd f6 10 f7 22 f7 34 f7 47 f7 59 f7     ........".4.G.Y.
    1095:	6b f7 7d f7 8f f7 a1 f7 b3 f7 c4 f7 d6 f7 e8 f7     k.}.............
    10a5:	f9 f7 0b f8 1c f8 2e f8 3f f8 50 f8 61 f8 72 f8     ........?.P.a.r.
    10b5:	83 f8 94 f8 a5 f8 b6 f8 c6 f8 d7 f8 e7 f8 f8 f8     ................
    10c5:	08 f9 19 f9 29 f9 39 f9 49 f9 59 f9 69 f9 79 f9     ....).9.I.Y.i.y.
    10d5:	89 f9 98 f9 a8 f9 b8 f9 c7 f9 d7 f9 e6 f9 f5 f9     ................
    10e5:	04 fa 14 fa 23 fa 32 fa 41 fa 4f fa 5e fa 6d fa     ....#.2.A.O.^.m.
    10f5:	7c fa 8a fa 99 fa a7 fa b5 fa c4 fa d2 fa e0 fa     |...............
    1105:	ee fa fc fa 0a fb 18 fb 25 fb 33 fb 41 fb 4e fb     ........%.3.A.N.
    1115:	5c fb 69 fb 76 fb 83 fb 91 fb 9e fb ab fb b8 fb     \.i.v...........
    1125:	c4 fb d1 fb de fb eb fb f7 fb 04 fc 10 fc 1c fc     ................
    1135:	29 fc 35 fc 41 fc 4d fc 59 fc 65 fc 70 fc 7c fc     ).5.A.M.Y.e.p.|.
    1145:	88 fc 93 fc 9f fc aa fc b6 fc c1 fc cc fc d7 fc     ................
    1155:	e2 fc ed fc f8 fc 03 fd 0e fd 18 fd 23 fd 2e fd     ............#...
    1165:	38 fd 42 fd 4d fd 57 fd 61 fd 6b fd 75 fd 7f fd     8.B.M.W.a.k.u...
    1175:	89 fd 93 fd 9c fd a6 fd b0 fd b9 fd c2 fd cc fd     ................
    1185:	d5 fd de fd e7 fd f0 fd f9 fd 02 fe 0b fe 13 fe     ................
    1195:	1c fe 25 fe 2d fe 36 fe 3e fe 46 fe 4e fe 56 fe     ..%.-.6.>.F.N.V.
    11a5:	5e fe 66 fe 6e fe 76 fe 7e fe 85 fe 8d fe 94 fe     ^.f.n.v.~.......
    11b5:	9c fe a3 fe aa fe b2 fe b9 fe c0 fe c7 fe ce fe     ................
    11c5:	d4 fe db fe e2 fe e8 fe ef fe f5 fe fc fe 02 ff     ................
    11d5:	08 ff 0e ff 14 ff 1a ff 20 ff 26 ff 2c ff 31 ff     ........ .&.,.1.
    11e5:	37 ff 3c ff 42 ff 47 ff 4c ff 52 ff 57 ff 5c ff     7.<.B.G.L.R.W.\.
    11f5:	61 ff 66 ff 6a ff 6f ff 74 ff 78 ff 7d ff 81 ff     a.f.j.o.t.x.}...
    1205:	86 ff 8a ff 8e ff 92 ff 96 ff 9a ff 9e ff a2 ff     ................
    1215:	a6 ff a9 ff ad ff b0 ff b4 ff b7 ff bb ff be ff     ................
    1225:	c1 ff c4 ff c7 ff ca ff cd ff cf ff d2 ff d5 ff     ................
    1235:	d7 ff d9 ff dc ff de ff e0 ff e2 ff e4 ff e6 ff     ................
    1245:	e8 ff ea ff ec ff ee ff ef ff f1 ff f2 ff f3 ff     ................
    1255:	f5 ff f6 ff f7 ff f8 ff f9 ff fa ff fb ff fb ff     ................
    1265:	fc ff fd ff fd ff fe ff fe ff fe ff fe ff fe ff     ................
    1275:	ff ff fe ff fe ff fe ff fe ff fe ff fd ff fd ff     ................
    1285:	fc ff fb ff fb ff fa ff f9 ff f8 ff f7 ff f6 ff     ................
    1295:	f5 ff f3 ff f2 ff f1 ff ef ff ee ff ec ff ea ff     ................
    12a5:	e8 ff e6 ff e4 ff e2 ff e0 ff de ff dc ff d9 ff     ................
    12b5:	d7 ff d5 ff d2 ff cf ff cd ff ca ff c7 ff c4 ff     ................
    12c5:	c1 ff be ff bb ff b7 ff b4 ff b0 ff ad ff a9 ff     ................
    12d5:	a6 ff a2 ff 9e ff 9a ff 96 ff 92 ff 8e ff 8a ff     ................
    12e5:	86 ff 81 ff 7d ff 78 ff 74 ff 6f ff 6a ff 66 ff     ....}.x.t.o.j.f.
    12f5:	61 ff 5c ff 57 ff 52 ff 4c ff 47 ff 42 ff 3c ff     a.\.W.R.L.G.B.<.
    1305:	37 ff 31 ff 2c ff 26 ff 20 ff 1a ff 14 ff 0e ff     7.1.,.&. .......
    1315:	08 ff 02 ff fc fe f5 fe ef fe e8 fe e2 fe db fe     ................
    1325:	d4 fe ce fe c7 fe c0 fe b9 fe b2 fe aa fe a3 fe     ................
    1335:	9c fe 94 fe 8d fe 85 fe 7e fe 76 fe 6e fe 66 fe     ........~.v.n.f.
    1345:	5e fe 56 fe 4e fe 46 fe 3e fe 36 fe 2d fe 25 fe     ^.V.N.F.>.6.-.%.
    1355:	1c fe 13 fe 0b fe 02 fe f9 fd f0 fd e7 fd de fd     ................
    1365:	d5 fd cc fd c2 fd b9 fd b0 fd a6 fd 9c fd 93 fd     ................
    1375:	89 fd 7f fd 75 fd 6b fd 61 fd 57 fd 4d fd 42 fd     ....u.k.a.W.M.B.
    1385:	38 fd 2e fd 23 fd 18 fd 0e fd 03 fd f8 fc ed fc     8...#...........
    1395:	e2 fc d7 fc cc fc c1 fc b6 fc aa fc 9f fc 93 fc     ................
    13a5:	88 fc 7c fc 70 fc 65 fc 59 fc 4d fc 41 fc 35 fc     ..|.p.e.Y.M.A.5.
    13b5:	29 fc 1c fc 10 fc 04 fc f7 fb eb fb de fb d1 fb     )...............
    13c5:	c4 fb b8 fb ab fb 9e fb 91 fb 83 fb 76 fb 69 fb     ............v.i.
    13d5:	5c fb 4e fb 41 fb 33 fb 25 fb 18 fb 0a fb fc fa     \.N.A.3.%.......
    13e5:	ee fa e0 fa d2 fa c4 fa b5 fa a7 fa 99 fa 8a fa     ................
    13f5:	7c fa 6d fa 5e fa 4f fa 41 fa 32 fa 23 fa 14 fa     |.m.^.O.A.2.#...
    1405:	04 fa f5 f9 e6 f9 d7 f9 c7 f9 b8 f9 a8 f9 98 f9     ................
    1415:	89 f9 79 f9 69 f9 59 f9 49 f9 39 f9 29 f9 19 f9     ..y.i.Y.I.9.)...
    1425:	08 f9 f8 f8 e7 f8 d7 f8 c6 f8 b6 f8 a5 f8 94 f8     ................
    1435:	83 f8 72 f8 61 f8 50 f8 3f f8 2e f8 1c f8 0b f8     ..r.a.P.?.......
    1445:	f9 f7 e8 f7 d6 f7 c4 f7 b3 f7 a1 f7 8f f7 7d f7     ..............}.
    1455:	6b f7 59 f7 47 f7 34 f7 22 f7 10 f7 fd f6 ea f6     k.Y.G.4.".......
    1465:	d8 f6 c5 f6 b2 f6 a0 f6 8d f6 7a f6 67 f6 53 f6     ..........z.g.S.
    1475:	40 f6 2d f6 1a f6 06 f6 f3 f5 df f5 cc f5 b8 f5     @.-.............
    1485:	a4 f5 90 f5 7c f5 68 f5 54 f5 40 f5 2c f5 18 f5     ....|.h.T.@.,...
    1495:	03 f5 ef f4 db f4 c6 f4 b1 f4 9d f4 88 f4 73 f4     ..............s.
    14a5:	5e f4 49 f4 34 f4 1f f4 0a f4 f5 f3 df f3 ca f3     ^.I.4...........
    14b5:	b5 f3 9f f3 89 f3 74 f3 5e f3 48 f3 32 f3 1c f3     ......t.^.H.2...
    14c5:	06 f3 f0 f2 da f2 c4 f2 ae f2 97 f2 81 f2 6a f2     ..............j.
    14d5:	54 f2 3d f2 26 f2 10 f2 f9 f1 e2 f1 cb f1 b4 f1     T.=.&...........
    14e5:	9d f1 86 f1 6e f1 57 f1 40 f1 28 f1 11 f1 f9 f0     ....n.W.@.(.....
    14f5:	e1 f0 ca f0 b2 f0 9a f0 82 f0 6a f0 52 f0 3a f0     ..........j.R.:.
    1505:	22 f0 09 f0 f1 ef d9 ef c0 ef a8 ef 8f ef 76 ef     ".............v.
    1515:	5e ef 45 ef 2c ef 13 ef fa ee e1 ee c8 ee af ee     ^.E.,...........
    1525:	95 ee 7c ee 63 ee 49 ee 30 ee 16 ee fc ed e3 ed     ..|.c.I.0.......
    1535:	c9 ed af ed 95 ed 7b ed 61 ed 47 ed 2c ed 12 ed     ......{.a.G.,...
    1545:	f8 ec dd ec c3 ec a8 ec 8e ec 73 ec 58 ec 3e ec     ..........s.X.>.
    1555:	23 ec 08 ec ed eb d2 eb b7 eb 9c eb 80 eb 65 eb     #.............e.
    1565:	4a eb 2e eb 13 eb f7 ea db ea c0 ea a4 ea 88 ea     J...............
    1575:	6c ea 50 ea 34 ea 18 ea fc e9 e0 e9 c4 e9 a7 e9     l.P.4...........
    1585:	8b e9 6e e9 52 e9 35 e9 19 e9 fc e8 df e8 c2 e8     ..n.R.5.........
    1595:	a5 e8 88 e8 6b e8 4e e8 31 e8 14 e8 f7 e7 d9 e7     ....k.N.1.......
    15a5:	bc e7 9e e7 81 e7 63 e7 45 e7 28 e7 0a e7 ec e6     ......c.E.(.....
    15b5:	ce e6 b0 e6 92 e6 74 e6 56 e6 38 e6 19 e6 fb e5     ......t.V.8.....
    15c5:	dd e5 be e5 a0 e5 81 e5 62 e5 44 e5 25 e5 06 e5     ........b.D.%...
    15d5:	e7 e4 c8 e4 a9 e4 8a e4 6b e4 4c e4 2d e4 0d e4     ........k.L.-...
    15e5:	ee e3 ce e3 af e3 8f e3 70 e3 50 e3 30 e3 11 e3     ........p.P.0...
    15f5:	f1 e2 d1 e2 b1 e2 91 e2 71 e2 51 e2 30 e2 10 e2     ........q.Q.0...
    1605:	f0 e1 cf e1 af e1 8e e1 6e e1 4d e1 2d e1 0c e1     ........n.M.-...
    1615:	eb e0 ca e0 a9 e0 88 e0 67 e0 46 e0 25 e0 04 e0     ........g.F.%...
    1625:	e2 df c1 df a0 df 7e df 5d df 3b df 1a df f8 de     ......~.].;.....
    1635:	d6 de b4 de 93 de 71 de 4f de 2d de 0b de e9 dd     ......q.O.-.....
    1645:	c6 dd a4 dd 82 dd 5f dd 3d dd 1b dd f8 dc d6 dc     ......_.=.......
    1655:	b3 dc 90 dc 6d dc 4b dc 28 dc 05 dc e2 db bf db     ....m.K.(.......
    1665:	9c db 79 db 56 db 32 db 0f db ec da c8 da a5 da     ..y.V.2.........
    1675:	81 da 5e da 3a da 16 da f3 d9 cf d9 ab d9 87 d9     ..^.:...........
    1685:	63 d9 3f d9 1b d9 f7 d8 d3 d8 af d8 8a d8 66 d8     c.?...........f.
    1695:	42 d8 1d d8 f9 d7 d4 d7 b0 d7 8b d7 66 d7 42 d7     B...........f.B.
    16a5:	1d d7 f8 d6 d3 d6 ae d6 89 d6 64 d6 3f d6 1a d6     ..........d.?...
    16b5:	f4 d5 cf d5 aa d5 85 d5 5f d5 3a d5 14 d5 ef d4     ........_.:.....
    16c5:	c9 d4 a3 d4 7d d4 58 d4 32 d4 0c d4 e6 d3 c0 d3     ....}.X.2.......
    16d5:	9a d3 74 d3 4e d3 28 d3 01 d3 db d2 b5 d2 8e d2     ..t.N.(.........
    16e5:	68 d2 41 d2 1b d2 f4 d1 ce d1 a7 d1 80 d1 59 d1     h.A...........Y.
    16f5:	33 d1 0c d1 e5 d0 be d0 97 d0 70 d0 49 d0 21 d0     3.........p.I.!.
    1705:	fa cf d3 cf ac cf 84 cf 5d cf 35 cf 0e cf e6 ce     ........].5.....
    1715:	bf ce 97 ce 6f ce 48 ce 20 ce f8 cd d0 cd a8 cd     ....o.H. .......
    1725:	80 cd 58 cd 30 cd 08 cd e0 cc b8 cc 8f cc 67 cc     ..X.0.........g.
    1735:	3f cc 16 cc ee cb c5 cb 9d cb 74 cb 4c cb 23 cb     ?.........t.L.#.
    1745:	fa ca d2 ca a9 ca 80 ca 57 ca 2e ca 05 ca dc c9     ........W.......
    1755:	b3 c9 8a c9 61 c9 38 c9 0e c9 e5 c8 bc c8 92 c8     ....a.8.........
    1765:	69 c8 3f c8 16 c8 ec c7 c3 c7 99 c7 6f c7 46 c7     i.?.........o.F.
    1775:	1c c7 f2 c6 c8 c6 9e c6 74 c6 4a c6 20 c6 f6 c5     ........t.J. ...
    1785:	cc c5 a2 c5 78 c5 4e c5 23 c5 f9 c4 cf c4 a4 c4     ....x.N.#.......
    1795:	7a c4 4f c4 25 c4 fa c3 d0 c3 a5 c3 7a c3 50 c3     z.O.%.......z.P.
    17a5:	25 c3 fa c2 cf c2 a4 c2 79 c2 4e c2 23 c2 f8 c1     %.......y.N.#...
    17b5:	cd c1 a2 c1 77 c1 4c c1 20 c1 f5 c0 ca c0 9e c0     ....w.L. .......
    17c5:	73 c0 47 c0 1c c0 f0 bf c5 bf 99 bf 6e bf 42 bf     s.G.........n.B.
    17d5:	16 bf eb be bf be 93 be 67 be 3b be 0f be e3 bd     ........g.;.....
    17e5:	b7 bd 8b bd 5f bd 33 bd 07 bd db bc ae bc 82 bc     ...._.3.........
    17f5:	56 bc 29 bc fd bb d1 bb a4 bb 78 bb 4b bb 1f bb     V.).......x.K...
    1805:	f2 ba c5 ba 99 ba 6c ba 3f ba 12 ba e6 b9 b9 b9     ......l.?.......
    1815:	8c b9 5f b9 32 b9 05 b9 d8 b8 ab b8 7e b8 51 b8     .._.2.......~.Q.
    1825:	24 b8 f6 b7 c9 b7 9c b7 6f b7 41 b7 14 b7 e7 b6     $.......o.A.....
    1835:	b9 b6 8c b6 5e b6 31 b6 03 b6 d6 b5 a8 b5 7a b5     ....^.1.......z.
    1845:	4d b5 1f b5 f1 b4 c3 b4 96 b4 68 b4 3a b4 0c b4     M.........h.:...
    1855:	de b3 b0 b3 82 b3 54 b3 26 b3 f8 b2 ca b2 9c b2     ......T.&.......
    1865:	6d b2 3f b2 11 b2 e3 b1 b4 b1 86 b1 58 b1 29 b1     m.?.........X.).
    1875:	fb b0 cc b0 9e b0 6f b0 41 b0 12 b0 e4 af b5 af     ......o.A.......
    1885:	86 af 58 af 29 af fa ae cc ae 9d ae 6e ae 3f ae     ..X.).......n.?.
    1895:	10 ae e1 ad b2 ad 83 ad 54 ad 25 ad f6 ac c7 ac     ........T.%.....
    18a5:	98 ac 69 ac 3a ac 0b ac db ab ac ab 7d ab 4e ab     ..i.:.......}.N.
    18b5:	1e ab ef aa c0 aa 90 aa 61 aa 31 aa 02 aa d2 a9     ........a.1.....
    18c5:	a3 a9 73 a9 44 a9 14 a9 e5 a8 b5 a8 85 a8 56 a8     ..s.D.........V.
    18d5:	26 a8 f6 a7 c6 a7 97 a7 67 a7 37 a7 07 a7 d7 a6     &.......g.7.....
    18e5:	a7 a6 77 a6 47 a6 17 a6 e7 a5 b7 a5 87 a5 57 a5     ..w.G.........W.
    18f5:	27 a5 f7 a4 c7 a4 97 a4 67 a4 36 a4 06 a4 d6 a3     '.......g.6.....
    1905:	a6 a3 75 a3 45 a3 15 a3 e4 a2 b4 a2 84 a2 53 a2     ..u.E.........S.
    1915:	23 a2 f2 a1 c2 a1 91 a1 61 a1 30 a1 00 a1 cf a0     #.......a.0.....
    1925:	9f a0 6e a0 3d a0 0d a0 dc 9f ab 9f 7b 9f 4a 9f     ..n.=.......{.J.
    1935:	19 9f e8 9e b8 9e 87 9e 56 9e 25 9e f4 9d c3 9d     ........V.%.....
    1945:	93 9d 62 9d 31 9d 00 9d cf 9c 9e 9c 6d 9c 3c 9c     ..b.1.......m.<.
    1955:	0b 9c da 9b a9 9b 78 9b 46 9b 15 9b e4 9a b3 9a     ......x.F.......
    1965:	82 9a 51 9a 20 9a ee 99 bd 99 8c 99 5b 99 29 99     ..Q. .......[.).
    1975:	f8 98 c7 98 95 98 64 98 33 98 01 98 d0 97 9f 97     ......d.3.......
    1985:	6d 97 3c 97 0a 97 d9 96 a7 96 76 96 44 96 13 96     m.<.......v.D...
    1995:	e1 95 b0 95 7e 95 4d 95 1b 95 ea 94 b8 94 86 94     ....~.M.........
    19a5:	55 94 23 94 f2 93 c0 93 8e 93 5d 93 2b 93 f9 92     U.#.......].+...
    19b5:	c7 92 96 92 64 92 32 92 00 92 cf 91 9d 91 6b 91     ....d.2.......k.
    19c5:	39 91 07 91 d6 90 a4 90 72 90 40 90 0e 90 dc 8f     9.......r.@.....
    19d5:	ab 8f 79 8f 47 8f 15 8f e3 8e b1 8e 7f 8e 4d 8e     ..y.G.........M.
    19e5:	1b 8e e9 8d b7 8d 85 8d 53 8d 21 8d ef 8c bd 8c     ........S.!.....
    19f5:	8b 8c 59 8c 27 8c f5 8b c3 8b 91 8b 5f 8b 2d 8b     ..Y.'......._.-.
    1a05:	fb 8a c9 8a 97 8a 65 8a 32 8a 00 8a ce 89 9c 89     ......e.2.......
    1a15:	6a 89 38 89 06 89 d4 88 a1 88 6f 88 3d 88 0b 88     j.8.......o.=...
    1a25:	d9 87 a7 87 74 87 42 87 10 87 de 86 ac 86 7a 86     ....t.B.......z.
    1a35:	47 86 15 86 e3 85 b1 85 7e 85 4c 85 1a 85 e8 84     G.......~.L.....
    1a45:	b6 84 83 84 51 84 1f 84 ed 83 ba 83 88 83 56 83     ....Q.........V.
    1a55:	24 83 f1 82 bf 82 8d 82 5b 82 28 82 f6 81 c4 81     $.......[.(.....
    1a65:	92 81 5f 81 2d 81 fb 80 c9 80 96 80 64 80 32 80     .._.-.......d.2.
    1a75:	00 80 cd 7f 9b 7f 69 7f 36 7f 04 7f d2 7e a0 7e     ......i.6....~.~
    1a85:	6d 7e 3b 7e 09 7e d7 7d a4 7d 72 7d 40 7d 0e 7d     m~;~.~.}.}r}@}.}
    1a95:	db 7c a9 7c 77 7c 45 7c 12 7c e0 7b ae 7b 7c 7b     .|.|w|E|.|.{.{|{
    1aa5:	49 7b 17 7b e5 7a b3 7a 81 7a 4e 7a 1c 7a ea 79     I{.{.z.z.zNz.z.y
    1ab5:	b8 79 85 79 53 79 21 79 ef 78 bd 78 8b 78 58 78     .y.ySy!y.x.x.xXx
    1ac5:	26 78 f4 77 c2 77 90 77 5e 77 2b 77 f9 76 c7 76     &x.w.w.w^w+w.v.v
    1ad5:	95 76 63 76 31 76 ff 75 cd 75 9a 75 68 75 36 75     .vcv1v.u.u.uhu6u
    1ae5:	04 75 d2 74 a0 74 6e 74 3c 74 0a 74 d8 73 a6 73     .u.t.tnt<t.t.s.s
    1af5:	74 73 42 73 10 73 de 72 ac 72 7a 72 48 72 16 72     tsBs.s.r.rzrHr.r
    1b05:	e4 71 b2 71 80 71 4e 71 1c 71 ea 70 b8 70 86 70     .q.q.qNq.q.p.p.p
    1b15:	54 70 23 70 f1 6f bf 6f 8d 6f 5b 6f 29 6f f8 6e     Tp#p.o.o.o[o)o.n
    1b25:	c6 6e 94 6e 62 6e 30 6e ff 6d cd 6d 9b 6d 69 6d     .n.nbn0n.m.m.mim
    1b35:	38 6d 06 6d d4 6c a2 6c 71 6c 3f 6c 0d 6c dc 6b     8m.m.l.lql?l.l.k
    1b45:	aa 6b 79 6b 47 6b 15 6b e4 6a b2 6a 81 6a 4f 6a     .kykGk.k.j.j.jOj
    1b55:	1e 6a ec 69 bb 69 89 69 58 69 26 69 f5 68 c3 68     .j.i.i.iXi&i.h.h
    1b65:	92 68 60 68 2f 68 fe 67 cc 67 9b 67 6a 67 38 67     .h`h/h.g.g.gjg8g
    1b75:	07 67 d6 66 a4 66 73 66 42 66 11 66 df 65 ae 65     .g.f.fsfBf.f.e.e
    1b85:	7d 65 4c 65 1b 65 ea 64 b9 64 87 64 56 64 25 64     }eLe.e.d.d.dVd%d
    1b95:	f4 63 c3 63 92 63 61 63 30 63 ff 62 ce 62 9d 62     .c.c.cac0c.b.b.b
    1ba5:	6c 62 3c 62 0b 62 da 61 a9 61 78 61 47 61 17 61     lb<b.b.a.axaGa.a
    1bb5:	e6 60 b5 60 84 60 54 60 23 60 f2 5f c2 5f 91 5f     .`.`.`T`#`._._._
    1bc5:	60 5f 30 5f ff 5e cf 5e 9e 5e 6e 5e 3d 5e 0d 5e     `_0_.^.^.^n^=^.^
    1bd5:	dc 5d ac 5d 7b 5d 4b 5d 1b 5d ea 5c ba 5c 8a 5c     .].]{]K].].\.\.\
    1be5:	59 5c 29 5c f9 5b c9 5b 98 5b 68 5b 38 5b 08 5b     Y\)\.[.[.[h[8[.[
    1bf5:	d8 5a a8 5a 78 5a 48 5a 18 5a e8 59 b8 59 88 59     .Z.ZxZHZ.Z.Y.Y.Y
    1c05:	58 59 28 59 f8 58 c8 58 98 58 68 58 39 58 09 58     XY(Y.X.X.XhX9X.X
    1c15:	d9 57 a9 57 7a 57 4a 57 1a 57 eb 56 bb 56 8c 56     .W.WzWJW.W.V.V.V
    1c25:	5c 56 2d 56 fd 55 ce 55 9e 55 6f 55 3f 55 10 55     \V-V.U.U.UoU?U.U
    1c35:	e1 54 b1 54 82 54 53 54 24 54 f4 53 c5 53 96 53     .T.T.TST$T.S.S.S
    1c45:	67 53 38 53 09 53 da 52 ab 52 7c 52 4d 52 1e 52     gS8S.S.R.R|RMR.R
    1c55:	ef 51 c0 51 91 51 62 51 33 51 05 51 d6 50 a7 50     .Q.Q.QbQ3Q.Q.P.P
    1c65:	79 50 4a 50 1b 50 ed 4f be 4f 90 4f 61 4f 33 4f     yPJP.P.O.O.OaO3O
    1c75:	04 4f d6 4e a7 4e 79 4e 4b 4e 1c 4e ee 4d c0 4d     .O.N.NyNKN.N.M.M
    1c85:	92 4d 63 4d 35 4d 07 4d d9 4c ab 4c 7d 4c 4f 4c     .McM5M.M.L.L}LOL
    1c95:	21 4c f3 4b c5 4b 97 4b 69 4b 3c 4b 0e 4b e0 4a     !L.K.K.KiK<K.K.J
    1ca5:	b2 4a 85 4a 57 4a 29 4a fc 49 ce 49 a1 49 73 49     .J.JWJ)J.I.I.IsI
    1cb5:	46 49 18 49 eb 48 be 48 90 48 63 48 36 48 09 48     FI.I.H.H.HcH6H.H
    1cc5:	db 47 ae 47 81 47 54 47 27 47 fa 46 cd 46 a0 46     .G.G.GTG'G.F.F.F
    1cd5:	73 46 46 46 19 46 ed 45 c0 45 93 45 66 45 3a 45     sFFF.F.E.E.EfE:E
    1ce5:	0d 45 e0 44 b4 44 87 44 5b 44 2e 44 02 44 d6 43     .E.D.D.D[D.D.D.C
    1cf5:	a9 43 7d 43 51 43 24 43 f8 42 cc 42 a0 42 74 42     .C}CQC$C.B.B.BtB
    1d05:	48 42 1c 42 f0 41 c4 41 98 41 6c 41 40 41 14 41     HB.B.A.A.AlA@A.A
    1d15:	e9 40 bd 40 91 40 66 40 3a 40 0f 40 e3 3f b8 3f     .@.@.@f@:@.@.?.?
    1d25:	8c 3f 61 3f 35 3f 0a 3f df 3e b3 3e 88 3e 5d 3e     .?a?5?.?.>.>.>]>
    1d35:	32 3e 07 3e dc 3d b1 3d 86 3d 5b 3d 30 3d 05 3d     2>.>.=.=.=[=0=.=
    1d45:	da 3c af 3c 85 3c 5a 3c 2f 3c 05 3c da 3b b0 3b     .<.<.<Z</<.<.;.;
    1d55:	85 3b 5b 3b 30 3b 06 3b dc 3a b1 3a 87 3a 5d 3a     .;[;0;.;.:.:.:]:
    1d65:	33 3a 09 3a df 39 b5 39 8b 39 61 39 37 39 0d 39     3:.:.9.9.9a979.9
    1d75:	e3 38 b9 38 90 38 66 38 3c 38 13 38 e9 37 c0 37     .8.8.8f8<8.8.7.7
    1d85:	96 37 6d 37 43 37 1a 37 f1 36 c7 36 9e 36 75 36     .7m7C7.7.6.6.6u6
    1d95:	4c 36 23 36 fa 35 d1 35 a8 35 7f 35 56 35 2d 35     L6#6.5.5.5.5V5-5
    1da5:	05 35 dc 34 b3 34 8b 34 62 34 3a 34 11 34 e9 33     .5.4.4.4b4:4.4.3
    1db5:	c0 33 98 33 70 33 47 33 1f 33 f7 32 cf 32 a7 32     .3.3p3G3.3.2.2.2
    1dc5:	7f 32 57 32 2f 32 07 32 df 31 b7 31 90 31 68 31     .2W2/2.2.1.1.1h1
    1dd5:	40 31 19 31 f1 30 ca 30 a2 30 7b 30 53 30 2c 30     @1.1.0.0.0{0S0,0
    1de5:	05 30 de 2f b6 2f 8f 2f 68 2f 41 2f 1a 2f f3 2e     .0./././h/A/./..
    1df5:	cc 2e a6 2e 7f 2e 58 2e 31 2e 0b 2e e4 2d be 2d     ......X.1....-.-
    1e05:	97 2d 71 2d 4a 2d 24 2d fe 2c d7 2c b1 2c 8b 2c     .-q-J-$-.,.,.,.,
    1e15:	65 2c 3f 2c 19 2c f3 2b cd 2b a7 2b 82 2b 5c 2b     e,?,.,.+.+.+.+\+
    1e25:	36 2b 10 2b eb 2a c5 2a a0 2a 7a 2a 55 2a 30 2a     6+.+.*.*.*z*U*0*
    1e35:	0b 2a e5 29 c0 29 9b 29 76 29 51 29 2c 29 07 29     .*.).).)v)Q),).)
    1e45:	e2 28 bd 28 99 28 74 28 4f 28 2b 28 06 28 e2 27     .(.(.(t(O(+(.(.'
    1e55:	bd 27 99 27 75 27 50 27 2c 27 08 27 e4 26 c0 26     .'.'u'P','.'.&.&
    1e65:	9c 26 78 26 54 26 30 26 0c 26 e9 25 c5 25 a1 25     .&x&T&0&.&.%.%.%
    1e75:	7e 25 5a 25 37 25 13 25 f0 24 cd 24 a9 24 86 24     ~%Z%7%.%.$.$.$.$
    1e85:	63 24 40 24 1d 24 fa 23 d7 23 b4 23 92 23 6f 23     c$@$.$.#.#.#.#o#
    1e95:	4c 23 29 23 07 23 e4 22 c2 22 a0 22 7d 22 5b 22     L#)#.#."."."}"["
    1ea5:	39 22 16 22 f4 21 d2 21 b0 21 8e 21 6c 21 4b 21     9".".!.!.!.!l!K!
    1eb5:	29 21 07 21 e5 20 c4 20 a2 20 81 20 5f 20 3e 20     )!.!. . . . _ > 
    1ec5:	1d 20 fb 1f da 1f b9 1f 98 1f 77 1f 56 1f 35 1f     . ........w.V.5.
    1ed5:	14 1f f3 1e d2 1e b2 1e 91 1e 71 1e 50 1e 30 1e     ..........q.P.0.
    1ee5:	0f 1e ef 1d cf 1d ae 1d 8e 1d 6e 1d 4e 1d 2e 1d     ..........n.N...
    1ef5:	0e 1d ee 1c cf 1c af 1c 8f 1c 70 1c 50 1c 31 1c     ..........p.P.1.
    1f05:	11 1c f2 1b d2 1b b3 1b 94 1b 75 1b 56 1b 37 1b     ..........u.V.7.
    1f15:	18 1b f9 1a da 1a bb 1a 9d 1a 7e 1a 5f 1a 41 1a     ..........~._.A.
    1f25:	22 1a 04 1a e6 19 c7 19 a9 19 8b 19 6d 19 4f 19     "...........m.O.
    1f35:	31 19 13 19 f5 18 d7 18 ba 18 9c 18 7e 18 61 18     1...........~.a.
    1f45:	43 18 26 18 08 18 eb 17 ce 17 b1 17 94 17 77 17     C.&...........w.
    1f55:	5a 17 3d 17 20 17 03 17 e6 16 ca 16 ad 16 91 16     Z.=. ...........
    1f65:	74 16 58 16 3b 16 1f 16 03 16 e7 15 cb 15 af 15     t.X.;...........
    1f75:	93 15 77 15 5b 15 3f 15 24 15 08 15 ec 14 d1 14     ..w.[.?.$.......
    1f85:	b5 14 9a 14 7f 14 63 14 48 14 2d 14 12 14 f7 13     ......c.H.-.....
    1f95:	dc 13 c1 13 a7 13 8c 13 71 13 57 13 3c 13 22 13     ........q.W.<.".
    1fa5:	07 13 ed 12 d3 12 b8 12 9e 12 84 12 6a 12 50 12     ............j.P.
    1fb5:	36 12 1c 12 03 12 e9 11 cf 11 b6 11 9c 11 83 11     6...............
    1fc5:	6a 11 50 11 37 11 1e 11 05 11 ec 10 d3 10 ba 10     j.P.7...........
    1fd5:	a1 10 89 10 70 10 57 10 3f 10 26 10 0e 10 f6 0f     ....p.W.?.&.....
    1fe5:	dd 0f c5 0f ad 0f 95 0f 7d 0f 65 0f 4d 0f 35 0f     ........}.e.M.5.
    1ff5:	1e 0f 06 0f ee 0e d7 0e bf 0e a8 0e 91 0e 79 0e     ..............y.
    2005:	62 0e 4b 0e 34 0e 1d 0e 06 0e ef 0d d9 0d c2 0d     b.K.4...........
    2015:	ab 0d 95 0d 7e 0d 68 0d 51 0d 3b 0d 25 0d 0f 0d     ....~.h.Q.;.%...
    2025:	f9 0c e3 0c cd 0c b7 0c a1 0c 8b 0c 76 0c 60 0c     ............v.`.
    2035:	4a 0c 35 0c 20 0c 0a 0c f5 0b e0 0b cb 0b b6 0b     J.5. ...........
    2045:	a1 0b 8c 0b 77 0b 62 0b 4e 0b 39 0b 24 0b 10 0b     ....w.b.N.9.$...
    2055:	fc 0a e7 0a d3 0a bf 0a ab 0a 97 0a 83 0a 6f 0a     ..............o.
    2065:	5b 0a 47 0a 33 0a 20 0a 0c 0a f9 09 e5 09 d2 09     [.G.3. .........
    2075:	bf 09 ac 09 98 09 85 09 72 09 5f 09 4d 09 3a 09     ........r._.M.:.
    2085:	27 09 15 09 02 09 ef 08 dd 08 cb 08 b8 08 a6 08     '...............
    2095:	94 08 82 08 70 08 5e 08 4c 08 3b 08 29 08 17 08     ....p.^.L.;.)...
    20a5:	06 08 f4 07 e3 07 d1 07 c0 07 af 07 9e 07 8d 07     ................
    20b5:	7c 07 6b 07 5a 07 49 07 39 07 28 07 18 07 07 07     |.k.Z.I.9.(.....
    20c5:	f7 06 e6 06 d6 06 c6 06 b6 06 a6 06 96 06 86 06     ................
    20d5:	76 06 67 06 57 06 47 06 38 06 28 06 19 06 0a 06     v.g.W.G.8.(.....
    20e5:	fb 05 eb 05 dc 05 cd 05 be 05 b0 05 a1 05 92 05     ................
    20f5:	83 05 75 05 66 05 58 05 4a 05 3b 05 2d 05 1f 05     ..u.f.X.J.;.-...
    2105:	11 05 03 05 f5 04 e7 04 da 04 cc 04 be 04 b1 04     ................
    2115:	a3 04 96 04 89 04 7c 04 6e 04 61 04 54 04 47 04     ......|.n.a.T.G.
    2125:	3b 04 2e 04 21 04 14 04 08 04 fb 03 ef 03 e3 03     ;...!...........
    2135:	d6 03 ca 03 be 03 b2 03 a6 03 9a 03 8f 03 83 03     ................
    2145:	77 03 6c 03 60 03 55 03 49 03 3e 03 33 03 28 03     w.l.`.U.I.>.3.(.
    2155:	1d 03 12 03 07 03 fc 02 f1 02 e7 02 dc 02 d1 02     ................
    2165:	c7 02 bd 02 b2 02 a8 02 9e 02 94 02 8a 02 80 02     ................
    2175:	76 02 6c 02 63 02 59 02 4f 02 46 02 3d 02 33 02     v.l.c.Y.O.F.=.3.
    2185:	2a 02 21 02 18 02 0f 02 06 02 fd 01 f4 01 ec 01     *.!.............
    2195:	e3 01 da 01 d2 01 c9 01 c1 01 b9 01 b1 01 a9 01     ................
    21a5:	a1 01 99 01 91 01 89 01 81 01 7a 01 72 01 6b 01     ..........z.r.k.
    21b5:	63 01 5c 01 55 01 4d 01 46 01 3f 01 38 01 31 01     c.\.U.M.F.?.8.1.
    21c5:	2b 01 24 01 1d 01 17 01 10 01 0a 01 03 01 fd 00     +.$.............
    21d5:	f7 00 f1 00 eb 00 e5 00 df 00 d9 00 d3 00 ce 00     ................
    21e5:	c8 00 c3 00 bd 00 b8 00 b3 00 ad 00 a8 00 a3 00     ................
    21f5:	9e 00 99 00 95 00 90 00 8b 00 87 00 82 00 7e 00     ..............~.
    2205:	79 00 75 00 71 00 6d 00 69 00 65 00 61 00 5d 00     y.u.q.m.i.e.a.].
    2215:	59 00 56 00 52 00 4f 00 4b 00 48 00 44 00 41 00     Y.V.R.O.K.H.D.A.
    2225:	3e 00 3b 00 38 00 35 00 32 00 30 00 2d 00 2a 00     >.;.8.5.2.0.-.*.
    2235:	28 00 26 00 23 00 21 00 1f 00 1d 00 1b 00 19 00     (.&.#.!.........
    2245:	17 00 15 00 13 00 11 00 10 00 0e 00 0d 00 0c 00     ................
    2255:	0a 00 09 00 08 00 07 00 06 00 05 00 04 00 04 00     ................
    2265:	03 00 02 00 02 00 01 00 01 00 01 00 01 00 01 00     ................
    2275:	01 00 01 00 01 00 01 00 01 00 01 00 02 00 02 00     ................
    2285:	03 00 04 00 04 00 05 00 06 00 07 00 08 00 09 00     ................
    2295:	0a 00 0c 00 0d 00 0e 00 10 00 11 00 13 00 15 00     ................
    22a5:	17 00 19 00 1b 00 1d 00 1f 00 21 00 23 00 26 00     ..........!.#.&.
    22b5:	28 00 2a 00 2d 00 30 00 32 00 35 00 38 00 3b 00     (.*.-.0.2.5.8.;.
    22c5:	3e 00 41 00 44 00 48 00 4b 00 4f 00 52 00 56 00     >.A.D.H.K.O.R.V.
    22d5:	59 00 5d 00 61 00 65 00 69 00 6d 00 71 00 75 00     Y.].a.e.i.m.q.u.
    22e5:	79 00 7e 00 82 00 87 00 8b 00 90 00 95 00 99 00     y.~.............
    22f5:	9e 00 a3 00 a8 00 ad 00 b3 00 b8 00 bd 00 c3 00     ................
    2305:	c8 00 ce 00 d3 00 d9 00 df 00 e5 00 eb 00 f1 00     ................
    2315:	f7 00 fd 00 03 01 0a 01 10 01 17 01 1d 01 24 01     ..............$.
    2325:	2b 01 31 01 38 01 3f 01 46 01 4d 01 55 01 5c 01     +.1.8.?.F.M.U.\.
    2335:	63 01 6b 01 72 01 7a 01 81 01 89 01 91 01 99 01     c.k.r.z.........
    2345:	a1 01 a9 01 b1 01 b9 01 c1 01 c9 01 d2 01 da 01     ................
    2355:	e3 01 ec 01 f4 01 fd 01 06 02 0f 02 18 02 21 02     ..............!.
    2365:	2a 02 33 02 3d 02 46 02 4f 02 59 02 63 02 6c 02     *.3.=.F.O.Y.c.l.
    2375:	76 02 80 02 8a 02 94 02 9e 02 a8 02 b2 02 bd 02     v...............
    2385:	c7 02 d1 02 dc 02 e7 02 f1 02 fc 02 07 03 12 03     ................
    2395:	1d 03 28 03 33 03 3e 03 49 03 55 03 60 03 6c 03     ..(.3.>.I.U.`.l.
    23a5:	77 03 83 03 8f 03 9a 03 a6 03 b2 03 be 03 ca 03     w...............
    23b5:	d6 03 e3 03 ef 03 fb 03 08 04 14 04 21 04 2e 04     ............!...
    23c5:	3b 04 47 04 54 04 61 04 6e 04 7c 04 89 04 96 04     ;.G.T.a.n.|.....
    23d5:	a3 04 b1 04 be 04 cc 04 da 04 e7 04 f5 04 03 05     ................
    23e5:	11 05 1f 05 2d 05 3b 05 4a 05 58 05 66 05 75 05     ....-.;.J.X.f.u.
    23f5:	83 05 92 05 a1 05 b0 05 be 05 cd 05 dc 05 eb 05     ................
    2405:	fb 05 0a 06 19 06 28 06 38 06 47 06 57 06 67 06     ......(.8.G.W.g.
    2415:	76 06 86 06 96 06 a6 06 b6 06 c6 06 d6 06 e6 06     v...............
    2425:	f7 06 07 07 18 07 28 07 39 07 49 07 5a 07 6b 07     ......(.9.I.Z.k.
    2435:	7c 07 8d 07 9e 07 af 07 c0 07 d1 07 e3 07 f4 07     |...............
    2445:	06 08 17 08 29 08 3b 08 4c 08 5e 08 70 08 82 08     ....).;.L.^.p...
    2455:	94 08 a6 08 b8 08 cb 08 dd 08 ef 08 02 09 15 09     ................
    2465:	27 09 3a 09 4d 09 5f 09 72 09 85 09 98 09 ac 09     '.:.M._.r.......
    2475:	bf 09 d2 09 e5 09 f9 09 0c 0a 20 0a 33 0a 47 0a     .......... .3.G.
    2485:	5b 0a 6f 0a 83 0a 97 0a ab 0a bf 0a d3 0a e7 0a     [.o.............
    2495:	fc 0a 10 0b 24 0b 39 0b 4e 0b 62 0b 77 0b 8c 0b     ....$.9.N.b.w...
    24a5:	a1 0b b6 0b cb 0b e0 0b f5 0b 0a 0c 20 0c 35 0c     ............ .5.
    24b5:	4a 0c 60 0c 76 0c 8b 0c a1 0c b7 0c cd 0c e3 0c     J.`.v...........
    24c5:	f9 0c 0f 0d 25 0d 3b 0d 51 0d 68 0d 7e 0d 95 0d     ....%.;.Q.h.~...
    24d5:	ab 0d c2 0d d9 0d ef 0d 06 0e 1d 0e 34 0e 4b 0e     ............4.K.
    24e5:	62 0e 79 0e 91 0e a8 0e bf 0e d7 0e ee 0e 06 0f     b.y.............
    24f5:	1e 0f 35 0f 4d 0f 65 0f 7d 0f 95 0f ad 0f c5 0f     ..5.M.e.}.......
    2505:	dd 0f f6 0f 0e 10 26 10 3f 10 57 10 70 10 89 10     ......&.?.W.p...
    2515:	a1 10 ba 10 d3 10 ec 10 05 11 1e 11 37 11 50 11     ............7.P.
    2525:	6a 11 83 11 9c 11 b6 11 cf 11 e9 11 03 12 1c 12     j...............
    2535:	36 12 50 12 6a 12 84 12 9e 12 b8 12 d3 12 ed 12     6.P.j...........
    2545:	07 13 22 13 3c 13 57 13 71 13 8c 13 a7 13 c1 13     ..".<.W.q.......
    2555:	dc 13 f7 13 12 14 2d 14 48 14 63 14 7f 14 9a 14     ......-.H.c.....
    2565:	b5 14 d1 14 ec 14 08 15 24 15 3f 15 5b 15 77 15     ........$.?.[.w.
    2575:	93 15 af 15 cb 15 e7 15 03 16 1f 16 3b 16 58 16     ............;.X.
    2585:	74 16 91 16 ad 16 ca 16 e6 16 03 17 20 17 3d 17     t........... .=.
    2595:	5a 17 77 17 94 17 b1 17 ce 17 eb 17 08 18 26 18     Z.w...........&.
    25a5:	43 18 61 18 7e 18 9c 18 ba 18 d7 18 f5 18 13 19     C.a.~...........
    25b5:	31 19 4f 19 6d 19 8b 19 a9 19 c7 19 e6 19 04 1a     1.O.m...........
    25c5:	22 1a 41 1a 5f 1a 7e 1a 9d 1a bb 1a da 1a f9 1a     ".A._.~.........
    25d5:	18 1b 37 1b 56 1b 75 1b 94 1b b3 1b d2 1b f2 1b     ..7.V.u.........
    25e5:	11 1c 31 1c 50 1c 70 1c 8f 1c af 1c cf 1c ee 1c     ..1.P.p.........
    25f5:	0e 1d 2e 1d 4e 1d 6e 1d 8e 1d ae 1d cf 1d ef 1d     ....N.n.........
    2605:	0f 1e 30 1e 50 1e 71 1e 91 1e b2 1e d2 1e f3 1e     ..0.P.q.........
    2615:	14 1f 35 1f 56 1f 77 1f 98 1f b9 1f da 1f fb 1f     ..5.V.w.........
    2625:	1d 20 3e 20 5f 20 81 20 a2 20 c4 20 e5 20 07 21     . > _ . . . . .!
    2635:	29 21 4b 21 6c 21 8e 21 b0 21 d2 21 f4 21 16 22     )!K!l!.!.!.!.!."
    2645:	39 22 5b 22 7d 22 a0 22 c2 22 e4 22 07 23 29 23     9"["}".".".".#)#
    2655:	4c 23 6f 23 92 23 b4 23 d7 23 fa 23 1d 24 40 24     L#o#.#.#.#.#.$@$
    2665:	63 24 86 24 a9 24 cd 24 f0 24 13 25 37 25 5a 25     c$.$.$.$.$.%7%Z%
    2675:	7e 25 a1 25 c5 25 e9 25 0c 26 30 26 54 26 78 26     ~%.%.%.%.&0&T&x&
    2685:	9c 26 c0 26 e4 26 08 27 2c 27 50 27 75 27 99 27     .&.&.&.','P'u'.'
    2695:	bd 27 e2 27 06 28 2b 28 4f 28 74 28 99 28 bd 28     .'.'.(+(O(t(.(.(
    26a5:	e2 28 07 29 2c 29 51 29 76 29 9b 29 c0 29 e5 29     .(.),)Q)v).).).)
    26b5:	0b 2a 30 2a 55 2a 7a 2a a0 2a c5 2a eb 2a 10 2b     .*0*U*z*.*.*.*.+
    26c5:	36 2b 5c 2b 82 2b a7 2b cd 2b f3 2b 19 2c 3f 2c     6+\+.+.+.+.+.,?,
    26d5:	65 2c 8b 2c b1 2c d7 2c fe 2c 24 2d 4a 2d 71 2d     e,.,.,.,.,$-J-q-
    26e5:	97 2d be 2d e4 2d 0b 2e 31 2e 58 2e 7f 2e a6 2e     .-.-.-..1.X.....
    26f5:	cc 2e f3 2e 1a 2f 41 2f 68 2f 8f 2f b6 2f de 2f     ...../A/h/./././
    2705:	05 30 2c 30 53 30 7b 30 a2 30 ca 30 f1 30 19 31     .0,0S0{0.0.0.0.1
    2715:	40 31 68 31 90 31 b7 31 df 31 07 32 2f 32 57 32     @1h1.1.1.1.2/2W2
    2725:	7f 32 a7 32 cf 32 f7 32 1f 33 47 33 70 33 98 33     .2.2.2.2.3G3p3.3
    2735:	c0 33 e9 33 11 34 3a 34 62 34 8b 34 b3 34 dc 34     .3.3.4:4b4.4.4.4
    2745:	05 35 2d 35 56 35 7f 35 a8 35 d1 35 fa 35 23 36     .5-5V5.5.5.5.5#6
    2755:	4c 36 75 36 9e 36 c7 36 f1 36 1a 37 43 37 6d 37     L6u6.6.6.6.7C7m7
    2765:	96 37 c0 37 e9 37 13 38 3c 38 66 38 90 38 b9 38     .7.7.7.8<8f8.8.8
    2775:	e3 38 0d 39 37 39 61 39 8b 39 b5 39 df 39 09 3a     .8.979a9.9.9.9.:
    2785:	33 3a 5d 3a 87 3a b1 3a dc 3a 06 3b 30 3b 5b 3b     3:]:.:.:.:.;0;[;
    2795:	85 3b b0 3b da 3b 05 3c 2f 3c 5a 3c 85 3c af 3c     .;.;.;.</<Z<.<.<
    27a5:	da 3c 05 3d 30 3d 5b 3d 86 3d b1 3d dc 3d 07 3e     .<.=0=[=.=.=.=.>
    27b5:	32 3e 5d 3e 88 3e b3 3e df 3e 0a 3f 35 3f 61 3f     2>]>.>.>.>.?5?a?
    27c5:	8c 3f b8 3f e3 3f 0f 40 3a 40 66 40 91 40 bd 40     .?.?.?.@:@f@.@.@
    27d5:	e9 40 14 41 40 41 6c 41 98 41 c4 41 f0 41 1c 42     .@.A@AlA.A.A.A.B
    27e5:	48 42 74 42 a0 42 cc 42 f8 42 24 43 51 43 7d 43     HBtB.B.B.B$CQC}C
    27f5:	a9 43 d6 43 02 44 2e 44 5b 44 87 44 b4 44 e0 44     .C.C.D.D[D.D.D.D
    2805:	0d 45 3a 45 66 45 93 45 c0 45 ed 45 19 46 46 46     .E:EfE.E.E.E.FFF
    2815:	73 46 a0 46 cd 46 fa 46 27 47 54 47 81 47 ae 47     sF.F.F.F'GTG.G.G
    2825:	db 47 09 48 36 48 63 48 90 48 be 48 eb 48 18 49     .G.H6HcH.H.H.H.I
    2835:	46 49 73 49 a1 49 ce 49 fc 49 29 4a 57 4a 85 4a     FIsI.I.I.I)JWJ.J
    2845:	b2 4a e0 4a 0e 4b 3c 4b 69 4b 97 4b c5 4b f3 4b     .J.J.K<KiK.K.K.K
    2855:	21 4c 4f 4c 7d 4c ab 4c d9 4c 07 4d 35 4d 63 4d     !LOL}L.L.L.M5McM
    2865:	92 4d c0 4d ee 4d 1c 4e 4b 4e 79 4e a7 4e d6 4e     .M.M.M.NKNyN.N.N
    2875:	04 4f 33 4f 61 4f 90 4f be 4f ed 4f 1b 50 4a 50     .O3OaO.O.O.O.PJP
    2885:	79 50 a7 50 d6 50 05 51 33 51 62 51 91 51 c0 51     yP.P.P.Q3QbQ.Q.Q
    2895:	ef 51 1e 52 4d 52 7c 52 ab 52 da 52 09 53 38 53     .Q.RMR|R.R.R.S8S
    28a5:	67 53 96 53 c5 53 f4 53 24 54 53 54 82 54 b1 54     gS.S.S.S$TST.T.T
    28b5:	e1 54 10 55 3f 55 6f 55 9e 55 ce 55 fd 55 2d 56     .T.U?UoU.U.U.U-V
    28c5:	5c 56 8c 56 bb 56 eb 56 1a 57 4a 57 7a 57 a9 57     \V.V.V.V.WJWzW.W
    28d5:	d9 57 09 58 39 58 68 58 98 58 c8 58 f8 58 28 59     .W.X9XhX.X.X.X(Y
    28e5:	58 59 88 59 b8 59 e8 59 18 5a 48 5a 78 5a a8 5a     XY.Y.Y.Y.ZHZxZ.Z
    28f5:	d8 5a 08 5b 38 5b 68 5b 98 5b c9 5b f9 5b 29 5c     .Z.[8[h[.[.[.[)\
    2905:	59 5c 8a 5c ba 5c ea 5c 1b 5d 4b 5d 7b 5d ac 5d     Y\.\.\.\.]K]{].]
    2915:	dc 5d 0d 5e 3d 5e 6e 5e 9e 5e cf 5e ff 5e 30 5f     .].^=^n^.^.^.^0_
    2925:	60 5f 91 5f c2 5f f2 5f 23 60 54 60 84 60 b5 60     `_._._._#`T`.`.`
    2935:	e6 60 17 61 47 61 78 61 a9 61 da 61 0b 62 3c 62     .`.aGaxa.a.a.b<b
    2945:	6c 62 9d 62 ce 62 ff 62 30 63 61 63 92 63 c3 63     lb.b.b.b0cac.c.c
    2955:	f4 63 25 64 56 64 87 64 b9 64 ea 64 1b 65 4c 65     .c%dVd.d.d.d.eLe
    2965:	7d 65 ae 65 df 65 11 66 42 66 73 66 a4 66 d6 66     }e.e.e.fBfsf.f.f
    2975:	07 67 38 67 6a 67 9b 67 cc 67 fe 67 2f 68 60 68     .g8gjg.g.g.g/h`h
    2985:	92 68 c3 68 f5 68 26 69 58 69 89 69 bb 69 ec 69     .h.h.h&iXi.i.i.i
    2995:	1e 6a 4f 6a 81 6a b2 6a e4 6a 15 6b 47 6b 79 6b     .jOj.j.j.j.kGkyk
    29a5:	aa 6b dc 6b 0d 6c 3f 6c 71 6c a2 6c d4 6c 06 6d     .k.k.l?lql.l.l.m
    29b5:	38 6d 69 6d 9b 6d cd 6d ff 6d 30 6e 62 6e 94 6e     8mim.m.m.m0nbn.n
    29c5:	c6 6e f8 6e 29 6f 5b 6f 8d 6f bf 6f f1 6f 23 70     .n.n)o[o.o.o.o#p
    29d5:	54 70 86 70 b8 70 ea 70 1c 71 4e 71 80 71 b2 71     Tp.p.p.p.qNq.q.q
    29e5:	e4 71 16 72 48 72 7a 72 ac 72 de 72 10 73 42 73     .q.rHrzr.r.r.sBs
    29f5:	74 73 a6 73 d8 73 0a 74 3c 74 6e 74 a0 74 d2 74     ts.s.s.t<tnt.t.t
    2a05:	04 75 36 75 68 75 9a 75 cd 75 ff 75 31 76 63 76     .u6uhu.u.u.u1vcv
    2a15:	95 76 c7 76 f9 76 2b 77 5e 77 90 77 c2 77 f4 77     .v.v.v+w^w.w.w.w
    2a25:	26 78 58 78 8b 78 bd 78 ef 78 21 79 53 79 85 79     &xXx.x.x.x!ySy.y
    2a35:	b8 79 ea 79 1c 7a 4e 7a 81 7a b3 7a e5 7a 17 7b     .y.y.zNz.z.z.z.{
    2a45:	49 7b 7c 7b ae 7b e0 7b 12 7c 45 7c 77 7c a9 7c     I{|{.{.{.|E|w|.|
    2a55:	db 7c 0e 7d 40 7d 72 7d a4 7d d7 7d 09 7e 3b 7e     .|.}@}r}.}.}.~;~
    2a65:	6d 7e a0 7e d2 7e 04 7f 36 7f 69 7f 9b 7f cd 7f     m~.~.~..6.i.....

00002a75 <PM_UNKNOWN_01>:
    2a75:	0d 0a 3f 3f 3f 20 75 6e 6b 6e 6f 77 6e 20 63 6f     ..??? unknown co
    2a85:	6d 6d 61 6e 64 20 2d 20 66 6f 72 20 61 73 73 69     mmand - for assi
    2a95:	73 74 61 6e 63 65 20 65 6e 74 65 72 20 20 68 65     stance enter  he
    2aa5:	6c 70 0d 0a 00                                      lp...

00002aaa <PM_IP_CMD_pt>:
    2aaa:	70 74 3d 00                                         pt=.

00002aae <PM_IP_CMD_kb>:
    2aae:	6b 62 3d 00                                         kb=.

00002ab2 <PM_IP_CMD_help>:
    2ab2:	68 65 6c 70 00                                      help.

00002ab7 <PM_IP_CMD_info>:
    2ab7:	69 6e 66 6f 3d 00                                   info=.

00002abd <PM_IP_CMD_eb>:
    2abd:	65 62 3d 00                                         eb=.

00002ac1 <PM_IP_CMD_dds>:
    2ac1:	64 64 73 3d 00                                      dds=.

00002ac6 <PM_IP_CMD_dac>:
    2ac6:	64 61 63 3d 00                                      dac=.

00002acb <PM_IP_CMD_bl>:
    2acb:	62 6c 3d 00                                         bl=.

00002acf <PM_IP_CMD_bias>:
    2acf:	62 69 61 73 3d 00                                   bias=.

00002ad5 <PM_IP_CMD_adc>:
    2ad5:	61 64 63 3d 00                                      adc=.

00002ada <PM_IP_CMD_CmdLine>:
    2ada:	0d 0a 3e 20 00                                      ..> .

00002adf <PM_IP_CMD_NewLine>:
    2adf:	0d 0a 00                                            ...

00002ae2 <PM_HELP_PT>:
    2ae2:	70 74 3d 09 09 30 3a 20 70 69 74 63 68 20 74 6f     pt=..0: pitch to
    2af2:	6e 65 20 4f 46 46 2c 20 31 3a 20 74 75 72 6e 20     ne OFF, 1: turn 
    2b02:	73 70 65 65 64 2c 20 32 3a 20 76 61 72 69 6f 6d     speed, 2: variom
    2b12:	65 74 65 72 0d 0a 00                                eter...

00002b19 <PM_HELP_KB>:
    2b19:	6b 62 3d 09 09 30 3a 20 6b 65 79 20 62 65 65 70     kb=..0: key beep
    2b29:	20 4f 46 46 2c 20 31 3a 20 4f 4e 0d 0a 00            OFF, 1: ON...

00002b37 <PM_HELP_INFO>:
    2b37:	69 6e 66 6f 3d 09 09 30 3a 20 4f 46 46 2c 20 31     info=..0: OFF, 1
    2b47:	3a 20 4f 4e 0d 0a 00                                : ON...

00002b4e <PM_HELP_HELP>:
    2b4e:	68 65 6c 70 09 09 54 68 69 73 20 69 6e 66 6f 72     help..This infor
    2b5e:	6d 61 74 69 6f 6e 20 70 61 67 65 20 61 62 6f 75     mation page abou
    2b6e:	74 20 61 6c 6c 20 61 76 61 69 6c 61 62 6c 65 20     t all available 
    2b7e:	63 6f 6d 6d 61 6e 64 73 0d 0a 00                    commands...

00002b89 <PM_HELP_EB>:
    2b89:	65 62 3d 09 09 30 3a 20 65 72 72 6f 72 20 62 65     eb=..0: error be
    2b99:	65 70 20 4f 46 46 2c 20 31 3a 20 4f 4e 0d 0a 00     ep OFF, 1: ON...

00002ba9 <PM_HELP_DDS_2>:
    2ba9:	63 3a 20 73 74 61 72 74 69 6e 67 20 70 68 61 73     c: starting phas
    2bb9:	65 20 6f 66 20 44 44 53 31 2d 44 44 53 30 20 64     e of DDS1-DDS0 d
    2bc9:	65 67 0d 0a 00                                      eg...

00002bce <PM_HELP_DDS_1>:
    2bce:	64 64 73 3d 61 2c 62 2c 63 09 61 3a 20 44 44 53     dds=a,b,c.a: DDS
    2bde:	30 20 66 72 65 71 75 65 6e 63 79 20 6d 48 7a 2c     0 frequency mHz,
    2bee:	20 62 3a 20 44 44 53 31 20 6d 48 7a 2c 20 00         b: DDS1 mHz, .

00002bfd <PM_HELP_DAC>:
    2bfd:	64 61 63 3d 09 09 30 3a 20 74 75 72 6e 20 44 41     dac=..0: turn DA
    2c0d:	43 42 20 6f 66 66 2c 20 31 3a 20 74 75 72 6e 20     CB off, 1: turn 
    2c1d:	44 41 43 42 20 6f 6e 0d 0a 00                       DACB on...

00002c27 <PM_HELP_BL>:
    2c27:	62 6c 3d 09 09 30 2d 32 35 35 3a 20 62 61 63 6b     bl=..0-255: back
    2c37:	6c 69 67 68 74 20 50 57 4d 2c 20 2d 31 3a 20 41     light PWM, -1: A
    2c47:	55 54 4f 2c 20 2d 32 3a 20 53 50 45 43 49 41 4c     UTO, -2: SPECIAL
    2c57:	0d 0a 00                                            ...

00002c5a <PM_HELP_BIAS>:
    2c5a:	62 69 61 73 3d 09 09 30 2d 36 33 3a 20 62 69 61     bias=..0-63: bia
    2c6a:	73 20 76 6f 6c 74 61 67 65 20 66 6f 72 20 4c 43     s voltage for LC
    2c7a:	44 20 63 6f 6e 74 72 61 73 74 0d 0a 00              D contrast...

00002c87 <PM_HELP_ADC>:
    2c87:	61 64 63 3d 09 09 30 3a 20 74 75 72 6e 20 41 44     adc=..0: turn AD
    2c97:	43 41 20 61 6e 64 20 41 44 43 42 20 6f 66 66 2c     CA and ADCB off,
    2ca7:	20 31 3a 20 74 75 72 6e 20 41 44 43 41 20 61 6e      1: turn ADCA an
    2cb7:	64 20 41 44 43 42 20 6f 6e 0d 0a 00                 d ADCB on...

00002cc3 <PM_HELP_HDR>:
    2cc3:	0d 0a 0d 0a 0d 0a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a     ......**********
    2cd3:	2a 2a 0d 0a 2a 20 43 4f 4d 4d 41 4e 44 53 20 2a     **..* COMMANDS *
    2ce3:	0d 0a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 0d 0a     ..************..
    2cf3:	0d 0a 00                                            ...

00002cf6 <PM_FORMAT_5F3>:
    2cf6:	25 35 2e 33 66 00                                   %5.3f.

00002cfc <PM_FORMAT_4F1>:
    2cfc:	25 34 2e 31 66 00                                   %4.1f.

00002d02 <PM_FORMAT_07F2>:
    2d02:	25 30 37 2e 32 66 00                                %07.2f.

00002d09 <PM_FORMAT_05F2>:
    2d09:	25 30 35 2e 32 66 00                                %05.2f.

00002d10 <PM_TWI1_INIT_ONBOARD_01>:
    2d10:	2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 0d 0a 0d 0a 00     -----------.....

00002d20 <PM_TWI1_INIT_BARO_06>:
    2d20:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    2d30:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    2d40:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00002d51 <PM_TWI1_INIT_BARO_05>:
    2d51:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    2d61:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00002d6f <PM_TWI1_INIT_BARO_04>:
    2d6f:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    2d7f:	44 20 72 65 61 64 69 6e 67 20 50 52 4f 4d 20 61     D reading PROM a
    2d8f:	64 64 72 65 73 73 20 25 64 2e 20 28 73 63 3d 25     ddress %d. (sc=%
    2d9f:	64 29 0d 0a 00                                      d)...

00002da4 <PM_TWI1_INIT_BARO_03>:
    2da4:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42 61 72     TWI-onboard: Bar
    2db4:	6f 20 4d 53 35 36 30 37 30 32 42 41 30 33 2d 35     o MS560702BA03-5
    2dc4:	30 20 2d 20 20 20 20 20 73 65 72 69 61 6c 23 3a     0 -     serial#:
    2dd4:	20 25 64 0d 0a 00                                    %d...

00002dda <PM_TWI1_INIT_BARO_02>:
    2dda:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    2dea:	44 20 72 65 61 64 69 6e 67 20 73 65 72 69 61 6c     D reading serial
    2dfa:	2f 43 52 43 20 77 6f 72 64 2e 20 28 73 63 3d 25     /CRC word. (sc=%
    2e0a:	64 29 0d 0a 00                                      d)...

00002e0f <PM_TWI1_INIT_BARO_01>:
    2e0f:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42     ..TWI-onboard: B
    2e1f:	61 72 6f 20 4d 53 35 36 30 37 30 32 42 41 30 33     aro MS560702BA03
    2e2f:	2d 35 30 20 2d 20 49 32 43 20 61 64 64 72 65 73     -50 - I2C addres
    2e3f:	73 3a 20 30 78 25 30 32 58 0d 0a 00                 s: 0x%02X...

00002e4b <PM_TWI1_INIT_GYRO_05>:
    2e4b:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    2e5b:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    2e6b:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00002e7c <PM_TWI1_INIT_GYRO_04>:
    2e7c:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    2e8c:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00002e9a <PM_TWI1_INIT_GYRO_03>:
    2e9a:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    2eaa:	6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 20 20 20     o MPU-9250 -    
    2eba:	20 76 65 72 73 69 6f 6e 3a 20 30 78 25 30 32 58      version: 0x%02X
    2eca:	2c 20 30 78 25 30 32 58 0d 0a 00                    , 0x%02X...

00002ed5 <PM_TWI1_INIT_GYRO_02>:
    2ed5:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    2ee5:	6f 20 4d 50 55 2d 39 32 35 30 20 20 20 2d 20 20     o MPU-9250   -  
    2ef5:	20 27 72 65 73 65 74 20 31 27 20 62 61 64 20 72      'reset 1' bad r
    2f05:	65 73 70 6f 6e 73 65 0d 0a 00                       esponse...

00002f0f <PM_TWI1_INIT_GYRO_01>:
    2f0f:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47     ..TWI-onboard: G
    2f1f:	79 72 6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 49     yro MPU-9250 - I
    2f2f:	32 43 20 61 64 64 72 65 73 73 3a 20 30 78 25 30     2C address: 0x%0
    2f3f:	32 58 2c 20 30 78 25 30 32 58 0d 0a 00              2X, 0x%02X...

00002f4c <PM_TWI1_INIT_HYGRO_05>:
    2f4c:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    2f5c:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    2f6c:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00002f7d <PM_TWI1_INIT_HYGRO_04>:
    2f7d:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    2f8d:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00002f9b <PM_TWI1_INIT_HYGRO_03>:
    2f9b:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    2fab:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    2fbb:	20 73 74 61 74 75 73 3a 20 30 78 25 30 32 58 0d      status: 0x%02X.
    2fcb:	0a 00                                               ..

00002fcd <PM_TWI1_INIT_HYGRO_02>:
    2fcd:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    2fdd:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    2fed:	20 61 64 64 72 65 73 73 20 4e 41 43 4b 20 2f 20      address NACK / 
    2ffd:	27 62 72 65 61 6b 27 20 62 61 64 20 72 65 73 70     'break' bad resp
    300d:	6f 6e 73 65 0d 0a 00                                onse...

00003014 <PM_TWI1_INIT_HYGRO_01>:
    3014:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48     ..TWI-onboard: H
    3024:	79 67 72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d     ygro SHT31-DIS -
    3034:	20 49 32 43 20 61 64 64 72 65 73 73 3a 20 30 78      I2C address: 0x
    3044:	25 30 32 58 0d 0a 00                                %02X...

0000304b <PM_INFO_PART_L2P4>:
    304b:	47 79 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e 32     Gyro_Temp=%+06.2
    305b:	66 43 20 28 25 2b 30 36 64 29 0d 0a 0d 0a 00        fC (%+06d).....

0000306a <PM_INFO_PART_L2P3B>:
    306a:	4d 7a 3d 25 2b 30 37 2e 33 66 75 54 20 28 25 2b     Mz=%+07.3fuT (%+
    307a:	30 36 64 29 09 20 09 00                             06d). ..

00003082 <PM_INFO_PART_L2P3A>:
    3082:	4d 78 3d 25 2b 30 37 2e 33 66 75 54 20 28 25 2b     Mx=%+07.3fuT (%+
    3092:	30 36 64 29 2c 20 4d 79 3d 25 2b 30 37 2e 33 66     06d), My=%+07.3f
    30a2:	75 54 20 28 25 2b 30 36 64 29 2c 20 00              uT (%+06d), .

000030af <PM_INFO_PART_L2P2B>:
    30af:	47 7a 3d 25 2b 30 37 2e 32 66 64 70 73 20 28 25     Gz=%+07.2fdps (%
    30bf:	30 36 64 29 09 20 09 00                             06d). ..

000030c7 <PM_INFO_PART_L2P2A>:
    30c7:	47 78 3d 25 2b 30 37 2e 32 66 64 70 73 20 28 25     Gx=%+07.2fdps (%
    30d7:	2b 30 36 64 29 2c 20 47 79 3d 25 2b 30 37 2e 32     +06d), Gy=%+07.2
    30e7:	66 64 70 73 20 28 25 2b 30 36 64 29 2c 20 00        fdps (%+06d), .

000030f6 <PM_INFO_PART_L2P1B>:
    30f6:	41 7a 3d 25 2b 30 35 2e 33 66 67 20 28 25 2b 30     Az=%+05.3fg (%+0
    3106:	36 64 29 09 20 09 00                                6d). ..

0000310d <PM_INFO_PART_L2P1A>:
    310d:	09 41 78 3d 25 2b 30 35 2e 33 66 67 20 28 25 2b     .Ax=%+05.3fg (%+
    311d:	30 36 64 29 2c 20 41 79 3d 25 2b 30 35 2e 33 66     06d), Ay=%+05.3f
    312d:	67 20 28 25 2b 30 36 64 29 2c 20 00                 g (%+06d), .

00003139 <PM_INFO_PART_L1P3>:
    3139:	48 79 67 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e     Hygro_Temp=%+06.
    3149:	32 66 43 2c 20 48 79 67 72 6f 5f 52 65 6c 48 3d     2fC, Hygro_RelH=
    3159:	25 30 35 2e 32 66 25 25 0d 0a 00                    %05.2f%%...

00003164 <PM_INFO_PART_L1P2>:
    3164:	42 61 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e 32     Baro_Temp=%+06.2
    3174:	66 43 2c 20 42 61 72 6f 5f 50 3d 25 37 2e 32 66     fC, Baro_P=%7.2f
    3184:	68 50 61 09 20 09 00                                hPa. ..

0000318b <PM_INFO_PART_L1P1C>:
    318b:	6d 50 5f 54 65 6d 70 3d 25 2b 30 36 2e 32 66 43     mP_Temp=%+06.2fC
    319b:	09 20 09 00                                         . ..

0000319f <PM_INFO_PART_L1P1B>:
    319f:	55 61 64 63 34 3d 25 34 64 20 6d 56 2c 20 55 61     Uadc4=%4d mV, Ua
    31af:	64 63 35 3d 25 34 64 20 6d 56 2c 20 55 73 69 6c     dc5=%4d mV, Usil
    31bf:	3d 25 34 64 20 6d 56 2c 20 00                       =%4d mV, .

000031c9 <PM_INFO_PART_L1P1A>:
    31c9:	54 69 6d 65 20 3d 20 25 30 36 6c 64 3a 20 55 76     Time = %06ld: Uv
    31d9:	63 6f 3d 25 34 64 20 6d 56 2c 20 55 35 76 3d 25     co=%4d mV, U5v=%
    31e9:	34 64 20 6d 56 2c 20 55 62 61 74 3d 25 34 64 20     4d mV, Ubat=%4d 
    31f9:	6d 56 2c 20 00                                      mV, .

000031fe <PM_USBINIT_HEADER_04>:
    31fe:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
    320e:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 0d     ===============.
    321e:	0a 0d 0a 00                                         ....

00003222 <PM_USBINIT_HEADER_03>:
    3222:	46 69 6e 64 4d 65 53 41 54 20 2d 20 55 53 42 20     FindMeSAT - USB 
    3232:	6c 6f 67 67 69 6e 67 20 73 74 61 72 74 65 64 0d     logging started.
    3242:	0a 00                                               ..

00003244 <PM_USBINIT_HEADER_02>:
    3244:	25 63 0d 0a 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     %c..============
    3254:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
    3264:	3d 3d 3d 0d 0a 00                                   ===...

0000326a <PM_USBINIT_HEADER_01>:
    326a:	0d 0a 0d 0a 0d 0a 00 00                             ........

00003272 <__ctors_end>:
    3272:	11 24       	eor	r1, r1
    3274:	1f be       	out	0x3f, r1	; 63
    3276:	cf ef       	ldi	r28, 0xFF	; 255
    3278:	cd bf       	out	0x3d, r28	; 61
    327a:	df e5       	ldi	r29, 0x5F	; 95
    327c:	de bf       	out	0x3e, r29	; 62
    327e:	00 e0       	ldi	r16, 0x00	; 0
    3280:	0c bf       	out	0x3c, r16	; 60

00003282 <__do_copy_data>:
    3282:	11 e2       	ldi	r17, 0x21	; 33
    3284:	a0 e0       	ldi	r26, 0x00	; 0
    3286:	b0 e2       	ldi	r27, 0x20	; 32
    3288:	ea ee       	ldi	r30, 0xEA	; 234
    328a:	fb ee       	ldi	r31, 0xEB	; 235
    328c:	00 e0       	ldi	r16, 0x00	; 0
    328e:	0b bf       	out	0x3b, r16	; 59
    3290:	02 c0       	rjmp	.+4      	; 0x3296 <__do_copy_data+0x14>
    3292:	07 90       	elpm	r0, Z+
    3294:	0d 92       	st	X+, r0
    3296:	ac 3c       	cpi	r26, 0xCC	; 204
    3298:	b1 07       	cpc	r27, r17
    329a:	d9 f7       	brne	.-10     	; 0x3292 <__do_copy_data+0x10>

0000329c <__do_clear_bss>:
    329c:	28 e2       	ldi	r18, 0x28	; 40
    329e:	ac ec       	ldi	r26, 0xCC	; 204
    32a0:	b1 e2       	ldi	r27, 0x21	; 33
    32a2:	01 c0       	rjmp	.+2      	; 0x32a6 <.do_clear_bss_start>

000032a4 <.do_clear_bss_loop>:
    32a4:	1d 92       	st	X+, r1

000032a6 <.do_clear_bss_start>:
    32a6:	a1 3a       	cpi	r26, 0xA1	; 161
    32a8:	b2 07       	cpc	r27, r18
    32aa:	e1 f7       	brne	.-8      	; 0x32a4 <.do_clear_bss_loop>
    32ac:	0e 94 97 57 	call	0xaf2e	; 0xaf2e <main>
    32b0:	0c 94 f3 75 	jmp	0xebe6	; 0xebe6 <_exit>

000032b4 <__bad_interrupt>:
    32b4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000032b8 <nvm_init>:
#include "conf_nvm.h"
#include "nvm.h"

status_code_t nvm_init(mem_type_t mem)
{
	switch (mem) {
    32b8:	83 30       	cpi	r24, 0x03	; 3
    32ba:	10 f4       	brcc	.+4      	; 0x32c0 <nvm_init+0x8>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    32bc:	80 e0       	ldi	r24, 0x00	; 0
    32be:	08 95       	ret
		}
		break;
#endif

	default:
		return ERR_INVALID_ARG;
    32c0:	88 ef       	ldi	r24, 0xF8	; 248
	}

	return STATUS_OK;
}
    32c2:	08 95       	ret

000032c4 <dma_interrupt>:
 * dma_set_callback() function.
 *
 * \param num DMA channel number to handle interrupt for
 */
static void dma_interrupt(const dma_channel_num_t num)
{
    32c4:	cf 93       	push	r28
    32c6:	df 93       	push	r29
	enum dma_channel_status status;
	DMA_CH_t *channel;

	channel = dma_get_channel_address_from_num(num);
    32c8:	48 2f       	mov	r20, r24
    32ca:	50 e0       	ldi	r21, 0x00	; 0
    32cc:	fa 01       	movw	r30, r20
    32ce:	71 96       	adiw	r30, 0x11	; 17
    32d0:	e2 95       	swap	r30
    32d2:	f2 95       	swap	r31
    32d4:	f0 7f       	andi	r31, 0xF0	; 240
    32d6:	fe 27       	eor	r31, r30
    32d8:	e0 7f       	andi	r30, 0xF0	; 240
    32da:	fe 27       	eor	r31, r30
 * \return Channel status given by a \ref dma_channel_status
 */
static inline enum dma_channel_status dma_get_channel_status(
		dma_channel_num_t num)
{
	uint8_t busy_pending    = DMA.STATUS;
    32dc:	a0 e0       	ldi	r26, 0x00	; 0
    32de:	b1 e0       	ldi	r27, 0x01	; 1
    32e0:	14 96       	adiw	r26, 0x04	; 4
    32e2:	9c 91       	ld	r25, X
    32e4:	14 97       	sbiw	r26, 0x04	; 4
	uint8_t error_completed = DMA.INTFLAGS;
    32e6:	13 96       	adiw	r26, 0x03	; 3
    32e8:	6c 91       	ld	r22, X

	/*
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
    32ea:	da 01       	movw	r26, r20
    32ec:	14 96       	adiw	r26, 0x04	; 4
    32ee:	21 e0       	ldi	r18, 0x01	; 1
    32f0:	30 e0       	ldi	r19, 0x00	; 0
    32f2:	e9 01       	movw	r28, r18
    32f4:	08 2e       	mov	r0, r24
    32f6:	02 c0       	rjmp	.+4      	; 0x32fc <dma_interrupt+0x38>
    32f8:	cc 0f       	add	r28, r28
    32fa:	dd 1f       	adc	r29, r29
    32fc:	0a 94       	dec	r0
    32fe:	e2 f7       	brpl	.-8      	; 0x32f8 <dma_interrupt+0x34>
    3300:	0a 2e       	mov	r0, r26
    3302:	02 c0       	rjmp	.+4      	; 0x3308 <dma_interrupt+0x44>
    3304:	22 0f       	add	r18, r18
    3306:	33 1f       	adc	r19, r19
    3308:	0a 94       	dec	r0
    330a:	e2 f7       	brpl	.-8      	; 0x3304 <dma_interrupt+0x40>
    330c:	2c 2b       	or	r18, r28
    330e:	62 23       	and	r22, r18
	if (error_completed & (1 << (num + 4))) {
    3310:	70 e0       	ldi	r23, 0x00	; 0
    3312:	eb 01       	movw	r28, r22
    3314:	0a 2e       	mov	r0, r26
    3316:	02 c0       	rjmp	.+4      	; 0x331c <dma_interrupt+0x58>
    3318:	d5 95       	asr	r29
    331a:	c7 95       	ror	r28
    331c:	0a 94       	dec	r0
    331e:	e2 f7       	brpl	.-8      	; 0x3318 <dma_interrupt+0x54>
    3320:	c0 fd       	sbrc	r28, 0
    3322:	1a c0       	rjmp	.+52     	; 0x3358 <dma_interrupt+0x94>
		return DMA_CH_TRANSFER_ERROR;
	} else if (error_completed & (1 << num)) {
    3324:	08 2e       	mov	r0, r24
    3326:	02 c0       	rjmp	.+4      	; 0x332c <dma_interrupt+0x68>
    3328:	75 95       	asr	r23
    332a:	67 95       	ror	r22
    332c:	0a 94       	dec	r0
    332e:	e2 f7       	brpl	.-8      	; 0x3328 <dma_interrupt+0x64>
    3330:	60 fd       	sbrc	r22, 0
    3332:	14 c0       	rjmp	.+40     	; 0x335c <dma_interrupt+0x98>

	/*
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
    3334:	29 23       	and	r18, r25
	if (busy_pending & (1 << (num + 4))) {
    3336:	30 e0       	ldi	r19, 0x00	; 0
    3338:	b9 01       	movw	r22, r18
    333a:	02 c0       	rjmp	.+4      	; 0x3340 <dma_interrupt+0x7c>
    333c:	75 95       	asr	r23
    333e:	67 95       	ror	r22
    3340:	aa 95       	dec	r26
    3342:	e2 f7       	brpl	.-8      	; 0x333c <dma_interrupt+0x78>
    3344:	60 fd       	sbrc	r22, 0
    3346:	0c c0       	rjmp	.+24     	; 0x3360 <dma_interrupt+0x9c>
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
	if (error_completed & (1 << (num + 4))) {
		return DMA_CH_TRANSFER_ERROR;
    3348:	02 c0       	rjmp	.+4      	; 0x334e <dma_interrupt+0x8a>
    334a:	35 95       	asr	r19
    334c:	27 95       	ror	r18
    334e:	8a 95       	dec	r24
    3350:	e2 f7       	brpl	.-8      	; 0x334a <dma_interrupt+0x86>
    3352:	82 2f       	mov	r24, r18
    3354:	81 70       	andi	r24, 0x01	; 1
    3356:	05 c0       	rjmp	.+10     	; 0x3362 <dma_interrupt+0x9e>
    3358:	84 e0       	ldi	r24, 0x04	; 4
    335a:	03 c0       	rjmp	.+6      	; 0x3362 <dma_interrupt+0x9e>
	} else if (error_completed & (1 << num)) {
		return DMA_CH_TRANSFER_COMPLETED;
    335c:	83 e0       	ldi	r24, 0x03	; 3
    335e:	01 c0       	rjmp	.+2      	; 0x3362 <dma_interrupt+0x9e>
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
	if (busy_pending & (1 << (num + 4))) {
		return DMA_CH_BUSY;
    3360:	82 e0       	ldi	r24, 0x02	; 2
	status  = dma_get_channel_status(num);

	/* Clear all interrupt flags to be sure */
	channel->CTRLB |= DMA_CH_TRNIF_bm | DMA_CH_ERRIF_bm;
    3362:	91 81       	ldd	r25, Z+1	; 0x01
    3364:	90 63       	ori	r25, 0x30	; 48
    3366:	91 83       	std	Z+1, r25	; 0x01

	if (dma_data[num].callback) {
    3368:	44 0f       	add	r20, r20
    336a:	55 1f       	adc	r21, r21
    336c:	fa 01       	movw	r30, r20
    336e:	e5 59       	subi	r30, 0x95	; 149
    3370:	f7 4d       	sbci	r31, 0xD7	; 215
    3372:	01 90       	ld	r0, Z+
    3374:	f0 81       	ld	r31, Z
    3376:	e0 2d       	mov	r30, r0
    3378:	30 97       	sbiw	r30, 0x00	; 0
    337a:	09 f0       	breq	.+2      	; 0x337e <dma_interrupt+0xba>
		dma_data[num].callback(status);
    337c:	19 95       	eicall
	}
}
    337e:	df 91       	pop	r29
    3380:	cf 91       	pop	r28
    3382:	08 95       	ret

00003384 <dma_enable>:
 *
 * \note This function will do a soft reset of the DMA controller, clearing all
 * previous configuration.
 */
void dma_enable(void)
{
    3384:	cf 93       	push	r28
    3386:	df 93       	push	r29
    3388:	1f 92       	push	r1
    338a:	cd b7       	in	r28, 0x3d	; 61
    338c:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    338e:	61 e0       	ldi	r22, 0x01	; 1
    3390:	80 e0       	ldi	r24, 0x00	; 0
    3392:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    3396:	80 91 8a 28 	lds	r24, 0x288A	; 0x80288a <sleepmgr_locks+0x1>
    339a:	8f 3f       	cpi	r24, 0xFF	; 255
    339c:	09 f4       	brne	.+2      	; 0x33a0 <dma_enable+0x1c>
    339e:	ff cf       	rjmp	.-2      	; 0x339e <dma_enable+0x1a>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    33a0:	8f b7       	in	r24, 0x3f	; 63
    33a2:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    33a4:	f8 94       	cli
	return flags;
    33a6:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    33a8:	e9 e8       	ldi	r30, 0x89	; 137
    33aa:	f8 e2       	ldi	r31, 0x28	; 40
    33ac:	81 81       	ldd	r24, Z+1	; 0x01
    33ae:	8f 5f       	subi	r24, 0xFF	; 255
    33b0:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    33b2:	9f bf       	out	0x3f, r25	; 63
	sleepmgr_lock_mode(SLEEPMGR_IDLE);

	/* Reset DMA controller just to make sure everything is from scratch */
	DMA.CTRL = DMA_RESET_bm;
    33b4:	e0 e0       	ldi	r30, 0x00	; 0
    33b6:	f1 e0       	ldi	r31, 0x01	; 1
    33b8:	80 e4       	ldi	r24, 0x40	; 64
    33ba:	80 83       	st	Z, r24
	DMA.CTRL = DMA_ENABLE_bm;
    33bc:	80 e8       	ldi	r24, 0x80	; 128
    33be:	80 83       	st	Z, r24
}
    33c0:	0f 90       	pop	r0
    33c2:	df 91       	pop	r29
    33c4:	cf 91       	pop	r28
    33c6:	08 95       	ret

000033c8 <dma_disable>:

/**
 * \brief Disable DMA controller
 */
void dma_disable(void)
{
    33c8:	cf 93       	push	r28
    33ca:	df 93       	push	r29
    33cc:	1f 92       	push	r1
    33ce:	cd b7       	in	r28, 0x3d	; 61
    33d0:	de b7       	in	r29, 0x3e	; 62
	DMA.CTRL = 0;
    33d2:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    33d6:	61 e0       	ldi	r22, 0x01	; 1
    33d8:	80 e0       	ldi	r24, 0x00	; 0
    33da:	0e 94 8e 5e 	call	0xbd1c	; 0xbd1c <sysclk_disable_module>
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    33de:	80 91 8a 28 	lds	r24, 0x288A	; 0x80288a <sleepmgr_locks+0x1>
    33e2:	81 11       	cpse	r24, r1
    33e4:	01 c0       	rjmp	.+2      	; 0x33e8 <dma_disable+0x20>
    33e6:	ff cf       	rjmp	.-2      	; 0x33e6 <dma_disable+0x1e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    33e8:	8f b7       	in	r24, 0x3f	; 63
    33ea:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    33ec:	f8 94       	cli
	return flags;
    33ee:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    33f0:	e9 e8       	ldi	r30, 0x89	; 137
    33f2:	f8 e2       	ldi	r31, 0x28	; 40
    33f4:	81 81       	ldd	r24, Z+1	; 0x01
    33f6:	81 50       	subi	r24, 0x01	; 1
    33f8:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    33fa:	9f bf       	out	0x3f, r25	; 63
	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
}
    33fc:	0f 90       	pop	r0
    33fe:	df 91       	pop	r29
    3400:	cf 91       	pop	r28
    3402:	08 95       	ret

00003404 <dma_set_callback>:
 * \param num \ref dma_channel_num_t
 * \param callback \ref dma_callback_t
 */
void dma_set_callback(dma_channel_num_t num, dma_callback_t callback)
{
	dma_data[num].callback = callback;
    3404:	e8 2f       	mov	r30, r24
    3406:	f0 e0       	ldi	r31, 0x00	; 0
    3408:	ee 0f       	add	r30, r30
    340a:	ff 1f       	adc	r31, r31
    340c:	e5 59       	subi	r30, 0x95	; 149
    340e:	f7 4d       	sbci	r31, 0xD7	; 215
    3410:	60 83       	st	Z, r22
    3412:	71 83       	std	Z+1, r23	; 0x01
    3414:	08 95       	ret

00003416 <__vector_6>:
/**
 * \internal
 * \brief DMA channel 0 interrupt handler
 */
ISR(DMA_CH0_vect)
{
    3416:	1f 92       	push	r1
    3418:	0f 92       	push	r0
    341a:	0f b6       	in	r0, 0x3f	; 63
    341c:	0f 92       	push	r0
    341e:	11 24       	eor	r1, r1
    3420:	0b b6       	in	r0, 0x3b	; 59
    3422:	0f 92       	push	r0
    3424:	2f 93       	push	r18
    3426:	3f 93       	push	r19
    3428:	4f 93       	push	r20
    342a:	5f 93       	push	r21
    342c:	6f 93       	push	r22
    342e:	7f 93       	push	r23
    3430:	8f 93       	push	r24
    3432:	9f 93       	push	r25
    3434:	af 93       	push	r26
    3436:	bf 93       	push	r27
    3438:	ef 93       	push	r30
    343a:	ff 93       	push	r31
	dma_interrupt(0);
    343c:	80 e0       	ldi	r24, 0x00	; 0
    343e:	42 df       	rcall	.-380    	; 0x32c4 <dma_interrupt>
}
    3440:	ff 91       	pop	r31
    3442:	ef 91       	pop	r30
    3444:	bf 91       	pop	r27
    3446:	af 91       	pop	r26
    3448:	9f 91       	pop	r25
    344a:	8f 91       	pop	r24
    344c:	7f 91       	pop	r23
    344e:	6f 91       	pop	r22
    3450:	5f 91       	pop	r21
    3452:	4f 91       	pop	r20
    3454:	3f 91       	pop	r19
    3456:	2f 91       	pop	r18
    3458:	0f 90       	pop	r0
    345a:	0b be       	out	0x3b, r0	; 59
    345c:	0f 90       	pop	r0
    345e:	0f be       	out	0x3f, r0	; 63
    3460:	0f 90       	pop	r0
    3462:	1f 90       	pop	r1
    3464:	18 95       	reti

00003466 <__vector_7>:
/**
 * \internal
 * \brief DMA channel 1 interrupt handler
 */
ISR(DMA_CH1_vect)
{
    3466:	1f 92       	push	r1
    3468:	0f 92       	push	r0
    346a:	0f b6       	in	r0, 0x3f	; 63
    346c:	0f 92       	push	r0
    346e:	11 24       	eor	r1, r1
    3470:	0b b6       	in	r0, 0x3b	; 59
    3472:	0f 92       	push	r0
    3474:	2f 93       	push	r18
    3476:	3f 93       	push	r19
    3478:	4f 93       	push	r20
    347a:	5f 93       	push	r21
    347c:	6f 93       	push	r22
    347e:	7f 93       	push	r23
    3480:	8f 93       	push	r24
    3482:	9f 93       	push	r25
    3484:	af 93       	push	r26
    3486:	bf 93       	push	r27
    3488:	ef 93       	push	r30
    348a:	ff 93       	push	r31
	dma_interrupt(1);
    348c:	81 e0       	ldi	r24, 0x01	; 1
    348e:	1a df       	rcall	.-460    	; 0x32c4 <dma_interrupt>
}
    3490:	ff 91       	pop	r31
    3492:	ef 91       	pop	r30
    3494:	bf 91       	pop	r27
    3496:	af 91       	pop	r26
    3498:	9f 91       	pop	r25
    349a:	8f 91       	pop	r24
    349c:	7f 91       	pop	r23
    349e:	6f 91       	pop	r22
    34a0:	5f 91       	pop	r21
    34a2:	4f 91       	pop	r20
    34a4:	3f 91       	pop	r19
    34a6:	2f 91       	pop	r18
    34a8:	0f 90       	pop	r0
    34aa:	0b be       	out	0x3b, r0	; 59
    34ac:	0f 90       	pop	r0
    34ae:	0f be       	out	0x3f, r0	; 63
    34b0:	0f 90       	pop	r0
    34b2:	1f 90       	pop	r1
    34b4:	18 95       	reti

000034b6 <__vector_8>:
/**
 * \internal
 * \brief DMA channel 2 interrupt handler
 */
ISR(DMA_CH2_vect)
{
    34b6:	1f 92       	push	r1
    34b8:	0f 92       	push	r0
    34ba:	0f b6       	in	r0, 0x3f	; 63
    34bc:	0f 92       	push	r0
    34be:	11 24       	eor	r1, r1
    34c0:	0b b6       	in	r0, 0x3b	; 59
    34c2:	0f 92       	push	r0
    34c4:	2f 93       	push	r18
    34c6:	3f 93       	push	r19
    34c8:	4f 93       	push	r20
    34ca:	5f 93       	push	r21
    34cc:	6f 93       	push	r22
    34ce:	7f 93       	push	r23
    34d0:	8f 93       	push	r24
    34d2:	9f 93       	push	r25
    34d4:	af 93       	push	r26
    34d6:	bf 93       	push	r27
    34d8:	ef 93       	push	r30
    34da:	ff 93       	push	r31
	dma_interrupt(2);
    34dc:	82 e0       	ldi	r24, 0x02	; 2
    34de:	f2 de       	rcall	.-540    	; 0x32c4 <dma_interrupt>
}
    34e0:	ff 91       	pop	r31
    34e2:	ef 91       	pop	r30
    34e4:	bf 91       	pop	r27
    34e6:	af 91       	pop	r26
    34e8:	9f 91       	pop	r25
    34ea:	8f 91       	pop	r24
    34ec:	7f 91       	pop	r23
    34ee:	6f 91       	pop	r22
    34f0:	5f 91       	pop	r21
    34f2:	4f 91       	pop	r20
    34f4:	3f 91       	pop	r19
    34f6:	2f 91       	pop	r18
    34f8:	0f 90       	pop	r0
    34fa:	0b be       	out	0x3b, r0	; 59
    34fc:	0f 90       	pop	r0
    34fe:	0f be       	out	0x3f, r0	; 63
    3500:	0f 90       	pop	r0
    3502:	1f 90       	pop	r1
    3504:	18 95       	reti

00003506 <__vector_9>:
/**
 * \internal
 * \brief DMA channel 3 interrupt handler
 */
ISR(DMA_CH3_vect)
{
    3506:	1f 92       	push	r1
    3508:	0f 92       	push	r0
    350a:	0f b6       	in	r0, 0x3f	; 63
    350c:	0f 92       	push	r0
    350e:	11 24       	eor	r1, r1
    3510:	0b b6       	in	r0, 0x3b	; 59
    3512:	0f 92       	push	r0
    3514:	2f 93       	push	r18
    3516:	3f 93       	push	r19
    3518:	4f 93       	push	r20
    351a:	5f 93       	push	r21
    351c:	6f 93       	push	r22
    351e:	7f 93       	push	r23
    3520:	8f 93       	push	r24
    3522:	9f 93       	push	r25
    3524:	af 93       	push	r26
    3526:	bf 93       	push	r27
    3528:	ef 93       	push	r30
    352a:	ff 93       	push	r31
	dma_interrupt(3);
    352c:	83 e0       	ldi	r24, 0x03	; 3
    352e:	ca de       	rcall	.-620    	; 0x32c4 <dma_interrupt>
}
    3530:	ff 91       	pop	r31
    3532:	ef 91       	pop	r30
    3534:	bf 91       	pop	r27
    3536:	af 91       	pop	r26
    3538:	9f 91       	pop	r25
    353a:	8f 91       	pop	r24
    353c:	7f 91       	pop	r23
    353e:	6f 91       	pop	r22
    3540:	5f 91       	pop	r21
    3542:	4f 91       	pop	r20
    3544:	3f 91       	pop	r19
    3546:	2f 91       	pop	r18
    3548:	0f 90       	pop	r0
    354a:	0b be       	out	0x3b, r0	; 59
    354c:	0f 90       	pop	r0
    354e:	0f be       	out	0x3f, r0	; 63
    3550:	0f 90       	pop	r0
    3552:	1f 90       	pop	r1
    3554:	18 95       	reti

00003556 <dma_channel_write_config>:
 * \param config Pointer to a DMA channel config, given by a
 *               \ref dma_channel_config
 */
void dma_channel_write_config(dma_channel_num_t num,
		struct dma_channel_config *config)
{
    3556:	cf 93       	push	r28
    3558:	df 93       	push	r29
    355a:	1f 92       	push	r1
    355c:	cd b7       	in	r28, 0x3d	; 61
    355e:	de b7       	in	r29, 0x3e	; 62
    3560:	db 01       	movw	r26, r22
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
    3562:	e8 2f       	mov	r30, r24
    3564:	f0 e0       	ldi	r31, 0x00	; 0
    3566:	71 96       	adiw	r30, 0x11	; 17
    3568:	e2 95       	swap	r30
    356a:	f2 95       	swap	r31
    356c:	f0 7f       	andi	r31, 0xF0	; 240
    356e:	fe 27       	eor	r31, r30
    3570:	e0 7f       	andi	r30, 0xF0	; 240
    3572:	fe 27       	eor	r31, r30

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3574:	8f b7       	in	r24, 0x3f	; 63
    3576:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3578:	f8 94       	cli
	return flags;
    357a:	99 81       	ldd	r25, Y+1	; 0x01
#ifdef CONFIG_HAVE_HUGEMEM
	channel->DESTADDR0 = (uint32_t)config->destaddr;
	channel->DESTADDR1 = (uint32_t)config->destaddr >> 8;
	channel->DESTADDR2 = (uint32_t)config->destaddr >> 16;
#else
	channel->DESTADDR0 = (uint32_t)config->destaddr16;
    357c:	19 96       	adiw	r26, 0x09	; 9
    357e:	8c 91       	ld	r24, X
    3580:	19 97       	sbiw	r26, 0x09	; 9
    3582:	84 87       	std	Z+12, r24	; 0x0c
	channel->DESTADDR1 = (uint32_t)config->destaddr16 >> 8;
    3584:	1a 96       	adiw	r26, 0x0a	; 10
    3586:	8c 91       	ld	r24, X
    3588:	1a 97       	sbiw	r26, 0x0a	; 10
    358a:	85 87       	std	Z+13, r24	; 0x0d
#  if XMEGA_A || XMEGA_AU
	channel->DESTADDR2 = 0;
    358c:	16 86       	std	Z+14, r1	; 0x0e
#ifdef CONFIG_HAVE_HUGEMEM
	channel->SRCADDR0 = (uint32_t)config->srcaddr;
	channel->SRCADDR1 = (uint32_t)config->srcaddr >> 8;
	channel->SRCADDR2 = (uint32_t)config->srcaddr >> 16;
#else
	channel->SRCADDR0 = (uint32_t)config->srcaddr16;
    358e:	17 96       	adiw	r26, 0x07	; 7
    3590:	8c 91       	ld	r24, X
    3592:	17 97       	sbiw	r26, 0x07	; 7
    3594:	80 87       	std	Z+8, r24	; 0x08
	channel->SRCADDR1 = (uint32_t)config->srcaddr16 >> 8;
    3596:	18 96       	adiw	r26, 0x08	; 8
    3598:	8c 91       	ld	r24, X
    359a:	18 97       	sbiw	r26, 0x08	; 8
    359c:	81 87       	std	Z+9, r24	; 0x09
#  if XMEGA_A || XMEGA_AU
	channel->SRCADDR2 = 0;
    359e:	12 86       	std	Z+10, r1	; 0x0a
#  endif
#endif

	channel->ADDRCTRL = config->addrctrl;
    35a0:	12 96       	adiw	r26, 0x02	; 2
    35a2:	8c 91       	ld	r24, X
    35a4:	12 97       	sbiw	r26, 0x02	; 2
    35a6:	82 83       	std	Z+2, r24	; 0x02
	channel->TRIGSRC = config->trigsrc;
    35a8:	13 96       	adiw	r26, 0x03	; 3
    35aa:	8c 91       	ld	r24, X
    35ac:	13 97       	sbiw	r26, 0x03	; 3
    35ae:	83 83       	std	Z+3, r24	; 0x03
	channel->TRFCNT = config->trfcnt;
    35b0:	14 96       	adiw	r26, 0x04	; 4
    35b2:	2d 91       	ld	r18, X+
    35b4:	3c 91       	ld	r19, X
    35b6:	15 97       	sbiw	r26, 0x05	; 5
    35b8:	24 83       	std	Z+4, r18	; 0x04
    35ba:	35 83       	std	Z+5, r19	; 0x05
	channel->REPCNT = config->repcnt;
    35bc:	16 96       	adiw	r26, 0x06	; 6
    35be:	8c 91       	ld	r24, X
    35c0:	16 97       	sbiw	r26, 0x06	; 6
    35c2:	86 83       	std	Z+6, r24	; 0x06

	channel->CTRLB = config->ctrlb;
    35c4:	11 96       	adiw	r26, 0x01	; 1
    35c6:	8c 91       	ld	r24, X
    35c8:	11 97       	sbiw	r26, 0x01	; 1
    35ca:	81 83       	std	Z+1, r24	; 0x01

	/* Make sure the DMA channel is not enabled before dma_channel_enable()
	 * is called.
	 */
#if XMEGA_A || XMEGA_AU
	channel->CTRLA = config->ctrla & ~DMA_CH_ENABLE_bm;
    35cc:	8c 91       	ld	r24, X
    35ce:	8f 77       	andi	r24, 0x7F	; 127
    35d0:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    35d2:	9f bf       	out	0x3f, r25	; 63
#else
	channel->CTRLA = config->ctrla & ~DMA_CH_CHEN_bm;
#endif

	cpu_irq_restore(iflags);
}
    35d4:	0f 90       	pop	r0
    35d6:	df 91       	pop	r29
    35d8:	cf 91       	pop	r28
    35da:	08 95       	ret

000035dc <__portable_avr_delay_cycles>:
				vbat_status = VBAT_STATUS_OK;
			}
		}
	}
	return vbat_status;
}
    35dc:	04 c0       	rjmp	.+8      	; 0x35e6 <__portable_avr_delay_cycles+0xa>
    35de:	61 50       	subi	r22, 0x01	; 1
    35e0:	71 09       	sbc	r23, r1
    35e2:	81 09       	sbc	r24, r1
    35e4:	91 09       	sbc	r25, r1
    35e6:	61 15       	cp	r22, r1
    35e8:	71 05       	cpc	r23, r1
    35ea:	81 05       	cpc	r24, r1
    35ec:	91 05       	cpc	r25, r1
    35ee:	b9 f7       	brne	.-18     	; 0x35de <__portable_avr_delay_cycles+0x2>
    35f0:	08 95       	ret

000035f2 <rtc_get_time>:
    35f2:	80 e1       	ldi	r24, 0x10	; 16
    35f4:	80 93 21 04 	sts	0x0421, r24	; 0x800421 <__TEXT_REGION_LENGTH__+0x700421>
    35f8:	e0 e2       	ldi	r30, 0x20	; 32
    35fa:	f4 e0       	ldi	r31, 0x04	; 4
    35fc:	81 81       	ldd	r24, Z+1	; 0x01
    35fe:	84 fd       	sbrc	r24, 4
    3600:	fd cf       	rjmp	.-6      	; 0x35fc <rtc_get_time+0xa>
    3602:	60 91 24 04 	lds	r22, 0x0424	; 0x800424 <__TEXT_REGION_LENGTH__+0x700424>
    3606:	70 91 25 04 	lds	r23, 0x0425	; 0x800425 <__TEXT_REGION_LENGTH__+0x700425>
    360a:	80 91 26 04 	lds	r24, 0x0426	; 0x800426 <__TEXT_REGION_LENGTH__+0x700426>
    360e:	90 91 27 04 	lds	r25, 0x0427	; 0x800427 <__TEXT_REGION_LENGTH__+0x700427>
    3612:	08 95       	ret

00003614 <rtc_set_alarm>:
    3614:	e0 e2       	ldi	r30, 0x20	; 32
    3616:	f4 e0       	ldi	r31, 0x04	; 4
    3618:	24 e0       	ldi	r18, 0x04	; 4
    361a:	22 83       	std	Z+2, r18	; 0x02
    361c:	64 87       	std	Z+12, r22	; 0x0c
    361e:	75 87       	std	Z+13, r23	; 0x0d
    3620:	86 87       	std	Z+14, r24	; 0x0e
    3622:	97 87       	std	Z+15, r25	; 0x0f
    3624:	82 e0       	ldi	r24, 0x02	; 2
    3626:	83 83       	std	Z+3, r24	; 0x03
    3628:	08 95       	ret

0000362a <rtc_set_callback>:
    362a:	80 93 73 28 	sts	0x2873, r24	; 0x802873 <rtc_data>
    362e:	90 93 74 28 	sts	0x2874, r25	; 0x802874 <rtc_data+0x1>
    3632:	08 95       	ret

00003634 <rtc_init>:
 * \note When the backup system is used, the function \ref
 * rtc_vbat_system_check should be called to determine if a re-initialization
 * must be done.
 */
void rtc_init(void)
{
    3634:	cf 93       	push	r28
    3636:	df 93       	push	r29
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    3638:	64 e0       	ldi	r22, 0x04	; 4
    363a:	80 e0       	ldi	r24, 0x00	; 0
    363c:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
 * \ref CONFIG_RTC32_CLOCK_1024HZ.
 */
static void vbat_init(void)
{
	// Enable access to VBAT
	VBAT.CTRL |= VBAT_ACCEN_bm;
    3640:	c0 ef       	ldi	r28, 0xF0	; 240
    3642:	d0 e0       	ldi	r29, 0x00	; 0
    3644:	88 81       	ld	r24, Y
    3646:	82 60       	ori	r24, 0x02	; 2
    3648:	88 83       	st	Y, r24

	ccp_write_io((void *)&VBAT.CTRL, VBAT_RESET_bm);
    364a:	61 e0       	ldi	r22, 0x01	; 1
    364c:	80 ef       	ldi	r24, 0xF0	; 240
    364e:	90 e0       	ldi	r25, 0x00	; 0
    3650:	0e 94 f9 66 	call	0xcdf2	; 0xcdf2 <ccp_write_io>

	VBAT.CTRL |= VBAT_XOSCFDEN_bm;
    3654:	88 81       	ld	r24, Y
    3656:	84 60       	ori	r24, 0x04	; 4
    3658:	88 83       	st	Y, r24
	/* This delay is needed to give the voltage in the backup system some
	* time to stabilize before we turn on the oscillator. If we do not
	* have this delay we may get a failure detection.
	*/
	delay_us(200);
    365a:	69 ee       	ldi	r22, 0xE9	; 233
    365c:	73 e0       	ldi	r23, 0x03	; 3
    365e:	80 e0       	ldi	r24, 0x00	; 0
    3660:	90 e0       	ldi	r25, 0x00	; 0
    3662:	bc df       	rcall	.-136    	; 0x35dc <__portable_avr_delay_cycles>
	VBAT.CTRL |= VBAT_XOSCEN_bm | RTC32_CLOCK | RTC32_CLOCK_HIGHESR;
    3664:	88 81       	ld	r24, Y
    3666:	88 61       	ori	r24, 0x18	; 24
    3668:	88 83       	st	Y, r24
	while (!(VBAT.STATUS & VBAT_XOSCRDY_bm));
    366a:	e0 ef       	ldi	r30, 0xF0	; 240
    366c:	f0 e0       	ldi	r31, 0x00	; 0
    366e:	81 81       	ldd	r24, Z+1	; 0x01
    3670:	83 ff       	sbrs	r24, 3
    3672:	fd cf       	rjmp	.-6      	; 0x366e <rtc_init+0x3a>
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	// Set up VBAT system and start oscillator
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;
    3674:	10 92 20 04 	sts	0x0420, r1	; 0x800420 <__TEXT_REGION_LENGTH__+0x700420>
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    3678:	e0 e2       	ldi	r30, 0x20	; 32
    367a:	f4 e0       	ldi	r31, 0x04	; 4
    367c:	81 81       	ldd	r24, Z+1	; 0x01
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;

	while (rtc_is_busy());
    367e:	80 fd       	sbrc	r24, 0
    3680:	fd cf       	rjmp	.-6      	; 0x367c <rtc_init+0x48>

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
    3682:	e0 e2       	ldi	r30, 0x20	; 32
    3684:	f4 e0       	ldi	r31, 0x04	; 4
    3686:	8f ef       	ldi	r24, 0xFF	; 255
    3688:	9f ef       	ldi	r25, 0xFF	; 255
    368a:	dc 01       	movw	r26, r24
    368c:	80 87       	std	Z+8, r24	; 0x08
    368e:	91 87       	std	Z+9, r25	; 0x09
    3690:	a2 87       	std	Z+10, r26	; 0x0a
    3692:	b3 87       	std	Z+11, r27	; 0x0b
	RTC32.CNT = 0;
    3694:	14 82       	std	Z+4, r1	; 0x04
    3696:	15 82       	std	Z+5, r1	; 0x05
    3698:	16 82       	std	Z+6, r1	; 0x06
    369a:	17 82       	std	Z+7, r1	; 0x07
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    369c:	81 81       	ldd	r24, Z+1	; 0x01

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
	RTC32.CNT = 0;

	while (rtc_is_busy());
    369e:	80 fd       	sbrc	r24, 0
    36a0:	fd cf       	rjmp	.-6      	; 0x369c <rtc_init+0x68>

	RTC32.INTCTRL = 0;
    36a2:	e0 e2       	ldi	r30, 0x20	; 32
    36a4:	f4 e0       	ldi	r31, 0x04	; 4
    36a6:	12 82       	std	Z+2, r1	; 0x02
	RTC32.CTRL = RTC32_ENABLE_bm;
    36a8:	81 e0       	ldi	r24, 0x01	; 1
    36aa:	80 83       	st	Z, r24
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    36ac:	81 81       	ldd	r24, Z+1	; 0x01

	RTC32.INTCTRL = 0;
	RTC32.CTRL = RTC32_ENABLE_bm;

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
    36ae:	80 fd       	sbrc	r24, 0
    36b0:	fd cf       	rjmp	.-6      	; 0x36ac <rtc_init+0x78>
}
    36b2:	df 91       	pop	r29
    36b4:	cf 91       	pop	r28
    36b6:	08 95       	ret

000036b8 <__vector_11>:
 *
 * Disables the RTC32 interrupts, then calls the alarm callback function if one
 * has been set.
 */
ISR(RTC32_COMP_vect)
{
    36b8:	1f 92       	push	r1
    36ba:	0f 92       	push	r0
    36bc:	0f b6       	in	r0, 0x3f	; 63
    36be:	0f 92       	push	r0
    36c0:	11 24       	eor	r1, r1
    36c2:	0b b6       	in	r0, 0x3b	; 59
    36c4:	0f 92       	push	r0
    36c6:	2f 93       	push	r18
    36c8:	3f 93       	push	r19
    36ca:	4f 93       	push	r20
    36cc:	5f 93       	push	r21
    36ce:	6f 93       	push	r22
    36d0:	7f 93       	push	r23
    36d2:	8f 93       	push	r24
    36d4:	9f 93       	push	r25
    36d6:	af 93       	push	r26
    36d8:	bf 93       	push	r27
    36da:	cf 93       	push	r28
    36dc:	df 93       	push	r29
    36de:	ef 93       	push	r30
    36e0:	ff 93       	push	r31
	RTC32.INTCTRL = 0;
    36e2:	10 92 22 04 	sts	0x0422, r1	; 0x800422 <__TEXT_REGION_LENGTH__+0x700422>
	if (rtc_data.callback)
    36e6:	c0 91 73 28 	lds	r28, 0x2873	; 0x802873 <rtc_data>
    36ea:	d0 91 74 28 	lds	r29, 0x2874	; 0x802874 <rtc_data+0x1>
    36ee:	20 97       	sbiw	r28, 0x00	; 0
		rtc_data.callback(rtc_get_time());
    36f0:	19 f0       	breq	.+6      	; 0x36f8 <__vector_11+0x40>
    36f2:	7f df       	rcall	.-258    	; 0x35f2 <rtc_get_time>
    36f4:	fe 01       	movw	r30, r28
}
    36f6:	19 95       	eicall
    36f8:	ff 91       	pop	r31
    36fa:	ef 91       	pop	r30
    36fc:	df 91       	pop	r29
    36fe:	cf 91       	pop	r28
    3700:	bf 91       	pop	r27
    3702:	af 91       	pop	r26
    3704:	9f 91       	pop	r25
    3706:	8f 91       	pop	r24
    3708:	7f 91       	pop	r23
    370a:	6f 91       	pop	r22
    370c:	5f 91       	pop	r21
    370e:	4f 91       	pop	r20
    3710:	3f 91       	pop	r19
    3712:	2f 91       	pop	r18
    3714:	0f 90       	pop	r0
    3716:	0b be       	out	0x3b, r0	; 59
    3718:	0f 90       	pop	r0
    371a:	0f be       	out	0x3f, r0	; 63
    371c:	0f 90       	pop	r0
    371e:	1f 90       	pop	r1
    3720:	18 95       	reti

00003722 <get_interpolated_sine>:
/* Linear interpolation with noise */
uint16_t get_interpolated_sine(uint16_t phase)
{
	/* SINE LUT */
	uint16_t left_x, rght_x, left_y, rght_y;
	rght_x = left_x = phase >> 4;
    3722:	fc 01       	movw	r30, r24
    3724:	f2 95       	swap	r31
    3726:	e2 95       	swap	r30
    3728:	ef 70       	andi	r30, 0x0F	; 15
    372a:	ef 27       	eor	r30, r31
    372c:	ff 70       	andi	r31, 0x0F	; 15
    372e:	ef 27       	eor	r30, r31
	if (++rght_x >= PM_SINE_COUNT) {
    3730:	9f 01       	movw	r18, r30
    3732:	2f 5f       	subi	r18, 0xFF	; 255
    3734:	3f 4f       	sbci	r19, 0xFF	; 255
    3736:	21 15       	cp	r18, r1
    3738:	40 e1       	ldi	r20, 0x10	; 16
    373a:	34 07       	cpc	r19, r20
    373c:	08 f0       	brcs	.+2      	; 0x3740 <get_interpolated_sine+0x1e>
		rght_x -= PM_SINE_COUNT;
    373e:	30 51       	subi	r19, 0x10	; 16
	}
	left_y = PGM_READ_WORD(&(PM_SINE[left_x]));
    3740:	ee 0f       	add	r30, r30
    3742:	ff 1f       	adc	r31, r31
    3744:	eb 58       	subi	r30, 0x8B	; 139
    3746:	f5 4f       	sbci	r31, 0xF5	; 245
    3748:	45 91       	lpm	r20, Z+
    374a:	54 91       	lpm	r21, Z
	rght_y = PGM_READ_WORD(&(PM_SINE[rght_x]));
    374c:	f9 01       	movw	r30, r18
    374e:	ee 0f       	add	r30, r30
    3750:	ff 1f       	adc	r31, r31
    3752:	eb 58       	subi	r30, 0x8B	; 139
    3754:	f5 4f       	sbci	r31, 0xF5	; 245
    3756:	25 91       	lpm	r18, Z+
    3758:	34 91       	lpm	r19, Z

	/* INTERPOLATION LUT */
	uint16_t idx_y	= (uint16_t)((uint32_t)PM_SINE_MAX_STEP + rght_y - left_y);		// PM_SINE_MAX_STEP = +/-50
	uint16_t idx	= (idx_y << 4) | (phase & 0x0f);
	return left_y + (int8_t)PGM_READ_BYTE(&(PM_SINE_IP[idx]));
    375a:	f9 01       	movw	r30, r18
    375c:	f4 96       	adiw	r30, 0x34	; 52
    375e:	e4 1b       	sub	r30, r20
    3760:	f5 0b       	sbc	r31, r21
    3762:	e2 95       	swap	r30
    3764:	f2 95       	swap	r31
    3766:	f0 7f       	andi	r31, 0xF0	; 240
    3768:	fe 27       	eor	r31, r30
    376a:	e0 7f       	andi	r30, 0xF0	; 240
    376c:	fe 27       	eor	r31, r30
    376e:	8f 70       	andi	r24, 0x0F	; 15
    3770:	99 27       	eor	r25, r25
    3772:	e8 2b       	or	r30, r24
    3774:	f9 2b       	or	r31, r25
    3776:	eb 50       	subi	r30, 0x0B	; 11
    3778:	fc 4f       	sbci	r31, 0xFC	; 252
    377a:	e4 91       	lpm	r30, Z
}
    377c:	ca 01       	movw	r24, r20
    377e:	8e 0f       	add	r24, r30
    3780:	91 1d       	adc	r25, r1
    3782:	e7 fd       	sbrc	r30, 7
    3784:	9a 95       	dec	r25
    3786:	08 95       	ret

00003788 <udi_write_tx_buf>:
	}
	return false;
}

uint8_t udi_write_tx_buf(const char* buf, uint8_t len, bool stripControl)
{
    3788:	ef 92       	push	r14
    378a:	ff 92       	push	r15
    378c:	0f 93       	push	r16
    378e:	1f 93       	push	r17
    3790:	cf 93       	push	r28
    3792:	df 93       	push	r29
	uint8_t ret = 0;

	/* Write out each character - avoiding to use the block write function */
	while (ret < len) {
    3794:	66 23       	and	r22, r22
    3796:	21 f1       	breq	.+72     	; 0x37e0 <udi_write_tx_buf+0x58>
    3798:	e4 2e       	mov	r14, r20
    379a:	f6 2e       	mov	r15, r22
    379c:	08 2f       	mov	r16, r24
    379e:	19 2f       	mov	r17, r25
    37a0:	c0 e0       	ldi	r28, 0x00	; 0
		if (!udi_write_tx_char(*(buf + ret), stripControl)) {
    37a2:	f8 01       	movw	r30, r16
    37a4:	d1 91       	ld	r29, Z+
    37a6:	8f 01       	movw	r16, r30
static uint8_t				s_rx_cmdLine_idx						= 0;


static bool udi_write_tx_char(int chr, bool stripControl)
{
	if (stripControl) {
    37a8:	ee 20       	and	r14, r14
    37aa:	41 f0       	breq	.+16     	; 0x37bc <udi_write_tx_buf+0x34>
		/* Drop control character and report putc() success */
		if ((chr < 0x20) || (chr >= 0x80)) {
    37ac:	8d 2f       	mov	r24, r29
    37ae:	0d 2e       	mov	r0, r29
    37b0:	00 0c       	add	r0, r0
    37b2:	99 0b       	sbc	r25, r25
    37b4:	80 97       	sbiw	r24, 0x20	; 32
    37b6:	80 36       	cpi	r24, 0x60	; 96
    37b8:	91 05       	cpc	r25, r1
    37ba:	a0 f4       	brcc	.+40     	; 0x37e4 <udi_write_tx_buf+0x5c>
			return true;
		}
	}

	if (!g_usb_cdc_access_blocked) {  // atomic operation
    37bc:	80 91 2b 27 	lds	r24, 0x272B	; 0x80272b <g_usb_cdc_access_blocked>
    37c0:	81 11       	cpse	r24, r1
    37c2:	14 c0       	rjmp	.+40     	; 0x37ec <udi_write_tx_buf+0x64>
		if (udi_cdc_is_tx_ready()) {
    37c4:	0e 94 32 62 	call	0xc464	; 0xc464 <udi_cdc_is_tx_ready>
    37c8:	88 23       	and	r24, r24
    37ca:	31 f0       	breq	.+12     	; 0x37d8 <udi_write_tx_buf+0x50>
			udi_cdc_putc(chr);
    37cc:	8d 2f       	mov	r24, r29
    37ce:	dd 0f       	add	r29, r29
    37d0:	99 0b       	sbc	r25, r25
    37d2:	0e 94 83 62 	call	0xc506	; 0xc506 <udi_cdc_putc>
    37d6:	06 c0       	rjmp	.+12     	; 0x37e4 <udi_write_tx_buf+0x5c>
			return true;

		} else {
			g_usb_cdc_access_blocked = true;
    37d8:	81 e0       	ldi	r24, 0x01	; 1
    37da:	80 93 2b 27 	sts	0x272B, r24	; 0x80272b <g_usb_cdc_access_blocked>
    37de:	06 c0       	rjmp	.+12     	; 0x37ec <udi_write_tx_buf+0x64>
	return false;
}

uint8_t udi_write_tx_buf(const char* buf, uint8_t len, bool stripControl)
{
	uint8_t ret = 0;
    37e0:	c6 2f       	mov	r28, r22
    37e2:	04 c0       	rjmp	.+8      	; 0x37ec <udi_write_tx_buf+0x64>
	/* Write out each character - avoiding to use the block write function */
	while (ret < len) {
		if (!udi_write_tx_char(*(buf + ret), stripControl)) {
			return ret;
		}
		++ret;
    37e4:	cf 5f       	subi	r28, 0xFF	; 255
uint8_t udi_write_tx_buf(const char* buf, uint8_t len, bool stripControl)
{
	uint8_t ret = 0;

	/* Write out each character - avoiding to use the block write function */
	while (ret < len) {
    37e6:	fc 12       	cpse	r15, r28
    37e8:	dc cf       	rjmp	.-72     	; 0x37a2 <udi_write_tx_buf+0x1a>
		if (!udi_write_tx_char(*(buf + ret), stripControl)) {
			return ret;
		}
		++ret;
    37ea:	cf 2d       	mov	r28, r15
	}
	return ret;
}
    37ec:	8c 2f       	mov	r24, r28
    37ee:	df 91       	pop	r29
    37f0:	cf 91       	pop	r28
    37f2:	1f 91       	pop	r17
    37f4:	0f 91       	pop	r16
    37f6:	ff 90       	pop	r15
    37f8:	ef 90       	pop	r14
    37fa:	08 95       	ret

000037fc <printHelp>:

void printHelp(void)
{
	static bool again = false;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_HDR);
    37fc:	83 ec       	ldi	r24, 0xC3	; 195
    37fe:	9c e2       	ldi	r25, 0x2C	; 44
    3800:	9f 93       	push	r25
    3802:	8f 93       	push	r24
    3804:	1f 92       	push	r1
    3806:	80 e4       	ldi	r24, 0x40	; 64
    3808:	8f 93       	push	r24
    380a:	89 e0       	ldi	r24, 0x09	; 9
    380c:	96 e2       	ldi	r25, 0x26	; 38
    380e:	9f 93       	push	r25
    3810:	8f 93       	push	r24
    3812:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3816:	81 34       	cpi	r24, 0x41	; 65
    3818:	91 05       	cpc	r25, r1
    381a:	10 f0       	brcs	.+4      	; 0x3820 <printHelp+0x24>
    381c:	80 e4       	ldi	r24, 0x40	; 64
    381e:	90 e0       	ldi	r25, 0x00	; 0
    3820:	40 e0       	ldi	r20, 0x00	; 0
    3822:	68 2f       	mov	r22, r24
    3824:	89 e0       	ldi	r24, 0x09	; 9
    3826:	96 e2       	ldi	r25, 0x26	; 38
    3828:	af df       	rcall	.-162    	; 0x3788 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_ADC);
    382a:	87 e8       	ldi	r24, 0x87	; 135
    382c:	9c e2       	ldi	r25, 0x2C	; 44
    382e:	9f 93       	push	r25
    3830:	8f 93       	push	r24
    3832:	1f 92       	push	r1
    3834:	80 e4       	ldi	r24, 0x40	; 64
    3836:	8f 93       	push	r24
    3838:	89 e0       	ldi	r24, 0x09	; 9
    383a:	96 e2       	ldi	r25, 0x26	; 38
    383c:	9f 93       	push	r25
    383e:	8f 93       	push	r24
    3840:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3844:	81 34       	cpi	r24, 0x41	; 65
    3846:	91 05       	cpc	r25, r1
    3848:	10 f0       	brcs	.+4      	; 0x384e <printHelp+0x52>
    384a:	80 e4       	ldi	r24, 0x40	; 64
    384c:	90 e0       	ldi	r25, 0x00	; 0
    384e:	40 e0       	ldi	r20, 0x00	; 0
    3850:	68 2f       	mov	r22, r24
    3852:	89 e0       	ldi	r24, 0x09	; 9
    3854:	96 e2       	ldi	r25, 0x26	; 38
    3856:	98 df       	rcall	.-208    	; 0x3788 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_BIAS);
    3858:	8a e5       	ldi	r24, 0x5A	; 90
    385a:	9c e2       	ldi	r25, 0x2C	; 44
    385c:	9f 93       	push	r25
    385e:	8f 93       	push	r24
    3860:	1f 92       	push	r1
    3862:	80 e4       	ldi	r24, 0x40	; 64
    3864:	8f 93       	push	r24
    3866:	89 e0       	ldi	r24, 0x09	; 9
    3868:	96 e2       	ldi	r25, 0x26	; 38
    386a:	9f 93       	push	r25
    386c:	8f 93       	push	r24
    386e:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3872:	81 34       	cpi	r24, 0x41	; 65
    3874:	91 05       	cpc	r25, r1
    3876:	10 f0       	brcs	.+4      	; 0x387c <printHelp+0x80>
    3878:	80 e4       	ldi	r24, 0x40	; 64
    387a:	90 e0       	ldi	r25, 0x00	; 0
    387c:	40 e0       	ldi	r20, 0x00	; 0
    387e:	68 2f       	mov	r22, r24
    3880:	89 e0       	ldi	r24, 0x09	; 9
    3882:	96 e2       	ldi	r25, 0x26	; 38
    3884:	81 df       	rcall	.-254    	; 0x3788 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_BL);
    3886:	87 e2       	ldi	r24, 0x27	; 39
    3888:	9c e2       	ldi	r25, 0x2C	; 44
    388a:	9f 93       	push	r25
    388c:	8f 93       	push	r24
    388e:	1f 92       	push	r1
    3890:	80 e4       	ldi	r24, 0x40	; 64
    3892:	8f 93       	push	r24
    3894:	89 e0       	ldi	r24, 0x09	; 9
    3896:	96 e2       	ldi	r25, 0x26	; 38
    3898:	9f 93       	push	r25
    389a:	8f 93       	push	r24
    389c:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    38a0:	81 34       	cpi	r24, 0x41	; 65
    38a2:	91 05       	cpc	r25, r1
    38a4:	10 f0       	brcs	.+4      	; 0x38aa <printHelp+0xae>
    38a6:	80 e4       	ldi	r24, 0x40	; 64
    38a8:	90 e0       	ldi	r25, 0x00	; 0
    38aa:	40 e0       	ldi	r20, 0x00	; 0
    38ac:	68 2f       	mov	r22, r24
    38ae:	89 e0       	ldi	r24, 0x09	; 9
    38b0:	96 e2       	ldi	r25, 0x26	; 38
    38b2:	6a df       	rcall	.-300    	; 0x3788 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DAC);
    38b4:	8d ef       	ldi	r24, 0xFD	; 253
    38b6:	9b e2       	ldi	r25, 0x2B	; 43
    38b8:	9f 93       	push	r25
    38ba:	8f 93       	push	r24
    38bc:	1f 92       	push	r1
    38be:	80 e4       	ldi	r24, 0x40	; 64
    38c0:	8f 93       	push	r24
    38c2:	89 e0       	ldi	r24, 0x09	; 9
    38c4:	96 e2       	ldi	r25, 0x26	; 38
    38c6:	9f 93       	push	r25
    38c8:	8f 93       	push	r24
    38ca:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    38ce:	81 34       	cpi	r24, 0x41	; 65
    38d0:	91 05       	cpc	r25, r1
    38d2:	10 f0       	brcs	.+4      	; 0x38d8 <printHelp+0xdc>
    38d4:	80 e4       	ldi	r24, 0x40	; 64
    38d6:	90 e0       	ldi	r25, 0x00	; 0
    38d8:	40 e0       	ldi	r20, 0x00	; 0
    38da:	68 2f       	mov	r22, r24
    38dc:	89 e0       	ldi	r24, 0x09	; 9
    38de:	96 e2       	ldi	r25, 0x26	; 38
    38e0:	53 df       	rcall	.-346    	; 0x3788 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DDS_1);
    38e2:	8e ec       	ldi	r24, 0xCE	; 206
    38e4:	9b e2       	ldi	r25, 0x2B	; 43
    38e6:	9f 93       	push	r25
    38e8:	8f 93       	push	r24
    38ea:	1f 92       	push	r1
    38ec:	80 e4       	ldi	r24, 0x40	; 64
    38ee:	8f 93       	push	r24
    38f0:	89 e0       	ldi	r24, 0x09	; 9
    38f2:	96 e2       	ldi	r25, 0x26	; 38
    38f4:	9f 93       	push	r25
    38f6:	8f 93       	push	r24
    38f8:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    38fc:	2d b7       	in	r18, 0x3d	; 61
    38fe:	3e b7       	in	r19, 0x3e	; 62
    3900:	2c 5d       	subi	r18, 0xDC	; 220
    3902:	3f 4f       	sbci	r19, 0xFF	; 255
    3904:	2d bf       	out	0x3d, r18	; 61
    3906:	3e bf       	out	0x3e, r19	; 62
    3908:	81 34       	cpi	r24, 0x41	; 65
    390a:	91 05       	cpc	r25, r1
    390c:	10 f0       	brcs	.+4      	; 0x3912 <printHelp+0x116>
    390e:	80 e4       	ldi	r24, 0x40	; 64
    3910:	90 e0       	ldi	r25, 0x00	; 0
    3912:	40 e0       	ldi	r20, 0x00	; 0
    3914:	68 2f       	mov	r22, r24
    3916:	89 e0       	ldi	r24, 0x09	; 9
    3918:	96 e2       	ldi	r25, 0x26	; 38
    391a:	36 df       	rcall	.-404    	; 0x3788 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DDS_2);
    391c:	89 ea       	ldi	r24, 0xA9	; 169
    391e:	9b e2       	ldi	r25, 0x2B	; 43
    3920:	9f 93       	push	r25
    3922:	8f 93       	push	r24
    3924:	1f 92       	push	r1
    3926:	80 e4       	ldi	r24, 0x40	; 64
    3928:	8f 93       	push	r24
    392a:	89 e0       	ldi	r24, 0x09	; 9
    392c:	96 e2       	ldi	r25, 0x26	; 38
    392e:	9f 93       	push	r25
    3930:	8f 93       	push	r24
    3932:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3936:	81 34       	cpi	r24, 0x41	; 65
    3938:	91 05       	cpc	r25, r1
    393a:	10 f0       	brcs	.+4      	; 0x3940 <printHelp+0x144>
    393c:	80 e4       	ldi	r24, 0x40	; 64
    393e:	90 e0       	ldi	r25, 0x00	; 0
    3940:	40 e0       	ldi	r20, 0x00	; 0
    3942:	68 2f       	mov	r22, r24
    3944:	89 e0       	ldi	r24, 0x09	; 9
    3946:	96 e2       	ldi	r25, 0x26	; 38
    3948:	1f df       	rcall	.-450    	; 0x3788 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_EB);
    394a:	89 e8       	ldi	r24, 0x89	; 137
    394c:	9b e2       	ldi	r25, 0x2B	; 43
    394e:	9f 93       	push	r25
    3950:	8f 93       	push	r24
    3952:	1f 92       	push	r1
    3954:	80 e4       	ldi	r24, 0x40	; 64
    3956:	8f 93       	push	r24
    3958:	89 e0       	ldi	r24, 0x09	; 9
    395a:	96 e2       	ldi	r25, 0x26	; 38
    395c:	9f 93       	push	r25
    395e:	8f 93       	push	r24
    3960:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3964:	81 34       	cpi	r24, 0x41	; 65
    3966:	91 05       	cpc	r25, r1
    3968:	10 f0       	brcs	.+4      	; 0x396e <printHelp+0x172>
    396a:	80 e4       	ldi	r24, 0x40	; 64
    396c:	90 e0       	ldi	r25, 0x00	; 0
    396e:	40 e0       	ldi	r20, 0x00	; 0
    3970:	68 2f       	mov	r22, r24
    3972:	89 e0       	ldi	r24, 0x09	; 9
    3974:	96 e2       	ldi	r25, 0x26	; 38
    3976:	08 df       	rcall	.-496    	; 0x3788 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_HELP);
    3978:	8e e4       	ldi	r24, 0x4E	; 78
    397a:	9b e2       	ldi	r25, 0x2B	; 43
    397c:	9f 93       	push	r25
    397e:	8f 93       	push	r24
    3980:	1f 92       	push	r1
    3982:	80 e4       	ldi	r24, 0x40	; 64
    3984:	8f 93       	push	r24
    3986:	89 e0       	ldi	r24, 0x09	; 9
    3988:	96 e2       	ldi	r25, 0x26	; 38
    398a:	9f 93       	push	r25
    398c:	8f 93       	push	r24
    398e:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3992:	81 34       	cpi	r24, 0x41	; 65
    3994:	91 05       	cpc	r25, r1
    3996:	10 f0       	brcs	.+4      	; 0x399c <printHelp+0x1a0>
    3998:	80 e4       	ldi	r24, 0x40	; 64
    399a:	90 e0       	ldi	r25, 0x00	; 0
    399c:	40 e0       	ldi	r20, 0x00	; 0
    399e:	68 2f       	mov	r22, r24
    39a0:	89 e0       	ldi	r24, 0x09	; 9
    39a2:	96 e2       	ldi	r25, 0x26	; 38
    39a4:	f1 de       	rcall	.-542    	; 0x3788 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_INFO);
    39a6:	87 e3       	ldi	r24, 0x37	; 55
    39a8:	9b e2       	ldi	r25, 0x2B	; 43
    39aa:	9f 93       	push	r25
    39ac:	8f 93       	push	r24
    39ae:	1f 92       	push	r1
    39b0:	80 e4       	ldi	r24, 0x40	; 64
    39b2:	8f 93       	push	r24
    39b4:	89 e0       	ldi	r24, 0x09	; 9
    39b6:	96 e2       	ldi	r25, 0x26	; 38
    39b8:	9f 93       	push	r25
    39ba:	8f 93       	push	r24
    39bc:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    39c0:	81 34       	cpi	r24, 0x41	; 65
    39c2:	91 05       	cpc	r25, r1
    39c4:	10 f0       	brcs	.+4      	; 0x39ca <printHelp+0x1ce>
    39c6:	80 e4       	ldi	r24, 0x40	; 64
    39c8:	90 e0       	ldi	r25, 0x00	; 0
    39ca:	40 e0       	ldi	r20, 0x00	; 0
    39cc:	68 2f       	mov	r22, r24
    39ce:	89 e0       	ldi	r24, 0x09	; 9
    39d0:	96 e2       	ldi	r25, 0x26	; 38

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_KB);
    39d2:	da de       	rcall	.-588    	; 0x3788 <udi_write_tx_buf>
    39d4:	89 e1       	ldi	r24, 0x19	; 25
    39d6:	9b e2       	ldi	r25, 0x2B	; 43
    39d8:	9f 93       	push	r25
    39da:	8f 93       	push	r24
    39dc:	1f 92       	push	r1
    39de:	80 e4       	ldi	r24, 0x40	; 64
    39e0:	8f 93       	push	r24
    39e2:	89 e0       	ldi	r24, 0x09	; 9
    39e4:	96 e2       	ldi	r25, 0x26	; 38
    39e6:	9f 93       	push	r25
    39e8:	8f 93       	push	r24
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    39ea:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    39ee:	81 34       	cpi	r24, 0x41	; 65
    39f0:	91 05       	cpc	r25, r1
    39f2:	10 f0       	brcs	.+4      	; 0x39f8 <printHelp+0x1fc>
    39f4:	80 e4       	ldi	r24, 0x40	; 64
    39f6:	90 e0       	ldi	r25, 0x00	; 0
    39f8:	40 e0       	ldi	r20, 0x00	; 0
    39fa:	68 2f       	mov	r22, r24
    39fc:	89 e0       	ldi	r24, 0x09	; 9
    39fe:	96 e2       	ldi	r25, 0x26	; 38

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_PT);
    3a00:	c3 de       	rcall	.-634    	; 0x3788 <udi_write_tx_buf>
    3a02:	82 ee       	ldi	r24, 0xE2	; 226
    3a04:	9a e2       	ldi	r25, 0x2A	; 42
    3a06:	9f 93       	push	r25
    3a08:	8f 93       	push	r24
    3a0a:	1f 92       	push	r1
    3a0c:	80 e4       	ldi	r24, 0x40	; 64
    3a0e:	8f 93       	push	r24
    3a10:	89 e0       	ldi	r24, 0x09	; 9
    3a12:	96 e2       	ldi	r25, 0x26	; 38
    3a14:	9f 93       	push	r25
    3a16:	8f 93       	push	r24
    3a18:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3a1c:	2d b7       	in	r18, 0x3d	; 61
    3a1e:	3e b7       	in	r19, 0x3e	; 62
    3a20:	2c 5d       	subi	r18, 0xDC	; 220
    3a22:	3f 4f       	sbci	r19, 0xFF	; 255
    3a24:	2d bf       	out	0x3d, r18	; 61
    3a26:	3e bf       	out	0x3e, r19	; 62
    3a28:	81 34       	cpi	r24, 0x41	; 65
    3a2a:	91 05       	cpc	r25, r1
    3a2c:	10 f0       	brcs	.+4      	; 0x3a32 <printHelp+0x236>
    3a2e:	80 e4       	ldi	r24, 0x40	; 64
    3a30:	90 e0       	ldi	r25, 0x00	; 0
    3a32:	40 e0       	ldi	r20, 0x00	; 0
    3a34:	68 2f       	mov	r22, r24
    3a36:	89 e0       	ldi	r24, 0x09	; 9
    3a38:	96 e2       	ldi	r25, 0x26	; 38

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_NewLine);
    3a3a:	a6 de       	rcall	.-692    	; 0x3788 <udi_write_tx_buf>
    3a3c:	8f ed       	ldi	r24, 0xDF	; 223
    3a3e:	9a e2       	ldi	r25, 0x2A	; 42
    3a40:	9f 93       	push	r25
    3a42:	8f 93       	push	r24
    3a44:	1f 92       	push	r1
    3a46:	80 e4       	ldi	r24, 0x40	; 64
    3a48:	8f 93       	push	r24
    3a4a:	89 e0       	ldi	r24, 0x09	; 9
    3a4c:	96 e2       	ldi	r25, 0x26	; 38
    3a4e:	9f 93       	push	r25
    3a50:	8f 93       	push	r24
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3a52:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    3a56:	81 34       	cpi	r24, 0x41	; 65
    3a58:	91 05       	cpc	r25, r1
    3a5a:	10 f0       	brcs	.+4      	; 0x3a60 <printHelp+0x264>
    3a5c:	80 e4       	ldi	r24, 0x40	; 64
    3a5e:	90 e0       	ldi	r25, 0x00	; 0
    3a60:	40 e0       	ldi	r20, 0x00	; 0
    3a62:	68 2f       	mov	r22, r24
    3a64:	89 e0       	ldi	r24, 0x09	; 9
    3a66:	96 e2       	ldi	r25, 0x26	; 38

	if (!again) {
    3a68:	8f de       	rcall	.-738    	; 0x3788 <udi_write_tx_buf>
    3a6a:	0f 90       	pop	r0
    3a6c:	0f 90       	pop	r0
    3a6e:	0f 90       	pop	r0
    3a70:	0f 90       	pop	r0
    3a72:	0f 90       	pop	r0
    3a74:	0f 90       	pop	r0
    3a76:	80 91 cc 21 	lds	r24, 0x21CC	; 0x8021cc <__data_end>
    3a7a:	81 11       	cpse	r24, r1
		again = true;
    3a7c:	20 c0       	rjmp	.+64     	; 0x3abe <printHelp+0x2c2>
    3a7e:	81 e0       	ldi	r24, 0x01	; 1
    3a80:	80 93 cc 21 	sts	0x21CC, r24	; 0x8021cc <__data_end>

		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_CmdLine);
    3a84:	8a ed       	ldi	r24, 0xDA	; 218
    3a86:	9a e2       	ldi	r25, 0x2A	; 42
    3a88:	9f 93       	push	r25
    3a8a:	8f 93       	push	r24
    3a8c:	1f 92       	push	r1
    3a8e:	80 e4       	ldi	r24, 0x40	; 64
    3a90:	8f 93       	push	r24
    3a92:	89 e0       	ldi	r24, 0x09	; 9
    3a94:	96 e2       	ldi	r25, 0x26	; 38
    3a96:	9f 93       	push	r25
    3a98:	8f 93       	push	r24
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3a9a:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    3a9e:	81 34       	cpi	r24, 0x41	; 65
    3aa0:	91 05       	cpc	r25, r1
    3aa2:	10 f0       	brcs	.+4      	; 0x3aa8 <printHelp+0x2ac>
    3aa4:	80 e4       	ldi	r24, 0x40	; 64
    3aa6:	90 e0       	ldi	r25, 0x00	; 0
    3aa8:	40 e0       	ldi	r20, 0x00	; 0
    3aaa:	68 2f       	mov	r22, r24
    3aac:	89 e0       	ldi	r24, 0x09	; 9
    3aae:	96 e2       	ldi	r25, 0x26	; 38
    3ab0:	6b de       	rcall	.-810    	; 0x3788 <udi_write_tx_buf>
    3ab2:	0f 90       	pop	r0
    3ab4:	0f 90       	pop	r0
    3ab6:	0f 90       	pop	r0
    3ab8:	0f 90       	pop	r0
    3aba:	0f 90       	pop	r0
    3abc:	0f 90       	pop	r0
    3abe:	08 95       	ret

00003ac0 <interpreter_doProcess>:
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
}


void interpreter_doProcess(char rx_buf[], iram_size_t rx_len)
{
    3ac0:	7f 92       	push	r7
    3ac2:	8f 92       	push	r8
    3ac4:	9f 92       	push	r9
    3ac6:	af 92       	push	r10
    3ac8:	bf 92       	push	r11
    3aca:	cf 92       	push	r12
    3acc:	df 92       	push	r13
    3ace:	ef 92       	push	r14
    3ad0:	ff 92       	push	r15
    3ad2:	0f 93       	push	r16
    3ad4:	1f 93       	push	r17
    3ad6:	cf 93       	push	r28
    3ad8:	df 93       	push	r29
    3ada:	cd b7       	in	r28, 0x3d	; 61
    3adc:	de b7       	in	r29, 0x3e	; 62
    3ade:	2c 97       	sbiw	r28, 0x0c	; 12
    3ae0:	cd bf       	out	0x3d, r28	; 61
    3ae2:	de bf       	out	0x3e, r29	; 62
	/* Sanity checks */
	if (!rx_buf || !rx_len) {
    3ae4:	00 97       	sbiw	r24, 0x00	; 0
    3ae6:	09 f4       	brne	.+2      	; 0x3aea <interpreter_doProcess+0x2a>
    3ae8:	01 c2       	rjmp	.+1026   	; 0x3eec <interpreter_doProcess+0x42c>
    3aea:	61 15       	cp	r22, r1
    3aec:	71 05       	cpc	r23, r1
    3aee:	09 f4       	brne	.+2      	; 0x3af2 <interpreter_doProcess+0x32>
    3af0:	fd c1       	rjmp	.+1018   	; 0x3eec <interpreter_doProcess+0x42c>
    3af2:	6b 01       	movw	r12, r22
    3af4:	8c 01       	movw	r16, r24
		return;
	}

	char* pos = memchr(rx_buf, '\r', rx_len);
    3af6:	ab 01       	movw	r20, r22
    3af8:	6d e0       	ldi	r22, 0x0D	; 13
    3afa:	70 e0       	ldi	r23, 0x00	; 0
    3afc:	0e 94 c2 71 	call	0xe384	; 0xe384 <memchr>
    3b00:	5c 01       	movw	r10, r24

	/* Stash new data into static cmdLine buffer */
	if (!pos) {
    3b02:	00 97       	sbiw	r24, 0x00	; 0
    3b04:	f1 f4       	brne	.+60     	; 0x3b42 <interpreter_doProcess+0x82>
		if ((s_rx_cmdLine_idx + rx_len) > C_RX_CMDLINE_BUF_SIZE) {
    3b06:	f0 90 cd 21 	lds	r15, 0x21CD	; 0x8021cd <s_rx_cmdLine_idx>
    3b0a:	8f 2d       	mov	r24, r15
    3b0c:	90 e0       	ldi	r25, 0x00	; 0
    3b0e:	96 01       	movw	r18, r12
    3b10:	28 0f       	add	r18, r24
    3b12:	39 1f       	adc	r19, r25
    3b14:	21 30       	cpi	r18, 0x01	; 1
    3b16:	31 40       	sbci	r19, 0x01	; 1
    3b18:	48 f0       	brcs	.+18     	; 0x3b2c <interpreter_doProcess+0x6c>
			/* Over sized - drop all buffered data and use this chunk as new begin */
			memcpy(s_rx_cmdLine_buf, rx_buf, rx_len);
    3b1a:	a6 01       	movw	r20, r12
    3b1c:	b8 01       	movw	r22, r16
    3b1e:	8e ec       	ldi	r24, 0xCE	; 206
    3b20:	91 e2       	ldi	r25, 0x21	; 33
    3b22:	0e 94 cf 71 	call	0xe39e	; 0xe39e <memcpy>
			s_rx_cmdLine_idx = rx_len;
    3b26:	c0 92 cd 21 	sts	0x21CD, r12	; 0x8021cd <s_rx_cmdLine_idx>
    3b2a:	e0 c1       	rjmp	.+960    	; 0x3eec <interpreter_doProcess+0x42c>

		} else {
			/* Add new chunk to buffer */
			memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, rx_len);
    3b2c:	a6 01       	movw	r20, r12
    3b2e:	b8 01       	movw	r22, r16
    3b30:	82 53       	subi	r24, 0x32	; 50
    3b32:	9e 4d       	sbci	r25, 0xDE	; 222
    3b34:	0e 94 cf 71 	call	0xe39e	; 0xe39e <memcpy>
			s_rx_cmdLine_idx += rx_len;
    3b38:	6f 2d       	mov	r22, r15
    3b3a:	6c 0d       	add	r22, r12
    3b3c:	60 93 cd 21 	sts	0x21CD, r22	; 0x8021cd <s_rx_cmdLine_idx>
    3b40:	d5 c1       	rjmp	.+938    	; 0x3eec <interpreter_doProcess+0x42c>
		}

	} else {
		uint8_t pos_len = (pos - rx_buf) + 1;
    3b42:	80 1b       	sub	r24, r16
    3b44:	91 0b       	sbc	r25, r17
    3b46:	77 24       	eor	r7, r7
    3b48:	73 94       	inc	r7
    3b4a:	78 0e       	add	r7, r24

		/* Add current chunk to the line buffer */
		memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, pos_len);
    3b4c:	87 2c       	mov	r8, r7
    3b4e:	91 2c       	mov	r9, r1
    3b50:	f0 90 cd 21 	lds	r15, 0x21CD	; 0x8021cd <s_rx_cmdLine_idx>
    3b54:	8f 2d       	mov	r24, r15
    3b56:	90 e0       	ldi	r25, 0x00	; 0
    3b58:	a4 01       	movw	r20, r8
    3b5a:	b8 01       	movw	r22, r16
    3b5c:	82 53       	subi	r24, 0x32	; 50
    3b5e:	9e 4d       	sbci	r25, 0xDE	; 222
    3b60:	0e 94 cf 71 	call	0xe39e	; 0xe39e <memcpy>
		s_rx_cmdLine_idx += pos_len;
    3b64:	f7 0c       	add	r15, r7
    3b66:	f0 92 cd 21 	sts	0x21CD, r15	; 0x8021cd <s_rx_cmdLine_idx>

static void executeCmdLine(char* cmdLine_buf, uint8_t cmdLine_len)
{
	/* Process command */
	{
		if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_adc, sizeof(PM_IP_CMD_adc) - 1)) {
    3b6a:	44 e0       	ldi	r20, 0x04	; 4
    3b6c:	50 e0       	ldi	r21, 0x00	; 0
    3b6e:	65 ed       	ldi	r22, 0xD5	; 213
    3b70:	7a e2       	ldi	r23, 0x2A	; 42
    3b72:	8e ec       	ldi	r24, 0xCE	; 206
    3b74:	91 e2       	ldi	r25, 0x21	; 33
    3b76:	0e 94 a9 71 	call	0xe352	; 0xe352 <strncmp_P>
    3b7a:	89 2b       	or	r24, r25
    3b7c:	e9 f4       	brne	.+58     	; 0x3bb8 <interpreter_doProcess+0xf8>
			int val[1] = { 0 };
    3b7e:	19 82       	std	Y+1, r1	; 0x01
    3b80:	1a 82       	std	Y+2, r1	; 0x02
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_adc) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    3b82:	ce 01       	movw	r24, r28
    3b84:	01 96       	adiw	r24, 0x01	; 1
    3b86:	7c 01       	movw	r14, r24
    3b88:	00 e0       	ldi	r16, 0x00	; 0
    3b8a:	10 e0       	ldi	r17, 0x00	; 0
    3b8c:	20 e0       	ldi	r18, 0x00	; 0
    3b8e:	30 e0       	ldi	r19, 0x00	; 0
    3b90:	43 e0       	ldi	r20, 0x03	; 3
    3b92:	50 e0       	ldi	r21, 0x00	; 0
    3b94:	60 e0       	ldi	r22, 0x00	; 0
    3b96:	70 e0       	ldi	r23, 0x00	; 0
    3b98:	82 ed       	ldi	r24, 0xD2	; 210
    3b9a:	91 e2       	ldi	r25, 0x21	; 33
    3b9c:	0e 94 21 53 	call	0xa642	; 0xa642 <myStringToVar>
    3ba0:	89 2b       	or	r24, r25
    3ba2:	09 f4       	brne	.+2      	; 0x3ba6 <interpreter_doProcess+0xe6>
    3ba4:	73 c1       	rjmp	.+742    	; 0x3e8c <interpreter_doProcess+0x3cc>
				adc_app_enable(val[0]);
    3ba6:	81 e0       	ldi	r24, 0x01	; 1
    3ba8:	29 81       	ldd	r18, Y+1	; 0x01
    3baa:	3a 81       	ldd	r19, Y+2	; 0x02
    3bac:	23 2b       	or	r18, r19
    3bae:	09 f4       	brne	.+2      	; 0x3bb2 <interpreter_doProcess+0xf2>
    3bb0:	80 e0       	ldi	r24, 0x00	; 0
    3bb2:	0e 94 c1 53 	call	0xa782	; 0xa782 <adc_app_enable>
    3bb6:	6a c1       	rjmp	.+724    	; 0x3e8c <interpreter_doProcess+0x3cc>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_bias, sizeof(PM_IP_CMD_bias) - 1)) {
    3bb8:	45 e0       	ldi	r20, 0x05	; 5
    3bba:	50 e0       	ldi	r21, 0x00	; 0
    3bbc:	6f ec       	ldi	r22, 0xCF	; 207
    3bbe:	7a e2       	ldi	r23, 0x2A	; 42
    3bc0:	8e ec       	ldi	r24, 0xCE	; 206
    3bc2:	91 e2       	ldi	r25, 0x21	; 33
    3bc4:	0e 94 a9 71 	call	0xe352	; 0xe352 <strncmp_P>
    3bc8:	89 2b       	or	r24, r25
    3bca:	c1 f4       	brne	.+48     	; 0x3bfc <interpreter_doProcess+0x13c>
			int val[1] = { 0 };
    3bcc:	19 82       	std	Y+1, r1	; 0x01
    3bce:	1a 82       	std	Y+2, r1	; 0x02
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_bias) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    3bd0:	ce 01       	movw	r24, r28
    3bd2:	01 96       	adiw	r24, 0x01	; 1
    3bd4:	7c 01       	movw	r14, r24
    3bd6:	00 e0       	ldi	r16, 0x00	; 0
    3bd8:	10 e0       	ldi	r17, 0x00	; 0
    3bda:	20 e0       	ldi	r18, 0x00	; 0
    3bdc:	30 e0       	ldi	r19, 0x00	; 0
    3bde:	43 e0       	ldi	r20, 0x03	; 3
    3be0:	50 e0       	ldi	r21, 0x00	; 0
    3be2:	60 e0       	ldi	r22, 0x00	; 0
    3be4:	70 e0       	ldi	r23, 0x00	; 0
    3be6:	83 ed       	ldi	r24, 0xD3	; 211
    3be8:	91 e2       	ldi	r25, 0x21	; 33
    3bea:	0e 94 21 53 	call	0xa642	; 0xa642 <myStringToVar>
    3bee:	89 2b       	or	r24, r25
    3bf0:	09 f4       	brne	.+2      	; 0x3bf4 <interpreter_doProcess+0x134>
    3bf2:	4c c1       	rjmp	.+664    	; 0x3e8c <interpreter_doProcess+0x3cc>
				bias_update(val[0]);
    3bf4:	89 81       	ldd	r24, Y+1	; 0x01
    3bf6:	0e 94 14 54 	call	0xa828	; 0xa828 <bias_update>
    3bfa:	48 c1       	rjmp	.+656    	; 0x3e8c <interpreter_doProcess+0x3cc>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_bl, sizeof(PM_IP_CMD_bl) - 1)) {
    3bfc:	43 e0       	ldi	r20, 0x03	; 3
    3bfe:	50 e0       	ldi	r21, 0x00	; 0
    3c00:	6b ec       	ldi	r22, 0xCB	; 203
    3c02:	7a e2       	ldi	r23, 0x2A	; 42
    3c04:	8e ec       	ldi	r24, 0xCE	; 206
    3c06:	91 e2       	ldi	r25, 0x21	; 33
    3c08:	0e 94 a9 71 	call	0xe352	; 0xe352 <strncmp_P>
    3c0c:	89 2b       	or	r24, r25
    3c0e:	c9 f4       	brne	.+50     	; 0x3c42 <interpreter_doProcess+0x182>
			int val[1] = { 0 };
    3c10:	19 82       	std	Y+1, r1	; 0x01
    3c12:	1a 82       	std	Y+2, r1	; 0x02
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_bl) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    3c14:	ce 01       	movw	r24, r28
    3c16:	01 96       	adiw	r24, 0x01	; 1
    3c18:	7c 01       	movw	r14, r24
    3c1a:	00 e0       	ldi	r16, 0x00	; 0
    3c1c:	10 e0       	ldi	r17, 0x00	; 0
    3c1e:	20 e0       	ldi	r18, 0x00	; 0
    3c20:	30 e0       	ldi	r19, 0x00	; 0
    3c22:	43 e0       	ldi	r20, 0x03	; 3
    3c24:	50 e0       	ldi	r21, 0x00	; 0
    3c26:	60 e0       	ldi	r22, 0x00	; 0
    3c28:	70 e0       	ldi	r23, 0x00	; 0
    3c2a:	81 ed       	ldi	r24, 0xD1	; 209
    3c2c:	91 e2       	ldi	r25, 0x21	; 33
    3c2e:	0e 94 21 53 	call	0xa642	; 0xa642 <myStringToVar>
    3c32:	89 2b       	or	r24, r25
    3c34:	09 f4       	brne	.+2      	; 0x3c38 <interpreter_doProcess+0x178>
    3c36:	2a c1       	rjmp	.+596    	; 0x3e8c <interpreter_doProcess+0x3cc>
				backlight_mode_pwm(val[0]);
    3c38:	89 81       	ldd	r24, Y+1	; 0x01
    3c3a:	9a 81       	ldd	r25, Y+2	; 0x02
    3c3c:	0e 94 f1 53 	call	0xa7e2	; 0xa7e2 <backlight_mode_pwm>
    3c40:	25 c1       	rjmp	.+586    	; 0x3e8c <interpreter_doProcess+0x3cc>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dac, sizeof(PM_IP_CMD_dac) - 1)) {
    3c42:	44 e0       	ldi	r20, 0x04	; 4
    3c44:	50 e0       	ldi	r21, 0x00	; 0
    3c46:	66 ec       	ldi	r22, 0xC6	; 198
    3c48:	7a e2       	ldi	r23, 0x2A	; 42
    3c4a:	8e ec       	ldi	r24, 0xCE	; 206
    3c4c:	91 e2       	ldi	r25, 0x21	; 33
    3c4e:	0e 94 a9 71 	call	0xe352	; 0xe352 <strncmp_P>
    3c52:	89 2b       	or	r24, r25
    3c54:	e9 f4       	brne	.+58     	; 0x3c90 <interpreter_doProcess+0x1d0>
			int val[1] = { 0 };
    3c56:	19 82       	std	Y+1, r1	; 0x01
    3c58:	1a 82       	std	Y+2, r1	; 0x02
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dac) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    3c5a:	ce 01       	movw	r24, r28
    3c5c:	01 96       	adiw	r24, 0x01	; 1
    3c5e:	7c 01       	movw	r14, r24
    3c60:	00 e0       	ldi	r16, 0x00	; 0
    3c62:	10 e0       	ldi	r17, 0x00	; 0
    3c64:	20 e0       	ldi	r18, 0x00	; 0
    3c66:	30 e0       	ldi	r19, 0x00	; 0
    3c68:	43 e0       	ldi	r20, 0x03	; 3
    3c6a:	50 e0       	ldi	r21, 0x00	; 0
    3c6c:	60 e0       	ldi	r22, 0x00	; 0
    3c6e:	70 e0       	ldi	r23, 0x00	; 0
    3c70:	82 ed       	ldi	r24, 0xD2	; 210
    3c72:	91 e2       	ldi	r25, 0x21	; 33
    3c74:	0e 94 21 53 	call	0xa642	; 0xa642 <myStringToVar>
    3c78:	89 2b       	or	r24, r25
    3c7a:	09 f4       	brne	.+2      	; 0x3c7e <interpreter_doProcess+0x1be>
    3c7c:	07 c1       	rjmp	.+526    	; 0x3e8c <interpreter_doProcess+0x3cc>
				dac_app_enable(val[0]);
    3c7e:	81 e0       	ldi	r24, 0x01	; 1
    3c80:	29 81       	ldd	r18, Y+1	; 0x01
    3c82:	3a 81       	ldd	r19, Y+2	; 0x02
    3c84:	23 2b       	or	r18, r19
    3c86:	09 f4       	brne	.+2      	; 0x3c8a <interpreter_doProcess+0x1ca>
    3c88:	80 e0       	ldi	r24, 0x00	; 0
    3c8a:	0e 94 1a 54 	call	0xa834	; 0xa834 <dac_app_enable>
    3c8e:	fe c0       	rjmp	.+508    	; 0x3e8c <interpreter_doProcess+0x3cc>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dds, sizeof(PM_IP_CMD_dds) - 1)) {
    3c90:	44 e0       	ldi	r20, 0x04	; 4
    3c92:	50 e0       	ldi	r21, 0x00	; 0
    3c94:	61 ec       	ldi	r22, 0xC1	; 193
    3c96:	7a e2       	ldi	r23, 0x2A	; 42
    3c98:	8e ec       	ldi	r24, 0xCE	; 206
    3c9a:	91 e2       	ldi	r25, 0x21	; 33
    3c9c:	0e 94 a9 71 	call	0xe352	; 0xe352 <strncmp_P>
    3ca0:	89 2b       	or	r24, r25
    3ca2:	51 f5       	brne	.+84     	; 0x3cf8 <interpreter_doProcess+0x238>
			float val[3] = { -1.f, -1.f, -1.f };
    3ca4:	8c e0       	ldi	r24, 0x0C	; 12
    3ca6:	e8 e2       	ldi	r30, 0x28	; 40
    3ca8:	f1 e2       	ldi	r31, 0x21	; 33
    3caa:	de 01       	movw	r26, r28
    3cac:	11 96       	adiw	r26, 0x01	; 1
    3cae:	01 90       	ld	r0, Z+
    3cb0:	0d 92       	st	X+, r0
    3cb2:	8a 95       	dec	r24
    3cb4:	e1 f7       	brne	.-8      	; 0x3cae <interpreter_doProcess+0x1ee>
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dds) - 1), MY_STRING_TO_VAR_FLOAT | (MY_STRING_TO_VAR_FLOAT << 2) | (MY_STRING_TO_VAR_FLOAT << 4), &(val[0]), NULL, NULL)) {
    3cb6:	e1 2c       	mov	r14, r1
    3cb8:	f1 2c       	mov	r15, r1
    3cba:	00 e0       	ldi	r16, 0x00	; 0
    3cbc:	10 e0       	ldi	r17, 0x00	; 0
    3cbe:	9e 01       	movw	r18, r28
    3cc0:	2f 5f       	subi	r18, 0xFF	; 255
    3cc2:	3f 4f       	sbci	r19, 0xFF	; 255
    3cc4:	45 e1       	ldi	r20, 0x15	; 21
    3cc6:	50 e0       	ldi	r21, 0x00	; 0
    3cc8:	60 e0       	ldi	r22, 0x00	; 0
    3cca:	70 e0       	ldi	r23, 0x00	; 0
    3ccc:	82 ed       	ldi	r24, 0xD2	; 210
    3cce:	91 e2       	ldi	r25, 0x21	; 33
    3cd0:	0e 94 21 53 	call	0xa642	; 0xa642 <myStringToVar>
    3cd4:	89 2b       	or	r24, r25
    3cd6:	09 f4       	brne	.+2      	; 0x3cda <interpreter_doProcess+0x21a>
    3cd8:	d9 c0       	rjmp	.+434    	; 0x3e8c <interpreter_doProcess+0x3cc>
				dds_update(val[0], val[1], val[2]);
    3cda:	e9 84       	ldd	r14, Y+9	; 0x09
    3cdc:	fa 84       	ldd	r15, Y+10	; 0x0a
    3cde:	0b 85       	ldd	r16, Y+11	; 0x0b
    3ce0:	1c 85       	ldd	r17, Y+12	; 0x0c
    3ce2:	2d 81       	ldd	r18, Y+5	; 0x05
    3ce4:	3e 81       	ldd	r19, Y+6	; 0x06
    3ce6:	4f 81       	ldd	r20, Y+7	; 0x07
    3ce8:	58 85       	ldd	r21, Y+8	; 0x08
    3cea:	69 81       	ldd	r22, Y+1	; 0x01
    3cec:	7a 81       	ldd	r23, Y+2	; 0x02
    3cee:	8b 81       	ldd	r24, Y+3	; 0x03
    3cf0:	9c 81       	ldd	r25, Y+4	; 0x04
    3cf2:	0e 94 71 54 	call	0xa8e2	; 0xa8e2 <dds_update>
    3cf6:	ca c0       	rjmp	.+404    	; 0x3e8c <interpreter_doProcess+0x3cc>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_eb, sizeof(PM_IP_CMD_eb) - 1)) {
    3cf8:	43 e0       	ldi	r20, 0x03	; 3
    3cfa:	50 e0       	ldi	r21, 0x00	; 0
    3cfc:	6d eb       	ldi	r22, 0xBD	; 189
    3cfe:	7a e2       	ldi	r23, 0x2A	; 42
    3d00:	8e ec       	ldi	r24, 0xCE	; 206
    3d02:	91 e2       	ldi	r25, 0x21	; 33
    3d04:	0e 94 a9 71 	call	0xe352	; 0xe352 <strncmp_P>
    3d08:	89 2b       	or	r24, r25
    3d0a:	e9 f4       	brne	.+58     	; 0x3d46 <interpreter_doProcess+0x286>
			int val[1] = { 0 };
    3d0c:	19 82       	std	Y+1, r1	; 0x01
    3d0e:	1a 82       	std	Y+2, r1	; 0x02
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_eb) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    3d10:	ce 01       	movw	r24, r28
    3d12:	01 96       	adiw	r24, 0x01	; 1
    3d14:	7c 01       	movw	r14, r24
    3d16:	00 e0       	ldi	r16, 0x00	; 0
    3d18:	10 e0       	ldi	r17, 0x00	; 0
    3d1a:	20 e0       	ldi	r18, 0x00	; 0
    3d1c:	30 e0       	ldi	r19, 0x00	; 0
    3d1e:	43 e0       	ldi	r20, 0x03	; 3
    3d20:	50 e0       	ldi	r21, 0x00	; 0
    3d22:	60 e0       	ldi	r22, 0x00	; 0
    3d24:	70 e0       	ldi	r23, 0x00	; 0
    3d26:	81 ed       	ldi	r24, 0xD1	; 209
    3d28:	91 e2       	ldi	r25, 0x21	; 33
    3d2a:	0e 94 21 53 	call	0xa642	; 0xa642 <myStringToVar>
    3d2e:	89 2b       	or	r24, r25
    3d30:	09 f4       	brne	.+2      	; 0x3d34 <interpreter_doProcess+0x274>
    3d32:	ac c0       	rjmp	.+344    	; 0x3e8c <interpreter_doProcess+0x3cc>
				errorBeep_enable(val[0]);
    3d34:	81 e0       	ldi	r24, 0x01	; 1
    3d36:	29 81       	ldd	r18, Y+1	; 0x01
    3d38:	3a 81       	ldd	r19, Y+2	; 0x02
    3d3a:	23 2b       	or	r18, r19
    3d3c:	09 f4       	brne	.+2      	; 0x3d40 <interpreter_doProcess+0x280>
    3d3e:	80 e0       	ldi	r24, 0x00	; 0
    3d40:	0e 94 48 55 	call	0xaa90	; 0xaa90 <errorBeep_enable>
    3d44:	a3 c0       	rjmp	.+326    	; 0x3e8c <interpreter_doProcess+0x3cc>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_info, sizeof(PM_IP_CMD_info) - 1)) {
    3d46:	45 e0       	ldi	r20, 0x05	; 5
    3d48:	50 e0       	ldi	r21, 0x00	; 0
    3d4a:	67 eb       	ldi	r22, 0xB7	; 183
    3d4c:	7a e2       	ldi	r23, 0x2A	; 42
    3d4e:	8e ec       	ldi	r24, 0xCE	; 206
    3d50:	91 e2       	ldi	r25, 0x21	; 33
    3d52:	0e 94 a9 71 	call	0xe352	; 0xe352 <strncmp_P>
    3d56:	89 2b       	or	r24, r25
    3d58:	e9 f4       	brne	.+58     	; 0x3d94 <interpreter_doProcess+0x2d4>
			int val[1] = { 0 };
    3d5a:	19 82       	std	Y+1, r1	; 0x01
    3d5c:	1a 82       	std	Y+2, r1	; 0x02
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_info) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    3d5e:	ce 01       	movw	r24, r28
    3d60:	01 96       	adiw	r24, 0x01	; 1
    3d62:	7c 01       	movw	r14, r24
    3d64:	00 e0       	ldi	r16, 0x00	; 0
    3d66:	10 e0       	ldi	r17, 0x00	; 0
    3d68:	20 e0       	ldi	r18, 0x00	; 0
    3d6a:	30 e0       	ldi	r19, 0x00	; 0
    3d6c:	43 e0       	ldi	r20, 0x03	; 3
    3d6e:	50 e0       	ldi	r21, 0x00	; 0
    3d70:	60 e0       	ldi	r22, 0x00	; 0
    3d72:	70 e0       	ldi	r23, 0x00	; 0
    3d74:	83 ed       	ldi	r24, 0xD3	; 211
    3d76:	91 e2       	ldi	r25, 0x21	; 33
    3d78:	0e 94 21 53 	call	0xa642	; 0xa642 <myStringToVar>
    3d7c:	89 2b       	or	r24, r25
    3d7e:	09 f4       	brne	.+2      	; 0x3d82 <interpreter_doProcess+0x2c2>
    3d80:	85 c0       	rjmp	.+266    	; 0x3e8c <interpreter_doProcess+0x3cc>
				printStatusLines_enable(val[0]);
    3d82:	81 e0       	ldi	r24, 0x01	; 1
    3d84:	29 81       	ldd	r18, Y+1	; 0x01
    3d86:	3a 81       	ldd	r19, Y+2	; 0x02
    3d88:	23 2b       	or	r18, r19
    3d8a:	09 f4       	brne	.+2      	; 0x3d8e <interpreter_doProcess+0x2ce>
    3d8c:	80 e0       	ldi	r24, 0x00	; 0
    3d8e:	0e 94 4b 55 	call	0xaa96	; 0xaa96 <printStatusLines_enable>
    3d92:	7c c0       	rjmp	.+248    	; 0x3e8c <interpreter_doProcess+0x3cc>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_pt, sizeof(PM_IP_CMD_pt) - 1)) {
    3d94:	43 e0       	ldi	r20, 0x03	; 3
    3d96:	50 e0       	ldi	r21, 0x00	; 0
    3d98:	6a ea       	ldi	r22, 0xAA	; 170
    3d9a:	7a e2       	ldi	r23, 0x2A	; 42
    3d9c:	8e ec       	ldi	r24, 0xCE	; 206
    3d9e:	91 e2       	ldi	r25, 0x21	; 33
    3da0:	0e 94 a9 71 	call	0xe352	; 0xe352 <strncmp_P>
    3da4:	89 2b       	or	r24, r25
    3da6:	c1 f4       	brne	.+48     	; 0x3dd8 <interpreter_doProcess+0x318>
			int val[1] = { 0 };
    3da8:	19 82       	std	Y+1, r1	; 0x01
    3daa:	1a 82       	std	Y+2, r1	; 0x02
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_pt) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    3dac:	ce 01       	movw	r24, r28
    3dae:	01 96       	adiw	r24, 0x01	; 1
    3db0:	7c 01       	movw	r14, r24
    3db2:	00 e0       	ldi	r16, 0x00	; 0
    3db4:	10 e0       	ldi	r17, 0x00	; 0
    3db6:	20 e0       	ldi	r18, 0x00	; 0
    3db8:	30 e0       	ldi	r19, 0x00	; 0
    3dba:	43 e0       	ldi	r20, 0x03	; 3
    3dbc:	50 e0       	ldi	r21, 0x00	; 0
    3dbe:	60 e0       	ldi	r22, 0x00	; 0
    3dc0:	70 e0       	ldi	r23, 0x00	; 0
    3dc2:	81 ed       	ldi	r24, 0xD1	; 209
    3dc4:	91 e2       	ldi	r25, 0x21	; 33
    3dc6:	0e 94 21 53 	call	0xa642	; 0xa642 <myStringToVar>
    3dca:	89 2b       	or	r24, r25
    3dcc:	09 f4       	brne	.+2      	; 0x3dd0 <interpreter_doProcess+0x310>
    3dce:	5e c0       	rjmp	.+188    	; 0x3e8c <interpreter_doProcess+0x3cc>
				pitchTone_mode(val[0]);
    3dd0:	89 81       	ldd	r24, Y+1	; 0x01
    3dd2:	0e 94 51 55 	call	0xaaa2	; 0xaaa2 <pitchTone_mode>
    3dd6:	5a c0       	rjmp	.+180    	; 0x3e8c <interpreter_doProcess+0x3cc>
			}

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_help, sizeof(PM_IP_CMD_help) - 1)) {
    3dd8:	44 e0       	ldi	r20, 0x04	; 4
    3dda:	50 e0       	ldi	r21, 0x00	; 0
    3ddc:	62 eb       	ldi	r22, 0xB2	; 178
    3dde:	7a e2       	ldi	r23, 0x2A	; 42
    3de0:	8e ec       	ldi	r24, 0xCE	; 206
    3de2:	91 e2       	ldi	r25, 0x21	; 33
    3de4:	0e 94 91 71 	call	0xe322	; 0xe322 <strncasecmp_P>
    3de8:	89 2b       	or	r24, r25
			printHelp();
    3dea:	11 f4       	brne	.+4      	; 0x3df0 <interpreter_doProcess+0x330>
    3dec:	07 dd       	rcall	.-1522   	; 0x37fc <printHelp>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_kb, sizeof(PM_IP_CMD_kb) - 1)) {
    3dee:	4e c0       	rjmp	.+156    	; 0x3e8c <interpreter_doProcess+0x3cc>
    3df0:	43 e0       	ldi	r20, 0x03	; 3
    3df2:	50 e0       	ldi	r21, 0x00	; 0
    3df4:	6e ea       	ldi	r22, 0xAE	; 174
    3df6:	7a e2       	ldi	r23, 0x2A	; 42
    3df8:	8e ec       	ldi	r24, 0xCE	; 206
    3dfa:	91 e2       	ldi	r25, 0x21	; 33
    3dfc:	0e 94 a9 71 	call	0xe352	; 0xe352 <strncmp_P>
    3e00:	89 2b       	or	r24, r25
			int val[1] = { 0 };
    3e02:	e1 f4       	brne	.+56     	; 0x3e3c <interpreter_doProcess+0x37c>
    3e04:	19 82       	std	Y+1, r1	; 0x01
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_kb) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    3e06:	1a 82       	std	Y+2, r1	; 0x02
    3e08:	ce 01       	movw	r24, r28
    3e0a:	01 96       	adiw	r24, 0x01	; 1
    3e0c:	7c 01       	movw	r14, r24
    3e0e:	00 e0       	ldi	r16, 0x00	; 0
    3e10:	10 e0       	ldi	r17, 0x00	; 0
    3e12:	20 e0       	ldi	r18, 0x00	; 0
    3e14:	30 e0       	ldi	r19, 0x00	; 0
    3e16:	43 e0       	ldi	r20, 0x03	; 3
    3e18:	50 e0       	ldi	r21, 0x00	; 0
    3e1a:	60 e0       	ldi	r22, 0x00	; 0
    3e1c:	70 e0       	ldi	r23, 0x00	; 0
    3e1e:	81 ed       	ldi	r24, 0xD1	; 209
    3e20:	91 e2       	ldi	r25, 0x21	; 33
    3e22:	0e 94 21 53 	call	0xa642	; 0xa642 <myStringToVar>
    3e26:	89 2b       	or	r24, r25
				keyBeep_enable(val[0]);
    3e28:	89 f1       	breq	.+98     	; 0x3e8c <interpreter_doProcess+0x3cc>
    3e2a:	81 e0       	ldi	r24, 0x01	; 1
    3e2c:	29 81       	ldd	r18, Y+1	; 0x01
    3e2e:	3a 81       	ldd	r19, Y+2	; 0x02
    3e30:	23 2b       	or	r18, r19
    3e32:	09 f4       	brne	.+2      	; 0x3e36 <interpreter_doProcess+0x376>
    3e34:	80 e0       	ldi	r24, 0x00	; 0
    3e36:	0e 94 4e 55 	call	0xaa9c	; 0xaa9c <keyBeep_enable>
			}

		} else {
			int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_UNKNOWN_01);
    3e3a:	28 c0       	rjmp	.+80     	; 0x3e8c <interpreter_doProcess+0x3cc>
    3e3c:	85 e7       	ldi	r24, 0x75	; 117
    3e3e:	9a e2       	ldi	r25, 0x2A	; 42
    3e40:	9f 93       	push	r25
    3e42:	8f 93       	push	r24
    3e44:	1f 92       	push	r1
    3e46:	80 e4       	ldi	r24, 0x40	; 64
    3e48:	8f 93       	push	r24
    3e4a:	89 e0       	ldi	r24, 0x09	; 9
    3e4c:	96 e2       	ldi	r25, 0x26	; 38
    3e4e:	9f 93       	push	r25
    3e50:	8f 93       	push	r24
    3e52:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3e56:	81 34       	cpi	r24, 0x41	; 65
    3e58:	91 05       	cpc	r25, r1
    3e5a:	10 f0       	brcs	.+4      	; 0x3e60 <interpreter_doProcess+0x3a0>
    3e5c:	80 e4       	ldi	r24, 0x40	; 64
    3e5e:	90 e0       	ldi	r25, 0x00	; 0
    3e60:	40 e0       	ldi	r20, 0x00	; 0
    3e62:	68 2f       	mov	r22, r24
    3e64:	89 e0       	ldi	r24, 0x09	; 9
    3e66:	96 e2       	ldi	r25, 0x26	; 38

			if (g_errorBeep_enable) {
    3e68:	8f dc       	rcall	.-1762   	; 0x3788 <udi_write_tx_buf>
    3e6a:	0f 90       	pop	r0
    3e6c:	0f 90       	pop	r0
    3e6e:	0f 90       	pop	r0
    3e70:	0f 90       	pop	r0
    3e72:	0f 90       	pop	r0
    3e74:	0f 90       	pop	r0
    3e76:	80 91 61 20 	lds	r24, 0x2061	; 0x802061 <g_errorBeep_enable>
				twi2_set_beep(100, 10);  // Bad sound
    3e7a:	88 23       	and	r24, r24
    3e7c:	39 f0       	breq	.+14     	; 0x3e8c <interpreter_doProcess+0x3cc>
    3e7e:	6a e0       	ldi	r22, 0x0A	; 10
				yield_ms(50);
    3e80:	84 e6       	ldi	r24, 0x64	; 100
    3e82:	00 d3       	rcall	.+1536   	; 0x4484 <twi2_set_beep>
    3e84:	82 e3       	ldi	r24, 0x32	; 50
    3e86:	90 e0       	ldi	r25, 0x00	; 0
			}
		}
	}

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_CmdLine);
    3e88:	0e 94 19 57 	call	0xae32	; 0xae32 <yield_ms>
    3e8c:	8a ed       	ldi	r24, 0xDA	; 218
    3e8e:	9a e2       	ldi	r25, 0x2A	; 42
    3e90:	9f 93       	push	r25
    3e92:	8f 93       	push	r24
    3e94:	1f 92       	push	r1
    3e96:	80 e4       	ldi	r24, 0x40	; 64
    3e98:	8f 93       	push	r24
    3e9a:	89 e0       	ldi	r24, 0x09	; 9
    3e9c:	96 e2       	ldi	r25, 0x26	; 38
    3e9e:	9f 93       	push	r25
    3ea0:	8f 93       	push	r24
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3ea2:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    3ea6:	81 34       	cpi	r24, 0x41	; 65
    3ea8:	91 05       	cpc	r25, r1
    3eaa:	10 f0       	brcs	.+4      	; 0x3eb0 <interpreter_doProcess+0x3f0>
    3eac:	80 e4       	ldi	r24, 0x40	; 64
    3eae:	90 e0       	ldi	r25, 0x00	; 0
    3eb0:	40 e0       	ldi	r20, 0x00	; 0
    3eb2:	68 2f       	mov	r22, r24
    3eb4:	89 e0       	ldi	r24, 0x09	; 9
		memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, pos_len);
		s_rx_cmdLine_idx += pos_len;

		/* Feed interpreter with line data */
		executeCmdLine(s_rx_cmdLine_buf, s_rx_cmdLine_idx);
		s_rx_cmdLine_idx = 0;
    3eb6:	96 e2       	ldi	r25, 0x26	; 38
    3eb8:	67 dc       	rcall	.-1842   	; 0x3788 <udi_write_tx_buf>

		/* Attach trailing data to the buffer */
		if (rx_len > pos_len) {
    3eba:	10 92 cd 21 	sts	0x21CD, r1	; 0x8021cd <s_rx_cmdLine_idx>
    3ebe:	0f 90       	pop	r0
    3ec0:	0f 90       	pop	r0
    3ec2:	0f 90       	pop	r0
    3ec4:	0f 90       	pop	r0
    3ec6:	0f 90       	pop	r0
    3ec8:	0f 90       	pop	r0
    3eca:	8c 14       	cp	r8, r12
			memcpy(s_rx_cmdLine_buf, pos + 1, rx_len - pos_len);
    3ecc:	9d 04       	cpc	r9, r13
    3ece:	70 f4       	brcc	.+28     	; 0x3eec <interpreter_doProcess+0x42c>
    3ed0:	a6 01       	movw	r20, r12
    3ed2:	48 19       	sub	r20, r8
    3ed4:	59 09       	sbc	r21, r9
    3ed6:	b5 01       	movw	r22, r10
    3ed8:	6f 5f       	subi	r22, 0xFF	; 255
    3eda:	7f 4f       	sbci	r23, 0xFF	; 255
    3edc:	8e ec       	ldi	r24, 0xCE	; 206
    3ede:	91 e2       	ldi	r25, 0x21	; 33
			s_rx_cmdLine_idx = rx_len - pos_len;
    3ee0:	0e 94 cf 71 	call	0xe39e	; 0xe39e <memcpy>
    3ee4:	6c 2d       	mov	r22, r12
    3ee6:	67 19       	sub	r22, r7
		}
	}
}
    3ee8:	60 93 cd 21 	sts	0x21CD, r22	; 0x8021cd <s_rx_cmdLine_idx>
    3eec:	2c 96       	adiw	r28, 0x0c	; 12
    3eee:	cd bf       	out	0x3d, r28	; 61
    3ef0:	de bf       	out	0x3e, r29	; 62
    3ef2:	df 91       	pop	r29
    3ef4:	cf 91       	pop	r28
    3ef6:	1f 91       	pop	r17
    3ef8:	0f 91       	pop	r16
    3efa:	ff 90       	pop	r15
    3efc:	ef 90       	pop	r14
    3efe:	df 90       	pop	r13
    3f00:	cf 90       	pop	r12
    3f02:	bf 90       	pop	r11
    3f04:	af 90       	pop	r10
    3f06:	9f 90       	pop	r9
    3f08:	8f 90       	pop	r8
    3f0a:	7f 90       	pop	r7
    3f0c:	08 95       	ret

00003f0e <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    3f0e:	04 c0       	rjmp	.+8      	; 0x3f18 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    3f10:	61 50       	subi	r22, 0x01	; 1
    3f12:	71 09       	sbc	r23, r1
    3f14:	81 09       	sbc	r24, r1
    3f16:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    3f18:	61 15       	cp	r22, r1
    3f1a:	71 05       	cpc	r23, r1
    3f1c:	81 05       	cpc	r24, r1
    3f1e:	91 05       	cpc	r25, r1
    3f20:	b9 f7       	brne	.-18     	; 0x3f10 <__portable_avr_delay_cycles+0x2>
    3f22:	08 95       	ret

00003f24 <isr_twi1_baro>:
		}
	} while (false);
}

static void isr_twi1_baro(uint32_t now, bool sync)
{
    3f24:	cf 93       	push	r28
    3f26:	df 93       	push	r29
    3f28:	1f 92       	push	r1
    3f2a:	cd b7       	in	r28, 0x3d	; 61
    3f2c:	de b7       	in	r29, 0x3e	; 62
	static uint8_t  s_step = 100;
	static uint32_t s_twi1_baro_d1 = 0UL;
	static uint32_t s_twi1_baro_d2 = 0UL;

	/* Restart a new cycle if ready */
	if (sync && (s_step >= 100)) {
    3f2e:	44 23       	and	r20, r20
    3f30:	41 f0       	breq	.+16     	; 0x3f42 <isr_twi1_baro+0x1e>
    3f32:	80 91 0b 20 	lds	r24, 0x200B	; 0x80200b <s_step.7633>
    3f36:	84 36       	cpi	r24, 0x64	; 100
    3f38:	08 f4       	brcc	.+2      	; 0x3f3c <isr_twi1_baro+0x18>
    3f3a:	bb c0       	rjmp	.+374    	; 0x40b2 <isr_twi1_baro+0x18e>
		s_step = 0;
    3f3c:	10 92 0b 20 	sts	0x200B, r1	; 0x80200b <s_step.7633>
    3f40:	09 c0       	rjmp	.+18     	; 0x3f54 <isr_twi1_baro+0x30>
	}

	switch (s_step) {
    3f42:	80 91 0b 20 	lds	r24, 0x200B	; 0x80200b <s_step.7633>
    3f46:	85 31       	cpi	r24, 0x15	; 21
    3f48:	09 f1       	breq	.+66     	; 0x3f8c <isr_twi1_baro+0x68>
    3f4a:	8b 32       	cpi	r24, 0x2B	; 43
    3f4c:	09 f4       	brne	.+2      	; 0x3f50 <isr_twi1_baro+0x2c>
    3f4e:	59 c0       	rjmp	.+178    	; 0x4002 <isr_twi1_baro+0xde>
    3f50:	81 11       	cpse	r24, r1
    3f52:	a9 c0       	rjmp	.+338    	; 0x40a6 <isr_twi1_baro+0x182>
		case 0:
			/* Request D1 */
			twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    3f54:	ec e2       	ldi	r30, 0x2C	; 44
    3f56:	f0 e2       	ldi	r31, 0x20	; 32
    3f58:	86 e7       	ldi	r24, 0x76	; 118
    3f5a:	80 83       	st	Z, r24
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_CONV_D1_4096;
    3f5c:	88 e4       	ldi	r24, 0x48	; 72
    3f5e:	81 83       	std	Z+1, r24	; 0x01
			twi1_packet.addr_length = 1;
    3f60:	81 e0       	ldi	r24, 0x01	; 1
    3f62:	90 e0       	ldi	r25, 0x00	; 0
    3f64:	84 83       	std	Z+4, r24	; 0x04
    3f66:	95 83       	std	Z+5, r25	; 0x05
			twi1_packet.length = 0;
    3f68:	10 86       	std	Z+8, r1	; 0x08
    3f6a:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    3f6c:	40 e0       	ldi	r20, 0x00	; 0
    3f6e:	bf 01       	movw	r22, r30
    3f70:	80 ea       	ldi	r24, 0xA0	; 160
    3f72:	94 e0       	ldi	r25, 0x04	; 4
    3f74:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
			status_code_t sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
			if (sc == STATUS_OK) {
    3f78:	81 11       	cpse	r24, r1
    3f7a:	04 c0       	rjmp	.+8      	; 0x3f84 <isr_twi1_baro+0x60>
				s_step = 1;
    3f7c:	81 e0       	ldi	r24, 0x01	; 1
    3f7e:	80 93 0b 20 	sts	0x200B, r24	; 0x80200b <s_step.7633>
				return;
    3f82:	a0 c0       	rjmp	.+320    	; 0x40c4 <isr_twi1_baro+0x1a0>
			}

			s_step = 200;										// Failed, stay until new sync triggers
    3f84:	88 ec       	ldi	r24, 0xC8	; 200
    3f86:	80 93 0b 20 	sts	0x200B, r24	; 0x80200b <s_step.7633>
			return;
    3f8a:	9c c0       	rjmp	.+312    	; 0x40c4 <isr_twi1_baro+0x1a0>
		break;

		case 21:
			/* Get data */
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_ADC_READ;
    3f8c:	ec e2       	ldi	r30, 0x2C	; 44
    3f8e:	f0 e2       	ldi	r31, 0x20	; 32
    3f90:	11 82       	std	Z+1, r1	; 0x01
			twi1_packet.length = 3;
    3f92:	83 e0       	ldi	r24, 0x03	; 3
    3f94:	90 e0       	ldi	r25, 0x00	; 0
    3f96:	80 87       	std	Z+8, r24	; 0x08
    3f98:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    3f9a:	41 e0       	ldi	r20, 0x01	; 1
    3f9c:	bf 01       	movw	r22, r30
    3f9e:	80 ea       	ldi	r24, 0xA0	; 160
    3fa0:	94 e0       	ldi	r25, 0x04	; 4
    3fa2:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
			sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
			if (sc == STATUS_OK) {
    3fa6:	81 11       	cpse	r24, r1
    3fa8:	28 c0       	rjmp	.+80     	; 0x3ffa <isr_twi1_baro+0xd6>
				s_twi1_baro_d1 = ((uint32_t)twi1_m_data[0] << 16) | ((uint32_t)twi1_m_data[1] << 8) | twi1_m_data[2];
    3faa:	ef ef       	ldi	r30, 0xFF	; 255
    3fac:	f4 e2       	ldi	r31, 0x24	; 36
    3fae:	20 81       	ld	r18, Z
    3fb0:	81 81       	ldd	r24, Z+1	; 0x01
    3fb2:	90 e0       	ldi	r25, 0x00	; 0
    3fb4:	a0 e0       	ldi	r26, 0x00	; 0
    3fb6:	b0 e0       	ldi	r27, 0x00	; 0
    3fb8:	ba 2f       	mov	r27, r26
    3fba:	a9 2f       	mov	r26, r25
    3fbc:	98 2f       	mov	r25, r24
    3fbe:	88 27       	eor	r24, r24
    3fc0:	a2 2b       	or	r26, r18
    3fc2:	22 81       	ldd	r18, Z+2	; 0x02
    3fc4:	82 2b       	or	r24, r18
    3fc6:	80 93 f4 22 	sts	0x22F4, r24	; 0x8022f4 <s_twi1_baro_d1.7634>
    3fca:	90 93 f5 22 	sts	0x22F5, r25	; 0x8022f5 <s_twi1_baro_d1.7634+0x1>
    3fce:	a0 93 f6 22 	sts	0x22F6, r26	; 0x8022f6 <s_twi1_baro_d1.7634+0x2>
    3fd2:	b0 93 f7 22 	sts	0x22F7, r27	; 0x8022f7 <s_twi1_baro_d1.7634+0x3>

				/* Request D2 */
				twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_CONV_D2_4096;
    3fd6:	ec e2       	ldi	r30, 0x2C	; 44
    3fd8:	f0 e2       	ldi	r31, 0x20	; 32
    3fda:	88 e5       	ldi	r24, 0x58	; 88
    3fdc:	81 83       	std	Z+1, r24	; 0x01
				twi1_packet.length = 0;
    3fde:	10 86       	std	Z+8, r1	; 0x08
    3fe0:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    3fe2:	40 e0       	ldi	r20, 0x00	; 0
    3fe4:	bf 01       	movw	r22, r30
    3fe6:	80 ea       	ldi	r24, 0xA0	; 160
    3fe8:	94 e0       	ldi	r25, 0x04	; 4
    3fea:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
				sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
				if (sc == STATUS_OK) {
    3fee:	81 11       	cpse	r24, r1
    3ff0:	04 c0       	rjmp	.+8      	; 0x3ffa <isr_twi1_baro+0xd6>
					s_step = 22;
    3ff2:	86 e1       	ldi	r24, 0x16	; 22
    3ff4:	80 93 0b 20 	sts	0x200B, r24	; 0x80200b <s_step.7633>
					return;
    3ff8:	65 c0       	rjmp	.+202    	; 0x40c4 <isr_twi1_baro+0x1a0>
				}
			}

			s_step = 211;										// Failed, stay until new sync triggers
    3ffa:	83 ed       	ldi	r24, 0xD3	; 211
    3ffc:	80 93 0b 20 	sts	0x200B, r24	; 0x80200b <s_step.7633>
			return;
    4000:	61 c0       	rjmp	.+194    	; 0x40c4 <isr_twi1_baro+0x1a0>
		break;

		case 43:
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_ADC_READ;
    4002:	ec e2       	ldi	r30, 0x2C	; 44
    4004:	f0 e2       	ldi	r31, 0x20	; 32
    4006:	11 82       	std	Z+1, r1	; 0x01
			twi1_packet.length = 3;
    4008:	83 e0       	ldi	r24, 0x03	; 3
    400a:	90 e0       	ldi	r25, 0x00	; 0
    400c:	80 87       	std	Z+8, r24	; 0x08
    400e:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    4010:	41 e0       	ldi	r20, 0x01	; 1
    4012:	bf 01       	movw	r22, r30
    4014:	80 ea       	ldi	r24, 0xA0	; 160
    4016:	94 e0       	ldi	r25, 0x04	; 4
    4018:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
			sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
			if (sc == STATUS_OK) {
    401c:	81 11       	cpse	r24, r1
    401e:	3f c0       	rjmp	.+126    	; 0x409e <isr_twi1_baro+0x17a>
				s_twi1_baro_d2 = ((uint32_t)twi1_m_data[0] << 16) | ((uint32_t)twi1_m_data[1] << 8) | twi1_m_data[2];
    4020:	ef ef       	ldi	r30, 0xFF	; 255
    4022:	f4 e2       	ldi	r31, 0x24	; 36
    4024:	20 81       	ld	r18, Z
    4026:	81 81       	ldd	r24, Z+1	; 0x01
    4028:	90 e0       	ldi	r25, 0x00	; 0
    402a:	a0 e0       	ldi	r26, 0x00	; 0
    402c:	b0 e0       	ldi	r27, 0x00	; 0
    402e:	ba 2f       	mov	r27, r26
    4030:	a9 2f       	mov	r26, r25
    4032:	98 2f       	mov	r25, r24
    4034:	88 27       	eor	r24, r24
    4036:	a2 2b       	or	r26, r18
    4038:	22 81       	ldd	r18, Z+2	; 0x02
    403a:	82 2b       	or	r24, r18
    403c:	80 93 f0 22 	sts	0x22F0, r24	; 0x8022f0 <s_twi1_baro_d2.7635>
    4040:	90 93 f1 22 	sts	0x22F1, r25	; 0x8022f1 <s_twi1_baro_d2.7635+0x1>
    4044:	a0 93 f2 22 	sts	0x22F2, r26	; 0x8022f2 <s_twi1_baro_d2.7635+0x2>
    4048:	b0 93 f3 22 	sts	0x22F3, r27	; 0x8022f3 <s_twi1_baro_d2.7635+0x3>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    404c:	8f b7       	in	r24, 0x3f	; 63
    404e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    4050:	f8 94       	cli
	return flags;
    4052:	89 81       	ldd	r24, Y+1	; 0x01

				irqflags_t flags = cpu_irq_save();
				g_twi1_baro_d1 = s_twi1_baro_d1;
    4054:	40 91 f4 22 	lds	r20, 0x22F4	; 0x8022f4 <s_twi1_baro_d1.7634>
    4058:	50 91 f5 22 	lds	r21, 0x22F5	; 0x8022f5 <s_twi1_baro_d1.7634+0x1>
    405c:	60 91 f6 22 	lds	r22, 0x22F6	; 0x8022f6 <s_twi1_baro_d1.7634+0x2>
    4060:	70 91 f7 22 	lds	r23, 0x22F7	; 0x8022f7 <s_twi1_baro_d1.7634+0x3>
    4064:	40 93 d7 26 	sts	0x26D7, r20	; 0x8026d7 <g_twi1_baro_d1>
    4068:	50 93 d8 26 	sts	0x26D8, r21	; 0x8026d8 <g_twi1_baro_d1+0x1>
    406c:	60 93 d9 26 	sts	0x26D9, r22	; 0x8026d9 <g_twi1_baro_d1+0x2>
    4070:	70 93 da 26 	sts	0x26DA, r23	; 0x8026da <g_twi1_baro_d1+0x3>
				g_twi1_baro_d2 = s_twi1_baro_d2;
    4074:	40 91 f0 22 	lds	r20, 0x22F0	; 0x8022f0 <s_twi1_baro_d2.7635>
    4078:	50 91 f1 22 	lds	r21, 0x22F1	; 0x8022f1 <s_twi1_baro_d2.7635+0x1>
    407c:	60 91 f2 22 	lds	r22, 0x22F2	; 0x8022f2 <s_twi1_baro_d2.7635+0x2>
    4080:	70 91 f3 22 	lds	r23, 0x22F3	; 0x8022f3 <s_twi1_baro_d2.7635+0x3>
    4084:	40 93 d3 26 	sts	0x26D3, r20	; 0x8026d3 <g_twi1_baro_d2>
    4088:	50 93 d4 26 	sts	0x26D4, r21	; 0x8026d4 <g_twi1_baro_d2+0x1>
    408c:	60 93 d5 26 	sts	0x26D5, r22	; 0x8026d5 <g_twi1_baro_d2+0x2>
    4090:	70 93 d6 26 	sts	0x26D6, r23	; 0x8026d6 <g_twi1_baro_d2+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4094:	8f bf       	out	0x3f, r24	; 63
				cpu_irq_restore(flags);

				s_step = 123;									// Success, stay until new sync triggers
    4096:	8b e7       	ldi	r24, 0x7B	; 123
    4098:	80 93 0b 20 	sts	0x200B, r24	; 0x80200b <s_step.7633>
				return;
    409c:	13 c0       	rjmp	.+38     	; 0x40c4 <isr_twi1_baro+0x1a0>
			}

			s_step = 223;										// Failed, stay until new sync triggers
    409e:	8f ed       	ldi	r24, 0xDF	; 223
    40a0:	80 93 0b 20 	sts	0x200B, r24	; 0x80200b <s_step.7633>
			return;
    40a4:	0f c0       	rjmp	.+30     	; 0x40c4 <isr_twi1_baro+0x1a0>
		break;

		default:
			/* Delay step of 0.5 ms */
			if (s_step < 100) {
    40a6:	84 36       	cpi	r24, 0x64	; 100
    40a8:	68 f4       	brcc	.+26     	; 0x40c4 <isr_twi1_baro+0x1a0>
				s_step++;
    40aa:	8f 5f       	subi	r24, 0xFF	; 255
    40ac:	80 93 0b 20 	sts	0x200B, r24	; 0x80200b <s_step.7633>
    40b0:	09 c0       	rjmp	.+18     	; 0x40c4 <isr_twi1_baro+0x1a0>
	/* Restart a new cycle if ready */
	if (sync && (s_step >= 100)) {
		s_step = 0;
	}

	switch (s_step) {
    40b2:	85 31       	cpi	r24, 0x15	; 21
    40b4:	09 f4       	brne	.+2      	; 0x40b8 <isr_twi1_baro+0x194>
    40b6:	6a cf       	rjmp	.-300    	; 0x3f8c <isr_twi1_baro+0x68>
    40b8:	8b 32       	cpi	r24, 0x2B	; 43
    40ba:	09 f4       	brne	.+2      	; 0x40be <isr_twi1_baro+0x19a>
    40bc:	a2 cf       	rjmp	.-188    	; 0x4002 <isr_twi1_baro+0xde>
    40be:	81 11       	cpse	r24, r1
    40c0:	f4 cf       	rjmp	.-24     	; 0x40aa <isr_twi1_baro+0x186>
    40c2:	48 cf       	rjmp	.-368    	; 0x3f54 <isr_twi1_baro+0x30>
			/* Delay step of 0.5 ms */
			if (s_step < 100) {
				s_step++;
			}
	}
}
    40c4:	0f 90       	pop	r0
    40c6:	df 91       	pop	r29
    40c8:	cf 91       	pop	r28
    40ca:	08 95       	ret

000040cc <twi2_waitUntilReady>:
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
	}
}

void twi2_waitUntilReady(void)
{
    40cc:	cf 92       	push	r12
    40ce:	df 92       	push	r13
    40d0:	ef 92       	push	r14
    40d2:	ff 92       	push	r15
    40d4:	0f 93       	push	r16
    40d6:	1f 93       	push	r17
    40d8:	cf 93       	push	r28
	status_code_t status;
	uint8_t isBusy;
	uint8_t isValid;

	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_GET_STATE;
    40da:	e8 e1       	ldi	r30, 0x18	; 24
    40dc:	f0 e2       	ldi	r31, 0x20	; 32
    40de:	83 e0       	ldi	r24, 0x03	; 3
    40e0:	81 83       	std	Z+1, r24	; 0x01
	twi2_packet.addr_length = 1;
    40e2:	81 e0       	ldi	r24, 0x01	; 1
    40e4:	90 e0       	ldi	r25, 0x00	; 0
    40e6:	84 83       	std	Z+4, r24	; 0x04
    40e8:	95 83       	std	Z+5, r25	; 0x05

	/* Wait until not BUSY */
	do {
		twi2_packet.length = 1;
    40ea:	8f 01       	movw	r16, r30
    40ec:	cc 24       	eor	r12, r12
    40ee:	c3 94       	inc	r12
    40f0:	d1 2c       	mov	r13, r1
		status = twi_master_read(&TWI2_MASTER, &twi2_packet);
		isValid = twi2_m_data[0] & 0x80;
    40f2:	0f 2e       	mov	r0, r31
    40f4:	f7 ef       	ldi	r31, 0xF7	; 247
    40f6:	ef 2e       	mov	r14, r31
    40f8:	f4 e2       	ldi	r31, 0x24	; 36
    40fa:	ff 2e       	mov	r15, r31
    40fc:	f0 2d       	mov	r31, r0
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_GET_STATE;
	twi2_packet.addr_length = 1;

	/* Wait until not BUSY */
	do {
		twi2_packet.length = 1;
    40fe:	f8 01       	movw	r30, r16
    4100:	c0 86       	std	Z+8, r12	; 0x08
    4102:	d1 86       	std	Z+9, r13	; 0x09
    4104:	41 e0       	ldi	r20, 0x01	; 1
    4106:	b8 01       	movw	r22, r16
    4108:	80 e8       	ldi	r24, 0x80	; 128
    410a:	94 e0       	ldi	r25, 0x04	; 4
    410c:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
		status = twi_master_read(&TWI2_MASTER, &twi2_packet);
		isValid = twi2_m_data[0] & 0x80;
    4110:	f7 01       	movw	r30, r14
    4112:	c0 81       	ld	r28, Z
    4114:	9c 2f       	mov	r25, r28
    4116:	90 78       	andi	r25, 0x80	; 128
		isBusy  = twi2_m_data[0] & 0x01;

		if ((status != STATUS_OK) || !isValid) {
    4118:	81 11       	cpse	r24, r1
    411a:	0d c0       	rjmp	.+26     	; 0x4136 <twi2_waitUntilReady+0x6a>
    411c:	91 f0       	breq	.+36     	; 0x4142 <twi2_waitUntilReady+0x76>
			delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
		} else {
			if (isBusy && isValid) {
    411e:	8c 2f       	mov	r24, r28
    4120:	81 78       	andi	r24, 0x81	; 129
    4122:	81 38       	cpi	r24, 0x81	; 129
    4124:	29 f4       	brne	.+10     	; 0x4130 <twi2_waitUntilReady+0x64>
				delay_us(TWI_SMART_LCD_DEVICE_BUSY_DELAY_MIN_US);
    4126:	65 ef       	ldi	r22, 0xF5	; 245
    4128:	71 e0       	ldi	r23, 0x01	; 1
    412a:	80 e0       	ldi	r24, 0x00	; 0
    412c:	90 e0       	ldi	r25, 0x00	; 0
    412e:	ef de       	rcall	.-546    	; 0x3f0e <__portable_avr_delay_cycles>
			}
		}
	} while ((status != STATUS_OK) || !isValid || isBusy);
    4130:	c0 fd       	sbrc	r28, 0
    4132:	e5 cf       	rjmp	.-54     	; 0x40fe <twi2_waitUntilReady+0x32>
    4134:	0c c0       	rjmp	.+24     	; 0x414e <twi2_waitUntilReady+0x82>
		status = twi_master_read(&TWI2_MASTER, &twi2_packet);
		isValid = twi2_m_data[0] & 0x80;
		isBusy  = twi2_m_data[0] & 0x01;

		if ((status != STATUS_OK) || !isValid) {
			delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    4136:	65 e0       	ldi	r22, 0x05	; 5
    4138:	70 e0       	ldi	r23, 0x00	; 0
    413a:	80 e0       	ldi	r24, 0x00	; 0
    413c:	90 e0       	ldi	r25, 0x00	; 0
    413e:	e7 de       	rcall	.-562    	; 0x3f0e <__portable_avr_delay_cycles>
    4140:	de cf       	rjmp	.-68     	; 0x40fe <twi2_waitUntilReady+0x32>
    4142:	65 e0       	ldi	r22, 0x05	; 5
    4144:	70 e0       	ldi	r23, 0x00	; 0
    4146:	80 e0       	ldi	r24, 0x00	; 0
    4148:	90 e0       	ldi	r25, 0x00	; 0
    414a:	e1 de       	rcall	.-574    	; 0x3f0e <__portable_avr_delay_cycles>
    414c:	d8 cf       	rjmp	.-80     	; 0x40fe <twi2_waitUntilReady+0x32>
			if (isBusy && isValid) {
				delay_us(TWI_SMART_LCD_DEVICE_BUSY_DELAY_MIN_US);
			}
		}
	} while ((status != STATUS_OK) || !isValid || isBusy);
}
    414e:	cf 91       	pop	r28
    4150:	1f 91       	pop	r17
    4152:	0f 91       	pop	r16
    4154:	ff 90       	pop	r15
    4156:	ef 90       	pop	r14
    4158:	df 90       	pop	r13
    415a:	cf 90       	pop	r12
    415c:	08 95       	ret

0000415e <task_twi2_lcd_pos_xy>:
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

static void task_twi2_lcd_pos_xy(uint8_t x, uint8_t y)
{
    415e:	cf 93       	push	r28
    4160:	df 93       	push	r29
    4162:	d8 2f       	mov	r29, r24
	twi2_waitUntilReady();
    4164:	c6 2f       	mov	r28, r22
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_POS_X_Y;
    4166:	b2 df       	rcall	.-156    	; 0x40cc <twi2_waitUntilReady>
    4168:	e8 e1       	ldi	r30, 0x18	; 24
    416a:	f0 e2       	ldi	r31, 0x20	; 32
    416c:	80 e2       	ldi	r24, 0x20	; 32
	twi2_m_data[0] = x;
    416e:	81 83       	std	Z+1, r24	; 0x01
    4170:	a7 ef       	ldi	r26, 0xF7	; 247
    4172:	b4 e2       	ldi	r27, 0x24	; 36
	twi2_m_data[1] = y;
    4174:	dc 93       	st	X, r29
    4176:	11 96       	adiw	r26, 0x01	; 1
	twi2_packet.length = 2;
    4178:	cc 93       	st	X, r28
    417a:	82 e0       	ldi	r24, 0x02	; 2
    417c:	90 e0       	ldi	r25, 0x00	; 0
    417e:	80 87       	std	Z+8, r24	; 0x08
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    4180:	91 87       	std	Z+9, r25	; 0x09
    4182:	40 e0       	ldi	r20, 0x00	; 0
    4184:	bf 01       	movw	r22, r30
    4186:	80 e8       	ldi	r24, 0x80	; 128
    4188:	94 e0       	ldi	r25, 0x04	; 4
    418a:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    418e:	65 e0       	ldi	r22, 0x05	; 5
    4190:	70 e0       	ldi	r23, 0x00	; 0
    4192:	80 e0       	ldi	r24, 0x00	; 0
    4194:	90 e0       	ldi	r25, 0x00	; 0
}
    4196:	bb de       	rcall	.-650    	; 0x3f0e <__portable_avr_delay_cycles>
    4198:	df 91       	pop	r29
    419a:	cf 91       	pop	r28
    419c:	08 95       	ret

0000419e <task_twi2_lcd_str>:

static void task_twi2_lcd_str(uint8_t x, uint8_t y, const char* str)
{
    419e:	9f 92       	push	r9
    41a0:	af 92       	push	r10
    41a2:	bf 92       	push	r11
    41a4:	cf 92       	push	r12
    41a6:	df 92       	push	r13
    41a8:	ef 92       	push	r14
    41aa:	ff 92       	push	r15
    41ac:	0f 93       	push	r16
    41ae:	1f 93       	push	r17
    41b0:	cf 93       	push	r28
    41b2:	df 93       	push	r29
    41b4:	b8 2e       	mov	r11, r24
    41b6:	a6 2e       	mov	r10, r22
    41b8:	ea 01       	movw	r28, r20
	uint8_t slen = strlen(str);
    41ba:	fa 01       	movw	r30, r20
    41bc:	01 90       	ld	r0, Z+
    41be:	00 20       	and	r0, r0
    41c0:	e9 f7       	brne	.-6      	; 0x41bc <task_twi2_lcd_str+0x1e>
    41c2:	31 97       	sbiw	r30, 0x01	; 1
    41c4:	ce 2e       	mov	r12, r30
    41c6:	c4 1a       	sub	r12, r20
	if (!slen) {
    41c8:	09 f4       	brne	.+2      	; 0x41cc <task_twi2_lcd_str+0x2e>
    41ca:	43 c0       	rjmp	.+134    	; 0x4252 <task_twi2_lcd_str+0xb4>
		/* Chunk of the string */
		{
			task_twi2_lcd_pos_xy(x, y);

			twi2_waitUntilReady();
			twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
    41cc:	08 e1       	ldi	r16, 0x18	; 24
    41ce:	10 e2       	ldi	r17, 0x20	; 32
    41d0:	0f 2e       	mov	r0, r31
    41d2:	f0 e3       	ldi	r31, 0x30	; 48
    41d4:	9f 2e       	mov	r9, r31
    41d6:	f0 2d       	mov	r31, r0
			twi2_m_data[0] = this_len;
    41d8:	0f 2e       	mov	r0, r31
    41da:	f7 ef       	ldi	r31, 0xF7	; 247
    41dc:	ef 2e       	mov	r14, r31
    41de:	f4 e2       	ldi	r31, 0x24	; 36
    41e0:	ff 2e       	mov	r15, r31
    41e2:	f0 2d       	mov	r31, r0
    41e4:	dc 2c       	mov	r13, r12
    41e6:	e6 e0       	ldi	r30, 0x06	; 6
    41e8:	ec 15       	cp	r30, r12
    41ea:	20 f4       	brcc	.+8      	; 0x41f4 <task_twi2_lcd_str+0x56>
    41ec:	0f 2e       	mov	r0, r31
    41ee:	f6 e0       	ldi	r31, 0x06	; 6
    41f0:	df 2e       	mov	r13, r31
    41f2:	f0 2d       	mov	r31, r0
			this_len = TWI2_STR_MAXLEN;
		}

		/* Chunk of the string */
		{
			task_twi2_lcd_pos_xy(x, y);
    41f4:	6a 2d       	mov	r22, r10
    41f6:	8b 2d       	mov	r24, r11

			twi2_waitUntilReady();
    41f8:	b2 df       	rcall	.-156    	; 0x415e <task_twi2_lcd_pos_xy>
    41fa:	68 df       	rcall	.-304    	; 0x40cc <twi2_waitUntilReady>
			twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
    41fc:	f8 01       	movw	r30, r16
    41fe:	91 82       	std	Z+1, r9	; 0x01
			twi2_m_data[0] = this_len;
    4200:	f7 01       	movw	r30, r14
    4202:	d0 82       	st	Z, r13
			for (uint8_t idx = 1; idx <= this_len; ++idx) {
    4204:	dd 20       	and	r13, r13
    4206:	69 f0       	breq	.+26     	; 0x4222 <task_twi2_lcd_str+0x84>
    4208:	81 e0       	ldi	r24, 0x01	; 1
				twi2_m_data[idx] = *(str++);
    420a:	21 96       	adiw	r28, 0x01	; 1
    420c:	e8 2f       	mov	r30, r24
    420e:	f0 e0       	ldi	r31, 0x00	; 0
    4210:	e9 50       	subi	r30, 0x09	; 9
    4212:	fb 4d       	sbci	r31, 0xDB	; 219
    4214:	de 01       	movw	r26, r28
    4216:	11 97       	sbiw	r26, 0x01	; 1
    4218:	9c 91       	ld	r25, X
    421a:	90 83       	st	Z, r25
			task_twi2_lcd_pos_xy(x, y);

			twi2_waitUntilReady();
			twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
			twi2_m_data[0] = this_len;
			for (uint8_t idx = 1; idx <= this_len; ++idx) {
    421c:	8f 5f       	subi	r24, 0xFF	; 255
    421e:	d8 16       	cp	r13, r24
    4220:	a0 f7       	brcc	.-24     	; 0x420a <task_twi2_lcd_str+0x6c>
				twi2_m_data[idx] = *(str++);
			}
			twi2_packet.length = this_len + 1;
    4222:	8d 2d       	mov	r24, r13
    4224:	90 e0       	ldi	r25, 0x00	; 0
    4226:	01 96       	adiw	r24, 0x01	; 1
    4228:	f8 01       	movw	r30, r16
    422a:	80 87       	std	Z+8, r24	; 0x08
    422c:	91 87       	std	Z+9, r25	; 0x09
    422e:	40 e0       	ldi	r20, 0x00	; 0
    4230:	b8 01       	movw	r22, r16
    4232:	80 e8       	ldi	r24, 0x80	; 128
    4234:	94 e0       	ldi	r25, 0x04	; 4
    4236:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
			twi_master_write(&TWI2_MASTER, &twi2_packet);
			delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    423a:	65 e0       	ldi	r22, 0x05	; 5
    423c:	70 e0       	ldi	r23, 0x00	; 0
    423e:	80 e0       	ldi	r24, 0x00	; 0
    4240:	90 e0       	ldi	r25, 0x00	; 0
    4242:	65 de       	rcall	.-822    	; 0x3f0e <__portable_avr_delay_cycles>
		}

		x    += this_len * 6;
    4244:	8d 2d       	mov	r24, r13
    4246:	88 0f       	add	r24, r24
    4248:	8d 0d       	add	r24, r13
    424a:	88 0f       	add	r24, r24
    424c:	b8 0e       	add	r11, r24
		slen -= this_len;
    424e:	cd 18       	sub	r12, r13
	uint8_t slen = strlen(str);
	if (!slen) {
		return;
	}

	while (slen) {
    4250:	49 f6       	brne	.-110    	; 0x41e4 <task_twi2_lcd_str+0x46>
		}

		x    += this_len * 6;
		slen -= this_len;
	}
}
    4252:	df 91       	pop	r29
    4254:	cf 91       	pop	r28
    4256:	1f 91       	pop	r17
    4258:	0f 91       	pop	r16
    425a:	ff 90       	pop	r15
    425c:	ef 90       	pop	r14
    425e:	df 90       	pop	r13
    4260:	cf 90       	pop	r12
    4262:	bf 90       	pop	r11
    4264:	af 90       	pop	r10
    4266:	9f 90       	pop	r9
    4268:	08 95       	ret

0000426a <task_twi2_lcd_rect>:
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

static void task_twi2_lcd_rect(uint8_t x, uint8_t y, uint8_t width, uint8_t height, bool filled, uint8_t color)
{
    426a:	ef 92       	push	r14
    426c:	0f 93       	push	r16
    426e:	cf 93       	push	r28
    4270:	df 93       	push	r29
    4272:	d4 2f       	mov	r29, r20
	task_twi2_lcd_pos_xy(x, y);

	twi2_waitUntilReady();
    4274:	c2 2f       	mov	r28, r18
    4276:	73 df       	rcall	.-282    	; 0x415e <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_RECT : TWI_SMART_LCD_CMD_DRAW_RECT;
    4278:	29 df       	rcall	.-430    	; 0x40cc <twi2_waitUntilReady>
    427a:	01 11       	cpse	r16, r1
    427c:	02 c0       	rjmp	.+4      	; 0x4282 <task_twi2_lcd_rect+0x18>
    427e:	84 e3       	ldi	r24, 0x34	; 52
    4280:	01 c0       	rjmp	.+2      	; 0x4284 <task_twi2_lcd_rect+0x1a>
    4282:	86 e3       	ldi	r24, 0x36	; 54
    4284:	a8 e1       	ldi	r26, 0x18	; 24
    4286:	b0 e2       	ldi	r27, 0x20	; 32
    4288:	11 96       	adiw	r26, 0x01	; 1
    428a:	8c 93       	st	X, r24
	twi2_m_data[0] = width;
    428c:	11 97       	sbiw	r26, 0x01	; 1
    428e:	e7 ef       	ldi	r30, 0xF7	; 247
    4290:	f4 e2       	ldi	r31, 0x24	; 36
	twi2_m_data[1] = height;
    4292:	d0 83       	st	Z, r29
	twi2_m_data[2] = color;
    4294:	c1 83       	std	Z+1, r28	; 0x01
	twi2_packet.length = 3;
    4296:	e2 82       	std	Z+2, r14	; 0x02
    4298:	83 e0       	ldi	r24, 0x03	; 3
    429a:	90 e0       	ldi	r25, 0x00	; 0
    429c:	18 96       	adiw	r26, 0x08	; 8
    429e:	8d 93       	st	X+, r24
    42a0:	9c 93       	st	X, r25
    42a2:	19 97       	sbiw	r26, 0x09	; 9
    42a4:	40 e0       	ldi	r20, 0x00	; 0
    42a6:	bd 01       	movw	r22, r26
    42a8:	80 e8       	ldi	r24, 0x80	; 128
    42aa:	94 e0       	ldi	r25, 0x04	; 4
    42ac:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    42b0:	65 e0       	ldi	r22, 0x05	; 5
    42b2:	70 e0       	ldi	r23, 0x00	; 0
    42b4:	80 e0       	ldi	r24, 0x00	; 0
    42b6:	90 e0       	ldi	r25, 0x00	; 0
}
    42b8:	2a de       	rcall	.-940    	; 0x3f0e <__portable_avr_delay_cycles>
    42ba:	df 91       	pop	r29
    42bc:	cf 91       	pop	r28
    42be:	0f 91       	pop	r16
    42c0:	ef 90       	pop	r14
    42c2:	08 95       	ret

000042c4 <task_twi2_lcd_circ>:

static void task_twi2_lcd_circ(uint8_t x, uint8_t y, uint8_t radius, bool filled, uint8_t color)
{
    42c4:	0f 93       	push	r16
    42c6:	cf 93       	push	r28
    42c8:	df 93       	push	r29
    42ca:	c4 2f       	mov	r28, r20
	task_twi2_lcd_pos_xy(x, y);

	twi2_waitUntilReady();
    42cc:	d2 2f       	mov	r29, r18
    42ce:	47 df       	rcall	.-370    	; 0x415e <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_CIRC : TWI_SMART_LCD_CMD_DRAW_CIRC;
    42d0:	fd de       	rcall	.-518    	; 0x40cc <twi2_waitUntilReady>
    42d2:	d1 11       	cpse	r29, r1
    42d4:	02 c0       	rjmp	.+4      	; 0x42da <task_twi2_lcd_circ+0x16>
    42d6:	88 e3       	ldi	r24, 0x38	; 56
    42d8:	01 c0       	rjmp	.+2      	; 0x42dc <task_twi2_lcd_circ+0x18>
    42da:	8a e3       	ldi	r24, 0x3A	; 58
    42dc:	e8 e1       	ldi	r30, 0x18	; 24
    42de:	f0 e2       	ldi	r31, 0x20	; 32
	twi2_m_data[0] = radius;
    42e0:	81 83       	std	Z+1, r24	; 0x01
    42e2:	a7 ef       	ldi	r26, 0xF7	; 247
    42e4:	b4 e2       	ldi	r27, 0x24	; 36
	twi2_m_data[1] = color;
    42e6:	cc 93       	st	X, r28
    42e8:	11 96       	adiw	r26, 0x01	; 1
	twi2_packet.length = 2;
    42ea:	0c 93       	st	X, r16
    42ec:	82 e0       	ldi	r24, 0x02	; 2
    42ee:	90 e0       	ldi	r25, 0x00	; 0
    42f0:	80 87       	std	Z+8, r24	; 0x08
    42f2:	91 87       	std	Z+9, r25	; 0x09
    42f4:	40 e0       	ldi	r20, 0x00	; 0
    42f6:	bf 01       	movw	r22, r30
    42f8:	80 e8       	ldi	r24, 0x80	; 128
    42fa:	94 e0       	ldi	r25, 0x04	; 4
    42fc:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    4300:	65 e0       	ldi	r22, 0x05	; 5
    4302:	70 e0       	ldi	r23, 0x00	; 0
    4304:	80 e0       	ldi	r24, 0x00	; 0
    4306:	90 e0       	ldi	r25, 0x00	; 0
}
    4308:	02 de       	rcall	.-1020   	; 0x3f0e <__portable_avr_delay_cycles>
    430a:	df 91       	pop	r29
    430c:	cf 91       	pop	r28
    430e:	0f 91       	pop	r16
    4310:	08 95       	ret

00004312 <task_twi2_lcd_line>:
		slen -= this_len;
	}
}

static void task_twi2_lcd_line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, uint8_t color)
{
    4312:	0f 93       	push	r16
    4314:	cf 93       	push	r28
    4316:	df 93       	push	r29
    4318:	d4 2f       	mov	r29, r20
	task_twi2_lcd_pos_xy(x1, y1);

	twi2_waitUntilReady();
    431a:	c2 2f       	mov	r28, r18
    431c:	20 df       	rcall	.-448    	; 0x415e <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_DRAW_LINE;
    431e:	d6 de       	rcall	.-596    	; 0x40cc <twi2_waitUntilReady>
    4320:	a8 e1       	ldi	r26, 0x18	; 24
    4322:	b0 e2       	ldi	r27, 0x20	; 32
    4324:	82 e3       	ldi	r24, 0x32	; 50
    4326:	11 96       	adiw	r26, 0x01	; 1
    4328:	8c 93       	st	X, r24
	twi2_m_data[0] = x2;
    432a:	11 97       	sbiw	r26, 0x01	; 1
    432c:	e7 ef       	ldi	r30, 0xF7	; 247
    432e:	f4 e2       	ldi	r31, 0x24	; 36
	twi2_m_data[1] = y2;
    4330:	d0 83       	st	Z, r29
	twi2_m_data[2] = color;
    4332:	c1 83       	std	Z+1, r28	; 0x01
	twi2_packet.length = 3;
    4334:	02 83       	std	Z+2, r16	; 0x02
    4336:	83 e0       	ldi	r24, 0x03	; 3
    4338:	90 e0       	ldi	r25, 0x00	; 0
    433a:	18 96       	adiw	r26, 0x08	; 8
    433c:	8d 93       	st	X+, r24
    433e:	9c 93       	st	X, r25
    4340:	19 97       	sbiw	r26, 0x09	; 9
    4342:	40 e0       	ldi	r20, 0x00	; 0
    4344:	bd 01       	movw	r22, r26
    4346:	80 e8       	ldi	r24, 0x80	; 128
    4348:	94 e0       	ldi	r25, 0x04	; 4
    434a:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    434e:	65 e0       	ldi	r22, 0x05	; 5
    4350:	70 e0       	ldi	r23, 0x00	; 0
    4352:	80 e0       	ldi	r24, 0x00	; 0
    4354:	90 e0       	ldi	r25, 0x00	; 0
}
    4356:	db dd       	rcall	.-1098   	; 0x3f0e <__portable_avr_delay_cycles>
    4358:	df 91       	pop	r29
    435a:	cf 91       	pop	r28
    435c:	0f 91       	pop	r16
    435e:	08 95       	ret

00004360 <task_twi2_lcd_print_format_float_P>:
		task_twi2_lcd_str(196, 72, "Accel.");
	}
}

static void task_twi2_lcd_print_format_float_P(uint8_t x, uint8_t y, float adc, const char* fmt_P)
{
    4360:	cf 92       	push	r12
    4362:	df 92       	push	r13
    4364:	ef 92       	push	r14
    4366:	ff 92       	push	r15
    4368:	0f 93       	push	r16
    436a:	1f 93       	push	r17
    436c:	cf 93       	push	r28
    436e:	df 93       	push	r29
    4370:	f2 2e       	mov	r15, r18
    4372:	e3 2e       	mov	r14, r19
    4374:	d4 2e       	mov	r13, r20
	task_twi2_lcd_pos_xy(x, y);

	twi2_waitUntilReady();
    4376:	c5 2e       	mov	r12, r21
    4378:	f2 de       	rcall	.-540    	; 0x415e <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
    437a:	a8 de       	rcall	.-688    	; 0x40cc <twi2_waitUntilReady>
    437c:	c8 e1       	ldi	r28, 0x18	; 24
    437e:	d0 e2       	ldi	r29, 0x20	; 32
    4380:	80 e3       	ldi	r24, 0x30	; 48
	twi2_m_data[0] = sprintf_P((char*)&(twi2_m_data[1]), fmt_P, adc);
    4382:	89 83       	std	Y+1, r24	; 0x01
    4384:	cf 92       	push	r12
    4386:	df 92       	push	r13
    4388:	ef 92       	push	r14
    438a:	ff 92       	push	r15
    438c:	1f 93       	push	r17
    438e:	0f 93       	push	r16
    4390:	88 ef       	ldi	r24, 0xF8	; 248
    4392:	94 e2       	ldi	r25, 0x24	; 36
    4394:	9f 93       	push	r25
    4396:	8f 93       	push	r24
    4398:	0e 94 c8 72 	call	0xe590	; 0xe590 <sprintf_P>
    439c:	80 93 f7 24 	sts	0x24F7, r24	; 0x8024f7 <twi2_m_data>
	twi2_packet.length = twi2_m_data[0] + 1;
    43a0:	99 27       	eor	r25, r25
    43a2:	01 96       	adiw	r24, 0x01	; 1
    43a4:	88 87       	std	Y+8, r24	; 0x08
    43a6:	99 87       	std	Y+9, r25	; 0x09
    43a8:	40 e0       	ldi	r20, 0x00	; 0
    43aa:	be 01       	movw	r22, r28
    43ac:	80 e8       	ldi	r24, 0x80	; 128
    43ae:	94 e0       	ldi	r25, 0x04	; 4
    43b0:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    43b4:	65 e0       	ldi	r22, 0x05	; 5
    43b6:	70 e0       	ldi	r23, 0x00	; 0
    43b8:	80 e0       	ldi	r24, 0x00	; 0
    43ba:	90 e0       	ldi	r25, 0x00	; 0
}
    43bc:	a8 dd       	rcall	.-1200   	; 0x3f0e <__portable_avr_delay_cycles>
    43be:	8d b7       	in	r24, 0x3d	; 61
    43c0:	9e b7       	in	r25, 0x3e	; 62
    43c2:	08 96       	adiw	r24, 0x08	; 8
    43c4:	8d bf       	out	0x3d, r24	; 61
    43c6:	9e bf       	out	0x3e, r25	; 62
    43c8:	df 91       	pop	r29
    43ca:	cf 91       	pop	r28
    43cc:	1f 91       	pop	r17
    43ce:	0f 91       	pop	r16
    43d0:	ff 90       	pop	r15
    43d2:	ef 90       	pop	r14
    43d4:	df 90       	pop	r13
    43d6:	cf 90       	pop	r12
    43d8:	08 95       	ret

000043da <twi2_set_leds>:
	} while ((status != STATUS_OK) || !isValid || isBusy);
}


void twi2_set_leds(uint8_t leds)
{
    43da:	cf 93       	push	r28
	/* Show green LED */
	twi2_waitUntilReady();
    43dc:	c8 2f       	mov	r28, r24
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_LEDS;
    43de:	76 de       	rcall	.-788    	; 0x40cc <twi2_waitUntilReady>
    43e0:	e8 e1       	ldi	r30, 0x18	; 24
    43e2:	f0 e2       	ldi	r31, 0x20	; 32
    43e4:	80 e7       	ldi	r24, 0x70	; 112
	twi2_m_data[0] = leds & 0x03;
    43e6:	81 83       	std	Z+1, r24	; 0x01
    43e8:	c3 70       	andi	r28, 0x03	; 3
    43ea:	c0 93 f7 24 	sts	0x24F7, r28	; 0x8024f7 <twi2_m_data>
	twi2_packet.length = 1;
    43ee:	81 e0       	ldi	r24, 0x01	; 1
    43f0:	90 e0       	ldi	r25, 0x00	; 0
    43f2:	80 87       	std	Z+8, r24	; 0x08
    43f4:	91 87       	std	Z+9, r25	; 0x09
    43f6:	40 e0       	ldi	r20, 0x00	; 0
    43f8:	bf 01       	movw	r22, r30
    43fa:	80 e8       	ldi	r24, 0x80	; 128
    43fc:	94 e0       	ldi	r25, 0x04	; 4
    43fe:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    4402:	65 e0       	ldi	r22, 0x05	; 5
    4404:	70 e0       	ldi	r23, 0x00	; 0
    4406:	80 e0       	ldi	r24, 0x00	; 0
    4408:	90 e0       	ldi	r25, 0x00	; 0
}
    440a:	81 dd       	rcall	.-1278   	; 0x3f0e <__portable_avr_delay_cycles>
    440c:	cf 91       	pop	r28
    440e:	08 95       	ret

00004410 <twi2_set_ledbl>:

void twi2_set_ledbl(uint8_t mode, uint8_t pwm_p100)
{
    4410:	cf 93       	push	r28
    4412:	df 93       	push	r29
    4414:	d8 2f       	mov	r29, r24
	twi2_waitUntilReady();
    4416:	c6 2f       	mov	r28, r22
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_BACKLIGHT;
    4418:	59 de       	rcall	.-846    	; 0x40cc <twi2_waitUntilReady>
    441a:	e8 e1       	ldi	r30, 0x18	; 24
    441c:	f0 e2       	ldi	r31, 0x20	; 32
    441e:	84 e7       	ldi	r24, 0x74	; 116
	twi2_m_data[0] = mode;
    4420:	81 83       	std	Z+1, r24	; 0x01
    4422:	a7 ef       	ldi	r26, 0xF7	; 247
    4424:	b4 e2       	ldi	r27, 0x24	; 36
	twi2_m_data[1] = pwm_p100;
    4426:	dc 93       	st	X, r29
    4428:	11 96       	adiw	r26, 0x01	; 1
	twi2_packet.length = 2;
    442a:	cc 93       	st	X, r28
    442c:	82 e0       	ldi	r24, 0x02	; 2
    442e:	90 e0       	ldi	r25, 0x00	; 0
    4430:	80 87       	std	Z+8, r24	; 0x08
    4432:	91 87       	std	Z+9, r25	; 0x09
    4434:	40 e0       	ldi	r20, 0x00	; 0
    4436:	bf 01       	movw	r22, r30
    4438:	80 e8       	ldi	r24, 0x80	; 128
    443a:	94 e0       	ldi	r25, 0x04	; 4
    443c:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    4440:	65 e0       	ldi	r22, 0x05	; 5
    4442:	70 e0       	ldi	r23, 0x00	; 0
    4444:	80 e0       	ldi	r24, 0x00	; 0
    4446:	90 e0       	ldi	r25, 0x00	; 0
}
    4448:	62 dd       	rcall	.-1340   	; 0x3f0e <__portable_avr_delay_cycles>
    444a:	df 91       	pop	r29
    444c:	cf 91       	pop	r28
    444e:	08 95       	ret

00004450 <twi2_set_bias>:

void twi2_set_bias(uint8_t bias)
{
    4450:	cf 93       	push	r28
	twi2_waitUntilReady();
    4452:	c8 2f       	mov	r28, r24
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_CONTRAST;
    4454:	3b de       	rcall	.-906    	; 0x40cc <twi2_waitUntilReady>
    4456:	e8 e1       	ldi	r30, 0x18	; 24
    4458:	f0 e2       	ldi	r31, 0x20	; 32
    445a:	85 e7       	ldi	r24, 0x75	; 117
	twi2_m_data[0] = bias;
    445c:	81 83       	std	Z+1, r24	; 0x01
    445e:	c0 93 f7 24 	sts	0x24F7, r28	; 0x8024f7 <twi2_m_data>
	twi2_packet.length = 1;
    4462:	81 e0       	ldi	r24, 0x01	; 1
    4464:	90 e0       	ldi	r25, 0x00	; 0
    4466:	80 87       	std	Z+8, r24	; 0x08
    4468:	91 87       	std	Z+9, r25	; 0x09
    446a:	40 e0       	ldi	r20, 0x00	; 0
    446c:	bf 01       	movw	r22, r30
    446e:	80 e8       	ldi	r24, 0x80	; 128
    4470:	94 e0       	ldi	r25, 0x04	; 4
    4472:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    4476:	65 e0       	ldi	r22, 0x05	; 5
    4478:	70 e0       	ldi	r23, 0x00	; 0
    447a:	80 e0       	ldi	r24, 0x00	; 0
    447c:	90 e0       	ldi	r25, 0x00	; 0
}
    447e:	47 dd       	rcall	.-1394   	; 0x3f0e <__portable_avr_delay_cycles>
    4480:	cf 91       	pop	r28
    4482:	08 95       	ret

00004484 <twi2_set_beep>:

void twi2_set_beep(uint8_t pitch_10hz, uint8_t len_10ms)
{
    4484:	cf 93       	push	r28
    4486:	df 93       	push	r29
    4488:	c8 2f       	mov	r28, r24
	twi2_waitUntilReady();
    448a:	d6 2f       	mov	r29, r22
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_BEEP;
    448c:	1f de       	rcall	.-962    	; 0x40cc <twi2_waitUntilReady>
    448e:	e8 e1       	ldi	r30, 0x18	; 24
    4490:	f0 e2       	ldi	r31, 0x20	; 32
    4492:	81 e7       	ldi	r24, 0x71	; 113
	twi2_m_data[0] = len_10ms;
    4494:	81 83       	std	Z+1, r24	; 0x01
    4496:	a7 ef       	ldi	r26, 0xF7	; 247
    4498:	b4 e2       	ldi	r27, 0x24	; 36
	twi2_m_data[1] = pitch_10hz;
    449a:	dc 93       	st	X, r29
    449c:	11 96       	adiw	r26, 0x01	; 1
	twi2_packet.length = 2;
    449e:	cc 93       	st	X, r28
    44a0:	82 e0       	ldi	r24, 0x02	; 2
    44a2:	90 e0       	ldi	r25, 0x00	; 0
    44a4:	80 87       	std	Z+8, r24	; 0x08
    44a6:	91 87       	std	Z+9, r25	; 0x09
    44a8:	40 e0       	ldi	r20, 0x00	; 0
    44aa:	bf 01       	movw	r22, r30
    44ac:	80 e8       	ldi	r24, 0x80	; 128
    44ae:	94 e0       	ldi	r25, 0x04	; 4
    44b0:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    44b4:	65 e0       	ldi	r22, 0x05	; 5
    44b6:	70 e0       	ldi	r23, 0x00	; 0
    44b8:	80 e0       	ldi	r24, 0x00	; 0
    44ba:	90 e0       	ldi	r25, 0x00	; 0
}
    44bc:	28 dd       	rcall	.-1456   	; 0x3f0e <__portable_avr_delay_cycles>
    44be:	df 91       	pop	r29
    44c0:	cf 91       	pop	r28
    44c2:	08 95       	ret

000044c4 <twi_init>:
}


void twi_init(void) {
	#ifdef TWI1_MASTER
	TWI1_MASTER_PORT.PIN0CTRL = PORT_OPC_WIREDANDPULL_gc;  // SDA1
    44c4:	e0 e8       	ldi	r30, 0x80	; 128
    44c6:	f6 e0       	ldi	r31, 0x06	; 6
    44c8:	88 e3       	ldi	r24, 0x38	; 56
    44ca:	80 8b       	std	Z+16, r24	; 0x10
	TWI1_MASTER_PORT.PIN1CTRL = PORT_OPC_WIREDANDPULL_gc;  // SCL1
    44cc:	81 8b       	std	Z+17, r24	; 0x11
	#endif

	#ifdef TWI2_MASTER
	TWI2_MASTER_PORT.PIN0CTRL = PORT_OPC_WIREDANDPULL_gc;  // SDA2
    44ce:	e0 e4       	ldi	r30, 0x40	; 64
    44d0:	f6 e0       	ldi	r31, 0x06	; 6
    44d2:	80 8b       	std	Z+16, r24	; 0x10
	TWI2_MASTER_PORT.PIN1CTRL = PORT_OPC_WIREDANDPULL_gc;  // SCL2
    44d4:	81 8b       	std	Z+17, r24	; 0x11
    44d6:	08 95       	ret

000044d8 <twi_start>:
	#endif
}

void twi_start(void) {
    44d8:	7f 92       	push	r7
    44da:	8f 92       	push	r8
    44dc:	9f 92       	push	r9
    44de:	af 92       	push	r10
    44e0:	bf 92       	push	r11
    44e2:	cf 92       	push	r12
    44e4:	df 92       	push	r13
    44e6:	ef 92       	push	r14
    44e8:	ff 92       	push	r15
    44ea:	0f 93       	push	r16
    44ec:	1f 93       	push	r17
    44ee:	cf 93       	push	r28
    44f0:	df 93       	push	r29
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    44f2:	60 e4       	ldi	r22, 0x40	; 64
    44f4:	85 e0       	ldi	r24, 0x05	; 5
    44f6:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
		twi1_slave.receivedData[i1] = 0;
	}
	#else
	#ifdef TWI1_MASTER
	sysclk_enable_peripheral_clock(&TWI1_MASTER);
	twi_master_init(&TWI1_MASTER, &twi1_options);
    44fa:	67 e3       	ldi	r22, 0x37	; 55
    44fc:	70 e2       	ldi	r23, 0x20	; 32
    44fe:	80 ea       	ldi	r24, 0xA0	; 160
    4500:	94 e0       	ldi	r25, 0x04	; 4
    4502:	0e 94 04 43 	call	0x8608	; 0x8608 <twi_master_init>
 *
 * \param twi       Base address of the TWI instance.
 */
static inline void twi_master_enable(TWI_t *twi)
{
  twi->MASTER.CTRLA |= TWI_MASTER_ENABLE_bm;
    4506:	e0 ea       	ldi	r30, 0xA0	; 160
    4508:	f4 e0       	ldi	r31, 0x04	; 4
    450a:	81 81       	ldd	r24, Z+1	; 0x01
    450c:	88 60       	ori	r24, 0x08	; 8
    450e:	81 83       	std	Z+1, r24	; 0x01
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    4510:	60 e4       	ldi	r22, 0x40	; 64
    4512:	83 e0       	ldi	r24, 0x03	; 3
    4514:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
		twi2_slave.receivedData[i2] = 0;
	}
	#else
	#ifdef TWI2_MASTER
	sysclk_enable_peripheral_clock(&TWI2_MASTER);
	twi_master_init(&TWI2_MASTER, &twi2_options);
    4518:	63 e2       	ldi	r22, 0x23	; 35
    451a:	70 e2       	ldi	r23, 0x20	; 32
    451c:	80 e8       	ldi	r24, 0x80	; 128
    451e:	94 e0       	ldi	r25, 0x04	; 4
    4520:	0e 94 04 43 	call	0x8608	; 0x8608 <twi_master_init>
    4524:	e0 e8       	ldi	r30, 0x80	; 128
    4526:	f4 e0       	ldi	r31, 0x04	; 4
    4528:	81 81       	ldd	r24, Z+1	; 0x01
    452a:	88 60       	ori	r24, 0x08	; 8
    452c:	81 83       	std	Z+1, r24	; 0x01

static void init_twi1_hygro(void)
{
	status_code_t sc;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_01, TWI1_SLAVE_HYGRO_ADDR);
    452e:	1f 92       	push	r1
    4530:	84 e4       	ldi	r24, 0x44	; 68
    4532:	8f 93       	push	r24
    4534:	84 e1       	ldi	r24, 0x14	; 20
    4536:	90 e3       	ldi	r25, 0x30	; 48
    4538:	9f 93       	push	r25
    453a:	8f 93       	push	r24
    453c:	1f 92       	push	r1
    453e:	80 e4       	ldi	r24, 0x40	; 64
    4540:	8f 93       	push	r24
    4542:	89 e0       	ldi	r24, 0x09	; 9
    4544:	96 e2       	ldi	r25, 0x26	; 38
    4546:	9f 93       	push	r25
    4548:	8f 93       	push	r24
    454a:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    454e:	81 34       	cpi	r24, 0x41	; 65
    4550:	91 05       	cpc	r25, r1
    4552:	10 f0       	brcs	.+4      	; 0x4558 <twi_start+0x80>
    4554:	80 e4       	ldi	r24, 0x40	; 64
    4556:	90 e0       	ldi	r25, 0x00	; 0
    4558:	40 e0       	ldi	r20, 0x00	; 0
    455a:	68 2f       	mov	r22, r24
    455c:	89 e0       	ldi	r24, 0x09	; 9
    455e:	96 e2       	ldi	r25, 0x26	; 38
    4560:	13 d9       	rcall	.-3546   	; 0x3788 <udi_write_tx_buf>
	g_twi1_hygro_status = 0;
    4562:	10 92 c9 26 	sts	0x26C9, r1	; 0x8026c9 <g_twi1_hygro_status>

	do {
		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    4566:	ec e2       	ldi	r30, 0x2C	; 44
    4568:	f0 e2       	ldi	r31, 0x20	; 32
    456a:	84 e4       	ldi	r24, 0x44	; 68
    456c:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_BREAK_HI;
    456e:	80 e3       	ldi	r24, 0x30	; 48
    4570:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_BREAK_LO;
    4572:	83 e9       	ldi	r24, 0x93	; 147
    4574:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    4576:	82 e0       	ldi	r24, 0x02	; 2
    4578:	90 e0       	ldi	r25, 0x00	; 0
    457a:	84 83       	std	Z+4, r24	; 0x04
    457c:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 0;
    457e:	10 86       	std	Z+8, r1	; 0x08
    4580:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    4582:	40 e0       	ldi	r20, 0x00	; 0
    4584:	bf 01       	movw	r22, r30
    4586:	80 ea       	ldi	r24, 0xA0	; 160
    4588:	94 e0       	ldi	r25, 0x04	; 4
    458a:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    458e:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4590:	8d b7       	in	r24, 0x3d	; 61
    4592:	9e b7       	in	r25, 0x3e	; 62
    4594:	08 96       	adiw	r24, 0x08	; 8
    4596:	8d bf       	out	0x3d, r24	; 61
    4598:	9e bf       	out	0x3e, r25	; 62
    459a:	cc 23       	and	r28, r28
    459c:	f1 f0       	breq	.+60     	; 0x45da <twi_start+0x102>
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_02);
    459e:	8d ec       	ldi	r24, 0xCD	; 205
    45a0:	9f e2       	ldi	r25, 0x2F	; 47
    45a2:	9f 93       	push	r25
    45a4:	8f 93       	push	r24
    45a6:	1f 92       	push	r1
    45a8:	80 e4       	ldi	r24, 0x40	; 64
    45aa:	8f 93       	push	r24
    45ac:	89 e0       	ldi	r24, 0x09	; 9
    45ae:	96 e2       	ldi	r25, 0x26	; 38
    45b0:	9f 93       	push	r25
    45b2:	8f 93       	push	r24
    45b4:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    45b8:	81 34       	cpi	r24, 0x41	; 65
    45ba:	91 05       	cpc	r25, r1
    45bc:	10 f0       	brcs	.+4      	; 0x45c2 <twi_start+0xea>
    45be:	80 e4       	ldi	r24, 0x40	; 64
    45c0:	90 e0       	ldi	r25, 0x00	; 0
    45c2:	40 e0       	ldi	r20, 0x00	; 0
    45c4:	68 2f       	mov	r22, r24
    45c6:	89 e0       	ldi	r24, 0x09	; 9
    45c8:	96 e2       	ldi	r25, 0x26	; 38
    45ca:	de d8       	rcall	.-3652   	; 0x3788 <udi_write_tx_buf>
    45cc:	0f 90       	pop	r0
    45ce:	0f 90       	pop	r0
    45d0:	0f 90       	pop	r0
    45d2:	0f 90       	pop	r0
    45d4:	0f 90       	pop	r0
    45d6:	0f 90       	pop	r0
    45d8:	90 c0       	rjmp	.+288    	; 0x46fa <twi_start+0x222>
			break;
		}
		yield_ms(2);
    45da:	82 e0       	ldi	r24, 0x02	; 2
    45dc:	90 e0       	ldi	r25, 0x00	; 0
    45de:	0e 94 19 57 	call	0xae32	; 0xae32 <yield_ms>

		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    45e2:	ec e2       	ldi	r30, 0x2C	; 44
    45e4:	f0 e2       	ldi	r31, 0x20	; 32
    45e6:	84 e4       	ldi	r24, 0x44	; 68
    45e8:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_RESET_HI;
    45ea:	80 e3       	ldi	r24, 0x30	; 48
    45ec:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_RESET_LO;
    45ee:	82 ea       	ldi	r24, 0xA2	; 162
    45f0:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    45f2:	82 e0       	ldi	r24, 0x02	; 2
    45f4:	90 e0       	ldi	r25, 0x00	; 0
    45f6:	84 83       	std	Z+4, r24	; 0x04
    45f8:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 0;
    45fa:	10 86       	std	Z+8, r1	; 0x08
    45fc:	11 86       	std	Z+9, r1	; 0x09
    45fe:	40 e0       	ldi	r20, 0x00	; 0
    4600:	bf 01       	movw	r22, r30
    4602:	80 ea       	ldi	r24, 0xA0	; 160
    4604:	94 e0       	ldi	r25, 0x04	; 4
    4606:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    460a:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    460c:	81 11       	cpse	r24, r1
    460e:	75 c0       	rjmp	.+234    	; 0x46fa <twi_start+0x222>
			break;
		}
		yield_ms(2);
    4610:	82 e0       	ldi	r24, 0x02	; 2
    4612:	90 e0       	ldi	r25, 0x00	; 0
    4614:	0e 94 19 57 	call	0xae32	; 0xae32 <yield_ms>

		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    4618:	ec e2       	ldi	r30, 0x2C	; 44
    461a:	f0 e2       	ldi	r31, 0x20	; 32
    461c:	84 e4       	ldi	r24, 0x44	; 68
    461e:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_STATUS_HI;
    4620:	83 ef       	ldi	r24, 0xF3	; 243
    4622:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_STATUS_LO;
    4624:	8d e2       	ldi	r24, 0x2D	; 45
    4626:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    4628:	82 e0       	ldi	r24, 0x02	; 2
    462a:	90 e0       	ldi	r25, 0x00	; 0
    462c:	84 83       	std	Z+4, r24	; 0x04
    462e:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 2;
    4630:	80 87       	std	Z+8, r24	; 0x08
    4632:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    4634:	41 e0       	ldi	r20, 0x01	; 1
    4636:	bf 01       	movw	r22, r30
    4638:	80 ea       	ldi	r24, 0xA0	; 160
    463a:	94 e0       	ldi	r25, 0x04	; 4
    463c:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    4640:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4642:	81 11       	cpse	r24, r1
    4644:	5a c0       	rjmp	.+180    	; 0x46fa <twi_start+0x222>
			break;
		}
		g_twi1_hygro_status = (twi1_m_data[0] << 8) | twi1_m_data[1];
    4646:	80 91 00 25 	lds	r24, 0x2500	; 0x802500 <twi1_m_data+0x1>
    464a:	80 93 c9 26 	sts	0x26C9, r24	; 0x8026c9 <g_twi1_hygro_status>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_03, g_twi1_hygro_status);
    464e:	1f 92       	push	r1
    4650:	8f 93       	push	r24
    4652:	8b e9       	ldi	r24, 0x9B	; 155
    4654:	9f e2       	ldi	r25, 0x2F	; 47
    4656:	9f 93       	push	r25
    4658:	8f 93       	push	r24
    465a:	1f 92       	push	r1
    465c:	80 e4       	ldi	r24, 0x40	; 64
    465e:	8f 93       	push	r24
    4660:	89 e0       	ldi	r24, 0x09	; 9
    4662:	96 e2       	ldi	r25, 0x26	; 38
    4664:	9f 93       	push	r25
    4666:	8f 93       	push	r24
    4668:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    466c:	81 34       	cpi	r24, 0x41	; 65
    466e:	91 05       	cpc	r25, r1
    4670:	10 f0       	brcs	.+4      	; 0x4676 <twi_start+0x19e>
    4672:	80 e4       	ldi	r24, 0x40	; 64
    4674:	90 e0       	ldi	r25, 0x00	; 0
    4676:	40 e0       	ldi	r20, 0x00	; 0
    4678:	68 2f       	mov	r22, r24
    467a:	89 e0       	ldi	r24, 0x09	; 9
    467c:	96 e2       	ldi	r25, 0x26	; 38
    467e:	84 d8       	rcall	.-3832   	; 0x3788 <udi_write_tx_buf>

		/* Start cyclic measurements with 2 MPS @ high repeatability */
		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    4680:	ec e2       	ldi	r30, 0x2C	; 44
    4682:	f0 e2       	ldi	r31, 0x20	; 32
    4684:	84 e4       	ldi	r24, 0x44	; 68
    4686:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_PERIODIC_2MPS_HIPREC_HI;
    4688:	82 e2       	ldi	r24, 0x22	; 34
    468a:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_PERIODIC_2MPS_HIPREC_LO;
    468c:	86 e3       	ldi	r24, 0x36	; 54
    468e:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    4690:	82 e0       	ldi	r24, 0x02	; 2
    4692:	90 e0       	ldi	r25, 0x00	; 0
    4694:	84 83       	std	Z+4, r24	; 0x04
    4696:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 0;
    4698:	10 86       	std	Z+8, r1	; 0x08
    469a:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    469c:	40 e0       	ldi	r20, 0x00	; 0
    469e:	bf 01       	movw	r22, r30
    46a0:	80 ea       	ldi	r24, 0xA0	; 160
    46a2:	94 e0       	ldi	r25, 0x04	; 4
    46a4:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    46a8:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    46aa:	ed b7       	in	r30, 0x3d	; 61
    46ac:	fe b7       	in	r31, 0x3e	; 62
    46ae:	38 96       	adiw	r30, 0x08	; 8
    46b0:	ed bf       	out	0x3d, r30	; 61
    46b2:	fe bf       	out	0x3e, r31	; 62
    46b4:	81 11       	cpse	r24, r1
    46b6:	21 c0       	rjmp	.+66     	; 0x46fa <twi_start+0x222>
			break;
		}

		g_twi1_hygro_valid = true;
    46b8:	81 e0       	ldi	r24, 0x01	; 1
    46ba:	80 93 ca 26 	sts	0x26CA, r24	; 0x8026ca <g_twi1_hygro_valid>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_04);
    46be:	8d e7       	ldi	r24, 0x7D	; 125
    46c0:	9f e2       	ldi	r25, 0x2F	; 47
    46c2:	9f 93       	push	r25
    46c4:	8f 93       	push	r24
    46c6:	1f 92       	push	r1
    46c8:	80 e4       	ldi	r24, 0x40	; 64
    46ca:	8f 93       	push	r24
    46cc:	89 e0       	ldi	r24, 0x09	; 9
    46ce:	96 e2       	ldi	r25, 0x26	; 38
    46d0:	9f 93       	push	r25
    46d2:	8f 93       	push	r24
    46d4:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    46d8:	81 34       	cpi	r24, 0x41	; 65
    46da:	91 05       	cpc	r25, r1
    46dc:	10 f0       	brcs	.+4      	; 0x46e2 <twi_start+0x20a>
    46de:	80 e4       	ldi	r24, 0x40	; 64
    46e0:	90 e0       	ldi	r25, 0x00	; 0
    46e2:	40 e0       	ldi	r20, 0x00	; 0
    46e4:	68 2f       	mov	r22, r24
    46e6:	89 e0       	ldi	r24, 0x09	; 9
    46e8:	96 e2       	ldi	r25, 0x26	; 38
    46ea:	4e d8       	rcall	.-3940   	; 0x3788 <udi_write_tx_buf>
    46ec:	0f 90       	pop	r0
    46ee:	0f 90       	pop	r0
    46f0:	0f 90       	pop	r0
    46f2:	0f 90       	pop	r0
    46f4:	0f 90       	pop	r0
    46f6:	0f 90       	pop	r0
    46f8:	22 c0       	rjmp	.+68     	; 0x473e <twi_start+0x266>
		return;
	} while(false);

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_05, sc);
    46fa:	8c 2f       	mov	r24, r28
    46fc:	0c 2e       	mov	r0, r28
    46fe:	00 0c       	add	r0, r0
    4700:	99 0b       	sbc	r25, r25
    4702:	9f 93       	push	r25
    4704:	cf 93       	push	r28
    4706:	8c e4       	ldi	r24, 0x4C	; 76
    4708:	9f e2       	ldi	r25, 0x2F	; 47
    470a:	9f 93       	push	r25
    470c:	8f 93       	push	r24
    470e:	1f 92       	push	r1
    4710:	80 e4       	ldi	r24, 0x40	; 64
    4712:	8f 93       	push	r24
    4714:	89 e0       	ldi	r24, 0x09	; 9
    4716:	96 e2       	ldi	r25, 0x26	; 38
    4718:	9f 93       	push	r25
    471a:	8f 93       	push	r24
    471c:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4720:	81 34       	cpi	r24, 0x41	; 65
    4722:	91 05       	cpc	r25, r1
    4724:	10 f0       	brcs	.+4      	; 0x472a <twi_start+0x252>
    4726:	80 e4       	ldi	r24, 0x40	; 64
    4728:	90 e0       	ldi	r25, 0x00	; 0
    472a:	40 e0       	ldi	r20, 0x00	; 0
    472c:	68 2f       	mov	r22, r24
    472e:	89 e0       	ldi	r24, 0x09	; 9
    4730:	96 e2       	ldi	r25, 0x26	; 38
    4732:	2a d8       	rcall	.-4012   	; 0x3788 <udi_write_tx_buf>
    4734:	8d b7       	in	r24, 0x3d	; 61
    4736:	9e b7       	in	r25, 0x3e	; 62
    4738:	08 96       	adiw	r24, 0x08	; 8
    473a:	8d bf       	out	0x3d, r24	; 61
    473c:	9e bf       	out	0x3e, r25	; 62

static void init_twi1_gyro(void)
{
	status_code_t sc;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_01, TWI1_SLAVE_GYRO_ADDR_1, TWI1_SLAVE_GYRO_ADDR_2);
    473e:	1f 92       	push	r1
    4740:	8c e0       	ldi	r24, 0x0C	; 12
    4742:	8f 93       	push	r24
    4744:	1f 92       	push	r1
    4746:	88 e6       	ldi	r24, 0x68	; 104
    4748:	8f 93       	push	r24
    474a:	8f e0       	ldi	r24, 0x0F	; 15
    474c:	9f e2       	ldi	r25, 0x2F	; 47
    474e:	9f 93       	push	r25
    4750:	8f 93       	push	r24
    4752:	1f 92       	push	r1
    4754:	80 e4       	ldi	r24, 0x40	; 64
    4756:	8f 93       	push	r24
    4758:	89 e0       	ldi	r24, 0x09	; 9
    475a:	96 e2       	ldi	r25, 0x26	; 38
    475c:	9f 93       	push	r25
    475e:	8f 93       	push	r24
    4760:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4764:	81 34       	cpi	r24, 0x41	; 65
    4766:	91 05       	cpc	r25, r1
    4768:	10 f0       	brcs	.+4      	; 0x476e <twi_start+0x296>
    476a:	80 e4       	ldi	r24, 0x40	; 64
    476c:	90 e0       	ldi	r25, 0x00	; 0
    476e:	40 e0       	ldi	r20, 0x00	; 0
    4770:	68 2f       	mov	r22, r24
    4772:	89 e0       	ldi	r24, 0x09	; 9
    4774:	96 e2       	ldi	r25, 0x26	; 38
    4776:	08 d8       	rcall	.-4080   	; 0x3788 <udi_write_tx_buf>
	g_twi1_gyro_1_version = 0;
    4778:	10 92 28 27 	sts	0x2728, r1	; 0x802728 <g_twi1_gyro_1_version>
	g_twi1_gyro_2_version = 0;
    477c:	10 92 03 27 	sts	0x2703, r1	; 0x802703 <g_twi1_gyro_2_version>

	do {
		/* MPU-9250 6 axis: RESET */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4780:	ec e2       	ldi	r30, 0x2C	; 44
    4782:	f0 e2       	ldi	r31, 0x20	; 32
    4784:	88 e6       	ldi	r24, 0x68	; 104
    4786:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_PWR_MGMT_1;
    4788:	8b e6       	ldi	r24, 0x6B	; 107
    478a:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    478c:	81 e0       	ldi	r24, 0x01	; 1
    478e:	90 e0       	ldi	r25, 0x00	; 0
    4790:	84 83       	std	Z+4, r24	; 0x04
    4792:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_1_PWR_MGMT_1__HRESET | TWI1_SLAVE_GYRO_DTA_1_PWR_MGMT_1__CLKSEL_VAL;
    4794:	21 e8       	ldi	r18, 0x81	; 129
    4796:	20 93 ff 24 	sts	0x24FF, r18	; 0x8024ff <twi1_m_data>
		twi1_packet.length = 1;
    479a:	80 87       	std	Z+8, r24	; 0x08
    479c:	91 87       	std	Z+9, r25	; 0x09
    479e:	40 e0       	ldi	r20, 0x00	; 0
    47a0:	bf 01       	movw	r22, r30
    47a2:	80 ea       	ldi	r24, 0xA0	; 160
    47a4:	94 e0       	ldi	r25, 0x04	; 4
    47a6:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    47aa:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    47ac:	ed b7       	in	r30, 0x3d	; 61
    47ae:	fe b7       	in	r31, 0x3e	; 62
    47b0:	3a 96       	adiw	r30, 0x0a	; 10
    47b2:	ed bf       	out	0x3d, r30	; 61
    47b4:	fe bf       	out	0x3e, r31	; 62
    47b6:	88 23       	and	r24, r24
    47b8:	f9 f0       	breq	.+62     	; 0x47f8 <twi_start+0x320>
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_02);
    47ba:	85 ed       	ldi	r24, 0xD5	; 213
    47bc:	9e e2       	ldi	r25, 0x2E	; 46
    47be:	9f 93       	push	r25
    47c0:	8f 93       	push	r24
    47c2:	1f 92       	push	r1
    47c4:	80 e4       	ldi	r24, 0x40	; 64
    47c6:	8f 93       	push	r24
    47c8:	89 e0       	ldi	r24, 0x09	; 9
    47ca:	96 e2       	ldi	r25, 0x26	; 38
    47cc:	9f 93       	push	r25
    47ce:	8f 93       	push	r24
    47d0:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    47d4:	81 34       	cpi	r24, 0x41	; 65
    47d6:	91 05       	cpc	r25, r1
    47d8:	10 f0       	brcs	.+4      	; 0x47de <twi_start+0x306>
    47da:	80 e4       	ldi	r24, 0x40	; 64
    47dc:	90 e0       	ldi	r25, 0x00	; 0
    47de:	40 e0       	ldi	r20, 0x00	; 0
    47e0:	68 2f       	mov	r22, r24
    47e2:	89 e0       	ldi	r24, 0x09	; 9
    47e4:	96 e2       	ldi	r25, 0x26	; 38
    47e6:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    47ea:	0f 90       	pop	r0
    47ec:	0f 90       	pop	r0
    47ee:	0f 90       	pop	r0
    47f0:	0f 90       	pop	r0
    47f2:	0f 90       	pop	r0
    47f4:	0f 90       	pop	r0
    47f6:	2b c2       	rjmp	.+1110   	; 0x4c4e <twi_start+0x776>
			break;
		}
		yield_ms(10);
    47f8:	8a e0       	ldi	r24, 0x0A	; 10
    47fa:	90 e0       	ldi	r25, 0x00	; 0
    47fc:	0e 94 19 57 	call	0xae32	; 0xae32 <yield_ms>

		/* MPU-9250 6 axis: read Who Am I control value */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4800:	ec e2       	ldi	r30, 0x2C	; 44
    4802:	f0 e2       	ldi	r31, 0x20	; 32
    4804:	88 e6       	ldi	r24, 0x68	; 104
    4806:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_WHOAMI;
    4808:	85 e7       	ldi	r24, 0x75	; 117
    480a:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    480c:	81 e0       	ldi	r24, 0x01	; 1
    480e:	90 e0       	ldi	r25, 0x00	; 0
    4810:	84 83       	std	Z+4, r24	; 0x04
    4812:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    4814:	80 87       	std	Z+8, r24	; 0x08
    4816:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    4818:	41 e0       	ldi	r20, 0x01	; 1
    481a:	bf 01       	movw	r22, r30
    481c:	80 ea       	ldi	r24, 0xA0	; 160
    481e:	94 e0       	ldi	r25, 0x04	; 4
    4820:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    4824:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4826:	81 11       	cpse	r24, r1
    4828:	12 c2       	rjmp	.+1060   	; 0x4c4e <twi_start+0x776>
			break;
		}
		g_twi1_gyro_1_version = twi1_m_data[0];
    482a:	af ef       	ldi	r26, 0xFF	; 255
    482c:	b4 e2       	ldi	r27, 0x24	; 36
    482e:	8c 91       	ld	r24, X
    4830:	80 93 28 27 	sts	0x2728, r24	; 0x802728 <g_twi1_gyro_1_version>

		/* MPU-9250 6 axis: I2C bypass on to access the Magnetometer chip */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4834:	ec e2       	ldi	r30, 0x2C	; 44
    4836:	f0 e2       	ldi	r31, 0x20	; 32
    4838:	88 e6       	ldi	r24, 0x68	; 104
    483a:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_INT_PIN_CFG;
    483c:	87 e3       	ldi	r24, 0x37	; 55
    483e:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4840:	81 e0       	ldi	r24, 0x01	; 1
    4842:	90 e0       	ldi	r25, 0x00	; 0
    4844:	84 83       	std	Z+4, r24	; 0x04
    4846:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_1_INT_PIN_CFG__BYPASS_EN;
    4848:	22 e0       	ldi	r18, 0x02	; 2
    484a:	2c 93       	st	X, r18
		twi1_packet.length = 1;
    484c:	80 87       	std	Z+8, r24	; 0x08
    484e:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    4850:	40 e0       	ldi	r20, 0x00	; 0
    4852:	bf 01       	movw	r22, r30
    4854:	80 ea       	ldi	r24, 0xA0	; 160
    4856:	94 e0       	ldi	r25, 0x04	; 4
    4858:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    485c:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    485e:	81 11       	cpse	r24, r1
    4860:	f6 c1       	rjmp	.+1004   	; 0x4c4e <twi_start+0x776>
			break;
		}

		/* Magnetometer: soft reset */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4862:	ec e2       	ldi	r30, 0x2C	; 44
    4864:	f0 e2       	ldi	r31, 0x20	; 32
    4866:	8c e0       	ldi	r24, 0x0C	; 12
    4868:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL2;
    486a:	8b e0       	ldi	r24, 0x0B	; 11
    486c:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    486e:	81 e0       	ldi	r24, 0x01	; 1
    4870:	90 e0       	ldi	r25, 0x00	; 0
    4872:	84 83       	std	Z+4, r24	; 0x04
    4874:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL2__SRST;
    4876:	21 e0       	ldi	r18, 0x01	; 1
    4878:	20 93 ff 24 	sts	0x24FF, r18	; 0x8024ff <twi1_m_data>
		twi1_packet.length = 1;
    487c:	80 87       	std	Z+8, r24	; 0x08
    487e:	91 87       	std	Z+9, r25	; 0x09
    4880:	40 e0       	ldi	r20, 0x00	; 0
    4882:	bf 01       	movw	r22, r30
    4884:	80 ea       	ldi	r24, 0xA0	; 160
    4886:	94 e0       	ldi	r25, 0x04	; 4
    4888:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    488c:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    488e:	81 11       	cpse	r24, r1
    4890:	de c1       	rjmp	.+956    	; 0x4c4e <twi_start+0x776>
			break;
		}
		yield_ms(10);
    4892:	8a e0       	ldi	r24, 0x0A	; 10
    4894:	90 e0       	ldi	r25, 0x00	; 0
    4896:	0e 94 19 57 	call	0xae32	; 0xae32 <yield_ms>

		/* Magnetometer: read Device ID */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    489a:	ec e2       	ldi	r30, 0x2C	; 44
    489c:	f0 e2       	ldi	r31, 0x20	; 32
    489e:	8c e0       	ldi	r24, 0x0C	; 12
    48a0:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_WIA;
    48a2:	11 82       	std	Z+1, r1	; 0x01
		twi1_packet.addr_length = 1;
    48a4:	81 e0       	ldi	r24, 0x01	; 1
    48a6:	90 e0       	ldi	r25, 0x00	; 0
    48a8:	84 83       	std	Z+4, r24	; 0x04
    48aa:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    48ac:	80 87       	std	Z+8, r24	; 0x08
    48ae:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    48b0:	41 e0       	ldi	r20, 0x01	; 1
    48b2:	bf 01       	movw	r22, r30
    48b4:	80 ea       	ldi	r24, 0xA0	; 160
    48b6:	94 e0       	ldi	r25, 0x04	; 4
    48b8:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    48bc:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    48be:	81 11       	cpse	r24, r1
    48c0:	c6 c1       	rjmp	.+908    	; 0x4c4e <twi_start+0x776>
			break;
		}
		g_twi1_gyro_2_version = twi1_m_data[0];
    48c2:	80 91 ff 24 	lds	r24, 0x24FF	; 0x8024ff <twi1_m_data>
    48c6:	80 93 03 27 	sts	0x2703, r24	; 0x802703 <g_twi1_gyro_2_version>
		g_twi1_gyro_valid = true;
    48ca:	91 e0       	ldi	r25, 0x01	; 1
    48cc:	90 93 29 27 	sts	0x2729, r25	; 0x802729 <g_twi1_gyro_valid>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_03, g_twi1_gyro_1_version, g_twi1_gyro_2_version);
    48d0:	1f 92       	push	r1
    48d2:	8f 93       	push	r24
    48d4:	80 91 28 27 	lds	r24, 0x2728	; 0x802728 <g_twi1_gyro_1_version>
    48d8:	1f 92       	push	r1
    48da:	8f 93       	push	r24
    48dc:	8a e9       	ldi	r24, 0x9A	; 154
    48de:	9e e2       	ldi	r25, 0x2E	; 46
    48e0:	9f 93       	push	r25
    48e2:	8f 93       	push	r24
    48e4:	1f 92       	push	r1
    48e6:	80 e4       	ldi	r24, 0x40	; 64
    48e8:	8f 93       	push	r24
    48ea:	89 e0       	ldi	r24, 0x09	; 9
    48ec:	96 e2       	ldi	r25, 0x26	; 38
    48ee:	9f 93       	push	r25
    48f0:	8f 93       	push	r24
    48f2:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    48f6:	81 34       	cpi	r24, 0x41	; 65
    48f8:	91 05       	cpc	r25, r1
    48fa:	10 f0       	brcs	.+4      	; 0x4900 <twi_start+0x428>
    48fc:	80 e4       	ldi	r24, 0x40	; 64
    48fe:	90 e0       	ldi	r25, 0x00	; 0
    4900:	40 e0       	ldi	r20, 0x00	; 0
    4902:	68 2f       	mov	r22, r24
    4904:	89 e0       	ldi	r24, 0x09	; 9
    4906:	96 e2       	ldi	r25, 0x26	; 38
    4908:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>

		/* Magnetometer: 16 bit access and prepare for PROM access */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    490c:	ec e2       	ldi	r30, 0x2C	; 44
    490e:	f0 e2       	ldi	r31, 0x20	; 32
    4910:	8c e0       	ldi	r24, 0x0C	; 12
    4912:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL1;
    4914:	8a e0       	ldi	r24, 0x0A	; 10
    4916:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4918:	81 e0       	ldi	r24, 0x01	; 1
    491a:	90 e0       	ldi	r25, 0x00	; 0
    491c:	84 83       	std	Z+4, r24	; 0x04
    491e:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL1__MODE_PROM_VAL;
    4920:	2f e1       	ldi	r18, 0x1F	; 31
    4922:	20 93 ff 24 	sts	0x24FF, r18	; 0x8024ff <twi1_m_data>
		twi1_packet.length = 1;
    4926:	80 87       	std	Z+8, r24	; 0x08
    4928:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    492a:	40 e0       	ldi	r20, 0x00	; 0
    492c:	bf 01       	movw	r22, r30
    492e:	80 ea       	ldi	r24, 0xA0	; 160
    4930:	94 e0       	ldi	r25, 0x04	; 4
    4932:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    4936:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4938:	8d b7       	in	r24, 0x3d	; 61
    493a:	9e b7       	in	r25, 0x3e	; 62
    493c:	0a 96       	adiw	r24, 0x0a	; 10
    493e:	8d bf       	out	0x3d, r24	; 61
    4940:	9e bf       	out	0x3e, r25	; 62
    4942:	c1 11       	cpse	r28, r1
    4944:	84 c1       	rjmp	.+776    	; 0x4c4e <twi_start+0x776>
			break;
		}

		/* Magnetometer: read correction data for X, Y and Z */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4946:	ec e2       	ldi	r30, 0x2C	; 44
    4948:	f0 e2       	ldi	r31, 0x20	; 32
    494a:	8c e0       	ldi	r24, 0x0C	; 12
    494c:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_ASAX;
    494e:	80 e1       	ldi	r24, 0x10	; 16
    4950:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4952:	81 e0       	ldi	r24, 0x01	; 1
    4954:	90 e0       	ldi	r25, 0x00	; 0
    4956:	84 83       	std	Z+4, r24	; 0x04
    4958:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 3;
    495a:	83 e0       	ldi	r24, 0x03	; 3
    495c:	90 e0       	ldi	r25, 0x00	; 0
    495e:	80 87       	std	Z+8, r24	; 0x08
    4960:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    4962:	41 e0       	ldi	r20, 0x01	; 1
    4964:	bf 01       	movw	r22, r30
    4966:	80 ea       	ldi	r24, 0xA0	; 160
    4968:	94 e0       	ldi	r25, 0x04	; 4
    496a:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    496e:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4970:	81 11       	cpse	r24, r1
    4972:	6d c1       	rjmp	.+730    	; 0x4c4e <twi_start+0x776>
			break;
		}
		g_twi1_gyro_2_asax = twi1_m_data[0];
    4974:	af ef       	ldi	r26, 0xFF	; 255
    4976:	b4 e2       	ldi	r27, 0x24	; 36
    4978:	8c 91       	ld	r24, X
    497a:	80 93 02 27 	sts	0x2702, r24	; 0x802702 <g_twi1_gyro_2_asax>
		g_twi1_gyro_2_asay = twi1_m_data[1];
    497e:	11 96       	adiw	r26, 0x01	; 1
    4980:	8c 91       	ld	r24, X
    4982:	11 97       	sbiw	r26, 0x01	; 1
    4984:	80 93 01 27 	sts	0x2701, r24	; 0x802701 <g_twi1_gyro_2_asay>
		g_twi1_gyro_2_asaz = twi1_m_data[2];
    4988:	12 96       	adiw	r26, 0x02	; 2
    498a:	8c 91       	ld	r24, X
    498c:	12 97       	sbiw	r26, 0x02	; 2
    498e:	80 93 00 27 	sts	0x2700, r24	; 0x802700 <g_twi1_gyro_2_asaz>

		/* Magnetometer: mode change via power-down mode */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4992:	ec e2       	ldi	r30, 0x2C	; 44
    4994:	f0 e2       	ldi	r31, 0x20	; 32
    4996:	8c e0       	ldi	r24, 0x0C	; 12
    4998:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL1;
    499a:	8a e0       	ldi	r24, 0x0A	; 10
    499c:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    499e:	81 e0       	ldi	r24, 0x01	; 1
    49a0:	90 e0       	ldi	r25, 0x00	; 0
    49a2:	84 83       	std	Z+4, r24	; 0x04
    49a4:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL1__MODE_16B_POWER_DOWN;
    49a6:	20 e1       	ldi	r18, 0x10	; 16
    49a8:	2c 93       	st	X, r18
		twi1_packet.length = 1;
    49aa:	80 87       	std	Z+8, r24	; 0x08
    49ac:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    49ae:	40 e0       	ldi	r20, 0x00	; 0
    49b0:	bf 01       	movw	r22, r30
    49b2:	80 ea       	ldi	r24, 0xA0	; 160
    49b4:	94 e0       	ldi	r25, 0x04	; 4
    49b6:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    49ba:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    49bc:	81 11       	cpse	r24, r1
    49be:	47 c1       	rjmp	.+654    	; 0x4c4e <twi_start+0x776>
			break;
		}
		yield_ms(10);
    49c0:	8a e0       	ldi	r24, 0x0A	; 10
    49c2:	90 e0       	ldi	r25, 0x00	; 0
    49c4:	0e 94 19 57 	call	0xae32	; 0xae32 <yield_ms>

		/* Magnetometer: mode change for 16bit and run all axis at 8 Hz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    49c8:	ec e2       	ldi	r30, 0x2C	; 44
    49ca:	f0 e2       	ldi	r31, 0x20	; 32
    49cc:	8c e0       	ldi	r24, 0x0C	; 12
    49ce:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL1;
    49d0:	8a e0       	ldi	r24, 0x0A	; 10
    49d2:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    49d4:	81 e0       	ldi	r24, 0x01	; 1
    49d6:	90 e0       	ldi	r25, 0x00	; 0
    49d8:	84 83       	std	Z+4, r24	; 0x04
    49da:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL1__MODE_16B_RUN_8HZ_VAL;
    49dc:	22 e1       	ldi	r18, 0x12	; 18
    49de:	20 93 ff 24 	sts	0x24FF, r18	; 0x8024ff <twi1_m_data>
		twi1_packet.length = 1;
    49e2:	80 87       	std	Z+8, r24	; 0x08
    49e4:	91 87       	std	Z+9, r25	; 0x09
    49e6:	40 e0       	ldi	r20, 0x00	; 0
    49e8:	bf 01       	movw	r22, r30
    49ea:	80 ea       	ldi	r24, 0xA0	; 160
    49ec:	94 e0       	ldi	r25, 0x04	; 4
    49ee:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    49f2:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    49f4:	81 11       	cpse	r24, r1
    49f6:	2b c1       	rjmp	.+598    	; 0x4c4e <twi_start+0x776>
			break;
		}

		/* MPU-9250 6 axis: set gyro offset values */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    49f8:	ac e2       	ldi	r26, 0x2C	; 44
    49fa:	b0 e2       	ldi	r27, 0x20	; 32
    49fc:	88 e6       	ldi	r24, 0x68	; 104
    49fe:	8c 93       	st	X, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_GYRO_XG_OFFSET_H;
    4a00:	83 e1       	ldi	r24, 0x13	; 19
    4a02:	11 96       	adiw	r26, 0x01	; 1
    4a04:	8c 93       	st	X, r24
    4a06:	11 97       	sbiw	r26, 0x01	; 1
		twi1_packet.addr_length = 1;
    4a08:	81 e0       	ldi	r24, 0x01	; 1
    4a0a:	90 e0       	ldi	r25, 0x00	; 0
    4a0c:	14 96       	adiw	r26, 0x04	; 4
    4a0e:	8d 93       	st	X+, r24
    4a10:	9c 93       	st	X, r25
    4a12:	15 97       	sbiw	r26, 0x05	; 5
		twi1_m_data[0] = (uint8_t) (g_twi1_gyro_1_gyro_ofsx >> 8);
    4a14:	80 91 50 20 	lds	r24, 0x2050	; 0x802050 <g_twi1_gyro_1_gyro_ofsx>
    4a18:	90 91 51 20 	lds	r25, 0x2051	; 0x802051 <g_twi1_gyro_1_gyro_ofsx+0x1>
    4a1c:	ef ef       	ldi	r30, 0xFF	; 255
    4a1e:	f4 e2       	ldi	r31, 0x24	; 36
    4a20:	90 83       	st	Z, r25
		twi1_m_data[1] = (uint8_t) (g_twi1_gyro_1_gyro_ofsx & 0xFF);
    4a22:	81 83       	std	Z+1, r24	; 0x01
		twi1_m_data[2] = (uint8_t) (g_twi1_gyro_1_gyro_ofsy >> 8);
    4a24:	80 91 4e 20 	lds	r24, 0x204E	; 0x80204e <g_twi1_gyro_1_gyro_ofsy>
    4a28:	90 91 4f 20 	lds	r25, 0x204F	; 0x80204f <g_twi1_gyro_1_gyro_ofsy+0x1>
    4a2c:	92 83       	std	Z+2, r25	; 0x02
		twi1_m_data[3] = (uint8_t) (g_twi1_gyro_1_gyro_ofsy & 0xFF);
    4a2e:	83 83       	std	Z+3, r24	; 0x03
		twi1_m_data[4] = (uint8_t) (g_twi1_gyro_1_gyro_ofsz >> 8);
    4a30:	80 91 4c 20 	lds	r24, 0x204C	; 0x80204c <g_twi1_gyro_1_gyro_ofsz>
    4a34:	90 91 4d 20 	lds	r25, 0x204D	; 0x80204d <g_twi1_gyro_1_gyro_ofsz+0x1>
    4a38:	94 83       	std	Z+4, r25	; 0x04
		twi1_m_data[5] = (uint8_t) (g_twi1_gyro_1_gyro_ofsz & 0xFF);
    4a3a:	85 83       	std	Z+5, r24	; 0x05
		twi1_packet.length = 6;
    4a3c:	86 e0       	ldi	r24, 0x06	; 6
    4a3e:	90 e0       	ldi	r25, 0x00	; 0
    4a40:	18 96       	adiw	r26, 0x08	; 8
    4a42:	8d 93       	st	X+, r24
    4a44:	9c 93       	st	X, r25
    4a46:	19 97       	sbiw	r26, 0x09	; 9
    4a48:	40 e0       	ldi	r20, 0x00	; 0
    4a4a:	bd 01       	movw	r22, r26
    4a4c:	80 ea       	ldi	r24, 0xA0	; 160
    4a4e:	94 e0       	ldi	r25, 0x04	; 4
    4a50:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    4a54:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4a56:	81 11       	cpse	r24, r1
    4a58:	fa c0       	rjmp	.+500    	; 0x4c4e <twi_start+0x776>
			break;
		}

		/* MPU-9250 6 axis: set accel offset values */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4a5a:	ec e2       	ldi	r30, 0x2C	; 44
    4a5c:	f0 e2       	ldi	r31, 0x20	; 32
    4a5e:	88 e6       	ldi	r24, 0x68	; 104
    4a60:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_XA_OFFSET_H;
    4a62:	87 e7       	ldi	r24, 0x77	; 119
    4a64:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4a66:	81 e0       	ldi	r24, 0x01	; 1
    4a68:	90 e0       	ldi	r25, 0x00	; 0
    4a6a:	84 83       	std	Z+4, r24	; 0x04
    4a6c:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = (uint8_t) ((g_twi1_gyro_1_accel_ofsx & 0x7F80) >> 7);
    4a6e:	80 91 5c 20 	lds	r24, 0x205C	; 0x80205c <g_twi1_gyro_1_accel_ofsx>
    4a72:	90 91 5d 20 	lds	r25, 0x205D	; 0x80205d <g_twi1_gyro_1_accel_ofsx+0x1>
    4a76:	af ef       	ldi	r26, 0xFF	; 255
    4a78:	b4 e2       	ldi	r27, 0x24	; 36
    4a7a:	9c 01       	movw	r18, r24
    4a7c:	22 0f       	add	r18, r18
    4a7e:	23 2f       	mov	r18, r19
    4a80:	22 1f       	adc	r18, r18
    4a82:	33 0b       	sbc	r19, r19
    4a84:	31 95       	neg	r19
    4a86:	2c 93       	st	X, r18
		twi1_m_data[1] = (uint8_t) ((g_twi1_gyro_1_accel_ofsx &   0x7F) << 1);
    4a88:	88 0f       	add	r24, r24
    4a8a:	11 96       	adiw	r26, 0x01	; 1
    4a8c:	8c 93       	st	X, r24
		twi1_packet.length = 2;
    4a8e:	82 e0       	ldi	r24, 0x02	; 2
    4a90:	90 e0       	ldi	r25, 0x00	; 0
    4a92:	80 87       	std	Z+8, r24	; 0x08
    4a94:	91 87       	std	Z+9, r25	; 0x09
    4a96:	40 e0       	ldi	r20, 0x00	; 0
    4a98:	bf 01       	movw	r22, r30
    4a9a:	80 ea       	ldi	r24, 0xA0	; 160
    4a9c:	94 e0       	ldi	r25, 0x04	; 4
    4a9e:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    4aa2:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4aa4:	81 11       	cpse	r24, r1
    4aa6:	d3 c0       	rjmp	.+422    	; 0x4c4e <twi_start+0x776>
			break;
		}

		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_YA_OFFSET_H;
    4aa8:	8a e7       	ldi	r24, 0x7A	; 122
    4aaa:	80 93 2d 20 	sts	0x202D, r24	; 0x80202d <twi1_packet+0x1>
		twi1_m_data[0] = (uint8_t) ((g_twi1_gyro_1_accel_ofsy & 0x7F80) >> 7);
    4aae:	80 91 5a 20 	lds	r24, 0x205A	; 0x80205a <g_twi1_gyro_1_accel_ofsy>
    4ab2:	90 91 5b 20 	lds	r25, 0x205B	; 0x80205b <g_twi1_gyro_1_accel_ofsy+0x1>
    4ab6:	ef ef       	ldi	r30, 0xFF	; 255
    4ab8:	f4 e2       	ldi	r31, 0x24	; 36
    4aba:	9c 01       	movw	r18, r24
    4abc:	22 0f       	add	r18, r18
    4abe:	23 2f       	mov	r18, r19
    4ac0:	22 1f       	adc	r18, r18
    4ac2:	33 0b       	sbc	r19, r19
    4ac4:	31 95       	neg	r19
    4ac6:	20 83       	st	Z, r18
		twi1_m_data[1] = (uint8_t) ((g_twi1_gyro_1_accel_ofsy &   0x7F) << 1);
    4ac8:	88 0f       	add	r24, r24
    4aca:	81 83       	std	Z+1, r24	; 0x01
    4acc:	40 e0       	ldi	r20, 0x00	; 0
    4ace:	6c e2       	ldi	r22, 0x2C	; 44
    4ad0:	70 e2       	ldi	r23, 0x20	; 32
    4ad2:	80 ea       	ldi	r24, 0xA0	; 160
    4ad4:	94 e0       	ldi	r25, 0x04	; 4
    4ad6:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    4ada:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4adc:	81 11       	cpse	r24, r1
    4ade:	b7 c0       	rjmp	.+366    	; 0x4c4e <twi_start+0x776>
			break;
		}

		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_ZA_OFFSET_H;
    4ae0:	8d e7       	ldi	r24, 0x7D	; 125
    4ae2:	80 93 2d 20 	sts	0x202D, r24	; 0x80202d <twi1_packet+0x1>
		twi1_m_data[0] = (uint8_t) ((g_twi1_gyro_1_accel_ofsz & 0x7F80) >> 7);
    4ae6:	80 91 58 20 	lds	r24, 0x2058	; 0x802058 <g_twi1_gyro_1_accel_ofsz>
    4aea:	90 91 59 20 	lds	r25, 0x2059	; 0x802059 <g_twi1_gyro_1_accel_ofsz+0x1>
    4aee:	ef ef       	ldi	r30, 0xFF	; 255
    4af0:	f4 e2       	ldi	r31, 0x24	; 36
    4af2:	9c 01       	movw	r18, r24
    4af4:	22 0f       	add	r18, r18
    4af6:	23 2f       	mov	r18, r19
    4af8:	22 1f       	adc	r18, r18
    4afa:	33 0b       	sbc	r19, r19
    4afc:	31 95       	neg	r19
    4afe:	20 83       	st	Z, r18
		twi1_m_data[1] = (uint8_t) ((g_twi1_gyro_1_accel_ofsz &   0x7F) << 1);
    4b00:	88 0f       	add	r24, r24
    4b02:	81 83       	std	Z+1, r24	; 0x01
    4b04:	40 e0       	ldi	r20, 0x00	; 0
    4b06:	6c e2       	ldi	r22, 0x2C	; 44
    4b08:	70 e2       	ldi	r23, 0x20	; 32
    4b0a:	80 ea       	ldi	r24, 0xA0	; 160
    4b0c:	94 e0       	ldi	r25, 0x04	; 4
    4b0e:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    4b12:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4b14:	81 11       	cpse	r24, r1
    4b16:	9b c0       	rjmp	.+310    	; 0x4c4e <twi_start+0x776>
			break;
		}

		/* MPU-9250 6 axis: FIFO frequency = 10 Hz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4b18:	ec e2       	ldi	r30, 0x2C	; 44
    4b1a:	f0 e2       	ldi	r31, 0x20	; 32
    4b1c:	88 e6       	ldi	r24, 0x68	; 104
    4b1e:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_SMPLRT_DIV;
    4b20:	89 e1       	ldi	r24, 0x19	; 25
    4b22:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4b24:	81 e0       	ldi	r24, 0x01	; 1
    4b26:	90 e0       	ldi	r25, 0x00	; 0
    4b28:	84 83       	std	Z+4, r24	; 0x04
    4b2a:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = 99;
    4b2c:	23 e6       	ldi	r18, 0x63	; 99
    4b2e:	20 93 ff 24 	sts	0x24FF, r18	; 0x8024ff <twi1_m_data>
		twi1_packet.length = 1;
    4b32:	80 87       	std	Z+8, r24	; 0x08
    4b34:	91 87       	std	Z+9, r25	; 0x09
    4b36:	40 e0       	ldi	r20, 0x00	; 0
    4b38:	bf 01       	movw	r22, r30
    4b3a:	80 ea       	ldi	r24, 0xA0	; 160
    4b3c:	94 e0       	ldi	r25, 0x04	; 4
    4b3e:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    4b42:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4b44:	81 11       	cpse	r24, r1
    4b46:	83 c0       	rjmp	.+262    	; 0x4c4e <twi_start+0x776>
			break;
		}

		/* MPU-9250 6 axis: Bandwidth = 5 Hz, Fs = 1 kHz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4b48:	ec e2       	ldi	r30, 0x2C	; 44
    4b4a:	f0 e2       	ldi	r31, 0x20	; 32
    4b4c:	88 e6       	ldi	r24, 0x68	; 104
    4b4e:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_CONFIG;
    4b50:	8a e1       	ldi	r24, 0x1A	; 26
    4b52:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4b54:	81 e0       	ldi	r24, 0x01	; 1
    4b56:	90 e0       	ldi	r25, 0x00	; 0
    4b58:	84 83       	std	Z+4, r24	; 0x04
    4b5a:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = 6;
    4b5c:	26 e0       	ldi	r18, 0x06	; 6
    4b5e:	20 93 ff 24 	sts	0x24FF, r18	; 0x8024ff <twi1_m_data>
		twi1_packet.length = 1;
    4b62:	80 87       	std	Z+8, r24	; 0x08
    4b64:	91 87       	std	Z+9, r25	; 0x09
    4b66:	40 e0       	ldi	r20, 0x00	; 0
    4b68:	bf 01       	movw	r22, r30
    4b6a:	80 ea       	ldi	r24, 0xA0	; 160
    4b6c:	94 e0       	ldi	r25, 0x04	; 4
    4b6e:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    4b72:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4b74:	81 11       	cpse	r24, r1
    4b76:	6b c0       	rjmp	.+214    	; 0x4c4e <twi_start+0x776>
			break;
		}

		/* MPU-9250 6 axis: Bandwidth = 5 Hz, Fs = 1 kHz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4b78:	ec e2       	ldi	r30, 0x2C	; 44
    4b7a:	f0 e2       	ldi	r31, 0x20	; 32
    4b7c:	88 e6       	ldi	r24, 0x68	; 104
    4b7e:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_ACCEL_CONFIG2;
    4b80:	8d e1       	ldi	r24, 0x1D	; 29
    4b82:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4b84:	81 e0       	ldi	r24, 0x01	; 1
    4b86:	90 e0       	ldi	r25, 0x00	; 0
    4b88:	84 83       	std	Z+4, r24	; 0x04
    4b8a:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = 6;
    4b8c:	26 e0       	ldi	r18, 0x06	; 6
    4b8e:	20 93 ff 24 	sts	0x24FF, r18	; 0x8024ff <twi1_m_data>
		twi1_packet.length = 1;
    4b92:	80 87       	std	Z+8, r24	; 0x08
    4b94:	91 87       	std	Z+9, r25	; 0x09
    4b96:	40 e0       	ldi	r20, 0x00	; 0
    4b98:	bf 01       	movw	r22, r30
    4b9a:	80 ea       	ldi	r24, 0xA0	; 160
    4b9c:	94 e0       	ldi	r25, 0x04	; 4
    4b9e:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    4ba2:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4ba4:	81 11       	cpse	r24, r1
    4ba6:	53 c0       	rjmp	.+166    	; 0x4c4e <twi_start+0x776>
			break;
		}

		/* MPU-9250 6 axis: Wake On Motion interrupt = 0.1 g (1 LSB = 4 mg) */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4ba8:	ec e2       	ldi	r30, 0x2C	; 44
    4baa:	f0 e2       	ldi	r31, 0x20	; 32
    4bac:	88 e6       	ldi	r24, 0x68	; 104
    4bae:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_WOM_THR;
    4bb0:	8f e1       	ldi	r24, 0x1F	; 31
    4bb2:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4bb4:	81 e0       	ldi	r24, 0x01	; 1
    4bb6:	90 e0       	ldi	r25, 0x00	; 0
    4bb8:	84 83       	std	Z+4, r24	; 0x04
    4bba:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = 25;
    4bbc:	29 e1       	ldi	r18, 0x19	; 25
    4bbe:	20 93 ff 24 	sts	0x24FF, r18	; 0x8024ff <twi1_m_data>
		twi1_packet.length = 1;
    4bc2:	80 87       	std	Z+8, r24	; 0x08
    4bc4:	91 87       	std	Z+9, r25	; 0x09
    4bc6:	40 e0       	ldi	r20, 0x00	; 0
    4bc8:	bf 01       	movw	r22, r30
    4bca:	80 ea       	ldi	r24, 0xA0	; 160
    4bcc:	94 e0       	ldi	r25, 0x04	; 4
    4bce:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    4bd2:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4bd4:	81 11       	cpse	r24, r1
    4bd6:	3b c0       	rjmp	.+118    	; 0x4c4e <twi_start+0x776>
			break;
		}

		/* MPU-9250 6 axis: RESET all internal data paths */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4bd8:	ec e2       	ldi	r30, 0x2C	; 44
    4bda:	f0 e2       	ldi	r31, 0x20	; 32
    4bdc:	88 e6       	ldi	r24, 0x68	; 104
    4bde:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_USER_CTRL;
    4be0:	8a e6       	ldi	r24, 0x6A	; 106
    4be2:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4be4:	81 e0       	ldi	r24, 0x01	; 1
    4be6:	90 e0       	ldi	r25, 0x00	; 0
    4be8:	84 83       	std	Z+4, r24	; 0x04
    4bea:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_1_USER_CTRL__SIG_COND_RST;  // | TWI1_SLAVE_GYRO_DTA_1_USER_CTRL__FIFO_EN;
    4bec:	21 e0       	ldi	r18, 0x01	; 1
    4bee:	20 93 ff 24 	sts	0x24FF, r18	; 0x8024ff <twi1_m_data>
		twi1_packet.length = 1;
    4bf2:	80 87       	std	Z+8, r24	; 0x08
    4bf4:	91 87       	std	Z+9, r25	; 0x09
    4bf6:	40 e0       	ldi	r20, 0x00	; 0
    4bf8:	bf 01       	movw	r22, r30
    4bfa:	80 ea       	ldi	r24, 0xA0	; 160
    4bfc:	94 e0       	ldi	r25, 0x04	; 4
    4bfe:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    4c02:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4c04:	81 11       	cpse	r24, r1
    4c06:	23 c0       	rjmp	.+70     	; 0x4c4e <twi_start+0x776>
			break;
		}
		yield_ms(10);
    4c08:	8a e0       	ldi	r24, 0x0A	; 10
    4c0a:	90 e0       	ldi	r25, 0x00	; 0
    4c0c:	0e 94 19 57 	call	0xae32	; 0xae32 <yield_ms>

		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_04);
    4c10:	8c e7       	ldi	r24, 0x7C	; 124
    4c12:	9e e2       	ldi	r25, 0x2E	; 46
    4c14:	9f 93       	push	r25
    4c16:	8f 93       	push	r24
    4c18:	1f 92       	push	r1
    4c1a:	80 e4       	ldi	r24, 0x40	; 64
    4c1c:	8f 93       	push	r24
    4c1e:	89 e0       	ldi	r24, 0x09	; 9
    4c20:	96 e2       	ldi	r25, 0x26	; 38
    4c22:	9f 93       	push	r25
    4c24:	8f 93       	push	r24
    4c26:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4c2a:	81 34       	cpi	r24, 0x41	; 65
    4c2c:	91 05       	cpc	r25, r1
    4c2e:	10 f0       	brcs	.+4      	; 0x4c34 <twi_start+0x75c>
    4c30:	80 e4       	ldi	r24, 0x40	; 64
    4c32:	90 e0       	ldi	r25, 0x00	; 0
    4c34:	40 e0       	ldi	r20, 0x00	; 0
    4c36:	68 2f       	mov	r22, r24
    4c38:	89 e0       	ldi	r24, 0x09	; 9
    4c3a:	96 e2       	ldi	r25, 0x26	; 38
    4c3c:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    4c40:	0f 90       	pop	r0
    4c42:	0f 90       	pop	r0
    4c44:	0f 90       	pop	r0
    4c46:	0f 90       	pop	r0
    4c48:	0f 90       	pop	r0
    4c4a:	0f 90       	pop	r0
    4c4c:	23 c0       	rjmp	.+70     	; 0x4c94 <twi_start+0x7bc>
		return;
	} while(false);

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_05, sc);
    4c4e:	8c 2f       	mov	r24, r28
    4c50:	0c 2e       	mov	r0, r28
    4c52:	00 0c       	add	r0, r0
    4c54:	99 0b       	sbc	r25, r25
    4c56:	9f 93       	push	r25
    4c58:	cf 93       	push	r28
    4c5a:	8b e4       	ldi	r24, 0x4B	; 75
    4c5c:	9e e2       	ldi	r25, 0x2E	; 46
    4c5e:	9f 93       	push	r25
    4c60:	8f 93       	push	r24
    4c62:	1f 92       	push	r1
    4c64:	80 e4       	ldi	r24, 0x40	; 64
    4c66:	8f 93       	push	r24
    4c68:	89 e0       	ldi	r24, 0x09	; 9
    4c6a:	96 e2       	ldi	r25, 0x26	; 38
    4c6c:	9f 93       	push	r25
    4c6e:	8f 93       	push	r24
    4c70:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4c74:	81 34       	cpi	r24, 0x41	; 65
    4c76:	91 05       	cpc	r25, r1
    4c78:	10 f0       	brcs	.+4      	; 0x4c7e <twi_start+0x7a6>
    4c7a:	80 e4       	ldi	r24, 0x40	; 64
    4c7c:	90 e0       	ldi	r25, 0x00	; 0
    4c7e:	40 e0       	ldi	r20, 0x00	; 0
    4c80:	68 2f       	mov	r22, r24
    4c82:	89 e0       	ldi	r24, 0x09	; 9
    4c84:	96 e2       	ldi	r25, 0x26	; 38
    4c86:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    4c8a:	ed b7       	in	r30, 0x3d	; 61
    4c8c:	fe b7       	in	r31, 0x3e	; 62
    4c8e:	38 96       	adiw	r30, 0x08	; 8
    4c90:	ed bf       	out	0x3d, r30	; 61
    4c92:	fe bf       	out	0x3e, r31	; 62

static void init_twi1_baro(void)
{
	status_code_t sc;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_01, TWI1_SLAVE_BARO_ADDR);
    4c94:	1f 92       	push	r1
    4c96:	86 e7       	ldi	r24, 0x76	; 118
    4c98:	8f 93       	push	r24
    4c9a:	8f e0       	ldi	r24, 0x0F	; 15
    4c9c:	9e e2       	ldi	r25, 0x2E	; 46
    4c9e:	9f 93       	push	r25
    4ca0:	8f 93       	push	r24
    4ca2:	1f 92       	push	r1
    4ca4:	80 e4       	ldi	r24, 0x40	; 64
    4ca6:	8f 93       	push	r24
    4ca8:	89 e0       	ldi	r24, 0x09	; 9
    4caa:	96 e2       	ldi	r25, 0x26	; 38
    4cac:	9f 93       	push	r25
    4cae:	8f 93       	push	r24
    4cb0:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4cb4:	81 34       	cpi	r24, 0x41	; 65
    4cb6:	91 05       	cpc	r25, r1
    4cb8:	10 f0       	brcs	.+4      	; 0x4cbe <twi_start+0x7e6>
    4cba:	80 e4       	ldi	r24, 0x40	; 64
    4cbc:	90 e0       	ldi	r25, 0x00	; 0
    4cbe:	40 e0       	ldi	r20, 0x00	; 0
    4cc0:	68 2f       	mov	r22, r24
    4cc2:	89 e0       	ldi	r24, 0x09	; 9
    4cc4:	96 e2       	ldi	r25, 0x26	; 38
    4cc6:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>

	do {
		twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    4cca:	ec e2       	ldi	r30, 0x2C	; 44
    4ccc:	f0 e2       	ldi	r31, 0x20	; 32
    4cce:	86 e7       	ldi	r24, 0x76	; 118
    4cd0:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_RESET;
    4cd2:	8e e1       	ldi	r24, 0x1E	; 30
    4cd4:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4cd6:	81 e0       	ldi	r24, 0x01	; 1
    4cd8:	90 e0       	ldi	r25, 0x00	; 0
    4cda:	84 83       	std	Z+4, r24	; 0x04
    4cdc:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 0;
    4cde:	10 86       	std	Z+8, r1	; 0x08
    4ce0:	11 86       	std	Z+9, r1	; 0x09
    4ce2:	40 e0       	ldi	r20, 0x00	; 0
    4ce4:	bf 01       	movw	r22, r30
    4ce6:	80 ea       	ldi	r24, 0xA0	; 160
    4ce8:	94 e0       	ldi	r25, 0x04	; 4
    4cea:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    4cee:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4cf0:	8d b7       	in	r24, 0x3d	; 61
    4cf2:	9e b7       	in	r25, 0x3e	; 62
    4cf4:	08 96       	adiw	r24, 0x08	; 8
    4cf6:	8d bf       	out	0x3d, r24	; 61
    4cf8:	9e bf       	out	0x3e, r25	; 62
    4cfa:	c1 11       	cpse	r28, r1
    4cfc:	f5 c0       	rjmp	.+490    	; 0x4ee8 <twi_start+0xa10>
			break;
		}
		yield_ms(3);
    4cfe:	83 e0       	ldi	r24, 0x03	; 3
    4d00:	90 e0       	ldi	r25, 0x00	; 0
    4d02:	0e 94 19 57 	call	0xae32	; 0xae32 <yield_ms>

		twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    4d06:	ec e2       	ldi	r30, 0x2C	; 44
    4d08:	f0 e2       	ldi	r31, 0x20	; 32
    4d0a:	86 e7       	ldi	r24, 0x76	; 118
    4d0c:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_VERSION;
    4d0e:	8e ea       	ldi	r24, 0xAE	; 174
    4d10:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4d12:	81 e0       	ldi	r24, 0x01	; 1
    4d14:	90 e0       	ldi	r25, 0x00	; 0
    4d16:	84 83       	std	Z+4, r24	; 0x04
    4d18:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 2;
    4d1a:	82 e0       	ldi	r24, 0x02	; 2
    4d1c:	90 e0       	ldi	r25, 0x00	; 0
    4d1e:	80 87       	std	Z+8, r24	; 0x08
    4d20:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    4d22:	41 e0       	ldi	r20, 0x01	; 1
    4d24:	bf 01       	movw	r22, r30
    4d26:	80 ea       	ldi	r24, 0xA0	; 160
    4d28:	94 e0       	ldi	r25, 0x04	; 4
    4d2a:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
    4d2e:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4d30:	88 23       	and	r24, r24
    4d32:	21 f1       	breq	.+72     	; 0x4d7c <twi_start+0x8a4>
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_02, sc);
    4d34:	8c 2f       	mov	r24, r28
    4d36:	0c 2e       	mov	r0, r28
    4d38:	00 0c       	add	r0, r0
    4d3a:	99 0b       	sbc	r25, r25
    4d3c:	9f 93       	push	r25
    4d3e:	cf 93       	push	r28
    4d40:	8a ed       	ldi	r24, 0xDA	; 218
    4d42:	9d e2       	ldi	r25, 0x2D	; 45
    4d44:	9f 93       	push	r25
    4d46:	8f 93       	push	r24
    4d48:	1f 92       	push	r1
    4d4a:	80 e4       	ldi	r24, 0x40	; 64
    4d4c:	8f 93       	push	r24
    4d4e:	89 e0       	ldi	r24, 0x09	; 9
    4d50:	96 e2       	ldi	r25, 0x26	; 38
    4d52:	9f 93       	push	r25
    4d54:	8f 93       	push	r24
    4d56:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4d5a:	81 34       	cpi	r24, 0x41	; 65
    4d5c:	91 05       	cpc	r25, r1
    4d5e:	10 f0       	brcs	.+4      	; 0x4d64 <twi_start+0x88c>
    4d60:	80 e4       	ldi	r24, 0x40	; 64
    4d62:	90 e0       	ldi	r25, 0x00	; 0
    4d64:	40 e0       	ldi	r20, 0x00	; 0
    4d66:	68 2f       	mov	r22, r24
    4d68:	89 e0       	ldi	r24, 0x09	; 9
    4d6a:	96 e2       	ldi	r25, 0x26	; 38
    4d6c:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    4d70:	ed b7       	in	r30, 0x3d	; 61
    4d72:	fe b7       	in	r31, 0x3e	; 62
    4d74:	38 96       	adiw	r30, 0x08	; 8
    4d76:	ed bf       	out	0x3d, r30	; 61
    4d78:	fe bf       	out	0x3e, r31	; 62
    4d7a:	b6 c0       	rjmp	.+364    	; 0x4ee8 <twi_start+0xa10>
			break;
		}
		g_twi1_baro_version = (((uint16_t)twi1_m_data[0] << 8) | (uint16_t)twi1_m_data[1]) >> 4;
    4d7c:	ef ef       	ldi	r30, 0xFF	; 255
    4d7e:	f4 e2       	ldi	r31, 0x24	; 36
    4d80:	80 81       	ld	r24, Z
    4d82:	90 e0       	ldi	r25, 0x00	; 0
    4d84:	98 2f       	mov	r25, r24
    4d86:	88 27       	eor	r24, r24
    4d88:	21 81       	ldd	r18, Z+1	; 0x01
    4d8a:	82 2b       	or	r24, r18
    4d8c:	92 95       	swap	r25
    4d8e:	82 95       	swap	r24
    4d90:	8f 70       	andi	r24, 0x0F	; 15
    4d92:	89 27       	eor	r24, r25
    4d94:	9f 70       	andi	r25, 0x0F	; 15
    4d96:	89 27       	eor	r24, r25
    4d98:	80 93 eb 26 	sts	0x26EB, r24	; 0x8026eb <g_twi1_baro_version>
    4d9c:	90 93 ec 26 	sts	0x26EC, r25	; 0x8026ec <g_twi1_baro_version+0x1>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_03, g_twi1_baro_version);
    4da0:	9f 93       	push	r25
    4da2:	8f 93       	push	r24
    4da4:	84 ea       	ldi	r24, 0xA4	; 164
    4da6:	9d e2       	ldi	r25, 0x2D	; 45
    4da8:	9f 93       	push	r25
    4daa:	8f 93       	push	r24
    4dac:	1f 92       	push	r1
    4dae:	80 e4       	ldi	r24, 0x40	; 64
    4db0:	8f 93       	push	r24
    4db2:	89 e0       	ldi	r24, 0x09	; 9
    4db4:	96 e2       	ldi	r25, 0x26	; 38
    4db6:	9f 93       	push	r25
    4db8:	8f 93       	push	r24
    4dba:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4dbe:	81 34       	cpi	r24, 0x41	; 65
    4dc0:	91 05       	cpc	r25, r1
    4dc2:	10 f0       	brcs	.+4      	; 0x4dc8 <twi_start+0x8f0>
    4dc4:	80 e4       	ldi	r24, 0x40	; 64
    4dc6:	90 e0       	ldi	r25, 0x00	; 0
    4dc8:	40 e0       	ldi	r20, 0x00	; 0
    4dca:	68 2f       	mov	r22, r24
    4dcc:	89 e0       	ldi	r24, 0x09	; 9
    4dce:	96 e2       	ldi	r25, 0x26	; 38
    4dd0:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    4dd4:	0f 2e       	mov	r0, r31
    4dd6:	fd ed       	ldi	r31, 0xDD	; 221
    4dd8:	ef 2e       	mov	r14, r31
    4dda:	f6 e2       	ldi	r31, 0x26	; 38
    4ddc:	ff 2e       	mov	r15, r31
    4dde:	f0 2d       	mov	r31, r0
    4de0:	8d b7       	in	r24, 0x3d	; 61
    4de2:	9e b7       	in	r25, 0x3e	; 62
    4de4:	08 96       	adiw	r24, 0x08	; 8
    4de6:	8d bf       	out	0x3d, r24	; 61
    4de8:	9e bf       	out	0x3e, r25	; 62

		for (int adr = 1; adr < C_TWI1_BARO_C_CNT; ++adr) {
    4dea:	88 24       	eor	r8, r8
    4dec:	83 94       	inc	r8
    4dee:	91 2c       	mov	r9, r1
			twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    4df0:	cc e2       	ldi	r28, 0x2C	; 44
    4df2:	d0 e2       	ldi	r29, 0x20	; 32
    4df4:	0f 2e       	mov	r0, r31
    4df6:	f6 e7       	ldi	r31, 0x76	; 118
    4df8:	7f 2e       	mov	r7, r31
    4dfa:	f0 2d       	mov	r31, r0
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_PROM | (adr << 1);
			twi1_packet.addr_length = 1;
    4dfc:	aa 24       	eor	r10, r10
    4dfe:	a3 94       	inc	r10
    4e00:	b1 2c       	mov	r11, r1
			twi1_packet.length = 2;
    4e02:	68 94       	set
    4e04:	cc 24       	eor	r12, r12
    4e06:	c1 f8       	bld	r12, 1
    4e08:	d1 2c       	mov	r13, r1
			if (sc != STATUS_OK) {
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_04, adr, sc);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
				break;
			}
			g_twi1_baro_c[adr] = (twi1_m_data[0] << 8) | twi1_m_data[1];
    4e0a:	0f ef       	ldi	r16, 0xFF	; 255
    4e0c:	14 e2       	ldi	r17, 0x24	; 36
		g_twi1_baro_version = (((uint16_t)twi1_m_data[0] << 8) | (uint16_t)twi1_m_data[1]) >> 4;
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_03, g_twi1_baro_version);
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

		for (int adr = 1; adr < C_TWI1_BARO_C_CNT; ++adr) {
			twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    4e0e:	78 82       	st	Y, r7
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_PROM | (adr << 1);
    4e10:	c4 01       	movw	r24, r8
    4e12:	88 0f       	add	r24, r24
    4e14:	99 1f       	adc	r25, r25
    4e16:	80 6a       	ori	r24, 0xA0	; 160
    4e18:	89 83       	std	Y+1, r24	; 0x01
			twi1_packet.addr_length = 1;
    4e1a:	ac 82       	std	Y+4, r10	; 0x04
    4e1c:	bd 82       	std	Y+5, r11	; 0x05
			twi1_packet.length = 2;
    4e1e:	c8 86       	std	Y+8, r12	; 0x08
    4e20:	d9 86       	std	Y+9, r13	; 0x09
    4e22:	41 e0       	ldi	r20, 0x01	; 1
    4e24:	be 01       	movw	r22, r28
    4e26:	80 ea       	ldi	r24, 0xA0	; 160
    4e28:	94 e0       	ldi	r25, 0x04	; 4
    4e2a:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
			sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
			if (sc != STATUS_OK) {
    4e2e:	88 23       	and	r24, r24
    4e30:	31 f1       	breq	.+76     	; 0x4e7e <twi_start+0x9a6>
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_04, adr, sc);
    4e32:	28 2f       	mov	r18, r24
    4e34:	08 2e       	mov	r0, r24
    4e36:	00 0c       	add	r0, r0
    4e38:	33 0b       	sbc	r19, r19
    4e3a:	3f 93       	push	r19
    4e3c:	8f 93       	push	r24
    4e3e:	9f 92       	push	r9
    4e40:	8f 92       	push	r8
    4e42:	8f e6       	ldi	r24, 0x6F	; 111
    4e44:	9d e2       	ldi	r25, 0x2D	; 45
    4e46:	9f 93       	push	r25
    4e48:	8f 93       	push	r24
    4e4a:	1f 92       	push	r1
    4e4c:	80 e4       	ldi	r24, 0x40	; 64
    4e4e:	8f 93       	push	r24
    4e50:	89 e0       	ldi	r24, 0x09	; 9
    4e52:	96 e2       	ldi	r25, 0x26	; 38
    4e54:	9f 93       	push	r25
    4e56:	8f 93       	push	r24
    4e58:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4e5c:	81 34       	cpi	r24, 0x41	; 65
    4e5e:	91 05       	cpc	r25, r1
    4e60:	10 f0       	brcs	.+4      	; 0x4e66 <twi_start+0x98e>
    4e62:	80 e4       	ldi	r24, 0x40	; 64
    4e64:	90 e0       	ldi	r25, 0x00	; 0
    4e66:	40 e0       	ldi	r20, 0x00	; 0
    4e68:	68 2f       	mov	r22, r24
    4e6a:	89 e0       	ldi	r24, 0x09	; 9
    4e6c:	96 e2       	ldi	r25, 0x26	; 38
    4e6e:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    4e72:	ed b7       	in	r30, 0x3d	; 61
    4e74:	fe b7       	in	r31, 0x3e	; 62
    4e76:	3a 96       	adiw	r30, 0x0a	; 10
    4e78:	ed bf       	out	0x3d, r30	; 61
    4e7a:	fe bf       	out	0x3e, r31	; 62
    4e7c:	13 c0       	rjmp	.+38     	; 0x4ea4 <twi_start+0x9cc>
				break;
			}
			g_twi1_baro_c[adr] = (twi1_m_data[0] << 8) | twi1_m_data[1];
    4e7e:	f8 01       	movw	r30, r16
    4e80:	80 81       	ld	r24, Z
    4e82:	90 e0       	ldi	r25, 0x00	; 0
    4e84:	98 2f       	mov	r25, r24
    4e86:	88 27       	eor	r24, r24
    4e88:	21 81       	ldd	r18, Z+1	; 0x01
    4e8a:	82 2b       	or	r24, r18
    4e8c:	f7 01       	movw	r30, r14
    4e8e:	81 93       	st	Z+, r24
    4e90:	91 93       	st	Z+, r25
    4e92:	7f 01       	movw	r14, r30
		}
		g_twi1_baro_version = (((uint16_t)twi1_m_data[0] << 8) | (uint16_t)twi1_m_data[1]) >> 4;
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_03, g_twi1_baro_version);
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

		for (int adr = 1; adr < C_TWI1_BARO_C_CNT; ++adr) {
    4e94:	ff ef       	ldi	r31, 0xFF	; 255
    4e96:	8f 1a       	sub	r8, r31
    4e98:	9f 0a       	sbc	r9, r31
    4e9a:	88 e0       	ldi	r24, 0x08	; 8
    4e9c:	88 16       	cp	r8, r24
    4e9e:	91 04       	cpc	r9, r1
    4ea0:	09 f0       	breq	.+2      	; 0x4ea4 <twi_start+0x9cc>
    4ea2:	b5 cf       	rjmp	.-150    	; 0x4e0e <twi_start+0x936>
				break;
			}
			g_twi1_baro_c[adr] = (twi1_m_data[0] << 8) | twi1_m_data[1];
		}

		g_twi1_baro_valid = true;
    4ea4:	81 e0       	ldi	r24, 0x01	; 1
    4ea6:	80 93 ed 26 	sts	0x26ED, r24	; 0x8026ed <g_twi1_baro_valid>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_05);
    4eaa:	81 e5       	ldi	r24, 0x51	; 81
    4eac:	9d e2       	ldi	r25, 0x2D	; 45
    4eae:	9f 93       	push	r25
    4eb0:	8f 93       	push	r24
    4eb2:	1f 92       	push	r1
    4eb4:	80 e4       	ldi	r24, 0x40	; 64
    4eb6:	8f 93       	push	r24
    4eb8:	89 e0       	ldi	r24, 0x09	; 9
    4eba:	96 e2       	ldi	r25, 0x26	; 38
    4ebc:	9f 93       	push	r25
    4ebe:	8f 93       	push	r24
    4ec0:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4ec4:	81 34       	cpi	r24, 0x41	; 65
    4ec6:	91 05       	cpc	r25, r1
    4ec8:	10 f0       	brcs	.+4      	; 0x4ece <twi_start+0x9f6>
    4eca:	80 e4       	ldi	r24, 0x40	; 64
    4ecc:	90 e0       	ldi	r25, 0x00	; 0
    4ece:	40 e0       	ldi	r20, 0x00	; 0
    4ed0:	68 2f       	mov	r22, r24
    4ed2:	89 e0       	ldi	r24, 0x09	; 9
    4ed4:	96 e2       	ldi	r25, 0x26	; 38
    4ed6:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    4eda:	0f 90       	pop	r0
    4edc:	0f 90       	pop	r0
    4ede:	0f 90       	pop	r0
    4ee0:	0f 90       	pop	r0
    4ee2:	0f 90       	pop	r0
    4ee4:	0f 90       	pop	r0
    4ee6:	23 c0       	rjmp	.+70     	; 0x4f2e <twi_start+0xa56>
		return;
	} while(false);

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_06, sc);
    4ee8:	8c 2f       	mov	r24, r28
    4eea:	0c 2e       	mov	r0, r28
    4eec:	00 0c       	add	r0, r0
    4eee:	99 0b       	sbc	r25, r25
    4ef0:	9f 93       	push	r25
    4ef2:	cf 93       	push	r28
    4ef4:	80 e2       	ldi	r24, 0x20	; 32
    4ef6:	9d e2       	ldi	r25, 0x2D	; 45
    4ef8:	9f 93       	push	r25
    4efa:	8f 93       	push	r24
    4efc:	1f 92       	push	r1
    4efe:	80 e4       	ldi	r24, 0x40	; 64
    4f00:	8f 93       	push	r24
    4f02:	89 e0       	ldi	r24, 0x09	; 9
    4f04:	96 e2       	ldi	r25, 0x26	; 38
    4f06:	9f 93       	push	r25
    4f08:	8f 93       	push	r24
    4f0a:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4f0e:	81 34       	cpi	r24, 0x41	; 65
    4f10:	91 05       	cpc	r25, r1
    4f12:	10 f0       	brcs	.+4      	; 0x4f18 <twi_start+0xa40>
    4f14:	80 e4       	ldi	r24, 0x40	; 64
    4f16:	90 e0       	ldi	r25, 0x00	; 0
    4f18:	40 e0       	ldi	r20, 0x00	; 0
    4f1a:	68 2f       	mov	r22, r24
    4f1c:	89 e0       	ldi	r24, 0x09	; 9
    4f1e:	96 e2       	ldi	r25, 0x26	; 38
    4f20:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    4f24:	ed b7       	in	r30, 0x3d	; 61
    4f26:	fe b7       	in	r31, 0x3e	; 62
    4f28:	38 96       	adiw	r30, 0x08	; 8
    4f2a:	ed bf       	out	0x3d, r30	; 61
    4f2c:	fe bf       	out	0x3e, r31	; 62
	init_twi1_gyro();

	/* Device Baro MS560702BA03-50 - I2C address: 0x76 */
	init_twi1_baro();

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_01);
    4f2e:	80 e1       	ldi	r24, 0x10	; 16
    4f30:	9d e2       	ldi	r25, 0x2D	; 45
    4f32:	9f 93       	push	r25
    4f34:	8f 93       	push	r24
    4f36:	1f 92       	push	r1
    4f38:	80 e4       	ldi	r24, 0x40	; 64
    4f3a:	8f 93       	push	r24
    4f3c:	89 e0       	ldi	r24, 0x09	; 9
    4f3e:	96 e2       	ldi	r25, 0x26	; 38
    4f40:	9f 93       	push	r25
    4f42:	8f 93       	push	r24
    4f44:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4f48:	81 34       	cpi	r24, 0x41	; 65
    4f4a:	91 05       	cpc	r25, r1
    4f4c:	10 f0       	brcs	.+4      	; 0x4f52 <twi_start+0xa7a>
    4f4e:	80 e4       	ldi	r24, 0x40	; 64
    4f50:	90 e0       	ldi	r25, 0x00	; 0
    4f52:	40 e0       	ldi	r20, 0x00	; 0
    4f54:	68 2f       	mov	r22, r24
    4f56:	89 e0       	ldi	r24, 0x09	; 9
    4f58:	96 e2       	ldi	r25, 0x26	; 38
    4f5a:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
	#endif

	/* Start each TWI channel devices */
	start_twi1_onboard();

	yield_ms(250);											// Give Smart-LCD some time being up and ready
    4f5e:	8a ef       	ldi	r24, 0xFA	; 250
    4f60:	90 e0       	ldi	r25, 0x00	; 0
    4f62:	0e 94 19 57 	call	0xae32	; 0xae32 <yield_ms>

/* TWI2 - LCD Port */
static void start_twi2_lcd(void)
{
	/* Read the version number */
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_GET_VER;
    4f66:	e8 e1       	ldi	r30, 0x18	; 24
    4f68:	f0 e2       	ldi	r31, 0x20	; 32
    4f6a:	81 e0       	ldi	r24, 0x01	; 1
    4f6c:	81 83       	std	Z+1, r24	; 0x01
	twi2_packet.addr_length = 1;
    4f6e:	81 e0       	ldi	r24, 0x01	; 1
    4f70:	90 e0       	ldi	r25, 0x00	; 0
    4f72:	84 83       	std	Z+4, r24	; 0x04
    4f74:	95 83       	std	Z+5, r25	; 0x05
	twi2_packet.length = 1;
    4f76:	80 87       	std	Z+8, r24	; 0x08
    4f78:	91 87       	std	Z+9, r25	; 0x09
    4f7a:	41 e0       	ldi	r20, 0x01	; 1
    4f7c:	bf 01       	movw	r22, r30
    4f7e:	80 e8       	ldi	r24, 0x80	; 128
    4f80:	94 e0       	ldi	r25, 0x04	; 4
    4f82:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
	twi_master_read(&TWI2_MASTER, &twi2_packet);
	g_twi2_lcd_version = twi2_m_data[0];
    4f86:	80 91 f7 24 	lds	r24, 0x24F7	; 0x8024f7 <twi2_m_data>
    4f8a:	80 93 c0 26 	sts	0x26C0, r24	; 0x8026c0 <g_twi2_lcd_version>

	if (g_twi2_lcd_version >= 0x11) {
    4f8e:	0f 90       	pop	r0
    4f90:	0f 90       	pop	r0
    4f92:	0f 90       	pop	r0
    4f94:	0f 90       	pop	r0
    4f96:	0f 90       	pop	r0
    4f98:	0f 90       	pop	r0
    4f9a:	81 31       	cpi	r24, 0x11	; 17
    4f9c:	08 f4       	brcc	.+2      	; 0x4fa0 <twi_start+0xac8>
    4f9e:	58 c0       	rjmp	.+176    	; 0x5050 <twi_start+0xb78>
		/* Select "Smart-LCD draw box" mode
		 * that includes a clear screen     */
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_MODE;
    4fa0:	c8 e1       	ldi	r28, 0x18	; 24
    4fa2:	d0 e2       	ldi	r29, 0x20	; 32
    4fa4:	82 e0       	ldi	r24, 0x02	; 2
    4fa6:	89 83       	std	Y+1, r24	; 0x01
		twi2_m_data[0] = 0x10;
    4fa8:	0f 2e       	mov	r0, r31
    4faa:	f7 ef       	ldi	r31, 0xF7	; 247
    4fac:	ef 2e       	mov	r14, r31
    4fae:	f4 e2       	ldi	r31, 0x24	; 36
    4fb0:	ff 2e       	mov	r15, r31
    4fb2:	f0 2d       	mov	r31, r0
    4fb4:	80 e1       	ldi	r24, 0x10	; 16
    4fb6:	f7 01       	movw	r30, r14
    4fb8:	80 83       	st	Z, r24
		twi2_packet.length = 1;
    4fba:	01 e0       	ldi	r16, 0x01	; 1
    4fbc:	10 e0       	ldi	r17, 0x00	; 0
    4fbe:	08 87       	std	Y+8, r16	; 0x08
    4fc0:	19 87       	std	Y+9, r17	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    4fc2:	40 e0       	ldi	r20, 0x00	; 0
    4fc4:	be 01       	movw	r22, r28
    4fc6:	80 e8       	ldi	r24, 0x80	; 128
    4fc8:	94 e0       	ldi	r25, 0x04	; 4
    4fca:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    4fce:	65 e0       	ldi	r22, 0x05	; 5
    4fd0:	70 e0       	ldi	r23, 0x00	; 0
    4fd2:	80 e0       	ldi	r24, 0x00	; 0
    4fd4:	90 e0       	ldi	r25, 0x00	; 0

		twi2_waitUntilReady();
    4fd6:	0e 94 87 1f 	call	0x3f0e	; 0x3f0e <__portable_avr_delay_cycles>
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_PIXEL_TYPE;
    4fda:	78 d8       	rcall	.-3856   	; 0x40cc <twi2_waitUntilReady>
    4fdc:	84 e1       	ldi	r24, 0x14	; 20
		twi2_m_data[0] = GFX_PIXEL_SET;
    4fde:	89 83       	std	Y+1, r24	; 0x01
    4fe0:	81 e0       	ldi	r24, 0x01	; 1
    4fe2:	f7 01       	movw	r30, r14
		twi2_packet.length = 1;
    4fe4:	80 83       	st	Z, r24
    4fe6:	08 87       	std	Y+8, r16	; 0x08
    4fe8:	19 87       	std	Y+9, r17	; 0x09
    4fea:	40 e0       	ldi	r20, 0x00	; 0
    4fec:	be 01       	movw	r22, r28
    4fee:	80 e8       	ldi	r24, 0x80	; 128
    4ff0:	94 e0       	ldi	r25, 0x04	; 4
    4ff2:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    4ff6:	65 e0       	ldi	r22, 0x05	; 5
    4ff8:	70 e0       	ldi	r23, 0x00	; 0
    4ffa:	80 e0       	ldi	r24, 0x00	; 0
    4ffc:	90 e0       	ldi	r25, 0x00	; 0

		/* Show red LED */
		twi2_set_leds(0x01);
    4ffe:	0e 94 87 1f 	call	0x3f0e	; 0x3f0e <__portable_avr_delay_cycles>

		/* Set optimum contrast voltage */
		twi2_set_bias(g_bias_pm);
    5002:	81 e0       	ldi	r24, 0x01	; 1
    5004:	ea d9       	rcall	.-3116   	; 0x43da <twi2_set_leds>
    5006:	80 91 62 20 	lds	r24, 0x2062	; 0x802062 <g_bias_pm>

		/* Do the first beep for a sequence */
		twi2_set_beep(44, 25);  // 440 Hz, 250 ms
    500a:	22 da       	rcall	.-3004   	; 0x4450 <twi2_set_bias>
    500c:	69 e1       	ldi	r22, 0x19	; 25
    500e:	8c e2       	ldi	r24, 0x2C	; 44
		yield_ms(10);
    5010:	39 da       	rcall	.-2958   	; 0x4484 <twi2_set_beep>
    5012:	8a e0       	ldi	r24, 0x0A	; 10
    5014:	90 e0       	ldi	r25, 0x00	; 0
    5016:	0e 94 19 57 	call	0xae32	; 0xae32 <yield_ms>

		/* Ramp down backlight */
		for (int lum = 128; lum >= 2; lum -= 2) {
			twi2_set_ledbl(0, lum);
    501a:	c0 e8       	ldi	r28, 0x80	; 128
    501c:	6c 2f       	mov	r22, r28
    501e:	80 e0       	ldi	r24, 0x00	; 0
			yield_ms(1);
    5020:	f7 d9       	rcall	.-3090   	; 0x4410 <twi2_set_ledbl>
    5022:	81 e0       	ldi	r24, 0x01	; 1
    5024:	90 e0       	ldi	r25, 0x00	; 0
    5026:	0e 94 19 57 	call	0xae32	; 0xae32 <yield_ms>
		}

		/* Do the second beep for a sequence */
		twi2_set_beep(88, 25);  // 880 Hz, 250 ms
    502a:	c2 50       	subi	r28, 0x02	; 2
    502c:	b9 f7       	brne	.-18     	; 0x501c <twi_start+0xb44>
    502e:	69 e1       	ldi	r22, 0x19	; 25
		yield_ms(10);
    5030:	88 e5       	ldi	r24, 0x58	; 88
    5032:	28 da       	rcall	.-2992   	; 0x4484 <twi2_set_beep>
    5034:	8a e0       	ldi	r24, 0x0A	; 10
    5036:	90 e0       	ldi	r25, 0x00	; 0

		/* Ramp up backlight */
		for (int lum = 0; lum <= 128; lum += 2) {
			twi2_set_ledbl(0, lum);
    5038:	0e 94 19 57 	call	0xae32	; 0xae32 <yield_ms>
    503c:	6c 2f       	mov	r22, r28
    503e:	80 e0       	ldi	r24, 0x00	; 0
			yield_ms(1);
    5040:	e7 d9       	rcall	.-3122   	; 0x4410 <twi2_set_ledbl>
    5042:	81 e0       	ldi	r24, 0x01	; 1
    5044:	90 e0       	ldi	r25, 0x00	; 0
    5046:	0e 94 19 57 	call	0xae32	; 0xae32 <yield_ms>
		/* Do the second beep for a sequence */
		twi2_set_beep(88, 25);  // 880 Hz, 250 ms
		yield_ms(10);

		/* Ramp up backlight */
		for (int lum = 0; lum <= 128; lum += 2) {
    504a:	ce 5f       	subi	r28, 0xFE	; 254
    504c:	c2 38       	cpi	r28, 0x82	; 130
	/* Start each TWI channel devices */
	start_twi1_onboard();

	yield_ms(250);											// Give Smart-LCD some time being up and ready
	start_twi2_lcd();
}
    504e:	b1 f7       	brne	.-20     	; 0x503c <twi_start+0xb64>
    5050:	df 91       	pop	r29
    5052:	cf 91       	pop	r28
    5054:	1f 91       	pop	r17
    5056:	0f 91       	pop	r16
    5058:	ff 90       	pop	r15
    505a:	ef 90       	pop	r14
    505c:	df 90       	pop	r13
    505e:	cf 90       	pop	r12
    5060:	bf 90       	pop	r11
    5062:	af 90       	pop	r10
    5064:	9f 90       	pop	r9
    5066:	8f 90       	pop	r8
    5068:	7f 90       	pop	r7
    506a:	08 95       	ret

0000506c <isr_10ms_twi1_onboard>:
	}
}

/* 10ms TWI1 - Gyro device */
void isr_10ms_twi1_onboard(uint32_t now)
{	/* Service time slot */
    506c:	08 95       	ret

0000506e <isr_500ms_twi1_onboard>:
}

/* 500ms TWI1 - Baro, Hygro devices */
void isr_500ms_twi1_onboard(uint32_t now)
{	/* Service time slot */
    506e:	cf 92       	push	r12
    5070:	df 92       	push	r13
    5072:	ef 92       	push	r14
    5074:	ff 92       	push	r15
    5076:	6b 01       	movw	r12, r22
    5078:	7c 01       	movw	r14, r24
	if (g_twi1_hygro_valid) {
    507a:	80 91 ca 26 	lds	r24, 0x26CA	; 0x8026ca <g_twi1_hygro_valid>
    507e:	88 23       	and	r24, r24
    5080:	69 f1       	breq	.+90     	; 0x50dc <isr_500ms_twi1_onboard+0x6e>
	if (!sync) {
		return;
	}

	/* Read cyclic measurement data */
	twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    5082:	ec e2       	ldi	r30, 0x2C	; 44
    5084:	f0 e2       	ldi	r31, 0x20	; 32
    5086:	84 e4       	ldi	r24, 0x44	; 68
    5088:	80 83       	st	Z, r24
	twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_FETCH_DATA_HI;
    508a:	80 ee       	ldi	r24, 0xE0	; 224
    508c:	81 83       	std	Z+1, r24	; 0x01
	twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_FETCH_DATA_LO;
    508e:	12 82       	std	Z+2, r1	; 0x02
	twi1_packet.addr_length = 2;
    5090:	82 e0       	ldi	r24, 0x02	; 2
    5092:	90 e0       	ldi	r25, 0x00	; 0
    5094:	84 83       	std	Z+4, r24	; 0x04
    5096:	95 83       	std	Z+5, r25	; 0x05
	twi1_packet.length = 5;
    5098:	85 e0       	ldi	r24, 0x05	; 5
    509a:	90 e0       	ldi	r25, 0x00	; 0
    509c:	80 87       	std	Z+8, r24	; 0x08
    509e:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    50a0:	41 e0       	ldi	r20, 0x01	; 1
    50a2:	bf 01       	movw	r22, r30
    50a4:	80 ea       	ldi	r24, 0xA0	; 160
    50a6:	94 e0       	ldi	r25, 0x04	; 4
    50a8:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
	status_code_t sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
	if (sc == STATUS_OK) {
    50ac:	81 11       	cpse	r24, r1
    50ae:	16 c0       	rjmp	.+44     	; 0x50dc <isr_500ms_twi1_onboard+0x6e>
		g_twi1_hygro_S_T	= ((uint16_t)twi1_m_data[0] << 8) | twi1_m_data[1];
    50b0:	ef ef       	ldi	r30, 0xFF	; 255
    50b2:	f4 e2       	ldi	r31, 0x24	; 36
    50b4:	80 81       	ld	r24, Z
    50b6:	90 e0       	ldi	r25, 0x00	; 0
    50b8:	98 2f       	mov	r25, r24
    50ba:	88 27       	eor	r24, r24
    50bc:	21 81       	ldd	r18, Z+1	; 0x01
    50be:	82 2b       	or	r24, r18
    50c0:	80 93 c7 26 	sts	0x26C7, r24	; 0x8026c7 <g_twi1_hygro_S_T>
    50c4:	90 93 c8 26 	sts	0x26C8, r25	; 0x8026c8 <g_twi1_hygro_S_T+0x1>
		g_twi1_hygro_S_RH	= ((uint16_t)twi1_m_data[3] << 8) | twi1_m_data[4];
    50c8:	83 81       	ldd	r24, Z+3	; 0x03
    50ca:	90 e0       	ldi	r25, 0x00	; 0
    50cc:	98 2f       	mov	r25, r24
    50ce:	88 27       	eor	r24, r24
    50d0:	24 81       	ldd	r18, Z+4	; 0x04
    50d2:	82 2b       	or	r24, r18
    50d4:	80 93 c5 26 	sts	0x26C5, r24	; 0x8026c5 <g_twi1_hygro_S_RH>
    50d8:	90 93 c6 26 	sts	0x26C6, r25	; 0x8026c6 <g_twi1_hygro_S_RH+0x1>
{	/* Service time slot */
	if (g_twi1_hygro_valid) {
		isr_twi1_hygro(now, true);
	}

	if (g_twi1_gyro_valid) {
    50dc:	80 91 29 27 	lds	r24, 0x2729	; 0x802729 <g_twi1_gyro_valid>
    50e0:	88 23       	and	r24, r24
    50e2:	09 f4       	brne	.+2      	; 0x50e6 <isr_500ms_twi1_onboard+0x78>
    50e4:	fa c0       	rjmp	.+500    	; 0x52da <isr_500ms_twi1_onboard+0x26c>
	if (!sync) {
		return;
	}

	do {
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    50e6:	ec e2       	ldi	r30, 0x2C	; 44
    50e8:	f0 e2       	ldi	r31, 0x20	; 32
    50ea:	88 e6       	ldi	r24, 0x68	; 104
    50ec:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_ACCEL_XOUT_H;		// Big endian
    50ee:	8b e3       	ldi	r24, 0x3B	; 59
    50f0:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    50f2:	81 e0       	ldi	r24, 0x01	; 1
    50f4:	90 e0       	ldi	r25, 0x00	; 0
    50f6:	84 83       	std	Z+4, r24	; 0x04
    50f8:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 8;
    50fa:	88 e0       	ldi	r24, 0x08	; 8
    50fc:	90 e0       	ldi	r25, 0x00	; 0
    50fe:	80 87       	std	Z+8, r24	; 0x08
    5100:	91 87       	std	Z+9, r25	; 0x09
    5102:	41 e0       	ldi	r20, 0x01	; 1
    5104:	bf 01       	movw	r22, r30
    5106:	80 ea       	ldi	r24, 0xA0	; 160
    5108:	94 e0       	ldi	r25, 0x04	; 4
    510a:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
		status_code_t sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    510e:	81 11       	cpse	r24, r1
    5110:	e4 c0       	rjmp	.+456    	; 0x52da <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		g_twi1_gyro_1_accel_x = ((uint16_t)twi1_m_data[0] << 8) | twi1_m_data[1];
    5112:	ef ef       	ldi	r30, 0xFF	; 255
    5114:	f4 e2       	ldi	r31, 0x24	; 36
    5116:	80 81       	ld	r24, Z
    5118:	90 e0       	ldi	r25, 0x00	; 0
    511a:	98 2f       	mov	r25, r24
    511c:	88 27       	eor	r24, r24
    511e:	21 81       	ldd	r18, Z+1	; 0x01
    5120:	82 2b       	or	r24, r18
    5122:	80 93 20 27 	sts	0x2720, r24	; 0x802720 <g_twi1_gyro_1_accel_x>
    5126:	90 93 21 27 	sts	0x2721, r25	; 0x802721 <g_twi1_gyro_1_accel_x+0x1>
		g_twi1_gyro_1_accel_y = ((uint16_t)twi1_m_data[2] << 8) | twi1_m_data[3];
    512a:	82 81       	ldd	r24, Z+2	; 0x02
    512c:	90 e0       	ldi	r25, 0x00	; 0
    512e:	98 2f       	mov	r25, r24
    5130:	88 27       	eor	r24, r24
    5132:	23 81       	ldd	r18, Z+3	; 0x03
    5134:	82 2b       	or	r24, r18
    5136:	80 93 1e 27 	sts	0x271E, r24	; 0x80271e <g_twi1_gyro_1_accel_y>
    513a:	90 93 1f 27 	sts	0x271F, r25	; 0x80271f <g_twi1_gyro_1_accel_y+0x1>
		g_twi1_gyro_1_accel_z = ((uint16_t)twi1_m_data[4] << 8) | twi1_m_data[5];
    513e:	84 81       	ldd	r24, Z+4	; 0x04
    5140:	90 e0       	ldi	r25, 0x00	; 0
    5142:	98 2f       	mov	r25, r24
    5144:	88 27       	eor	r24, r24
    5146:	25 81       	ldd	r18, Z+5	; 0x05
    5148:	82 2b       	or	r24, r18
    514a:	80 93 1c 27 	sts	0x271C, r24	; 0x80271c <g_twi1_gyro_1_accel_z>
    514e:	90 93 1d 27 	sts	0x271D, r25	; 0x80271d <g_twi1_gyro_1_accel_z+0x1>
		g_twi1_gyro_1_temp    = ((uint16_t)twi1_m_data[6] << 8) | twi1_m_data[7];
    5152:	86 81       	ldd	r24, Z+6	; 0x06
    5154:	90 e0       	ldi	r25, 0x00	; 0
    5156:	98 2f       	mov	r25, r24
    5158:	88 27       	eor	r24, r24
    515a:	27 81       	ldd	r18, Z+7	; 0x07
    515c:	82 2b       	or	r24, r18
    515e:	80 93 26 27 	sts	0x2726, r24	; 0x802726 <g_twi1_gyro_1_temp>
    5162:	90 93 27 27 	sts	0x2727, r25	; 0x802727 <g_twi1_gyro_1_temp+0x1>

		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    5166:	ec e2       	ldi	r30, 0x2C	; 44
    5168:	f0 e2       	ldi	r31, 0x20	; 32
    516a:	88 e6       	ldi	r24, 0x68	; 104
    516c:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_GYRO_XOUT_H;
    516e:	83 e4       	ldi	r24, 0x43	; 67
    5170:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    5172:	81 e0       	ldi	r24, 0x01	; 1
    5174:	90 e0       	ldi	r25, 0x00	; 0
    5176:	84 83       	std	Z+4, r24	; 0x04
    5178:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 6;
    517a:	86 e0       	ldi	r24, 0x06	; 6
    517c:	90 e0       	ldi	r25, 0x00	; 0
    517e:	80 87       	std	Z+8, r24	; 0x08
    5180:	91 87       	std	Z+9, r25	; 0x09
    5182:	41 e0       	ldi	r20, 0x01	; 1
    5184:	bf 01       	movw	r22, r30
    5186:	80 ea       	ldi	r24, 0xA0	; 160
    5188:	94 e0       	ldi	r25, 0x04	; 4
    518a:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    518e:	81 11       	cpse	r24, r1
    5190:	a4 c0       	rjmp	.+328    	; 0x52da <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		g_twi1_gyro_1_gyro_x = ((uint16_t)twi1_m_data[0] << 8) | twi1_m_data[1];
    5192:	ef ef       	ldi	r30, 0xFF	; 255
    5194:	f4 e2       	ldi	r31, 0x24	; 36
    5196:	80 81       	ld	r24, Z
    5198:	90 e0       	ldi	r25, 0x00	; 0
    519a:	98 2f       	mov	r25, r24
    519c:	88 27       	eor	r24, r24
    519e:	21 81       	ldd	r18, Z+1	; 0x01
    51a0:	82 2b       	or	r24, r18
    51a2:	80 93 14 27 	sts	0x2714, r24	; 0x802714 <g_twi1_gyro_1_gyro_x>
    51a6:	90 93 15 27 	sts	0x2715, r25	; 0x802715 <g_twi1_gyro_1_gyro_x+0x1>
		g_twi1_gyro_1_gyro_y = ((uint16_t)twi1_m_data[2] << 8) | twi1_m_data[3];
    51aa:	82 81       	ldd	r24, Z+2	; 0x02
    51ac:	90 e0       	ldi	r25, 0x00	; 0
    51ae:	98 2f       	mov	r25, r24
    51b0:	88 27       	eor	r24, r24
    51b2:	23 81       	ldd	r18, Z+3	; 0x03
    51b4:	82 2b       	or	r24, r18
    51b6:	80 93 12 27 	sts	0x2712, r24	; 0x802712 <g_twi1_gyro_1_gyro_y>
    51ba:	90 93 13 27 	sts	0x2713, r25	; 0x802713 <g_twi1_gyro_1_gyro_y+0x1>
		g_twi1_gyro_1_gyro_z = ((uint16_t)twi1_m_data[4] << 8) | twi1_m_data[5];
    51be:	84 81       	ldd	r24, Z+4	; 0x04
    51c0:	90 e0       	ldi	r25, 0x00	; 0
    51c2:	98 2f       	mov	r25, r24
    51c4:	88 27       	eor	r24, r24
    51c6:	25 81       	ldd	r18, Z+5	; 0x05
    51c8:	82 2b       	or	r24, r18
    51ca:	80 93 10 27 	sts	0x2710, r24	; 0x802710 <g_twi1_gyro_1_gyro_z>
    51ce:	90 93 11 27 	sts	0x2711, r25	; 0x802711 <g_twi1_gyro_1_gyro_z+0x1>

		/* Magnetometer: check if new data is available */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    51d2:	ec e2       	ldi	r30, 0x2C	; 44
    51d4:	f0 e2       	ldi	r31, 0x20	; 32
    51d6:	8c e0       	ldi	r24, 0x0C	; 12
    51d8:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_ST1;
    51da:	82 e0       	ldi	r24, 0x02	; 2
    51dc:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    51de:	81 e0       	ldi	r24, 0x01	; 1
    51e0:	90 e0       	ldi	r25, 0x00	; 0
    51e2:	84 83       	std	Z+4, r24	; 0x04
    51e4:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    51e6:	80 87       	std	Z+8, r24	; 0x08
    51e8:	91 87       	std	Z+9, r25	; 0x09
    51ea:	41 e0       	ldi	r20, 0x01	; 1
    51ec:	bf 01       	movw	r22, r30
    51ee:	80 ea       	ldi	r24, 0xA0	; 160
    51f0:	94 e0       	ldi	r25, 0x04	; 4
    51f2:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    51f6:	81 11       	cpse	r24, r1
    51f8:	70 c0       	rjmp	.+224    	; 0x52da <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		if (!(twi1_m_data[0] & TWI1_SLAVE_GYRO_DTA_2_ST1__DRDY)) {
    51fa:	80 91 ff 24 	lds	r24, 0x24FF	; 0x8024ff <twi1_m_data>
    51fe:	80 ff       	sbrs	r24, 0
    5200:	6c c0       	rjmp	.+216    	; 0x52da <isr_500ms_twi1_onboard+0x26c>
			/* Data of Magnetometer AK8963 not ready yet */
			break;
		}

		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    5202:	ec e2       	ldi	r30, 0x2C	; 44
    5204:	f0 e2       	ldi	r31, 0x20	; 32
    5206:	8c e0       	ldi	r24, 0x0C	; 12
    5208:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_HX_L;			// Little endian
    520a:	83 e0       	ldi	r24, 0x03	; 3
    520c:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    520e:	81 e0       	ldi	r24, 0x01	; 1
    5210:	90 e0       	ldi	r25, 0x00	; 0
    5212:	84 83       	std	Z+4, r24	; 0x04
    5214:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 6;
    5216:	86 e0       	ldi	r24, 0x06	; 6
    5218:	90 e0       	ldi	r25, 0x00	; 0
    521a:	80 87       	std	Z+8, r24	; 0x08
    521c:	91 87       	std	Z+9, r25	; 0x09
    521e:	41 e0       	ldi	r20, 0x01	; 1
    5220:	bf 01       	movw	r22, r30
    5222:	80 ea       	ldi	r24, 0xA0	; 160
    5224:	94 e0       	ldi	r25, 0x04	; 4
    5226:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    522a:	81 11       	cpse	r24, r1
    522c:	56 c0       	rjmp	.+172    	; 0x52da <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		g_twi1_gyro_2_mag_x = ((int16_t) ((((uint16_t)twi1_m_data[1]) << 8) | twi1_m_data[0])) + g_twi1_gyro_2_ofsx;
    522e:	ef ef       	ldi	r30, 0xFF	; 255
    5230:	f4 e2       	ldi	r31, 0x24	; 36
    5232:	81 81       	ldd	r24, Z+1	; 0x01
    5234:	90 e0       	ldi	r25, 0x00	; 0
    5236:	98 2f       	mov	r25, r24
    5238:	88 27       	eor	r24, r24
    523a:	20 81       	ld	r18, Z
    523c:	82 2b       	or	r24, r18
    523e:	20 91 4a 20 	lds	r18, 0x204A	; 0x80204a <g_twi1_gyro_2_ofsx>
    5242:	30 91 4b 20 	lds	r19, 0x204B	; 0x80204b <g_twi1_gyro_2_ofsx+0x1>
    5246:	82 0f       	add	r24, r18
    5248:	93 1f       	adc	r25, r19
    524a:	80 93 fe 26 	sts	0x26FE, r24	; 0x8026fe <g_twi1_gyro_2_mag_x>
    524e:	90 93 ff 26 	sts	0x26FF, r25	; 0x8026ff <g_twi1_gyro_2_mag_x+0x1>
		g_twi1_gyro_2_mag_y = ((int16_t) ((((uint16_t)twi1_m_data[3]) << 8) | twi1_m_data[2])) + g_twi1_gyro_2_ofsy;
    5252:	83 81       	ldd	r24, Z+3	; 0x03
    5254:	90 e0       	ldi	r25, 0x00	; 0
    5256:	98 2f       	mov	r25, r24
    5258:	88 27       	eor	r24, r24
    525a:	22 81       	ldd	r18, Z+2	; 0x02
    525c:	82 2b       	or	r24, r18
    525e:	20 91 48 20 	lds	r18, 0x2048	; 0x802048 <g_twi1_gyro_2_ofsy>
    5262:	30 91 49 20 	lds	r19, 0x2049	; 0x802049 <g_twi1_gyro_2_ofsy+0x1>
    5266:	82 0f       	add	r24, r18
    5268:	93 1f       	adc	r25, r19
    526a:	80 93 fc 26 	sts	0x26FC, r24	; 0x8026fc <g_twi1_gyro_2_mag_y>
    526e:	90 93 fd 26 	sts	0x26FD, r25	; 0x8026fd <g_twi1_gyro_2_mag_y+0x1>
		g_twi1_gyro_2_mag_z = ((int16_t) ((((uint16_t)twi1_m_data[5]) << 8) | twi1_m_data[4])) + g_twi1_gyro_2_ofsz;
    5272:	85 81       	ldd	r24, Z+5	; 0x05
    5274:	90 e0       	ldi	r25, 0x00	; 0
    5276:	98 2f       	mov	r25, r24
    5278:	88 27       	eor	r24, r24
    527a:	24 81       	ldd	r18, Z+4	; 0x04
    527c:	82 2b       	or	r24, r18
    527e:	20 91 46 20 	lds	r18, 0x2046	; 0x802046 <g_twi1_gyro_2_ofsz>
    5282:	30 91 47 20 	lds	r19, 0x2047	; 0x802047 <g_twi1_gyro_2_ofsz+0x1>
    5286:	82 0f       	add	r24, r18
    5288:	93 1f       	adc	r25, r19
    528a:	80 93 fa 26 	sts	0x26FA, r24	; 0x8026fa <g_twi1_gyro_2_mag_z>
    528e:	90 93 fb 26 	sts	0x26FB, r25	; 0x8026fb <g_twi1_gyro_2_mag_z+0x1>

		/* Magnetometer: check for data validity and release cycle */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    5292:	ec e2       	ldi	r30, 0x2C	; 44
    5294:	f0 e2       	ldi	r31, 0x20	; 32
    5296:	8c e0       	ldi	r24, 0x0C	; 12
    5298:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_ST2;
    529a:	89 e0       	ldi	r24, 0x09	; 9
    529c:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    529e:	81 e0       	ldi	r24, 0x01	; 1
    52a0:	90 e0       	ldi	r25, 0x00	; 0
    52a2:	84 83       	std	Z+4, r24	; 0x04
    52a4:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    52a6:	80 87       	std	Z+8, r24	; 0x08
    52a8:	91 87       	std	Z+9, r25	; 0x09
    52aa:	41 e0       	ldi	r20, 0x01	; 1
    52ac:	bf 01       	movw	r22, r30
    52ae:	80 ea       	ldi	r24, 0xA0	; 160
    52b0:	94 e0       	ldi	r25, 0x04	; 4
    52b2:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    52b6:	81 11       	cpse	r24, r1
    52b8:	10 c0       	rjmp	.+32     	; 0x52da <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		if (twi1_m_data[0] & TWI1_SLAVE_GYRO_DTA_2_ST2__HOFL) {
    52ba:	80 91 ff 24 	lds	r24, 0x24FF	; 0x8024ff <twi1_m_data>
    52be:	83 ff       	sbrs	r24, 3
    52c0:	0c c0       	rjmp	.+24     	; 0x52da <isr_500ms_twi1_onboard+0x26c>
			/* Data of Magnetometer AK8963 overflowed */
			g_twi1_gyro_2_mag_z = g_twi1_gyro_2_mag_y = g_twi1_gyro_2_mag_x = 0;
    52c2:	10 92 fe 26 	sts	0x26FE, r1	; 0x8026fe <g_twi1_gyro_2_mag_x>
    52c6:	10 92 ff 26 	sts	0x26FF, r1	; 0x8026ff <g_twi1_gyro_2_mag_x+0x1>
    52ca:	10 92 fc 26 	sts	0x26FC, r1	; 0x8026fc <g_twi1_gyro_2_mag_y>
    52ce:	10 92 fd 26 	sts	0x26FD, r1	; 0x8026fd <g_twi1_gyro_2_mag_y+0x1>
    52d2:	10 92 fa 26 	sts	0x26FA, r1	; 0x8026fa <g_twi1_gyro_2_mag_z>
    52d6:	10 92 fb 26 	sts	0x26FB, r1	; 0x8026fb <g_twi1_gyro_2_mag_z+0x1>

	if (g_twi1_gyro_valid) {
		isr_twi1_gyro(now, true);
	}

	if (g_twi1_baro_valid) {
    52da:	80 91 ed 26 	lds	r24, 0x26ED	; 0x8026ed <g_twi1_baro_valid>
    52de:	88 23       	and	r24, r24
    52e0:	29 f0       	breq	.+10     	; 0x52ec <isr_500ms_twi1_onboard+0x27e>
		isr_twi1_baro(now, true);
    52e2:	41 e0       	ldi	r20, 0x01	; 1
    52e4:	c7 01       	movw	r24, r14
    52e6:	b6 01       	movw	r22, r12
    52e8:	0e 94 92 1f 	call	0x3f24	; 0x3f24 <isr_twi1_baro>
	}
}
    52ec:	ff 90       	pop	r15
    52ee:	ef 90       	pop	r14
    52f0:	df 90       	pop	r13
    52f2:	cf 90       	pop	r12
    52f4:	08 95       	ret

000052f6 <isr_sparetime_twi1_onboard>:

	if (g_twi1_gyro_valid) {
		isr_twi1_gyro(now, false);
	}

	if (g_twi1_baro_valid) {
    52f6:	20 91 ed 26 	lds	r18, 0x26ED	; 0x8026ed <g_twi1_baro_valid>
    52fa:	22 23       	and	r18, r18
    52fc:	19 f0       	breq	.+6      	; 0x5304 <isr_sparetime_twi1_onboard+0xe>
		isr_twi1_baro(now, false);
    52fe:	40 e0       	ldi	r20, 0x00	; 0
    5300:	0c 94 92 1f 	jmp	0x3f24	; 0x3f24 <isr_twi1_baro>
    5304:	08 95       	ret

00005306 <task_twi1_onboard>:
	}
}

/* TWI1 - onboard devices */
void task_twi1_onboard(uint32_t now)
{
    5306:	2f 92       	push	r2
    5308:	3f 92       	push	r3
    530a:	4f 92       	push	r4
    530c:	5f 92       	push	r5
    530e:	6f 92       	push	r6
    5310:	7f 92       	push	r7
    5312:	8f 92       	push	r8
    5314:	9f 92       	push	r9
    5316:	af 92       	push	r10
    5318:	bf 92       	push	r11
    531a:	cf 92       	push	r12
    531c:	df 92       	push	r13
    531e:	ef 92       	push	r14
    5320:	ff 92       	push	r15
    5322:	0f 93       	push	r16
    5324:	1f 93       	push	r17
    5326:	cf 93       	push	r28
    5328:	df 93       	push	r29
    532a:	cd b7       	in	r28, 0x3d	; 61
    532c:	de b7       	in	r29, 0x3e	; 62
    532e:	e0 97       	sbiw	r28, 0x30	; 48
    5330:	cd bf       	out	0x3d, r28	; 61
    5332:	de bf       	out	0x3e, r29	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5334:	8f b7       	in	r24, 0x3f	; 63
    5336:	8c 87       	std	Y+12, r24	; 0x0c
	cpu_irq_disable();
    5338:	f8 94       	cli
	return flags;
    533a:	9c 85       	ldd	r25, Y+12	; 0x0c
	irqflags_t flags = cpu_irq_save();
	bool l_twi1_hygro_valid	= g_twi1_hygro_valid;
    533c:	80 91 ca 26 	lds	r24, 0x26CA	; 0x8026ca <g_twi1_hygro_valid>
	bool l_twi1_gyro_valid	= g_twi1_gyro_valid;
    5340:	10 91 29 27 	lds	r17, 0x2729	; 0x802729 <g_twi1_gyro_valid>
	bool l_twi1_baro_valid	= g_twi1_baro_valid;
    5344:	20 90 ed 26 	lds	r2, 0x26ED	; 0x8026ed <g_twi1_baro_valid>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5348:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	if (l_twi1_hygro_valid) {
    534a:	88 23       	and	r24, r24
    534c:	09 f4       	brne	.+2      	; 0x5350 <task_twi1_onboard+0x4a>
    534e:	3c c0       	rjmp	.+120    	; 0x53c8 <task_twi1_onboard+0xc2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5350:	8f b7       	in	r24, 0x3f	; 63
    5352:	8b 87       	std	Y+11, r24	; 0x0b
	cpu_irq_disable();
    5354:	f8 94       	cli
	return flags;
    5356:	8b 85       	ldd	r24, Y+11	; 0x0b
{	// Calculations for the presentation layer
	static uint16_t s_twi1_hygro_S_T	= 0UL;
	static uint16_t s_twi1_hygro_S_RH	= 0UL;

	irqflags_t flags = cpu_irq_save();
	uint16_t l_twi1_hygro_S_T	= g_twi1_hygro_S_T;
    5358:	20 91 c7 26 	lds	r18, 0x26C7	; 0x8026c7 <g_twi1_hygro_S_T>
    535c:	30 91 c8 26 	lds	r19, 0x26C8	; 0x8026c8 <g_twi1_hygro_S_T+0x1>
	uint16_t l_twi1_hygro_S_RH	= g_twi1_hygro_S_RH;
    5360:	e0 90 c5 26 	lds	r14, 0x26C5	; 0x8026c5 <g_twi1_hygro_S_RH>
    5364:	f0 90 c6 26 	lds	r15, 0x26C6	; 0x8026c6 <g_twi1_hygro_S_RH+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5368:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	/* Calculate and present Temp value when a different measurement has arrived */
	if (l_twi1_hygro_S_T != s_twi1_hygro_S_T) {
    536a:	21 15       	cp	r18, r1
    536c:	31 05       	cpc	r19, r1
    536e:	a9 f0       	breq	.+42     	; 0x539a <task_twi1_onboard+0x94>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5370:	8f b7       	in	r24, 0x3f	; 63
    5372:	8a 87       	std	Y+10, r24	; 0x0a
	cpu_irq_disable();
    5374:	f8 94       	cli
	return flags;
    5376:	0a 85       	ldd	r16, Y+10	; 0x0a
		int16_t temp_100 = (int16_t)((((int32_t)l_twi1_hygro_S_T  * 17500) / 0xFFFF) - 4500);

		flags = cpu_irq_save();
		g_twi1_hygro_T_100 = temp_100;
    5378:	ac e5       	ldi	r26, 0x5C	; 92
    537a:	b4 e4       	ldi	r27, 0x44	; 68
    537c:	0e 94 f0 6e 	call	0xdde0	; 0xdde0 <__umulhisi3>
    5380:	2f ef       	ldi	r18, 0xFF	; 255
    5382:	3f ef       	ldi	r19, 0xFF	; 255
    5384:	40 e0       	ldi	r20, 0x00	; 0
    5386:	50 e0       	ldi	r21, 0x00	; 0
    5388:	0e 94 c6 6e 	call	0xdd8c	; 0xdd8c <__divmodsi4>
    538c:	24 59       	subi	r18, 0x94	; 148
    538e:	31 41       	sbci	r19, 0x11	; 17
    5390:	20 93 c3 26 	sts	0x26C3, r18	; 0x8026c3 <g_twi1_hygro_T_100>
    5394:	30 93 c4 26 	sts	0x26C4, r19	; 0x8026c4 <g_twi1_hygro_T_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5398:	0f bf       	out	0x3f, r16	; 63
		cpu_irq_restore(flags);
	}

	/* Calculate and present Hygro value when a different measurement has arrived */
	if (l_twi1_hygro_S_RH != s_twi1_hygro_S_RH) {
    539a:	e1 14       	cp	r14, r1
    539c:	f1 04       	cpc	r15, r1
    539e:	a1 f0       	breq	.+40     	; 0x53c8 <task_twi1_onboard+0xc2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    53a0:	8f b7       	in	r24, 0x3f	; 63
    53a2:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_disable();
    53a4:	f8 94       	cli
	return flags;
    53a6:	09 85       	ldd	r16, Y+9	; 0x09
		int16_t rh_100 = (int16_t)( ((int32_t)l_twi1_hygro_S_RH * 10000) / 0xFFFF);

		flags = cpu_irq_save();
		g_twi1_hygro_RH_100 = rh_100;
    53a8:	97 01       	movw	r18, r14
    53aa:	a0 e1       	ldi	r26, 0x10	; 16
    53ac:	b7 e2       	ldi	r27, 0x27	; 39
    53ae:	0e 94 f0 6e 	call	0xdde0	; 0xdde0 <__umulhisi3>
    53b2:	2f ef       	ldi	r18, 0xFF	; 255
    53b4:	3f ef       	ldi	r19, 0xFF	; 255
    53b6:	40 e0       	ldi	r20, 0x00	; 0
    53b8:	50 e0       	ldi	r21, 0x00	; 0
    53ba:	0e 94 c6 6e 	call	0xdd8c	; 0xdd8c <__divmodsi4>
    53be:	20 93 c1 26 	sts	0x26C1, r18	; 0x8026c1 <g_twi1_hygro_RH_100>
    53c2:	30 93 c2 26 	sts	0x26C2, r19	; 0x8026c2 <g_twi1_hygro_RH_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    53c6:	0f bf       	out	0x3f, r16	; 63

	if (l_twi1_hygro_valid) {
		task_twi1_hygro(now);
	}

	if (l_twi1_gyro_valid) {
    53c8:	11 23       	and	r17, r17
    53ca:	09 f4       	brne	.+2      	; 0x53ce <task_twi1_onboard+0xc8>
    53cc:	ae c2       	rjmp	.+1372   	; 0x592a <task_twi1_onboard+0x624>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    53ce:	8f b7       	in	r24, 0x3f	; 63
    53d0:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    53d2:	f8 94       	cli
	return flags;
    53d4:	98 85       	ldd	r25, Y+8	; 0x08

static void task_twi1_gyro(uint32_t now)
{	// Calculations for the presentation layer
	{
		irqflags_t flags = cpu_irq_save();
		int16_t	l_twi1_gyro_1_accel_x	= g_twi1_gyro_1_accel_x;
    53d6:	80 91 20 27 	lds	r24, 0x2720	; 0x802720 <g_twi1_gyro_1_accel_x>
    53da:	f0 91 21 27 	lds	r31, 0x2721	; 0x802721 <g_twi1_gyro_1_accel_x+0x1>
		int16_t	l_twi1_gyro_1_accel_y	= g_twi1_gyro_1_accel_y;
    53de:	60 90 1e 27 	lds	r6, 0x271E	; 0x80271e <g_twi1_gyro_1_accel_y>
    53e2:	70 90 1f 27 	lds	r7, 0x271F	; 0x80271f <g_twi1_gyro_1_accel_y+0x1>
		int16_t	l_twi1_gyro_1_accel_z	= g_twi1_gyro_1_accel_z;
    53e6:	50 90 1c 27 	lds	r5, 0x271C	; 0x80271c <g_twi1_gyro_1_accel_z>
    53ea:	80 90 1d 27 	lds	r8, 0x271D	; 0x80271d <g_twi1_gyro_1_accel_z+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    53ee:	9f bf       	out	0x3f, r25	; 63


inline
static int16_t calc_gyro1_accel_raw2mg(int16_t raw, int16_t factor)
{
	return (((1000 * TWI1_SLAVE_GYRO_DTA_1_ACCEL_CONFIG__02G) * (int64_t)raw * (int64_t)factor) / 10000LL) >> 15;
    53f0:	a8 2f       	mov	r26, r24
    53f2:	ef 2f       	mov	r30, r31
    53f4:	ee 0f       	add	r30, r30
    53f6:	ee 0b       	sbc	r30, r30
    53f8:	28 2f       	mov	r18, r24
    53fa:	3f 2f       	mov	r19, r31
    53fc:	4e 2f       	mov	r20, r30
    53fe:	5e 2f       	mov	r21, r30
    5400:	6e 2f       	mov	r22, r30
    5402:	7e 2f       	mov	r23, r30
    5404:	8e 2f       	mov	r24, r30
    5406:	9e 2f       	mov	r25, r30
    5408:	02 e0       	ldi	r16, 0x02	; 2
    540a:	0e 94 2a 70 	call	0xe054	; 0xe054 <__ashldi3>
    540e:	a2 2e       	mov	r10, r18
    5410:	b3 2e       	mov	r11, r19
    5412:	c4 2e       	mov	r12, r20
    5414:	d5 2e       	mov	r13, r21
    5416:	e6 2e       	mov	r14, r22
    5418:	f7 2e       	mov	r15, r23
    541a:	b8 2f       	mov	r27, r24
    541c:	19 2f       	mov	r17, r25
    541e:	05 e0       	ldi	r16, 0x05	; 5
    5420:	0e 94 2a 70 	call	0xe054	; 0xe054 <__ashldi3>
    5424:	0b 2f       	mov	r16, r27
    5426:	0e 94 6a 70 	call	0xe0d4	; 0xe0d4 <__subdi3>
    542a:	aa 2e       	mov	r10, r26
    542c:	bf 2e       	mov	r11, r31
    542e:	ce 2e       	mov	r12, r30
    5430:	de 2e       	mov	r13, r30
    5432:	ee 2e       	mov	r14, r30
    5434:	fe 2e       	mov	r15, r30
    5436:	0e 2f       	mov	r16, r30
    5438:	1e 2f       	mov	r17, r30
    543a:	0e 94 61 70 	call	0xe0c2	; 0xe0c2 <__adddi3>
    543e:	04 e0       	ldi	r16, 0x04	; 4
    5440:	0e 94 2a 70 	call	0xe054	; 0xe054 <__ashldi3>
    5444:	b0 90 57 20 	lds	r11, 0x2057	; 0x802057 <g_twi1_gyro_1_accel_factx+0x1>
    5448:	a0 90 56 20 	lds	r10, 0x2056	; 0x802056 <g_twi1_gyro_1_accel_factx>
    544c:	1b 2d       	mov	r17, r11
    544e:	11 0f       	add	r17, r17
    5450:	11 0b       	sbc	r17, r17
    5452:	c1 2e       	mov	r12, r17
    5454:	d1 2e       	mov	r13, r17
    5456:	e1 2e       	mov	r14, r17
    5458:	f1 2e       	mov	r15, r17
    545a:	01 2f       	mov	r16, r17
    545c:	0e 94 0f 6f 	call	0xde1e	; 0xde1e <__muldi3>
    5460:	68 94       	set
    5462:	aa 24       	eor	r10, r10
    5464:	a4 f8       	bld	r10, 4
    5466:	0f 2e       	mov	r0, r31
    5468:	f7 e2       	ldi	r31, 0x27	; 39
    546a:	bf 2e       	mov	r11, r31
    546c:	f0 2d       	mov	r31, r0
    546e:	c1 2c       	mov	r12, r1
    5470:	d1 2c       	mov	r13, r1
    5472:	e1 2c       	mov	r14, r1
    5474:	f1 2c       	mov	r15, r1
    5476:	00 e0       	ldi	r16, 0x00	; 0
    5478:	10 e0       	ldi	r17, 0x00	; 0
    547a:	0e 94 62 6f 	call	0xdec4	; 0xdec4 <__divdi3>
    547e:	0f e0       	ldi	r16, 0x0F	; 15
    5480:	0e 94 43 70 	call	0xe086	; 0xe086 <__ashrdi3>
    5484:	42 2e       	mov	r4, r18
    5486:	33 2e       	mov	r3, r19
    5488:	e7 2d       	mov	r30, r7
    548a:	ee 0f       	add	r30, r30
    548c:	ee 0b       	sbc	r30, r30
    548e:	26 2d       	mov	r18, r6
    5490:	37 2d       	mov	r19, r7
    5492:	4e 2f       	mov	r20, r30
    5494:	5e 2f       	mov	r21, r30
    5496:	6e 2f       	mov	r22, r30
    5498:	7e 2f       	mov	r23, r30
    549a:	8e 2f       	mov	r24, r30
    549c:	9e 2f       	mov	r25, r30
    549e:	02 e0       	ldi	r16, 0x02	; 2
    54a0:	0e 94 2a 70 	call	0xe054	; 0xe054 <__ashldi3>
    54a4:	a2 2e       	mov	r10, r18
    54a6:	b3 2e       	mov	r11, r19
    54a8:	c4 2e       	mov	r12, r20
    54aa:	d5 2e       	mov	r13, r21
    54ac:	e6 2e       	mov	r14, r22
    54ae:	f7 2e       	mov	r15, r23
    54b0:	a8 2f       	mov	r26, r24
    54b2:	19 2f       	mov	r17, r25
    54b4:	05 e0       	ldi	r16, 0x05	; 5
    54b6:	0e 94 2a 70 	call	0xe054	; 0xe054 <__ashldi3>
    54ba:	0a 2f       	mov	r16, r26
    54bc:	0e 94 6a 70 	call	0xe0d4	; 0xe0d4 <__subdi3>
    54c0:	a6 2c       	mov	r10, r6
    54c2:	b7 2c       	mov	r11, r7
    54c4:	ce 2e       	mov	r12, r30
    54c6:	de 2e       	mov	r13, r30
    54c8:	ee 2e       	mov	r14, r30
    54ca:	fe 2e       	mov	r15, r30
    54cc:	0e 2f       	mov	r16, r30
    54ce:	1e 2f       	mov	r17, r30
    54d0:	0e 94 61 70 	call	0xe0c2	; 0xe0c2 <__adddi3>
    54d4:	04 e0       	ldi	r16, 0x04	; 4
    54d6:	0e 94 2a 70 	call	0xe054	; 0xe054 <__ashldi3>
    54da:	b0 90 55 20 	lds	r11, 0x2055	; 0x802055 <g_twi1_gyro_1_accel_facty+0x1>
    54de:	a0 90 54 20 	lds	r10, 0x2054	; 0x802054 <g_twi1_gyro_1_accel_facty>
    54e2:	1b 2d       	mov	r17, r11
    54e4:	11 0f       	add	r17, r17
    54e6:	11 0b       	sbc	r17, r17
    54e8:	c1 2e       	mov	r12, r17
    54ea:	d1 2e       	mov	r13, r17
    54ec:	e1 2e       	mov	r14, r17
    54ee:	f1 2e       	mov	r15, r17
    54f0:	01 2f       	mov	r16, r17
    54f2:	0e 94 0f 6f 	call	0xde1e	; 0xde1e <__muldi3>
    54f6:	68 94       	set
    54f8:	aa 24       	eor	r10, r10
    54fa:	a4 f8       	bld	r10, 4
    54fc:	0f 2e       	mov	r0, r31
    54fe:	f7 e2       	ldi	r31, 0x27	; 39
    5500:	bf 2e       	mov	r11, r31
    5502:	f0 2d       	mov	r31, r0
    5504:	c1 2c       	mov	r12, r1
    5506:	d1 2c       	mov	r13, r1
    5508:	e1 2c       	mov	r14, r1
    550a:	f1 2c       	mov	r15, r1
    550c:	00 e0       	ldi	r16, 0x00	; 0
    550e:	10 e0       	ldi	r17, 0x00	; 0
    5510:	0e 94 62 6f 	call	0xdec4	; 0xdec4 <__divdi3>
    5514:	0f e0       	ldi	r16, 0x0F	; 15
    5516:	0e 94 43 70 	call	0xe086	; 0xe086 <__ashrdi3>
    551a:	72 2e       	mov	r7, r18
    551c:	63 2e       	mov	r6, r19
    551e:	e8 2d       	mov	r30, r8
    5520:	ee 0f       	add	r30, r30
    5522:	ee 0b       	sbc	r30, r30
    5524:	25 2d       	mov	r18, r5
    5526:	38 2d       	mov	r19, r8
    5528:	4e 2f       	mov	r20, r30
    552a:	5e 2f       	mov	r21, r30
    552c:	6e 2f       	mov	r22, r30
    552e:	7e 2f       	mov	r23, r30
    5530:	8e 2f       	mov	r24, r30
    5532:	9e 2f       	mov	r25, r30
    5534:	02 e0       	ldi	r16, 0x02	; 2
    5536:	0e 94 2a 70 	call	0xe054	; 0xe054 <__ashldi3>
    553a:	a2 2e       	mov	r10, r18
    553c:	b3 2e       	mov	r11, r19
    553e:	c4 2e       	mov	r12, r20
    5540:	d5 2e       	mov	r13, r21
    5542:	e6 2e       	mov	r14, r22
    5544:	f7 2e       	mov	r15, r23
    5546:	a8 2f       	mov	r26, r24
    5548:	19 2f       	mov	r17, r25
    554a:	05 e0       	ldi	r16, 0x05	; 5
    554c:	0e 94 2a 70 	call	0xe054	; 0xe054 <__ashldi3>
    5550:	0a 2f       	mov	r16, r26
    5552:	0e 94 6a 70 	call	0xe0d4	; 0xe0d4 <__subdi3>
    5556:	a5 2c       	mov	r10, r5
    5558:	b8 2c       	mov	r11, r8
    555a:	ce 2e       	mov	r12, r30
    555c:	de 2e       	mov	r13, r30
    555e:	ee 2e       	mov	r14, r30
    5560:	fe 2e       	mov	r15, r30
    5562:	0e 2f       	mov	r16, r30
    5564:	1e 2f       	mov	r17, r30
    5566:	0e 94 61 70 	call	0xe0c2	; 0xe0c2 <__adddi3>
    556a:	04 e0       	ldi	r16, 0x04	; 4
    556c:	0e 94 2a 70 	call	0xe054	; 0xe054 <__ashldi3>
    5570:	b0 90 53 20 	lds	r11, 0x2053	; 0x802053 <g_twi1_gyro_1_accel_factz+0x1>
    5574:	a0 90 52 20 	lds	r10, 0x2052	; 0x802052 <g_twi1_gyro_1_accel_factz>
    5578:	1b 2d       	mov	r17, r11
    557a:	11 0f       	add	r17, r17
    557c:	11 0b       	sbc	r17, r17
    557e:	c1 2e       	mov	r12, r17
    5580:	d1 2e       	mov	r13, r17
    5582:	e1 2e       	mov	r14, r17
    5584:	f1 2e       	mov	r15, r17
    5586:	01 2f       	mov	r16, r17
    5588:	0e 94 0f 6f 	call	0xde1e	; 0xde1e <__muldi3>
    558c:	68 94       	set
    558e:	aa 24       	eor	r10, r10
    5590:	a4 f8       	bld	r10, 4
    5592:	0f 2e       	mov	r0, r31
    5594:	f7 e2       	ldi	r31, 0x27	; 39
    5596:	bf 2e       	mov	r11, r31
    5598:	f0 2d       	mov	r31, r0
    559a:	c1 2c       	mov	r12, r1
    559c:	d1 2c       	mov	r13, r1
    559e:	e1 2c       	mov	r14, r1
    55a0:	f1 2c       	mov	r15, r1
    55a2:	00 e0       	ldi	r16, 0x00	; 0
    55a4:	10 e0       	ldi	r17, 0x00	; 0
    55a6:	0e 94 62 6f 	call	0xdec4	; 0xdec4 <__divdi3>
    55aa:	0f e0       	ldi	r16, 0x0F	; 15
    55ac:	0e 94 43 70 	call	0xe086	; 0xe086 <__ashrdi3>
    55b0:	92 2f       	mov	r25, r18

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    55b2:	2f b7       	in	r18, 0x3f	; 63
    55b4:	2f 83       	std	Y+7, r18	; 0x07
	cpu_irq_disable();
    55b6:	f8 94       	cli
	return flags;
    55b8:	2f 81       	ldd	r18, Y+7	; 0x07
		int16_t l_twi1_gyro_1_accel_x_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_x, g_twi1_gyro_1_accel_factx);
		int16_t l_twi1_gyro_1_accel_y_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_y, g_twi1_gyro_1_accel_facty);
		int16_t l_twi1_gyro_1_accel_z_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_z, g_twi1_gyro_1_accel_factz);

		flags = cpu_irq_save();
		g_twi1_gyro_1_accel_x_mg	= l_twi1_gyro_1_accel_x_mg;
    55ba:	40 92 1a 27 	sts	0x271A, r4	; 0x80271a <g_twi1_gyro_1_accel_x_mg>
    55be:	30 92 1b 27 	sts	0x271B, r3	; 0x80271b <g_twi1_gyro_1_accel_x_mg+0x1>
		g_twi1_gyro_1_accel_y_mg	= l_twi1_gyro_1_accel_y_mg;
    55c2:	70 92 18 27 	sts	0x2718, r7	; 0x802718 <g_twi1_gyro_1_accel_y_mg>
    55c6:	60 92 19 27 	sts	0x2719, r6	; 0x802719 <g_twi1_gyro_1_accel_y_mg+0x1>
		g_twi1_gyro_1_accel_z_mg	= l_twi1_gyro_1_accel_z_mg;
    55ca:	90 93 16 27 	sts	0x2716, r25	; 0x802716 <g_twi1_gyro_1_accel_z_mg>
    55ce:	30 93 17 27 	sts	0x2717, r19	; 0x802717 <g_twi1_gyro_1_accel_z_mg+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    55d2:	2f bf       	out	0x3f, r18	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    55d4:	8f b7       	in	r24, 0x3f	; 63
    55d6:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    55d8:	f8 94       	cli
	return flags;
    55da:	9e 81       	ldd	r25, Y+6	; 0x06
		cpu_irq_restore(flags);
	}

	{
		irqflags_t flags = cpu_irq_save();
		int16_t l_twi1_gyro_1_gyro_x	= g_twi1_gyro_1_gyro_x;
    55dc:	80 91 14 27 	lds	r24, 0x2714	; 0x802714 <g_twi1_gyro_1_gyro_x>
    55e0:	30 91 15 27 	lds	r19, 0x2715	; 0x802715 <g_twi1_gyro_1_gyro_x+0x1>
		int16_t l_twi1_gyro_1_gyro_y	= g_twi1_gyro_1_gyro_y;
    55e4:	40 90 12 27 	lds	r4, 0x2712	; 0x802712 <g_twi1_gyro_1_gyro_y>
    55e8:	50 90 13 27 	lds	r5, 0x2713	; 0x802713 <g_twi1_gyro_1_gyro_y+0x1>
		int16_t l_twi1_gyro_1_gyro_z	= g_twi1_gyro_1_gyro_z;
    55ec:	60 90 10 27 	lds	r6, 0x2710	; 0x802710 <g_twi1_gyro_1_gyro_z>
    55f0:	70 90 11 27 	lds	r7, 0x2711	; 0x802711 <g_twi1_gyro_1_gyro_z+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    55f4:	9f bf       	out	0x3f, r25	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    55f6:	9f b7       	in	r25, 0x3f	; 63
    55f8:	9d 83       	std	Y+5, r25	; 0x05
	cpu_irq_disable();
    55fa:	f8 94       	cli
	return flags;
    55fc:	8d 80       	ldd	r8, Y+5	; 0x05
		int32_t l_twi1_gyro_1_gyro_x_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_x);
		int32_t l_twi1_gyro_1_gyro_y_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_y);
		int32_t l_twi1_gyro_1_gyro_z_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_z);

		flags = cpu_irq_save();
		g_twi1_gyro_1_gyro_x_mdps	= l_twi1_gyro_1_gyro_x_mdps;
    55fe:	28 2f       	mov	r18, r24
    5600:	93 2f       	mov	r25, r19
    5602:	99 0f       	add	r25, r25
    5604:	99 0b       	sbc	r25, r25
    5606:	0f 2e       	mov	r0, r31
    5608:	f0 e9       	ldi	r31, 0x90	; 144
    560a:	af 2e       	mov	r10, r31
    560c:	f0 2d       	mov	r31, r0
    560e:	0f 2e       	mov	r0, r31
    5610:	f0 ed       	ldi	r31, 0xD0	; 208
    5612:	bf 2e       	mov	r11, r31
    5614:	f0 2d       	mov	r31, r0
    5616:	0f 2e       	mov	r0, r31
    5618:	f3 e0       	ldi	r31, 0x03	; 3
    561a:	cf 2e       	mov	r12, r31
    561c:	f0 2d       	mov	r31, r0
    561e:	00 e0       	ldi	r16, 0x00	; 0
    5620:	49 2f       	mov	r20, r25
    5622:	59 2f       	mov	r21, r25
    5624:	69 2f       	mov	r22, r25
    5626:	79 2f       	mov	r23, r25
    5628:	89 2f       	mov	r24, r25
    562a:	0e 94 0f 6f 	call	0xde1e	; 0xde1e <__muldi3>
    562e:	0f e0       	ldi	r16, 0x0F	; 15
    5630:	0e 94 43 70 	call	0xe086	; 0xe086 <__ashrdi3>
    5634:	20 93 0c 27 	sts	0x270C, r18	; 0x80270c <g_twi1_gyro_1_gyro_x_mdps>
    5638:	30 93 0d 27 	sts	0x270D, r19	; 0x80270d <g_twi1_gyro_1_gyro_x_mdps+0x1>
    563c:	40 93 0e 27 	sts	0x270E, r20	; 0x80270e <g_twi1_gyro_1_gyro_x_mdps+0x2>
    5640:	50 93 0f 27 	sts	0x270F, r21	; 0x80270f <g_twi1_gyro_1_gyro_x_mdps+0x3>
		g_twi1_gyro_1_gyro_y_mdps	= l_twi1_gyro_1_gyro_y_mdps;
    5644:	24 2d       	mov	r18, r4
    5646:	95 2d       	mov	r25, r5
    5648:	99 0f       	add	r25, r25
    564a:	99 0b       	sbc	r25, r25
    564c:	00 e0       	ldi	r16, 0x00	; 0
    564e:	35 2d       	mov	r19, r5
    5650:	49 2f       	mov	r20, r25
    5652:	59 2f       	mov	r21, r25
    5654:	69 2f       	mov	r22, r25
    5656:	79 2f       	mov	r23, r25
    5658:	89 2f       	mov	r24, r25
    565a:	0e 94 0f 6f 	call	0xde1e	; 0xde1e <__muldi3>
    565e:	0f e0       	ldi	r16, 0x0F	; 15
    5660:	0e 94 43 70 	call	0xe086	; 0xe086 <__ashrdi3>
    5664:	20 93 08 27 	sts	0x2708, r18	; 0x802708 <g_twi1_gyro_1_gyro_y_mdps>
    5668:	30 93 09 27 	sts	0x2709, r19	; 0x802709 <g_twi1_gyro_1_gyro_y_mdps+0x1>
    566c:	40 93 0a 27 	sts	0x270A, r20	; 0x80270a <g_twi1_gyro_1_gyro_y_mdps+0x2>
    5670:	50 93 0b 27 	sts	0x270B, r21	; 0x80270b <g_twi1_gyro_1_gyro_y_mdps+0x3>
		g_twi1_gyro_1_gyro_z_mdps	= l_twi1_gyro_1_gyro_z_mdps;
    5674:	26 2d       	mov	r18, r6
    5676:	97 2d       	mov	r25, r7
    5678:	99 0f       	add	r25, r25
    567a:	99 0b       	sbc	r25, r25
    567c:	00 e0       	ldi	r16, 0x00	; 0
    567e:	37 2d       	mov	r19, r7
    5680:	49 2f       	mov	r20, r25
    5682:	59 2f       	mov	r21, r25
    5684:	69 2f       	mov	r22, r25
    5686:	79 2f       	mov	r23, r25
    5688:	89 2f       	mov	r24, r25
    568a:	0e 94 0f 6f 	call	0xde1e	; 0xde1e <__muldi3>
    568e:	0f e0       	ldi	r16, 0x0F	; 15
    5690:	0e 94 43 70 	call	0xe086	; 0xe086 <__ashrdi3>
    5694:	20 93 04 27 	sts	0x2704, r18	; 0x802704 <g_twi1_gyro_1_gyro_z_mdps>
    5698:	30 93 05 27 	sts	0x2705, r19	; 0x802705 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    569c:	40 93 06 27 	sts	0x2706, r20	; 0x802706 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    56a0:	50 93 07 27 	sts	0x2707, r21	; 0x802707 <g_twi1_gyro_1_gyro_z_mdps+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    56a4:	8f be       	out	0x3f, r8	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    56a6:	8f b7       	in	r24, 0x3f	; 63
    56a8:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
    56aa:	f8 94       	cli
	return flags;
    56ac:	8c 81       	ldd	r24, Y+4	; 0x04
		cpu_irq_restore(flags);
	}

	{
		irqflags_t flags = cpu_irq_save();
		int16_t l_twi1_gyro_2_mag_x		= g_twi1_gyro_2_mag_x;
    56ae:	20 91 fe 26 	lds	r18, 0x26FE	; 0x8026fe <g_twi1_gyro_2_mag_x>
    56b2:	30 91 ff 26 	lds	r19, 0x26FF	; 0x8026ff <g_twi1_gyro_2_mag_x+0x1>
		int16_t l_twi1_gyro_2_mag_y		= g_twi1_gyro_2_mag_y;
    56b6:	e0 90 fc 26 	lds	r14, 0x26FC	; 0x8026fc <g_twi1_gyro_2_mag_y>
    56ba:	f0 90 fd 26 	lds	r15, 0x26FD	; 0x8026fd <g_twi1_gyro_2_mag_y+0x1>
		int16_t l_twi1_gyro_2_mag_z		= g_twi1_gyro_2_mag_z;
    56be:	a0 90 fa 26 	lds	r10, 0x26FA	; 0x8026fa <g_twi1_gyro_2_mag_z>
    56c2:	b0 90 fb 26 	lds	r11, 0x26FB	; 0x8026fb <g_twi1_gyro_2_mag_z+0x1>
		int16_t	l_twi1_gyro_1_temp		= g_twi1_gyro_1_temp;
    56c6:	00 91 26 27 	lds	r16, 0x2726	; 0x802726 <g_twi1_gyro_1_temp>
    56ca:	10 91 27 27 	lds	r17, 0x2727	; 0x802727 <g_twi1_gyro_1_temp+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    56ce:	8f bf       	out	0x3f, r24	; 63
		cpu_irq_restore(flags);

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, g_twi1_gyro_2_asax, g_twi1_gyro_2_mag_factx);
    56d0:	a0 91 44 20 	lds	r26, 0x2044	; 0x802044 <g_twi1_gyro_2_mag_factx>
    56d4:	b0 91 45 20 	lds	r27, 0x2045	; 0x802045 <g_twi1_gyro_2_mag_factx+0x1>
    56d8:	e0 91 02 27 	lds	r30, 0x2702	; 0x802702 <g_twi1_gyro_2_asax>
}

inline
static int32_t calc_gyro2_correct_mag_2_nT(int16_t raw, int8_t asa, int16_t factor)
{
	if (raw >= 0) {
    56dc:	33 23       	and	r19, r19
    56de:	2c f1       	brlt	.+74     	; 0x572a <task_twi1_onboard+0x424>
		//                                         asa decoding
		//                                                            rounding
		//                                                                    /256
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) + 128) >> 8;
    56e0:	0e 94 ea 6e 	call	0xddd4	; 0xddd4 <__mulhisi3>
    56e4:	9b 01       	movw	r18, r22
    56e6:	ac 01       	movw	r20, r24
    56e8:	8e 2f       	mov	r24, r30
    56ea:	ee 0f       	add	r30, r30
    56ec:	99 0b       	sbc	r25, r25
    56ee:	aa 0b       	sbc	r26, r26
    56f0:	bb 0b       	sbc	r27, r27
    56f2:	bc 01       	movw	r22, r24
    56f4:	cd 01       	movw	r24, r26
    56f6:	60 58       	subi	r22, 0x80	; 128
    56f8:	7f 4f       	sbci	r23, 0xFF	; 255
    56fa:	8f 4f       	sbci	r24, 0xFF	; 255
    56fc:	9f 4f       	sbci	r25, 0xFF	; 255
    56fe:	0e 94 6e 6e 	call	0xdcdc	; 0xdcdc <__mulsi3>
    5702:	2a e0       	ldi	r18, 0x0A	; 10
    5704:	30 e0       	ldi	r19, 0x00	; 0
    5706:	40 e0       	ldi	r20, 0x00	; 0
    5708:	50 e0       	ldi	r21, 0x00	; 0
    570a:	0e 94 c6 6e 	call	0xdd8c	; 0xdd8c <__divmodsi4>
    570e:	29 01       	movw	r4, r18
    5710:	3a 01       	movw	r6, r20
    5712:	60 e8       	ldi	r22, 0x80	; 128
    5714:	46 0e       	add	r4, r22
    5716:	51 1c       	adc	r5, r1
    5718:	61 1c       	adc	r6, r1
    571a:	71 1c       	adc	r7, r1
    571c:	45 2c       	mov	r4, r5
    571e:	56 2c       	mov	r5, r6
    5720:	67 2c       	mov	r6, r7
    5722:	77 24       	eor	r7, r7
    5724:	67 fc       	sbrc	r6, 7
    5726:	7a 94       	dec	r7
    5728:	24 c0       	rjmp	.+72     	; 0x5772 <task_twi1_onboard+0x46c>
	} else {
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
    572a:	0e 94 ea 6e 	call	0xddd4	; 0xddd4 <__mulhisi3>
    572e:	9b 01       	movw	r18, r22
    5730:	ac 01       	movw	r20, r24
    5732:	8e 2f       	mov	r24, r30
    5734:	ee 0f       	add	r30, r30
    5736:	99 0b       	sbc	r25, r25
    5738:	aa 0b       	sbc	r26, r26
    573a:	bb 0b       	sbc	r27, r27
    573c:	bc 01       	movw	r22, r24
    573e:	cd 01       	movw	r24, r26
    5740:	60 58       	subi	r22, 0x80	; 128
    5742:	7f 4f       	sbci	r23, 0xFF	; 255
    5744:	8f 4f       	sbci	r24, 0xFF	; 255
    5746:	9f 4f       	sbci	r25, 0xFF	; 255
    5748:	0e 94 6e 6e 	call	0xdcdc	; 0xdcdc <__mulsi3>
    574c:	2a e0       	ldi	r18, 0x0A	; 10
    574e:	30 e0       	ldi	r19, 0x00	; 0
    5750:	40 e0       	ldi	r20, 0x00	; 0
    5752:	50 e0       	ldi	r21, 0x00	; 0
    5754:	0e 94 c6 6e 	call	0xdd8c	; 0xdd8c <__divmodsi4>
    5758:	29 01       	movw	r4, r18
    575a:	3a 01       	movw	r6, r20
    575c:	70 e8       	ldi	r23, 0x80	; 128
    575e:	47 1a       	sub	r4, r23
    5760:	51 08       	sbc	r5, r1
    5762:	61 08       	sbc	r6, r1
    5764:	71 08       	sbc	r7, r1
    5766:	45 2c       	mov	r4, r5
    5768:	56 2c       	mov	r5, r6
    576a:	67 2c       	mov	r6, r7
    576c:	77 24       	eor	r7, r7
    576e:	67 fc       	sbrc	r6, 7
    5770:	7a 94       	dec	r7
		int16_t l_twi1_gyro_2_mag_z		= g_twi1_gyro_2_mag_z;
		int16_t	l_twi1_gyro_1_temp		= g_twi1_gyro_1_temp;
		cpu_irq_restore(flags);

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, g_twi1_gyro_2_asax, g_twi1_gyro_2_mag_factx);
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, g_twi1_gyro_2_asay, g_twi1_gyro_2_mag_facty);
    5772:	a0 91 42 20 	lds	r26, 0x2042	; 0x802042 <g_twi1_gyro_2_mag_facty>
    5776:	b0 91 43 20 	lds	r27, 0x2043	; 0x802043 <g_twi1_gyro_2_mag_facty+0x1>
    577a:	e0 91 01 27 	lds	r30, 0x2701	; 0x802701 <g_twi1_gyro_2_asay>
}

inline
static int32_t calc_gyro2_correct_mag_2_nT(int16_t raw, int8_t asa, int16_t factor)
{
	if (raw >= 0) {
    577e:	ff 20       	and	r15, r15
    5780:	34 f1       	brlt	.+76     	; 0x57ce <task_twi1_onboard+0x4c8>
		//                                         asa decoding
		//                                                            rounding
		//                                                                    /256
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) + 128) >> 8;
    5782:	97 01       	movw	r18, r14
    5784:	0e 94 ea 6e 	call	0xddd4	; 0xddd4 <__mulhisi3>
    5788:	9b 01       	movw	r18, r22
    578a:	ac 01       	movw	r20, r24
    578c:	8e 2f       	mov	r24, r30
    578e:	ee 0f       	add	r30, r30
    5790:	99 0b       	sbc	r25, r25
    5792:	aa 0b       	sbc	r26, r26
    5794:	bb 0b       	sbc	r27, r27
    5796:	bc 01       	movw	r22, r24
    5798:	cd 01       	movw	r24, r26
    579a:	60 58       	subi	r22, 0x80	; 128
    579c:	7f 4f       	sbci	r23, 0xFF	; 255
    579e:	8f 4f       	sbci	r24, 0xFF	; 255
    57a0:	9f 4f       	sbci	r25, 0xFF	; 255
    57a2:	0e 94 6e 6e 	call	0xdcdc	; 0xdcdc <__mulsi3>
    57a6:	2a e0       	ldi	r18, 0x0A	; 10
    57a8:	30 e0       	ldi	r19, 0x00	; 0
    57aa:	40 e0       	ldi	r20, 0x00	; 0
    57ac:	50 e0       	ldi	r21, 0x00	; 0
    57ae:	0e 94 c6 6e 	call	0xdd8c	; 0xdd8c <__divmodsi4>
    57b2:	69 01       	movw	r12, r18
    57b4:	7a 01       	movw	r14, r20
    57b6:	80 e8       	ldi	r24, 0x80	; 128
    57b8:	c8 0e       	add	r12, r24
    57ba:	d1 1c       	adc	r13, r1
    57bc:	e1 1c       	adc	r14, r1
    57be:	f1 1c       	adc	r15, r1
    57c0:	cd 2c       	mov	r12, r13
    57c2:	de 2c       	mov	r13, r14
    57c4:	ef 2c       	mov	r14, r15
    57c6:	ff 24       	eor	r15, r15
    57c8:	e7 fc       	sbrc	r14, 7
    57ca:	fa 94       	dec	r15
    57cc:	25 c0       	rjmp	.+74     	; 0x5818 <task_twi1_onboard+0x512>
	} else {
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
    57ce:	97 01       	movw	r18, r14
    57d0:	0e 94 ea 6e 	call	0xddd4	; 0xddd4 <__mulhisi3>
    57d4:	9b 01       	movw	r18, r22
    57d6:	ac 01       	movw	r20, r24
    57d8:	8e 2f       	mov	r24, r30
    57da:	ee 0f       	add	r30, r30
    57dc:	99 0b       	sbc	r25, r25
    57de:	aa 0b       	sbc	r26, r26
    57e0:	bb 0b       	sbc	r27, r27
    57e2:	bc 01       	movw	r22, r24
    57e4:	cd 01       	movw	r24, r26
    57e6:	60 58       	subi	r22, 0x80	; 128
    57e8:	7f 4f       	sbci	r23, 0xFF	; 255
    57ea:	8f 4f       	sbci	r24, 0xFF	; 255
    57ec:	9f 4f       	sbci	r25, 0xFF	; 255
    57ee:	0e 94 6e 6e 	call	0xdcdc	; 0xdcdc <__mulsi3>
    57f2:	2a e0       	ldi	r18, 0x0A	; 10
    57f4:	30 e0       	ldi	r19, 0x00	; 0
    57f6:	40 e0       	ldi	r20, 0x00	; 0
    57f8:	50 e0       	ldi	r21, 0x00	; 0
    57fa:	0e 94 c6 6e 	call	0xdd8c	; 0xdd8c <__divmodsi4>
    57fe:	69 01       	movw	r12, r18
    5800:	7a 01       	movw	r14, r20
    5802:	90 e8       	ldi	r25, 0x80	; 128
    5804:	c9 1a       	sub	r12, r25
    5806:	d1 08       	sbc	r13, r1
    5808:	e1 08       	sbc	r14, r1
    580a:	f1 08       	sbc	r15, r1
    580c:	cd 2c       	mov	r12, r13
    580e:	de 2c       	mov	r13, r14
    5810:	ef 2c       	mov	r14, r15
    5812:	ff 24       	eor	r15, r15
    5814:	e7 fc       	sbrc	r14, 7
    5816:	fa 94       	dec	r15
		int16_t	l_twi1_gyro_1_temp		= g_twi1_gyro_1_temp;
		cpu_irq_restore(flags);

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, g_twi1_gyro_2_asax, g_twi1_gyro_2_mag_factx);
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, g_twi1_gyro_2_asay, g_twi1_gyro_2_mag_facty);
		int32_t l_twi1_gyro_2_mag_z_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_z, g_twi1_gyro_2_asaz, g_twi1_gyro_2_mag_factz);
    5818:	a0 91 40 20 	lds	r26, 0x2040	; 0x802040 <g_twi1_gyro_2_mag_factz>
    581c:	b0 91 41 20 	lds	r27, 0x2041	; 0x802041 <g_twi1_gyro_2_mag_factz+0x1>
    5820:	e0 91 00 27 	lds	r30, 0x2700	; 0x802700 <g_twi1_gyro_2_asaz>
}

inline
static int32_t calc_gyro2_correct_mag_2_nT(int16_t raw, int8_t asa, int16_t factor)
{
	if (raw >= 0) {
    5824:	bb 20       	and	r11, r11
    5826:	2c f1       	brlt	.+74     	; 0x5872 <task_twi1_onboard+0x56c>
		//                                         asa decoding
		//                                                            rounding
		//                                                                    /256
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) + 128) >> 8;
    5828:	95 01       	movw	r18, r10
    582a:	0e 94 ea 6e 	call	0xddd4	; 0xddd4 <__mulhisi3>
    582e:	9b 01       	movw	r18, r22
    5830:	ac 01       	movw	r20, r24
    5832:	8e 2f       	mov	r24, r30
    5834:	ee 0f       	add	r30, r30
    5836:	99 0b       	sbc	r25, r25
    5838:	aa 0b       	sbc	r26, r26
    583a:	bb 0b       	sbc	r27, r27
    583c:	bc 01       	movw	r22, r24
    583e:	cd 01       	movw	r24, r26
    5840:	60 58       	subi	r22, 0x80	; 128
    5842:	7f 4f       	sbci	r23, 0xFF	; 255
    5844:	8f 4f       	sbci	r24, 0xFF	; 255
    5846:	9f 4f       	sbci	r25, 0xFF	; 255
    5848:	0e 94 6e 6e 	call	0xdcdc	; 0xdcdc <__mulsi3>
    584c:	2a e0       	ldi	r18, 0x0A	; 10
    584e:	30 e0       	ldi	r19, 0x00	; 0
    5850:	40 e0       	ldi	r20, 0x00	; 0
    5852:	50 e0       	ldi	r21, 0x00	; 0
    5854:	0e 94 c6 6e 	call	0xdd8c	; 0xdd8c <__divmodsi4>
    5858:	da 01       	movw	r26, r20
    585a:	c9 01       	movw	r24, r18
    585c:	80 58       	subi	r24, 0x80	; 128
    585e:	9f 4f       	sbci	r25, 0xFF	; 255
    5860:	af 4f       	sbci	r26, 0xFF	; 255
    5862:	bf 4f       	sbci	r27, 0xFF	; 255
    5864:	89 2e       	mov	r8, r25
    5866:	9a 2e       	mov	r9, r26
    5868:	ab 2e       	mov	r10, r27
    586a:	bb 24       	eor	r11, r11
    586c:	a7 fc       	sbrc	r10, 7
    586e:	ba 94       	dec	r11
    5870:	24 c0       	rjmp	.+72     	; 0x58ba <task_twi1_onboard+0x5b4>
	} else {
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
    5872:	95 01       	movw	r18, r10
    5874:	0e 94 ea 6e 	call	0xddd4	; 0xddd4 <__mulhisi3>
    5878:	9b 01       	movw	r18, r22
    587a:	ac 01       	movw	r20, r24
    587c:	8e 2f       	mov	r24, r30
    587e:	ee 0f       	add	r30, r30
    5880:	99 0b       	sbc	r25, r25
    5882:	aa 0b       	sbc	r26, r26
    5884:	bb 0b       	sbc	r27, r27
    5886:	bc 01       	movw	r22, r24
    5888:	cd 01       	movw	r24, r26
    588a:	60 58       	subi	r22, 0x80	; 128
    588c:	7f 4f       	sbci	r23, 0xFF	; 255
    588e:	8f 4f       	sbci	r24, 0xFF	; 255
    5890:	9f 4f       	sbci	r25, 0xFF	; 255
    5892:	0e 94 6e 6e 	call	0xdcdc	; 0xdcdc <__mulsi3>
    5896:	2a e0       	ldi	r18, 0x0A	; 10
    5898:	30 e0       	ldi	r19, 0x00	; 0
    589a:	40 e0       	ldi	r20, 0x00	; 0
    589c:	50 e0       	ldi	r21, 0x00	; 0
    589e:	0e 94 c6 6e 	call	0xdd8c	; 0xdd8c <__divmodsi4>
    58a2:	da 01       	movw	r26, r20
    58a4:	c9 01       	movw	r24, r18
    58a6:	80 58       	subi	r24, 0x80	; 128
    58a8:	91 09       	sbc	r25, r1
    58aa:	a1 09       	sbc	r26, r1
    58ac:	b1 09       	sbc	r27, r1
    58ae:	89 2e       	mov	r8, r25
    58b0:	9a 2e       	mov	r9, r26
    58b2:	ab 2e       	mov	r10, r27
    58b4:	bb 24       	eor	r11, r11
    58b6:	a7 fc       	sbrc	r10, 7
    58b8:	ba 94       	dec	r11
}

inline
static int16_t calc_gyro1_temp_raw2C100(int16_t raw)
{
	return (int16_t) (((100L * (int32_t)(raw - g_twi1_gyro_1_temp_RTofs)) / (int32_t)g_twi1_gyro_1_temp_sens) + 2100);
    58ba:	80 91 24 27 	lds	r24, 0x2724	; 0x802724 <g_twi1_gyro_1_temp_RTofs>
    58be:	90 91 25 27 	lds	r25, 0x2725	; 0x802725 <g_twi1_gyro_1_temp_RTofs+0x1>
    58c2:	d8 01       	movw	r26, r16
    58c4:	a8 1b       	sub	r26, r24
    58c6:	b9 0b       	sbc	r27, r25
    58c8:	24 e6       	ldi	r18, 0x64	; 100
    58ca:	30 e0       	ldi	r19, 0x00	; 0
    58cc:	0e 94 ff 6e 	call	0xddfe	; 0xddfe <__usmulhisi3>
    58d0:	20 91 5e 20 	lds	r18, 0x205E	; 0x80205e <g_twi1_gyro_1_temp_sens>
    58d4:	30 91 5f 20 	lds	r19, 0x205F	; 0x80205f <g_twi1_gyro_1_temp_sens+0x1>
    58d8:	03 2e       	mov	r0, r19
    58da:	00 0c       	add	r0, r0
    58dc:	44 0b       	sbc	r20, r20
    58de:	55 0b       	sbc	r21, r21
    58e0:	0e 94 c6 6e 	call	0xdd8c	; 0xdd8c <__divmodsi4>
    58e4:	2c 5c       	subi	r18, 0xCC	; 204
    58e6:	37 4f       	sbci	r19, 0xF7	; 247

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    58e8:	8f b7       	in	r24, 0x3f	; 63
    58ea:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
    58ec:	f8 94       	cli
	return flags;
    58ee:	8b 81       	ldd	r24, Y+3	; 0x03
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, g_twi1_gyro_2_asay, g_twi1_gyro_2_mag_facty);
		int32_t l_twi1_gyro_2_mag_z_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_z, g_twi1_gyro_2_asaz, g_twi1_gyro_2_mag_factz);
		int16_t	l_twi1_gyro_1_temp_deg_100	= calc_gyro1_temp_raw2C100(l_twi1_gyro_1_temp);

		flags = cpu_irq_save();
		g_twi1_gyro_2_mag_x_nT		= l_twi1_gyro_2_mag_x_nT;
    58f0:	40 92 f6 26 	sts	0x26F6, r4	; 0x8026f6 <g_twi1_gyro_2_mag_x_nT>
    58f4:	50 92 f7 26 	sts	0x26F7, r5	; 0x8026f7 <g_twi1_gyro_2_mag_x_nT+0x1>
    58f8:	60 92 f8 26 	sts	0x26F8, r6	; 0x8026f8 <g_twi1_gyro_2_mag_x_nT+0x2>
    58fc:	70 92 f9 26 	sts	0x26F9, r7	; 0x8026f9 <g_twi1_gyro_2_mag_x_nT+0x3>
		g_twi1_gyro_2_mag_y_nT		= l_twi1_gyro_2_mag_y_nT;
    5900:	c0 92 f2 26 	sts	0x26F2, r12	; 0x8026f2 <g_twi1_gyro_2_mag_y_nT>
    5904:	d0 92 f3 26 	sts	0x26F3, r13	; 0x8026f3 <g_twi1_gyro_2_mag_y_nT+0x1>
    5908:	e0 92 f4 26 	sts	0x26F4, r14	; 0x8026f4 <g_twi1_gyro_2_mag_y_nT+0x2>
    590c:	f0 92 f5 26 	sts	0x26F5, r15	; 0x8026f5 <g_twi1_gyro_2_mag_y_nT+0x3>
		g_twi1_gyro_2_mag_z_nT		= l_twi1_gyro_2_mag_z_nT;
    5910:	80 92 ee 26 	sts	0x26EE, r8	; 0x8026ee <g_twi1_gyro_2_mag_z_nT>
    5914:	90 92 ef 26 	sts	0x26EF, r9	; 0x8026ef <g_twi1_gyro_2_mag_z_nT+0x1>
    5918:	a0 92 f0 26 	sts	0x26F0, r10	; 0x8026f0 <g_twi1_gyro_2_mag_z_nT+0x2>
    591c:	b0 92 f1 26 	sts	0x26F1, r11	; 0x8026f1 <g_twi1_gyro_2_mag_z_nT+0x3>
		g_twi1_gyro_1_temp_deg_100	= l_twi1_gyro_1_temp_deg_100;
    5920:	20 93 22 27 	sts	0x2722, r18	; 0x802722 <g_twi1_gyro_1_temp_deg_100>
    5924:	30 93 23 27 	sts	0x2723, r19	; 0x802723 <g_twi1_gyro_1_temp_deg_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5928:	8f bf       	out	0x3f, r24	; 63

	if (l_twi1_gyro_valid) {
		task_twi1_gyro(now);
	}

	if (l_twi1_baro_valid) {
    592a:	22 20       	and	r2, r2
    592c:	09 f4       	brne	.+2      	; 0x5930 <task_twi1_onboard+0x62a>
    592e:	25 c2       	rjmp	.+1098   	; 0x5d7a <task_twi1_onboard+0xa74>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5930:	8f b7       	in	r24, 0x3f	; 63
    5932:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    5934:	f8 94       	cli
	return flags;
    5936:	8a 81       	ldd	r24, Y+2	; 0x02
{	// Calculations for the presentation layer
	static uint32_t s_twi1_baro_d1 = 0UL;
	static uint32_t s_twi1_baro_d2 = 0UL;

	irqflags_t flags = cpu_irq_save();
	uint32_t l_twi1_baro_d1 = g_twi1_baro_d1;
    5938:	20 91 d7 26 	lds	r18, 0x26D7	; 0x8026d7 <g_twi1_baro_d1>
    593c:	30 91 d8 26 	lds	r19, 0x26D8	; 0x8026d8 <g_twi1_baro_d1+0x1>
    5940:	40 91 d9 26 	lds	r20, 0x26D9	; 0x8026d9 <g_twi1_baro_d1+0x2>
    5944:	50 91 da 26 	lds	r21, 0x26DA	; 0x8026da <g_twi1_baro_d1+0x3>
    5948:	29 a3       	std	Y+33, r18	; 0x21
    594a:	3a a3       	std	Y+34, r19	; 0x22
    594c:	4b a3       	std	Y+35, r20	; 0x23
    594e:	5c a3       	std	Y+36, r21	; 0x24
	uint32_t l_twi1_baro_d2 = g_twi1_baro_d2;
    5950:	40 91 d3 26 	lds	r20, 0x26D3	; 0x8026d3 <g_twi1_baro_d2>
    5954:	50 91 d4 26 	lds	r21, 0x26D4	; 0x8026d4 <g_twi1_baro_d2+0x1>
    5958:	60 91 d5 26 	lds	r22, 0x26D5	; 0x8026d5 <g_twi1_baro_d2+0x2>
    595c:	70 91 d6 26 	lds	r23, 0x26D6	; 0x8026d6 <g_twi1_baro_d2+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5960:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	/* Calculate and present Baro and Temp values when a different measurement has arrived */
	if ((l_twi1_baro_d1 != s_twi1_baro_d1) || (l_twi1_baro_d2 != s_twi1_baro_d2)) {
    5962:	89 a1       	ldd	r24, Y+33	; 0x21
    5964:	9a a1       	ldd	r25, Y+34	; 0x22
    5966:	ab a1       	ldd	r26, Y+35	; 0x23
    5968:	bc a1       	ldd	r27, Y+36	; 0x24
    596a:	89 2b       	or	r24, r25
    596c:	8a 2b       	or	r24, r26
    596e:	8b 2b       	or	r24, r27
    5970:	31 f4       	brne	.+12     	; 0x597e <task_twi1_onboard+0x678>
    5972:	41 15       	cp	r20, r1
    5974:	51 05       	cpc	r21, r1
    5976:	61 05       	cpc	r22, r1
    5978:	71 05       	cpc	r23, r1
    597a:	09 f4       	brne	.+2      	; 0x597e <task_twi1_onboard+0x678>
    597c:	fe c1       	rjmp	.+1020   	; 0x5d7a <task_twi1_onboard+0xa74>
		int32_t dT = (int32_t)l_twi1_baro_d2 - ((int32_t)g_twi1_baro_c[5] << 8);
    597e:	0f 2e       	mov	r0, r31
    5980:	fb ed       	ldi	r31, 0xDB	; 219
    5982:	2f 2e       	mov	r2, r31
    5984:	f6 e2       	ldi	r31, 0x26	; 38
    5986:	3f 2e       	mov	r3, r31
    5988:	f0 2d       	mov	r31, r0
		int32_t temp_p20 = (int32_t)(((int64_t)dT * g_twi1_baro_c[6]) >> 23);
    598a:	d1 01       	movw	r26, r2
    598c:	1a 96       	adiw	r26, 0x0a	; 10
    598e:	8d 91       	ld	r24, X+
    5990:	9c 91       	ld	r25, X
    5992:	1b 97       	sbiw	r26, 0x0b	; 11
    5994:	a0 e0       	ldi	r26, 0x00	; 0
    5996:	b0 e0       	ldi	r27, 0x00	; 0
    5998:	ba 2f       	mov	r27, r26
    599a:	a9 2f       	mov	r26, r25
    599c:	98 2f       	mov	r25, r24
    599e:	88 27       	eor	r24, r24
    59a0:	2a 01       	movw	r4, r20
    59a2:	3b 01       	movw	r6, r22
    59a4:	48 1a       	sub	r4, r24
    59a6:	59 0a       	sbc	r5, r25
    59a8:	6a 0a       	sbc	r6, r26
    59aa:	7b 0a       	sbc	r7, r27
    59ac:	a3 01       	movw	r20, r6
    59ae:	92 01       	movw	r18, r4
    59b0:	55 0f       	add	r21, r21
    59b2:	22 0b       	sbc	r18, r18
    59b4:	32 2f       	mov	r19, r18
    59b6:	a9 01       	movw	r20, r18
    59b8:	2d 87       	std	Y+13, r18	; 0x0d
    59ba:	3e 87       	std	Y+14, r19	; 0x0e
    59bc:	4f 87       	std	Y+15, r20	; 0x0f
    59be:	58 8b       	std	Y+16, r21	; 0x10
    59c0:	d1 01       	movw	r26, r2
    59c2:	1c 96       	adiw	r26, 0x0c	; 12
    59c4:	4d 91       	ld	r20, X+
    59c6:	5c 91       	ld	r21, X
    59c8:	1d 97       	sbiw	r26, 0x0d	; 13
    59ca:	a4 2c       	mov	r10, r4
    59cc:	b5 2c       	mov	r11, r5
    59ce:	c6 2c       	mov	r12, r6
    59d0:	d7 2c       	mov	r13, r7
    59d2:	ed 84       	ldd	r14, Y+13	; 0x0d
    59d4:	fe 2c       	mov	r15, r14
    59d6:	0e 2d       	mov	r16, r14
    59d8:	1e 2d       	mov	r17, r14
    59da:	24 2f       	mov	r18, r20
    59dc:	35 2f       	mov	r19, r21
    59de:	40 e0       	ldi	r20, 0x00	; 0
    59e0:	50 e0       	ldi	r21, 0x00	; 0
    59e2:	60 e0       	ldi	r22, 0x00	; 0
    59e4:	70 e0       	ldi	r23, 0x00	; 0
    59e6:	80 e0       	ldi	r24, 0x00	; 0
    59e8:	90 e0       	ldi	r25, 0x00	; 0
    59ea:	0e 94 0f 6f 	call	0xde1e	; 0xde1e <__muldi3>
    59ee:	07 e1       	ldi	r16, 0x17	; 23
    59f0:	0e 94 43 70 	call	0xe086	; 0xe086 <__ashrdi3>
    59f4:	2d 8b       	std	Y+21, r18	; 0x15
    59f6:	3e 8b       	std	Y+22, r19	; 0x16
    59f8:	4f 8b       	std	Y+23, r20	; 0x17
    59fa:	58 8f       	std	Y+24, r21	; 0x18
    59fc:	2d 89       	ldd	r18, Y+21	; 0x15
    59fe:	3e 89       	ldd	r19, Y+22	; 0x16
    5a00:	4f 89       	ldd	r20, Y+23	; 0x17
    5a02:	58 8d       	ldd	r21, Y+24	; 0x18
    5a04:	2d a7       	std	Y+45, r18	; 0x2d
    5a06:	3e a7       	std	Y+46, r19	; 0x2e
    5a08:	4f a7       	std	Y+47, r20	; 0x2f
    5a0a:	58 ab       	std	Y+48, r21	; 0x30
		int32_t temp = temp_p20 + 2000L;
    5a0c:	ba 01       	movw	r22, r20
    5a0e:	a9 01       	movw	r20, r18
    5a10:	40 53       	subi	r20, 0x30	; 48
    5a12:	58 4f       	sbci	r21, 0xF8	; 248
    5a14:	6f 4f       	sbci	r22, 0xFF	; 255
    5a16:	7f 4f       	sbci	r23, 0xFF	; 255
    5a18:	4d 8f       	std	Y+29, r20	; 0x1d
    5a1a:	5e 8f       	std	Y+30, r21	; 0x1e
    5a1c:	6f 8f       	std	Y+31, r22	; 0x1f
    5a1e:	78 a3       	std	Y+32, r23	; 0x20
		int64_t off  = ((int64_t)g_twi1_baro_c[2] << 17) + (((int64_t)g_twi1_baro_c[4] * dT) >> 6);
    5a20:	d1 01       	movw	r26, r2
    5a22:	18 96       	adiw	r26, 0x08	; 8
    5a24:	4d 91       	ld	r20, X+
    5a26:	5c 91       	ld	r21, X
    5a28:	19 97       	sbiw	r26, 0x09	; 9
    5a2a:	fe 2c       	mov	r15, r14
    5a2c:	0e 2d       	mov	r16, r14
    5a2e:	24 2f       	mov	r18, r20
    5a30:	35 2f       	mov	r19, r21
    5a32:	40 e0       	ldi	r20, 0x00	; 0
    5a34:	50 e0       	ldi	r21, 0x00	; 0
    5a36:	60 e0       	ldi	r22, 0x00	; 0
    5a38:	70 e0       	ldi	r23, 0x00	; 0
    5a3a:	80 e0       	ldi	r24, 0x00	; 0
    5a3c:	90 e0       	ldi	r25, 0x00	; 0
    5a3e:	0e 94 0f 6f 	call	0xde1e	; 0xde1e <__muldi3>
    5a42:	06 e0       	ldi	r16, 0x06	; 6
    5a44:	0e 94 43 70 	call	0xe086	; 0xe086 <__ashrdi3>
    5a48:	29 8f       	std	Y+25, r18	; 0x19
    5a4a:	3a 8f       	std	Y+26, r19	; 0x1a
    5a4c:	84 2e       	mov	r8, r20
    5a4e:	95 2e       	mov	r9, r21
    5a50:	b6 2f       	mov	r27, r22
    5a52:	a7 2f       	mov	r26, r23
    5a54:	8b 8f       	std	Y+27, r24	; 0x1b
    5a56:	9c 8f       	std	Y+28, r25	; 0x1c
    5a58:	f1 01       	movw	r30, r2
    5a5a:	a4 80       	ldd	r10, Z+4	; 0x04
    5a5c:	b5 80       	ldd	r11, Z+5	; 0x05
    5a5e:	2a 2d       	mov	r18, r10
    5a60:	3b 2d       	mov	r19, r11
    5a62:	40 e0       	ldi	r20, 0x00	; 0
    5a64:	50 e0       	ldi	r21, 0x00	; 0
    5a66:	60 e0       	ldi	r22, 0x00	; 0
    5a68:	70 e0       	ldi	r23, 0x00	; 0
    5a6a:	80 e0       	ldi	r24, 0x00	; 0
    5a6c:	90 e0       	ldi	r25, 0x00	; 0
    5a6e:	01 e1       	ldi	r16, 0x11	; 17
    5a70:	0e 94 2a 70 	call	0xe054	; 0xe054 <__ashldi3>
    5a74:	a2 2e       	mov	r10, r18
    5a76:	b3 2e       	mov	r11, r19
    5a78:	c4 2e       	mov	r12, r20
    5a7a:	d5 2e       	mov	r13, r21
    5a7c:	e6 2e       	mov	r14, r22
    5a7e:	f7 2e       	mov	r15, r23
    5a80:	08 2f       	mov	r16, r24
    5a82:	19 2f       	mov	r17, r25
    5a84:	29 8d       	ldd	r18, Y+25	; 0x19
    5a86:	3a 8d       	ldd	r19, Y+26	; 0x1a
    5a88:	48 2d       	mov	r20, r8
    5a8a:	59 2d       	mov	r21, r9
    5a8c:	6b 2f       	mov	r22, r27
    5a8e:	7a 2f       	mov	r23, r26
    5a90:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5a92:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5a94:	0e 94 61 70 	call	0xe0c2	; 0xe0c2 <__adddi3>
    5a98:	29 8f       	std	Y+25, r18	; 0x19
    5a9a:	3a 8f       	std	Y+26, r19	; 0x1a
    5a9c:	4d a3       	std	Y+37, r20	; 0x25
    5a9e:	5e a3       	std	Y+38, r21	; 0x26
    5aa0:	6f a3       	std	Y+39, r22	; 0x27
    5aa2:	78 a7       	std	Y+40, r23	; 0x28
    5aa4:	89 a7       	std	Y+41, r24	; 0x29
    5aa6:	9a a7       	std	Y+42, r25	; 0x2a
		int64_t sens = ((int64_t)g_twi1_baro_c[1] << 16) + (((int64_t)g_twi1_baro_c[3] * dT) >> 7);
    5aa8:	46 81       	ldd	r20, Z+6	; 0x06
    5aaa:	57 81       	ldd	r21, Z+7	; 0x07
    5aac:	a4 2c       	mov	r10, r4
    5aae:	b5 2c       	mov	r11, r5
    5ab0:	c6 2c       	mov	r12, r6
    5ab2:	d7 2c       	mov	r13, r7
    5ab4:	ed 84       	ldd	r14, Y+13	; 0x0d
    5ab6:	fe 2c       	mov	r15, r14
    5ab8:	0e 2d       	mov	r16, r14
    5aba:	1e 2d       	mov	r17, r14
    5abc:	24 2f       	mov	r18, r20
    5abe:	35 2f       	mov	r19, r21
    5ac0:	40 e0       	ldi	r20, 0x00	; 0
    5ac2:	50 e0       	ldi	r21, 0x00	; 0
    5ac4:	60 e0       	ldi	r22, 0x00	; 0
    5ac6:	70 e0       	ldi	r23, 0x00	; 0
    5ac8:	80 e0       	ldi	r24, 0x00	; 0
    5aca:	90 e0       	ldi	r25, 0x00	; 0
    5acc:	0e 94 0f 6f 	call	0xde1e	; 0xde1e <__muldi3>
    5ad0:	07 e0       	ldi	r16, 0x07	; 7
    5ad2:	0e 94 43 70 	call	0xe086	; 0xe086 <__ashrdi3>
    5ad6:	2b 8f       	std	Y+27, r18	; 0x1b
    5ad8:	3c 8f       	std	Y+28, r19	; 0x1c
    5ada:	84 2e       	mov	r8, r20
    5adc:	95 2e       	mov	r9, r21
    5ade:	b6 2f       	mov	r27, r22
    5ae0:	a7 2f       	mov	r26, r23
    5ae2:	8b a7       	std	Y+43, r24	; 0x2b
    5ae4:	9c a7       	std	Y+44, r25	; 0x2c
    5ae6:	f1 01       	movw	r30, r2
    5ae8:	a2 80       	ldd	r10, Z+2	; 0x02
    5aea:	b3 80       	ldd	r11, Z+3	; 0x03
    5aec:	2a 2d       	mov	r18, r10
    5aee:	3b 2d       	mov	r19, r11
    5af0:	40 e0       	ldi	r20, 0x00	; 0
    5af2:	50 e0       	ldi	r21, 0x00	; 0
    5af4:	60 e0       	ldi	r22, 0x00	; 0
    5af6:	70 e0       	ldi	r23, 0x00	; 0
    5af8:	80 e0       	ldi	r24, 0x00	; 0
    5afa:	90 e0       	ldi	r25, 0x00	; 0
    5afc:	00 e1       	ldi	r16, 0x10	; 16
    5afe:	0e 94 2a 70 	call	0xe054	; 0xe054 <__ashldi3>
    5b02:	a2 2e       	mov	r10, r18
    5b04:	b3 2e       	mov	r11, r19
    5b06:	c4 2e       	mov	r12, r20
    5b08:	d5 2e       	mov	r13, r21
    5b0a:	e6 2e       	mov	r14, r22
    5b0c:	f7 2e       	mov	r15, r23
    5b0e:	08 2f       	mov	r16, r24
    5b10:	19 2f       	mov	r17, r25
    5b12:	2b 8d       	ldd	r18, Y+27	; 0x1b
    5b14:	3c 8d       	ldd	r19, Y+28	; 0x1c
    5b16:	48 2d       	mov	r20, r8
    5b18:	59 2d       	mov	r21, r9
    5b1a:	6b 2f       	mov	r22, r27
    5b1c:	7a 2f       	mov	r23, r26
    5b1e:	8b a5       	ldd	r24, Y+43	; 0x2b
    5b20:	9c a5       	ldd	r25, Y+44	; 0x2c
    5b22:	0e 94 61 70 	call	0xe0c2	; 0xe0c2 <__adddi3>
    5b26:	32 2e       	mov	r3, r18
    5b28:	23 2e       	mov	r2, r19
    5b2a:	4b 8f       	std	Y+27, r20	; 0x1b
    5b2c:	5c 8f       	std	Y+28, r21	; 0x1c
    5b2e:	6b a7       	std	Y+43, r22	; 0x2b
    5b30:	7c a7       	std	Y+44, r23	; 0x2c
    5b32:	98 2e       	mov	r9, r24
    5b34:	89 2e       	mov	r8, r25

		/* Low temp and very low temp corrections */
		if (temp < 2000L) {
    5b36:	2d 8d       	ldd	r18, Y+29	; 0x1d
    5b38:	3e 8d       	ldd	r19, Y+30	; 0x1e
    5b3a:	4f 8d       	ldd	r20, Y+31	; 0x1f
    5b3c:	58 a1       	ldd	r21, Y+32	; 0x20
    5b3e:	20 3d       	cpi	r18, 0xD0	; 208
    5b40:	37 40       	sbci	r19, 0x07	; 7
    5b42:	41 05       	cpc	r20, r1
    5b44:	51 05       	cpc	r21, r1
    5b46:	0c f0       	brlt	.+2      	; 0x5b4a <task_twi1_onboard+0x844>
    5b48:	d0 c0       	rjmp	.+416    	; 0x5cea <task_twi1_onboard+0x9e4>
			int32_t t2 = (int32_t)(((int64_t)dT * (int64_t)dT) >> 31);
    5b4a:	a4 2c       	mov	r10, r4
    5b4c:	b5 2c       	mov	r11, r5
    5b4e:	c6 2c       	mov	r12, r6
    5b50:	d7 2c       	mov	r13, r7
    5b52:	ed 84       	ldd	r14, Y+13	; 0x0d
    5b54:	fe 2c       	mov	r15, r14
    5b56:	0e 2d       	mov	r16, r14
    5b58:	1e 2d       	mov	r17, r14
    5b5a:	24 2d       	mov	r18, r4
    5b5c:	35 2d       	mov	r19, r5
    5b5e:	46 2d       	mov	r20, r6
    5b60:	57 2d       	mov	r21, r7
    5b62:	60 2f       	mov	r22, r16
    5b64:	70 2f       	mov	r23, r16
    5b66:	80 2f       	mov	r24, r16
    5b68:	9e 2d       	mov	r25, r14
    5b6a:	0e 94 0f 6f 	call	0xde1e	; 0xde1e <__muldi3>
    5b6e:	0f e1       	ldi	r16, 0x1F	; 31
    5b70:	0e 94 43 70 	call	0xe086	; 0xe086 <__ashrdi3>
    5b74:	2d 87       	std	Y+13, r18	; 0x0d
    5b76:	3e 87       	std	Y+14, r19	; 0x0e
    5b78:	4f 87       	std	Y+15, r20	; 0x0f
    5b7a:	58 8b       	std	Y+16, r21	; 0x10
			int32_t temp_p20_2 = temp_p20 * temp_p20;
    5b7c:	2d 89       	ldd	r18, Y+21	; 0x15
    5b7e:	3e 89       	ldd	r19, Y+22	; 0x16
    5b80:	4f 89       	ldd	r20, Y+23	; 0x17
    5b82:	58 8d       	ldd	r21, Y+24	; 0x18
    5b84:	ca 01       	movw	r24, r20
    5b86:	b9 01       	movw	r22, r18
    5b88:	0e 94 6e 6e 	call	0xdcdc	; 0xdcdc <__mulsi3>
    5b8c:	2b 01       	movw	r4, r22
    5b8e:	3c 01       	movw	r6, r24
			int32_t off2 = (61 * temp_p20_2) >> 4;
    5b90:	ad e3       	ldi	r26, 0x3D	; 61
    5b92:	b0 e0       	ldi	r27, 0x00	; 0
    5b94:	9b 01       	movw	r18, r22
    5b96:	ac 01       	movw	r20, r24
    5b98:	0e 94 05 6f 	call	0xde0a	; 0xde0a <__muluhisi3>
    5b9c:	7b 01       	movw	r14, r22
    5b9e:	8c 01       	movw	r16, r24
    5ba0:	68 94       	set
    5ba2:	13 f8       	bld	r1, 3
    5ba4:	15 95       	asr	r17
    5ba6:	07 95       	ror	r16
    5ba8:	f7 94       	ror	r15
    5baa:	e7 94       	ror	r14
    5bac:	16 94       	lsr	r1
    5bae:	d1 f7       	brne	.-12     	; 0x5ba4 <task_twi1_onboard+0x89e>
			int32_t sens2 = temp_p20_2 << 1;
    5bb0:	44 0c       	add	r4, r4
    5bb2:	55 1c       	adc	r5, r5
    5bb4:	66 1c       	adc	r6, r6
    5bb6:	77 1c       	adc	r7, r7

			if (temp < -1500L) {
    5bb8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    5bba:	9e 8d       	ldd	r25, Y+30	; 0x1e
    5bbc:	af 8d       	ldd	r26, Y+31	; 0x1f
    5bbe:	b8 a1       	ldd	r27, Y+32	; 0x20
    5bc0:	84 32       	cpi	r24, 0x24	; 36
    5bc2:	9a 4f       	sbci	r25, 0xFA	; 250
    5bc4:	af 4f       	sbci	r26, 0xFF	; 255
    5bc6:	bf 4f       	sbci	r27, 0xFF	; 255
    5bc8:	c4 f5       	brge	.+112    	; 0x5c3a <task_twi1_onboard+0x934>
				int32_t temp_m15 = temp + 1500L;
    5bca:	6d a5       	ldd	r22, Y+45	; 0x2d
    5bcc:	7e a5       	ldd	r23, Y+46	; 0x2e
    5bce:	8f a5       	ldd	r24, Y+47	; 0x2f
    5bd0:	98 a9       	ldd	r25, Y+48	; 0x30
    5bd2:	64 55       	subi	r22, 0x54	; 84
    5bd4:	72 4f       	sbci	r23, 0xF2	; 242
    5bd6:	8f 4f       	sbci	r24, 0xFF	; 255
    5bd8:	9f 4f       	sbci	r25, 0xFF	; 255
				int32_t temp_m15_2 = temp_m15 * temp_m15;
    5bda:	9b 01       	movw	r18, r22
    5bdc:	ac 01       	movw	r20, r24
    5bde:	0e 94 6e 6e 	call	0xdcdc	; 0xdcdc <__mulsi3>
				off2  += 15 * temp_m15_2;
    5be2:	9b 01       	movw	r18, r22
    5be4:	ac 01       	movw	r20, r24
    5be6:	22 0f       	add	r18, r18
    5be8:	33 1f       	adc	r19, r19
    5bea:	44 1f       	adc	r20, r20
    5bec:	55 1f       	adc	r21, r21
    5bee:	dc 01       	movw	r26, r24
    5bf0:	cb 01       	movw	r24, r22
    5bf2:	82 0f       	add	r24, r18
    5bf4:	93 1f       	adc	r25, r19
    5bf6:	a4 1f       	adc	r26, r20
    5bf8:	b5 1f       	adc	r27, r21
    5bfa:	5c 01       	movw	r10, r24
    5bfc:	6d 01       	movw	r12, r26
    5bfe:	aa 0c       	add	r10, r10
    5c00:	bb 1c       	adc	r11, r11
    5c02:	cc 1c       	adc	r12, r12
    5c04:	dd 1c       	adc	r13, r13
    5c06:	aa 0c       	add	r10, r10
    5c08:	bb 1c       	adc	r11, r11
    5c0a:	cc 1c       	adc	r12, r12
    5c0c:	dd 1c       	adc	r13, r13
    5c0e:	8a 0d       	add	r24, r10
    5c10:	9b 1d       	adc	r25, r11
    5c12:	ac 1d       	adc	r26, r12
    5c14:	bd 1d       	adc	r27, r13
    5c16:	e8 0e       	add	r14, r24
    5c18:	f9 1e       	adc	r15, r25
    5c1a:	0a 1f       	adc	r16, r26
    5c1c:	1b 1f       	adc	r17, r27
				sens2 +=  8 * temp_m15_2;
    5c1e:	da 01       	movw	r26, r20
    5c20:	c9 01       	movw	r24, r18
    5c22:	88 0f       	add	r24, r24
    5c24:	99 1f       	adc	r25, r25
    5c26:	aa 1f       	adc	r26, r26
    5c28:	bb 1f       	adc	r27, r27
    5c2a:	88 0f       	add	r24, r24
    5c2c:	99 1f       	adc	r25, r25
    5c2e:	aa 1f       	adc	r26, r26
    5c30:	bb 1f       	adc	r27, r27
    5c32:	48 0e       	add	r4, r24
    5c34:	59 1e       	adc	r5, r25
    5c36:	6a 1e       	adc	r6, r26
    5c38:	7b 1e       	adc	r7, r27
			}
			temp -= t2;
    5c3a:	2d 8d       	ldd	r18, Y+29	; 0x1d
    5c3c:	3e 8d       	ldd	r19, Y+30	; 0x1e
    5c3e:	4f 8d       	ldd	r20, Y+31	; 0x1f
    5c40:	58 a1       	ldd	r21, Y+32	; 0x20
    5c42:	6d 85       	ldd	r22, Y+13	; 0x0d
    5c44:	7e 85       	ldd	r23, Y+14	; 0x0e
    5c46:	8f 85       	ldd	r24, Y+15	; 0x0f
    5c48:	98 89       	ldd	r25, Y+16	; 0x10
    5c4a:	26 1b       	sub	r18, r22
    5c4c:	37 0b       	sbc	r19, r23
    5c4e:	48 0b       	sbc	r20, r24
    5c50:	59 0b       	sbc	r21, r25
    5c52:	2d 8f       	std	Y+29, r18	; 0x1d
    5c54:	3e 8f       	std	Y+30, r19	; 0x1e
    5c56:	4f 8f       	std	Y+31, r20	; 0x1f
    5c58:	58 a3       	std	Y+32, r21	; 0x20
			off  -= off2;
    5c5a:	d8 01       	movw	r26, r16
    5c5c:	c7 01       	movw	r24, r14
    5c5e:	bb 0f       	add	r27, r27
    5c60:	88 0b       	sbc	r24, r24
    5c62:	98 2f       	mov	r25, r24
    5c64:	dc 01       	movw	r26, r24
    5c66:	8d 87       	std	Y+13, r24	; 0x0d
    5c68:	9e 87       	std	Y+14, r25	; 0x0e
    5c6a:	af 87       	std	Y+15, r26	; 0x0f
    5c6c:	b8 8b       	std	Y+16, r27	; 0x10
    5c6e:	29 8d       	ldd	r18, Y+25	; 0x19
    5c70:	3a 8d       	ldd	r19, Y+26	; 0x1a
    5c72:	4d a1       	ldd	r20, Y+37	; 0x25
    5c74:	5e a1       	ldd	r21, Y+38	; 0x26
    5c76:	6f a1       	ldd	r22, Y+39	; 0x27
    5c78:	78 a5       	ldd	r23, Y+40	; 0x28
    5c7a:	89 a5       	ldd	r24, Y+41	; 0x29
    5c7c:	9a a5       	ldd	r25, Y+42	; 0x2a
    5c7e:	ae 2c       	mov	r10, r14
    5c80:	bf 2c       	mov	r11, r15
    5c82:	c0 2e       	mov	r12, r16
    5c84:	d1 2e       	mov	r13, r17
    5c86:	ed 84       	ldd	r14, Y+13	; 0x0d
    5c88:	fe 2c       	mov	r15, r14
    5c8a:	0e 2d       	mov	r16, r14
    5c8c:	1e 2d       	mov	r17, r14
    5c8e:	0e 94 6a 70 	call	0xe0d4	; 0xe0d4 <__subdi3>
    5c92:	29 8f       	std	Y+25, r18	; 0x19
    5c94:	3a 8f       	std	Y+26, r19	; 0x1a
    5c96:	4d a3       	std	Y+37, r20	; 0x25
    5c98:	5e a3       	std	Y+38, r21	; 0x26
    5c9a:	6f a3       	std	Y+39, r22	; 0x27
    5c9c:	78 a7       	std	Y+40, r23	; 0x28
    5c9e:	89 a7       	std	Y+41, r24	; 0x29
    5ca0:	9a a7       	std	Y+42, r25	; 0x2a
			sens -= sens2;
    5ca2:	a3 01       	movw	r20, r6
    5ca4:	92 01       	movw	r18, r4
    5ca6:	55 0f       	add	r21, r21
    5ca8:	22 0b       	sbc	r18, r18
    5caa:	32 2f       	mov	r19, r18
    5cac:	a9 01       	movw	r20, r18
    5cae:	2d 87       	std	Y+13, r18	; 0x0d
    5cb0:	3e 87       	std	Y+14, r19	; 0x0e
    5cb2:	4f 87       	std	Y+15, r20	; 0x0f
    5cb4:	58 8b       	std	Y+16, r21	; 0x10
    5cb6:	23 2d       	mov	r18, r3
    5cb8:	32 2d       	mov	r19, r2
    5cba:	4b 8d       	ldd	r20, Y+27	; 0x1b
    5cbc:	5c 8d       	ldd	r21, Y+28	; 0x1c
    5cbe:	6b a5       	ldd	r22, Y+43	; 0x2b
    5cc0:	7c a5       	ldd	r23, Y+44	; 0x2c
    5cc2:	89 2d       	mov	r24, r9
    5cc4:	98 2d       	mov	r25, r8
    5cc6:	a4 2c       	mov	r10, r4
    5cc8:	b5 2c       	mov	r11, r5
    5cca:	c6 2c       	mov	r12, r6
    5ccc:	d7 2c       	mov	r13, r7
    5cce:	ed 84       	ldd	r14, Y+13	; 0x0d
    5cd0:	fe 2c       	mov	r15, r14
    5cd2:	0e 2d       	mov	r16, r14
    5cd4:	1e 2d       	mov	r17, r14
    5cd6:	0e 94 6a 70 	call	0xe0d4	; 0xe0d4 <__subdi3>
    5cda:	32 2e       	mov	r3, r18
    5cdc:	23 2e       	mov	r2, r19
    5cde:	4b 8f       	std	Y+27, r20	; 0x1b
    5ce0:	5c 8f       	std	Y+28, r21	; 0x1c
    5ce2:	6b a7       	std	Y+43, r22	; 0x2b
    5ce4:	7c a7       	std	Y+44, r23	; 0x2c
    5ce6:	98 2e       	mov	r9, r24
    5ce8:	89 2e       	mov	r8, r25

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5cea:	8f b7       	in	r24, 0x3f	; 63
    5cec:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5cee:	f8 94       	cli
	return flags;
    5cf0:	79 80       	ldd	r7, Y+1	; 0x01
		}
		int32_t p = (int32_t)((((l_twi1_baro_d1 * sens) >> 21) - off) >> 15);

		flags = cpu_irq_save();
		g_twi1_baro_temp_100 = temp;
    5cf2:	4d 8d       	ldd	r20, Y+29	; 0x1d
    5cf4:	5e 8d       	ldd	r21, Y+30	; 0x1e
    5cf6:	6f 8d       	ldd	r22, Y+31	; 0x1f
    5cf8:	78 a1       	ldd	r23, Y+32	; 0x20
    5cfa:	40 93 cf 26 	sts	0x26CF, r20	; 0x8026cf <g_twi1_baro_temp_100>
    5cfe:	50 93 d0 26 	sts	0x26D0, r21	; 0x8026d0 <g_twi1_baro_temp_100+0x1>
    5d02:	60 93 d1 26 	sts	0x26D1, r22	; 0x8026d1 <g_twi1_baro_temp_100+0x2>
    5d06:	70 93 d2 26 	sts	0x26D2, r23	; 0x8026d2 <g_twi1_baro_temp_100+0x3>
		g_twi1_baro_p_100    = p;
    5d0a:	49 a1       	ldd	r20, Y+33	; 0x21
    5d0c:	5a a1       	ldd	r21, Y+34	; 0x22
    5d0e:	6b a1       	ldd	r22, Y+35	; 0x23
    5d10:	7c a1       	ldd	r23, Y+36	; 0x24
    5d12:	9a 01       	movw	r18, r20
    5d14:	ab 01       	movw	r20, r22
    5d16:	60 e0       	ldi	r22, 0x00	; 0
    5d18:	70 e0       	ldi	r23, 0x00	; 0
    5d1a:	cb 01       	movw	r24, r22
    5d1c:	2d 87       	std	Y+13, r18	; 0x0d
    5d1e:	3e 87       	std	Y+14, r19	; 0x0e
    5d20:	4f 87       	std	Y+15, r20	; 0x0f
    5d22:	58 8b       	std	Y+16, r21	; 0x10
    5d24:	69 8b       	std	Y+17, r22	; 0x11
    5d26:	7a 8b       	std	Y+18, r23	; 0x12
    5d28:	8b 8b       	std	Y+19, r24	; 0x13
    5d2a:	9c 8b       	std	Y+20, r25	; 0x14
    5d2c:	a3 2c       	mov	r10, r3
    5d2e:	b2 2c       	mov	r11, r2
    5d30:	cb 8c       	ldd	r12, Y+27	; 0x1b
    5d32:	dc 8c       	ldd	r13, Y+28	; 0x1c
    5d34:	eb a4       	ldd	r14, Y+43	; 0x2b
    5d36:	fc a4       	ldd	r15, Y+44	; 0x2c
    5d38:	09 2d       	mov	r16, r9
    5d3a:	18 2d       	mov	r17, r8
    5d3c:	60 e0       	ldi	r22, 0x00	; 0
    5d3e:	70 e0       	ldi	r23, 0x00	; 0
    5d40:	80 e0       	ldi	r24, 0x00	; 0
    5d42:	90 e0       	ldi	r25, 0x00	; 0
    5d44:	0e 94 0f 6f 	call	0xde1e	; 0xde1e <__muldi3>
    5d48:	05 e1       	ldi	r16, 0x15	; 21
    5d4a:	0e 94 43 70 	call	0xe086	; 0xe086 <__ashrdi3>
    5d4e:	a9 8c       	ldd	r10, Y+25	; 0x19
    5d50:	ba 8c       	ldd	r11, Y+26	; 0x1a
    5d52:	cd a0       	ldd	r12, Y+37	; 0x25
    5d54:	de a0       	ldd	r13, Y+38	; 0x26
    5d56:	ef a0       	ldd	r14, Y+39	; 0x27
    5d58:	f8 a4       	ldd	r15, Y+40	; 0x28
    5d5a:	09 a5       	ldd	r16, Y+41	; 0x29
    5d5c:	1a a5       	ldd	r17, Y+42	; 0x2a
    5d5e:	0e 94 6a 70 	call	0xe0d4	; 0xe0d4 <__subdi3>
    5d62:	0f e0       	ldi	r16, 0x0F	; 15
    5d64:	0e 94 43 70 	call	0xe086	; 0xe086 <__ashrdi3>
    5d68:	20 93 cb 26 	sts	0x26CB, r18	; 0x8026cb <g_twi1_baro_p_100>
    5d6c:	30 93 cc 26 	sts	0x26CC, r19	; 0x8026cc <g_twi1_baro_p_100+0x1>
    5d70:	40 93 cd 26 	sts	0x26CD, r20	; 0x8026cd <g_twi1_baro_p_100+0x2>
    5d74:	50 93 ce 26 	sts	0x26CE, r21	; 0x8026ce <g_twi1_baro_p_100+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5d78:	7f be       	out	0x3f, r7	; 63
	}

	if (l_twi1_baro_valid) {
		task_twi1_baro(now);
	}
}
    5d7a:	e0 96       	adiw	r28, 0x30	; 48
    5d7c:	cd bf       	out	0x3d, r28	; 61
    5d7e:	de bf       	out	0x3e, r29	; 62
    5d80:	df 91       	pop	r29
    5d82:	cf 91       	pop	r28
    5d84:	1f 91       	pop	r17
    5d86:	0f 91       	pop	r16
    5d88:	ff 90       	pop	r15
    5d8a:	ef 90       	pop	r14
    5d8c:	df 90       	pop	r13
    5d8e:	cf 90       	pop	r12
    5d90:	bf 90       	pop	r11
    5d92:	af 90       	pop	r10
    5d94:	9f 90       	pop	r9
    5d96:	8f 90       	pop	r8
    5d98:	7f 90       	pop	r7
    5d9a:	6f 90       	pop	r6
    5d9c:	5f 90       	pop	r5
    5d9e:	4f 90       	pop	r4
    5da0:	3f 90       	pop	r3
    5da2:	2f 90       	pop	r2
    5da4:	08 95       	ret

00005da6 <task_twi2_lcd>:
PROGMEM_DECLARE(const char, PM_FORMAT_4F1[]);
PROGMEM_DECLARE(const char, PM_FORMAT_5F3[]);

/* TWI2 - LCD Port */
void task_twi2_lcd(uint32_t now)
{
    5da6:	2f 92       	push	r2
    5da8:	3f 92       	push	r3
    5daa:	4f 92       	push	r4
    5dac:	5f 92       	push	r5
    5dae:	6f 92       	push	r6
    5db0:	7f 92       	push	r7
    5db2:	8f 92       	push	r8
    5db4:	9f 92       	push	r9
    5db6:	af 92       	push	r10
    5db8:	bf 92       	push	r11
    5dba:	cf 92       	push	r12
    5dbc:	df 92       	push	r13
    5dbe:	ef 92       	push	r14
    5dc0:	ff 92       	push	r15
    5dc2:	0f 93       	push	r16
    5dc4:	1f 93       	push	r17
    5dc6:	cf 93       	push	r28
    5dc8:	df 93       	push	r29
    5dca:	cd b7       	in	r28, 0x3d	; 61
    5dcc:	de b7       	in	r29, 0x3e	; 62
    5dce:	a3 97       	sbiw	r28, 0x23	; 35
    5dd0:	cd bf       	out	0x3d, r28	; 61
    5dd2:	de bf       	out	0x3e, r29	; 62
    5dd4:	2b 01       	movw	r4, r22
    5dd6:	3c 01       	movw	r6, r24
	static uint16_t s_lcd_entry_cnt =  0U;
	static uint32_t s_lcd_last		= 0UL;

	if (g_twi2_lcd_version >= 0x11) {
    5dd8:	80 91 c0 26 	lds	r24, 0x26C0	; 0x8026c0 <g_twi2_lcd_version>
    5ddc:	81 31       	cpi	r24, 0x11	; 17
    5dde:	08 f4       	brcc	.+2      	; 0x5de2 <task_twi2_lcd+0x3c>
    5de0:	70 c7       	rjmp	.+3808   	; 0x6cc2 <__stack+0xcc3>
		//static uint8_t s_ofs = 0;

		/* Show current measurement data on the LCD - 8 times per second */
		if (((now - s_lcd_last) >= 128) || (now < s_lcd_last)) {
    5de2:	80 91 ec 22 	lds	r24, 0x22EC	; 0x8022ec <s_lcd_last.7784>
    5de6:	90 91 ed 22 	lds	r25, 0x22ED	; 0x8022ed <s_lcd_last.7784+0x1>
    5dea:	a0 91 ee 22 	lds	r26, 0x22EE	; 0x8022ee <s_lcd_last.7784+0x2>
    5dee:	b0 91 ef 22 	lds	r27, 0x22EF	; 0x8022ef <s_lcd_last.7784+0x3>
    5df2:	b3 01       	movw	r22, r6
    5df4:	a2 01       	movw	r20, r4
    5df6:	48 1b       	sub	r20, r24
    5df8:	59 0b       	sbc	r21, r25
    5dfa:	6a 0b       	sbc	r22, r26
    5dfc:	7b 0b       	sbc	r23, r27
    5dfe:	40 38       	cpi	r20, 0x80	; 128
    5e00:	51 05       	cpc	r21, r1
    5e02:	61 05       	cpc	r22, r1
    5e04:	71 05       	cpc	r23, r1
    5e06:	30 f4       	brcc	.+12     	; 0x5e14 <task_twi2_lcd+0x6e>
    5e08:	48 16       	cp	r4, r24
    5e0a:	59 06       	cpc	r5, r25
    5e0c:	6a 06       	cpc	r6, r26
    5e0e:	7b 06       	cpc	r7, r27
    5e10:	08 f0       	brcs	.+2      	; 0x5e14 <task_twi2_lcd+0x6e>
    5e12:	76 c7       	rjmp	.+3820   	; 0x6d00 <__stack+0xd01>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5e14:	8f b7       	in	r24, 0x3f	; 63
    5e16:	8b 87       	std	Y+11, r24	; 0x0b
	cpu_irq_disable();
    5e18:	f8 94       	cli
	return flags;
    5e1a:	8b 85       	ldd	r24, Y+11	; 0x0b
			const uint8_t col_left = 6 * 10;
			static uint8_t s_line = 2;

			irqflags_t flags = cpu_irq_save();
			bool l_twi2_lcd_repaint = g_twi2_lcd_repaint;
    5e1c:	40 91 bf 26 	lds	r20, 0x26BF	; 0x8026bf <g_twi2_lcd_repaint>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5e20:	8f bf       	out	0x3f, r24	; 63
			cpu_irq_restore(flags);

			/* Each second go to the home position */
			if (!(s_lcd_entry_cnt % 8)) {
    5e22:	80 91 ea 22 	lds	r24, 0x22EA	; 0x8022ea <s_lcd_entry_cnt.7783>
    5e26:	90 91 eb 22 	lds	r25, 0x22EB	; 0x8022eb <s_lcd_entry_cnt.7783+0x1>
    5e2a:	9c 01       	movw	r18, r24
    5e2c:	27 70       	andi	r18, 0x07	; 7
    5e2e:	33 27       	eor	r19, r19
    5e30:	23 2b       	or	r18, r19
    5e32:	19 f4       	brne	.+6      	; 0x5e3a <task_twi2_lcd+0x94>
				s_line = 2;
    5e34:	22 e0       	ldi	r18, 0x02	; 2
    5e36:	20 93 0a 20 	sts	0x200A, r18	; 0x80200a <s_line.7786>
			}

			/* Repaint all items when starting and at some interval */
			if (!(s_lcd_entry_cnt++) || l_twi2_lcd_repaint) {
    5e3a:	9c 01       	movw	r18, r24
    5e3c:	2f 5f       	subi	r18, 0xFF	; 255
    5e3e:	3f 4f       	sbci	r19, 0xFF	; 255
    5e40:	20 93 ea 22 	sts	0x22EA, r18	; 0x8022ea <s_lcd_entry_cnt.7783>
    5e44:	30 93 eb 22 	sts	0x22EB, r19	; 0x8022eb <s_lcd_entry_cnt.7783+0x1>
    5e48:	89 2b       	or	r24, r25
    5e4a:	19 f0       	breq	.+6      	; 0x5e52 <task_twi2_lcd+0xac>
    5e4c:	44 23       	and	r20, r20
    5e4e:	09 f4       	brne	.+2      	; 0x5e52 <task_twi2_lcd+0xac>
    5e50:	f5 c0       	rjmp	.+490    	; 0x603c <__stack+0x3d>
}


static void task_twi2_lcd_cls(void)
{
	twi2_waitUntilReady();
    5e52:	0e 94 66 20 	call	0x40cc	; 0x40cc <twi2_waitUntilReady>
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_CLS;
    5e56:	e8 e1       	ldi	r30, 0x18	; 24
    5e58:	f0 e2       	ldi	r31, 0x20	; 32
    5e5a:	80 e1       	ldi	r24, 0x10	; 16
    5e5c:	81 83       	std	Z+1, r24	; 0x01
	twi2_packet.length = 0;
    5e5e:	10 86       	std	Z+8, r1	; 0x08
    5e60:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    5e62:	40 e0       	ldi	r20, 0x00	; 0
    5e64:	bf 01       	movw	r22, r30
    5e66:	80 e8       	ldi	r24, 0x80	; 128
    5e68:	94 e0       	ldi	r25, 0x04	; 4
    5e6a:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    5e6e:	65 e0       	ldi	r22, 0x05	; 5
    5e70:	70 e0       	ldi	r23, 0x00	; 0
    5e72:	80 e0       	ldi	r24, 0x00	; 0
    5e74:	90 e0       	ldi	r25, 0x00	; 0
    5e76:	0e 94 87 1f 	call	0x3f0e	; 0x3f0e <__portable_avr_delay_cycles>
{
	uint8_t line;

	/* The header line */
	task_twi2_lcd_cls();
	task_twi2_lcd_str(6 * 10, 2, "FindMeSAT");
    5e7a:	44 e3       	ldi	r20, 0x34	; 52
    5e7c:	51 e2       	ldi	r21, 0x21	; 33
    5e7e:	62 e0       	ldi	r22, 0x02	; 2
    5e80:	8c e3       	ldi	r24, 0x3C	; 60
    5e82:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 30, 2, "by DF4IAH");
    5e86:	4e e3       	ldi	r20, 0x3E	; 62
    5e88:	51 e2       	ldi	r21, 0x21	; 33
    5e8a:	62 e0       	ldi	r22, 0x02	; 2
    5e8c:	84 eb       	ldi	r24, 0xB4	; 180
    5e8e:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>

	/* A tiny satellite */
	task_twi2_lcd_circ( 9, 4, 3, true, 1);
    5e92:	01 e0       	ldi	r16, 0x01	; 1
    5e94:	21 e0       	ldi	r18, 0x01	; 1
    5e96:	43 e0       	ldi	r20, 0x03	; 3
    5e98:	64 e0       	ldi	r22, 0x04	; 4
    5e9a:	89 e0       	ldi	r24, 0x09	; 9
    5e9c:	0e 94 62 21 	call	0x42c4	; 0x42c4 <task_twi2_lcd_circ>
	task_twi2_lcd_rect( 1, 2, 6, 4, false, 1);
    5ea0:	ee 24       	eor	r14, r14
    5ea2:	e3 94       	inc	r14
    5ea4:	00 e0       	ldi	r16, 0x00	; 0
    5ea6:	24 e0       	ldi	r18, 0x04	; 4
    5ea8:	46 e0       	ldi	r20, 0x06	; 6
    5eaa:	62 e0       	ldi	r22, 0x02	; 2
    5eac:	81 e0       	ldi	r24, 0x01	; 1
    5eae:	0e 94 35 21 	call	0x426a	; 0x426a <task_twi2_lcd_rect>
	task_twi2_lcd_rect(12, 2, 6, 4, false, 1);
    5eb2:	24 e0       	ldi	r18, 0x04	; 4
    5eb4:	46 e0       	ldi	r20, 0x06	; 6
    5eb6:	62 e0       	ldi	r22, 0x02	; 2
    5eb8:	8c e0       	ldi	r24, 0x0C	; 12
    5eba:	0e 94 35 21 	call	0x426a	; 0x426a <task_twi2_lcd_rect>

	/* Header line separator */
	task_twi2_lcd_line(0, 11, 239, 11, 1);
    5ebe:	01 e0       	ldi	r16, 0x01	; 1
    5ec0:	2b e0       	ldi	r18, 0x0B	; 11
    5ec2:	4f ee       	ldi	r20, 0xEF	; 239
    5ec4:	6b e0       	ldi	r22, 0x0B	; 11
    5ec6:	80 e0       	ldi	r24, 0x00	; 0
    5ec8:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>

	if (g_adc_enabled) {
    5ecc:	80 91 65 20 	lds	r24, 0x2065	; 0x802065 <g_adc_enabled>
    5ed0:	88 23       	and	r24, r24
    5ed2:	21 f1       	breq	.+72     	; 0x5f1c <task_twi2_lcd+0x176>
		/* Left measurement names */
		line = 2;
		task_twi2_lcd_str(6 *  0, (line++) * 10, "mP Temp =");
    5ed4:	48 e4       	ldi	r20, 0x48	; 72
    5ed6:	51 e2       	ldi	r21, 0x21	; 33
    5ed8:	64 e1       	ldi	r22, 0x14	; 20
    5eda:	80 e0       	ldi	r24, 0x00	; 0
    5edc:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  3, (line++) * 10,    "Vusb =");
    5ee0:	42 e5       	ldi	r20, 0x52	; 82
    5ee2:	51 e2       	ldi	r21, 0x21	; 33
    5ee4:	6e e1       	ldi	r22, 0x1E	; 30
    5ee6:	82 e1       	ldi	r24, 0x12	; 18
    5ee8:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  3, (line++) * 10,    "Vbat =");
    5eec:	49 e5       	ldi	r20, 0x59	; 89
    5eee:	51 e2       	ldi	r21, 0x21	; 33
    5ef0:	68 e2       	ldi	r22, 0x28	; 40
    5ef2:	82 e1       	ldi	r24, 0x12	; 18
    5ef4:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, "Vvctcxo =");
    5ef8:	40 e6       	ldi	r20, 0x60	; 96
    5efa:	51 e2       	ldi	r21, 0x21	; 33
    5efc:	62 e3       	ldi	r22, 0x32	; 50
    5efe:	80 e0       	ldi	r24, 0x00	; 0
    5f00:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, "Vioadc4 =");
    5f04:	4a e6       	ldi	r20, 0x6A	; 106
    5f06:	51 e2       	ldi	r21, 0x21	; 33
    5f08:	6c e3       	ldi	r22, 0x3C	; 60
    5f0a:	80 e0       	ldi	r24, 0x00	; 0
    5f0c:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, "Vioadc5 =");
    5f10:	44 e7       	ldi	r20, 0x74	; 116
    5f12:	51 e2       	ldi	r21, 0x21	; 33
    5f14:	66 e4       	ldi	r22, 0x46	; 70
    5f16:	80 e0       	ldi	r24, 0x00	; 0
    5f18:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
		line++;
	} else {
		line = 9;
	}

	task_twi2_lcd_str(6 *  0, (line++) * 10, "Ba_Temp =");
    5f1c:	4e e7       	ldi	r20, 0x7E	; 126
    5f1e:	51 e2       	ldi	r21, 0x21	; 33
    5f20:	6a e5       	ldi	r22, 0x5A	; 90
    5f22:	80 e0       	ldi	r24, 0x00	; 0
    5f24:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
	task_twi2_lcd_str(6 *  0, (line++) * 10, "Ba_Pres =");
    5f28:	48 e8       	ldi	r20, 0x88	; 136
    5f2a:	51 e2       	ldi	r21, 0x21	; 33
    5f2c:	64 e6       	ldi	r22, 0x64	; 100
    5f2e:	80 e0       	ldi	r24, 0x00	; 0
    5f30:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
	task_twi2_lcd_str(6 *  0, (line++) * 10, "Hy_Temp =");
    5f34:	42 e9       	ldi	r20, 0x92	; 146
    5f36:	51 e2       	ldi	r21, 0x21	; 33
    5f38:	6e e6       	ldi	r22, 0x6E	; 110
    5f3a:	80 e0       	ldi	r24, 0x00	; 0
    5f3c:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
	task_twi2_lcd_str(6 *  0, (line++) * 10, "Hy_RelH =");
    5f40:	4c e9       	ldi	r20, 0x9C	; 156
    5f42:	51 e2       	ldi	r21, 0x21	; 33
    5f44:	68 e7       	ldi	r22, 0x78	; 120
    5f46:	80 e0       	ldi	r24, 0x00	; 0
    5f48:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>

	if (g_adc_enabled) {
    5f4c:	80 91 65 20 	lds	r24, 0x2065	; 0x802065 <g_adc_enabled>
    5f50:	88 23       	and	r24, r24
    5f52:	21 f1       	breq	.+72     	; 0x5f9c <task_twi2_lcd+0x1f6>
		/* Left measurement units */
		line = 2;
		task_twi2_lcd_str(6 * 16, (line++) * 10, "C");
    5f54:	46 ea       	ldi	r20, 0xA6	; 166
    5f56:	51 e2       	ldi	r21, 0x21	; 33
    5f58:	64 e1       	ldi	r22, 0x14	; 20
    5f5a:	80 e6       	ldi	r24, 0x60	; 96
    5f5c:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5f60:	48 ea       	ldi	r20, 0xA8	; 168
    5f62:	51 e2       	ldi	r21, 0x21	; 33
    5f64:	6e e1       	ldi	r22, 0x1E	; 30
    5f66:	80 e6       	ldi	r24, 0x60	; 96
    5f68:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5f6c:	48 ea       	ldi	r20, 0xA8	; 168
    5f6e:	51 e2       	ldi	r21, 0x21	; 33
    5f70:	68 e2       	ldi	r22, 0x28	; 40
    5f72:	80 e6       	ldi	r24, 0x60	; 96
    5f74:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5f78:	48 ea       	ldi	r20, 0xA8	; 168
    5f7a:	51 e2       	ldi	r21, 0x21	; 33
    5f7c:	62 e3       	ldi	r22, 0x32	; 50
    5f7e:	80 e6       	ldi	r24, 0x60	; 96
    5f80:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5f84:	48 ea       	ldi	r20, 0xA8	; 168
    5f86:	51 e2       	ldi	r21, 0x21	; 33
    5f88:	6c e3       	ldi	r22, 0x3C	; 60
    5f8a:	80 e6       	ldi	r24, 0x60	; 96
    5f8c:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5f90:	48 ea       	ldi	r20, 0xA8	; 168
    5f92:	51 e2       	ldi	r21, 0x21	; 33
    5f94:	66 e4       	ldi	r22, 0x46	; 70
    5f96:	80 e6       	ldi	r24, 0x60	; 96
    5f98:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
		line++;
	} else {
		line = 9;
	}

	task_twi2_lcd_str(6 * 16, (line++) * 10, "C");
    5f9c:	46 ea       	ldi	r20, 0xA6	; 166
    5f9e:	51 e2       	ldi	r21, 0x21	; 33
    5fa0:	6a e5       	ldi	r22, 0x5A	; 90
    5fa2:	80 e6       	ldi	r24, 0x60	; 96
    5fa4:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 18, (line++) * 10, "hPa");
    5fa8:	4a ea       	ldi	r20, 0xAA	; 170
    5faa:	51 e2       	ldi	r21, 0x21	; 33
    5fac:	64 e6       	ldi	r22, 0x64	; 100
    5fae:	8c e6       	ldi	r24, 0x6C	; 108
    5fb0:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 16, (line++) * 10, "C");
    5fb4:	46 ea       	ldi	r20, 0xA6	; 166
    5fb6:	51 e2       	ldi	r21, 0x21	; 33
    5fb8:	6e e6       	ldi	r22, 0x6E	; 110
    5fba:	80 e6       	ldi	r24, 0x60	; 96
    5fbc:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 16, (line++) * 10, "%");
    5fc0:	4e ea       	ldi	r20, 0xAE	; 174
    5fc2:	51 e2       	ldi	r21, 0x21	; 33
    5fc4:	68 e7       	ldi	r22, 0x78	; 120
    5fc6:	80 e6       	ldi	r24, 0x60	; 96
    5fc8:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
		const uint8_t plot_gyro_center_x_Y	= 150 + 30;
		const uint8_t plot_gyro_center_x_Z	= 150 + 60;
		const uint8_t plot_gyro_center_y	= 100;
		const uint8_t plot_gyro_radius		= 14;

		task_twi2_lcd_circ(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_radius, false, 1);
    5fcc:	01 e0       	ldi	r16, 0x01	; 1
    5fce:	20 e0       	ldi	r18, 0x00	; 0
    5fd0:	4e e0       	ldi	r20, 0x0E	; 14
    5fd2:	64 e6       	ldi	r22, 0x64	; 100
    5fd4:	86 e9       	ldi	r24, 0x96	; 150
    5fd6:	0e 94 62 21 	call	0x42c4	; 0x42c4 <task_twi2_lcd_circ>
		task_twi2_lcd_circ(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_radius, false, 1);
    5fda:	20 e0       	ldi	r18, 0x00	; 0
    5fdc:	4e e0       	ldi	r20, 0x0E	; 14
    5fde:	64 e6       	ldi	r22, 0x64	; 100
    5fe0:	84 eb       	ldi	r24, 0xB4	; 180
    5fe2:	0e 94 62 21 	call	0x42c4	; 0x42c4 <task_twi2_lcd_circ>
		task_twi2_lcd_circ(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_radius, false, 1);
    5fe6:	20 e0       	ldi	r18, 0x00	; 0
    5fe8:	4e e0       	ldi	r20, 0x0E	; 14
    5fea:	64 e6       	ldi	r22, 0x64	; 100
    5fec:	82 ed       	ldi	r24, 0xD2	; 210
    5fee:	0e 94 62 21 	call	0x42c4	; 0x42c4 <task_twi2_lcd_circ>

		task_twi2_lcd_str(plot_gyro_center_x_X - 4, plot_gyro_center_y + plot_gyro_radius + 4, "Gx");
    5ff2:	40 eb       	ldi	r20, 0xB0	; 176
    5ff4:	51 e2       	ldi	r21, 0x21	; 33
    5ff6:	66 e7       	ldi	r22, 0x76	; 118
    5ff8:	82 e9       	ldi	r24, 0x92	; 146
    5ffa:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
		task_twi2_lcd_str(plot_gyro_center_x_Y - 4, plot_gyro_center_y + plot_gyro_radius + 4, "Gy");
    5ffe:	43 eb       	ldi	r20, 0xB3	; 179
    6000:	51 e2       	ldi	r21, 0x21	; 33
    6002:	66 e7       	ldi	r22, 0x76	; 118
    6004:	80 eb       	ldi	r24, 0xB0	; 176
    6006:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
		task_twi2_lcd_str(plot_gyro_center_x_Z - 4, plot_gyro_center_y + plot_gyro_radius + 4, "Gz");
    600a:	46 eb       	ldi	r20, 0xB6	; 182
    600c:	51 e2       	ldi	r21, 0x21	; 33
    600e:	66 e7       	ldi	r22, 0x76	; 118
    6010:	8e ec       	ldi	r24, 0xCE	; 206
    6012:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
	}

	/* Magnetic & Accel */
	{
		task_twi2_lcd_str(113, 72, "Magnetics");
    6016:	49 eb       	ldi	r20, 0xB9	; 185
    6018:	51 e2       	ldi	r21, 0x21	; 33
    601a:	68 e4       	ldi	r22, 0x48	; 72
    601c:	81 e7       	ldi	r24, 0x71	; 113
    601e:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>
		task_twi2_lcd_str(196, 72, "Accel.");
    6022:	43 ec       	ldi	r20, 0xC3	; 195
    6024:	51 e2       	ldi	r21, 0x21	; 33
    6026:	68 e4       	ldi	r22, 0x48	; 72
    6028:	84 ec       	ldi	r24, 0xC4	; 196
    602a:	0e 94 cf 20 	call	0x419e	; 0x419e <task_twi2_lcd_str>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    602e:	8f b7       	in	r24, 0x3f	; 63
    6030:	8a 87       	std	Y+10, r24	; 0x0a
	cpu_irq_disable();
    6032:	f8 94       	cli
	return flags;
    6034:	8a 85       	ldd	r24, Y+10	; 0x0a
			/* Repaint all items when starting and at some interval */
			if (!(s_lcd_entry_cnt++) || l_twi2_lcd_repaint) {
				task_twi2_lcd_header();

				flags = cpu_irq_save();
				g_twi2_lcd_repaint = false;
    6036:	10 92 bf 26 	sts	0x26BF, r1	; 0x8026bf <g_twi2_lcd_repaint>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    603a:	8f bf       	out	0x3f, r24	; 63
				s_lcd_entry_cnt = 0;
			#endif
			}

			/* Update Gfx twice a second */
			if (!(s_lcd_entry_cnt % 4)) {
    603c:	80 91 ea 22 	lds	r24, 0x22EA	; 0x8022ea <s_lcd_entry_cnt.7783>
    6040:	90 91 eb 22 	lds	r25, 0x22EB	; 0x8022eb <s_lcd_entry_cnt.7783+0x1>
    6044:	83 70       	andi	r24, 0x03	; 3
    6046:	99 27       	eor	r25, r25
    6048:	89 2b       	or	r24, r25
    604a:	09 f0       	breq	.+2      	; 0x604e <__stack+0x4f>
    604c:	90 c4       	rjmp	.+2336   	; 0x696e <__stack+0x96f>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    604e:	8f b7       	in	r24, 0x3f	; 63
    6050:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_disable();
    6052:	f8 94       	cli
	return flags;
    6054:	89 85       	ldd	r24, Y+9	; 0x09
					static int8_t s_p3x = 0;
					static int8_t s_p3y = 0;

					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int32_t l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
    6056:	20 91 f6 26 	lds	r18, 0x26F6	; 0x8026f6 <g_twi1_gyro_2_mag_x_nT>
    605a:	30 91 f7 26 	lds	r19, 0x26F7	; 0x8026f7 <g_twi1_gyro_2_mag_x_nT+0x1>
    605e:	40 91 f8 26 	lds	r20, 0x26F8	; 0x8026f8 <g_twi1_gyro_2_mag_x_nT+0x2>
    6062:	50 91 f9 26 	lds	r21, 0x26F9	; 0x8026f9 <g_twi1_gyro_2_mag_x_nT+0x3>
    6066:	2c 87       	std	Y+12, r18	; 0x0c
    6068:	3d 87       	std	Y+13, r19	; 0x0d
    606a:	4e 87       	std	Y+14, r20	; 0x0e
    606c:	5f 87       	std	Y+15, r21	; 0x0f
					int32_t l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
    606e:	80 90 f2 26 	lds	r8, 0x26F2	; 0x8026f2 <g_twi1_gyro_2_mag_y_nT>
    6072:	90 90 f3 26 	lds	r9, 0x26F3	; 0x8026f3 <g_twi1_gyro_2_mag_y_nT+0x1>
    6076:	a0 90 f4 26 	lds	r10, 0x26F4	; 0x8026f4 <g_twi1_gyro_2_mag_y_nT+0x2>
    607a:	b0 90 f5 26 	lds	r11, 0x26F5	; 0x8026f5 <g_twi1_gyro_2_mag_y_nT+0x3>
					int32_t l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
    607e:	20 91 ee 26 	lds	r18, 0x26EE	; 0x8026ee <g_twi1_gyro_2_mag_z_nT>
    6082:	30 91 ef 26 	lds	r19, 0x26EF	; 0x8026ef <g_twi1_gyro_2_mag_z_nT+0x1>
    6086:	40 91 f0 26 	lds	r20, 0x26F0	; 0x8026f0 <g_twi1_gyro_2_mag_z_nT+0x2>
    608a:	50 91 f1 26 	lds	r21, 0x26F1	; 0x8026f1 <g_twi1_gyro_2_mag_z_nT+0x3>
    608e:	28 8b       	std	Y+16, r18	; 0x10
    6090:	39 8b       	std	Y+17, r19	; 0x11
    6092:	4a 8b       	std	Y+18, r20	; 0x12
    6094:	5b 8b       	std	Y+19, r21	; 0x13
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6096:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* Removing old lines first */
					task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - s_length / 3000.f, 3, s_length / 3000.f, true, 0);
    6098:	20 e0       	ldi	r18, 0x00	; 0
    609a:	30 e8       	ldi	r19, 0x80	; 128
    609c:	4b e3       	ldi	r20, 0x3B	; 59
    609e:	55 e4       	ldi	r21, 0x45	; 69
    60a0:	60 91 e6 22 	lds	r22, 0x22E6	; 0x8022e6 <s_length.7793>
    60a4:	70 91 e7 22 	lds	r23, 0x22E7	; 0x8022e7 <s_length.7793+0x1>
    60a8:	80 91 e8 22 	lds	r24, 0x22E8	; 0x8022e8 <s_length.7793+0x2>
    60ac:	90 91 e9 22 	lds	r25, 0x22E9	; 0x8022e9 <s_length.7793+0x3>
    60b0:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    60b4:	6b 01       	movw	r12, r22
    60b6:	7c 01       	movw	r14, r24
    60b8:	0e 94 74 6b 	call	0xd6e8	; 0xd6e8 <__fixunssfsi>
    60bc:	16 2f       	mov	r17, r22
    60be:	a7 01       	movw	r20, r14
    60c0:	96 01       	movw	r18, r12
    60c2:	60 e0       	ldi	r22, 0x00	; 0
    60c4:	70 e0       	ldi	r23, 0x00	; 0
    60c6:	80 e8       	ldi	r24, 0x80	; 128
    60c8:	92 e4       	ldi	r25, 0x42	; 66
    60ca:	0e 94 9b 6a 	call	0xd536	; 0xd536 <__subsf3>
    60ce:	0e 94 74 6b 	call	0xd6e8	; 0xd6e8 <__fixunssfsi>
    60d2:	e1 2c       	mov	r14, r1
    60d4:	01 e0       	ldi	r16, 0x01	; 1
    60d6:	21 2f       	mov	r18, r17
    60d8:	43 e0       	ldi	r20, 0x03	; 3
    60da:	82 e7       	ldi	r24, 0x72	; 114
    60dc:	0e 94 35 21 	call	0x426a	; 0x426a <task_twi2_lcd_rect>
					task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + s_p1x, plot_mag_center_y + s_p1y, 0);
    60e0:	20 91 e5 22 	lds	r18, 0x22E5	; 0x8022e5 <s_p1y.7795>
    60e4:	28 5d       	subi	r18, 0xD8	; 216
    60e6:	40 91 e4 22 	lds	r20, 0x22E4	; 0x8022e4 <s_p1x.7794>
    60ea:	4a 56       	subi	r20, 0x6A	; 106
    60ec:	00 e0       	ldi	r16, 0x00	; 0
    60ee:	68 e2       	ldi	r22, 0x28	; 40
    60f0:	86 e9       	ldi	r24, 0x96	; 150
    60f2:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_mag_center_x + s_p1x,	plot_mag_center_y + s_p1y,	plot_mag_center_x + s_p2x, plot_mag_center_y + s_p2y, 0);
    60f6:	20 91 e3 22 	lds	r18, 0x22E3	; 0x8022e3 <s_p2y.7797>
    60fa:	28 5d       	subi	r18, 0xD8	; 216
    60fc:	40 91 e2 22 	lds	r20, 0x22E2	; 0x8022e2 <s_p2x.7796>
    6100:	4a 56       	subi	r20, 0x6A	; 106
    6102:	60 91 e5 22 	lds	r22, 0x22E5	; 0x8022e5 <s_p1y.7795>
    6106:	68 5d       	subi	r22, 0xD8	; 216
    6108:	80 91 e4 22 	lds	r24, 0x22E4	; 0x8022e4 <s_p1x.7794>
    610c:	8a 56       	subi	r24, 0x6A	; 106
    610e:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_mag_center_x + s_p2x,	plot_mag_center_y + s_p2y,	plot_mag_center_x + s_p3x, plot_mag_center_y + s_p3y, 0);
    6112:	20 91 e1 22 	lds	r18, 0x22E1	; 0x8022e1 <s_p3y.7799>
    6116:	28 5d       	subi	r18, 0xD8	; 216
    6118:	40 91 e0 22 	lds	r20, 0x22E0	; 0x8022e0 <s_p3x.7798>
    611c:	4a 56       	subi	r20, 0x6A	; 106
    611e:	60 91 e3 22 	lds	r22, 0x22E3	; 0x8022e3 <s_p2y.7797>
    6122:	68 5d       	subi	r22, 0xD8	; 216
    6124:	80 91 e2 22 	lds	r24, 0x22E2	; 0x8022e2 <s_p2x.7796>
    6128:	8a 56       	subi	r24, 0x6A	; 106
    612a:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>

					/* Draw center point */
					task_twi2_lcd_circ(plot_mag_center_x, plot_mag_center_y, 1, true, 1);
    612e:	01 e0       	ldi	r16, 0x01	; 1
    6130:	21 e0       	ldi	r18, 0x01	; 1
    6132:	41 e0       	ldi	r20, 0x01	; 1
    6134:	68 e2       	ldi	r22, 0x28	; 40
    6136:	86 e9       	ldi	r24, 0x96	; 150
    6138:	0e 94 62 21 	call	0x42c4	; 0x42c4 <task_twi2_lcd_circ>

					/* Draw new lines */
					{
						float l_length = pow(pow(l_twi1_gyro_2_mag_x_nT, 2.0) + pow(l_twi1_gyro_2_mag_y_nT, 2.0) + pow(l_twi1_gyro_2_mag_z_nT, 2.0), 0.5);
    613c:	6c 85       	ldd	r22, Y+12	; 0x0c
    613e:	7d 85       	ldd	r23, Y+13	; 0x0d
    6140:	8e 85       	ldd	r24, Y+14	; 0x0e
    6142:	9f 85       	ldd	r25, Y+15	; 0x0f
    6144:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    6148:	6c 87       	std	Y+12, r22	; 0x0c
    614a:	7d 87       	std	Y+13, r23	; 0x0d
    614c:	8e 87       	std	Y+14, r24	; 0x0e
    614e:	9f 87       	std	Y+15, r25	; 0x0f
    6150:	c5 01       	movw	r24, r10
    6152:	b4 01       	movw	r22, r8
    6154:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    6158:	6c 8b       	std	Y+20, r22	; 0x14
    615a:	7d 8b       	std	Y+21, r23	; 0x15
    615c:	8e 8b       	std	Y+22, r24	; 0x16
    615e:	9f 8b       	std	Y+23, r25	; 0x17
    6160:	68 89       	ldd	r22, Y+16	; 0x10
    6162:	79 89       	ldd	r23, Y+17	; 0x11
    6164:	8a 89       	ldd	r24, Y+18	; 0x12
    6166:	9b 89       	ldd	r25, Y+19	; 0x13
    6168:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    616c:	68 8b       	std	Y+16, r22	; 0x10
    616e:	79 8b       	std	Y+17, r23	; 0x11
    6170:	8a 8b       	std	Y+18, r24	; 0x12
    6172:	9b 8b       	std	Y+19, r25	; 0x13
    6174:	2c 85       	ldd	r18, Y+12	; 0x0c
    6176:	3d 85       	ldd	r19, Y+13	; 0x0d
    6178:	4e 85       	ldd	r20, Y+14	; 0x0e
    617a:	5f 85       	ldd	r21, Y+15	; 0x0f
    617c:	ca 01       	movw	r24, r20
    617e:	b9 01       	movw	r22, r18
    6180:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    6184:	6b 01       	movw	r12, r22
    6186:	7c 01       	movw	r14, r24
    6188:	2c 89       	ldd	r18, Y+20	; 0x14
    618a:	3d 89       	ldd	r19, Y+21	; 0x15
    618c:	4e 89       	ldd	r20, Y+22	; 0x16
    618e:	5f 89       	ldd	r21, Y+23	; 0x17
    6190:	ca 01       	movw	r24, r20
    6192:	b9 01       	movw	r22, r18
    6194:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    6198:	9b 01       	movw	r18, r22
    619a:	ac 01       	movw	r20, r24
    619c:	c7 01       	movw	r24, r14
    619e:	b6 01       	movw	r22, r12
    61a0:	0e 94 9c 6a 	call	0xd538	; 0xd538 <__addsf3>
    61a4:	6b 01       	movw	r12, r22
    61a6:	7c 01       	movw	r14, r24
    61a8:	28 89       	ldd	r18, Y+16	; 0x10
    61aa:	39 89       	ldd	r19, Y+17	; 0x11
    61ac:	4a 89       	ldd	r20, Y+18	; 0x12
    61ae:	5b 89       	ldd	r21, Y+19	; 0x13
    61b0:	ca 01       	movw	r24, r20
    61b2:	b9 01       	movw	r22, r18
    61b4:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    61b8:	9b 01       	movw	r18, r22
    61ba:	ac 01       	movw	r20, r24
    61bc:	c7 01       	movw	r24, r14
    61be:	b6 01       	movw	r22, r12
    61c0:	0e 94 9c 6a 	call	0xd538	; 0xd538 <__addsf3>
    61c4:	20 e0       	ldi	r18, 0x00	; 0
    61c6:	30 e0       	ldi	r19, 0x00	; 0
    61c8:	40 e0       	ldi	r20, 0x00	; 0
    61ca:	5f e3       	ldi	r21, 0x3F	; 63
    61cc:	0e 94 f2 6c 	call	0xd9e4	; 0xd9e4 <pow>
    61d0:	f6 2e       	mov	r15, r22
    61d2:	c7 2e       	mov	r12, r23
    61d4:	38 2e       	mov	r3, r24
    61d6:	29 2e       	mov	r2, r25
						if (!l_length) {
    61d8:	20 e0       	ldi	r18, 0x00	; 0
    61da:	30 e0       	ldi	r19, 0x00	; 0
    61dc:	a9 01       	movw	r20, r18
    61de:	0e 94 00 6b 	call	0xd600	; 0xd600 <__cmpsf2>
    61e2:	81 11       	cpse	r24, r1
    61e4:	09 c0       	rjmp	.+18     	; 0x61f8 <__stack+0x1f9>
							l_length = 1.f;
    61e6:	f1 2c       	mov	r15, r1
    61e8:	c1 2c       	mov	r12, r1
    61ea:	68 94       	set
    61ec:	33 24       	eor	r3, r3
    61ee:	37 f8       	bld	r3, 7
    61f0:	0f 2e       	mov	r0, r31
    61f2:	ff e3       	ldi	r31, 0x3F	; 63
    61f4:	2f 2e       	mov	r2, r31
    61f6:	f0 2d       	mov	r31, r0
						}

						float l_twi1_gyro_2_mag_x_norm = l_twi1_gyro_2_mag_x_nT / l_length;
						float l_twi1_gyro_2_mag_y_norm = l_twi1_gyro_2_mag_y_nT / l_length;
						float l_twi1_gyro_2_mag_z_norm = l_twi1_gyro_2_mag_z_nT / l_length;
						uint8_t p1x =       (l_twi1_gyro_2_mag_x_norm * 12.5);
    61f8:	2f 2d       	mov	r18, r15
    61fa:	3c 2d       	mov	r19, r12
    61fc:	43 2d       	mov	r20, r3
    61fe:	52 2d       	mov	r21, r2
    6200:	6c 85       	ldd	r22, Y+12	; 0x0c
    6202:	7d 85       	ldd	r23, Y+13	; 0x0d
    6204:	8e 85       	ldd	r24, Y+14	; 0x0e
    6206:	9f 85       	ldd	r25, Y+15	; 0x0f
    6208:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    620c:	20 e0       	ldi	r18, 0x00	; 0
    620e:	30 e0       	ldi	r19, 0x00	; 0
    6210:	48 e4       	ldi	r20, 0x48	; 72
    6212:	51 e4       	ldi	r21, 0x41	; 65
    6214:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    6218:	4b 01       	movw	r8, r22
    621a:	5c 01       	movw	r10, r24
    621c:	0e 94 74 6b 	call	0xd6e8	; 0xd6e8 <__fixunssfsi>
    6220:	d6 2e       	mov	r13, r22
						uint8_t p1y =      -(l_twi1_gyro_2_mag_x_norm * 12.5);
    6222:	c5 01       	movw	r24, r10
    6224:	b4 01       	movw	r22, r8
    6226:	90 58       	subi	r25, 0x80	; 128
    6228:	0e 94 74 6b 	call	0xd6e8	; 0xd6e8 <__fixunssfsi>
    622c:	16 2f       	mov	r17, r22
						uint8_t p2x = p1x + (l_twi1_gyro_2_mag_y_norm * 25);
    622e:	2f 2d       	mov	r18, r15
    6230:	3c 2d       	mov	r19, r12
    6232:	43 2d       	mov	r20, r3
    6234:	52 2d       	mov	r21, r2
    6236:	6c 89       	ldd	r22, Y+20	; 0x14
    6238:	7d 89       	ldd	r23, Y+21	; 0x15
    623a:	8e 89       	ldd	r24, Y+22	; 0x16
    623c:	9f 89       	ldd	r25, Y+23	; 0x17
    623e:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    6242:	20 e0       	ldi	r18, 0x00	; 0
    6244:	30 e0       	ldi	r19, 0x00	; 0
    6246:	48 ec       	ldi	r20, 0xC8	; 200
    6248:	51 e4       	ldi	r21, 0x41	; 65
    624a:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    624e:	4b 01       	movw	r8, r22
    6250:	5c 01       	movw	r10, r24
    6252:	6d 2d       	mov	r22, r13
    6254:	70 e0       	ldi	r23, 0x00	; 0
    6256:	80 e0       	ldi	r24, 0x00	; 0
    6258:	90 e0       	ldi	r25, 0x00	; 0
    625a:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    625e:	9b 01       	movw	r18, r22
    6260:	ac 01       	movw	r20, r24
    6262:	c5 01       	movw	r24, r10
    6264:	b4 01       	movw	r22, r8
    6266:	0e 94 9c 6a 	call	0xd538	; 0xd538 <__addsf3>
    626a:	0e 94 74 6b 	call	0xd6e8	; 0xd6e8 <__fixunssfsi>
    626e:	6c 87       	std	Y+12, r22	; 0x0c
						uint8_t p2y = p1y;
						uint8_t p3x = p2x;
						uint8_t p3y = p2y + (l_twi1_gyro_2_mag_z_norm * 25);
    6270:	2f 2d       	mov	r18, r15
    6272:	3c 2d       	mov	r19, r12
    6274:	43 2d       	mov	r20, r3
    6276:	52 2d       	mov	r21, r2
    6278:	68 89       	ldd	r22, Y+16	; 0x10
    627a:	79 89       	ldd	r23, Y+17	; 0x11
    627c:	8a 89       	ldd	r24, Y+18	; 0x12
    627e:	9b 89       	ldd	r25, Y+19	; 0x13
    6280:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    6284:	20 e0       	ldi	r18, 0x00	; 0
    6286:	30 e0       	ldi	r19, 0x00	; 0
    6288:	48 ec       	ldi	r20, 0xC8	; 200
    628a:	51 e4       	ldi	r21, 0x41	; 65
    628c:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    6290:	4b 01       	movw	r8, r22
    6292:	5c 01       	movw	r10, r24
    6294:	61 2f       	mov	r22, r17
    6296:	70 e0       	ldi	r23, 0x00	; 0
    6298:	80 e0       	ldi	r24, 0x00	; 0
    629a:	90 e0       	ldi	r25, 0x00	; 0
    629c:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    62a0:	9b 01       	movw	r18, r22
    62a2:	ac 01       	movw	r20, r24
    62a4:	c5 01       	movw	r24, r10
    62a6:	b4 01       	movw	r22, r8
    62a8:	0e 94 9c 6a 	call	0xd538	; 0xd538 <__addsf3>
    62ac:	0e 94 74 6b 	call	0xd6e8	; 0xd6e8 <__fixunssfsi>
    62b0:	6c 8b       	std	Y+20, r22	; 0x14

						// Saturation at 100T
						if (l_length > 100000.f) {
    62b2:	20 e0       	ldi	r18, 0x00	; 0
    62b4:	30 e5       	ldi	r19, 0x50	; 80
    62b6:	43 ec       	ldi	r20, 0xC3	; 195
    62b8:	57 e4       	ldi	r21, 0x47	; 71
    62ba:	6f 2d       	mov	r22, r15
    62bc:	7c 2d       	mov	r23, r12
    62be:	83 2d       	mov	r24, r3
    62c0:	92 2d       	mov	r25, r2
    62c2:	0e 94 8b 6c 	call	0xd916	; 0xd916 <__gesf2>
    62c6:	18 16       	cp	r1, r24
    62c8:	6c f4       	brge	.+26     	; 0x62e4 <__stack+0x2e5>
							l_length = 100000.f;
    62ca:	f1 2c       	mov	r15, r1
    62cc:	0f 2e       	mov	r0, r31
    62ce:	f0 e5       	ldi	r31, 0x50	; 80
    62d0:	cf 2e       	mov	r12, r31
    62d2:	f0 2d       	mov	r31, r0
    62d4:	0f 2e       	mov	r0, r31
    62d6:	f3 ec       	ldi	r31, 0xC3	; 195
    62d8:	3f 2e       	mov	r3, r31
    62da:	f0 2d       	mov	r31, r0
    62dc:	0f 2e       	mov	r0, r31
    62de:	f7 e4       	ldi	r31, 0x47	; 71
    62e0:	2f 2e       	mov	r2, r31
    62e2:	f0 2d       	mov	r31, r0
						}

						task_twi2_lcd_circ(plot_intensity_center_x,		plot_intensity_center_y,	2, false, 1);
    62e4:	01 e0       	ldi	r16, 0x01	; 1
    62e6:	20 e0       	ldi	r18, 0x00	; 0
    62e8:	42 e0       	ldi	r20, 0x02	; 2
    62ea:	60 e4       	ldi	r22, 0x40	; 64
    62ec:	83 e7       	ldi	r24, 0x73	; 115
    62ee:	0e 94 62 21 	call	0x42c4	; 0x42c4 <task_twi2_lcd_circ>
						task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - l_length / 3000.f, 3, l_length / 3000.f, true, 1);
    62f2:	20 e0       	ldi	r18, 0x00	; 0
    62f4:	30 e8       	ldi	r19, 0x80	; 128
    62f6:	4b e3       	ldi	r20, 0x3B	; 59
    62f8:	55 e4       	ldi	r21, 0x45	; 69
    62fa:	6f 2d       	mov	r22, r15
    62fc:	7c 2d       	mov	r23, r12
    62fe:	83 2d       	mov	r24, r3
    6300:	92 2d       	mov	r25, r2
    6302:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    6306:	4b 01       	movw	r8, r22
    6308:	5c 01       	movw	r10, r24
    630a:	0e 94 74 6b 	call	0xd6e8	; 0xd6e8 <__fixunssfsi>
    630e:	68 8b       	std	Y+16, r22	; 0x10
    6310:	a5 01       	movw	r20, r10
    6312:	94 01       	movw	r18, r8
    6314:	60 e0       	ldi	r22, 0x00	; 0
    6316:	70 e0       	ldi	r23, 0x00	; 0
    6318:	80 e8       	ldi	r24, 0x80	; 128
    631a:	92 e4       	ldi	r25, 0x42	; 66
    631c:	0e 94 9b 6a 	call	0xd536	; 0xd536 <__subsf3>
    6320:	0e 94 74 6b 	call	0xd6e8	; 0xd6e8 <__fixunssfsi>
    6324:	ee 24       	eor	r14, r14
    6326:	e3 94       	inc	r14
    6328:	28 89       	ldd	r18, Y+16	; 0x10
    632a:	43 e0       	ldi	r20, 0x03	; 3
    632c:	82 e7       	ldi	r24, 0x72	; 114
    632e:	0e 94 35 21 	call	0x426a	; 0x426a <task_twi2_lcd_rect>
						task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + p1x, plot_mag_center_y + p1y, 1);
    6332:	0f 2e       	mov	r0, r31
    6334:	f8 e2       	ldi	r31, 0x28	; 40
    6336:	ef 2e       	mov	r14, r31
    6338:	f0 2d       	mov	r31, r0
    633a:	e1 0e       	add	r14, r17
    633c:	0f 2e       	mov	r0, r31
    633e:	f6 e9       	ldi	r31, 0x96	; 150
    6340:	af 2e       	mov	r10, r31
    6342:	f0 2d       	mov	r31, r0
    6344:	ad 0c       	add	r10, r13
    6346:	2e 2d       	mov	r18, r14
    6348:	4a 2d       	mov	r20, r10
    634a:	68 e2       	ldi	r22, 0x28	; 40
    634c:	86 e9       	ldi	r24, 0x96	; 150
    634e:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_mag_center_x + p1x,		plot_mag_center_y + p1y,	plot_mag_center_x + p2x, plot_mag_center_y + p2y, 1);
    6352:	bc 84       	ldd	r11, Y+12	; 0x0c
    6354:	36 e9       	ldi	r19, 0x96	; 150
    6356:	b3 0e       	add	r11, r19
    6358:	2e 2d       	mov	r18, r14
    635a:	4b 2d       	mov	r20, r11
    635c:	6e 2d       	mov	r22, r14
    635e:	8a 2d       	mov	r24, r10
    6360:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_mag_center_x + p2x,		plot_mag_center_y + p2y,	plot_mag_center_x + p3x, plot_mag_center_y + p3y, 1);
    6364:	2c 89       	ldd	r18, Y+20	; 0x14
    6366:	28 5d       	subi	r18, 0xD8	; 216
    6368:	4b 2d       	mov	r20, r11
    636a:	6e 2d       	mov	r22, r14
    636c:	8b 2d       	mov	r24, r11
    636e:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>

						/* Store new set */
						s_length = l_length;
    6372:	8f 2d       	mov	r24, r15
    6374:	9c 2d       	mov	r25, r12
    6376:	a3 2d       	mov	r26, r3
    6378:	b2 2d       	mov	r27, r2
    637a:	80 93 e6 22 	sts	0x22E6, r24	; 0x8022e6 <s_length.7793>
    637e:	90 93 e7 22 	sts	0x22E7, r25	; 0x8022e7 <s_length.7793+0x1>
    6382:	a0 93 e8 22 	sts	0x22E8, r26	; 0x8022e8 <s_length.7793+0x2>
    6386:	b0 93 e9 22 	sts	0x22E9, r27	; 0x8022e9 <s_length.7793+0x3>
						s_p1x = p1x;
    638a:	d0 92 e4 22 	sts	0x22E4, r13	; 0x8022e4 <s_p1x.7794>
						s_p1y = p1y;
    638e:	10 93 e5 22 	sts	0x22E5, r17	; 0x8022e5 <s_p1y.7795>
						s_p2x = p2x;
    6392:	4c 85       	ldd	r20, Y+12	; 0x0c
    6394:	40 93 e2 22 	sts	0x22E2, r20	; 0x8022e2 <s_p2x.7796>
						s_p2y = p2y;
    6398:	10 93 e3 22 	sts	0x22E3, r17	; 0x8022e3 <s_p2y.7797>
						s_p3x = p3x;
    639c:	40 93 e0 22 	sts	0x22E0, r20	; 0x8022e0 <s_p3x.7798>
						s_p3y = p3y;
    63a0:	5c 89       	ldd	r21, Y+20	; 0x14
    63a2:	50 93 e1 22 	sts	0x22E1, r21	; 0x8022e1 <s_p3y.7799>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    63a6:	8f b7       	in	r24, 0x3f	; 63
    63a8:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    63aa:	f8 94       	cli
	return flags;
    63ac:	88 85       	ldd	r24, Y+8	; 0x08
					static int8_t s_p3x = 0;
					static int8_t s_p3y = 0;

					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_twi1_gyro_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
    63ae:	a0 90 1a 27 	lds	r10, 0x271A	; 0x80271a <g_twi1_gyro_1_accel_x_mg>
    63b2:	b0 90 1b 27 	lds	r11, 0x271B	; 0x80271b <g_twi1_gyro_1_accel_x_mg+0x1>
					int16_t l_twi1_gyro_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
    63b6:	80 90 18 27 	lds	r8, 0x2718	; 0x802718 <g_twi1_gyro_1_accel_y_mg>
    63ba:	90 90 19 27 	lds	r9, 0x2719	; 0x802719 <g_twi1_gyro_1_accel_y_mg+0x1>
					int16_t l_twi1_gyro_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
    63be:	e0 90 16 27 	lds	r14, 0x2716	; 0x802716 <g_twi1_gyro_1_accel_z_mg>
    63c2:	f0 90 17 27 	lds	r15, 0x2717	; 0x802717 <g_twi1_gyro_1_accel_z_mg+0x1>
					int16_t l_backlight_mode_pwm		= g_backlight_mode_pwm;
    63c6:	c0 90 63 20 	lds	r12, 0x2063	; 0x802063 <g_backlight_mode_pwm>
    63ca:	d0 90 64 20 	lds	r13, 0x2064	; 0x802064 <g_backlight_mode_pwm+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    63ce:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* Removing old lines first */
					{
						task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,			plot_accel_center_x + s_p1x, plot_accel_center_y + s_p1y, 0);
    63d0:	20 91 df 22 	lds	r18, 0x22DF	; 0x8022df <s_p1y.7816>
    63d4:	28 5d       	subi	r18, 0xD8	; 216
    63d6:	40 91 de 22 	lds	r20, 0x22DE	; 0x8022de <s_p1x.7815>
    63da:	4e 52       	subi	r20, 0x2E	; 46
    63dc:	00 e0       	ldi	r16, 0x00	; 0
    63de:	68 e2       	ldi	r22, 0x28	; 40
    63e0:	82 ed       	ldi	r24, 0xD2	; 210
    63e2:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + s_p1x,	plot_accel_center_y + s_p1y,	plot_accel_center_x + s_p2x, plot_accel_center_y + s_p2y, 0);
    63e6:	20 91 dd 22 	lds	r18, 0x22DD	; 0x8022dd <s_p2y.7818>
    63ea:	28 5d       	subi	r18, 0xD8	; 216
    63ec:	40 91 dc 22 	lds	r20, 0x22DC	; 0x8022dc <s_p2x.7817>
    63f0:	4e 52       	subi	r20, 0x2E	; 46
    63f2:	60 91 df 22 	lds	r22, 0x22DF	; 0x8022df <s_p1y.7816>
    63f6:	68 5d       	subi	r22, 0xD8	; 216
    63f8:	80 91 de 22 	lds	r24, 0x22DE	; 0x8022de <s_p1x.7815>
    63fc:	8e 52       	subi	r24, 0x2E	; 46
    63fe:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + s_p2x,	plot_accel_center_y + s_p2y,	plot_accel_center_x + s_p3x, plot_accel_center_y + s_p3y, 0);
    6402:	20 91 db 22 	lds	r18, 0x22DB	; 0x8022db <s_p3y.7820>
    6406:	28 5d       	subi	r18, 0xD8	; 216
    6408:	40 91 da 22 	lds	r20, 0x22DA	; 0x8022da <s_p3x.7819>
    640c:	4e 52       	subi	r20, 0x2E	; 46
    640e:	60 91 dd 22 	lds	r22, 0x22DD	; 0x8022dd <s_p2y.7818>
    6412:	68 5d       	subi	r22, 0xD8	; 216
    6414:	80 91 dc 22 	lds	r24, 0x22DC	; 0x8022dc <s_p2x.7817>
    6418:	8e 52       	subi	r24, 0x2E	; 46
    641a:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>
					}

					/* Center point */
					task_twi2_lcd_circ(plot_accel_center_x, plot_accel_center_y, 1, true, 1);
    641e:	01 e0       	ldi	r16, 0x01	; 1
    6420:	21 e0       	ldi	r18, 0x01	; 1
    6422:	41 e0       	ldi	r20, 0x01	; 1
    6424:	68 e2       	ldi	r22, 0x28	; 40
    6426:	82 ed       	ldi	r24, 0xD2	; 210
    6428:	0e 94 62 21 	call	0x42c4	; 0x42c4 <task_twi2_lcd_circ>

					/* Draw new lines */
					{
						uint8_t p1x =      -(l_twi1_gyro_1_accel_y_mg / 80);
    642c:	c4 01       	movw	r24, r8
    642e:	60 e5       	ldi	r22, 0x50	; 80
    6430:	70 e0       	ldi	r23, 0x00	; 0
    6432:	0e 94 91 6e 	call	0xdd22	; 0xdd22 <__divmodhi4>
    6436:	16 2f       	mov	r17, r22
    6438:	86 2e       	mov	r8, r22
    643a:	81 94       	neg	r8
						uint8_t p1y =       (l_twi1_gyro_1_accel_y_mg / 80);
						uint8_t p2x = p1x - (l_twi1_gyro_1_accel_x_mg / 40);
    643c:	28 e2       	ldi	r18, 0x28	; 40
    643e:	30 e0       	ldi	r19, 0x00	; 0
    6440:	c5 01       	movw	r24, r10
    6442:	b9 01       	movw	r22, r18
    6444:	0e 94 91 6e 	call	0xdd22	; 0xdd22 <__divmodhi4>
    6448:	38 2c       	mov	r3, r8
    644a:	36 1a       	sub	r3, r22
						uint8_t p2y = p1y;
						uint8_t p3x = p2x;
						uint8_t p3y = p2y + (l_twi1_gyro_1_accel_z_mg / 40);
    644c:	c7 01       	movw	r24, r14
    644e:	b9 01       	movw	r22, r18
    6450:	0e 94 91 6e 	call	0xdd22	; 0xdd22 <__divmodhi4>
    6454:	b1 2e       	mov	r11, r17
    6456:	b6 0e       	add	r11, r22

						task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,		plot_accel_center_x + p1x, plot_accel_center_y + p1y, 1);
    6458:	0f 2e       	mov	r0, r31
    645a:	f8 e2       	ldi	r31, 0x28	; 40
    645c:	af 2e       	mov	r10, r31
    645e:	f0 2d       	mov	r31, r0
    6460:	a1 0e       	add	r10, r17
    6462:	82 ed       	ldi	r24, 0xD2	; 210
    6464:	98 2e       	mov	r9, r24
    6466:	91 1a       	sub	r9, r17
    6468:	2a 2d       	mov	r18, r10
    646a:	49 2d       	mov	r20, r9
    646c:	68 e2       	ldi	r22, 0x28	; 40
    646e:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + p1x,	plot_accel_center_y + p1y,	plot_accel_center_x + p2x, plot_accel_center_y + p2y, 1);
    6472:	0f 2e       	mov	r0, r31
    6474:	f2 ed       	ldi	r31, 0xD2	; 210
    6476:	2f 2e       	mov	r2, r31
    6478:	f0 2d       	mov	r31, r0
    647a:	23 0c       	add	r2, r3
    647c:	2a 2d       	mov	r18, r10
    647e:	42 2d       	mov	r20, r2
    6480:	6a 2d       	mov	r22, r10
    6482:	89 2d       	mov	r24, r9
    6484:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + p2x,	plot_accel_center_y + p2y,	plot_accel_center_x + p3x, plot_accel_center_y + p3y, 1);
    6488:	28 e2       	ldi	r18, 0x28	; 40
    648a:	2b 0d       	add	r18, r11
    648c:	42 2d       	mov	r20, r2
    648e:	6a 2d       	mov	r22, r10
    6490:	82 2d       	mov	r24, r2
    6492:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>

						/* Store new set */
						s_p1x = p1x;
    6496:	80 92 de 22 	sts	0x22DE, r8	; 0x8022de <s_p1x.7815>
						s_p1y = p1y;
    649a:	10 93 df 22 	sts	0x22DF, r17	; 0x8022df <s_p1y.7816>
						s_p2x = p2x;
    649e:	30 92 dc 22 	sts	0x22DC, r3	; 0x8022dc <s_p2x.7817>
						s_p2y = p2y;
    64a2:	10 93 dd 22 	sts	0x22DD, r17	; 0x8022dd <s_p2y.7818>
						s_p3x = p3x;
    64a6:	30 92 da 22 	sts	0x22DA, r3	; 0x8022da <s_p3x.7819>
						s_p3y = p3y;
    64aa:	b0 92 db 22 	sts	0x22DB, r11	; 0x8022db <s_p3y.7820>
					}

					/* Calculate the luminance (sunshine on the surface) */
					if (l_backlight_mode_pwm == -2) {
    64ae:	8e ef       	ldi	r24, 0xFE	; 254
    64b0:	c8 16       	cp	r12, r24
    64b2:	8f ef       	ldi	r24, 0xFF	; 255
    64b4:	d8 06       	cpc	r13, r24
    64b6:	31 f5       	brne	.+76     	; 0x6504 <__stack+0x505>
						int32_t lum = 1000 + l_twi1_gyro_1_accel_z_mg;
    64b8:	97 01       	movw	r18, r14
    64ba:	28 51       	subi	r18, 0x18	; 24
    64bc:	3c 4f       	sbci	r19, 0xFC	; 252
    64be:	c9 01       	movw	r24, r18
    64c0:	33 0f       	add	r19, r19
    64c2:	aa 0b       	sbc	r26, r26
    64c4:	bb 0b       	sbc	r27, r27
    64c6:	81 3d       	cpi	r24, 0xD1	; 209
    64c8:	27 e0       	ldi	r18, 0x07	; 7
    64ca:	92 07       	cpc	r25, r18
    64cc:	a1 05       	cpc	r26, r1
    64ce:	b1 05       	cpc	r27, r1
    64d0:	24 f0       	brlt	.+8      	; 0x64da <__stack+0x4db>
    64d2:	80 ed       	ldi	r24, 0xD0	; 208
    64d4:	97 e0       	ldi	r25, 0x07	; 7
    64d6:	a0 e0       	ldi	r26, 0x00	; 0
    64d8:	b0 e0       	ldi	r27, 0x00	; 0
							lum = 0;
						} else if (lum > 2000) {
							lum = 2000;
						}

						twi2_set_ledbl(0, (uint8_t)(lum * 255 / 2000));
    64da:	9c 01       	movw	r18, r24
    64dc:	ad 01       	movw	r20, r26
    64de:	bb 23       	and	r27, r27
    64e0:	1c f4       	brge	.+6      	; 0x64e8 <__stack+0x4e9>
    64e2:	20 e0       	ldi	r18, 0x00	; 0
    64e4:	30 e0       	ldi	r19, 0x00	; 0
    64e6:	a9 01       	movw	r20, r18
    64e8:	af ef       	ldi	r26, 0xFF	; 255
    64ea:	b0 e0       	ldi	r27, 0x00	; 0
    64ec:	0e 94 05 6f 	call	0xde0a	; 0xde0a <__muluhisi3>
    64f0:	20 ed       	ldi	r18, 0xD0	; 208
    64f2:	37 e0       	ldi	r19, 0x07	; 7
    64f4:	40 e0       	ldi	r20, 0x00	; 0
    64f6:	50 e0       	ldi	r21, 0x00	; 0
    64f8:	0e 94 c6 6e 	call	0xdd8c	; 0xdd8c <__divmodsi4>
    64fc:	62 2f       	mov	r22, r18
    64fe:	80 e0       	ldi	r24, 0x00	; 0
    6500:	0e 94 08 22 	call	0x4410	; 0x4410 <twi2_set_ledbl>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6504:	8f b7       	in	r24, 0x3f	; 63
    6506:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
    6508:	f8 94       	cli
	return flags;
    650a:	8f 81       	ldd	r24, Y+7	; 0x07
					static float s_rads_y = 0.f;
					static float s_rads_z = 0.f;

					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int32_t l_twi1_gyro_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
    650c:	20 91 0c 27 	lds	r18, 0x270C	; 0x80270c <g_twi1_gyro_1_gyro_x_mdps>
    6510:	30 91 0d 27 	lds	r19, 0x270D	; 0x80270d <g_twi1_gyro_1_gyro_x_mdps+0x1>
    6514:	40 91 0e 27 	lds	r20, 0x270E	; 0x80270e <g_twi1_gyro_1_gyro_x_mdps+0x2>
    6518:	50 91 0f 27 	lds	r21, 0x270F	; 0x80270f <g_twi1_gyro_1_gyro_x_mdps+0x3>
    651c:	28 8f       	std	Y+24, r18	; 0x18
    651e:	39 8f       	std	Y+25, r19	; 0x19
    6520:	4a 8f       	std	Y+26, r20	; 0x1a
    6522:	5b 8f       	std	Y+27, r21	; 0x1b
					int32_t l_twi1_gyro_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
    6524:	20 91 08 27 	lds	r18, 0x2708	; 0x802708 <g_twi1_gyro_1_gyro_y_mdps>
    6528:	30 91 09 27 	lds	r19, 0x2709	; 0x802709 <g_twi1_gyro_1_gyro_y_mdps+0x1>
    652c:	40 91 0a 27 	lds	r20, 0x270A	; 0x80270a <g_twi1_gyro_1_gyro_y_mdps+0x2>
    6530:	50 91 0b 27 	lds	r21, 0x270B	; 0x80270b <g_twi1_gyro_1_gyro_y_mdps+0x3>
    6534:	2c 8f       	std	Y+28, r18	; 0x1c
    6536:	3d 8f       	std	Y+29, r19	; 0x1d
    6538:	4e 8f       	std	Y+30, r20	; 0x1e
    653a:	5f 8f       	std	Y+31, r21	; 0x1f
					int32_t l_twi1_gyro_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
    653c:	20 91 04 27 	lds	r18, 0x2704	; 0x802704 <g_twi1_gyro_1_gyro_z_mdps>
    6540:	30 91 05 27 	lds	r19, 0x2705	; 0x802705 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    6544:	40 91 06 27 	lds	r20, 0x2706	; 0x802706 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    6548:	50 91 07 27 	lds	r21, 0x2707	; 0x802707 <g_twi1_gyro_1_gyro_z_mdps+0x3>
    654c:	28 a3       	std	Y+32, r18	; 0x20
    654e:	39 a3       	std	Y+33, r19	; 0x21
    6550:	4a a3       	std	Y+34, r20	; 0x22
    6552:	5b a3       	std	Y+35, r21	; 0x23
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6554:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					float rads_x = ((float)l_twi1_gyro_1_gyro_x_mdps * M_PI) / 180000.f;
    6556:	68 8d       	ldd	r22, Y+24	; 0x18
    6558:	79 8d       	ldd	r23, Y+25	; 0x19
    655a:	8a 8d       	ldd	r24, Y+26	; 0x1a
    655c:	9b 8d       	ldd	r25, Y+27	; 0x1b
    655e:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    6562:	2b ed       	ldi	r18, 0xDB	; 219
    6564:	3f e0       	ldi	r19, 0x0F	; 15
    6566:	49 e4       	ldi	r20, 0x49	; 73
    6568:	50 e4       	ldi	r21, 0x40	; 64
    656a:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    656e:	20 e0       	ldi	r18, 0x00	; 0
    6570:	38 ec       	ldi	r19, 0xC8	; 200
    6572:	4f e2       	ldi	r20, 0x2F	; 47
    6574:	58 e4       	ldi	r21, 0x48	; 72
    6576:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    657a:	6c 87       	std	Y+12, r22	; 0x0c
    657c:	7d 87       	std	Y+13, r23	; 0x0d
    657e:	8e 87       	std	Y+14, r24	; 0x0e
    6580:	9f 87       	std	Y+15, r25	; 0x0f
					float rads_y = ((float)l_twi1_gyro_1_gyro_y_mdps * M_PI) / 180000.f;
    6582:	6c 8d       	ldd	r22, Y+28	; 0x1c
    6584:	7d 8d       	ldd	r23, Y+29	; 0x1d
    6586:	8e 8d       	ldd	r24, Y+30	; 0x1e
    6588:	9f 8d       	ldd	r25, Y+31	; 0x1f
    658a:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    658e:	2b ed       	ldi	r18, 0xDB	; 219
    6590:	3f e0       	ldi	r19, 0x0F	; 15
    6592:	49 e4       	ldi	r20, 0x49	; 73
    6594:	50 e4       	ldi	r21, 0x40	; 64
    6596:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    659a:	20 e0       	ldi	r18, 0x00	; 0
    659c:	38 ec       	ldi	r19, 0xC8	; 200
    659e:	4f e2       	ldi	r20, 0x2F	; 47
    65a0:	58 e4       	ldi	r21, 0x48	; 72
    65a2:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    65a6:	6c 8b       	std	Y+20, r22	; 0x14
    65a8:	7d 8b       	std	Y+21, r23	; 0x15
    65aa:	8e 8b       	std	Y+22, r24	; 0x16
    65ac:	9f 8b       	std	Y+23, r25	; 0x17
					float rads_z = ((float)l_twi1_gyro_1_gyro_z_mdps * M_PI) / 180000.f;
    65ae:	68 a1       	ldd	r22, Y+32	; 0x20
    65b0:	79 a1       	ldd	r23, Y+33	; 0x21
    65b2:	8a a1       	ldd	r24, Y+34	; 0x22
    65b4:	9b a1       	ldd	r25, Y+35	; 0x23
    65b6:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    65ba:	2b ed       	ldi	r18, 0xDB	; 219
    65bc:	3f e0       	ldi	r19, 0x0F	; 15
    65be:	49 e4       	ldi	r20, 0x49	; 73
    65c0:	50 e4       	ldi	r21, 0x40	; 64
    65c2:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    65c6:	20 e0       	ldi	r18, 0x00	; 0
    65c8:	38 ec       	ldi	r19, 0xC8	; 200
    65ca:	4f e2       	ldi	r20, 0x2F	; 47
    65cc:	58 e4       	ldi	r21, 0x48	; 72
    65ce:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    65d2:	68 8b       	std	Y+16, r22	; 0x10
    65d4:	79 8b       	std	Y+17, r23	; 0x11
    65d6:	8a 8b       	std	Y+18, r24	; 0x12
    65d8:	9b 8b       	std	Y+19, r25	; 0x13

					/* Remove old lines */
					task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(s_rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_x)), 0);
    65da:	c0 90 d6 22 	lds	r12, 0x22D6	; 0x8022d6 <s_rads_x.7837>
    65de:	d0 90 d7 22 	lds	r13, 0x22D7	; 0x8022d7 <s_rads_x.7837+0x1>
    65e2:	e0 90 d8 22 	lds	r14, 0x22D8	; 0x8022d8 <s_rads_x.7837+0x2>
    65e6:	f0 90 d9 22 	lds	r15, 0x22D9	; 0x8022d9 <s_rads_x.7837+0x3>
    65ea:	c7 01       	movw	r24, r14
    65ec:	b6 01       	movw	r22, r12
    65ee:	0e 94 04 6b 	call	0xd608	; 0xd608 <cos>
    65f2:	4b 01       	movw	r8, r22
    65f4:	5c 01       	movw	r10, r24
    65f6:	c7 01       	movw	r24, r14
    65f8:	b6 01       	movw	r22, r12
    65fa:	0e 94 3e 6d 	call	0xda7c	; 0xda7c <sin>
    65fe:	6b 01       	movw	r12, r22
    6600:	7c 01       	movw	r14, r24
    6602:	20 e0       	ldi	r18, 0x00	; 0
    6604:	30 e0       	ldi	r19, 0x00	; 0
    6606:	40 e4       	ldi	r20, 0x40	; 64
    6608:	51 e4       	ldi	r21, 0x41	; 65
    660a:	c5 01       	movw	r24, r10
    660c:	b4 01       	movw	r22, r8
    660e:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    6612:	0e 94 6f 6b 	call	0xd6de	; 0xd6de <__fixsfsi>
    6616:	0f 2e       	mov	r0, r31
    6618:	f4 e6       	ldi	r31, 0x64	; 100
    661a:	3f 2e       	mov	r3, r31
    661c:	f0 2d       	mov	r31, r0
    661e:	13 2d       	mov	r17, r3
    6620:	16 1b       	sub	r17, r22
    6622:	20 e0       	ldi	r18, 0x00	; 0
    6624:	30 e0       	ldi	r19, 0x00	; 0
    6626:	40 e4       	ldi	r20, 0x40	; 64
    6628:	51 e4       	ldi	r21, 0x41	; 65
    662a:	c7 01       	movw	r24, r14
    662c:	b6 01       	movw	r22, r12
    662e:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    6632:	0e 94 6f 6b 	call	0xd6de	; 0xd6de <__fixsfsi>
    6636:	0f 2e       	mov	r0, r31
    6638:	f6 e9       	ldi	r31, 0x96	; 150
    663a:	2f 2e       	mov	r2, r31
    663c:	f0 2d       	mov	r31, r0
    663e:	42 2d       	mov	r20, r2
    6640:	46 1b       	sub	r20, r22
    6642:	00 e0       	ldi	r16, 0x00	; 0
    6644:	21 2f       	mov	r18, r17
    6646:	64 e6       	ldi	r22, 0x64	; 100
    6648:	86 e9       	ldi	r24, 0x96	; 150
    664a:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(s_rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_y)), 0);
    664e:	c0 90 d2 22 	lds	r12, 0x22D2	; 0x8022d2 <s_rads_y.7838>
    6652:	d0 90 d3 22 	lds	r13, 0x22D3	; 0x8022d3 <s_rads_y.7838+0x1>
    6656:	e0 90 d4 22 	lds	r14, 0x22D4	; 0x8022d4 <s_rads_y.7838+0x2>
    665a:	f0 90 d5 22 	lds	r15, 0x22D5	; 0x8022d5 <s_rads_y.7838+0x3>
    665e:	c7 01       	movw	r24, r14
    6660:	b6 01       	movw	r22, r12
    6662:	0e 94 04 6b 	call	0xd608	; 0xd608 <cos>
    6666:	4b 01       	movw	r8, r22
    6668:	5c 01       	movw	r10, r24
    666a:	c7 01       	movw	r24, r14
    666c:	b6 01       	movw	r22, r12
    666e:	0e 94 3e 6d 	call	0xda7c	; 0xda7c <sin>
    6672:	6b 01       	movw	r12, r22
    6674:	7c 01       	movw	r14, r24
    6676:	20 e0       	ldi	r18, 0x00	; 0
    6678:	30 e0       	ldi	r19, 0x00	; 0
    667a:	40 e4       	ldi	r20, 0x40	; 64
    667c:	51 e4       	ldi	r21, 0x41	; 65
    667e:	c5 01       	movw	r24, r10
    6680:	b4 01       	movw	r22, r8
    6682:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    6686:	0e 94 6f 6b 	call	0xd6de	; 0xd6de <__fixsfsi>
    668a:	13 2d       	mov	r17, r3
    668c:	16 1b       	sub	r17, r22
    668e:	20 e0       	ldi	r18, 0x00	; 0
    6690:	30 e0       	ldi	r19, 0x00	; 0
    6692:	40 e4       	ldi	r20, 0x40	; 64
    6694:	51 e4       	ldi	r21, 0x41	; 65
    6696:	c7 01       	movw	r24, r14
    6698:	b6 01       	movw	r22, r12
    669a:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    669e:	0e 94 6f 6b 	call	0xd6de	; 0xd6de <__fixsfsi>
    66a2:	44 eb       	ldi	r20, 0xB4	; 180
    66a4:	46 0f       	add	r20, r22
    66a6:	21 2f       	mov	r18, r17
    66a8:	64 e6       	ldi	r22, 0x64	; 100
    66aa:	84 eb       	ldi	r24, 0xB4	; 180
    66ac:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(s_rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_z)), 0);
    66b0:	c0 90 ce 22 	lds	r12, 0x22CE	; 0x8022ce <s_rads_z.7839>
    66b4:	d0 90 cf 22 	lds	r13, 0x22CF	; 0x8022cf <s_rads_z.7839+0x1>
    66b8:	e0 90 d0 22 	lds	r14, 0x22D0	; 0x8022d0 <s_rads_z.7839+0x2>
    66bc:	f0 90 d1 22 	lds	r15, 0x22D1	; 0x8022d1 <s_rads_z.7839+0x3>
    66c0:	c7 01       	movw	r24, r14
    66c2:	b6 01       	movw	r22, r12
    66c4:	0e 94 04 6b 	call	0xd608	; 0xd608 <cos>
    66c8:	4b 01       	movw	r8, r22
    66ca:	5c 01       	movw	r10, r24
    66cc:	c7 01       	movw	r24, r14
    66ce:	b6 01       	movw	r22, r12
    66d0:	0e 94 3e 6d 	call	0xda7c	; 0xda7c <sin>
    66d4:	6b 01       	movw	r12, r22
    66d6:	7c 01       	movw	r14, r24
    66d8:	20 e0       	ldi	r18, 0x00	; 0
    66da:	30 e0       	ldi	r19, 0x00	; 0
    66dc:	40 e4       	ldi	r20, 0x40	; 64
    66de:	51 e4       	ldi	r21, 0x41	; 65
    66e0:	c5 01       	movw	r24, r10
    66e2:	b4 01       	movw	r22, r8
    66e4:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    66e8:	0e 94 6f 6b 	call	0xd6de	; 0xd6de <__fixsfsi>
    66ec:	13 2d       	mov	r17, r3
    66ee:	16 1b       	sub	r17, r22
    66f0:	20 e0       	ldi	r18, 0x00	; 0
    66f2:	30 e0       	ldi	r19, 0x00	; 0
    66f4:	40 e4       	ldi	r20, 0x40	; 64
    66f6:	51 e4       	ldi	r21, 0x41	; 65
    66f8:	c7 01       	movw	r24, r14
    66fa:	b6 01       	movw	r22, r12
    66fc:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    6700:	0e 94 6f 6b 	call	0xd6de	; 0xd6de <__fixsfsi>
    6704:	42 ed       	ldi	r20, 0xD2	; 210
    6706:	46 1b       	sub	r20, r22
    6708:	21 2f       	mov	r18, r17
    670a:	64 e6       	ldi	r22, 0x64	; 100
    670c:	82 ed       	ldi	r24, 0xD2	; 210
    670e:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>

					/* Draw new lines */
					task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(  rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_x)), 1);
    6712:	6c 85       	ldd	r22, Y+12	; 0x0c
    6714:	7d 85       	ldd	r23, Y+13	; 0x0d
    6716:	8e 85       	ldd	r24, Y+14	; 0x0e
    6718:	9f 85       	ldd	r25, Y+15	; 0x0f
    671a:	0e 94 04 6b 	call	0xd608	; 0xd608 <cos>
    671e:	4b 01       	movw	r8, r22
    6720:	5c 01       	movw	r10, r24
    6722:	6c 85       	ldd	r22, Y+12	; 0x0c
    6724:	7d 85       	ldd	r23, Y+13	; 0x0d
    6726:	8e 85       	ldd	r24, Y+14	; 0x0e
    6728:	9f 85       	ldd	r25, Y+15	; 0x0f
    672a:	0e 94 3e 6d 	call	0xda7c	; 0xda7c <sin>
    672e:	6b 01       	movw	r12, r22
    6730:	7c 01       	movw	r14, r24
    6732:	20 e0       	ldi	r18, 0x00	; 0
    6734:	30 e0       	ldi	r19, 0x00	; 0
    6736:	40 e4       	ldi	r20, 0x40	; 64
    6738:	51 e4       	ldi	r21, 0x41	; 65
    673a:	c5 01       	movw	r24, r10
    673c:	b4 01       	movw	r22, r8
    673e:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    6742:	0e 94 6f 6b 	call	0xd6de	; 0xd6de <__fixsfsi>
    6746:	13 2d       	mov	r17, r3
    6748:	16 1b       	sub	r17, r22
    674a:	20 e0       	ldi	r18, 0x00	; 0
    674c:	30 e0       	ldi	r19, 0x00	; 0
    674e:	40 e4       	ldi	r20, 0x40	; 64
    6750:	51 e4       	ldi	r21, 0x41	; 65
    6752:	c7 01       	movw	r24, r14
    6754:	b6 01       	movw	r22, r12
    6756:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    675a:	0e 94 6f 6b 	call	0xd6de	; 0xd6de <__fixsfsi>
    675e:	42 2d       	mov	r20, r2
    6760:	46 1b       	sub	r20, r22
    6762:	01 e0       	ldi	r16, 0x01	; 1
    6764:	21 2f       	mov	r18, r17
    6766:	64 e6       	ldi	r22, 0x64	; 100
    6768:	86 e9       	ldi	r24, 0x96	; 150
    676a:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(  rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_y)), 1);
    676e:	6c 89       	ldd	r22, Y+20	; 0x14
    6770:	7d 89       	ldd	r23, Y+21	; 0x15
    6772:	8e 89       	ldd	r24, Y+22	; 0x16
    6774:	9f 89       	ldd	r25, Y+23	; 0x17
    6776:	0e 94 04 6b 	call	0xd608	; 0xd608 <cos>
    677a:	4b 01       	movw	r8, r22
    677c:	5c 01       	movw	r10, r24
    677e:	6c 89       	ldd	r22, Y+20	; 0x14
    6780:	7d 89       	ldd	r23, Y+21	; 0x15
    6782:	8e 89       	ldd	r24, Y+22	; 0x16
    6784:	9f 89       	ldd	r25, Y+23	; 0x17
    6786:	0e 94 3e 6d 	call	0xda7c	; 0xda7c <sin>
    678a:	6b 01       	movw	r12, r22
    678c:	7c 01       	movw	r14, r24
    678e:	20 e0       	ldi	r18, 0x00	; 0
    6790:	30 e0       	ldi	r19, 0x00	; 0
    6792:	40 e4       	ldi	r20, 0x40	; 64
    6794:	51 e4       	ldi	r21, 0x41	; 65
    6796:	c5 01       	movw	r24, r10
    6798:	b4 01       	movw	r22, r8
    679a:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    679e:	0e 94 6f 6b 	call	0xd6de	; 0xd6de <__fixsfsi>
    67a2:	13 2d       	mov	r17, r3
    67a4:	16 1b       	sub	r17, r22
    67a6:	20 e0       	ldi	r18, 0x00	; 0
    67a8:	30 e0       	ldi	r19, 0x00	; 0
    67aa:	40 e4       	ldi	r20, 0x40	; 64
    67ac:	51 e4       	ldi	r21, 0x41	; 65
    67ae:	c7 01       	movw	r24, r14
    67b0:	b6 01       	movw	r22, r12
    67b2:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    67b6:	0e 94 6f 6b 	call	0xd6de	; 0xd6de <__fixsfsi>
    67ba:	44 eb       	ldi	r20, 0xB4	; 180
    67bc:	46 0f       	add	r20, r22
    67be:	21 2f       	mov	r18, r17
    67c0:	64 e6       	ldi	r22, 0x64	; 100
    67c2:	84 eb       	ldi	r24, 0xB4	; 180
    67c4:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(  rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_z)), 1);
    67c8:	68 89       	ldd	r22, Y+16	; 0x10
    67ca:	79 89       	ldd	r23, Y+17	; 0x11
    67cc:	8a 89       	ldd	r24, Y+18	; 0x12
    67ce:	9b 89       	ldd	r25, Y+19	; 0x13
    67d0:	0e 94 04 6b 	call	0xd608	; 0xd608 <cos>
    67d4:	4b 01       	movw	r8, r22
    67d6:	5c 01       	movw	r10, r24
    67d8:	68 89       	ldd	r22, Y+16	; 0x10
    67da:	79 89       	ldd	r23, Y+17	; 0x11
    67dc:	8a 89       	ldd	r24, Y+18	; 0x12
    67de:	9b 89       	ldd	r25, Y+19	; 0x13
    67e0:	0e 94 3e 6d 	call	0xda7c	; 0xda7c <sin>
    67e4:	6b 01       	movw	r12, r22
    67e6:	7c 01       	movw	r14, r24
    67e8:	20 e0       	ldi	r18, 0x00	; 0
    67ea:	30 e0       	ldi	r19, 0x00	; 0
    67ec:	40 e4       	ldi	r20, 0x40	; 64
    67ee:	51 e4       	ldi	r21, 0x41	; 65
    67f0:	c5 01       	movw	r24, r10
    67f2:	b4 01       	movw	r22, r8
    67f4:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    67f8:	0e 94 6f 6b 	call	0xd6de	; 0xd6de <__fixsfsi>
    67fc:	13 2d       	mov	r17, r3
    67fe:	16 1b       	sub	r17, r22
    6800:	20 e0       	ldi	r18, 0x00	; 0
    6802:	30 e0       	ldi	r19, 0x00	; 0
    6804:	40 e4       	ldi	r20, 0x40	; 64
    6806:	51 e4       	ldi	r21, 0x41	; 65
    6808:	c7 01       	movw	r24, r14
    680a:	b6 01       	movw	r22, r12
    680c:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    6810:	0e 94 6f 6b 	call	0xd6de	; 0xd6de <__fixsfsi>
    6814:	42 ed       	ldi	r20, 0xD2	; 210
    6816:	46 1b       	sub	r20, r22
    6818:	21 2f       	mov	r18, r17
    681a:	64 e6       	ldi	r22, 0x64	; 100
    681c:	82 ed       	ldi	r24, 0xD2	; 210
    681e:	0e 94 89 21 	call	0x4312	; 0x4312 <task_twi2_lcd_line>

					/* Store new set */
					s_rads_x = rads_x;
    6822:	8c 85       	ldd	r24, Y+12	; 0x0c
    6824:	9d 85       	ldd	r25, Y+13	; 0x0d
    6826:	ae 85       	ldd	r26, Y+14	; 0x0e
    6828:	bf 85       	ldd	r27, Y+15	; 0x0f
    682a:	80 93 d6 22 	sts	0x22D6, r24	; 0x8022d6 <s_rads_x.7837>
    682e:	90 93 d7 22 	sts	0x22D7, r25	; 0x8022d7 <s_rads_x.7837+0x1>
    6832:	a0 93 d8 22 	sts	0x22D8, r26	; 0x8022d8 <s_rads_x.7837+0x2>
    6836:	b0 93 d9 22 	sts	0x22D9, r27	; 0x8022d9 <s_rads_x.7837+0x3>
					s_rads_y = rads_y;
    683a:	2c 89       	ldd	r18, Y+20	; 0x14
    683c:	3d 89       	ldd	r19, Y+21	; 0x15
    683e:	4e 89       	ldd	r20, Y+22	; 0x16
    6840:	5f 89       	ldd	r21, Y+23	; 0x17
    6842:	20 93 d2 22 	sts	0x22D2, r18	; 0x8022d2 <s_rads_y.7838>
    6846:	30 93 d3 22 	sts	0x22D3, r19	; 0x8022d3 <s_rads_y.7838+0x1>
    684a:	40 93 d4 22 	sts	0x22D4, r20	; 0x8022d4 <s_rads_y.7838+0x2>
    684e:	50 93 d5 22 	sts	0x22D5, r21	; 0x8022d5 <s_rads_y.7838+0x3>
					s_rads_z = rads_z;
    6852:	88 89       	ldd	r24, Y+16	; 0x10
    6854:	99 89       	ldd	r25, Y+17	; 0x11
    6856:	aa 89       	ldd	r26, Y+18	; 0x12
    6858:	bb 89       	ldd	r27, Y+19	; 0x13
    685a:	80 93 ce 22 	sts	0x22CE, r24	; 0x8022ce <s_rads_z.7839>
    685e:	90 93 cf 22 	sts	0x22CF, r25	; 0x8022cf <s_rads_z.7839+0x1>
    6862:	a0 93 d0 22 	sts	0x22D0, r26	; 0x8022d0 <s_rads_z.7839+0x2>
    6866:	b0 93 d1 22 	sts	0x22D1, r27	; 0x8022d1 <s_rads_z.7839+0x3>

					/* Calculate speed of rotation */
					if (g_pitch_tone_mode == 1) {
    686a:	80 91 60 20 	lds	r24, 0x2060	; 0x802060 <g_pitch_tone_mode>
    686e:	81 30       	cpi	r24, 0x01	; 1
    6870:	91 f5       	brne	.+100    	; 0x68d6 <__stack+0x8d7>
						float speed = pow((l_twi1_gyro_1_gyro_x_mdps * l_twi1_gyro_1_gyro_x_mdps) + (l_twi1_gyro_1_gyro_y_mdps * l_twi1_gyro_1_gyro_y_mdps) + (l_twi1_gyro_1_gyro_z_mdps * l_twi1_gyro_1_gyro_z_mdps), 0.5);
						if (speed > 500.f) {
							twi2_set_beep(18 + (uint8_t)(speed / 500.f), 10);
						}
#else
						int32_t speed = l_twi1_gyro_1_gyro_x_mdps + l_twi1_gyro_1_gyro_y_mdps + l_twi1_gyro_1_gyro_z_mdps;
    6872:	88 8d       	ldd	r24, Y+24	; 0x18
    6874:	99 8d       	ldd	r25, Y+25	; 0x19
    6876:	aa 8d       	ldd	r26, Y+26	; 0x1a
    6878:	bb 8d       	ldd	r27, Y+27	; 0x1b
    687a:	2c 8d       	ldd	r18, Y+28	; 0x1c
    687c:	3d 8d       	ldd	r19, Y+29	; 0x1d
    687e:	4e 8d       	ldd	r20, Y+30	; 0x1e
    6880:	5f 8d       	ldd	r21, Y+31	; 0x1f
    6882:	82 0f       	add	r24, r18
    6884:	93 1f       	adc	r25, r19
    6886:	a4 1f       	adc	r26, r20
    6888:	b5 1f       	adc	r27, r21
    688a:	28 a1       	ldd	r18, Y+32	; 0x20
    688c:	39 a1       	ldd	r19, Y+33	; 0x21
    688e:	4a a1       	ldd	r20, Y+34	; 0x22
    6890:	5b a1       	ldd	r21, Y+35	; 0x23
    6892:	82 0f       	add	r24, r18
    6894:	93 1f       	adc	r25, r19
    6896:	a4 1f       	adc	r26, r20
    6898:	b5 1f       	adc	r27, r21
    689a:	ac 01       	movw	r20, r24
    689c:	bd 01       	movw	r22, r26
    689e:	bb 23       	and	r27, r27
    68a0:	3c f4       	brge	.+14     	; 0x68b0 <__stack+0x8b1>
    68a2:	44 27       	eor	r20, r20
    68a4:	55 27       	eor	r21, r21
    68a6:	ba 01       	movw	r22, r20
    68a8:	48 1b       	sub	r20, r24
    68aa:	59 0b       	sbc	r21, r25
    68ac:	6a 0b       	sbc	r22, r26
    68ae:	7b 0b       	sbc	r23, r27
    68b0:	cb 01       	movw	r24, r22
    68b2:	ba 01       	movw	r22, r20
						if (speed < 0) {
							speed = -speed;
						}
						if (speed > 400) {
    68b4:	61 39       	cpi	r22, 0x91	; 145
    68b6:	31 e0       	ldi	r19, 0x01	; 1
    68b8:	73 07       	cpc	r23, r19
    68ba:	81 05       	cpc	r24, r1
    68bc:	91 05       	cpc	r25, r1
    68be:	5c f0       	brlt	.+22     	; 0x68d6 <__stack+0x8d7>
							twi2_set_beep(18 + (uint8_t)(speed / 700), 10);
    68c0:	2c eb       	ldi	r18, 0xBC	; 188
    68c2:	32 e0       	ldi	r19, 0x02	; 2
    68c4:	40 e0       	ldi	r20, 0x00	; 0
    68c6:	50 e0       	ldi	r21, 0x00	; 0
    68c8:	0e 94 c6 6e 	call	0xdd8c	; 0xdd8c <__divmodsi4>
    68cc:	6a e0       	ldi	r22, 0x0A	; 10
    68ce:	82 e1       	ldi	r24, 0x12	; 18
    68d0:	82 0f       	add	r24, r18
    68d2:	0e 94 42 22 	call	0x4484	; 0x4484 <twi2_set_beep>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    68d6:	8f b7       	in	r24, 0x3f	; 63
    68d8:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    68da:	f8 94       	cli
	return flags;
    68dc:	8e 81       	ldd	r24, Y+6	; 0x06
				{
					static uint32_t s_twi1_baro_p_100 = 100000UL;

					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int32_t l_twi1_baro_p_100 = g_twi1_baro_p_100;
    68de:	c0 90 cb 26 	lds	r12, 0x26CB	; 0x8026cb <g_twi1_baro_p_100>
    68e2:	d0 90 cc 26 	lds	r13, 0x26CC	; 0x8026cc <g_twi1_baro_p_100+0x1>
    68e6:	e0 90 cd 26 	lds	r14, 0x26CD	; 0x8026cd <g_twi1_baro_p_100+0x2>
    68ea:	f0 90 ce 26 	lds	r15, 0x26CE	; 0x8026ce <g_twi1_baro_p_100+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    68ee:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* Calculate variometer tone */
					if (g_pitch_tone_mode == 2) {
    68f0:	80 91 60 20 	lds	r24, 0x2060	; 0x802060 <g_pitch_tone_mode>
    68f4:	82 30       	cpi	r24, 0x02	; 2
    68f6:	99 f5       	brne	.+102    	; 0x695e <__stack+0x95f>
						int32_t vario = g_twi1_baro_p_100 - s_twi1_baro_p_100;
						uint32_t pitch = 100 - vario;
    68f8:	40 91 cb 26 	lds	r20, 0x26CB	; 0x8026cb <g_twi1_baro_p_100>
    68fc:	50 91 cc 26 	lds	r21, 0x26CC	; 0x8026cc <g_twi1_baro_p_100+0x1>
    6900:	60 91 cd 26 	lds	r22, 0x26CD	; 0x8026cd <g_twi1_baro_p_100+0x2>
    6904:	70 91 ce 26 	lds	r23, 0x26CE	; 0x8026ce <g_twi1_baro_p_100+0x3>
    6908:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_twi1_baro_p_100.7847>
    690c:	90 91 07 20 	lds	r25, 0x2007	; 0x802007 <s_twi1_baro_p_100.7847+0x1>
    6910:	a0 91 08 20 	lds	r26, 0x2008	; 0x802008 <s_twi1_baro_p_100.7847+0x2>
    6914:	b0 91 09 20 	lds	r27, 0x2009	; 0x802009 <s_twi1_baro_p_100.7847+0x3>
    6918:	84 1b       	sub	r24, r20
    691a:	95 0b       	sbc	r25, r21
    691c:	a6 0b       	sbc	r26, r22
    691e:	b7 0b       	sbc	r27, r23
    6920:	8c 59       	subi	r24, 0x9C	; 156
    6922:	9f 4f       	sbci	r25, 0xFF	; 255
    6924:	af 4f       	sbci	r26, 0xFF	; 255
    6926:	bf 4f       	sbci	r27, 0xFF	; 255

						if (pitch < 10) {
    6928:	8a 30       	cpi	r24, 0x0A	; 10
    692a:	91 05       	cpc	r25, r1
    692c:	a1 05       	cpc	r26, r1
    692e:	b1 05       	cpc	r27, r1
    6930:	58 f0       	brcs	.+22     	; 0x6948 <__stack+0x949>
    6932:	8f 3f       	cpi	r24, 0xFF	; 255
    6934:	91 05       	cpc	r25, r1
    6936:	a1 05       	cpc	r26, r1
    6938:	b1 05       	cpc	r27, r1
    693a:	51 f0       	breq	.+20     	; 0x6950 <__stack+0x951>
    693c:	48 f0       	brcs	.+18     	; 0x6950 <__stack+0x951>
    693e:	8f ef       	ldi	r24, 0xFF	; 255
    6940:	90 e0       	ldi	r25, 0x00	; 0
    6942:	a0 e0       	ldi	r26, 0x00	; 0
    6944:	b0 e0       	ldi	r27, 0x00	; 0
    6946:	04 c0       	rjmp	.+8      	; 0x6950 <__stack+0x951>
							pitch = 10;
    6948:	8a e0       	ldi	r24, 0x0A	; 10
    694a:	90 e0       	ldi	r25, 0x00	; 0
    694c:	a0 e0       	ldi	r26, 0x00	; 0
    694e:	b0 e0       	ldi	r27, 0x00	; 0
						} else if (pitch > 255) {
							pitch = 255;
						}

						twi2_set_beep(pitch, 10);
    6950:	6a e0       	ldi	r22, 0x0A	; 10
    6952:	0e 94 42 22 	call	0x4484	; 0x4484 <twi2_set_beep>
						yield_ms(5);
    6956:	85 e0       	ldi	r24, 0x05	; 5
    6958:	90 e0       	ldi	r25, 0x00	; 0
    695a:	0e 94 19 57 	call	0xae32	; 0xae32 <yield_ms>
					}

					/* Update static value */
					s_twi1_baro_p_100 = l_twi1_baro_p_100;
    695e:	c0 92 06 20 	sts	0x2006, r12	; 0x802006 <s_twi1_baro_p_100.7847>
    6962:	d0 92 07 20 	sts	0x2007, r13	; 0x802007 <s_twi1_baro_p_100.7847+0x1>
    6966:	e0 92 08 20 	sts	0x2008, r14	; 0x802008 <s_twi1_baro_p_100.7847+0x2>
    696a:	f0 92 09 20 	sts	0x2009, r15	; 0x802009 <s_twi1_baro_p_100.7847+0x3>
				}
			}

			/* Update same text line each second when no Gfx data is drawn */
			if (g_adc_enabled) {
    696e:	80 91 65 20 	lds	r24, 0x2065	; 0x802065 <g_adc_enabled>
    6972:	88 23       	and	r24, r24
    6974:	09 f4       	brne	.+2      	; 0x6978 <__stack+0x979>
    6976:	fe c0       	rjmp	.+508    	; 0x6b74 <__stack+0xb75>
				if ((s_lcd_entry_cnt % 8) == 1) {
    6978:	80 91 ea 22 	lds	r24, 0x22EA	; 0x8022ea <s_lcd_entry_cnt.7783>
    697c:	90 91 eb 22 	lds	r25, 0x22EB	; 0x8022eb <s_lcd_entry_cnt.7783+0x1>
    6980:	87 70       	andi	r24, 0x07	; 7
    6982:	99 27       	eor	r25, r25
    6984:	81 30       	cpi	r24, 0x01	; 1
    6986:	91 05       	cpc	r25, r1
    6988:	09 f0       	breq	.+2      	; 0x698c <__stack+0x98d>
    698a:	4c c0       	rjmp	.+152    	; 0x6a24 <__stack+0xa25>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    698c:	8f b7       	in	r24, 0x3f	; 63
    698e:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    6990:	f8 94       	cli
	return flags;
    6992:	8d 81       	ldd	r24, Y+5	; 0x05
					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_adc_temp_deg_100			= g_adc_temp_deg_100;
    6994:	60 91 49 26 	lds	r22, 0x2649	; 0x802649 <g_adc_temp_deg_100>
    6998:	70 91 4a 26 	lds	r23, 0x264A	; 0x80264a <g_adc_temp_deg_100+0x1>
					int16_t l_adc_5v0_volt_1000			= g_adc_5v0_volt_1000;
    699c:	e0 90 53 26 	lds	r14, 0x2653	; 0x802653 <g_adc_5v0_volt_1000>
    69a0:	f0 90 54 26 	lds	r15, 0x2654	; 0x802654 <g_adc_5v0_volt_1000+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    69a4:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* ADC_TEMP */
					task_twi2_lcd_print_format_float_P(col_left, (s_line++) * 10, l_adc_temp_deg_100 / 100.f, PM_FORMAT_4F1);
    69a6:	10 91 0a 20 	lds	r17, 0x200A	; 0x80200a <s_line.7786>
    69aa:	81 e0       	ldi	r24, 0x01	; 1
    69ac:	81 0f       	add	r24, r17
    69ae:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_line.7786>
    69b2:	07 2e       	mov	r0, r23
    69b4:	00 0c       	add	r0, r0
    69b6:	88 0b       	sbc	r24, r24
    69b8:	99 0b       	sbc	r25, r25
    69ba:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    69be:	20 e0       	ldi	r18, 0x00	; 0
    69c0:	30 e0       	ldi	r19, 0x00	; 0
    69c2:	48 ec       	ldi	r20, 0xC8	; 200
    69c4:	52 e4       	ldi	r21, 0x42	; 66
    69c6:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    69ca:	9b 01       	movw	r18, r22
    69cc:	ac 01       	movw	r20, r24
    69ce:	11 0f       	add	r17, r17
    69d0:	81 2f       	mov	r24, r17
    69d2:	88 0f       	add	r24, r24
    69d4:	88 0f       	add	r24, r24
    69d6:	61 2f       	mov	r22, r17
    69d8:	68 0f       	add	r22, r24
    69da:	0c ef       	ldi	r16, 0xFC	; 252
    69dc:	1c e2       	ldi	r17, 0x2C	; 44
    69de:	8c e3       	ldi	r24, 0x3C	; 60
    69e0:	0e 94 b0 21 	call	0x4360	; 0x4360 <task_twi2_lcd_print_format_float_P>

					/* ADC_5V0 */
					task_twi2_lcd_print_format_float_P(col_left, (s_line++) * 10, l_adc_5v0_volt_1000 / 1000.f, PM_FORMAT_5F3);
    69e4:	10 91 0a 20 	lds	r17, 0x200A	; 0x80200a <s_line.7786>
    69e8:	81 e0       	ldi	r24, 0x01	; 1
    69ea:	81 0f       	add	r24, r17
    69ec:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_line.7786>
    69f0:	b7 01       	movw	r22, r14
    69f2:	ff 0c       	add	r15, r15
    69f4:	88 0b       	sbc	r24, r24
    69f6:	99 0b       	sbc	r25, r25
    69f8:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    69fc:	20 e0       	ldi	r18, 0x00	; 0
    69fe:	30 e0       	ldi	r19, 0x00	; 0
    6a00:	4a e7       	ldi	r20, 0x7A	; 122
    6a02:	54 e4       	ldi	r21, 0x44	; 68
    6a04:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    6a08:	9b 01       	movw	r18, r22
    6a0a:	ac 01       	movw	r20, r24
    6a0c:	11 0f       	add	r17, r17
    6a0e:	81 2f       	mov	r24, r17
    6a10:	88 0f       	add	r24, r24
    6a12:	88 0f       	add	r24, r24
    6a14:	61 2f       	mov	r22, r17
    6a16:	68 0f       	add	r22, r24
    6a18:	06 ef       	ldi	r16, 0xF6	; 246
    6a1a:	1c e2       	ldi	r17, 0x2C	; 44
    6a1c:	8c e3       	ldi	r24, 0x3C	; 60
    6a1e:	0e 94 b0 21 	call	0x4360	; 0x4360 <task_twi2_lcd_print_format_float_P>
    6a22:	a8 c0       	rjmp	.+336    	; 0x6b74 <__stack+0xb75>

				} else if ((s_lcd_entry_cnt % 8) == 2) {
    6a24:	82 30       	cpi	r24, 0x02	; 2
    6a26:	91 05       	cpc	r25, r1
    6a28:	09 f0       	breq	.+2      	; 0x6a2c <__stack+0xa2d>
    6a2a:	4c c0       	rjmp	.+152    	; 0x6ac4 <__stack+0xac5>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6a2c:	8f b7       	in	r24, 0x3f	; 63
    6a2e:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
    6a30:	f8 94       	cli
	return flags;
    6a32:	8c 81       	ldd	r24, Y+4	; 0x04
					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_adc_vbat_volt_1000		= g_adc_vbat_volt_1000;
    6a34:	60 91 51 26 	lds	r22, 0x2651	; 0x802651 <g_adc_vbat_volt_1000>
    6a38:	70 91 52 26 	lds	r23, 0x2652	; 0x802652 <g_adc_vbat_volt_1000+0x1>
					int16_t l_adc_vctcxo_volt_1000		= g_adc_vctcxo_volt_1000;
    6a3c:	e0 90 55 26 	lds	r14, 0x2655	; 0x802655 <g_adc_vctcxo_volt_1000>
    6a40:	f0 90 56 26 	lds	r15, 0x2656	; 0x802656 <g_adc_vctcxo_volt_1000+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6a44:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* ADC_VBAT */
					task_twi2_lcd_print_format_float_P(col_left, (s_line++) * 10, l_adc_vbat_volt_1000 / 1000.f, PM_FORMAT_5F3);
    6a46:	10 91 0a 20 	lds	r17, 0x200A	; 0x80200a <s_line.7786>
    6a4a:	81 e0       	ldi	r24, 0x01	; 1
    6a4c:	81 0f       	add	r24, r17
    6a4e:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_line.7786>
    6a52:	07 2e       	mov	r0, r23
    6a54:	00 0c       	add	r0, r0
    6a56:	88 0b       	sbc	r24, r24
    6a58:	99 0b       	sbc	r25, r25
    6a5a:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    6a5e:	20 e0       	ldi	r18, 0x00	; 0
    6a60:	30 e0       	ldi	r19, 0x00	; 0
    6a62:	4a e7       	ldi	r20, 0x7A	; 122
    6a64:	54 e4       	ldi	r21, 0x44	; 68
    6a66:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    6a6a:	9b 01       	movw	r18, r22
    6a6c:	ac 01       	movw	r20, r24
    6a6e:	11 0f       	add	r17, r17
    6a70:	81 2f       	mov	r24, r17
    6a72:	88 0f       	add	r24, r24
    6a74:	88 0f       	add	r24, r24
    6a76:	61 2f       	mov	r22, r17
    6a78:	68 0f       	add	r22, r24
    6a7a:	06 ef       	ldi	r16, 0xF6	; 246
    6a7c:	1c e2       	ldi	r17, 0x2C	; 44
    6a7e:	8c e3       	ldi	r24, 0x3C	; 60
    6a80:	0e 94 b0 21 	call	0x4360	; 0x4360 <task_twi2_lcd_print_format_float_P>

					/* ADC_VCTCXO */
					task_twi2_lcd_print_format_float_P(col_left, (s_line++) * 10, l_adc_vctcxo_volt_1000 / 1000.f, PM_FORMAT_5F3);
    6a84:	10 91 0a 20 	lds	r17, 0x200A	; 0x80200a <s_line.7786>
    6a88:	81 e0       	ldi	r24, 0x01	; 1
    6a8a:	81 0f       	add	r24, r17
    6a8c:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_line.7786>
    6a90:	b7 01       	movw	r22, r14
    6a92:	ff 0c       	add	r15, r15
    6a94:	88 0b       	sbc	r24, r24
    6a96:	99 0b       	sbc	r25, r25
    6a98:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    6a9c:	20 e0       	ldi	r18, 0x00	; 0
    6a9e:	30 e0       	ldi	r19, 0x00	; 0
    6aa0:	4a e7       	ldi	r20, 0x7A	; 122
    6aa2:	54 e4       	ldi	r21, 0x44	; 68
    6aa4:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    6aa8:	9b 01       	movw	r18, r22
    6aaa:	ac 01       	movw	r20, r24
    6aac:	11 0f       	add	r17, r17
    6aae:	81 2f       	mov	r24, r17
    6ab0:	88 0f       	add	r24, r24
    6ab2:	88 0f       	add	r24, r24
    6ab4:	61 2f       	mov	r22, r17
    6ab6:	68 0f       	add	r22, r24
    6ab8:	06 ef       	ldi	r16, 0xF6	; 246
    6aba:	1c e2       	ldi	r17, 0x2C	; 44
    6abc:	8c e3       	ldi	r24, 0x3C	; 60
    6abe:	0e 94 b0 21 	call	0x4360	; 0x4360 <task_twi2_lcd_print_format_float_P>
    6ac2:	58 c0       	rjmp	.+176    	; 0x6b74 <__stack+0xb75>

				} else if ((s_lcd_entry_cnt % 8) == 3) {
    6ac4:	83 30       	cpi	r24, 0x03	; 3
    6ac6:	91 05       	cpc	r25, r1
    6ac8:	09 f0       	breq	.+2      	; 0x6acc <__stack+0xacd>
    6aca:	4c c0       	rjmp	.+152    	; 0x6b64 <__stack+0xb65>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6acc:	8f b7       	in	r24, 0x3f	; 63
    6ace:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
    6ad0:	f8 94       	cli
	return flags;
    6ad2:	8b 81       	ldd	r24, Y+3	; 0x03
					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_adc_io_adc4_volt_1000		= g_adc_io_adc4_volt_1000;
    6ad4:	60 91 4f 26 	lds	r22, 0x264F	; 0x80264f <g_adc_io_adc4_volt_1000>
    6ad8:	70 91 50 26 	lds	r23, 0x2650	; 0x802650 <g_adc_io_adc4_volt_1000+0x1>
					int16_t l_adc_io_adc5_volt_1000		= g_adc_io_adc5_volt_1000;
    6adc:	e0 90 4d 26 	lds	r14, 0x264D	; 0x80264d <g_adc_io_adc5_volt_1000>
    6ae0:	f0 90 4e 26 	lds	r15, 0x264E	; 0x80264e <g_adc_io_adc5_volt_1000+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6ae4:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* ADC_IO_ADC4 */
					task_twi2_lcd_print_format_float_P(col_left, (s_line++) * 10, l_adc_io_adc4_volt_1000 / 1000.f, PM_FORMAT_5F3);
    6ae6:	10 91 0a 20 	lds	r17, 0x200A	; 0x80200a <s_line.7786>
    6aea:	81 e0       	ldi	r24, 0x01	; 1
    6aec:	81 0f       	add	r24, r17
    6aee:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_line.7786>
    6af2:	07 2e       	mov	r0, r23
    6af4:	00 0c       	add	r0, r0
    6af6:	88 0b       	sbc	r24, r24
    6af8:	99 0b       	sbc	r25, r25
    6afa:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    6afe:	20 e0       	ldi	r18, 0x00	; 0
    6b00:	30 e0       	ldi	r19, 0x00	; 0
    6b02:	4a e7       	ldi	r20, 0x7A	; 122
    6b04:	54 e4       	ldi	r21, 0x44	; 68
    6b06:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    6b0a:	9b 01       	movw	r18, r22
    6b0c:	ac 01       	movw	r20, r24
    6b0e:	11 0f       	add	r17, r17
    6b10:	81 2f       	mov	r24, r17
    6b12:	88 0f       	add	r24, r24
    6b14:	88 0f       	add	r24, r24
    6b16:	61 2f       	mov	r22, r17
    6b18:	68 0f       	add	r22, r24
    6b1a:	06 ef       	ldi	r16, 0xF6	; 246
    6b1c:	1c e2       	ldi	r17, 0x2C	; 44
    6b1e:	8c e3       	ldi	r24, 0x3C	; 60
    6b20:	0e 94 b0 21 	call	0x4360	; 0x4360 <task_twi2_lcd_print_format_float_P>

					/* ADC_IO_ADC5 */
					task_twi2_lcd_print_format_float_P(col_left, (s_line++) * 10, l_adc_io_adc5_volt_1000 / 1000.f, PM_FORMAT_5F3);
    6b24:	10 91 0a 20 	lds	r17, 0x200A	; 0x80200a <s_line.7786>
    6b28:	81 e0       	ldi	r24, 0x01	; 1
    6b2a:	81 0f       	add	r24, r17
    6b2c:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_line.7786>
    6b30:	b7 01       	movw	r22, r14
    6b32:	ff 0c       	add	r15, r15
    6b34:	88 0b       	sbc	r24, r24
    6b36:	99 0b       	sbc	r25, r25
    6b38:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    6b3c:	20 e0       	ldi	r18, 0x00	; 0
    6b3e:	30 e0       	ldi	r19, 0x00	; 0
    6b40:	4a e7       	ldi	r20, 0x7A	; 122
    6b42:	54 e4       	ldi	r21, 0x44	; 68
    6b44:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    6b48:	9b 01       	movw	r18, r22
    6b4a:	ac 01       	movw	r20, r24
    6b4c:	11 0f       	add	r17, r17
    6b4e:	81 2f       	mov	r24, r17
    6b50:	88 0f       	add	r24, r24
    6b52:	88 0f       	add	r24, r24
    6b54:	61 2f       	mov	r22, r17
    6b56:	68 0f       	add	r22, r24
    6b58:	06 ef       	ldi	r16, 0xF6	; 246
    6b5a:	1c e2       	ldi	r17, 0x2C	; 44
    6b5c:	8c e3       	ldi	r24, 0x3C	; 60
    6b5e:	0e 94 b0 21 	call	0x4360	; 0x4360 <task_twi2_lcd_print_format_float_P>
    6b62:	08 c0       	rjmp	.+16     	; 0x6b74 <__stack+0xb75>

				} else if ((s_lcd_entry_cnt % 8) == 5) {
    6b64:	05 97       	sbiw	r24, 0x05	; 5
    6b66:	31 f4       	brne	.+12     	; 0x6b74 <__stack+0xb75>
					cpu_irq_restore(flags);

					/* ADC_SILENCE */
					task_twi2_lcd_print_format_float_P(col_left, (s_line++) * 10, l_adc_silence_volt_1000 / 1000.f, PM_FORMAT_5F3);
					#else
					s_line++;
    6b68:	80 91 0a 20 	lds	r24, 0x200A	; 0x80200a <s_line.7786>
    6b6c:	8f 5f       	subi	r24, 0xFF	; 255
    6b6e:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_line.7786>
    6b72:	9e c0       	rjmp	.+316    	; 0x6cb0 <__stack+0xcb1>
					#endif
				}
			}

			if ((s_lcd_entry_cnt % 8) == 6) {
    6b74:	80 91 ea 22 	lds	r24, 0x22EA	; 0x8022ea <s_lcd_entry_cnt.7783>
    6b78:	90 91 eb 22 	lds	r25, 0x22EB	; 0x8022eb <s_lcd_entry_cnt.7783+0x1>
    6b7c:	87 70       	andi	r24, 0x07	; 7
    6b7e:	99 27       	eor	r25, r25
    6b80:	86 30       	cpi	r24, 0x06	; 6
    6b82:	91 05       	cpc	r25, r1
    6b84:	09 f0       	breq	.+2      	; 0x6b88 <__stack+0xb89>
    6b86:	46 c0       	rjmp	.+140    	; 0x6c14 <__stack+0xc15>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6b88:	8f b7       	in	r24, 0x3f	; 63
    6b8a:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    6b8c:	f8 94       	cli
	return flags;
    6b8e:	2a 81       	ldd	r18, Y+2	; 0x02
				/* Get up-to-date global data */
				flags = cpu_irq_save();
				int32_t l_twi1_baro_temp_100		= g_twi1_baro_temp_100;
    6b90:	60 91 cf 26 	lds	r22, 0x26CF	; 0x8026cf <g_twi1_baro_temp_100>
    6b94:	70 91 d0 26 	lds	r23, 0x26D0	; 0x8026d0 <g_twi1_baro_temp_100+0x1>
    6b98:	80 91 d1 26 	lds	r24, 0x26D1	; 0x8026d1 <g_twi1_baro_temp_100+0x2>
    6b9c:	90 91 d2 26 	lds	r25, 0x26D2	; 0x8026d2 <g_twi1_baro_temp_100+0x3>
				int32_t l_twi1_baro_p_100			= g_twi1_baro_p_100;
    6ba0:	c0 90 cb 26 	lds	r12, 0x26CB	; 0x8026cb <g_twi1_baro_p_100>
    6ba4:	d0 90 cc 26 	lds	r13, 0x26CC	; 0x8026cc <g_twi1_baro_p_100+0x1>
    6ba8:	e0 90 cd 26 	lds	r14, 0x26CD	; 0x8026cd <g_twi1_baro_p_100+0x2>
    6bac:	f0 90 ce 26 	lds	r15, 0x26CE	; 0x8026ce <g_twi1_baro_p_100+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6bb0:	2f bf       	out	0x3f, r18	; 63
				cpu_irq_restore(flags);

				s_line = 9;

				/* Baro_Temp */
				task_twi2_lcd_print_format_float_P(col_left, (s_line++) * 10, l_twi1_baro_temp_100 / 100.f, PM_FORMAT_05F2);
    6bb2:	2a e0       	ldi	r18, 0x0A	; 10
    6bb4:	20 93 0a 20 	sts	0x200A, r18	; 0x80200a <s_line.7786>
    6bb8:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    6bbc:	20 e0       	ldi	r18, 0x00	; 0
    6bbe:	30 e0       	ldi	r19, 0x00	; 0
    6bc0:	48 ec       	ldi	r20, 0xC8	; 200
    6bc2:	52 e4       	ldi	r21, 0x42	; 66
    6bc4:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    6bc8:	9b 01       	movw	r18, r22
    6bca:	ac 01       	movw	r20, r24
    6bcc:	09 e0       	ldi	r16, 0x09	; 9
    6bce:	1d e2       	ldi	r17, 0x2D	; 45
    6bd0:	6a e5       	ldi	r22, 0x5A	; 90
    6bd2:	8c e3       	ldi	r24, 0x3C	; 60
    6bd4:	0e 94 b0 21 	call	0x4360	; 0x4360 <task_twi2_lcd_print_format_float_P>

				/* Baro_P */
				task_twi2_lcd_print_format_float_P(col_left, (s_line++) * 10, l_twi1_baro_p_100 / 100.f, PM_FORMAT_07F2);
    6bd8:	10 91 0a 20 	lds	r17, 0x200A	; 0x80200a <s_line.7786>
    6bdc:	81 e0       	ldi	r24, 0x01	; 1
    6bde:	81 0f       	add	r24, r17
    6be0:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_line.7786>
    6be4:	c7 01       	movw	r24, r14
    6be6:	b6 01       	movw	r22, r12
    6be8:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    6bec:	20 e0       	ldi	r18, 0x00	; 0
    6bee:	30 e0       	ldi	r19, 0x00	; 0
    6bf0:	48 ec       	ldi	r20, 0xC8	; 200
    6bf2:	52 e4       	ldi	r21, 0x42	; 66
    6bf4:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    6bf8:	9b 01       	movw	r18, r22
    6bfa:	ac 01       	movw	r20, r24
    6bfc:	11 0f       	add	r17, r17
    6bfe:	81 2f       	mov	r24, r17
    6c00:	88 0f       	add	r24, r24
    6c02:	88 0f       	add	r24, r24
    6c04:	61 2f       	mov	r22, r17
    6c06:	68 0f       	add	r22, r24
    6c08:	02 e0       	ldi	r16, 0x02	; 2
    6c0a:	1d e2       	ldi	r17, 0x2D	; 45
    6c0c:	8c e3       	ldi	r24, 0x3C	; 60
    6c0e:	0e 94 b0 21 	call	0x4360	; 0x4360 <task_twi2_lcd_print_format_float_P>
    6c12:	4e c0       	rjmp	.+156    	; 0x6cb0 <__stack+0xcb1>

			} else if ((s_lcd_entry_cnt % 8) == 7) {
    6c14:	07 97       	sbiw	r24, 0x07	; 7
    6c16:	09 f0       	breq	.+2      	; 0x6c1a <__stack+0xc1b>
    6c18:	4b c0       	rjmp	.+150    	; 0x6cb0 <__stack+0xcb1>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6c1a:	8f b7       	in	r24, 0x3f	; 63
    6c1c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6c1e:	f8 94       	cli
	return flags;
    6c20:	89 81       	ldd	r24, Y+1	; 0x01
				/* Get up-to-date global data */
				flags = cpu_irq_save();
				int16_t l_twi1_hygro_T_100			= g_twi1_hygro_T_100;
    6c22:	60 91 c3 26 	lds	r22, 0x26C3	; 0x8026c3 <g_twi1_hygro_T_100>
    6c26:	70 91 c4 26 	lds	r23, 0x26C4	; 0x8026c4 <g_twi1_hygro_T_100+0x1>
				int16_t l_twi1_hygro_RH_100			= g_twi1_hygro_RH_100;
    6c2a:	e0 90 c1 26 	lds	r14, 0x26C1	; 0x8026c1 <g_twi1_hygro_RH_100>
    6c2e:	f0 90 c2 26 	lds	r15, 0x26C2	; 0x8026c2 <g_twi1_hygro_RH_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6c32:	8f bf       	out	0x3f, r24	; 63
				cpu_irq_restore(flags);

				/* Hygro_Temp */
				task_twi2_lcd_print_format_float_P(col_left, (s_line++) * 10, l_twi1_hygro_T_100 / 100.f, PM_FORMAT_05F2);
    6c34:	10 91 0a 20 	lds	r17, 0x200A	; 0x80200a <s_line.7786>
    6c38:	81 e0       	ldi	r24, 0x01	; 1
    6c3a:	81 0f       	add	r24, r17
    6c3c:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_line.7786>
    6c40:	07 2e       	mov	r0, r23
    6c42:	00 0c       	add	r0, r0
    6c44:	88 0b       	sbc	r24, r24
    6c46:	99 0b       	sbc	r25, r25
    6c48:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    6c4c:	20 e0       	ldi	r18, 0x00	; 0
    6c4e:	30 e0       	ldi	r19, 0x00	; 0
    6c50:	48 ec       	ldi	r20, 0xC8	; 200
    6c52:	52 e4       	ldi	r21, 0x42	; 66
    6c54:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    6c58:	9b 01       	movw	r18, r22
    6c5a:	ac 01       	movw	r20, r24
    6c5c:	11 0f       	add	r17, r17
    6c5e:	81 2f       	mov	r24, r17
    6c60:	88 0f       	add	r24, r24
    6c62:	88 0f       	add	r24, r24
    6c64:	61 2f       	mov	r22, r17
    6c66:	68 0f       	add	r22, r24
    6c68:	09 e0       	ldi	r16, 0x09	; 9
    6c6a:	1d e2       	ldi	r17, 0x2D	; 45
    6c6c:	8c e3       	ldi	r24, 0x3C	; 60
    6c6e:	0e 94 b0 21 	call	0x4360	; 0x4360 <task_twi2_lcd_print_format_float_P>

				/* Hygro_RH */
				task_twi2_lcd_print_format_float_P(col_left, (s_line++) * 10, l_twi1_hygro_RH_100 / 100.f, PM_FORMAT_05F2);
    6c72:	10 91 0a 20 	lds	r17, 0x200A	; 0x80200a <s_line.7786>
    6c76:	81 e0       	ldi	r24, 0x01	; 1
    6c78:	81 0f       	add	r24, r17
    6c7a:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_line.7786>
    6c7e:	b7 01       	movw	r22, r14
    6c80:	ff 0c       	add	r15, r15
    6c82:	88 0b       	sbc	r24, r24
    6c84:	99 0b       	sbc	r25, r25
    6c86:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    6c8a:	20 e0       	ldi	r18, 0x00	; 0
    6c8c:	30 e0       	ldi	r19, 0x00	; 0
    6c8e:	48 ec       	ldi	r20, 0xC8	; 200
    6c90:	52 e4       	ldi	r21, 0x42	; 66
    6c92:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    6c96:	9b 01       	movw	r18, r22
    6c98:	ac 01       	movw	r20, r24
    6c9a:	11 0f       	add	r17, r17
    6c9c:	81 2f       	mov	r24, r17
    6c9e:	88 0f       	add	r24, r24
    6ca0:	88 0f       	add	r24, r24
    6ca2:	61 2f       	mov	r22, r17
    6ca4:	68 0f       	add	r22, r24
    6ca6:	09 e0       	ldi	r16, 0x09	; 9
    6ca8:	1d e2       	ldi	r17, 0x2D	; 45
    6caa:	8c e3       	ldi	r24, 0x3C	; 60
    6cac:	0e 94 b0 21 	call	0x4360	; 0x4360 <task_twi2_lcd_print_format_float_P>
			}

			/* Store last time */
			s_lcd_last = now;
    6cb0:	40 92 ec 22 	sts	0x22EC, r4	; 0x8022ec <s_lcd_last.7784>
    6cb4:	50 92 ed 22 	sts	0x22ED, r5	; 0x8022ed <s_lcd_last.7784+0x1>
    6cb8:	60 92 ee 22 	sts	0x22EE, r6	; 0x8022ee <s_lcd_last.7784+0x2>
    6cbc:	70 92 ef 22 	sts	0x22EF, r7	; 0x8022ef <s_lcd_last.7784+0x3>
    6cc0:	1f c0       	rjmp	.+62     	; 0x6d00 <__stack+0xd01>
		}

	} else if (g_twi2_lcd_version == 0x10) {
    6cc2:	80 31       	cpi	r24, 0x10	; 16
    6cc4:	e9 f4       	brne	.+58     	; 0x6d00 <__stack+0xd01>
		/* Show PWM in % when version is V1.0 and mode==0x20 selected */
		twi2_waitUntilReady();
    6cc6:	0e 94 66 20 	call	0x40cc	; 0x40cc <twi2_waitUntilReady>
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SHOW_TCXO_PWM;
    6cca:	e8 e1       	ldi	r30, 0x18	; 24
    6ccc:	f0 e2       	ldi	r31, 0x20	; 32
    6cce:	84 e8       	ldi	r24, 0x84	; 132
    6cd0:	81 83       	std	Z+1, r24	; 0x01
		twi2_m_data[0] = 1;
    6cd2:	a7 ef       	ldi	r26, 0xF7	; 247
    6cd4:	b4 e2       	ldi	r27, 0x24	; 36
    6cd6:	81 e0       	ldi	r24, 0x01	; 1
    6cd8:	8c 93       	st	X, r24
		twi2_m_data[1] = 128;
    6cda:	80 e8       	ldi	r24, 0x80	; 128
    6cdc:	11 96       	adiw	r26, 0x01	; 1
    6cde:	8c 93       	st	X, r24
		twi2_packet.length = 2;
    6ce0:	82 e0       	ldi	r24, 0x02	; 2
    6ce2:	90 e0       	ldi	r25, 0x00	; 0
    6ce4:	80 87       	std	Z+8, r24	; 0x08
    6ce6:	91 87       	std	Z+9, r25	; 0x09
    6ce8:	40 e0       	ldi	r20, 0x00	; 0
    6cea:	bf 01       	movw	r22, r30
    6cec:	80 e8       	ldi	r24, 0x80	; 128
    6cee:	94 e0       	ldi	r25, 0x04	; 4
    6cf0:	0e 94 19 43 	call	0x8632	; 0x8632 <twi_master_transfer>
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_TCXOPWM_DELAY_MIN_US);
    6cf4:	69 e8       	ldi	r22, 0x89	; 137
    6cf6:	73 e1       	ldi	r23, 0x13	; 19
    6cf8:	80 e0       	ldi	r24, 0x00	; 0
    6cfa:	90 e0       	ldi	r25, 0x00	; 0
    6cfc:	0e 94 87 1f 	call	0x3f0e	; 0x3f0e <__portable_avr_delay_cycles>
	}
}
    6d00:	a3 96       	adiw	r28, 0x23	; 35
    6d02:	cd bf       	out	0x3d, r28	; 61
    6d04:	de bf       	out	0x3e, r29	; 62
    6d06:	df 91       	pop	r29
    6d08:	cf 91       	pop	r28
    6d0a:	1f 91       	pop	r17
    6d0c:	0f 91       	pop	r16
    6d0e:	ff 90       	pop	r15
    6d10:	ef 90       	pop	r14
    6d12:	df 90       	pop	r13
    6d14:	cf 90       	pop	r12
    6d16:	bf 90       	pop	r11
    6d18:	af 90       	pop	r10
    6d1a:	9f 90       	pop	r9
    6d1c:	8f 90       	pop	r8
    6d1e:	7f 90       	pop	r7
    6d20:	6f 90       	pop	r6
    6d22:	5f 90       	pop	r5
    6d24:	4f 90       	pop	r4
    6d26:	3f 90       	pop	r3
    6d28:	2f 90       	pop	r2
    6d2a:	08 95       	ret

00006d2c <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
    6d2c:	08 95       	ret

00006d2e <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
    6d2e:	cf 93       	push	r28
    6d30:	df 93       	push	r29
    6d32:	1f 92       	push	r1
    6d34:	cd b7       	in	r28, 0x3d	; 61
    6d36:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6d38:	2f b7       	in	r18, 0x3f	; 63
    6d3a:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    6d3c:	f8 94       	cli
	return flags;
    6d3e:	49 81       	ldd	r20, Y+1	; 0x01
	Assert(callback);

	flags = cpu_irq_save();

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    6d40:	28 2f       	mov	r18, r24
    6d42:	39 2f       	mov	r19, r25
    6d44:	21 15       	cp	r18, r1
    6d46:	82 e0       	ldi	r24, 0x02	; 2
    6d48:	38 07       	cpc	r19, r24
    6d4a:	29 f4       	brne	.+10     	; 0x6d56 <adc_set_callback+0x28>
		adca_callback = callback;
    6d4c:	60 93 77 28 	sts	0x2877, r22	; 0x802877 <adca_callback>
    6d50:	70 93 78 28 	sts	0x2878, r23	; 0x802878 <adca_callback+0x1>
    6d54:	07 c0       	rjmp	.+14     	; 0x6d64 <adc_set_callback+0x36>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    6d56:	20 34       	cpi	r18, 0x40	; 64
    6d58:	32 40       	sbci	r19, 0x02	; 2
    6d5a:	21 f4       	brne	.+8      	; 0x6d64 <adc_set_callback+0x36>
		adcb_callback = callback;
    6d5c:	60 93 75 28 	sts	0x2875, r22	; 0x802875 <adcb_callback>
    6d60:	70 93 76 28 	sts	0x2876, r23	; 0x802876 <adcb_callback+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6d64:	4f bf       	out	0x3f, r20	; 63
	{
		Assert(0);
	}

	cpu_irq_restore(flags);
}
    6d66:	0f 90       	pop	r0
    6d68:	df 91       	pop	r29
    6d6a:	cf 91       	pop	r28
    6d6c:	08 95       	ret

00006d6e <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    6d6e:	81 15       	cp	r24, r1
    6d70:	22 e0       	ldi	r18, 0x02	; 2
    6d72:	92 07       	cpc	r25, r18
    6d74:	69 f4       	brne	.+26     	; 0x6d90 <adc_enable_clock+0x22>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
    6d76:	80 91 f9 22 	lds	r24, 0x22F9	; 0x8022f9 <adca_enable_count>
    6d7a:	91 e0       	ldi	r25, 0x01	; 1
    6d7c:	98 0f       	add	r25, r24
    6d7e:	90 93 f9 22 	sts	0x22F9, r25	; 0x8022f9 <adca_enable_count>
    6d82:	81 11       	cpse	r24, r1
    6d84:	14 c0       	rjmp	.+40     	; 0x6dae <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    6d86:	62 e0       	ldi	r22, 0x02	; 2
    6d88:	81 e0       	ldi	r24, 0x01	; 1
    6d8a:	0c 94 78 5e 	jmp	0xbcf0	; 0xbcf0 <sysclk_enable_module>
    6d8e:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    6d90:	80 34       	cpi	r24, 0x40	; 64
    6d92:	92 40       	sbci	r25, 0x02	; 2
    6d94:	61 f4       	brne	.+24     	; 0x6dae <adc_enable_clock+0x40>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
    6d96:	80 91 f8 22 	lds	r24, 0x22F8	; 0x8022f8 <adcb_enable_count>
    6d9a:	91 e0       	ldi	r25, 0x01	; 1
    6d9c:	98 0f       	add	r25, r24
    6d9e:	90 93 f8 22 	sts	0x22F8, r25	; 0x8022f8 <adcb_enable_count>
    6da2:	81 11       	cpse	r24, r1
    6da4:	04 c0       	rjmp	.+8      	; 0x6dae <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    6da6:	62 e0       	ldi	r22, 0x02	; 2
    6da8:	82 e0       	ldi	r24, 0x02	; 2
    6daa:	0c 94 78 5e 	jmp	0xbcf0	; 0xbcf0 <sysclk_enable_module>
    6dae:	08 95       	ret

00006db0 <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    6db0:	81 15       	cp	r24, r1
    6db2:	22 e0       	ldi	r18, 0x02	; 2
    6db4:	92 07       	cpc	r25, r18
    6db6:	61 f4       	brne	.+24     	; 0x6dd0 <adc_disable_clock+0x20>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
    6db8:	80 91 f9 22 	lds	r24, 0x22F9	; 0x8022f9 <adca_enable_count>
    6dbc:	81 50       	subi	r24, 0x01	; 1
    6dbe:	80 93 f9 22 	sts	0x22F9, r24	; 0x8022f9 <adca_enable_count>
    6dc2:	81 11       	cpse	r24, r1
    6dc4:	13 c0       	rjmp	.+38     	; 0x6dec <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    6dc6:	62 e0       	ldi	r22, 0x02	; 2
    6dc8:	81 e0       	ldi	r24, 0x01	; 1
    6dca:	0c 94 8e 5e 	jmp	0xbd1c	; 0xbd1c <sysclk_disable_module>
    6dce:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    6dd0:	80 34       	cpi	r24, 0x40	; 64
    6dd2:	92 40       	sbci	r25, 0x02	; 2
    6dd4:	59 f4       	brne	.+22     	; 0x6dec <adc_disable_clock+0x3c>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
    6dd6:	80 91 f8 22 	lds	r24, 0x22F8	; 0x8022f8 <adcb_enable_count>
    6dda:	81 50       	subi	r24, 0x01	; 1
    6ddc:	80 93 f8 22 	sts	0x22F8, r24	; 0x8022f8 <adcb_enable_count>
    6de0:	81 11       	cpse	r24, r1
    6de2:	04 c0       	rjmp	.+8      	; 0x6dec <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    6de4:	62 e0       	ldi	r22, 0x02	; 2
    6de6:	82 e0       	ldi	r24, 0x02	; 2
    6de8:	0c 94 8e 5e 	jmp	0xbd1c	; 0xbd1c <sysclk_disable_module>
    6dec:	08 95       	ret

00006dee <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
    6dee:	ef 92       	push	r14
    6df0:	ff 92       	push	r15
    6df2:	1f 93       	push	r17
    6df4:	cf 93       	push	r28
    6df6:	df 93       	push	r29
    6df8:	1f 92       	push	r1
    6dfa:	1f 92       	push	r1
    6dfc:	cd b7       	in	r28, 0x3d	; 61
    6dfe:	de b7       	in	r29, 0x3e	; 62
    6e00:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6e02:	8f b7       	in	r24, 0x3f	; 63
    6e04:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6e06:	f8 94       	cli
	return flags;
    6e08:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
    6e0a:	c7 01       	movw	r24, r14
    6e0c:	b0 df       	rcall	.-160    	; 0x6d6e <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
    6e0e:	f7 01       	movw	r30, r14
    6e10:	80 81       	ld	r24, Z
    6e12:	81 60       	ori	r24, 0x01	; 1
    6e14:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6e16:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    6e18:	80 91 8a 28 	lds	r24, 0x288A	; 0x80288a <sleepmgr_locks+0x1>
    6e1c:	8f 3f       	cpi	r24, 0xFF	; 255
    6e1e:	09 f4       	brne	.+2      	; 0x6e22 <adc_enable+0x34>
    6e20:	ff cf       	rjmp	.-2      	; 0x6e20 <adc_enable+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6e22:	8f b7       	in	r24, 0x3f	; 63
    6e24:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    6e26:	f8 94       	cli
	return flags;
    6e28:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    6e2a:	e9 e8       	ldi	r30, 0x89	; 137
    6e2c:	f8 e2       	ldi	r31, 0x28	; 40
    6e2e:	81 81       	ldd	r24, Z+1	; 0x01
    6e30:	8f 5f       	subi	r24, 0xFF	; 255
    6e32:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6e34:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
    6e36:	0f 90       	pop	r0
    6e38:	0f 90       	pop	r0
    6e3a:	df 91       	pop	r29
    6e3c:	cf 91       	pop	r28
    6e3e:	1f 91       	pop	r17
    6e40:	ff 90       	pop	r15
    6e42:	ef 90       	pop	r14
    6e44:	08 95       	ret

00006e46 <adc_disable>:
 * Disables the ADC and unlocks IDLE mode for the sleep manager.
 *
 * \param adc Pointer to ADC module
 */
void adc_disable(ADC_t *adc)
{
    6e46:	1f 93       	push	r17
    6e48:	cf 93       	push	r28
    6e4a:	df 93       	push	r29
    6e4c:	1f 92       	push	r1
    6e4e:	1f 92       	push	r1
    6e50:	cd b7       	in	r28, 0x3d	; 61
    6e52:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6e54:	2f b7       	in	r18, 0x3f	; 63
    6e56:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    6e58:	f8 94       	cli
	return flags;
    6e5a:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc->CTRLA &= ~ADC_ENABLE_bm;
    6e5c:	fc 01       	movw	r30, r24
    6e5e:	20 81       	ld	r18, Z
    6e60:	2e 7f       	andi	r18, 0xFE	; 254
	adc_disable_clock(adc);
    6e62:	20 83       	st	Z, r18
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6e64:	a5 df       	rcall	.-182    	; 0x6db0 <adc_disable_clock>
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    6e66:	1f bf       	out	0x3f, r17	; 63
    6e68:	80 91 8a 28 	lds	r24, 0x288A	; 0x80288a <sleepmgr_locks+0x1>
    6e6c:	81 11       	cpse	r24, r1
    6e6e:	01 c0       	rjmp	.+2      	; 0x6e72 <adc_disable+0x2c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6e70:	ff cf       	rjmp	.-2      	; 0x6e70 <adc_disable+0x2a>
    6e72:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    6e74:	8a 83       	std	Y+2, r24	; 0x02
	return flags;
    6e76:	f8 94       	cli
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    6e78:	9a 81       	ldd	r25, Y+2	; 0x02
    6e7a:	e9 e8       	ldi	r30, 0x89	; 137
    6e7c:	f8 e2       	ldi	r31, 0x28	; 40
    6e7e:	81 81       	ldd	r24, Z+1	; 0x01
    6e80:	81 50       	subi	r24, 0x01	; 1
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6e82:	81 83       	std	Z+1, r24	; 0x01
	cpu_irq_restore(flags);

	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
}
    6e84:	9f bf       	out	0x3f, r25	; 63
    6e86:	0f 90       	pop	r0
    6e88:	0f 90       	pop	r0
    6e8a:	df 91       	pop	r29
    6e8c:	cf 91       	pop	r28
    6e8e:	1f 91       	pop	r17
    6e90:	08 95       	ret

00006e92 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
    6e92:	1f 92       	push	r1
    6e94:	0f 92       	push	r0
    6e96:	0f b6       	in	r0, 0x3f	; 63
    6e98:	0f 92       	push	r0
    6e9a:	11 24       	eor	r1, r1
    6e9c:	0b b6       	in	r0, 0x3b	; 59
    6e9e:	0f 92       	push	r0
    6ea0:	2f 93       	push	r18
    6ea2:	3f 93       	push	r19
    6ea4:	4f 93       	push	r20
    6ea6:	5f 93       	push	r21
    6ea8:	6f 93       	push	r22
    6eaa:	7f 93       	push	r23
    6eac:	8f 93       	push	r24
    6eae:	9f 93       	push	r25
    6eb0:	af 93       	push	r26
    6eb2:	bf 93       	push	r27
    6eb4:	ef 93       	push	r30
    6eb6:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
    6eb8:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
    6ebc:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
    6ec0:	e0 91 77 28 	lds	r30, 0x2877	; 0x802877 <adca_callback>
    6ec4:	f0 91 78 28 	lds	r31, 0x2878	; 0x802878 <adca_callback+0x1>
    6ec8:	61 e0       	ldi	r22, 0x01	; 1
    6eca:	80 e0       	ldi	r24, 0x00	; 0
    6ecc:	92 e0       	ldi	r25, 0x02	; 2
    6ece:	19 95       	eicall
}
    6ed0:	ff 91       	pop	r31
    6ed2:	ef 91       	pop	r30
    6ed4:	bf 91       	pop	r27
    6ed6:	af 91       	pop	r26
    6ed8:	9f 91       	pop	r25
    6eda:	8f 91       	pop	r24
    6edc:	7f 91       	pop	r23
    6ede:	6f 91       	pop	r22
    6ee0:	5f 91       	pop	r21
    6ee2:	4f 91       	pop	r20
    6ee4:	3f 91       	pop	r19
    6ee6:	2f 91       	pop	r18
    6ee8:	0f 90       	pop	r0
    6eea:	0b be       	out	0x3b, r0	; 59
    6eec:	0f 90       	pop	r0
    6eee:	0f be       	out	0x3f, r0	; 63
    6ef0:	0f 90       	pop	r0
    6ef2:	1f 90       	pop	r1
    6ef4:	18 95       	reti

00006ef6 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
    6ef6:	1f 92       	push	r1
    6ef8:	0f 92       	push	r0
    6efa:	0f b6       	in	r0, 0x3f	; 63
    6efc:	0f 92       	push	r0
    6efe:	11 24       	eor	r1, r1
    6f00:	0b b6       	in	r0, 0x3b	; 59
    6f02:	0f 92       	push	r0
    6f04:	2f 93       	push	r18
    6f06:	3f 93       	push	r19
    6f08:	4f 93       	push	r20
    6f0a:	5f 93       	push	r21
    6f0c:	6f 93       	push	r22
    6f0e:	7f 93       	push	r23
    6f10:	8f 93       	push	r24
    6f12:	9f 93       	push	r25
    6f14:	af 93       	push	r26
    6f16:	bf 93       	push	r27
    6f18:	ef 93       	push	r30
    6f1a:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
    6f1c:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
    6f20:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
    6f24:	e0 91 77 28 	lds	r30, 0x2877	; 0x802877 <adca_callback>
    6f28:	f0 91 78 28 	lds	r31, 0x2878	; 0x802878 <adca_callback+0x1>
    6f2c:	62 e0       	ldi	r22, 0x02	; 2
    6f2e:	80 e0       	ldi	r24, 0x00	; 0
    6f30:	92 e0       	ldi	r25, 0x02	; 2
    6f32:	19 95       	eicall
}
    6f34:	ff 91       	pop	r31
    6f36:	ef 91       	pop	r30
    6f38:	bf 91       	pop	r27
    6f3a:	af 91       	pop	r26
    6f3c:	9f 91       	pop	r25
    6f3e:	8f 91       	pop	r24
    6f40:	7f 91       	pop	r23
    6f42:	6f 91       	pop	r22
    6f44:	5f 91       	pop	r21
    6f46:	4f 91       	pop	r20
    6f48:	3f 91       	pop	r19
    6f4a:	2f 91       	pop	r18
    6f4c:	0f 90       	pop	r0
    6f4e:	0b be       	out	0x3b, r0	; 59
    6f50:	0f 90       	pop	r0
    6f52:	0f be       	out	0x3f, r0	; 63
    6f54:	0f 90       	pop	r0
    6f56:	1f 90       	pop	r1
    6f58:	18 95       	reti

00006f5a <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
    6f5a:	1f 92       	push	r1
    6f5c:	0f 92       	push	r0
    6f5e:	0f b6       	in	r0, 0x3f	; 63
    6f60:	0f 92       	push	r0
    6f62:	11 24       	eor	r1, r1
    6f64:	0b b6       	in	r0, 0x3b	; 59
    6f66:	0f 92       	push	r0
    6f68:	2f 93       	push	r18
    6f6a:	3f 93       	push	r19
    6f6c:	4f 93       	push	r20
    6f6e:	5f 93       	push	r21
    6f70:	6f 93       	push	r22
    6f72:	7f 93       	push	r23
    6f74:	8f 93       	push	r24
    6f76:	9f 93       	push	r25
    6f78:	af 93       	push	r26
    6f7a:	bf 93       	push	r27
    6f7c:	ef 93       	push	r30
    6f7e:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
    6f80:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
    6f84:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
    6f88:	e0 91 77 28 	lds	r30, 0x2877	; 0x802877 <adca_callback>
    6f8c:	f0 91 78 28 	lds	r31, 0x2878	; 0x802878 <adca_callback+0x1>
    6f90:	64 e0       	ldi	r22, 0x04	; 4
    6f92:	80 e0       	ldi	r24, 0x00	; 0
    6f94:	92 e0       	ldi	r25, 0x02	; 2
    6f96:	19 95       	eicall
}
    6f98:	ff 91       	pop	r31
    6f9a:	ef 91       	pop	r30
    6f9c:	bf 91       	pop	r27
    6f9e:	af 91       	pop	r26
    6fa0:	9f 91       	pop	r25
    6fa2:	8f 91       	pop	r24
    6fa4:	7f 91       	pop	r23
    6fa6:	6f 91       	pop	r22
    6fa8:	5f 91       	pop	r21
    6faa:	4f 91       	pop	r20
    6fac:	3f 91       	pop	r19
    6fae:	2f 91       	pop	r18
    6fb0:	0f 90       	pop	r0
    6fb2:	0b be       	out	0x3b, r0	; 59
    6fb4:	0f 90       	pop	r0
    6fb6:	0f be       	out	0x3f, r0	; 63
    6fb8:	0f 90       	pop	r0
    6fba:	1f 90       	pop	r1
    6fbc:	18 95       	reti

00006fbe <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
    6fbe:	1f 92       	push	r1
    6fc0:	0f 92       	push	r0
    6fc2:	0f b6       	in	r0, 0x3f	; 63
    6fc4:	0f 92       	push	r0
    6fc6:	11 24       	eor	r1, r1
    6fc8:	0b b6       	in	r0, 0x3b	; 59
    6fca:	0f 92       	push	r0
    6fcc:	2f 93       	push	r18
    6fce:	3f 93       	push	r19
    6fd0:	4f 93       	push	r20
    6fd2:	5f 93       	push	r21
    6fd4:	6f 93       	push	r22
    6fd6:	7f 93       	push	r23
    6fd8:	8f 93       	push	r24
    6fda:	9f 93       	push	r25
    6fdc:	af 93       	push	r26
    6fde:	bf 93       	push	r27
    6fe0:	ef 93       	push	r30
    6fe2:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
    6fe4:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
    6fe8:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
    6fec:	e0 91 77 28 	lds	r30, 0x2877	; 0x802877 <adca_callback>
    6ff0:	f0 91 78 28 	lds	r31, 0x2878	; 0x802878 <adca_callback+0x1>
    6ff4:	68 e0       	ldi	r22, 0x08	; 8
    6ff6:	80 e0       	ldi	r24, 0x00	; 0
    6ff8:	92 e0       	ldi	r25, 0x02	; 2
    6ffa:	19 95       	eicall
}
    6ffc:	ff 91       	pop	r31
    6ffe:	ef 91       	pop	r30
    7000:	bf 91       	pop	r27
    7002:	af 91       	pop	r26
    7004:	9f 91       	pop	r25
    7006:	8f 91       	pop	r24
    7008:	7f 91       	pop	r23
    700a:	6f 91       	pop	r22
    700c:	5f 91       	pop	r21
    700e:	4f 91       	pop	r20
    7010:	3f 91       	pop	r19
    7012:	2f 91       	pop	r18
    7014:	0f 90       	pop	r0
    7016:	0b be       	out	0x3b, r0	; 59
    7018:	0f 90       	pop	r0
    701a:	0f be       	out	0x3f, r0	; 63
    701c:	0f 90       	pop	r0
    701e:	1f 90       	pop	r1
    7020:	18 95       	reti

00007022 <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
    7022:	1f 92       	push	r1
    7024:	0f 92       	push	r0
    7026:	0f b6       	in	r0, 0x3f	; 63
    7028:	0f 92       	push	r0
    702a:	11 24       	eor	r1, r1
    702c:	0b b6       	in	r0, 0x3b	; 59
    702e:	0f 92       	push	r0
    7030:	2f 93       	push	r18
    7032:	3f 93       	push	r19
    7034:	4f 93       	push	r20
    7036:	5f 93       	push	r21
    7038:	6f 93       	push	r22
    703a:	7f 93       	push	r23
    703c:	8f 93       	push	r24
    703e:	9f 93       	push	r25
    7040:	af 93       	push	r26
    7042:	bf 93       	push	r27
    7044:	ef 93       	push	r30
    7046:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
    7048:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
    704c:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
    7050:	e0 91 75 28 	lds	r30, 0x2875	; 0x802875 <adcb_callback>
    7054:	f0 91 76 28 	lds	r31, 0x2876	; 0x802876 <adcb_callback+0x1>
    7058:	61 e0       	ldi	r22, 0x01	; 1
    705a:	80 e4       	ldi	r24, 0x40	; 64
    705c:	92 e0       	ldi	r25, 0x02	; 2
    705e:	19 95       	eicall
}
    7060:	ff 91       	pop	r31
    7062:	ef 91       	pop	r30
    7064:	bf 91       	pop	r27
    7066:	af 91       	pop	r26
    7068:	9f 91       	pop	r25
    706a:	8f 91       	pop	r24
    706c:	7f 91       	pop	r23
    706e:	6f 91       	pop	r22
    7070:	5f 91       	pop	r21
    7072:	4f 91       	pop	r20
    7074:	3f 91       	pop	r19
    7076:	2f 91       	pop	r18
    7078:	0f 90       	pop	r0
    707a:	0b be       	out	0x3b, r0	; 59
    707c:	0f 90       	pop	r0
    707e:	0f be       	out	0x3f, r0	; 63
    7080:	0f 90       	pop	r0
    7082:	1f 90       	pop	r1
    7084:	18 95       	reti

00007086 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
    7086:	1f 92       	push	r1
    7088:	0f 92       	push	r0
    708a:	0f b6       	in	r0, 0x3f	; 63
    708c:	0f 92       	push	r0
    708e:	11 24       	eor	r1, r1
    7090:	0b b6       	in	r0, 0x3b	; 59
    7092:	0f 92       	push	r0
    7094:	2f 93       	push	r18
    7096:	3f 93       	push	r19
    7098:	4f 93       	push	r20
    709a:	5f 93       	push	r21
    709c:	6f 93       	push	r22
    709e:	7f 93       	push	r23
    70a0:	8f 93       	push	r24
    70a2:	9f 93       	push	r25
    70a4:	af 93       	push	r26
    70a6:	bf 93       	push	r27
    70a8:	ef 93       	push	r30
    70aa:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
    70ac:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
    70b0:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
    70b4:	e0 91 75 28 	lds	r30, 0x2875	; 0x802875 <adcb_callback>
    70b8:	f0 91 76 28 	lds	r31, 0x2876	; 0x802876 <adcb_callback+0x1>
    70bc:	62 e0       	ldi	r22, 0x02	; 2
    70be:	80 e4       	ldi	r24, 0x40	; 64
    70c0:	92 e0       	ldi	r25, 0x02	; 2
    70c2:	19 95       	eicall
}
    70c4:	ff 91       	pop	r31
    70c6:	ef 91       	pop	r30
    70c8:	bf 91       	pop	r27
    70ca:	af 91       	pop	r26
    70cc:	9f 91       	pop	r25
    70ce:	8f 91       	pop	r24
    70d0:	7f 91       	pop	r23
    70d2:	6f 91       	pop	r22
    70d4:	5f 91       	pop	r21
    70d6:	4f 91       	pop	r20
    70d8:	3f 91       	pop	r19
    70da:	2f 91       	pop	r18
    70dc:	0f 90       	pop	r0
    70de:	0b be       	out	0x3b, r0	; 59
    70e0:	0f 90       	pop	r0
    70e2:	0f be       	out	0x3f, r0	; 63
    70e4:	0f 90       	pop	r0
    70e6:	1f 90       	pop	r1
    70e8:	18 95       	reti

000070ea <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
    70ea:	1f 92       	push	r1
    70ec:	0f 92       	push	r0
    70ee:	0f b6       	in	r0, 0x3f	; 63
    70f0:	0f 92       	push	r0
    70f2:	11 24       	eor	r1, r1
    70f4:	0b b6       	in	r0, 0x3b	; 59
    70f6:	0f 92       	push	r0
    70f8:	2f 93       	push	r18
    70fa:	3f 93       	push	r19
    70fc:	4f 93       	push	r20
    70fe:	5f 93       	push	r21
    7100:	6f 93       	push	r22
    7102:	7f 93       	push	r23
    7104:	8f 93       	push	r24
    7106:	9f 93       	push	r25
    7108:	af 93       	push	r26
    710a:	bf 93       	push	r27
    710c:	ef 93       	push	r30
    710e:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
    7110:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
    7114:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
    7118:	e0 91 75 28 	lds	r30, 0x2875	; 0x802875 <adcb_callback>
    711c:	f0 91 76 28 	lds	r31, 0x2876	; 0x802876 <adcb_callback+0x1>
    7120:	64 e0       	ldi	r22, 0x04	; 4
    7122:	80 e4       	ldi	r24, 0x40	; 64
    7124:	92 e0       	ldi	r25, 0x02	; 2
    7126:	19 95       	eicall
}
    7128:	ff 91       	pop	r31
    712a:	ef 91       	pop	r30
    712c:	bf 91       	pop	r27
    712e:	af 91       	pop	r26
    7130:	9f 91       	pop	r25
    7132:	8f 91       	pop	r24
    7134:	7f 91       	pop	r23
    7136:	6f 91       	pop	r22
    7138:	5f 91       	pop	r21
    713a:	4f 91       	pop	r20
    713c:	3f 91       	pop	r19
    713e:	2f 91       	pop	r18
    7140:	0f 90       	pop	r0
    7142:	0b be       	out	0x3b, r0	; 59
    7144:	0f 90       	pop	r0
    7146:	0f be       	out	0x3f, r0	; 63
    7148:	0f 90       	pop	r0
    714a:	1f 90       	pop	r1
    714c:	18 95       	reti

0000714e <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
    714e:	1f 92       	push	r1
    7150:	0f 92       	push	r0
    7152:	0f b6       	in	r0, 0x3f	; 63
    7154:	0f 92       	push	r0
    7156:	11 24       	eor	r1, r1
    7158:	0b b6       	in	r0, 0x3b	; 59
    715a:	0f 92       	push	r0
    715c:	2f 93       	push	r18
    715e:	3f 93       	push	r19
    7160:	4f 93       	push	r20
    7162:	5f 93       	push	r21
    7164:	6f 93       	push	r22
    7166:	7f 93       	push	r23
    7168:	8f 93       	push	r24
    716a:	9f 93       	push	r25
    716c:	af 93       	push	r26
    716e:	bf 93       	push	r27
    7170:	ef 93       	push	r30
    7172:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
    7174:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
    7178:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
    717c:	e0 91 75 28 	lds	r30, 0x2875	; 0x802875 <adcb_callback>
    7180:	f0 91 76 28 	lds	r31, 0x2876	; 0x802876 <adcb_callback+0x1>
    7184:	68 e0       	ldi	r22, 0x08	; 8
    7186:	80 e4       	ldi	r24, 0x40	; 64
    7188:	92 e0       	ldi	r25, 0x02	; 2
    718a:	19 95       	eicall
}
    718c:	ff 91       	pop	r31
    718e:	ef 91       	pop	r30
    7190:	bf 91       	pop	r27
    7192:	af 91       	pop	r26
    7194:	9f 91       	pop	r25
    7196:	8f 91       	pop	r24
    7198:	7f 91       	pop	r23
    719a:	6f 91       	pop	r22
    719c:	5f 91       	pop	r21
    719e:	4f 91       	pop	r20
    71a0:	3f 91       	pop	r19
    71a2:	2f 91       	pop	r18
    71a4:	0f 90       	pop	r0
    71a6:	0b be       	out	0x3b, r0	; 59
    71a8:	0f 90       	pop	r0
    71aa:	0f be       	out	0x3f, r0	; 63
    71ac:	0f 90       	pop	r0
    71ae:	1f 90       	pop	r1
    71b0:	18 95       	reti

000071b2 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    71b2:	bf 92       	push	r11
    71b4:	cf 92       	push	r12
    71b6:	df 92       	push	r13
    71b8:	ef 92       	push	r14
    71ba:	ff 92       	push	r15
    71bc:	0f 93       	push	r16
    71be:	1f 93       	push	r17
    71c0:	cf 93       	push	r28
    71c2:	df 93       	push	r29
    71c4:	1f 92       	push	r1
    71c6:	cd b7       	in	r28, 0x3d	; 61
    71c8:	de b7       	in	r29, 0x3e	; 62
    71ca:	8c 01       	movw	r16, r24
    71cc:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    71ce:	81 15       	cp	r24, r1
    71d0:	22 e0       	ldi	r18, 0x02	; 2
    71d2:	92 07       	cpc	r25, r18
    71d4:	81 f4       	brne	.+32     	; 0x71f6 <adc_write_configuration+0x44>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    71d6:	61 e2       	ldi	r22, 0x21	; 33
    71d8:	70 e0       	ldi	r23, 0x00	; 0
    71da:	82 e0       	ldi	r24, 0x02	; 2
    71dc:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    71e0:	c8 2e       	mov	r12, r24
    71e2:	d1 2c       	mov	r13, r1
    71e4:	60 e2       	ldi	r22, 0x20	; 32
    71e6:	70 e0       	ldi	r23, 0x00	; 0
    71e8:	82 e0       	ldi	r24, 0x02	; 2
    71ea:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
    71ee:	dc 2c       	mov	r13, r12
    71f0:	cc 24       	eor	r12, r12
    71f2:	c8 2a       	or	r12, r24
    71f4:	12 c0       	rjmp	.+36     	; 0x721a <adc_write_configuration+0x68>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    71f6:	80 34       	cpi	r24, 0x40	; 64
    71f8:	92 40       	sbci	r25, 0x02	; 2
    71fa:	d1 f5       	brne	.+116    	; 0x7270 <adc_write_configuration+0xbe>
    71fc:	65 e2       	ldi	r22, 0x25	; 37
    71fe:	70 e0       	ldi	r23, 0x00	; 0
    7200:	82 e0       	ldi	r24, 0x02	; 2
    7202:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
    7206:	c8 2e       	mov	r12, r24
    7208:	d1 2c       	mov	r13, r1
    720a:	64 e2       	ldi	r22, 0x24	; 36
    720c:	70 e0       	ldi	r23, 0x00	; 0
    720e:	82 e0       	ldi	r24, 0x02	; 2
    7210:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
    7214:	dc 2c       	mov	r13, r12
    7216:	cc 24       	eor	r12, r12
    7218:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    721a:	8f b7       	in	r24, 0x3f	; 63
    721c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    721e:	f8 94       	cli
	return flags;
    7220:	b9 80       	ldd	r11, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    7222:	c8 01       	movw	r24, r16
    7224:	a4 dd       	rcall	.-1208   	; 0x6d6e <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
    7226:	f8 01       	movw	r30, r16
    7228:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
    722a:	92 e0       	ldi	r25, 0x02	; 2
    722c:	90 83       	st	Z, r25
	adc->CAL = cal;
    722e:	c4 86       	std	Z+12, r12	; 0x0c
    7230:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
    7232:	f7 01       	movw	r30, r14
    7234:	25 81       	ldd	r18, Z+5	; 0x05
    7236:	36 81       	ldd	r19, Z+6	; 0x06
    7238:	f8 01       	movw	r30, r16
    723a:	20 8f       	std	Z+24, r18	; 0x18
    723c:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
    723e:	f7 01       	movw	r30, r14
    7240:	92 81       	ldd	r25, Z+2	; 0x02
    7242:	f8 01       	movw	r30, r16
    7244:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
    7246:	f7 01       	movw	r30, r14
    7248:	94 81       	ldd	r25, Z+4	; 0x04
    724a:	f8 01       	movw	r30, r16
    724c:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
    724e:	f7 01       	movw	r30, r14
    7250:	93 81       	ldd	r25, Z+3	; 0x03
    7252:	f8 01       	movw	r30, r16
    7254:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
    7256:	f7 01       	movw	r30, r14
    7258:	91 81       	ldd	r25, Z+1	; 0x01
    725a:	f8 01       	movw	r30, r16
    725c:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
    725e:	81 70       	andi	r24, 0x01	; 1
    7260:	f7 01       	movw	r30, r14
    7262:	90 81       	ld	r25, Z
    7264:	89 2b       	or	r24, r25
    7266:	f8 01       	movw	r30, r16

	adc_disable_clock(adc);
    7268:	80 83       	st	Z, r24
    726a:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    726c:	a1 dd       	rcall	.-1214   	; 0x6db0 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    726e:	bf be       	out	0x3f, r11	; 63
    7270:	0f 90       	pop	r0
    7272:	df 91       	pop	r29
    7274:	cf 91       	pop	r28
    7276:	1f 91       	pop	r17
    7278:	0f 91       	pop	r16
    727a:	ff 90       	pop	r15
    727c:	ef 90       	pop	r14
    727e:	df 90       	pop	r13
    7280:	cf 90       	pop	r12
    7282:	bf 90       	pop	r11
    7284:	08 95       	ret

00007286 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    7286:	df 92       	push	r13
    7288:	ef 92       	push	r14
    728a:	ff 92       	push	r15
    728c:	0f 93       	push	r16
    728e:	1f 93       	push	r17
    7290:	cf 93       	push	r28
    7292:	df 93       	push	r29
    7294:	1f 92       	push	r1
    7296:	cd b7       	in	r28, 0x3d	; 61
    7298:	de b7       	in	r29, 0x3e	; 62
    729a:	8c 01       	movw	r16, r24
    729c:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    729e:	8f b7       	in	r24, 0x3f	; 63
    72a0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    72a2:	f8 94       	cli
	return flags;
    72a4:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    72a6:	c8 01       	movw	r24, r16
    72a8:	62 dd       	rcall	.-1340   	; 0x6d6e <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
    72aa:	f8 01       	movw	r30, r16
    72ac:	80 81       	ld	r24, Z
    72ae:	80 7c       	andi	r24, 0xC0	; 192
    72b0:	f7 01       	movw	r30, r14
    72b2:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
    72b4:	f8 01       	movw	r30, r16
    72b6:	80 8d       	ldd	r24, Z+24	; 0x18
    72b8:	91 8d       	ldd	r25, Z+25	; 0x19
    72ba:	f7 01       	movw	r30, r14
    72bc:	85 83       	std	Z+5, r24	; 0x05
    72be:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
    72c0:	f8 01       	movw	r30, r16
    72c2:	82 81       	ldd	r24, Z+2	; 0x02
    72c4:	f7 01       	movw	r30, r14
    72c6:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
    72c8:	f8 01       	movw	r30, r16
    72ca:	84 81       	ldd	r24, Z+4	; 0x04
    72cc:	f7 01       	movw	r30, r14
    72ce:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
    72d0:	f8 01       	movw	r30, r16
    72d2:	83 81       	ldd	r24, Z+3	; 0x03
    72d4:	f7 01       	movw	r30, r14
    72d6:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
    72d8:	f8 01       	movw	r30, r16
    72da:	81 81       	ldd	r24, Z+1	; 0x01
    72dc:	f7 01       	movw	r30, r14

	adc_disable_clock(adc);
    72de:	81 83       	std	Z+1, r24	; 0x01
    72e0:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    72e2:	66 dd       	rcall	.-1332   	; 0x6db0 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    72e4:	df be       	out	0x3f, r13	; 63
    72e6:	0f 90       	pop	r0
    72e8:	df 91       	pop	r29
    72ea:	cf 91       	pop	r28
    72ec:	1f 91       	pop	r17
    72ee:	0f 91       	pop	r16
    72f0:	ff 90       	pop	r15
    72f2:	ef 90       	pop	r14
    72f4:	df 90       	pop	r13
    72f6:	08 95       	ret

000072f8 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    72f8:	af 92       	push	r10
    72fa:	bf 92       	push	r11
    72fc:	cf 92       	push	r12
    72fe:	df 92       	push	r13
    7300:	ef 92       	push	r14
    7302:	ff 92       	push	r15
    7304:	0f 93       	push	r16
    7306:	1f 93       	push	r17
    7308:	cf 93       	push	r28
    730a:	df 93       	push	r29
    730c:	1f 92       	push	r1
    730e:	cd b7       	in	r28, 0x3d	; 61
    7310:	de b7       	in	r29, 0x3e	; 62
    7312:	6c 01       	movw	r12, r24
    7314:	b6 2e       	mov	r11, r22
    7316:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    7318:	86 2f       	mov	r24, r22
    731a:	83 70       	andi	r24, 0x03	; 3
    731c:	29 f4       	brne	.+10     	; 0x7328 <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    731e:	96 2f       	mov	r25, r22
    7320:	96 95       	lsr	r25
    7322:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    7324:	82 e0       	ldi	r24, 0x02	; 2
    7326:	02 c0       	rjmp	.+4      	; 0x732c <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    7328:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    732a:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    732c:	90 ff       	sbrs	r25, 0
		index++;
    732e:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    7330:	86 01       	movw	r16, r12
    7332:	00 5e       	subi	r16, 0xE0	; 224
    7334:	1f 4f       	sbci	r17, 0xFF	; 255
    7336:	98 e0       	ldi	r25, 0x08	; 8
    7338:	89 9f       	mul	r24, r25
    733a:	00 0d       	add	r16, r0
    733c:	11 1d       	adc	r17, r1
    733e:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    7340:	8f b7       	in	r24, 0x3f	; 63
    7342:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    7344:	f8 94       	cli
	return flags;
    7346:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    7348:	c6 01       	movw	r24, r12
    734a:	11 dd       	rcall	.-1502   	; 0x6d6e <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
    734c:	f7 01       	movw	r30, r14
    734e:	80 81       	ld	r24, Z
    7350:	f8 01       	movw	r30, r16
    7352:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
    7354:	f7 01       	movw	r30, r14
    7356:	82 81       	ldd	r24, Z+2	; 0x02
    7358:	f8 01       	movw	r30, r16
    735a:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    735c:	f7 01       	movw	r30, r14
    735e:	81 81       	ldd	r24, Z+1	; 0x01
    7360:	f8 01       	movw	r30, r16
    7362:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    7364:	b0 fe       	sbrs	r11, 0
    7366:	04 c0       	rjmp	.+8      	; 0x7370 <adcch_write_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
    7368:	f7 01       	movw	r30, r14
    736a:	83 81       	ldd	r24, Z+3	; 0x03
    736c:	f8 01       	movw	r30, r16
	}
	adc_disable_clock(adc);
    736e:	86 83       	std	Z+6, r24	; 0x06
    7370:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    7372:	1e dd       	rcall	.-1476   	; 0x6db0 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    7374:	af be       	out	0x3f, r10	; 63
    7376:	0f 90       	pop	r0
    7378:	df 91       	pop	r29
    737a:	cf 91       	pop	r28
    737c:	1f 91       	pop	r17
    737e:	0f 91       	pop	r16
    7380:	ff 90       	pop	r15
    7382:	ef 90       	pop	r14
    7384:	df 90       	pop	r13
    7386:	cf 90       	pop	r12
    7388:	bf 90       	pop	r11
    738a:	af 90       	pop	r10
    738c:	08 95       	ret

0000738e <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    738e:	af 92       	push	r10
    7390:	bf 92       	push	r11
    7392:	cf 92       	push	r12
    7394:	df 92       	push	r13
    7396:	ef 92       	push	r14
    7398:	ff 92       	push	r15
    739a:	0f 93       	push	r16
    739c:	1f 93       	push	r17
    739e:	cf 93       	push	r28
    73a0:	df 93       	push	r29
    73a2:	1f 92       	push	r1
    73a4:	cd b7       	in	r28, 0x3d	; 61
    73a6:	de b7       	in	r29, 0x3e	; 62
    73a8:	6c 01       	movw	r12, r24
    73aa:	b6 2e       	mov	r11, r22
    73ac:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    73ae:	86 2f       	mov	r24, r22
    73b0:	83 70       	andi	r24, 0x03	; 3
    73b2:	29 f4       	brne	.+10     	; 0x73be <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    73b4:	96 2f       	mov	r25, r22
    73b6:	96 95       	lsr	r25
    73b8:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    73ba:	82 e0       	ldi	r24, 0x02	; 2
    73bc:	02 c0       	rjmp	.+4      	; 0x73c2 <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    73be:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    73c0:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    73c2:	90 ff       	sbrs	r25, 0
		index++;
    73c4:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    73c6:	86 01       	movw	r16, r12
    73c8:	00 5e       	subi	r16, 0xE0	; 224
    73ca:	1f 4f       	sbci	r17, 0xFF	; 255
    73cc:	98 e0       	ldi	r25, 0x08	; 8
    73ce:	89 9f       	mul	r24, r25
    73d0:	00 0d       	add	r16, r0
    73d2:	11 1d       	adc	r17, r1
    73d4:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    73d6:	8f b7       	in	r24, 0x3f	; 63
    73d8:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    73da:	f8 94       	cli
	return flags;
    73dc:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    73de:	c6 01       	movw	r24, r12
    73e0:	c6 dc       	rcall	.-1652   	; 0x6d6e <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    73e2:	f8 01       	movw	r30, r16
    73e4:	80 81       	ld	r24, Z
    73e6:	f7 01       	movw	r30, r14
    73e8:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    73ea:	f8 01       	movw	r30, r16
    73ec:	82 81       	ldd	r24, Z+2	; 0x02
    73ee:	f7 01       	movw	r30, r14
    73f0:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    73f2:	f8 01       	movw	r30, r16
    73f4:	81 81       	ldd	r24, Z+1	; 0x01
    73f6:	f7 01       	movw	r30, r14
    73f8:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    73fa:	b0 fe       	sbrs	r11, 0
    73fc:	04 c0       	rjmp	.+8      	; 0x7406 <adcch_read_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
    73fe:	f8 01       	movw	r30, r16
    7400:	86 81       	ldd	r24, Z+6	; 0x06
    7402:	f7 01       	movw	r30, r14
	}
	adc_disable_clock(adc);
    7404:	83 83       	std	Z+3, r24	; 0x03
    7406:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    7408:	d3 dc       	rcall	.-1626   	; 0x6db0 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    740a:	af be       	out	0x3f, r10	; 63
    740c:	0f 90       	pop	r0
    740e:	df 91       	pop	r29
    7410:	cf 91       	pop	r28
    7412:	1f 91       	pop	r17
    7414:	0f 91       	pop	r16
    7416:	ff 90       	pop	r15
    7418:	ef 90       	pop	r14
    741a:	df 90       	pop	r13
    741c:	cf 90       	pop	r12
    741e:	bf 90       	pop	r11
    7420:	af 90       	pop	r10
    7422:	08 95       	ret

00007424 <dac_enable_clock>:

	{
		Assert(0);
		return false;
	}
}
    7424:	80 32       	cpi	r24, 0x20	; 32
    7426:	93 40       	sbci	r25, 0x03	; 3
    7428:	61 f4       	brne	.+24     	; 0x7442 <dac_enable_clock+0x1e>
    742a:	80 91 fa 22 	lds	r24, 0x22FA	; 0x8022fa <dacb_enable_count>
    742e:	91 e0       	ldi	r25, 0x01	; 1
    7430:	98 0f       	add	r25, r24
    7432:	90 93 fa 22 	sts	0x22FA, r25	; 0x8022fa <dacb_enable_count>
    7436:	81 11       	cpse	r24, r1
    7438:	04 c0       	rjmp	.+8      	; 0x7442 <dac_enable_clock+0x1e>
    743a:	64 e0       	ldi	r22, 0x04	; 4
    743c:	82 e0       	ldi	r24, 0x02	; 2
    743e:	0c 94 78 5e 	jmp	0xbcf0	; 0xbcf0 <sysclk_enable_module>
    7442:	08 95       	ret

00007444 <dac_disable_clock>:
    7444:	80 32       	cpi	r24, 0x20	; 32
    7446:	93 40       	sbci	r25, 0x03	; 3
    7448:	59 f4       	brne	.+22     	; 0x7460 <dac_disable_clock+0x1c>
    744a:	80 91 fa 22 	lds	r24, 0x22FA	; 0x8022fa <dacb_enable_count>
    744e:	81 50       	subi	r24, 0x01	; 1
    7450:	80 93 fa 22 	sts	0x22FA, r24	; 0x8022fa <dacb_enable_count>
    7454:	81 11       	cpse	r24, r1
    7456:	04 c0       	rjmp	.+8      	; 0x7460 <dac_disable_clock+0x1c>
    7458:	64 e0       	ldi	r22, 0x04	; 4
    745a:	82 e0       	ldi	r24, 0x02	; 2
    745c:	0c 94 8e 5e 	jmp	0xbd1c	; 0xbd1c <sysclk_disable_module>
    7460:	08 95       	ret

00007462 <dac_enable>:
    7462:	ef 92       	push	r14
    7464:	ff 92       	push	r15
    7466:	1f 93       	push	r17
    7468:	cf 93       	push	r28
    746a:	df 93       	push	r29
    746c:	1f 92       	push	r1
    746e:	1f 92       	push	r1
    7470:	cd b7       	in	r28, 0x3d	; 61
    7472:	de b7       	in	r29, 0x3e	; 62
    7474:	2f b7       	in	r18, 0x3f	; 63
    7476:	29 83       	std	Y+1, r18	; 0x01
    7478:	f8 94       	cli
    747a:	19 81       	ldd	r17, Y+1	; 0x01
    747c:	20 91 8a 28 	lds	r18, 0x288A	; 0x80288a <sleepmgr_locks+0x1>
    7480:	2f 3f       	cpi	r18, 0xFF	; 255
    7482:	09 f4       	brne	.+2      	; 0x7486 <dac_enable+0x24>
    7484:	ff cf       	rjmp	.-2      	; 0x7484 <dac_enable+0x22>
    7486:	7c 01       	movw	r14, r24
    7488:	8f b7       	in	r24, 0x3f	; 63
    748a:	8a 83       	std	Y+2, r24	; 0x02
    748c:	f8 94       	cli
    748e:	9a 81       	ldd	r25, Y+2	; 0x02
    7490:	e9 e8       	ldi	r30, 0x89	; 137
    7492:	f8 e2       	ldi	r31, 0x28	; 40
    7494:	81 81       	ldd	r24, Z+1	; 0x01
    7496:	8f 5f       	subi	r24, 0xFF	; 255
    7498:	81 83       	std	Z+1, r24	; 0x01
    749a:	9f bf       	out	0x3f, r25	; 63
    749c:	c7 01       	movw	r24, r14
    749e:	c2 df       	rcall	.-124    	; 0x7424 <dac_enable_clock>
    74a0:	f7 01       	movw	r30, r14
    74a2:	80 81       	ld	r24, Z
    74a4:	81 60       	ori	r24, 0x01	; 1
    74a6:	80 83       	st	Z, r24
    74a8:	1f bf       	out	0x3f, r17	; 63
    74aa:	0f 90       	pop	r0
    74ac:	0f 90       	pop	r0
    74ae:	df 91       	pop	r29
    74b0:	cf 91       	pop	r28
    74b2:	1f 91       	pop	r17
    74b4:	ff 90       	pop	r15
    74b6:	ef 90       	pop	r14
    74b8:	08 95       	ret

000074ba <dac_disable>:
    74ba:	1f 93       	push	r17
    74bc:	cf 93       	push	r28
    74be:	df 93       	push	r29
    74c0:	1f 92       	push	r1
    74c2:	1f 92       	push	r1
    74c4:	cd b7       	in	r28, 0x3d	; 61
    74c6:	de b7       	in	r29, 0x3e	; 62
    74c8:	2f b7       	in	r18, 0x3f	; 63
    74ca:	29 83       	std	Y+1, r18	; 0x01
    74cc:	f8 94       	cli
    74ce:	19 81       	ldd	r17, Y+1	; 0x01
    74d0:	fc 01       	movw	r30, r24
    74d2:	20 81       	ld	r18, Z
    74d4:	2e 7f       	andi	r18, 0xFE	; 254
    74d6:	20 83       	st	Z, r18
    74d8:	b5 df       	rcall	.-150    	; 0x7444 <dac_disable_clock>
    74da:	80 91 8a 28 	lds	r24, 0x288A	; 0x80288a <sleepmgr_locks+0x1>
    74de:	81 11       	cpse	r24, r1
    74e0:	01 c0       	rjmp	.+2      	; 0x74e4 <dac_disable+0x2a>
    74e2:	ff cf       	rjmp	.-2      	; 0x74e2 <dac_disable+0x28>
    74e4:	8f b7       	in	r24, 0x3f	; 63
    74e6:	8a 83       	std	Y+2, r24	; 0x02
    74e8:	f8 94       	cli
    74ea:	9a 81       	ldd	r25, Y+2	; 0x02
    74ec:	e9 e8       	ldi	r30, 0x89	; 137
    74ee:	f8 e2       	ldi	r31, 0x28	; 40
    74f0:	81 81       	ldd	r24, Z+1	; 0x01
    74f2:	81 50       	subi	r24, 0x01	; 1
    74f4:	81 83       	std	Z+1, r24	; 0x01
    74f6:	9f bf       	out	0x3f, r25	; 63
    74f8:	1f bf       	out	0x3f, r17	; 63
    74fa:	0f 90       	pop	r0
    74fc:	0f 90       	pop	r0
    74fe:	df 91       	pop	r29
    7500:	cf 91       	pop	r28
    7502:	1f 91       	pop	r17
    7504:	08 95       	ret

00007506 <dac_write_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_write_configuration(DAC_t *dac, struct dac_config *conf)
{
    7506:	9f 92       	push	r9
    7508:	af 92       	push	r10
    750a:	bf 92       	push	r11
    750c:	cf 92       	push	r12
    750e:	df 92       	push	r13
    7510:	ef 92       	push	r14
    7512:	ff 92       	push	r15
    7514:	0f 93       	push	r16
    7516:	1f 93       	push	r17
    7518:	cf 93       	push	r28
    751a:	df 93       	push	r29
    751c:	1f 92       	push	r1
    751e:	cd b7       	in	r28, 0x3d	; 61
    7520:	de b7       	in	r29, 0x3e	; 62
#  endif
	} else
#endif

#if defined(DACB)
	if ((uintptr_t)dac == (uintptr_t)&DACB) {
    7522:	80 32       	cpi	r24, 0x20	; 32
    7524:	23 e0       	ldi	r18, 0x03	; 3
    7526:	92 07       	cpc	r25, r18
    7528:	09 f0       	breq	.+2      	; 0x752c <dac_write_configuration+0x26>
    752a:	3c c0       	rjmp	.+120    	; 0x75a4 <dac_write_configuration+0x9e>
    752c:	7b 01       	movw	r14, r22
    752e:	8c 01       	movw	r16, r24
    7530:	63 e3       	ldi	r22, 0x33	; 51
    7532:	70 e0       	ldi	r23, 0x00	; 0
    7534:	82 e0       	ldi	r24, 0x02	; 2
    7536:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
    753a:	98 2e       	mov	r9, r24
    753c:	62 e3       	ldi	r22, 0x32	; 50
    753e:	70 e0       	ldi	r23, 0x00	; 0
    7540:	82 e0       	ldi	r24, 0x02	; 2
    7542:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
    7546:	a8 2e       	mov	r10, r24
    7548:	67 e3       	ldi	r22, 0x37	; 55
    754a:	70 e0       	ldi	r23, 0x00	; 0
    754c:	82 e0       	ldi	r24, 0x02	; 2
    754e:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
    7552:	b8 2e       	mov	r11, r24
    7554:	66 e3       	ldi	r22, 0x36	; 54
    7556:	70 e0       	ldi	r23, 0x00	; 0
    7558:	82 e0       	ldi	r24, 0x02	; 2
    755a:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
    755e:	c8 2e       	mov	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    7560:	8f b7       	in	r24, 0x3f	; 63
    7562:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    7564:	f8 94       	cli
	return flags;
    7566:	d9 80       	ldd	r13, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	dac_enable_clock(dac);
    7568:	c8 01       	movw	r24, r16
    756a:	5c df       	rcall	.-328    	; 0x7424 <dac_enable_clock>

	// Temporarily disable the DAC, remember if it was enabled.
	enable = dac->CTRLA & DAC_ENABLE_bm;
    756c:	f8 01       	movw	r30, r16
    756e:	80 81       	ld	r24, Z
	dac->CTRLA = 0;
    7570:	10 82       	st	Z, r1

	dac->CTRLB = conf->ctrlb;
    7572:	f7 01       	movw	r30, r14
    7574:	91 81       	ldd	r25, Z+1	; 0x01
    7576:	f8 01       	movw	r30, r16
    7578:	91 83       	std	Z+1, r25	; 0x01
	dac->CTRLC = conf->ctrlc;
    757a:	f7 01       	movw	r30, r14
    757c:	92 81       	ldd	r25, Z+2	; 0x02
    757e:	f8 01       	movw	r30, r16
    7580:	92 83       	std	Z+2, r25	; 0x02
	dac->EVCTRL = conf->evctrl;
    7582:	f7 01       	movw	r30, r14
    7584:	93 81       	ldd	r25, Z+3	; 0x03
    7586:	f8 01       	movw	r30, r16
    7588:	93 83       	std	Z+3, r25	; 0x03
	dac->TIMCTRL = conf->timctrl;

	dac->GAINCAL = gaincal0;
	dac->OFFSETCAL = offsetcal0;
#elif XMEGA_DAC_VERSION_2
	dac->CH0GAINCAL = gaincal0;
    758a:	90 86       	std	Z+8, r9	; 0x08
	dac->CH0OFFSETCAL = offsetcal0;
    758c:	a1 86       	std	Z+9, r10	; 0x09
	dac->CH1GAINCAL = gaincal1;
    758e:	b2 86       	std	Z+10, r11	; 0x0a
	dac->CH1OFFSETCAL = offsetcal1;
    7590:	c3 86       	std	Z+11, r12	; 0x0b
#endif

	dac->CTRLA = conf->ctrla | enable;
    7592:	81 70       	andi	r24, 0x01	; 1
    7594:	f7 01       	movw	r30, r14
    7596:	90 81       	ld	r25, Z
    7598:	89 2b       	or	r24, r25
    759a:	f8 01       	movw	r30, r16

	dac_disable_clock(dac);
    759c:	80 83       	st	Z, r24
    759e:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    75a0:	51 df       	rcall	.-350    	; 0x7444 <dac_disable_clock>
	cpu_irq_restore(flags);
}
    75a2:	df be       	out	0x3f, r13	; 63
    75a4:	0f 90       	pop	r0
    75a6:	df 91       	pop	r29
    75a8:	cf 91       	pop	r28
    75aa:	1f 91       	pop	r17
    75ac:	0f 91       	pop	r16
    75ae:	ff 90       	pop	r15
    75b0:	ef 90       	pop	r14
    75b2:	df 90       	pop	r13
    75b4:	cf 90       	pop	r12
    75b6:	bf 90       	pop	r11
    75b8:	af 90       	pop	r10
    75ba:	9f 90       	pop	r9
    75bc:	08 95       	ret

000075be <dac_read_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_read_configuration(DAC_t *dac, struct dac_config *conf)
{
    75be:	df 92       	push	r13
    75c0:	ef 92       	push	r14
    75c2:	ff 92       	push	r15
    75c4:	0f 93       	push	r16
    75c6:	1f 93       	push	r17
    75c8:	cf 93       	push	r28
    75ca:	df 93       	push	r29
    75cc:	1f 92       	push	r1
    75ce:	cd b7       	in	r28, 0x3d	; 61
    75d0:	de b7       	in	r29, 0x3e	; 62
    75d2:	8c 01       	movw	r16, r24
    75d4:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    75d6:	8f b7       	in	r24, 0x3f	; 63
    75d8:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    75da:	f8 94       	cli
	return flags;
    75dc:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags;

	flags = cpu_irq_save();
	dac_enable_clock(dac);
    75de:	c8 01       	movw	r24, r16
    75e0:	21 df       	rcall	.-446    	; 0x7424 <dac_enable_clock>

	conf->ctrla = dac->CTRLA & ~DAC_ENABLE_bm;
    75e2:	f8 01       	movw	r30, r16
    75e4:	80 81       	ld	r24, Z
    75e6:	8e 7f       	andi	r24, 0xFE	; 254
    75e8:	f7 01       	movw	r30, r14
    75ea:	80 83       	st	Z, r24
	conf->ctrlb = dac->CTRLB;
    75ec:	f8 01       	movw	r30, r16
    75ee:	81 81       	ldd	r24, Z+1	; 0x01
    75f0:	f7 01       	movw	r30, r14
    75f2:	81 83       	std	Z+1, r24	; 0x01
	conf->ctrlc = dac->CTRLC;
    75f4:	f8 01       	movw	r30, r16
    75f6:	82 81       	ldd	r24, Z+2	; 0x02
    75f8:	f7 01       	movw	r30, r14
    75fa:	82 83       	std	Z+2, r24	; 0x02
	conf->evctrl = dac->EVCTRL;
    75fc:	f8 01       	movw	r30, r16
    75fe:	83 81       	ldd	r24, Z+3	; 0x03
    7600:	f7 01       	movw	r30, r14

#if XMEGA_DAC_VERSION_1
	conf->timctrl = dac->TIMCTRL;
#endif

	dac_disable_clock(dac);
    7602:	83 83       	std	Z+3, r24	; 0x03
    7604:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    7606:	1e df       	rcall	.-452    	; 0x7444 <dac_disable_clock>
	cpu_irq_restore(flags);
}
    7608:	df be       	out	0x3f, r13	; 63
    760a:	0f 90       	pop	r0
    760c:	df 91       	pop	r29
    760e:	cf 91       	pop	r28
    7610:	1f 91       	pop	r17
    7612:	0f 91       	pop	r16
    7614:	ff 90       	pop	r15
    7616:	ef 90       	pop	r14
    7618:	df 90       	pop	r13
    761a:	08 95       	ret

0000761c <__vector_14>:
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
    761c:	1f 92       	push	r1
    761e:	0f 92       	push	r0
    7620:	0f b6       	in	r0, 0x3f	; 63
    7622:	0f 92       	push	r0
    7624:	11 24       	eor	r1, r1
    7626:	0b b6       	in	r0, 0x3b	; 59
    7628:	0f 92       	push	r0
    762a:	2f 93       	push	r18
    762c:	3f 93       	push	r19
    762e:	4f 93       	push	r20
    7630:	5f 93       	push	r21
    7632:	6f 93       	push	r22
    7634:	7f 93       	push	r23
    7636:	8f 93       	push	r24
    7638:	9f 93       	push	r25
    763a:	af 93       	push	r26
    763c:	bf 93       	push	r27
    763e:	ef 93       	push	r30
    7640:	ff 93       	push	r31
    7642:	e0 91 41 23 	lds	r30, 0x2341	; 0x802341 <tc_tcc0_ovf_callback>
    7646:	f0 91 42 23 	lds	r31, 0x2342	; 0x802342 <tc_tcc0_ovf_callback+0x1>
    764a:	30 97       	sbiw	r30, 0x00	; 0
    764c:	09 f0       	breq	.+2      	; 0x7650 <__vector_14+0x34>
    764e:	19 95       	eicall
    7650:	ff 91       	pop	r31
    7652:	ef 91       	pop	r30
    7654:	bf 91       	pop	r27
    7656:	af 91       	pop	r26
    7658:	9f 91       	pop	r25
    765a:	8f 91       	pop	r24
    765c:	7f 91       	pop	r23
    765e:	6f 91       	pop	r22
    7660:	5f 91       	pop	r21
    7662:	4f 91       	pop	r20
    7664:	3f 91       	pop	r19
    7666:	2f 91       	pop	r18
    7668:	0f 90       	pop	r0
    766a:	0b be       	out	0x3b, r0	; 59
    766c:	0f 90       	pop	r0
    766e:	0f be       	out	0x3f, r0	; 63
    7670:	0f 90       	pop	r0
    7672:	1f 90       	pop	r1
    7674:	18 95       	reti

00007676 <__vector_15>:
    7676:	1f 92       	push	r1
    7678:	0f 92       	push	r0
    767a:	0f b6       	in	r0, 0x3f	; 63
    767c:	0f 92       	push	r0
    767e:	11 24       	eor	r1, r1
    7680:	0b b6       	in	r0, 0x3b	; 59
    7682:	0f 92       	push	r0
    7684:	2f 93       	push	r18
    7686:	3f 93       	push	r19
    7688:	4f 93       	push	r20
    768a:	5f 93       	push	r21
    768c:	6f 93       	push	r22
    768e:	7f 93       	push	r23
    7690:	8f 93       	push	r24
    7692:	9f 93       	push	r25
    7694:	af 93       	push	r26
    7696:	bf 93       	push	r27
    7698:	ef 93       	push	r30
    769a:	ff 93       	push	r31
    769c:	e0 91 3f 23 	lds	r30, 0x233F	; 0x80233f <tc_tcc0_err_callback>
    76a0:	f0 91 40 23 	lds	r31, 0x2340	; 0x802340 <tc_tcc0_err_callback+0x1>
    76a4:	30 97       	sbiw	r30, 0x00	; 0
    76a6:	09 f0       	breq	.+2      	; 0x76aa <__vector_15+0x34>
    76a8:	19 95       	eicall
    76aa:	ff 91       	pop	r31
    76ac:	ef 91       	pop	r30
    76ae:	bf 91       	pop	r27
    76b0:	af 91       	pop	r26
    76b2:	9f 91       	pop	r25
    76b4:	8f 91       	pop	r24
    76b6:	7f 91       	pop	r23
    76b8:	6f 91       	pop	r22
    76ba:	5f 91       	pop	r21
    76bc:	4f 91       	pop	r20
    76be:	3f 91       	pop	r19
    76c0:	2f 91       	pop	r18
    76c2:	0f 90       	pop	r0
    76c4:	0b be       	out	0x3b, r0	; 59
    76c6:	0f 90       	pop	r0
    76c8:	0f be       	out	0x3f, r0	; 63
    76ca:	0f 90       	pop	r0
    76cc:	1f 90       	pop	r1
    76ce:	18 95       	reti

000076d0 <__vector_16>:
    76d0:	1f 92       	push	r1
    76d2:	0f 92       	push	r0
    76d4:	0f b6       	in	r0, 0x3f	; 63
    76d6:	0f 92       	push	r0
    76d8:	11 24       	eor	r1, r1
    76da:	0b b6       	in	r0, 0x3b	; 59
    76dc:	0f 92       	push	r0
    76de:	2f 93       	push	r18
    76e0:	3f 93       	push	r19
    76e2:	4f 93       	push	r20
    76e4:	5f 93       	push	r21
    76e6:	6f 93       	push	r22
    76e8:	7f 93       	push	r23
    76ea:	8f 93       	push	r24
    76ec:	9f 93       	push	r25
    76ee:	af 93       	push	r26
    76f0:	bf 93       	push	r27
    76f2:	ef 93       	push	r30
    76f4:	ff 93       	push	r31
    76f6:	e0 91 3d 23 	lds	r30, 0x233D	; 0x80233d <tc_tcc0_cca_callback>
    76fa:	f0 91 3e 23 	lds	r31, 0x233E	; 0x80233e <tc_tcc0_cca_callback+0x1>
    76fe:	30 97       	sbiw	r30, 0x00	; 0
    7700:	09 f0       	breq	.+2      	; 0x7704 <__vector_16+0x34>
    7702:	19 95       	eicall
    7704:	ff 91       	pop	r31
    7706:	ef 91       	pop	r30
    7708:	bf 91       	pop	r27
    770a:	af 91       	pop	r26
    770c:	9f 91       	pop	r25
    770e:	8f 91       	pop	r24
    7710:	7f 91       	pop	r23
    7712:	6f 91       	pop	r22
    7714:	5f 91       	pop	r21
    7716:	4f 91       	pop	r20
    7718:	3f 91       	pop	r19
    771a:	2f 91       	pop	r18
    771c:	0f 90       	pop	r0
    771e:	0b be       	out	0x3b, r0	; 59
    7720:	0f 90       	pop	r0
    7722:	0f be       	out	0x3f, r0	; 63
    7724:	0f 90       	pop	r0
    7726:	1f 90       	pop	r1
    7728:	18 95       	reti

0000772a <__vector_17>:
    772a:	1f 92       	push	r1
    772c:	0f 92       	push	r0
    772e:	0f b6       	in	r0, 0x3f	; 63
    7730:	0f 92       	push	r0
    7732:	11 24       	eor	r1, r1
    7734:	0b b6       	in	r0, 0x3b	; 59
    7736:	0f 92       	push	r0
    7738:	2f 93       	push	r18
    773a:	3f 93       	push	r19
    773c:	4f 93       	push	r20
    773e:	5f 93       	push	r21
    7740:	6f 93       	push	r22
    7742:	7f 93       	push	r23
    7744:	8f 93       	push	r24
    7746:	9f 93       	push	r25
    7748:	af 93       	push	r26
    774a:	bf 93       	push	r27
    774c:	ef 93       	push	r30
    774e:	ff 93       	push	r31
    7750:	e0 91 3b 23 	lds	r30, 0x233B	; 0x80233b <tc_tcc0_ccb_callback>
    7754:	f0 91 3c 23 	lds	r31, 0x233C	; 0x80233c <tc_tcc0_ccb_callback+0x1>
    7758:	30 97       	sbiw	r30, 0x00	; 0
    775a:	09 f0       	breq	.+2      	; 0x775e <__vector_17+0x34>
    775c:	19 95       	eicall
    775e:	ff 91       	pop	r31
    7760:	ef 91       	pop	r30
    7762:	bf 91       	pop	r27
    7764:	af 91       	pop	r26
    7766:	9f 91       	pop	r25
    7768:	8f 91       	pop	r24
    776a:	7f 91       	pop	r23
    776c:	6f 91       	pop	r22
    776e:	5f 91       	pop	r21
    7770:	4f 91       	pop	r20
    7772:	3f 91       	pop	r19
    7774:	2f 91       	pop	r18
    7776:	0f 90       	pop	r0
    7778:	0b be       	out	0x3b, r0	; 59
    777a:	0f 90       	pop	r0
    777c:	0f be       	out	0x3f, r0	; 63
    777e:	0f 90       	pop	r0
    7780:	1f 90       	pop	r1
    7782:	18 95       	reti

00007784 <__vector_18>:
    7784:	1f 92       	push	r1
    7786:	0f 92       	push	r0
    7788:	0f b6       	in	r0, 0x3f	; 63
    778a:	0f 92       	push	r0
    778c:	11 24       	eor	r1, r1
    778e:	0b b6       	in	r0, 0x3b	; 59
    7790:	0f 92       	push	r0
    7792:	2f 93       	push	r18
    7794:	3f 93       	push	r19
    7796:	4f 93       	push	r20
    7798:	5f 93       	push	r21
    779a:	6f 93       	push	r22
    779c:	7f 93       	push	r23
    779e:	8f 93       	push	r24
    77a0:	9f 93       	push	r25
    77a2:	af 93       	push	r26
    77a4:	bf 93       	push	r27
    77a6:	ef 93       	push	r30
    77a8:	ff 93       	push	r31
    77aa:	e0 91 39 23 	lds	r30, 0x2339	; 0x802339 <tc_tcc0_ccc_callback>
    77ae:	f0 91 3a 23 	lds	r31, 0x233A	; 0x80233a <tc_tcc0_ccc_callback+0x1>
    77b2:	30 97       	sbiw	r30, 0x00	; 0
    77b4:	09 f0       	breq	.+2      	; 0x77b8 <__vector_18+0x34>
    77b6:	19 95       	eicall
    77b8:	ff 91       	pop	r31
    77ba:	ef 91       	pop	r30
    77bc:	bf 91       	pop	r27
    77be:	af 91       	pop	r26
    77c0:	9f 91       	pop	r25
    77c2:	8f 91       	pop	r24
    77c4:	7f 91       	pop	r23
    77c6:	6f 91       	pop	r22
    77c8:	5f 91       	pop	r21
    77ca:	4f 91       	pop	r20
    77cc:	3f 91       	pop	r19
    77ce:	2f 91       	pop	r18
    77d0:	0f 90       	pop	r0
    77d2:	0b be       	out	0x3b, r0	; 59
    77d4:	0f 90       	pop	r0
    77d6:	0f be       	out	0x3f, r0	; 63
    77d8:	0f 90       	pop	r0
    77da:	1f 90       	pop	r1
    77dc:	18 95       	reti

000077de <__vector_19>:
    77de:	1f 92       	push	r1
    77e0:	0f 92       	push	r0
    77e2:	0f b6       	in	r0, 0x3f	; 63
    77e4:	0f 92       	push	r0
    77e6:	11 24       	eor	r1, r1
    77e8:	0b b6       	in	r0, 0x3b	; 59
    77ea:	0f 92       	push	r0
    77ec:	2f 93       	push	r18
    77ee:	3f 93       	push	r19
    77f0:	4f 93       	push	r20
    77f2:	5f 93       	push	r21
    77f4:	6f 93       	push	r22
    77f6:	7f 93       	push	r23
    77f8:	8f 93       	push	r24
    77fa:	9f 93       	push	r25
    77fc:	af 93       	push	r26
    77fe:	bf 93       	push	r27
    7800:	ef 93       	push	r30
    7802:	ff 93       	push	r31
    7804:	e0 91 37 23 	lds	r30, 0x2337	; 0x802337 <tc_tcc0_ccd_callback>
    7808:	f0 91 38 23 	lds	r31, 0x2338	; 0x802338 <tc_tcc0_ccd_callback+0x1>
    780c:	30 97       	sbiw	r30, 0x00	; 0
    780e:	09 f0       	breq	.+2      	; 0x7812 <__vector_19+0x34>
    7810:	19 95       	eicall
    7812:	ff 91       	pop	r31
    7814:	ef 91       	pop	r30
    7816:	bf 91       	pop	r27
    7818:	af 91       	pop	r26
    781a:	9f 91       	pop	r25
    781c:	8f 91       	pop	r24
    781e:	7f 91       	pop	r23
    7820:	6f 91       	pop	r22
    7822:	5f 91       	pop	r21
    7824:	4f 91       	pop	r20
    7826:	3f 91       	pop	r19
    7828:	2f 91       	pop	r18
    782a:	0f 90       	pop	r0
    782c:	0b be       	out	0x3b, r0	; 59
    782e:	0f 90       	pop	r0
    7830:	0f be       	out	0x3f, r0	; 63
    7832:	0f 90       	pop	r0
    7834:	1f 90       	pop	r1
    7836:	18 95       	reti

00007838 <__vector_20>:
    7838:	1f 92       	push	r1
    783a:	0f 92       	push	r0
    783c:	0f b6       	in	r0, 0x3f	; 63
    783e:	0f 92       	push	r0
    7840:	11 24       	eor	r1, r1
    7842:	0b b6       	in	r0, 0x3b	; 59
    7844:	0f 92       	push	r0
    7846:	2f 93       	push	r18
    7848:	3f 93       	push	r19
    784a:	4f 93       	push	r20
    784c:	5f 93       	push	r21
    784e:	6f 93       	push	r22
    7850:	7f 93       	push	r23
    7852:	8f 93       	push	r24
    7854:	9f 93       	push	r25
    7856:	af 93       	push	r26
    7858:	bf 93       	push	r27
    785a:	ef 93       	push	r30
    785c:	ff 93       	push	r31
    785e:	e0 91 35 23 	lds	r30, 0x2335	; 0x802335 <tc_tcc1_ovf_callback>
    7862:	f0 91 36 23 	lds	r31, 0x2336	; 0x802336 <tc_tcc1_ovf_callback+0x1>
    7866:	30 97       	sbiw	r30, 0x00	; 0
    7868:	09 f0       	breq	.+2      	; 0x786c <__vector_20+0x34>
    786a:	19 95       	eicall
    786c:	ff 91       	pop	r31
    786e:	ef 91       	pop	r30
    7870:	bf 91       	pop	r27
    7872:	af 91       	pop	r26
    7874:	9f 91       	pop	r25
    7876:	8f 91       	pop	r24
    7878:	7f 91       	pop	r23
    787a:	6f 91       	pop	r22
    787c:	5f 91       	pop	r21
    787e:	4f 91       	pop	r20
    7880:	3f 91       	pop	r19
    7882:	2f 91       	pop	r18
    7884:	0f 90       	pop	r0
    7886:	0b be       	out	0x3b, r0	; 59
    7888:	0f 90       	pop	r0
    788a:	0f be       	out	0x3f, r0	; 63
    788c:	0f 90       	pop	r0
    788e:	1f 90       	pop	r1
    7890:	18 95       	reti

00007892 <__vector_21>:
    7892:	1f 92       	push	r1
    7894:	0f 92       	push	r0
    7896:	0f b6       	in	r0, 0x3f	; 63
    7898:	0f 92       	push	r0
    789a:	11 24       	eor	r1, r1
    789c:	0b b6       	in	r0, 0x3b	; 59
    789e:	0f 92       	push	r0
    78a0:	2f 93       	push	r18
    78a2:	3f 93       	push	r19
    78a4:	4f 93       	push	r20
    78a6:	5f 93       	push	r21
    78a8:	6f 93       	push	r22
    78aa:	7f 93       	push	r23
    78ac:	8f 93       	push	r24
    78ae:	9f 93       	push	r25
    78b0:	af 93       	push	r26
    78b2:	bf 93       	push	r27
    78b4:	ef 93       	push	r30
    78b6:	ff 93       	push	r31
    78b8:	e0 91 33 23 	lds	r30, 0x2333	; 0x802333 <tc_tcc1_err_callback>
    78bc:	f0 91 34 23 	lds	r31, 0x2334	; 0x802334 <tc_tcc1_err_callback+0x1>
    78c0:	30 97       	sbiw	r30, 0x00	; 0
    78c2:	09 f0       	breq	.+2      	; 0x78c6 <__vector_21+0x34>
    78c4:	19 95       	eicall
    78c6:	ff 91       	pop	r31
    78c8:	ef 91       	pop	r30
    78ca:	bf 91       	pop	r27
    78cc:	af 91       	pop	r26
    78ce:	9f 91       	pop	r25
    78d0:	8f 91       	pop	r24
    78d2:	7f 91       	pop	r23
    78d4:	6f 91       	pop	r22
    78d6:	5f 91       	pop	r21
    78d8:	4f 91       	pop	r20
    78da:	3f 91       	pop	r19
    78dc:	2f 91       	pop	r18
    78de:	0f 90       	pop	r0
    78e0:	0b be       	out	0x3b, r0	; 59
    78e2:	0f 90       	pop	r0
    78e4:	0f be       	out	0x3f, r0	; 63
    78e6:	0f 90       	pop	r0
    78e8:	1f 90       	pop	r1
    78ea:	18 95       	reti

000078ec <__vector_22>:
    78ec:	1f 92       	push	r1
    78ee:	0f 92       	push	r0
    78f0:	0f b6       	in	r0, 0x3f	; 63
    78f2:	0f 92       	push	r0
    78f4:	11 24       	eor	r1, r1
    78f6:	0b b6       	in	r0, 0x3b	; 59
    78f8:	0f 92       	push	r0
    78fa:	2f 93       	push	r18
    78fc:	3f 93       	push	r19
    78fe:	4f 93       	push	r20
    7900:	5f 93       	push	r21
    7902:	6f 93       	push	r22
    7904:	7f 93       	push	r23
    7906:	8f 93       	push	r24
    7908:	9f 93       	push	r25
    790a:	af 93       	push	r26
    790c:	bf 93       	push	r27
    790e:	ef 93       	push	r30
    7910:	ff 93       	push	r31
    7912:	e0 91 31 23 	lds	r30, 0x2331	; 0x802331 <tc_tcc1_cca_callback>
    7916:	f0 91 32 23 	lds	r31, 0x2332	; 0x802332 <tc_tcc1_cca_callback+0x1>
    791a:	30 97       	sbiw	r30, 0x00	; 0
    791c:	09 f0       	breq	.+2      	; 0x7920 <__vector_22+0x34>
    791e:	19 95       	eicall
    7920:	ff 91       	pop	r31
    7922:	ef 91       	pop	r30
    7924:	bf 91       	pop	r27
    7926:	af 91       	pop	r26
    7928:	9f 91       	pop	r25
    792a:	8f 91       	pop	r24
    792c:	7f 91       	pop	r23
    792e:	6f 91       	pop	r22
    7930:	5f 91       	pop	r21
    7932:	4f 91       	pop	r20
    7934:	3f 91       	pop	r19
    7936:	2f 91       	pop	r18
    7938:	0f 90       	pop	r0
    793a:	0b be       	out	0x3b, r0	; 59
    793c:	0f 90       	pop	r0
    793e:	0f be       	out	0x3f, r0	; 63
    7940:	0f 90       	pop	r0
    7942:	1f 90       	pop	r1
    7944:	18 95       	reti

00007946 <__vector_23>:
    7946:	1f 92       	push	r1
    7948:	0f 92       	push	r0
    794a:	0f b6       	in	r0, 0x3f	; 63
    794c:	0f 92       	push	r0
    794e:	11 24       	eor	r1, r1
    7950:	0b b6       	in	r0, 0x3b	; 59
    7952:	0f 92       	push	r0
    7954:	2f 93       	push	r18
    7956:	3f 93       	push	r19
    7958:	4f 93       	push	r20
    795a:	5f 93       	push	r21
    795c:	6f 93       	push	r22
    795e:	7f 93       	push	r23
    7960:	8f 93       	push	r24
    7962:	9f 93       	push	r25
    7964:	af 93       	push	r26
    7966:	bf 93       	push	r27
    7968:	ef 93       	push	r30
    796a:	ff 93       	push	r31
    796c:	e0 91 2f 23 	lds	r30, 0x232F	; 0x80232f <tc_tcc1_ccb_callback>
    7970:	f0 91 30 23 	lds	r31, 0x2330	; 0x802330 <tc_tcc1_ccb_callback+0x1>
    7974:	30 97       	sbiw	r30, 0x00	; 0
    7976:	09 f0       	breq	.+2      	; 0x797a <__vector_23+0x34>
    7978:	19 95       	eicall
    797a:	ff 91       	pop	r31
    797c:	ef 91       	pop	r30
    797e:	bf 91       	pop	r27
    7980:	af 91       	pop	r26
    7982:	9f 91       	pop	r25
    7984:	8f 91       	pop	r24
    7986:	7f 91       	pop	r23
    7988:	6f 91       	pop	r22
    798a:	5f 91       	pop	r21
    798c:	4f 91       	pop	r20
    798e:	3f 91       	pop	r19
    7990:	2f 91       	pop	r18
    7992:	0f 90       	pop	r0
    7994:	0b be       	out	0x3b, r0	; 59
    7996:	0f 90       	pop	r0
    7998:	0f be       	out	0x3f, r0	; 63
    799a:	0f 90       	pop	r0
    799c:	1f 90       	pop	r1
    799e:	18 95       	reti

000079a0 <__vector_77>:
    79a0:	1f 92       	push	r1
    79a2:	0f 92       	push	r0
    79a4:	0f b6       	in	r0, 0x3f	; 63
    79a6:	0f 92       	push	r0
    79a8:	11 24       	eor	r1, r1
    79aa:	0b b6       	in	r0, 0x3b	; 59
    79ac:	0f 92       	push	r0
    79ae:	2f 93       	push	r18
    79b0:	3f 93       	push	r19
    79b2:	4f 93       	push	r20
    79b4:	5f 93       	push	r21
    79b6:	6f 93       	push	r22
    79b8:	7f 93       	push	r23
    79ba:	8f 93       	push	r24
    79bc:	9f 93       	push	r25
    79be:	af 93       	push	r26
    79c0:	bf 93       	push	r27
    79c2:	ef 93       	push	r30
    79c4:	ff 93       	push	r31
    79c6:	e0 91 2d 23 	lds	r30, 0x232D	; 0x80232d <tc_tcd0_ovf_callback>
    79ca:	f0 91 2e 23 	lds	r31, 0x232E	; 0x80232e <tc_tcd0_ovf_callback+0x1>
    79ce:	30 97       	sbiw	r30, 0x00	; 0
    79d0:	09 f0       	breq	.+2      	; 0x79d4 <__vector_77+0x34>
    79d2:	19 95       	eicall
    79d4:	ff 91       	pop	r31
    79d6:	ef 91       	pop	r30
    79d8:	bf 91       	pop	r27
    79da:	af 91       	pop	r26
    79dc:	9f 91       	pop	r25
    79de:	8f 91       	pop	r24
    79e0:	7f 91       	pop	r23
    79e2:	6f 91       	pop	r22
    79e4:	5f 91       	pop	r21
    79e6:	4f 91       	pop	r20
    79e8:	3f 91       	pop	r19
    79ea:	2f 91       	pop	r18
    79ec:	0f 90       	pop	r0
    79ee:	0b be       	out	0x3b, r0	; 59
    79f0:	0f 90       	pop	r0
    79f2:	0f be       	out	0x3f, r0	; 63
    79f4:	0f 90       	pop	r0
    79f6:	1f 90       	pop	r1
    79f8:	18 95       	reti

000079fa <__vector_78>:
    79fa:	1f 92       	push	r1
    79fc:	0f 92       	push	r0
    79fe:	0f b6       	in	r0, 0x3f	; 63
    7a00:	0f 92       	push	r0
    7a02:	11 24       	eor	r1, r1
    7a04:	0b b6       	in	r0, 0x3b	; 59
    7a06:	0f 92       	push	r0
    7a08:	2f 93       	push	r18
    7a0a:	3f 93       	push	r19
    7a0c:	4f 93       	push	r20
    7a0e:	5f 93       	push	r21
    7a10:	6f 93       	push	r22
    7a12:	7f 93       	push	r23
    7a14:	8f 93       	push	r24
    7a16:	9f 93       	push	r25
    7a18:	af 93       	push	r26
    7a1a:	bf 93       	push	r27
    7a1c:	ef 93       	push	r30
    7a1e:	ff 93       	push	r31
    7a20:	e0 91 2b 23 	lds	r30, 0x232B	; 0x80232b <tc_tcd0_err_callback>
    7a24:	f0 91 2c 23 	lds	r31, 0x232C	; 0x80232c <tc_tcd0_err_callback+0x1>
    7a28:	30 97       	sbiw	r30, 0x00	; 0
    7a2a:	09 f0       	breq	.+2      	; 0x7a2e <__vector_78+0x34>
    7a2c:	19 95       	eicall
    7a2e:	ff 91       	pop	r31
    7a30:	ef 91       	pop	r30
    7a32:	bf 91       	pop	r27
    7a34:	af 91       	pop	r26
    7a36:	9f 91       	pop	r25
    7a38:	8f 91       	pop	r24
    7a3a:	7f 91       	pop	r23
    7a3c:	6f 91       	pop	r22
    7a3e:	5f 91       	pop	r21
    7a40:	4f 91       	pop	r20
    7a42:	3f 91       	pop	r19
    7a44:	2f 91       	pop	r18
    7a46:	0f 90       	pop	r0
    7a48:	0b be       	out	0x3b, r0	; 59
    7a4a:	0f 90       	pop	r0
    7a4c:	0f be       	out	0x3f, r0	; 63
    7a4e:	0f 90       	pop	r0
    7a50:	1f 90       	pop	r1
    7a52:	18 95       	reti

00007a54 <__vector_79>:
    7a54:	1f 92       	push	r1
    7a56:	0f 92       	push	r0
    7a58:	0f b6       	in	r0, 0x3f	; 63
    7a5a:	0f 92       	push	r0
    7a5c:	11 24       	eor	r1, r1
    7a5e:	0b b6       	in	r0, 0x3b	; 59
    7a60:	0f 92       	push	r0
    7a62:	2f 93       	push	r18
    7a64:	3f 93       	push	r19
    7a66:	4f 93       	push	r20
    7a68:	5f 93       	push	r21
    7a6a:	6f 93       	push	r22
    7a6c:	7f 93       	push	r23
    7a6e:	8f 93       	push	r24
    7a70:	9f 93       	push	r25
    7a72:	af 93       	push	r26
    7a74:	bf 93       	push	r27
    7a76:	ef 93       	push	r30
    7a78:	ff 93       	push	r31
    7a7a:	e0 91 29 23 	lds	r30, 0x2329	; 0x802329 <tc_tcd0_cca_callback>
    7a7e:	f0 91 2a 23 	lds	r31, 0x232A	; 0x80232a <tc_tcd0_cca_callback+0x1>
    7a82:	30 97       	sbiw	r30, 0x00	; 0
    7a84:	09 f0       	breq	.+2      	; 0x7a88 <__vector_79+0x34>
    7a86:	19 95       	eicall
    7a88:	ff 91       	pop	r31
    7a8a:	ef 91       	pop	r30
    7a8c:	bf 91       	pop	r27
    7a8e:	af 91       	pop	r26
    7a90:	9f 91       	pop	r25
    7a92:	8f 91       	pop	r24
    7a94:	7f 91       	pop	r23
    7a96:	6f 91       	pop	r22
    7a98:	5f 91       	pop	r21
    7a9a:	4f 91       	pop	r20
    7a9c:	3f 91       	pop	r19
    7a9e:	2f 91       	pop	r18
    7aa0:	0f 90       	pop	r0
    7aa2:	0b be       	out	0x3b, r0	; 59
    7aa4:	0f 90       	pop	r0
    7aa6:	0f be       	out	0x3f, r0	; 63
    7aa8:	0f 90       	pop	r0
    7aaa:	1f 90       	pop	r1
    7aac:	18 95       	reti

00007aae <__vector_80>:
    7aae:	1f 92       	push	r1
    7ab0:	0f 92       	push	r0
    7ab2:	0f b6       	in	r0, 0x3f	; 63
    7ab4:	0f 92       	push	r0
    7ab6:	11 24       	eor	r1, r1
    7ab8:	0b b6       	in	r0, 0x3b	; 59
    7aba:	0f 92       	push	r0
    7abc:	2f 93       	push	r18
    7abe:	3f 93       	push	r19
    7ac0:	4f 93       	push	r20
    7ac2:	5f 93       	push	r21
    7ac4:	6f 93       	push	r22
    7ac6:	7f 93       	push	r23
    7ac8:	8f 93       	push	r24
    7aca:	9f 93       	push	r25
    7acc:	af 93       	push	r26
    7ace:	bf 93       	push	r27
    7ad0:	ef 93       	push	r30
    7ad2:	ff 93       	push	r31
    7ad4:	e0 91 27 23 	lds	r30, 0x2327	; 0x802327 <tc_tcd0_ccb_callback>
    7ad8:	f0 91 28 23 	lds	r31, 0x2328	; 0x802328 <tc_tcd0_ccb_callback+0x1>
    7adc:	30 97       	sbiw	r30, 0x00	; 0
    7ade:	09 f0       	breq	.+2      	; 0x7ae2 <__vector_80+0x34>
    7ae0:	19 95       	eicall
    7ae2:	ff 91       	pop	r31
    7ae4:	ef 91       	pop	r30
    7ae6:	bf 91       	pop	r27
    7ae8:	af 91       	pop	r26
    7aea:	9f 91       	pop	r25
    7aec:	8f 91       	pop	r24
    7aee:	7f 91       	pop	r23
    7af0:	6f 91       	pop	r22
    7af2:	5f 91       	pop	r21
    7af4:	4f 91       	pop	r20
    7af6:	3f 91       	pop	r19
    7af8:	2f 91       	pop	r18
    7afa:	0f 90       	pop	r0
    7afc:	0b be       	out	0x3b, r0	; 59
    7afe:	0f 90       	pop	r0
    7b00:	0f be       	out	0x3f, r0	; 63
    7b02:	0f 90       	pop	r0
    7b04:	1f 90       	pop	r1
    7b06:	18 95       	reti

00007b08 <__vector_81>:
    7b08:	1f 92       	push	r1
    7b0a:	0f 92       	push	r0
    7b0c:	0f b6       	in	r0, 0x3f	; 63
    7b0e:	0f 92       	push	r0
    7b10:	11 24       	eor	r1, r1
    7b12:	0b b6       	in	r0, 0x3b	; 59
    7b14:	0f 92       	push	r0
    7b16:	2f 93       	push	r18
    7b18:	3f 93       	push	r19
    7b1a:	4f 93       	push	r20
    7b1c:	5f 93       	push	r21
    7b1e:	6f 93       	push	r22
    7b20:	7f 93       	push	r23
    7b22:	8f 93       	push	r24
    7b24:	9f 93       	push	r25
    7b26:	af 93       	push	r26
    7b28:	bf 93       	push	r27
    7b2a:	ef 93       	push	r30
    7b2c:	ff 93       	push	r31
    7b2e:	e0 91 25 23 	lds	r30, 0x2325	; 0x802325 <tc_tcd0_ccc_callback>
    7b32:	f0 91 26 23 	lds	r31, 0x2326	; 0x802326 <tc_tcd0_ccc_callback+0x1>
    7b36:	30 97       	sbiw	r30, 0x00	; 0
    7b38:	09 f0       	breq	.+2      	; 0x7b3c <__vector_81+0x34>
    7b3a:	19 95       	eicall
    7b3c:	ff 91       	pop	r31
    7b3e:	ef 91       	pop	r30
    7b40:	bf 91       	pop	r27
    7b42:	af 91       	pop	r26
    7b44:	9f 91       	pop	r25
    7b46:	8f 91       	pop	r24
    7b48:	7f 91       	pop	r23
    7b4a:	6f 91       	pop	r22
    7b4c:	5f 91       	pop	r21
    7b4e:	4f 91       	pop	r20
    7b50:	3f 91       	pop	r19
    7b52:	2f 91       	pop	r18
    7b54:	0f 90       	pop	r0
    7b56:	0b be       	out	0x3b, r0	; 59
    7b58:	0f 90       	pop	r0
    7b5a:	0f be       	out	0x3f, r0	; 63
    7b5c:	0f 90       	pop	r0
    7b5e:	1f 90       	pop	r1
    7b60:	18 95       	reti

00007b62 <__vector_82>:
    7b62:	1f 92       	push	r1
    7b64:	0f 92       	push	r0
    7b66:	0f b6       	in	r0, 0x3f	; 63
    7b68:	0f 92       	push	r0
    7b6a:	11 24       	eor	r1, r1
    7b6c:	0b b6       	in	r0, 0x3b	; 59
    7b6e:	0f 92       	push	r0
    7b70:	2f 93       	push	r18
    7b72:	3f 93       	push	r19
    7b74:	4f 93       	push	r20
    7b76:	5f 93       	push	r21
    7b78:	6f 93       	push	r22
    7b7a:	7f 93       	push	r23
    7b7c:	8f 93       	push	r24
    7b7e:	9f 93       	push	r25
    7b80:	af 93       	push	r26
    7b82:	bf 93       	push	r27
    7b84:	ef 93       	push	r30
    7b86:	ff 93       	push	r31
    7b88:	e0 91 23 23 	lds	r30, 0x2323	; 0x802323 <tc_tcd0_ccd_callback>
    7b8c:	f0 91 24 23 	lds	r31, 0x2324	; 0x802324 <tc_tcd0_ccd_callback+0x1>
    7b90:	30 97       	sbiw	r30, 0x00	; 0
    7b92:	09 f0       	breq	.+2      	; 0x7b96 <__vector_82+0x34>
    7b94:	19 95       	eicall
    7b96:	ff 91       	pop	r31
    7b98:	ef 91       	pop	r30
    7b9a:	bf 91       	pop	r27
    7b9c:	af 91       	pop	r26
    7b9e:	9f 91       	pop	r25
    7ba0:	8f 91       	pop	r24
    7ba2:	7f 91       	pop	r23
    7ba4:	6f 91       	pop	r22
    7ba6:	5f 91       	pop	r21
    7ba8:	4f 91       	pop	r20
    7baa:	3f 91       	pop	r19
    7bac:	2f 91       	pop	r18
    7bae:	0f 90       	pop	r0
    7bb0:	0b be       	out	0x3b, r0	; 59
    7bb2:	0f 90       	pop	r0
    7bb4:	0f be       	out	0x3f, r0	; 63
    7bb6:	0f 90       	pop	r0
    7bb8:	1f 90       	pop	r1
    7bba:	18 95       	reti

00007bbc <__vector_83>:
    7bbc:	1f 92       	push	r1
    7bbe:	0f 92       	push	r0
    7bc0:	0f b6       	in	r0, 0x3f	; 63
    7bc2:	0f 92       	push	r0
    7bc4:	11 24       	eor	r1, r1
    7bc6:	0b b6       	in	r0, 0x3b	; 59
    7bc8:	0f 92       	push	r0
    7bca:	2f 93       	push	r18
    7bcc:	3f 93       	push	r19
    7bce:	4f 93       	push	r20
    7bd0:	5f 93       	push	r21
    7bd2:	6f 93       	push	r22
    7bd4:	7f 93       	push	r23
    7bd6:	8f 93       	push	r24
    7bd8:	9f 93       	push	r25
    7bda:	af 93       	push	r26
    7bdc:	bf 93       	push	r27
    7bde:	ef 93       	push	r30
    7be0:	ff 93       	push	r31
    7be2:	e0 91 21 23 	lds	r30, 0x2321	; 0x802321 <tc_tcd1_ovf_callback>
    7be6:	f0 91 22 23 	lds	r31, 0x2322	; 0x802322 <tc_tcd1_ovf_callback+0x1>
    7bea:	30 97       	sbiw	r30, 0x00	; 0
    7bec:	09 f0       	breq	.+2      	; 0x7bf0 <__vector_83+0x34>
    7bee:	19 95       	eicall
    7bf0:	ff 91       	pop	r31
    7bf2:	ef 91       	pop	r30
    7bf4:	bf 91       	pop	r27
    7bf6:	af 91       	pop	r26
    7bf8:	9f 91       	pop	r25
    7bfa:	8f 91       	pop	r24
    7bfc:	7f 91       	pop	r23
    7bfe:	6f 91       	pop	r22
    7c00:	5f 91       	pop	r21
    7c02:	4f 91       	pop	r20
    7c04:	3f 91       	pop	r19
    7c06:	2f 91       	pop	r18
    7c08:	0f 90       	pop	r0
    7c0a:	0b be       	out	0x3b, r0	; 59
    7c0c:	0f 90       	pop	r0
    7c0e:	0f be       	out	0x3f, r0	; 63
    7c10:	0f 90       	pop	r0
    7c12:	1f 90       	pop	r1
    7c14:	18 95       	reti

00007c16 <__vector_84>:
    7c16:	1f 92       	push	r1
    7c18:	0f 92       	push	r0
    7c1a:	0f b6       	in	r0, 0x3f	; 63
    7c1c:	0f 92       	push	r0
    7c1e:	11 24       	eor	r1, r1
    7c20:	0b b6       	in	r0, 0x3b	; 59
    7c22:	0f 92       	push	r0
    7c24:	2f 93       	push	r18
    7c26:	3f 93       	push	r19
    7c28:	4f 93       	push	r20
    7c2a:	5f 93       	push	r21
    7c2c:	6f 93       	push	r22
    7c2e:	7f 93       	push	r23
    7c30:	8f 93       	push	r24
    7c32:	9f 93       	push	r25
    7c34:	af 93       	push	r26
    7c36:	bf 93       	push	r27
    7c38:	ef 93       	push	r30
    7c3a:	ff 93       	push	r31
    7c3c:	e0 91 1f 23 	lds	r30, 0x231F	; 0x80231f <tc_tcd1_err_callback>
    7c40:	f0 91 20 23 	lds	r31, 0x2320	; 0x802320 <tc_tcd1_err_callback+0x1>
    7c44:	30 97       	sbiw	r30, 0x00	; 0
    7c46:	09 f0       	breq	.+2      	; 0x7c4a <__vector_84+0x34>
    7c48:	19 95       	eicall
    7c4a:	ff 91       	pop	r31
    7c4c:	ef 91       	pop	r30
    7c4e:	bf 91       	pop	r27
    7c50:	af 91       	pop	r26
    7c52:	9f 91       	pop	r25
    7c54:	8f 91       	pop	r24
    7c56:	7f 91       	pop	r23
    7c58:	6f 91       	pop	r22
    7c5a:	5f 91       	pop	r21
    7c5c:	4f 91       	pop	r20
    7c5e:	3f 91       	pop	r19
    7c60:	2f 91       	pop	r18
    7c62:	0f 90       	pop	r0
    7c64:	0b be       	out	0x3b, r0	; 59
    7c66:	0f 90       	pop	r0
    7c68:	0f be       	out	0x3f, r0	; 63
    7c6a:	0f 90       	pop	r0
    7c6c:	1f 90       	pop	r1
    7c6e:	18 95       	reti

00007c70 <__vector_85>:
    7c70:	1f 92       	push	r1
    7c72:	0f 92       	push	r0
    7c74:	0f b6       	in	r0, 0x3f	; 63
    7c76:	0f 92       	push	r0
    7c78:	11 24       	eor	r1, r1
    7c7a:	0b b6       	in	r0, 0x3b	; 59
    7c7c:	0f 92       	push	r0
    7c7e:	2f 93       	push	r18
    7c80:	3f 93       	push	r19
    7c82:	4f 93       	push	r20
    7c84:	5f 93       	push	r21
    7c86:	6f 93       	push	r22
    7c88:	7f 93       	push	r23
    7c8a:	8f 93       	push	r24
    7c8c:	9f 93       	push	r25
    7c8e:	af 93       	push	r26
    7c90:	bf 93       	push	r27
    7c92:	ef 93       	push	r30
    7c94:	ff 93       	push	r31
    7c96:	e0 91 1d 23 	lds	r30, 0x231D	; 0x80231d <tc_tcd1_cca_callback>
    7c9a:	f0 91 1e 23 	lds	r31, 0x231E	; 0x80231e <tc_tcd1_cca_callback+0x1>
    7c9e:	30 97       	sbiw	r30, 0x00	; 0
    7ca0:	09 f0       	breq	.+2      	; 0x7ca4 <__vector_85+0x34>
    7ca2:	19 95       	eicall
    7ca4:	ff 91       	pop	r31
    7ca6:	ef 91       	pop	r30
    7ca8:	bf 91       	pop	r27
    7caa:	af 91       	pop	r26
    7cac:	9f 91       	pop	r25
    7cae:	8f 91       	pop	r24
    7cb0:	7f 91       	pop	r23
    7cb2:	6f 91       	pop	r22
    7cb4:	5f 91       	pop	r21
    7cb6:	4f 91       	pop	r20
    7cb8:	3f 91       	pop	r19
    7cba:	2f 91       	pop	r18
    7cbc:	0f 90       	pop	r0
    7cbe:	0b be       	out	0x3b, r0	; 59
    7cc0:	0f 90       	pop	r0
    7cc2:	0f be       	out	0x3f, r0	; 63
    7cc4:	0f 90       	pop	r0
    7cc6:	1f 90       	pop	r1
    7cc8:	18 95       	reti

00007cca <__vector_86>:
    7cca:	1f 92       	push	r1
    7ccc:	0f 92       	push	r0
    7cce:	0f b6       	in	r0, 0x3f	; 63
    7cd0:	0f 92       	push	r0
    7cd2:	11 24       	eor	r1, r1
    7cd4:	0b b6       	in	r0, 0x3b	; 59
    7cd6:	0f 92       	push	r0
    7cd8:	2f 93       	push	r18
    7cda:	3f 93       	push	r19
    7cdc:	4f 93       	push	r20
    7cde:	5f 93       	push	r21
    7ce0:	6f 93       	push	r22
    7ce2:	7f 93       	push	r23
    7ce4:	8f 93       	push	r24
    7ce6:	9f 93       	push	r25
    7ce8:	af 93       	push	r26
    7cea:	bf 93       	push	r27
    7cec:	ef 93       	push	r30
    7cee:	ff 93       	push	r31
    7cf0:	e0 91 1b 23 	lds	r30, 0x231B	; 0x80231b <tc_tcd1_ccb_callback>
    7cf4:	f0 91 1c 23 	lds	r31, 0x231C	; 0x80231c <tc_tcd1_ccb_callback+0x1>
    7cf8:	30 97       	sbiw	r30, 0x00	; 0
    7cfa:	09 f0       	breq	.+2      	; 0x7cfe <__vector_86+0x34>
    7cfc:	19 95       	eicall
    7cfe:	ff 91       	pop	r31
    7d00:	ef 91       	pop	r30
    7d02:	bf 91       	pop	r27
    7d04:	af 91       	pop	r26
    7d06:	9f 91       	pop	r25
    7d08:	8f 91       	pop	r24
    7d0a:	7f 91       	pop	r23
    7d0c:	6f 91       	pop	r22
    7d0e:	5f 91       	pop	r21
    7d10:	4f 91       	pop	r20
    7d12:	3f 91       	pop	r19
    7d14:	2f 91       	pop	r18
    7d16:	0f 90       	pop	r0
    7d18:	0b be       	out	0x3b, r0	; 59
    7d1a:	0f 90       	pop	r0
    7d1c:	0f be       	out	0x3f, r0	; 63
    7d1e:	0f 90       	pop	r0
    7d20:	1f 90       	pop	r1
    7d22:	18 95       	reti

00007d24 <__vector_47>:
    7d24:	1f 92       	push	r1
    7d26:	0f 92       	push	r0
    7d28:	0f b6       	in	r0, 0x3f	; 63
    7d2a:	0f 92       	push	r0
    7d2c:	11 24       	eor	r1, r1
    7d2e:	0b b6       	in	r0, 0x3b	; 59
    7d30:	0f 92       	push	r0
    7d32:	2f 93       	push	r18
    7d34:	3f 93       	push	r19
    7d36:	4f 93       	push	r20
    7d38:	5f 93       	push	r21
    7d3a:	6f 93       	push	r22
    7d3c:	7f 93       	push	r23
    7d3e:	8f 93       	push	r24
    7d40:	9f 93       	push	r25
    7d42:	af 93       	push	r26
    7d44:	bf 93       	push	r27
    7d46:	ef 93       	push	r30
    7d48:	ff 93       	push	r31
    7d4a:	e0 91 19 23 	lds	r30, 0x2319	; 0x802319 <tc_tce0_ovf_callback>
    7d4e:	f0 91 1a 23 	lds	r31, 0x231A	; 0x80231a <tc_tce0_ovf_callback+0x1>
    7d52:	30 97       	sbiw	r30, 0x00	; 0
    7d54:	09 f0       	breq	.+2      	; 0x7d58 <__vector_47+0x34>
    7d56:	19 95       	eicall
    7d58:	ff 91       	pop	r31
    7d5a:	ef 91       	pop	r30
    7d5c:	bf 91       	pop	r27
    7d5e:	af 91       	pop	r26
    7d60:	9f 91       	pop	r25
    7d62:	8f 91       	pop	r24
    7d64:	7f 91       	pop	r23
    7d66:	6f 91       	pop	r22
    7d68:	5f 91       	pop	r21
    7d6a:	4f 91       	pop	r20
    7d6c:	3f 91       	pop	r19
    7d6e:	2f 91       	pop	r18
    7d70:	0f 90       	pop	r0
    7d72:	0b be       	out	0x3b, r0	; 59
    7d74:	0f 90       	pop	r0
    7d76:	0f be       	out	0x3f, r0	; 63
    7d78:	0f 90       	pop	r0
    7d7a:	1f 90       	pop	r1
    7d7c:	18 95       	reti

00007d7e <__vector_48>:
    7d7e:	1f 92       	push	r1
    7d80:	0f 92       	push	r0
    7d82:	0f b6       	in	r0, 0x3f	; 63
    7d84:	0f 92       	push	r0
    7d86:	11 24       	eor	r1, r1
    7d88:	0b b6       	in	r0, 0x3b	; 59
    7d8a:	0f 92       	push	r0
    7d8c:	2f 93       	push	r18
    7d8e:	3f 93       	push	r19
    7d90:	4f 93       	push	r20
    7d92:	5f 93       	push	r21
    7d94:	6f 93       	push	r22
    7d96:	7f 93       	push	r23
    7d98:	8f 93       	push	r24
    7d9a:	9f 93       	push	r25
    7d9c:	af 93       	push	r26
    7d9e:	bf 93       	push	r27
    7da0:	ef 93       	push	r30
    7da2:	ff 93       	push	r31
    7da4:	e0 91 17 23 	lds	r30, 0x2317	; 0x802317 <tc_tce0_err_callback>
    7da8:	f0 91 18 23 	lds	r31, 0x2318	; 0x802318 <tc_tce0_err_callback+0x1>
    7dac:	30 97       	sbiw	r30, 0x00	; 0
    7dae:	09 f0       	breq	.+2      	; 0x7db2 <__vector_48+0x34>
    7db0:	19 95       	eicall
    7db2:	ff 91       	pop	r31
    7db4:	ef 91       	pop	r30
    7db6:	bf 91       	pop	r27
    7db8:	af 91       	pop	r26
    7dba:	9f 91       	pop	r25
    7dbc:	8f 91       	pop	r24
    7dbe:	7f 91       	pop	r23
    7dc0:	6f 91       	pop	r22
    7dc2:	5f 91       	pop	r21
    7dc4:	4f 91       	pop	r20
    7dc6:	3f 91       	pop	r19
    7dc8:	2f 91       	pop	r18
    7dca:	0f 90       	pop	r0
    7dcc:	0b be       	out	0x3b, r0	; 59
    7dce:	0f 90       	pop	r0
    7dd0:	0f be       	out	0x3f, r0	; 63
    7dd2:	0f 90       	pop	r0
    7dd4:	1f 90       	pop	r1
    7dd6:	18 95       	reti

00007dd8 <__vector_49>:
    7dd8:	1f 92       	push	r1
    7dda:	0f 92       	push	r0
    7ddc:	0f b6       	in	r0, 0x3f	; 63
    7dde:	0f 92       	push	r0
    7de0:	11 24       	eor	r1, r1
    7de2:	0b b6       	in	r0, 0x3b	; 59
    7de4:	0f 92       	push	r0
    7de6:	2f 93       	push	r18
    7de8:	3f 93       	push	r19
    7dea:	4f 93       	push	r20
    7dec:	5f 93       	push	r21
    7dee:	6f 93       	push	r22
    7df0:	7f 93       	push	r23
    7df2:	8f 93       	push	r24
    7df4:	9f 93       	push	r25
    7df6:	af 93       	push	r26
    7df8:	bf 93       	push	r27
    7dfa:	ef 93       	push	r30
    7dfc:	ff 93       	push	r31
    7dfe:	e0 91 15 23 	lds	r30, 0x2315	; 0x802315 <tc_tce0_cca_callback>
    7e02:	f0 91 16 23 	lds	r31, 0x2316	; 0x802316 <tc_tce0_cca_callback+0x1>
    7e06:	30 97       	sbiw	r30, 0x00	; 0
    7e08:	09 f0       	breq	.+2      	; 0x7e0c <__vector_49+0x34>
    7e0a:	19 95       	eicall
    7e0c:	ff 91       	pop	r31
    7e0e:	ef 91       	pop	r30
    7e10:	bf 91       	pop	r27
    7e12:	af 91       	pop	r26
    7e14:	9f 91       	pop	r25
    7e16:	8f 91       	pop	r24
    7e18:	7f 91       	pop	r23
    7e1a:	6f 91       	pop	r22
    7e1c:	5f 91       	pop	r21
    7e1e:	4f 91       	pop	r20
    7e20:	3f 91       	pop	r19
    7e22:	2f 91       	pop	r18
    7e24:	0f 90       	pop	r0
    7e26:	0b be       	out	0x3b, r0	; 59
    7e28:	0f 90       	pop	r0
    7e2a:	0f be       	out	0x3f, r0	; 63
    7e2c:	0f 90       	pop	r0
    7e2e:	1f 90       	pop	r1
    7e30:	18 95       	reti

00007e32 <__vector_50>:
    7e32:	1f 92       	push	r1
    7e34:	0f 92       	push	r0
    7e36:	0f b6       	in	r0, 0x3f	; 63
    7e38:	0f 92       	push	r0
    7e3a:	11 24       	eor	r1, r1
    7e3c:	0b b6       	in	r0, 0x3b	; 59
    7e3e:	0f 92       	push	r0
    7e40:	2f 93       	push	r18
    7e42:	3f 93       	push	r19
    7e44:	4f 93       	push	r20
    7e46:	5f 93       	push	r21
    7e48:	6f 93       	push	r22
    7e4a:	7f 93       	push	r23
    7e4c:	8f 93       	push	r24
    7e4e:	9f 93       	push	r25
    7e50:	af 93       	push	r26
    7e52:	bf 93       	push	r27
    7e54:	ef 93       	push	r30
    7e56:	ff 93       	push	r31
    7e58:	e0 91 13 23 	lds	r30, 0x2313	; 0x802313 <tc_tce0_ccb_callback>
    7e5c:	f0 91 14 23 	lds	r31, 0x2314	; 0x802314 <tc_tce0_ccb_callback+0x1>
    7e60:	30 97       	sbiw	r30, 0x00	; 0
    7e62:	09 f0       	breq	.+2      	; 0x7e66 <__vector_50+0x34>
    7e64:	19 95       	eicall
    7e66:	ff 91       	pop	r31
    7e68:	ef 91       	pop	r30
    7e6a:	bf 91       	pop	r27
    7e6c:	af 91       	pop	r26
    7e6e:	9f 91       	pop	r25
    7e70:	8f 91       	pop	r24
    7e72:	7f 91       	pop	r23
    7e74:	6f 91       	pop	r22
    7e76:	5f 91       	pop	r21
    7e78:	4f 91       	pop	r20
    7e7a:	3f 91       	pop	r19
    7e7c:	2f 91       	pop	r18
    7e7e:	0f 90       	pop	r0
    7e80:	0b be       	out	0x3b, r0	; 59
    7e82:	0f 90       	pop	r0
    7e84:	0f be       	out	0x3f, r0	; 63
    7e86:	0f 90       	pop	r0
    7e88:	1f 90       	pop	r1
    7e8a:	18 95       	reti

00007e8c <__vector_51>:
    7e8c:	1f 92       	push	r1
    7e8e:	0f 92       	push	r0
    7e90:	0f b6       	in	r0, 0x3f	; 63
    7e92:	0f 92       	push	r0
    7e94:	11 24       	eor	r1, r1
    7e96:	0b b6       	in	r0, 0x3b	; 59
    7e98:	0f 92       	push	r0
    7e9a:	2f 93       	push	r18
    7e9c:	3f 93       	push	r19
    7e9e:	4f 93       	push	r20
    7ea0:	5f 93       	push	r21
    7ea2:	6f 93       	push	r22
    7ea4:	7f 93       	push	r23
    7ea6:	8f 93       	push	r24
    7ea8:	9f 93       	push	r25
    7eaa:	af 93       	push	r26
    7eac:	bf 93       	push	r27
    7eae:	ef 93       	push	r30
    7eb0:	ff 93       	push	r31
    7eb2:	e0 91 11 23 	lds	r30, 0x2311	; 0x802311 <tc_tce0_ccc_callback>
    7eb6:	f0 91 12 23 	lds	r31, 0x2312	; 0x802312 <tc_tce0_ccc_callback+0x1>
    7eba:	30 97       	sbiw	r30, 0x00	; 0
    7ebc:	09 f0       	breq	.+2      	; 0x7ec0 <__vector_51+0x34>
    7ebe:	19 95       	eicall
    7ec0:	ff 91       	pop	r31
    7ec2:	ef 91       	pop	r30
    7ec4:	bf 91       	pop	r27
    7ec6:	af 91       	pop	r26
    7ec8:	9f 91       	pop	r25
    7eca:	8f 91       	pop	r24
    7ecc:	7f 91       	pop	r23
    7ece:	6f 91       	pop	r22
    7ed0:	5f 91       	pop	r21
    7ed2:	4f 91       	pop	r20
    7ed4:	3f 91       	pop	r19
    7ed6:	2f 91       	pop	r18
    7ed8:	0f 90       	pop	r0
    7eda:	0b be       	out	0x3b, r0	; 59
    7edc:	0f 90       	pop	r0
    7ede:	0f be       	out	0x3f, r0	; 63
    7ee0:	0f 90       	pop	r0
    7ee2:	1f 90       	pop	r1
    7ee4:	18 95       	reti

00007ee6 <__vector_52>:
    7ee6:	1f 92       	push	r1
    7ee8:	0f 92       	push	r0
    7eea:	0f b6       	in	r0, 0x3f	; 63
    7eec:	0f 92       	push	r0
    7eee:	11 24       	eor	r1, r1
    7ef0:	0b b6       	in	r0, 0x3b	; 59
    7ef2:	0f 92       	push	r0
    7ef4:	2f 93       	push	r18
    7ef6:	3f 93       	push	r19
    7ef8:	4f 93       	push	r20
    7efa:	5f 93       	push	r21
    7efc:	6f 93       	push	r22
    7efe:	7f 93       	push	r23
    7f00:	8f 93       	push	r24
    7f02:	9f 93       	push	r25
    7f04:	af 93       	push	r26
    7f06:	bf 93       	push	r27
    7f08:	ef 93       	push	r30
    7f0a:	ff 93       	push	r31
    7f0c:	e0 91 0f 23 	lds	r30, 0x230F	; 0x80230f <tc_tce0_ccd_callback>
    7f10:	f0 91 10 23 	lds	r31, 0x2310	; 0x802310 <tc_tce0_ccd_callback+0x1>
    7f14:	30 97       	sbiw	r30, 0x00	; 0
    7f16:	09 f0       	breq	.+2      	; 0x7f1a <__vector_52+0x34>
    7f18:	19 95       	eicall
    7f1a:	ff 91       	pop	r31
    7f1c:	ef 91       	pop	r30
    7f1e:	bf 91       	pop	r27
    7f20:	af 91       	pop	r26
    7f22:	9f 91       	pop	r25
    7f24:	8f 91       	pop	r24
    7f26:	7f 91       	pop	r23
    7f28:	6f 91       	pop	r22
    7f2a:	5f 91       	pop	r21
    7f2c:	4f 91       	pop	r20
    7f2e:	3f 91       	pop	r19
    7f30:	2f 91       	pop	r18
    7f32:	0f 90       	pop	r0
    7f34:	0b be       	out	0x3b, r0	; 59
    7f36:	0f 90       	pop	r0
    7f38:	0f be       	out	0x3f, r0	; 63
    7f3a:	0f 90       	pop	r0
    7f3c:	1f 90       	pop	r1
    7f3e:	18 95       	reti

00007f40 <__vector_53>:
    7f40:	1f 92       	push	r1
    7f42:	0f 92       	push	r0
    7f44:	0f b6       	in	r0, 0x3f	; 63
    7f46:	0f 92       	push	r0
    7f48:	11 24       	eor	r1, r1
    7f4a:	0b b6       	in	r0, 0x3b	; 59
    7f4c:	0f 92       	push	r0
    7f4e:	2f 93       	push	r18
    7f50:	3f 93       	push	r19
    7f52:	4f 93       	push	r20
    7f54:	5f 93       	push	r21
    7f56:	6f 93       	push	r22
    7f58:	7f 93       	push	r23
    7f5a:	8f 93       	push	r24
    7f5c:	9f 93       	push	r25
    7f5e:	af 93       	push	r26
    7f60:	bf 93       	push	r27
    7f62:	ef 93       	push	r30
    7f64:	ff 93       	push	r31
    7f66:	e0 91 0d 23 	lds	r30, 0x230D	; 0x80230d <tc_tce1_ovf_callback>
    7f6a:	f0 91 0e 23 	lds	r31, 0x230E	; 0x80230e <tc_tce1_ovf_callback+0x1>
    7f6e:	30 97       	sbiw	r30, 0x00	; 0
    7f70:	09 f0       	breq	.+2      	; 0x7f74 <__vector_53+0x34>
    7f72:	19 95       	eicall
    7f74:	ff 91       	pop	r31
    7f76:	ef 91       	pop	r30
    7f78:	bf 91       	pop	r27
    7f7a:	af 91       	pop	r26
    7f7c:	9f 91       	pop	r25
    7f7e:	8f 91       	pop	r24
    7f80:	7f 91       	pop	r23
    7f82:	6f 91       	pop	r22
    7f84:	5f 91       	pop	r21
    7f86:	4f 91       	pop	r20
    7f88:	3f 91       	pop	r19
    7f8a:	2f 91       	pop	r18
    7f8c:	0f 90       	pop	r0
    7f8e:	0b be       	out	0x3b, r0	; 59
    7f90:	0f 90       	pop	r0
    7f92:	0f be       	out	0x3f, r0	; 63
    7f94:	0f 90       	pop	r0
    7f96:	1f 90       	pop	r1
    7f98:	18 95       	reti

00007f9a <__vector_54>:
    7f9a:	1f 92       	push	r1
    7f9c:	0f 92       	push	r0
    7f9e:	0f b6       	in	r0, 0x3f	; 63
    7fa0:	0f 92       	push	r0
    7fa2:	11 24       	eor	r1, r1
    7fa4:	0b b6       	in	r0, 0x3b	; 59
    7fa6:	0f 92       	push	r0
    7fa8:	2f 93       	push	r18
    7faa:	3f 93       	push	r19
    7fac:	4f 93       	push	r20
    7fae:	5f 93       	push	r21
    7fb0:	6f 93       	push	r22
    7fb2:	7f 93       	push	r23
    7fb4:	8f 93       	push	r24
    7fb6:	9f 93       	push	r25
    7fb8:	af 93       	push	r26
    7fba:	bf 93       	push	r27
    7fbc:	ef 93       	push	r30
    7fbe:	ff 93       	push	r31
    7fc0:	e0 91 0b 23 	lds	r30, 0x230B	; 0x80230b <tc_tce1_err_callback>
    7fc4:	f0 91 0c 23 	lds	r31, 0x230C	; 0x80230c <tc_tce1_err_callback+0x1>
    7fc8:	30 97       	sbiw	r30, 0x00	; 0
    7fca:	09 f0       	breq	.+2      	; 0x7fce <__vector_54+0x34>
    7fcc:	19 95       	eicall
    7fce:	ff 91       	pop	r31
    7fd0:	ef 91       	pop	r30
    7fd2:	bf 91       	pop	r27
    7fd4:	af 91       	pop	r26
    7fd6:	9f 91       	pop	r25
    7fd8:	8f 91       	pop	r24
    7fda:	7f 91       	pop	r23
    7fdc:	6f 91       	pop	r22
    7fde:	5f 91       	pop	r21
    7fe0:	4f 91       	pop	r20
    7fe2:	3f 91       	pop	r19
    7fe4:	2f 91       	pop	r18
    7fe6:	0f 90       	pop	r0
    7fe8:	0b be       	out	0x3b, r0	; 59
    7fea:	0f 90       	pop	r0
    7fec:	0f be       	out	0x3f, r0	; 63
    7fee:	0f 90       	pop	r0
    7ff0:	1f 90       	pop	r1
    7ff2:	18 95       	reti

00007ff4 <__vector_55>:
    7ff4:	1f 92       	push	r1
    7ff6:	0f 92       	push	r0
    7ff8:	0f b6       	in	r0, 0x3f	; 63
    7ffa:	0f 92       	push	r0
    7ffc:	11 24       	eor	r1, r1
    7ffe:	0b b6       	in	r0, 0x3b	; 59
    8000:	0f 92       	push	r0
    8002:	2f 93       	push	r18
    8004:	3f 93       	push	r19
    8006:	4f 93       	push	r20
    8008:	5f 93       	push	r21
    800a:	6f 93       	push	r22
    800c:	7f 93       	push	r23
    800e:	8f 93       	push	r24
    8010:	9f 93       	push	r25
    8012:	af 93       	push	r26
    8014:	bf 93       	push	r27
    8016:	ef 93       	push	r30
    8018:	ff 93       	push	r31
    801a:	e0 91 09 23 	lds	r30, 0x2309	; 0x802309 <tc_tce1_cca_callback>
    801e:	f0 91 0a 23 	lds	r31, 0x230A	; 0x80230a <tc_tce1_cca_callback+0x1>
    8022:	30 97       	sbiw	r30, 0x00	; 0
    8024:	09 f0       	breq	.+2      	; 0x8028 <__vector_55+0x34>
    8026:	19 95       	eicall
    8028:	ff 91       	pop	r31
    802a:	ef 91       	pop	r30
    802c:	bf 91       	pop	r27
    802e:	af 91       	pop	r26
    8030:	9f 91       	pop	r25
    8032:	8f 91       	pop	r24
    8034:	7f 91       	pop	r23
    8036:	6f 91       	pop	r22
    8038:	5f 91       	pop	r21
    803a:	4f 91       	pop	r20
    803c:	3f 91       	pop	r19
    803e:	2f 91       	pop	r18
    8040:	0f 90       	pop	r0
    8042:	0b be       	out	0x3b, r0	; 59
    8044:	0f 90       	pop	r0
    8046:	0f be       	out	0x3f, r0	; 63
    8048:	0f 90       	pop	r0
    804a:	1f 90       	pop	r1
    804c:	18 95       	reti

0000804e <__vector_56>:
    804e:	1f 92       	push	r1
    8050:	0f 92       	push	r0
    8052:	0f b6       	in	r0, 0x3f	; 63
    8054:	0f 92       	push	r0
    8056:	11 24       	eor	r1, r1
    8058:	0b b6       	in	r0, 0x3b	; 59
    805a:	0f 92       	push	r0
    805c:	2f 93       	push	r18
    805e:	3f 93       	push	r19
    8060:	4f 93       	push	r20
    8062:	5f 93       	push	r21
    8064:	6f 93       	push	r22
    8066:	7f 93       	push	r23
    8068:	8f 93       	push	r24
    806a:	9f 93       	push	r25
    806c:	af 93       	push	r26
    806e:	bf 93       	push	r27
    8070:	ef 93       	push	r30
    8072:	ff 93       	push	r31
    8074:	e0 91 07 23 	lds	r30, 0x2307	; 0x802307 <tc_tce1_ccb_callback>
    8078:	f0 91 08 23 	lds	r31, 0x2308	; 0x802308 <tc_tce1_ccb_callback+0x1>
    807c:	30 97       	sbiw	r30, 0x00	; 0
    807e:	09 f0       	breq	.+2      	; 0x8082 <__vector_56+0x34>
    8080:	19 95       	eicall
    8082:	ff 91       	pop	r31
    8084:	ef 91       	pop	r30
    8086:	bf 91       	pop	r27
    8088:	af 91       	pop	r26
    808a:	9f 91       	pop	r25
    808c:	8f 91       	pop	r24
    808e:	7f 91       	pop	r23
    8090:	6f 91       	pop	r22
    8092:	5f 91       	pop	r21
    8094:	4f 91       	pop	r20
    8096:	3f 91       	pop	r19
    8098:	2f 91       	pop	r18
    809a:	0f 90       	pop	r0
    809c:	0b be       	out	0x3b, r0	; 59
    809e:	0f 90       	pop	r0
    80a0:	0f be       	out	0x3f, r0	; 63
    80a2:	0f 90       	pop	r0
    80a4:	1f 90       	pop	r1
    80a6:	18 95       	reti

000080a8 <__vector_108>:
    80a8:	1f 92       	push	r1
    80aa:	0f 92       	push	r0
    80ac:	0f b6       	in	r0, 0x3f	; 63
    80ae:	0f 92       	push	r0
    80b0:	11 24       	eor	r1, r1
    80b2:	0b b6       	in	r0, 0x3b	; 59
    80b4:	0f 92       	push	r0
    80b6:	2f 93       	push	r18
    80b8:	3f 93       	push	r19
    80ba:	4f 93       	push	r20
    80bc:	5f 93       	push	r21
    80be:	6f 93       	push	r22
    80c0:	7f 93       	push	r23
    80c2:	8f 93       	push	r24
    80c4:	9f 93       	push	r25
    80c6:	af 93       	push	r26
    80c8:	bf 93       	push	r27
    80ca:	ef 93       	push	r30
    80cc:	ff 93       	push	r31
    80ce:	e0 91 05 23 	lds	r30, 0x2305	; 0x802305 <tc_tcf0_ovf_callback>
    80d2:	f0 91 06 23 	lds	r31, 0x2306	; 0x802306 <tc_tcf0_ovf_callback+0x1>
    80d6:	30 97       	sbiw	r30, 0x00	; 0
    80d8:	09 f0       	breq	.+2      	; 0x80dc <__vector_108+0x34>
    80da:	19 95       	eicall
    80dc:	ff 91       	pop	r31
    80de:	ef 91       	pop	r30
    80e0:	bf 91       	pop	r27
    80e2:	af 91       	pop	r26
    80e4:	9f 91       	pop	r25
    80e6:	8f 91       	pop	r24
    80e8:	7f 91       	pop	r23
    80ea:	6f 91       	pop	r22
    80ec:	5f 91       	pop	r21
    80ee:	4f 91       	pop	r20
    80f0:	3f 91       	pop	r19
    80f2:	2f 91       	pop	r18
    80f4:	0f 90       	pop	r0
    80f6:	0b be       	out	0x3b, r0	; 59
    80f8:	0f 90       	pop	r0
    80fa:	0f be       	out	0x3f, r0	; 63
    80fc:	0f 90       	pop	r0
    80fe:	1f 90       	pop	r1
    8100:	18 95       	reti

00008102 <__vector_109>:
    8102:	1f 92       	push	r1
    8104:	0f 92       	push	r0
    8106:	0f b6       	in	r0, 0x3f	; 63
    8108:	0f 92       	push	r0
    810a:	11 24       	eor	r1, r1
    810c:	0b b6       	in	r0, 0x3b	; 59
    810e:	0f 92       	push	r0
    8110:	2f 93       	push	r18
    8112:	3f 93       	push	r19
    8114:	4f 93       	push	r20
    8116:	5f 93       	push	r21
    8118:	6f 93       	push	r22
    811a:	7f 93       	push	r23
    811c:	8f 93       	push	r24
    811e:	9f 93       	push	r25
    8120:	af 93       	push	r26
    8122:	bf 93       	push	r27
    8124:	ef 93       	push	r30
    8126:	ff 93       	push	r31
    8128:	e0 91 03 23 	lds	r30, 0x2303	; 0x802303 <tc_tcf0_err_callback>
    812c:	f0 91 04 23 	lds	r31, 0x2304	; 0x802304 <tc_tcf0_err_callback+0x1>
    8130:	30 97       	sbiw	r30, 0x00	; 0
    8132:	09 f0       	breq	.+2      	; 0x8136 <__vector_109+0x34>
    8134:	19 95       	eicall
    8136:	ff 91       	pop	r31
    8138:	ef 91       	pop	r30
    813a:	bf 91       	pop	r27
    813c:	af 91       	pop	r26
    813e:	9f 91       	pop	r25
    8140:	8f 91       	pop	r24
    8142:	7f 91       	pop	r23
    8144:	6f 91       	pop	r22
    8146:	5f 91       	pop	r21
    8148:	4f 91       	pop	r20
    814a:	3f 91       	pop	r19
    814c:	2f 91       	pop	r18
    814e:	0f 90       	pop	r0
    8150:	0b be       	out	0x3b, r0	; 59
    8152:	0f 90       	pop	r0
    8154:	0f be       	out	0x3f, r0	; 63
    8156:	0f 90       	pop	r0
    8158:	1f 90       	pop	r1
    815a:	18 95       	reti

0000815c <__vector_110>:
    815c:	1f 92       	push	r1
    815e:	0f 92       	push	r0
    8160:	0f b6       	in	r0, 0x3f	; 63
    8162:	0f 92       	push	r0
    8164:	11 24       	eor	r1, r1
    8166:	0b b6       	in	r0, 0x3b	; 59
    8168:	0f 92       	push	r0
    816a:	2f 93       	push	r18
    816c:	3f 93       	push	r19
    816e:	4f 93       	push	r20
    8170:	5f 93       	push	r21
    8172:	6f 93       	push	r22
    8174:	7f 93       	push	r23
    8176:	8f 93       	push	r24
    8178:	9f 93       	push	r25
    817a:	af 93       	push	r26
    817c:	bf 93       	push	r27
    817e:	ef 93       	push	r30
    8180:	ff 93       	push	r31
    8182:	e0 91 01 23 	lds	r30, 0x2301	; 0x802301 <tc_tcf0_cca_callback>
    8186:	f0 91 02 23 	lds	r31, 0x2302	; 0x802302 <tc_tcf0_cca_callback+0x1>
    818a:	30 97       	sbiw	r30, 0x00	; 0
    818c:	09 f0       	breq	.+2      	; 0x8190 <__vector_110+0x34>
    818e:	19 95       	eicall
    8190:	ff 91       	pop	r31
    8192:	ef 91       	pop	r30
    8194:	bf 91       	pop	r27
    8196:	af 91       	pop	r26
    8198:	9f 91       	pop	r25
    819a:	8f 91       	pop	r24
    819c:	7f 91       	pop	r23
    819e:	6f 91       	pop	r22
    81a0:	5f 91       	pop	r21
    81a2:	4f 91       	pop	r20
    81a4:	3f 91       	pop	r19
    81a6:	2f 91       	pop	r18
    81a8:	0f 90       	pop	r0
    81aa:	0b be       	out	0x3b, r0	; 59
    81ac:	0f 90       	pop	r0
    81ae:	0f be       	out	0x3f, r0	; 63
    81b0:	0f 90       	pop	r0
    81b2:	1f 90       	pop	r1
    81b4:	18 95       	reti

000081b6 <__vector_111>:
    81b6:	1f 92       	push	r1
    81b8:	0f 92       	push	r0
    81ba:	0f b6       	in	r0, 0x3f	; 63
    81bc:	0f 92       	push	r0
    81be:	11 24       	eor	r1, r1
    81c0:	0b b6       	in	r0, 0x3b	; 59
    81c2:	0f 92       	push	r0
    81c4:	2f 93       	push	r18
    81c6:	3f 93       	push	r19
    81c8:	4f 93       	push	r20
    81ca:	5f 93       	push	r21
    81cc:	6f 93       	push	r22
    81ce:	7f 93       	push	r23
    81d0:	8f 93       	push	r24
    81d2:	9f 93       	push	r25
    81d4:	af 93       	push	r26
    81d6:	bf 93       	push	r27
    81d8:	ef 93       	push	r30
    81da:	ff 93       	push	r31
    81dc:	e0 91 ff 22 	lds	r30, 0x22FF	; 0x8022ff <tc_tcf0_ccb_callback>
    81e0:	f0 91 00 23 	lds	r31, 0x2300	; 0x802300 <tc_tcf0_ccb_callback+0x1>
    81e4:	30 97       	sbiw	r30, 0x00	; 0
    81e6:	09 f0       	breq	.+2      	; 0x81ea <__vector_111+0x34>
    81e8:	19 95       	eicall
    81ea:	ff 91       	pop	r31
    81ec:	ef 91       	pop	r30
    81ee:	bf 91       	pop	r27
    81f0:	af 91       	pop	r26
    81f2:	9f 91       	pop	r25
    81f4:	8f 91       	pop	r24
    81f6:	7f 91       	pop	r23
    81f8:	6f 91       	pop	r22
    81fa:	5f 91       	pop	r21
    81fc:	4f 91       	pop	r20
    81fe:	3f 91       	pop	r19
    8200:	2f 91       	pop	r18
    8202:	0f 90       	pop	r0
    8204:	0b be       	out	0x3b, r0	; 59
    8206:	0f 90       	pop	r0
    8208:	0f be       	out	0x3f, r0	; 63
    820a:	0f 90       	pop	r0
    820c:	1f 90       	pop	r1
    820e:	18 95       	reti

00008210 <__vector_112>:
    8210:	1f 92       	push	r1
    8212:	0f 92       	push	r0
    8214:	0f b6       	in	r0, 0x3f	; 63
    8216:	0f 92       	push	r0
    8218:	11 24       	eor	r1, r1
    821a:	0b b6       	in	r0, 0x3b	; 59
    821c:	0f 92       	push	r0
    821e:	2f 93       	push	r18
    8220:	3f 93       	push	r19
    8222:	4f 93       	push	r20
    8224:	5f 93       	push	r21
    8226:	6f 93       	push	r22
    8228:	7f 93       	push	r23
    822a:	8f 93       	push	r24
    822c:	9f 93       	push	r25
    822e:	af 93       	push	r26
    8230:	bf 93       	push	r27
    8232:	ef 93       	push	r30
    8234:	ff 93       	push	r31
    8236:	e0 91 fd 22 	lds	r30, 0x22FD	; 0x8022fd <tc_tcf0_ccc_callback>
    823a:	f0 91 fe 22 	lds	r31, 0x22FE	; 0x8022fe <tc_tcf0_ccc_callback+0x1>
    823e:	30 97       	sbiw	r30, 0x00	; 0
    8240:	09 f0       	breq	.+2      	; 0x8244 <__vector_112+0x34>
    8242:	19 95       	eicall
    8244:	ff 91       	pop	r31
    8246:	ef 91       	pop	r30
    8248:	bf 91       	pop	r27
    824a:	af 91       	pop	r26
    824c:	9f 91       	pop	r25
    824e:	8f 91       	pop	r24
    8250:	7f 91       	pop	r23
    8252:	6f 91       	pop	r22
    8254:	5f 91       	pop	r21
    8256:	4f 91       	pop	r20
    8258:	3f 91       	pop	r19
    825a:	2f 91       	pop	r18
    825c:	0f 90       	pop	r0
    825e:	0b be       	out	0x3b, r0	; 59
    8260:	0f 90       	pop	r0
    8262:	0f be       	out	0x3f, r0	; 63
    8264:	0f 90       	pop	r0
    8266:	1f 90       	pop	r1
    8268:	18 95       	reti

0000826a <__vector_113>:
    826a:	1f 92       	push	r1
    826c:	0f 92       	push	r0
    826e:	0f b6       	in	r0, 0x3f	; 63
    8270:	0f 92       	push	r0
    8272:	11 24       	eor	r1, r1
    8274:	0b b6       	in	r0, 0x3b	; 59
    8276:	0f 92       	push	r0
    8278:	2f 93       	push	r18
    827a:	3f 93       	push	r19
    827c:	4f 93       	push	r20
    827e:	5f 93       	push	r21
    8280:	6f 93       	push	r22
    8282:	7f 93       	push	r23
    8284:	8f 93       	push	r24
    8286:	9f 93       	push	r25
    8288:	af 93       	push	r26
    828a:	bf 93       	push	r27
    828c:	ef 93       	push	r30
    828e:	ff 93       	push	r31
    8290:	e0 91 fb 22 	lds	r30, 0x22FB	; 0x8022fb <tc_tcf0_ccd_callback>
    8294:	f0 91 fc 22 	lds	r31, 0x22FC	; 0x8022fc <tc_tcf0_ccd_callback+0x1>
    8298:	30 97       	sbiw	r30, 0x00	; 0
    829a:	09 f0       	breq	.+2      	; 0x829e <__vector_113+0x34>
    829c:	19 95       	eicall
    829e:	ff 91       	pop	r31
    82a0:	ef 91       	pop	r30
    82a2:	bf 91       	pop	r27
    82a4:	af 91       	pop	r26
    82a6:	9f 91       	pop	r25
    82a8:	8f 91       	pop	r24
    82aa:	7f 91       	pop	r23
    82ac:	6f 91       	pop	r22
    82ae:	5f 91       	pop	r21
    82b0:	4f 91       	pop	r20
    82b2:	3f 91       	pop	r19
    82b4:	2f 91       	pop	r18
    82b6:	0f 90       	pop	r0
    82b8:	0b be       	out	0x3b, r0	; 59
    82ba:	0f 90       	pop	r0
    82bc:	0f be       	out	0x3f, r0	; 63
    82be:	0f 90       	pop	r0
    82c0:	1f 90       	pop	r1
    82c2:	18 95       	reti

000082c4 <tc_enable>:
    82c4:	1f 93       	push	r17
    82c6:	cf 93       	push	r28
    82c8:	df 93       	push	r29
    82ca:	1f 92       	push	r1
    82cc:	1f 92       	push	r1
    82ce:	cd b7       	in	r28, 0x3d	; 61
    82d0:	de b7       	in	r29, 0x3e	; 62
    82d2:	2f b7       	in	r18, 0x3f	; 63
    82d4:	2a 83       	std	Y+2, r18	; 0x02
    82d6:	f8 94       	cli
    82d8:	1a 81       	ldd	r17, Y+2	; 0x02
    82da:	28 2f       	mov	r18, r24
    82dc:	39 2f       	mov	r19, r25
    82de:	21 15       	cp	r18, r1
    82e0:	88 e0       	ldi	r24, 0x08	; 8
    82e2:	38 07       	cpc	r19, r24
    82e4:	49 f4       	brne	.+18     	; 0x82f8 <tc_enable+0x34>
    82e6:	61 e0       	ldi	r22, 0x01	; 1
    82e8:	83 e0       	ldi	r24, 0x03	; 3
    82ea:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
    82ee:	64 e0       	ldi	r22, 0x04	; 4
    82f0:	83 e0       	ldi	r24, 0x03	; 3
    82f2:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
    82f6:	4f c0       	rjmp	.+158    	; 0x8396 <tc_enable+0xd2>
    82f8:	20 34       	cpi	r18, 0x40	; 64
    82fa:	88 e0       	ldi	r24, 0x08	; 8
    82fc:	38 07       	cpc	r19, r24
    82fe:	49 f4       	brne	.+18     	; 0x8312 <tc_enable+0x4e>
    8300:	62 e0       	ldi	r22, 0x02	; 2
    8302:	83 e0       	ldi	r24, 0x03	; 3
    8304:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
    8308:	64 e0       	ldi	r22, 0x04	; 4
    830a:	83 e0       	ldi	r24, 0x03	; 3
    830c:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
    8310:	42 c0       	rjmp	.+132    	; 0x8396 <tc_enable+0xd2>
    8312:	21 15       	cp	r18, r1
    8314:	89 e0       	ldi	r24, 0x09	; 9
    8316:	38 07       	cpc	r19, r24
    8318:	49 f4       	brne	.+18     	; 0x832c <tc_enable+0x68>
    831a:	61 e0       	ldi	r22, 0x01	; 1
    831c:	84 e0       	ldi	r24, 0x04	; 4
    831e:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
    8322:	64 e0       	ldi	r22, 0x04	; 4
    8324:	84 e0       	ldi	r24, 0x04	; 4
    8326:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
    832a:	35 c0       	rjmp	.+106    	; 0x8396 <tc_enable+0xd2>
    832c:	20 34       	cpi	r18, 0x40	; 64
    832e:	89 e0       	ldi	r24, 0x09	; 9
    8330:	38 07       	cpc	r19, r24
    8332:	49 f4       	brne	.+18     	; 0x8346 <tc_enable+0x82>
    8334:	62 e0       	ldi	r22, 0x02	; 2
    8336:	84 e0       	ldi	r24, 0x04	; 4
    8338:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
    833c:	64 e0       	ldi	r22, 0x04	; 4
    833e:	84 e0       	ldi	r24, 0x04	; 4
    8340:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
    8344:	28 c0       	rjmp	.+80     	; 0x8396 <tc_enable+0xd2>
    8346:	21 15       	cp	r18, r1
    8348:	8a e0       	ldi	r24, 0x0A	; 10
    834a:	38 07       	cpc	r19, r24
    834c:	49 f4       	brne	.+18     	; 0x8360 <tc_enable+0x9c>
    834e:	61 e0       	ldi	r22, 0x01	; 1
    8350:	85 e0       	ldi	r24, 0x05	; 5
    8352:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
    8356:	64 e0       	ldi	r22, 0x04	; 4
    8358:	85 e0       	ldi	r24, 0x05	; 5
    835a:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
    835e:	1b c0       	rjmp	.+54     	; 0x8396 <tc_enable+0xd2>
    8360:	20 34       	cpi	r18, 0x40	; 64
    8362:	8a e0       	ldi	r24, 0x0A	; 10
    8364:	38 07       	cpc	r19, r24
    8366:	49 f4       	brne	.+18     	; 0x837a <tc_enable+0xb6>
    8368:	62 e0       	ldi	r22, 0x02	; 2
    836a:	85 e0       	ldi	r24, 0x05	; 5
    836c:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
    8370:	64 e0       	ldi	r22, 0x04	; 4
    8372:	85 e0       	ldi	r24, 0x05	; 5
    8374:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
    8378:	0e c0       	rjmp	.+28     	; 0x8396 <tc_enable+0xd2>
    837a:	21 15       	cp	r18, r1
    837c:	3b 40       	sbci	r19, 0x0B	; 11
    837e:	49 f4       	brne	.+18     	; 0x8392 <tc_enable+0xce>
    8380:	61 e0       	ldi	r22, 0x01	; 1
    8382:	86 e0       	ldi	r24, 0x06	; 6
    8384:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
    8388:	64 e0       	ldi	r22, 0x04	; 4
    838a:	86 e0       	ldi	r24, 0x06	; 6
    838c:	0e 94 78 5e 	call	0xbcf0	; 0xbcf0 <sysclk_enable_module>
    8390:	02 c0       	rjmp	.+4      	; 0x8396 <tc_enable+0xd2>
    8392:	1f bf       	out	0x3f, r17	; 63
    8394:	10 c0       	rjmp	.+32     	; 0x83b6 <tc_enable+0xf2>
    8396:	80 91 8a 28 	lds	r24, 0x288A	; 0x80288a <sleepmgr_locks+0x1>
    839a:	8f 3f       	cpi	r24, 0xFF	; 255
    839c:	09 f4       	brne	.+2      	; 0x83a0 <tc_enable+0xdc>
    839e:	ff cf       	rjmp	.-2      	; 0x839e <tc_enable+0xda>
    83a0:	8f b7       	in	r24, 0x3f	; 63
    83a2:	89 83       	std	Y+1, r24	; 0x01
    83a4:	f8 94       	cli
    83a6:	99 81       	ldd	r25, Y+1	; 0x01
    83a8:	e9 e8       	ldi	r30, 0x89	; 137
    83aa:	f8 e2       	ldi	r31, 0x28	; 40
    83ac:	81 81       	ldd	r24, Z+1	; 0x01
    83ae:	8f 5f       	subi	r24, 0xFF	; 255
    83b0:	81 83       	std	Z+1, r24	; 0x01
    83b2:	9f bf       	out	0x3f, r25	; 63
    83b4:	1f bf       	out	0x3f, r17	; 63
    83b6:	0f 90       	pop	r0
    83b8:	0f 90       	pop	r0
    83ba:	df 91       	pop	r29
    83bc:	cf 91       	pop	r28
    83be:	1f 91       	pop	r17
    83c0:	08 95       	ret

000083c2 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    83c2:	81 15       	cp	r24, r1
    83c4:	28 e0       	ldi	r18, 0x08	; 8
    83c6:	92 07       	cpc	r25, r18
    83c8:	29 f4       	brne	.+10     	; 0x83d4 <tc_set_overflow_interrupt_callback+0x12>
		tc_tcc0_ovf_callback = callback;
    83ca:	60 93 41 23 	sts	0x2341, r22	; 0x802341 <tc_tcc0_ovf_callback>
    83ce:	70 93 42 23 	sts	0x2342, r23	; 0x802342 <tc_tcc0_ovf_callback+0x1>
    83d2:	08 95       	ret
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    83d4:	80 34       	cpi	r24, 0x40	; 64
    83d6:	28 e0       	ldi	r18, 0x08	; 8
    83d8:	92 07       	cpc	r25, r18
    83da:	29 f4       	brne	.+10     	; 0x83e6 <tc_set_overflow_interrupt_callback+0x24>
		tc_tcc1_ovf_callback = callback;
    83dc:	60 93 35 23 	sts	0x2335, r22	; 0x802335 <tc_tcc1_ovf_callback>
    83e0:	70 93 36 23 	sts	0x2336, r23	; 0x802336 <tc_tcc1_ovf_callback+0x1>
    83e4:	08 95       	ret
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    83e6:	81 15       	cp	r24, r1
    83e8:	29 e0       	ldi	r18, 0x09	; 9
    83ea:	92 07       	cpc	r25, r18
    83ec:	29 f4       	brne	.+10     	; 0x83f8 <tc_set_overflow_interrupt_callback+0x36>
		tc_tcd0_ovf_callback = callback;
    83ee:	60 93 2d 23 	sts	0x232D, r22	; 0x80232d <tc_tcd0_ovf_callback>
    83f2:	70 93 2e 23 	sts	0x232E, r23	; 0x80232e <tc_tcd0_ovf_callback+0x1>
    83f6:	08 95       	ret
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    83f8:	80 34       	cpi	r24, 0x40	; 64
    83fa:	29 e0       	ldi	r18, 0x09	; 9
    83fc:	92 07       	cpc	r25, r18
    83fe:	29 f4       	brne	.+10     	; 0x840a <tc_set_overflow_interrupt_callback+0x48>
		tc_tcd1_ovf_callback = callback;
    8400:	60 93 21 23 	sts	0x2321, r22	; 0x802321 <tc_tcd1_ovf_callback>
    8404:	70 93 22 23 	sts	0x2322, r23	; 0x802322 <tc_tcd1_ovf_callback+0x1>
    8408:	08 95       	ret
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    840a:	81 15       	cp	r24, r1
    840c:	2a e0       	ldi	r18, 0x0A	; 10
    840e:	92 07       	cpc	r25, r18
    8410:	29 f4       	brne	.+10     	; 0x841c <tc_set_overflow_interrupt_callback+0x5a>
		tc_tce0_ovf_callback = callback;
    8412:	60 93 19 23 	sts	0x2319, r22	; 0x802319 <tc_tce0_ovf_callback>
    8416:	70 93 1a 23 	sts	0x231A, r23	; 0x80231a <tc_tce0_ovf_callback+0x1>
    841a:	08 95       	ret
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
    841c:	80 34       	cpi	r24, 0x40	; 64
    841e:	2a e0       	ldi	r18, 0x0A	; 10
    8420:	92 07       	cpc	r25, r18
    8422:	29 f4       	brne	.+10     	; 0x842e <tc_set_overflow_interrupt_callback+0x6c>
		tc_tce1_ovf_callback = callback;
    8424:	60 93 0d 23 	sts	0x230D, r22	; 0x80230d <tc_tce1_ovf_callback>
    8428:	70 93 0e 23 	sts	0x230E, r23	; 0x80230e <tc_tce1_ovf_callback+0x1>
    842c:	08 95       	ret
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
    842e:	81 15       	cp	r24, r1
    8430:	9b 40       	sbci	r25, 0x0B	; 11
    8432:	21 f4       	brne	.+8      	; 0x843c <tc_set_overflow_interrupt_callback+0x7a>
		tc_tcf0_ovf_callback = callback;
    8434:	60 93 05 23 	sts	0x2305, r22	; 0x802305 <tc_tcf0_ovf_callback>
    8438:	70 93 06 23 	sts	0x2306, r23	; 0x802306 <tc_tcf0_ovf_callback+0x1>
    843c:	08 95       	ret

0000843e <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
    843e:	cf 93       	push	r28
    8440:	df 93       	push	r29
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
    8442:	e0 91 43 23 	lds	r30, 0x2343	; 0x802343 <transfer>
    8446:	f0 91 44 23 	lds	r31, 0x2344	; 0x802344 <transfer+0x1>
    844a:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
    844c:	83 ff       	sbrs	r24, 3
    844e:	08 c0       	rjmp	.+16     	; 0x8460 <twim_interrupt_handler+0x22>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
    8450:	88 60       	ori	r24, 0x08	; 8
    8452:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
    8454:	83 e0       	ldi	r24, 0x03	; 3
    8456:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
    8458:	86 ef       	ldi	r24, 0xF6	; 246
    845a:	80 93 4d 23 	sts	0x234D, r24	; 0x80234d <transfer+0xa>
    845e:	83 c0       	rjmp	.+262    	; 0x8566 <twim_interrupt_handler+0x128>

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
    8460:	98 2f       	mov	r25, r24
    8462:	94 71       	andi	r25, 0x14	; 20
    8464:	31 f0       	breq	.+12     	; 0x8472 <twim_interrupt_handler+0x34>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    8466:	83 e0       	ldi	r24, 0x03	; 3
    8468:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
    846a:	8f ef       	ldi	r24, 0xFF	; 255
    846c:	80 93 4d 23 	sts	0x234D, r24	; 0x80234d <transfer+0xa>
    8470:	7a c0       	rjmp	.+244    	; 0x8566 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {
    8472:	86 ff       	sbrs	r24, 6
    8474:	43 c0       	rjmp	.+134    	; 0x84fc <twim_interrupt_handler+0xbe>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    8476:	c3 e4       	ldi	r28, 0x43	; 67
    8478:	d3 e2       	ldi	r29, 0x23	; 35
    847a:	aa 81       	ldd	r26, Y+2	; 0x02
    847c:	bb 81       	ldd	r27, Y+3	; 0x03

	if (transfer.addr_count < pkg->addr_length) {
    847e:	8c 81       	ldd	r24, Y+4	; 0x04
    8480:	9d 81       	ldd	r25, Y+5	; 0x05
    8482:	14 96       	adiw	r26, 0x04	; 4
    8484:	2d 91       	ld	r18, X+
    8486:	3c 91       	ld	r19, X
    8488:	15 97       	sbiw	r26, 0x05	; 5
    848a:	82 17       	cp	r24, r18
    848c:	93 07       	cpc	r25, r19
    848e:	6c f4       	brge	.+26     	; 0x84aa <twim_interrupt_handler+0x6c>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
    8490:	9c 01       	movw	r18, r24
    8492:	2f 5f       	subi	r18, 0xFF	; 255
    8494:	3f 4f       	sbci	r19, 0xFF	; 255
    8496:	20 93 47 23 	sts	0x2347, r18	; 0x802347 <transfer+0x4>
    849a:	30 93 48 23 	sts	0x2348, r19	; 0x802348 <transfer+0x5>
    849e:	a8 0f       	add	r26, r24
    84a0:	b9 1f       	adc	r27, r25
    84a2:	11 96       	adiw	r26, 0x01	; 1
    84a4:	8c 91       	ld	r24, X
    84a6:	87 83       	std	Z+7, r24	; 0x07
    84a8:	5e c0       	rjmp	.+188    	; 0x8566 <twim_interrupt_handler+0x128>

	} else if (transfer.data_count < pkg->length) {
    84aa:	80 91 49 23 	lds	r24, 0x2349	; 0x802349 <transfer+0x6>
    84ae:	90 91 4a 23 	lds	r25, 0x234A	; 0x80234a <transfer+0x7>
    84b2:	18 96       	adiw	r26, 0x08	; 8
    84b4:	2d 91       	ld	r18, X+
    84b6:	3c 91       	ld	r19, X
    84b8:	19 97       	sbiw	r26, 0x09	; 9
    84ba:	82 17       	cp	r24, r18
    84bc:	93 07       	cpc	r25, r19
    84be:	c8 f4       	brcc	.+50     	; 0x84f2 <twim_interrupt_handler+0xb4>

		if (transfer.read) {
    84c0:	20 91 4b 23 	lds	r18, 0x234B	; 0x80234b <transfer+0x8>
    84c4:	22 23       	and	r18, r18
    84c6:	21 f0       	breq	.+8      	; 0x84d0 <twim_interrupt_handler+0x92>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
    84c8:	86 81       	ldd	r24, Z+6	; 0x06
    84ca:	81 60       	ori	r24, 0x01	; 1
    84cc:	86 83       	std	Z+6, r24	; 0x06
    84ce:	4b c0       	rjmp	.+150    	; 0x8566 <twim_interrupt_handler+0x128>

		} else {
			const uint8_t * const data = pkg->buffer;
    84d0:	16 96       	adiw	r26, 0x06	; 6
    84d2:	2d 91       	ld	r18, X+
    84d4:	3c 91       	ld	r19, X
    84d6:	17 97       	sbiw	r26, 0x07	; 7
			bus->MASTER.DATA = data[transfer.data_count++];
    84d8:	ac 01       	movw	r20, r24
    84da:	4f 5f       	subi	r20, 0xFF	; 255
    84dc:	5f 4f       	sbci	r21, 0xFF	; 255
    84de:	40 93 49 23 	sts	0x2349, r20	; 0x802349 <transfer+0x6>
    84e2:	50 93 4a 23 	sts	0x234A, r21	; 0x80234a <transfer+0x7>
    84e6:	d9 01       	movw	r26, r18
    84e8:	a8 0f       	add	r26, r24
    84ea:	b9 1f       	adc	r27, r25
    84ec:	8c 91       	ld	r24, X
    84ee:	87 83       	std	Z+7, r24	; 0x07
    84f0:	3a c0       	rjmp	.+116    	; 0x8566 <twim_interrupt_handler+0x128>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    84f2:	83 e0       	ldi	r24, 0x03	; 3
    84f4:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
    84f6:	10 92 4d 23 	sts	0x234D, r1	; 0x80234d <transfer+0xa>
    84fa:	35 c0       	rjmp	.+106    	; 0x8566 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
    84fc:	88 23       	and	r24, r24
    84fe:	84 f5       	brge	.+96     	; 0x8560 <twim_interrupt_handler+0x122>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    8500:	a3 e4       	ldi	r26, 0x43	; 67
    8502:	b3 e2       	ldi	r27, 0x23	; 35
    8504:	12 96       	adiw	r26, 0x02	; 2
    8506:	cd 91       	ld	r28, X+
    8508:	dc 91       	ld	r29, X
    850a:	13 97       	sbiw	r26, 0x03	; 3

	if (transfer.data_count < pkg->length) {
    850c:	16 96       	adiw	r26, 0x06	; 6
    850e:	8d 91       	ld	r24, X+
    8510:	9c 91       	ld	r25, X
    8512:	17 97       	sbiw	r26, 0x07	; 7
    8514:	28 85       	ldd	r18, Y+8	; 0x08
    8516:	39 85       	ldd	r19, Y+9	; 0x09
    8518:	82 17       	cp	r24, r18
    851a:	93 07       	cpc	r25, r19
    851c:	d8 f4       	brcc	.+54     	; 0x8554 <twim_interrupt_handler+0x116>

		uint8_t * const data = pkg->buffer;
    851e:	6e 81       	ldd	r22, Y+6	; 0x06
    8520:	7f 81       	ldd	r23, Y+7	; 0x07
		data[transfer.data_count++] = bus->MASTER.DATA;
    8522:	9c 01       	movw	r18, r24
    8524:	2f 5f       	subi	r18, 0xFF	; 255
    8526:	3f 4f       	sbci	r19, 0xFF	; 255
    8528:	20 93 49 23 	sts	0x2349, r18	; 0x802349 <transfer+0x6>
    852c:	30 93 4a 23 	sts	0x234A, r19	; 0x80234a <transfer+0x7>
    8530:	47 81       	ldd	r20, Z+7	; 0x07
    8532:	db 01       	movw	r26, r22
    8534:	a8 0f       	add	r26, r24
    8536:	b9 1f       	adc	r27, r25
    8538:	4c 93       	st	X, r20

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
    853a:	88 85       	ldd	r24, Y+8	; 0x08
    853c:	99 85       	ldd	r25, Y+9	; 0x09
    853e:	28 17       	cp	r18, r24
    8540:	39 07       	cpc	r19, r25
    8542:	18 f4       	brcc	.+6      	; 0x854a <twim_interrupt_handler+0x10c>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    8544:	82 e0       	ldi	r24, 0x02	; 2
    8546:	83 83       	std	Z+3, r24	; 0x03
    8548:	0e c0       	rjmp	.+28     	; 0x8566 <twim_interrupt_handler+0x128>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
    854a:	87 e0       	ldi	r24, 0x07	; 7
    854c:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
    854e:	10 92 4d 23 	sts	0x234D, r1	; 0x80234d <transfer+0xa>
    8552:	09 c0       	rjmp	.+18     	; 0x8566 <twim_interrupt_handler+0x128>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    8554:	83 e0       	ldi	r24, 0x03	; 3
    8556:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
    8558:	89 ef       	ldi	r24, 0xF9	; 249
    855a:	80 93 4d 23 	sts	0x234D, r24	; 0x80234d <transfer+0xa>
    855e:	03 c0       	rjmp	.+6      	; 0x8566 <twim_interrupt_handler+0x128>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
    8560:	8b ef       	ldi	r24, 0xFB	; 251
    8562:	80 93 4d 23 	sts	0x234D, r24	; 0x80234d <transfer+0xa>
	}
}
    8566:	df 91       	pop	r29
    8568:	cf 91       	pop	r28
    856a:	08 95       	ret

0000856c <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
    856c:	1f 92       	push	r1
    856e:	0f 92       	push	r0
    8570:	0f b6       	in	r0, 0x3f	; 63
    8572:	0f 92       	push	r0
    8574:	11 24       	eor	r1, r1
    8576:	0b b6       	in	r0, 0x3b	; 59
    8578:	0f 92       	push	r0
    857a:	2f 93       	push	r18
    857c:	3f 93       	push	r19
    857e:	4f 93       	push	r20
    8580:	5f 93       	push	r21
    8582:	6f 93       	push	r22
    8584:	7f 93       	push	r23
    8586:	8f 93       	push	r24
    8588:	9f 93       	push	r25
    858a:	af 93       	push	r26
    858c:	bf 93       	push	r27
    858e:	ef 93       	push	r30
    8590:	ff 93       	push	r31
    8592:	55 df       	rcall	.-342    	; 0x843e <twim_interrupt_handler>
    8594:	ff 91       	pop	r31
    8596:	ef 91       	pop	r30
    8598:	bf 91       	pop	r27
    859a:	af 91       	pop	r26
    859c:	9f 91       	pop	r25
    859e:	8f 91       	pop	r24
    85a0:	7f 91       	pop	r23
    85a2:	6f 91       	pop	r22
    85a4:	5f 91       	pop	r21
    85a6:	4f 91       	pop	r20
    85a8:	3f 91       	pop	r19
    85aa:	2f 91       	pop	r18
    85ac:	0f 90       	pop	r0
    85ae:	0b be       	out	0x3b, r0	; 59
    85b0:	0f 90       	pop	r0
    85b2:	0f be       	out	0x3f, r0	; 63
    85b4:	0f 90       	pop	r0
    85b6:	1f 90       	pop	r1
    85b8:	18 95       	reti

000085ba <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
    85ba:	1f 92       	push	r1
    85bc:	0f 92       	push	r0
    85be:	0f b6       	in	r0, 0x3f	; 63
    85c0:	0f 92       	push	r0
    85c2:	11 24       	eor	r1, r1
    85c4:	0b b6       	in	r0, 0x3b	; 59
    85c6:	0f 92       	push	r0
    85c8:	2f 93       	push	r18
    85ca:	3f 93       	push	r19
    85cc:	4f 93       	push	r20
    85ce:	5f 93       	push	r21
    85d0:	6f 93       	push	r22
    85d2:	7f 93       	push	r23
    85d4:	8f 93       	push	r24
    85d6:	9f 93       	push	r25
    85d8:	af 93       	push	r26
    85da:	bf 93       	push	r27
    85dc:	ef 93       	push	r30
    85de:	ff 93       	push	r31
    85e0:	2e df       	rcall	.-420    	; 0x843e <twim_interrupt_handler>
    85e2:	ff 91       	pop	r31
    85e4:	ef 91       	pop	r30
    85e6:	bf 91       	pop	r27
    85e8:	af 91       	pop	r26
    85ea:	9f 91       	pop	r25
    85ec:	8f 91       	pop	r24
    85ee:	7f 91       	pop	r23
    85f0:	6f 91       	pop	r22
    85f2:	5f 91       	pop	r21
    85f4:	4f 91       	pop	r20
    85f6:	3f 91       	pop	r19
    85f8:	2f 91       	pop	r18
    85fa:	0f 90       	pop	r0
    85fc:	0b be       	out	0x3b, r0	; 59
    85fe:	0f 90       	pop	r0
    8600:	0f be       	out	0x3f, r0	; 63
    8602:	0f 90       	pop	r0
    8604:	1f 90       	pop	r1
    8606:	18 95       	reti

00008608 <twi_master_init>:
 *                  (see \ref twi_options_t)
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arguments in \c opt.
 */
status_code_t twi_master_init(TWI_t *twi, const twi_options_t *opt)
{
    8608:	fc 01       	movw	r30, r24
	uint8_t const ctrla = CONF_TWIM_INTLVL | TWI_MASTER_RIEN_bm |
		TWI_MASTER_WIEN_bm | TWI_MASTER_ENABLE_bm;

	twi->MASTER.BAUD   = opt->speed_reg;
    860a:	db 01       	movw	r26, r22
    860c:	14 96       	adiw	r26, 0x04	; 4
    860e:	8c 91       	ld	r24, X
    8610:	85 83       	std	Z+5, r24	; 0x05
	twi->MASTER.CTRLA  = ctrla;
    8612:	88 eb       	ldi	r24, 0xB8	; 184
    8614:	81 83       	std	Z+1, r24	; 0x01
	twi->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
    8616:	81 e0       	ldi	r24, 0x01	; 1
    8618:	84 83       	std	Z+4, r24	; 0x04

	transfer.locked    = false;
    861a:	e3 e4       	ldi	r30, 0x43	; 67
    861c:	f3 e2       	ldi	r31, 0x23	; 35
    861e:	11 86       	std	Z+9, r1	; 0x09
	transfer.status    = STATUS_OK;
    8620:	12 86       	std	Z+10, r1	; 0x0a

	/* Enable configured PMIC interrupt level. */

	PMIC.CTRL |= CONF_PMIC_INTLVL;
    8622:	e0 ea       	ldi	r30, 0xA0	; 160
    8624:	f0 e0       	ldi	r31, 0x00	; 0
    8626:	82 81       	ldd	r24, Z+2	; 0x02
    8628:	82 60       	ori	r24, 0x02	; 2
    862a:	82 83       	std	Z+2, r24	; 0x02

	cpu_irq_enable();
    862c:	78 94       	sei

	return STATUS_OK;
}
    862e:	80 e0       	ldi	r24, 0x00	; 0
    8630:	08 95       	ret

00008632 <twi_master_transfer>:
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 *      - ERR_INVALID_ARG to indicate invalid arguments.
 */
status_code_t twi_master_transfer(TWI_t *twi,
		const twi_package_t *package, bool read)
{
    8632:	cf 93       	push	r28
    8634:	df 93       	push	r29
    8636:	1f 92       	push	r1
    8638:	cd b7       	in	r28, 0x3d	; 61
    863a:	de b7       	in	r29, 0x3e	; 62
    863c:	9c 01       	movw	r18, r24
    863e:	fb 01       	movw	r30, r22
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
    8640:	89 2b       	or	r24, r25
    8642:	09 f4       	brne	.+2      	; 0x8646 <twi_master_transfer+0x14>
    8644:	51 c0       	rjmp	.+162    	; 0x86e8 <twi_master_transfer+0xb6>
    8646:	30 97       	sbiw	r30, 0x00	; 0
    8648:	09 f4       	brne	.+2      	; 0x864c <twi_master_transfer+0x1a>
    864a:	50 c0       	rjmp	.+160    	; 0x86ec <twi_master_transfer+0xba>
		return ERR_INVALID_ARG;
	}

	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);
    864c:	92 85       	ldd	r25, Z+10	; 0x0a
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {
    864e:	80 91 4c 23 	lds	r24, 0x234C	; 0x80234c <transfer+0x9>
    8652:	88 23       	and	r24, r24
    8654:	19 f0       	breq	.+6      	; 0x865c <twi_master_transfer+0x2a>

		if (no_wait) { return ERR_BUSY; }
    8656:	99 23       	and	r25, r25
    8658:	f1 f3       	breq	.-4      	; 0x8656 <twi_master_transfer+0x24>
    865a:	4a c0       	rjmp	.+148    	; 0x86f0 <twi_master_transfer+0xbe>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    865c:	8f b7       	in	r24, 0x3f	; 63
    865e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    8660:	f8 94       	cli
	return flags;
    8662:	89 81       	ldd	r24, Y+1	; 0x01
	}

	irqflags_t const flags = cpu_irq_save ();

	transfer.locked = true;
    8664:	a3 e4       	ldi	r26, 0x43	; 67
    8666:	b3 e2       	ldi	r27, 0x23	; 35
    8668:	91 e0       	ldi	r25, 0x01	; 1
    866a:	19 96       	adiw	r26, 0x09	; 9
    866c:	9c 93       	st	X, r25
    866e:	19 97       	sbiw	r26, 0x09	; 9
	transfer.status = OPERATION_IN_PROGRESS;
    8670:	90 e8       	ldi	r25, 0x80	; 128
    8672:	1a 96       	adiw	r26, 0x0a	; 10
    8674:	9c 93       	st	X, r25
    8676:	1a 97       	sbiw	r26, 0x0a	; 10
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    8678:	8f bf       	out	0x3f, r24	; 63
	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);

	if (STATUS_OK == status) {
		transfer.bus         = (TWI_t *) twi;
    867a:	2d 93       	st	X+, r18
    867c:	3c 93       	st	X, r19
    867e:	11 97       	sbiw	r26, 0x01	; 1
		transfer.pkg         = (twi_package_t *) package;
    8680:	12 96       	adiw	r26, 0x02	; 2
    8682:	6d 93       	st	X+, r22
    8684:	7c 93       	st	X, r23
    8686:	13 97       	sbiw	r26, 0x03	; 3
		transfer.addr_count  = 0;
    8688:	14 96       	adiw	r26, 0x04	; 4
    868a:	1d 92       	st	X+, r1
    868c:	1c 92       	st	X, r1
    868e:	15 97       	sbiw	r26, 0x05	; 5
		transfer.data_count  = 0;
    8690:	16 96       	adiw	r26, 0x06	; 6
    8692:	1d 92       	st	X+, r1
    8694:	1c 92       	st	X, r1
    8696:	17 97       	sbiw	r26, 0x07	; 7
		transfer.read        = read;
    8698:	18 96       	adiw	r26, 0x08	; 8
    869a:	4c 93       	st	X, r20

		uint8_t const chip = (package->chip) << 1;
    869c:	80 81       	ld	r24, Z
    869e:	88 0f       	add	r24, r24

		if (package->addr_length || (false == read)) {
    86a0:	64 81       	ldd	r22, Z+4	; 0x04
    86a2:	75 81       	ldd	r23, Z+5	; 0x05
    86a4:	67 2b       	or	r22, r23
    86a6:	11 f4       	brne	.+4      	; 0x86ac <twi_master_transfer+0x7a>
    86a8:	41 11       	cpse	r20, r1
    86aa:	03 c0       	rjmp	.+6      	; 0x86b2 <twi_master_transfer+0x80>
			transfer.bus->MASTER.ADDR = chip;
    86ac:	f9 01       	movw	r30, r18
    86ae:	86 83       	std	Z+6, r24	; 0x06
    86b0:	03 c0       	rjmp	.+6      	; 0x86b8 <twi_master_transfer+0x86>
		} else if (read) {
			transfer.bus->MASTER.ADDR = chip | 0x01;
    86b2:	81 60       	ori	r24, 0x01	; 1
    86b4:	f9 01       	movw	r30, r18
    86b6:	86 83       	std	Z+6, r24	; 0x06
{
	/* First wait for the driver event handler to indicate something
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);
    86b8:	e3 e4       	ldi	r30, 0x43	; 67
    86ba:	f3 e2       	ldi	r31, 0x23	; 35
    86bc:	92 85       	ldd	r25, Z+10	; 0x0a
    86be:	90 38       	cpi	r25, 0x80	; 128
    86c0:	e9 f3       	breq	.-6      	; 0x86bc <twi_master_transfer+0x8a>
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    86c2:	f9 01       	movw	r30, r18
    86c4:	84 81       	ldd	r24, Z+4	; 0x04
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    86c6:	83 70       	andi	r24, 0x03	; 3
    86c8:	81 30       	cpi	r24, 0x01	; 1
    86ca:	49 f0       	breq	.+18     	; 0x86de <twi_master_transfer+0xac>
    86cc:	a3 e4       	ldi	r26, 0x43	; 67
    86ce:	b3 e2       	ldi	r27, 0x23	; 35
    86d0:	ed 91       	ld	r30, X+
    86d2:	fc 91       	ld	r31, X
    86d4:	11 97       	sbiw	r26, 0x01	; 1
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    86d6:	84 81       	ldd	r24, Z+4	; 0x04
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    86d8:	83 70       	andi	r24, 0x03	; 3
    86da:	81 30       	cpi	r24, 0x01	; 1
    86dc:	c9 f7       	brne	.-14     	; 0x86d0 <twi_master_transfer+0x9e>

	status_code_t const status = transfer.status;
    86de:	e3 e4       	ldi	r30, 0x43	; 67
    86e0:	f3 e2       	ldi	r31, 0x23	; 35
    86e2:	82 85       	ldd	r24, Z+10	; 0x0a

	transfer.locked = false;
    86e4:	11 86       	std	Z+9, r1	; 0x09
    86e6:	05 c0       	rjmp	.+10     	; 0x86f2 <twi_master_transfer+0xc0>
		const twi_package_t *package, bool read)
{
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
		return ERR_INVALID_ARG;
    86e8:	88 ef       	ldi	r24, 0xF8	; 248
    86ea:	03 c0       	rjmp	.+6      	; 0x86f2 <twi_master_transfer+0xc0>
    86ec:	88 ef       	ldi	r24, 0xF8	; 248
    86ee:	01 c0       	rjmp	.+2      	; 0x86f2 <twi_master_transfer+0xc0>
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {

		if (no_wait) { return ERR_BUSY; }
    86f0:	86 ef       	ldi	r24, 0xF6	; 246

		status = twim_release();
	}

	return status;
}
    86f2:	0f 90       	pop	r0
    86f4:	df 91       	pop	r29
    86f6:	cf 91       	pop	r28
    86f8:	08 95       	ret

000086fa <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    86fa:	cf 93       	push	r28
    86fc:	df 93       	push	r29
    86fe:	1f 92       	push	r1
    8700:	1f 92       	push	r1
    8702:	cd b7       	in	r28, 0x3d	; 61
    8704:	de b7       	in	r29, 0x3e	; 62
    8706:	81 11       	cpse	r24, r1
    8708:	26 c0       	rjmp	.+76     	; 0x8756 <udd_sleep_mode+0x5c>
    870a:	90 91 78 24 	lds	r25, 0x2478	; 0x802478 <udd_b_idle>
    870e:	99 23       	and	r25, r25
    8710:	f9 f0       	breq	.+62     	; 0x8750 <udd_sleep_mode+0x56>
    8712:	90 91 8a 28 	lds	r25, 0x288A	; 0x80288a <sleepmgr_locks+0x1>
    8716:	91 11       	cpse	r25, r1
    8718:	01 c0       	rjmp	.+2      	; 0x871c <udd_sleep_mode+0x22>
    871a:	ff cf       	rjmp	.-2      	; 0x871a <udd_sleep_mode+0x20>
    871c:	9f b7       	in	r25, 0x3f	; 63
    871e:	9a 83       	std	Y+2, r25	; 0x02
    8720:	f8 94       	cli
    8722:	2a 81       	ldd	r18, Y+2	; 0x02
    8724:	e9 e8       	ldi	r30, 0x89	; 137
    8726:	f8 e2       	ldi	r31, 0x28	; 40
    8728:	91 81       	ldd	r25, Z+1	; 0x01
    872a:	91 50       	subi	r25, 0x01	; 1
    872c:	91 83       	std	Z+1, r25	; 0x01
    872e:	2f bf       	out	0x3f, r18	; 63
    8730:	0f c0       	rjmp	.+30     	; 0x8750 <udd_sleep_mode+0x56>
    8732:	90 91 8a 28 	lds	r25, 0x288A	; 0x80288a <sleepmgr_locks+0x1>
    8736:	9f 3f       	cpi	r25, 0xFF	; 255
    8738:	09 f4       	brne	.+2      	; 0x873c <udd_sleep_mode+0x42>
    873a:	ff cf       	rjmp	.-2      	; 0x873a <udd_sleep_mode+0x40>
    873c:	9f b7       	in	r25, 0x3f	; 63
    873e:	99 83       	std	Y+1, r25	; 0x01
    8740:	f8 94       	cli
    8742:	29 81       	ldd	r18, Y+1	; 0x01
    8744:	e9 e8       	ldi	r30, 0x89	; 137
    8746:	f8 e2       	ldi	r31, 0x28	; 40
    8748:	91 81       	ldd	r25, Z+1	; 0x01
    874a:	9f 5f       	subi	r25, 0xFF	; 255
    874c:	91 83       	std	Z+1, r25	; 0x01
    874e:	2f bf       	out	0x3f, r18	; 63
    8750:	80 93 78 24 	sts	0x2478, r24	; 0x802478 <udd_b_idle>
    8754:	05 c0       	rjmp	.+10     	; 0x8760 <udd_sleep_mode+0x66>
    8756:	90 91 78 24 	lds	r25, 0x2478	; 0x802478 <udd_b_idle>
    875a:	99 23       	and	r25, r25
    875c:	51 f3       	breq	.-44     	; 0x8732 <udd_sleep_mode+0x38>
    875e:	f8 cf       	rjmp	.-16     	; 0x8750 <udd_sleep_mode+0x56>
    8760:	0f 90       	pop	r0
    8762:	0f 90       	pop	r0
    8764:	df 91       	pop	r29
    8766:	cf 91       	pop	r28
    8768:	08 95       	ret

0000876a <udd_ctrl_init>:
    876a:	0f 93       	push	r16
    876c:	e8 ec       	ldi	r30, 0xC8	; 200
    876e:	f4 e0       	ldi	r31, 0x04	; 4
    8770:	80 81       	ld	r24, Z
    8772:	8f 7d       	andi	r24, 0xDF	; 223
    8774:	80 83       	st	Z, r24
    8776:	80 81       	ld	r24, Z
    8778:	8f 7d       	andi	r24, 0xDF	; 223
    877a:	80 83       	st	Z, r24
    877c:	ec e4       	ldi	r30, 0x4C	; 76
    877e:	f4 e2       	ldi	r31, 0x24	; 36
    8780:	02 e0       	ldi	r16, 0x02	; 2
    8782:	05 93       	las	Z, r16
    8784:	10 92 4e 24 	sts	0x244E, r1	; 0x80244e <udd_sram+0x16>
    8788:	10 92 4f 24 	sts	0x244F, r1	; 0x80244f <udd_sram+0x17>
    878c:	00 e2       	ldi	r16, 0x20	; 32
    878e:	06 93       	lac	Z, r16
    8790:	00 e4       	ldi	r16, 0x40	; 64
    8792:	06 93       	lac	Z, r16
    8794:	e4 e4       	ldi	r30, 0x44	; 68
    8796:	f4 e2       	ldi	r31, 0x24	; 36
    8798:	00 e4       	ldi	r16, 0x40	; 64
    879a:	06 93       	lac	Z, r16
    879c:	e9 e7       	ldi	r30, 0x79	; 121
    879e:	f8 e2       	ldi	r31, 0x28	; 40
    87a0:	14 86       	std	Z+12, r1	; 0x0c
    87a2:	15 86       	std	Z+13, r1	; 0x0d
    87a4:	16 86       	std	Z+14, r1	; 0x0e
    87a6:	17 86       	std	Z+15, r1	; 0x0f
    87a8:	12 86       	std	Z+10, r1	; 0x0a
    87aa:	13 86       	std	Z+11, r1	; 0x0b
    87ac:	10 92 37 24 	sts	0x2437, r1	; 0x802437 <udd_ep_control_state>
    87b0:	0f 91       	pop	r16
    87b2:	08 95       	ret

000087b4 <udd_ctrl_stall_data>:
    87b4:	0f 93       	push	r16
    87b6:	85 e0       	ldi	r24, 0x05	; 5
    87b8:	80 93 37 24 	sts	0x2437, r24	; 0x802437 <udd_ep_control_state>
    87bc:	ed e4       	ldi	r30, 0x4D	; 77
    87be:	f4 e2       	ldi	r31, 0x24	; 36
    87c0:	04 e0       	ldi	r16, 0x04	; 4
    87c2:	05 93       	las	Z, r16
    87c4:	e5 e4       	ldi	r30, 0x45	; 69
    87c6:	f4 e2       	ldi	r31, 0x24	; 36
    87c8:	04 e0       	ldi	r16, 0x04	; 4
    87ca:	05 93       	las	Z, r16
    87cc:	0f 91       	pop	r16
    87ce:	08 95       	ret

000087d0 <udd_ctrl_send_zlp_in>:
    87d0:	0f 93       	push	r16
    87d2:	83 e0       	ldi	r24, 0x03	; 3
    87d4:	80 93 37 24 	sts	0x2437, r24	; 0x802437 <udd_ep_control_state>
    87d8:	10 92 4e 24 	sts	0x244E, r1	; 0x80244e <udd_sram+0x16>
    87dc:	10 92 4f 24 	sts	0x244F, r1	; 0x80244f <udd_sram+0x17>
    87e0:	ec e4       	ldi	r30, 0x4C	; 76
    87e2:	f4 e2       	ldi	r31, 0x24	; 36
    87e4:	02 e0       	ldi	r16, 0x02	; 2
    87e6:	06 93       	lac	Z, r16
    87e8:	0f 91       	pop	r16
    87ea:	08 95       	ret

000087ec <udd_ctrl_endofrequest>:
    87ec:	e0 91 85 28 	lds	r30, 0x2885	; 0x802885 <udd_g_ctrlreq+0xc>
    87f0:	f0 91 86 28 	lds	r31, 0x2886	; 0x802886 <udd_g_ctrlreq+0xd>
    87f4:	30 97       	sbiw	r30, 0x00	; 0
    87f6:	09 f0       	breq	.+2      	; 0x87fa <udd_ctrl_endofrequest+0xe>
    87f8:	19 95       	eicall
    87fa:	08 95       	ret

000087fc <udd_ctrl_in_sent>:
    87fc:	0f 93       	push	r16
    87fe:	cf 93       	push	r28
    8800:	df 93       	push	r29
    8802:	80 91 37 24 	lds	r24, 0x2437	; 0x802437 <udd_ep_control_state>
    8806:	83 30       	cpi	r24, 0x03	; 3
    8808:	19 f4       	brne	.+6      	; 0x8810 <udd_ctrl_in_sent+0x14>
    880a:	f0 df       	rcall	.-32     	; 0x87ec <udd_ctrl_endofrequest>
    880c:	ae df       	rcall	.-164    	; 0x876a <udd_ctrl_init>
    880e:	5e c0       	rjmp	.+188    	; 0x88cc <udd_ctrl_in_sent+0xd0>
    8810:	80 91 33 24 	lds	r24, 0x2433	; 0x802433 <udd_ctrl_payload_nb_trans>
    8814:	90 91 34 24 	lds	r25, 0x2434	; 0x802434 <udd_ctrl_payload_nb_trans+0x1>
    8818:	c0 91 83 28 	lds	r28, 0x2883	; 0x802883 <udd_g_ctrlreq+0xa>
    881c:	d0 91 84 28 	lds	r29, 0x2884	; 0x802884 <udd_g_ctrlreq+0xb>
    8820:	c8 1b       	sub	r28, r24
    8822:	d9 0b       	sbc	r29, r25
    8824:	71 f5       	brne	.+92     	; 0x8882 <udd_ctrl_in_sent+0x86>
    8826:	20 91 35 24 	lds	r18, 0x2435	; 0x802435 <udd_ctrl_prev_payload_nb_trans>
    882a:	30 91 36 24 	lds	r19, 0x2436	; 0x802436 <udd_ctrl_prev_payload_nb_trans+0x1>
    882e:	82 0f       	add	r24, r18
    8830:	93 1f       	adc	r25, r19
    8832:	80 93 35 24 	sts	0x2435, r24	; 0x802435 <udd_ctrl_prev_payload_nb_trans>
    8836:	90 93 36 24 	sts	0x2436, r25	; 0x802436 <udd_ctrl_prev_payload_nb_trans+0x1>
    883a:	20 91 7f 28 	lds	r18, 0x287F	; 0x80287f <udd_g_ctrlreq+0x6>
    883e:	30 91 80 28 	lds	r19, 0x2880	; 0x802880 <udd_g_ctrlreq+0x7>
    8842:	82 17       	cp	r24, r18
    8844:	93 07       	cpc	r25, r19
    8846:	21 f0       	breq	.+8      	; 0x8850 <udd_ctrl_in_sent+0x54>
    8848:	80 91 4e 23 	lds	r24, 0x234E	; 0x80234e <b_shortpacket.5472>
    884c:	88 23       	and	r24, r24
    884e:	41 f0       	breq	.+16     	; 0x8860 <udd_ctrl_in_sent+0x64>
    8850:	84 e0       	ldi	r24, 0x04	; 4
    8852:	80 93 37 24 	sts	0x2437, r24	; 0x802437 <udd_ep_control_state>
    8856:	e4 e4       	ldi	r30, 0x44	; 68
    8858:	f4 e2       	ldi	r31, 0x24	; 36
    885a:	02 e0       	ldi	r16, 0x02	; 2
    885c:	06 93       	lac	Z, r16
    885e:	36 c0       	rjmp	.+108    	; 0x88cc <udd_ctrl_in_sent+0xd0>
    8860:	e0 91 87 28 	lds	r30, 0x2887	; 0x802887 <udd_g_ctrlreq+0xe>
    8864:	f0 91 88 28 	lds	r31, 0x2888	; 0x802888 <udd_g_ctrlreq+0xf>
    8868:	30 97       	sbiw	r30, 0x00	; 0
    886a:	99 f0       	breq	.+38     	; 0x8892 <udd_ctrl_in_sent+0x96>
    886c:	19 95       	eicall
    886e:	88 23       	and	r24, r24
    8870:	81 f0       	breq	.+32     	; 0x8892 <udd_ctrl_in_sent+0x96>
    8872:	10 92 33 24 	sts	0x2433, r1	; 0x802433 <udd_ctrl_payload_nb_trans>
    8876:	10 92 34 24 	sts	0x2434, r1	; 0x802434 <udd_ctrl_payload_nb_trans+0x1>
    887a:	c0 91 83 28 	lds	r28, 0x2883	; 0x802883 <udd_g_ctrlreq+0xa>
    887e:	d0 91 84 28 	lds	r29, 0x2884	; 0x802884 <udd_g_ctrlreq+0xb>
    8882:	c0 34       	cpi	r28, 0x40	; 64
    8884:	d1 05       	cpc	r29, r1
    8886:	28 f0       	brcs	.+10     	; 0x8892 <udd_ctrl_in_sent+0x96>
    8888:	10 92 4e 23 	sts	0x234E, r1	; 0x80234e <b_shortpacket.5472>
    888c:	c0 e4       	ldi	r28, 0x40	; 64
    888e:	d0 e0       	ldi	r29, 0x00	; 0
    8890:	03 c0       	rjmp	.+6      	; 0x8898 <udd_ctrl_in_sent+0x9c>
    8892:	81 e0       	ldi	r24, 0x01	; 1
    8894:	80 93 4e 23 	sts	0x234E, r24	; 0x80234e <b_shortpacket.5472>
    8898:	e8 e3       	ldi	r30, 0x38	; 56
    889a:	f4 e2       	ldi	r31, 0x24	; 36
    889c:	c6 8b       	std	Z+22, r28	; 0x16
    889e:	d7 8b       	std	Z+23, r29	; 0x17
    88a0:	80 91 33 24 	lds	r24, 0x2433	; 0x802433 <udd_ctrl_payload_nb_trans>
    88a4:	90 91 34 24 	lds	r25, 0x2434	; 0x802434 <udd_ctrl_payload_nb_trans+0x1>
    88a8:	20 91 81 28 	lds	r18, 0x2881	; 0x802881 <udd_g_ctrlreq+0x8>
    88ac:	30 91 82 28 	lds	r19, 0x2882	; 0x802882 <udd_g_ctrlreq+0x9>
    88b0:	28 0f       	add	r18, r24
    88b2:	39 1f       	adc	r19, r25
    88b4:	20 8f       	std	Z+24, r18	; 0x18
    88b6:	31 8f       	std	Z+25, r19	; 0x19
    88b8:	c8 0f       	add	r28, r24
    88ba:	d9 1f       	adc	r29, r25
    88bc:	c0 93 33 24 	sts	0x2433, r28	; 0x802433 <udd_ctrl_payload_nb_trans>
    88c0:	d0 93 34 24 	sts	0x2434, r29	; 0x802434 <udd_ctrl_payload_nb_trans+0x1>
    88c4:	ec e4       	ldi	r30, 0x4C	; 76
    88c6:	f4 e2       	ldi	r31, 0x24	; 36
    88c8:	02 e0       	ldi	r16, 0x02	; 2
    88ca:	06 93       	lac	Z, r16
    88cc:	df 91       	pop	r29
    88ce:	cf 91       	pop	r28
    88d0:	0f 91       	pop	r16
    88d2:	08 95       	ret

000088d4 <udd_ep_get_size>:
    88d4:	fc 01       	movw	r30, r24
    88d6:	81 81       	ldd	r24, Z+1	; 0x01
    88d8:	e8 2f       	mov	r30, r24
    88da:	e7 70       	andi	r30, 0x07	; 7
    88dc:	8e 2f       	mov	r24, r30
    88de:	90 e0       	ldi	r25, 0x00	; 0
    88e0:	fc 01       	movw	r30, r24
    88e2:	31 97       	sbiw	r30, 0x01	; 1
    88e4:	e7 30       	cpi	r30, 0x07	; 7
    88e6:	f1 05       	cpc	r31, r1
    88e8:	d8 f4       	brcc	.+54     	; 0x8920 <udd_ep_get_size+0x4c>
    88ea:	88 27       	eor	r24, r24
    88ec:	e2 50       	subi	r30, 0x02	; 2
    88ee:	ff 4f       	sbci	r31, 0xFF	; 255
    88f0:	8f 4f       	sbci	r24, 0xFF	; 255
    88f2:	0c 94 e2 6e 	jmp	0xddc4	; 0xddc4 <__tablejump2__>
    88f6:	80 e1       	ldi	r24, 0x10	; 16
    88f8:	90 e0       	ldi	r25, 0x00	; 0
    88fa:	08 95       	ret
    88fc:	80 e2       	ldi	r24, 0x20	; 32
    88fe:	90 e0       	ldi	r25, 0x00	; 0
    8900:	08 95       	ret
    8902:	80 e4       	ldi	r24, 0x40	; 64
    8904:	90 e0       	ldi	r25, 0x00	; 0
    8906:	08 95       	ret
    8908:	80 e8       	ldi	r24, 0x80	; 128
    890a:	90 e0       	ldi	r25, 0x00	; 0
    890c:	08 95       	ret
    890e:	80 e0       	ldi	r24, 0x00	; 0
    8910:	91 e0       	ldi	r25, 0x01	; 1
    8912:	08 95       	ret
    8914:	80 e0       	ldi	r24, 0x00	; 0
    8916:	92 e0       	ldi	r25, 0x02	; 2
    8918:	08 95       	ret
    891a:	8f ef       	ldi	r24, 0xFF	; 255
    891c:	93 e0       	ldi	r25, 0x03	; 3
    891e:	08 95       	ret
    8920:	88 e0       	ldi	r24, 0x08	; 8
    8922:	90 e0       	ldi	r25, 0x00	; 0
    8924:	08 95       	ret

00008926 <udd_ep_get_job>:
    8926:	28 2f       	mov	r18, r24
    8928:	2f 70       	andi	r18, 0x0F	; 15
    892a:	30 e0       	ldi	r19, 0x00	; 0
    892c:	22 0f       	add	r18, r18
    892e:	33 1f       	adc	r19, r19
    8930:	08 2e       	mov	r0, r24
    8932:	00 0c       	add	r0, r0
    8934:	99 0b       	sbc	r25, r25
    8936:	88 27       	eor	r24, r24
    8938:	99 0f       	add	r25, r25
    893a:	88 1f       	adc	r24, r24
    893c:	99 27       	eor	r25, r25
    893e:	82 0f       	add	r24, r18
    8940:	93 1f       	adc	r25, r19
    8942:	02 97       	sbiw	r24, 0x02	; 2
    8944:	9c 01       	movw	r18, r24
    8946:	22 0f       	add	r18, r18
    8948:	33 1f       	adc	r19, r19
    894a:	22 0f       	add	r18, r18
    894c:	33 1f       	adc	r19, r19
    894e:	22 0f       	add	r18, r18
    8950:	33 1f       	adc	r19, r19
    8952:	82 0f       	add	r24, r18
    8954:	93 1f       	adc	r25, r19
    8956:	81 53       	subi	r24, 0x31	; 49
    8958:	9c 4d       	sbci	r25, 0xDC	; 220
    895a:	08 95       	ret

0000895c <udd_ctrl_interrupt_tc_setup>:
    895c:	0f 93       	push	r16
    895e:	cf 93       	push	r28
    8960:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    8964:	80 ff       	sbrs	r24, 0
    8966:	65 c0       	rjmp	.+202    	; 0x8a32 <udd_ctrl_interrupt_tc_setup+0xd6>
    8968:	81 e0       	ldi	r24, 0x01	; 1
    896a:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    896e:	e4 e4       	ldi	r30, 0x44	; 68
    8970:	f4 e2       	ldi	r31, 0x24	; 36
    8972:	00 e8       	ldi	r16, 0x80	; 128
    8974:	06 93       	lac	Z, r16
    8976:	ec e4       	ldi	r30, 0x4C	; 76
    8978:	f4 e2       	ldi	r31, 0x24	; 36
    897a:	00 e8       	ldi	r16, 0x80	; 128
    897c:	06 93       	lac	Z, r16
    897e:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    8982:	e4 e4       	ldi	r30, 0x44	; 68
    8984:	f4 e2       	ldi	r31, 0x24	; 36
    8986:	00 e1       	ldi	r16, 0x10	; 16
    8988:	06 93       	lac	Z, r16
    898a:	80 91 37 24 	lds	r24, 0x2437	; 0x802437 <udd_ep_control_state>
    898e:	88 23       	and	r24, r24
    8990:	29 f0       	breq	.+10     	; 0x899c <udd_ctrl_interrupt_tc_setup+0x40>
    8992:	83 50       	subi	r24, 0x03	; 3
    8994:	82 30       	cpi	r24, 0x02	; 2
    8996:	08 f4       	brcc	.+2      	; 0x899a <udd_ctrl_interrupt_tc_setup+0x3e>
    8998:	29 df       	rcall	.-430    	; 0x87ec <udd_ctrl_endofrequest>
    899a:	e7 de       	rcall	.-562    	; 0x876a <udd_ctrl_init>
    899c:	80 91 46 24 	lds	r24, 0x2446	; 0x802446 <udd_sram+0xe>
    89a0:	90 91 47 24 	lds	r25, 0x2447	; 0x802447 <udd_sram+0xf>
    89a4:	08 97       	sbiw	r24, 0x08	; 8
    89a6:	09 f0       	breq	.+2      	; 0x89aa <udd_ctrl_interrupt_tc_setup+0x4e>
    89a8:	46 c0       	rjmp	.+140    	; 0x8a36 <udd_ctrl_interrupt_tc_setup+0xda>
    89aa:	88 e0       	ldi	r24, 0x08	; 8
    89ac:	e3 ef       	ldi	r30, 0xF3	; 243
    89ae:	f3 e2       	ldi	r31, 0x23	; 35
    89b0:	a9 e7       	ldi	r26, 0x79	; 121
    89b2:	b8 e2       	ldi	r27, 0x28	; 40
    89b4:	01 90       	ld	r0, Z+
    89b6:	0d 92       	st	X+, r0
    89b8:	8a 95       	dec	r24
    89ba:	e1 f7       	brne	.-8      	; 0x89b4 <udd_ctrl_interrupt_tc_setup+0x58>
    89bc:	e8 ec       	ldi	r30, 0xC8	; 200
    89be:	f4 e0       	ldi	r31, 0x04	; 4
    89c0:	80 81       	ld	r24, Z
    89c2:	80 62       	ori	r24, 0x20	; 32
    89c4:	80 83       	st	Z, r24
    89c6:	80 81       	ld	r24, Z
    89c8:	80 62       	ori	r24, 0x20	; 32
    89ca:	80 83       	st	Z, r24
    89cc:	0e 94 ce 63 	call	0xc79c	; 0xc79c <udc_process_setup>
    89d0:	c8 2f       	mov	r28, r24
    89d2:	81 11       	cpse	r24, r1
    89d4:	03 c0       	rjmp	.+6      	; 0x89dc <udd_ctrl_interrupt_tc_setup+0x80>
    89d6:	ee de       	rcall	.-548    	; 0x87b4 <udd_ctrl_stall_data>
    89d8:	c1 e0       	ldi	r28, 0x01	; 1
    89da:	2e c0       	rjmp	.+92     	; 0x8a38 <udd_ctrl_interrupt_tc_setup+0xdc>
    89dc:	80 91 79 28 	lds	r24, 0x2879	; 0x802879 <udd_g_ctrlreq>
    89e0:	88 23       	and	r24, r24
    89e2:	6c f4       	brge	.+26     	; 0x89fe <udd_ctrl_interrupt_tc_setup+0xa2>
    89e4:	10 92 35 24 	sts	0x2435, r1	; 0x802435 <udd_ctrl_prev_payload_nb_trans>
    89e8:	10 92 36 24 	sts	0x2436, r1	; 0x802436 <udd_ctrl_prev_payload_nb_trans+0x1>
    89ec:	10 92 33 24 	sts	0x2433, r1	; 0x802433 <udd_ctrl_payload_nb_trans>
    89f0:	10 92 34 24 	sts	0x2434, r1	; 0x802434 <udd_ctrl_payload_nb_trans+0x1>
    89f4:	82 e0       	ldi	r24, 0x02	; 2
    89f6:	80 93 37 24 	sts	0x2437, r24	; 0x802437 <udd_ep_control_state>
    89fa:	00 df       	rcall	.-512    	; 0x87fc <udd_ctrl_in_sent>
    89fc:	1d c0       	rjmp	.+58     	; 0x8a38 <udd_ctrl_interrupt_tc_setup+0xdc>
    89fe:	80 91 7f 28 	lds	r24, 0x287F	; 0x80287f <udd_g_ctrlreq+0x6>
    8a02:	90 91 80 28 	lds	r25, 0x2880	; 0x802880 <udd_g_ctrlreq+0x7>
    8a06:	89 2b       	or	r24, r25
    8a08:	11 f4       	brne	.+4      	; 0x8a0e <udd_ctrl_interrupt_tc_setup+0xb2>
    8a0a:	e2 de       	rcall	.-572    	; 0x87d0 <udd_ctrl_send_zlp_in>
    8a0c:	15 c0       	rjmp	.+42     	; 0x8a38 <udd_ctrl_interrupt_tc_setup+0xdc>
    8a0e:	10 92 35 24 	sts	0x2435, r1	; 0x802435 <udd_ctrl_prev_payload_nb_trans>
    8a12:	10 92 36 24 	sts	0x2436, r1	; 0x802436 <udd_ctrl_prev_payload_nb_trans+0x1>
    8a16:	10 92 33 24 	sts	0x2433, r1	; 0x802433 <udd_ctrl_payload_nb_trans>
    8a1a:	10 92 34 24 	sts	0x2434, r1	; 0x802434 <udd_ctrl_payload_nb_trans+0x1>
    8a1e:	81 e0       	ldi	r24, 0x01	; 1
    8a20:	80 93 37 24 	sts	0x2437, r24	; 0x802437 <udd_ep_control_state>
    8a24:	e4 e4       	ldi	r30, 0x44	; 68
    8a26:	f4 e2       	ldi	r31, 0x24	; 36
    8a28:	02 e0       	ldi	r16, 0x02	; 2
    8a2a:	06 93       	lac	Z, r16
    8a2c:	00 e2       	ldi	r16, 0x20	; 32
    8a2e:	06 93       	lac	Z, r16
    8a30:	03 c0       	rjmp	.+6      	; 0x8a38 <udd_ctrl_interrupt_tc_setup+0xdc>
    8a32:	c0 e0       	ldi	r28, 0x00	; 0
    8a34:	01 c0       	rjmp	.+2      	; 0x8a38 <udd_ctrl_interrupt_tc_setup+0xdc>
    8a36:	c1 e0       	ldi	r28, 0x01	; 1
    8a38:	8c 2f       	mov	r24, r28
    8a3a:	cf 91       	pop	r28
    8a3c:	0f 91       	pop	r16
    8a3e:	08 95       	ret

00008a40 <udd_ep_trans_complet>:
    8a40:	8f 92       	push	r8
    8a42:	9f 92       	push	r9
    8a44:	af 92       	push	r10
    8a46:	bf 92       	push	r11
    8a48:	df 92       	push	r13
    8a4a:	ef 92       	push	r14
    8a4c:	ff 92       	push	r15
    8a4e:	0f 93       	push	r16
    8a50:	1f 93       	push	r17
    8a52:	cf 93       	push	r28
    8a54:	df 93       	push	r29
    8a56:	d8 2e       	mov	r13, r24
    8a58:	66 df       	rcall	.-308    	; 0x8926 <udd_ep_get_job>
    8a5a:	8c 01       	movw	r16, r24
    8a5c:	cd 2d       	mov	r28, r13
    8a5e:	cf 70       	andi	r28, 0x0F	; 15
    8a60:	d0 e0       	ldi	r29, 0x00	; 0
    8a62:	ce 01       	movw	r24, r28
    8a64:	88 0f       	add	r24, r24
    8a66:	99 1f       	adc	r25, r25
    8a68:	cd 2d       	mov	r28, r13
    8a6a:	0d 2c       	mov	r0, r13
    8a6c:	00 0c       	add	r0, r0
    8a6e:	dd 0b       	sbc	r29, r29
    8a70:	cc 27       	eor	r28, r28
    8a72:	dd 0f       	add	r29, r29
    8a74:	cc 1f       	adc	r28, r28
    8a76:	dd 27       	eor	r29, r29
    8a78:	c8 0f       	add	r28, r24
    8a7a:	d9 1f       	adc	r29, r25
    8a7c:	ce 01       	movw	r24, r28
    8a7e:	88 0f       	add	r24, r24
    8a80:	99 1f       	adc	r25, r25
    8a82:	88 0f       	add	r24, r24
    8a84:	99 1f       	adc	r25, r25
    8a86:	88 0f       	add	r24, r24
    8a88:	99 1f       	adc	r25, r25
    8a8a:	9c 01       	movw	r18, r24
    8a8c:	2c 5b       	subi	r18, 0xBC	; 188
    8a8e:	3b 4d       	sbci	r19, 0xDB	; 219
    8a90:	79 01       	movw	r14, r18
    8a92:	c9 01       	movw	r24, r18
    8a94:	1f df       	rcall	.-450    	; 0x88d4 <udd_ep_get_size>
    8a96:	4c 01       	movw	r8, r24
    8a98:	dd 20       	and	r13, r13
    8a9a:	0c f0       	brlt	.+2      	; 0x8a9e <udd_ep_trans_complet+0x5e>
    8a9c:	7b c0       	rjmp	.+246    	; 0x8b94 <udd_ep_trans_complet+0x154>
    8a9e:	fe 01       	movw	r30, r28
    8aa0:	ee 0f       	add	r30, r30
    8aa2:	ff 1f       	adc	r31, r31
    8aa4:	ee 0f       	add	r30, r30
    8aa6:	ff 1f       	adc	r31, r31
    8aa8:	ee 0f       	add	r30, r30
    8aaa:	ff 1f       	adc	r31, r31
    8aac:	e8 5c       	subi	r30, 0xC8	; 200
    8aae:	fb 4d       	sbci	r31, 0xDB	; 219
    8ab0:	22 89       	ldd	r18, Z+18	; 0x12
    8ab2:	33 89       	ldd	r19, Z+19	; 0x13
    8ab4:	d8 01       	movw	r26, r16
    8ab6:	15 96       	adiw	r26, 0x05	; 5
    8ab8:	8d 91       	ld	r24, X+
    8aba:	9c 91       	ld	r25, X
    8abc:	16 97       	sbiw	r26, 0x06	; 6
    8abe:	82 0f       	add	r24, r18
    8ac0:	93 1f       	adc	r25, r19
    8ac2:	15 96       	adiw	r26, 0x05	; 5
    8ac4:	8d 93       	st	X+, r24
    8ac6:	9c 93       	st	X, r25
    8ac8:	16 97       	sbiw	r26, 0x06	; 6
    8aca:	13 96       	adiw	r26, 0x03	; 3
    8acc:	2d 91       	ld	r18, X+
    8ace:	3c 91       	ld	r19, X
    8ad0:	14 97       	sbiw	r26, 0x04	; 4
    8ad2:	82 17       	cp	r24, r18
    8ad4:	93 07       	cpc	r25, r19
    8ad6:	09 f4       	brne	.+2      	; 0x8ada <udd_ep_trans_complet+0x9a>
    8ad8:	47 c0       	rjmp	.+142    	; 0x8b68 <udd_ep_trans_complet+0x128>
    8ada:	28 1b       	sub	r18, r24
    8adc:	39 0b       	sbc	r19, r25
    8ade:	21 15       	cp	r18, r1
    8ae0:	b4 e0       	ldi	r27, 0x04	; 4
    8ae2:	3b 07       	cpc	r19, r27
    8ae4:	40 f0       	brcs	.+16     	; 0x8af6 <udd_ep_trans_complet+0xb6>
    8ae6:	2f ef       	ldi	r18, 0xFF	; 255
    8ae8:	33 e0       	ldi	r19, 0x03	; 3
    8aea:	c9 01       	movw	r24, r18
    8aec:	b4 01       	movw	r22, r8
    8aee:	0e 94 7d 6e 	call	0xdcfa	; 0xdcfa <__udivmodhi4>
    8af2:	28 1b       	sub	r18, r24
    8af4:	39 0b       	sbc	r19, r25
    8af6:	f8 01       	movw	r30, r16
    8af8:	80 81       	ld	r24, Z
    8afa:	81 ff       	sbrs	r24, 1
    8afc:	0a c0       	rjmp	.+20     	; 0x8b12 <udd_ep_trans_complet+0xd2>
    8afe:	c9 01       	movw	r24, r18
    8b00:	b4 01       	movw	r22, r8
    8b02:	0e 94 7d 6e 	call	0xdcfa	; 0xdcfa <__udivmodhi4>
    8b06:	41 e0       	ldi	r20, 0x01	; 1
    8b08:	89 2b       	or	r24, r25
    8b0a:	09 f0       	breq	.+2      	; 0x8b0e <udd_ep_trans_complet+0xce>
    8b0c:	40 e0       	ldi	r20, 0x00	; 0
    8b0e:	84 2f       	mov	r24, r20
    8b10:	01 c0       	rjmp	.+2      	; 0x8b14 <udd_ep_trans_complet+0xd4>
    8b12:	80 e0       	ldi	r24, 0x00	; 0
    8b14:	d8 01       	movw	r26, r16
    8b16:	9c 91       	ld	r25, X
    8b18:	80 fb       	bst	r24, 0
    8b1a:	91 f9       	bld	r25, 1
    8b1c:	9c 93       	st	X, r25
    8b1e:	fe 01       	movw	r30, r28
    8b20:	ee 0f       	add	r30, r30
    8b22:	ff 1f       	adc	r31, r31
    8b24:	ee 0f       	add	r30, r30
    8b26:	ff 1f       	adc	r31, r31
    8b28:	ee 0f       	add	r30, r30
    8b2a:	ff 1f       	adc	r31, r31
    8b2c:	e8 5c       	subi	r30, 0xC8	; 200
    8b2e:	fb 4d       	sbci	r31, 0xDB	; 219
    8b30:	12 8a       	std	Z+18, r1	; 0x12
    8b32:	13 8a       	std	Z+19, r1	; 0x13
    8b34:	26 87       	std	Z+14, r18	; 0x0e
    8b36:	37 87       	std	Z+15, r19	; 0x0f
    8b38:	11 96       	adiw	r26, 0x01	; 1
    8b3a:	2d 91       	ld	r18, X+
    8b3c:	3c 91       	ld	r19, X
    8b3e:	12 97       	sbiw	r26, 0x02	; 2
    8b40:	15 96       	adiw	r26, 0x05	; 5
    8b42:	8d 91       	ld	r24, X+
    8b44:	9c 91       	ld	r25, X
    8b46:	16 97       	sbiw	r26, 0x06	; 6
    8b48:	82 0f       	add	r24, r18
    8b4a:	93 1f       	adc	r25, r19
    8b4c:	cc 0f       	add	r28, r28
    8b4e:	dd 1f       	adc	r29, r29
    8b50:	cc 0f       	add	r28, r28
    8b52:	dd 1f       	adc	r29, r29
    8b54:	cc 0f       	add	r28, r28
    8b56:	dd 1f       	adc	r29, r29
    8b58:	c8 5b       	subi	r28, 0xB8	; 184
    8b5a:	db 4d       	sbci	r29, 0xDB	; 219
    8b5c:	88 83       	st	Y, r24
    8b5e:	99 83       	std	Y+1, r25	; 0x01
    8b60:	f7 01       	movw	r30, r14
    8b62:	02 e0       	ldi	r16, 0x02	; 2
    8b64:	06 93       	lac	Z, r16
    8b66:	e4 c0       	rjmp	.+456    	; 0x8d30 <udd_ep_trans_complet+0x2f0>
    8b68:	d8 01       	movw	r26, r16
    8b6a:	8c 91       	ld	r24, X
    8b6c:	81 ff       	sbrs	r24, 1
    8b6e:	cd c0       	rjmp	.+410    	; 0x8d0a <udd_ep_trans_complet+0x2ca>
    8b70:	8d 7f       	andi	r24, 0xFD	; 253
    8b72:	8c 93       	st	X, r24
    8b74:	cc 0f       	add	r28, r28
    8b76:	dd 1f       	adc	r29, r29
    8b78:	cc 0f       	add	r28, r28
    8b7a:	dd 1f       	adc	r29, r29
    8b7c:	cc 0f       	add	r28, r28
    8b7e:	dd 1f       	adc	r29, r29
    8b80:	c8 5c       	subi	r28, 0xC8	; 200
    8b82:	db 4d       	sbci	r29, 0xDB	; 219
    8b84:	1a 8a       	std	Y+18, r1	; 0x12
    8b86:	1b 8a       	std	Y+19, r1	; 0x13
    8b88:	1e 86       	std	Y+14, r1	; 0x0e
    8b8a:	1f 86       	std	Y+15, r1	; 0x0f
    8b8c:	f7 01       	movw	r30, r14
    8b8e:	02 e0       	ldi	r16, 0x02	; 2
    8b90:	06 93       	lac	Z, r16
    8b92:	ce c0       	rjmp	.+412    	; 0x8d30 <udd_ep_trans_complet+0x2f0>
    8b94:	fe 01       	movw	r30, r28
    8b96:	ee 0f       	add	r30, r30
    8b98:	ff 1f       	adc	r31, r31
    8b9a:	ee 0f       	add	r30, r30
    8b9c:	ff 1f       	adc	r31, r31
    8b9e:	ee 0f       	add	r30, r30
    8ba0:	ff 1f       	adc	r31, r31
    8ba2:	e8 5c       	subi	r30, 0xC8	; 200
    8ba4:	fb 4d       	sbci	r31, 0xDB	; 219
    8ba6:	a6 84       	ldd	r10, Z+14	; 0x0e
    8ba8:	b7 84       	ldd	r11, Z+15	; 0x0f
    8baa:	d8 01       	movw	r26, r16
    8bac:	8c 91       	ld	r24, X
    8bae:	82 ff       	sbrs	r24, 2
    8bb0:	1b c0       	rjmp	.+54     	; 0x8be8 <udd_ep_trans_complet+0x1a8>
    8bb2:	11 96       	adiw	r26, 0x01	; 1
    8bb4:	ed 91       	ld	r30, X+
    8bb6:	fc 91       	ld	r31, X
    8bb8:	12 97       	sbiw	r26, 0x02	; 2
    8bba:	15 96       	adiw	r26, 0x05	; 5
    8bbc:	2d 91       	ld	r18, X+
    8bbe:	3c 91       	ld	r19, X
    8bc0:	16 97       	sbiw	r26, 0x06	; 6
    8bc2:	13 96       	adiw	r26, 0x03	; 3
    8bc4:	8d 91       	ld	r24, X+
    8bc6:	9c 91       	ld	r25, X
    8bc8:	14 97       	sbiw	r26, 0x04	; 4
    8bca:	b4 01       	movw	r22, r8
    8bcc:	0e 94 7d 6e 	call	0xdcfa	; 0xdcfa <__udivmodhi4>
    8bd0:	b0 e4       	ldi	r27, 0x40	; 64
    8bd2:	db 9e       	mul	r13, r27
    8bd4:	b0 01       	movw	r22, r0
    8bd6:	11 24       	eor	r1, r1
    8bd8:	61 5f       	subi	r22, 0xF1	; 241
    8bda:	7c 4d       	sbci	r23, 0xDC	; 220
    8bdc:	ac 01       	movw	r20, r24
    8bde:	cf 01       	movw	r24, r30
    8be0:	82 0f       	add	r24, r18
    8be2:	93 1f       	adc	r25, r19
    8be4:	0e 94 cf 71 	call	0xe39e	; 0xe39e <memcpy>
    8be8:	f8 01       	movw	r30, r16
    8bea:	25 81       	ldd	r18, Z+5	; 0x05
    8bec:	36 81       	ldd	r19, Z+6	; 0x06
    8bee:	2a 0d       	add	r18, r10
    8bf0:	3b 1d       	adc	r19, r11
    8bf2:	25 83       	std	Z+5, r18	; 0x05
    8bf4:	36 83       	std	Z+6, r19	; 0x06
    8bf6:	83 81       	ldd	r24, Z+3	; 0x03
    8bf8:	94 81       	ldd	r25, Z+4	; 0x04
    8bfa:	82 17       	cp	r24, r18
    8bfc:	93 07       	cpc	r25, r19
    8bfe:	68 f4       	brcc	.+26     	; 0x8c1a <udd_ep_trans_complet+0x1da>
    8c00:	85 83       	std	Z+5, r24	; 0x05
    8c02:	96 83       	std	Z+6, r25	; 0x06
    8c04:	cc 0f       	add	r28, r28
    8c06:	dd 1f       	adc	r29, r29
    8c08:	cc 0f       	add	r28, r28
    8c0a:	dd 1f       	adc	r29, r29
    8c0c:	cc 0f       	add	r28, r28
    8c0e:	dd 1f       	adc	r29, r29
    8c10:	c8 5c       	subi	r28, 0xC8	; 200
    8c12:	db 4d       	sbci	r29, 0xDB	; 219
    8c14:	8a 89       	ldd	r24, Y+18	; 0x12
    8c16:	9b 89       	ldd	r25, Y+19	; 0x13
    8c18:	78 c0       	rjmp	.+240    	; 0x8d0a <udd_ep_trans_complet+0x2ca>
    8c1a:	fe 01       	movw	r30, r28
    8c1c:	ee 0f       	add	r30, r30
    8c1e:	ff 1f       	adc	r31, r31
    8c20:	ee 0f       	add	r30, r30
    8c22:	ff 1f       	adc	r31, r31
    8c24:	ee 0f       	add	r30, r30
    8c26:	ff 1f       	adc	r31, r31
    8c28:	e8 5c       	subi	r30, 0xC8	; 200
    8c2a:	fb 4d       	sbci	r31, 0xDB	; 219
    8c2c:	42 89       	ldd	r20, Z+18	; 0x12
    8c2e:	53 89       	ldd	r21, Z+19	; 0x13
    8c30:	a4 16       	cp	r10, r20
    8c32:	b5 06       	cpc	r11, r21
    8c34:	09 f0       	breq	.+2      	; 0x8c38 <udd_ep_trans_complet+0x1f8>
    8c36:	69 c0       	rjmp	.+210    	; 0x8d0a <udd_ep_trans_complet+0x2ca>
    8c38:	28 17       	cp	r18, r24
    8c3a:	39 07       	cpc	r19, r25
    8c3c:	09 f4       	brne	.+2      	; 0x8c40 <udd_ep_trans_complet+0x200>
    8c3e:	65 c0       	rjmp	.+202    	; 0x8d0a <udd_ep_trans_complet+0x2ca>
    8c40:	ac 01       	movw	r20, r24
    8c42:	42 1b       	sub	r20, r18
    8c44:	53 0b       	sbc	r21, r19
    8c46:	9a 01       	movw	r18, r20
    8c48:	21 15       	cp	r18, r1
    8c4a:	54 e0       	ldi	r21, 0x04	; 4
    8c4c:	35 07       	cpc	r19, r21
    8c4e:	48 f0       	brcs	.+18     	; 0x8c62 <udd_ep_trans_complet+0x222>
    8c50:	2f ef       	ldi	r18, 0xFF	; 255
    8c52:	33 e0       	ldi	r19, 0x03	; 3
    8c54:	c9 01       	movw	r24, r18
    8c56:	b4 01       	movw	r22, r8
    8c58:	0e 94 7d 6e 	call	0xdcfa	; 0xdcfa <__udivmodhi4>
    8c5c:	28 1b       	sub	r18, r24
    8c5e:	39 0b       	sbc	r19, r25
    8c60:	06 c0       	rjmp	.+12     	; 0x8c6e <udd_ep_trans_complet+0x22e>
    8c62:	c9 01       	movw	r24, r18
    8c64:	b4 01       	movw	r22, r8
    8c66:	0e 94 7d 6e 	call	0xdcfa	; 0xdcfa <__udivmodhi4>
    8c6a:	28 1b       	sub	r18, r24
    8c6c:	39 0b       	sbc	r19, r25
    8c6e:	fe 01       	movw	r30, r28
    8c70:	ee 0f       	add	r30, r30
    8c72:	ff 1f       	adc	r31, r31
    8c74:	ee 0f       	add	r30, r30
    8c76:	ff 1f       	adc	r31, r31
    8c78:	ee 0f       	add	r30, r30
    8c7a:	ff 1f       	adc	r31, r31
    8c7c:	e8 5c       	subi	r30, 0xC8	; 200
    8c7e:	fb 4d       	sbci	r31, 0xDB	; 219
    8c80:	16 86       	std	Z+14, r1	; 0x0e
    8c82:	17 86       	std	Z+15, r1	; 0x0f
    8c84:	28 15       	cp	r18, r8
    8c86:	39 05       	cpc	r19, r9
    8c88:	00 f5       	brcc	.+64     	; 0x8cca <udd_ep_trans_complet+0x28a>
    8c8a:	d8 01       	movw	r26, r16
    8c8c:	8c 91       	ld	r24, X
    8c8e:	84 60       	ori	r24, 0x04	; 4
    8c90:	8c 93       	st	X, r24
    8c92:	b0 e4       	ldi	r27, 0x40	; 64
    8c94:	db 9e       	mul	r13, r27
    8c96:	c0 01       	movw	r24, r0
    8c98:	11 24       	eor	r1, r1
    8c9a:	81 5f       	subi	r24, 0xF1	; 241
    8c9c:	9c 4d       	sbci	r25, 0xDC	; 220
    8c9e:	fe 01       	movw	r30, r28
    8ca0:	ee 0f       	add	r30, r30
    8ca2:	ff 1f       	adc	r31, r31
    8ca4:	ee 0f       	add	r30, r30
    8ca6:	ff 1f       	adc	r31, r31
    8ca8:	ee 0f       	add	r30, r30
    8caa:	ff 1f       	adc	r31, r31
    8cac:	e8 5b       	subi	r30, 0xB8	; 184
    8cae:	fb 4d       	sbci	r31, 0xDB	; 219
    8cb0:	80 83       	st	Z, r24
    8cb2:	91 83       	std	Z+1, r25	; 0x01
    8cb4:	cc 0f       	add	r28, r28
    8cb6:	dd 1f       	adc	r29, r29
    8cb8:	cc 0f       	add	r28, r28
    8cba:	dd 1f       	adc	r29, r29
    8cbc:	cc 0f       	add	r28, r28
    8cbe:	dd 1f       	adc	r29, r29
    8cc0:	c8 5c       	subi	r28, 0xC8	; 200
    8cc2:	db 4d       	sbci	r29, 0xDB	; 219
    8cc4:	8a 8a       	std	Y+18, r8	; 0x12
    8cc6:	9b 8a       	std	Y+19, r9	; 0x13
    8cc8:	1c c0       	rjmp	.+56     	; 0x8d02 <udd_ep_trans_complet+0x2c2>
    8cca:	f8 01       	movw	r30, r16
    8ccc:	41 81       	ldd	r20, Z+1	; 0x01
    8cce:	52 81       	ldd	r21, Z+2	; 0x02
    8cd0:	85 81       	ldd	r24, Z+5	; 0x05
    8cd2:	96 81       	ldd	r25, Z+6	; 0x06
    8cd4:	84 0f       	add	r24, r20
    8cd6:	95 1f       	adc	r25, r21
    8cd8:	fe 01       	movw	r30, r28
    8cda:	ee 0f       	add	r30, r30
    8cdc:	ff 1f       	adc	r31, r31
    8cde:	ee 0f       	add	r30, r30
    8ce0:	ff 1f       	adc	r31, r31
    8ce2:	ee 0f       	add	r30, r30
    8ce4:	ff 1f       	adc	r31, r31
    8ce6:	e8 5b       	subi	r30, 0xB8	; 184
    8ce8:	fb 4d       	sbci	r31, 0xDB	; 219
    8cea:	80 83       	st	Z, r24
    8cec:	91 83       	std	Z+1, r25	; 0x01
    8cee:	cc 0f       	add	r28, r28
    8cf0:	dd 1f       	adc	r29, r29
    8cf2:	cc 0f       	add	r28, r28
    8cf4:	dd 1f       	adc	r29, r29
    8cf6:	cc 0f       	add	r28, r28
    8cf8:	dd 1f       	adc	r29, r29
    8cfa:	c8 5c       	subi	r28, 0xC8	; 200
    8cfc:	db 4d       	sbci	r29, 0xDB	; 219
    8cfe:	2a 8b       	std	Y+18, r18	; 0x12
    8d00:	3b 8b       	std	Y+19, r19	; 0x13
    8d02:	f7 01       	movw	r30, r14
    8d04:	02 e0       	ldi	r16, 0x02	; 2
    8d06:	06 93       	lac	Z, r16
    8d08:	13 c0       	rjmp	.+38     	; 0x8d30 <udd_ep_trans_complet+0x2f0>
    8d0a:	d8 01       	movw	r26, r16
    8d0c:	8c 91       	ld	r24, X
    8d0e:	80 ff       	sbrs	r24, 0
    8d10:	0f c0       	rjmp	.+30     	; 0x8d30 <udd_ep_trans_complet+0x2f0>
    8d12:	8e 7f       	andi	r24, 0xFE	; 254
    8d14:	8c 93       	st	X, r24
    8d16:	17 96       	adiw	r26, 0x07	; 7
    8d18:	ed 91       	ld	r30, X+
    8d1a:	fc 91       	ld	r31, X
    8d1c:	18 97       	sbiw	r26, 0x08	; 8
    8d1e:	30 97       	sbiw	r30, 0x00	; 0
    8d20:	39 f0       	breq	.+14     	; 0x8d30 <udd_ep_trans_complet+0x2f0>
    8d22:	15 96       	adiw	r26, 0x05	; 5
    8d24:	6d 91       	ld	r22, X+
    8d26:	7c 91       	ld	r23, X
    8d28:	16 97       	sbiw	r26, 0x06	; 6
    8d2a:	4d 2d       	mov	r20, r13
    8d2c:	80 e0       	ldi	r24, 0x00	; 0
    8d2e:	19 95       	eicall
    8d30:	df 91       	pop	r29
    8d32:	cf 91       	pop	r28
    8d34:	1f 91       	pop	r17
    8d36:	0f 91       	pop	r16
    8d38:	ff 90       	pop	r15
    8d3a:	ef 90       	pop	r14
    8d3c:	df 90       	pop	r13
    8d3e:	bf 90       	pop	r11
    8d40:	af 90       	pop	r10
    8d42:	9f 90       	pop	r9
    8d44:	8f 90       	pop	r8
    8d46:	08 95       	ret

00008d48 <udd_attach>:
    8d48:	1f 93       	push	r17
    8d4a:	cf 93       	push	r28
    8d4c:	df 93       	push	r29
    8d4e:	1f 92       	push	r1
    8d50:	cd b7       	in	r28, 0x3d	; 61
    8d52:	de b7       	in	r29, 0x3e	; 62
    8d54:	8f b7       	in	r24, 0x3f	; 63
    8d56:	89 83       	std	Y+1, r24	; 0x01
    8d58:	f8 94       	cli
    8d5a:	19 81       	ldd	r17, Y+1	; 0x01
    8d5c:	81 e0       	ldi	r24, 0x01	; 1
    8d5e:	cd dc       	rcall	.-1638   	; 0x86fa <udd_sleep_mode>
    8d60:	ea ec       	ldi	r30, 0xCA	; 202
    8d62:	f4 e0       	ldi	r31, 0x04	; 4
    8d64:	80 e4       	ldi	r24, 0x40	; 64
    8d66:	80 83       	st	Z, r24
    8d68:	80 e2       	ldi	r24, 0x20	; 32
    8d6a:	80 83       	st	Z, r24
    8d6c:	e1 ec       	ldi	r30, 0xC1	; 193
    8d6e:	f4 e0       	ldi	r31, 0x04	; 4
    8d70:	80 81       	ld	r24, Z
    8d72:	81 60       	ori	r24, 0x01	; 1
    8d74:	80 83       	st	Z, r24
    8d76:	a9 ec       	ldi	r26, 0xC9	; 201
    8d78:	b4 e0       	ldi	r27, 0x04	; 4
    8d7a:	8c 91       	ld	r24, X
    8d7c:	82 60       	ori	r24, 0x02	; 2
    8d7e:	8c 93       	st	X, r24
    8d80:	e8 ec       	ldi	r30, 0xC8	; 200
    8d82:	f4 e0       	ldi	r31, 0x04	; 4
    8d84:	80 81       	ld	r24, Z
    8d86:	80 64       	ori	r24, 0x40	; 64
    8d88:	80 83       	st	Z, r24
    8d8a:	8c 91       	ld	r24, X
    8d8c:	81 60       	ori	r24, 0x01	; 1
    8d8e:	8c 93       	st	X, r24
    8d90:	80 81       	ld	r24, Z
    8d92:	80 68       	ori	r24, 0x80	; 128
    8d94:	80 83       	st	Z, r24
    8d96:	1f bf       	out	0x3f, r17	; 63
    8d98:	0f 90       	pop	r0
    8d9a:	df 91       	pop	r29
    8d9c:	cf 91       	pop	r28
    8d9e:	1f 91       	pop	r17
    8da0:	08 95       	ret

00008da2 <udd_enable>:
    8da2:	0f 93       	push	r16
    8da4:	1f 93       	push	r17
    8da6:	cf 93       	push	r28
    8da8:	df 93       	push	r29
    8daa:	1f 92       	push	r1
    8dac:	1f 92       	push	r1
    8dae:	cd b7       	in	r28, 0x3d	; 61
    8db0:	de b7       	in	r29, 0x3e	; 62
    8db2:	00 e6       	ldi	r16, 0x60	; 96
    8db4:	10 e0       	ldi	r17, 0x00	; 0
    8db6:	f8 01       	movw	r30, r16
    8db8:	10 82       	st	Z, r1
    8dba:	80 e3       	ldi	r24, 0x30	; 48
    8dbc:	0e 94 a3 5e 	call	0xbd46	; 0xbd46 <sysclk_enable_usb>
    8dc0:	e0 ec       	ldi	r30, 0xC0	; 192
    8dc2:	f4 e0       	ldi	r31, 0x04	; 4
    8dc4:	80 81       	ld	r24, Z
    8dc6:	80 64       	ori	r24, 0x40	; 64
    8dc8:	80 83       	st	Z, r24
    8dca:	81 e0       	ldi	r24, 0x01	; 1
    8dcc:	f8 01       	movw	r30, r16
    8dce:	80 83       	st	Z, r24
    8dd0:	8f b7       	in	r24, 0x3f	; 63
    8dd2:	8a 83       	std	Y+2, r24	; 0x02
    8dd4:	f8 94       	cli
    8dd6:	1a 81       	ldd	r17, Y+2	; 0x02
    8dd8:	e8 e3       	ldi	r30, 0x38	; 56
    8dda:	f4 e2       	ldi	r31, 0x24	; 36
    8ddc:	15 86       	std	Z+13, r1	; 0x0d
    8dde:	15 8a       	std	Z+21, r1	; 0x15
    8de0:	15 8e       	std	Z+29, r1	; 0x1d
    8de2:	15 a2       	std	Z+37, r1	; 0x25
    8de4:	15 a6       	std	Z+45, r1	; 0x2d
    8de6:	15 aa       	std	Z+53, r1	; 0x35
    8de8:	ef ec       	ldi	r30, 0xCF	; 207
    8dea:	f3 e2       	ldi	r31, 0x23	; 35
    8dec:	80 81       	ld	r24, Z
    8dee:	8e 7f       	andi	r24, 0xFE	; 254
    8df0:	80 83       	st	Z, r24
    8df2:	e8 ed       	ldi	r30, 0xD8	; 216
    8df4:	f3 e2       	ldi	r31, 0x23	; 35
    8df6:	80 81       	ld	r24, Z
    8df8:	8e 7f       	andi	r24, 0xFE	; 254
    8dfa:	80 83       	st	Z, r24
    8dfc:	e1 ee       	ldi	r30, 0xE1	; 225
    8dfe:	f3 e2       	ldi	r31, 0x23	; 35
    8e00:	80 81       	ld	r24, Z
    8e02:	8e 7f       	andi	r24, 0xFE	; 254
    8e04:	80 83       	st	Z, r24
    8e06:	ea ee       	ldi	r30, 0xEA	; 234
    8e08:	f3 e2       	ldi	r31, 0x23	; 35
    8e0a:	80 81       	ld	r24, Z
    8e0c:	8e 7f       	andi	r24, 0xFE	; 254
    8e0e:	80 83       	st	Z, r24
    8e10:	6a e1       	ldi	r22, 0x1A	; 26
    8e12:	70 e0       	ldi	r23, 0x00	; 0
    8e14:	82 e0       	ldi	r24, 0x02	; 2
    8e16:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
    8e1a:	8f 3f       	cpi	r24, 0xFF	; 255
    8e1c:	19 f0       	breq	.+6      	; 0x8e24 <udd_enable+0x82>
    8e1e:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    8e22:	03 c0       	rjmp	.+6      	; 0x8e2a <udd_enable+0x88>
    8e24:	8f e1       	ldi	r24, 0x1F	; 31
    8e26:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    8e2a:	6b e1       	ldi	r22, 0x1B	; 27
    8e2c:	70 e0       	ldi	r23, 0x00	; 0
    8e2e:	82 e0       	ldi	r24, 0x02	; 2
    8e30:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
    8e34:	8f 3f       	cpi	r24, 0xFF	; 255
    8e36:	19 f0       	breq	.+6      	; 0x8e3e <udd_enable+0x9c>
    8e38:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    8e3c:	03 c0       	rjmp	.+6      	; 0x8e44 <udd_enable+0xa2>
    8e3e:	8f e1       	ldi	r24, 0x1F	; 31
    8e40:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    8e44:	e0 ec       	ldi	r30, 0xC0	; 192
    8e46:	f4 e0       	ldi	r31, 0x04	; 4
    8e48:	80 81       	ld	r24, Z
    8e4a:	82 60       	ori	r24, 0x02	; 2
    8e4c:	80 83       	st	Z, r24
    8e4e:	80 81       	ld	r24, Z
    8e50:	80 68       	ori	r24, 0x80	; 128
    8e52:	80 83       	st	Z, r24
    8e54:	80 81       	ld	r24, Z
    8e56:	80 61       	ori	r24, 0x10	; 16
    8e58:	80 83       	st	Z, r24
    8e5a:	84 e4       	ldi	r24, 0x44	; 68
    8e5c:	94 e2       	ldi	r25, 0x24	; 36
    8e5e:	86 83       	std	Z+6, r24	; 0x06
    8e60:	97 83       	std	Z+7, r25	; 0x07
    8e62:	80 81       	ld	r24, Z
    8e64:	80 62       	ori	r24, 0x20	; 32
    8e66:	80 83       	st	Z, r24
    8e68:	8f ef       	ldi	r24, 0xFF	; 255
    8e6a:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    8e6e:	e8 ec       	ldi	r30, 0xC8	; 200
    8e70:	f4 e0       	ldi	r31, 0x04	; 4
    8e72:	80 81       	ld	r24, Z
    8e74:	81 60       	ori	r24, 0x01	; 1
    8e76:	80 83       	st	Z, r24
    8e78:	10 92 78 24 	sts	0x2478, r1	; 0x802478 <udd_b_idle>
    8e7c:	80 91 8e 28 	lds	r24, 0x288E	; 0x80288e <sleepmgr_locks+0x5>
    8e80:	8f 3f       	cpi	r24, 0xFF	; 255
    8e82:	09 f4       	brne	.+2      	; 0x8e86 <udd_enable+0xe4>
    8e84:	ff cf       	rjmp	.-2      	; 0x8e84 <udd_enable+0xe2>
    8e86:	8f b7       	in	r24, 0x3f	; 63
    8e88:	89 83       	std	Y+1, r24	; 0x01
    8e8a:	f8 94       	cli
    8e8c:	99 81       	ldd	r25, Y+1	; 0x01
    8e8e:	e9 e8       	ldi	r30, 0x89	; 137
    8e90:	f8 e2       	ldi	r31, 0x28	; 40
    8e92:	85 81       	ldd	r24, Z+5	; 0x05
    8e94:	8f 5f       	subi	r24, 0xFF	; 255
    8e96:	85 83       	std	Z+5, r24	; 0x05
    8e98:	9f bf       	out	0x3f, r25	; 63
    8e9a:	56 df       	rcall	.-340    	; 0x8d48 <udd_attach>
    8e9c:	1f bf       	out	0x3f, r17	; 63
    8e9e:	0f 90       	pop	r0
    8ea0:	0f 90       	pop	r0
    8ea2:	df 91       	pop	r29
    8ea4:	cf 91       	pop	r28
    8ea6:	1f 91       	pop	r17
    8ea8:	0f 91       	pop	r16
    8eaa:	08 95       	ret

00008eac <udd_is_high_speed>:
    8eac:	80 e0       	ldi	r24, 0x00	; 0
    8eae:	08 95       	ret

00008eb0 <udd_set_address>:
    8eb0:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    8eb4:	08 95       	ret

00008eb6 <udd_getaddress>:
    8eb6:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    8eba:	08 95       	ret

00008ebc <udd_get_frame_number>:
    8ebc:	80 91 74 24 	lds	r24, 0x2474	; 0x802474 <udd_sram+0x3c>
    8ec0:	90 91 75 24 	lds	r25, 0x2475	; 0x802475 <udd_sram+0x3d>
    8ec4:	08 95       	ret

00008ec6 <udd_get_micro_frame_number>:
    8ec6:	80 e0       	ldi	r24, 0x00	; 0
    8ec8:	90 e0       	ldi	r25, 0x00	; 0
    8eca:	08 95       	ret

00008ecc <udd_set_setup_payload>:
    8ecc:	e9 e7       	ldi	r30, 0x79	; 121
    8ece:	f8 e2       	ldi	r31, 0x28	; 40
    8ed0:	80 87       	std	Z+8, r24	; 0x08
    8ed2:	91 87       	std	Z+9, r25	; 0x09
    8ed4:	62 87       	std	Z+10, r22	; 0x0a
    8ed6:	73 87       	std	Z+11, r23	; 0x0b
    8ed8:	08 95       	ret

00008eda <udd_ep_alloc>:
    8eda:	28 2f       	mov	r18, r24
    8edc:	2f 70       	andi	r18, 0x0F	; 15
    8ede:	30 e0       	ldi	r19, 0x00	; 0
    8ee0:	22 0f       	add	r18, r18
    8ee2:	33 1f       	adc	r19, r19
    8ee4:	08 2e       	mov	r0, r24
    8ee6:	00 0c       	add	r0, r0
    8ee8:	99 0b       	sbc	r25, r25
    8eea:	88 27       	eor	r24, r24
    8eec:	99 0f       	add	r25, r25
    8eee:	88 1f       	adc	r24, r24
    8ef0:	99 27       	eor	r25, r25
    8ef2:	82 0f       	add	r24, r18
    8ef4:	93 1f       	adc	r25, r19
    8ef6:	fc 01       	movw	r30, r24
    8ef8:	ee 0f       	add	r30, r30
    8efa:	ff 1f       	adc	r31, r31
    8efc:	ee 0f       	add	r30, r30
    8efe:	ff 1f       	adc	r31, r31
    8f00:	ee 0f       	add	r30, r30
    8f02:	ff 1f       	adc	r31, r31
    8f04:	e8 5c       	subi	r30, 0xC8	; 200
    8f06:	fb 4d       	sbci	r31, 0xDB	; 219
    8f08:	25 85       	ldd	r18, Z+13	; 0x0d
    8f0a:	20 7c       	andi	r18, 0xC0	; 192
    8f0c:	09 f0       	breq	.+2      	; 0x8f10 <udd_ep_alloc+0x36>
    8f0e:	69 c0       	rjmp	.+210    	; 0x8fe2 <udd_ep_alloc+0x108>
    8f10:	63 70       	andi	r22, 0x03	; 3
    8f12:	61 30       	cpi	r22, 0x01	; 1
    8f14:	11 f0       	breq	.+4      	; 0x8f1a <udd_ep_alloc+0x40>
    8f16:	18 f4       	brcc	.+6      	; 0x8f1e <udd_ep_alloc+0x44>
    8f18:	04 c0       	rjmp	.+8      	; 0x8f22 <udd_ep_alloc+0x48>
    8f1a:	60 ec       	ldi	r22, 0xC0	; 192
    8f1c:	03 c0       	rjmp	.+6      	; 0x8f24 <udd_ep_alloc+0x4a>
    8f1e:	60 e8       	ldi	r22, 0x80	; 128
    8f20:	01 c0       	rjmp	.+2      	; 0x8f24 <udd_ep_alloc+0x4a>
    8f22:	60 e4       	ldi	r22, 0x40	; 64
    8f24:	40 38       	cpi	r20, 0x80	; 128
    8f26:	51 05       	cpc	r21, r1
    8f28:	e9 f0       	breq	.+58     	; 0x8f64 <udd_ep_alloc+0x8a>
    8f2a:	50 f4       	brcc	.+20     	; 0x8f40 <udd_ep_alloc+0x66>
    8f2c:	40 32       	cpi	r20, 0x20	; 32
    8f2e:	51 05       	cpc	r21, r1
    8f30:	a9 f0       	breq	.+42     	; 0x8f5c <udd_ep_alloc+0x82>
    8f32:	40 34       	cpi	r20, 0x40	; 64
    8f34:	51 05       	cpc	r21, r1
    8f36:	a1 f0       	breq	.+40     	; 0x8f60 <udd_ep_alloc+0x86>
    8f38:	40 31       	cpi	r20, 0x10	; 16
    8f3a:	51 05       	cpc	r21, r1
    8f3c:	d9 f4       	brne	.+54     	; 0x8f74 <udd_ep_alloc+0x9a>
    8f3e:	0c c0       	rjmp	.+24     	; 0x8f58 <udd_ep_alloc+0x7e>
    8f40:	41 15       	cp	r20, r1
    8f42:	22 e0       	ldi	r18, 0x02	; 2
    8f44:	52 07       	cpc	r21, r18
    8f46:	91 f0       	breq	.+36     	; 0x8f6c <udd_ep_alloc+0x92>
    8f48:	4f 3f       	cpi	r20, 0xFF	; 255
    8f4a:	23 e0       	ldi	r18, 0x03	; 3
    8f4c:	52 07       	cpc	r21, r18
    8f4e:	81 f0       	breq	.+32     	; 0x8f70 <udd_ep_alloc+0x96>
    8f50:	41 15       	cp	r20, r1
    8f52:	51 40       	sbci	r21, 0x01	; 1
    8f54:	79 f4       	brne	.+30     	; 0x8f74 <udd_ep_alloc+0x9a>
    8f56:	08 c0       	rjmp	.+16     	; 0x8f68 <udd_ep_alloc+0x8e>
    8f58:	21 e0       	ldi	r18, 0x01	; 1
    8f5a:	0d c0       	rjmp	.+26     	; 0x8f76 <udd_ep_alloc+0x9c>
    8f5c:	22 e0       	ldi	r18, 0x02	; 2
    8f5e:	0b c0       	rjmp	.+22     	; 0x8f76 <udd_ep_alloc+0x9c>
    8f60:	23 e0       	ldi	r18, 0x03	; 3
    8f62:	09 c0       	rjmp	.+18     	; 0x8f76 <udd_ep_alloc+0x9c>
    8f64:	24 e0       	ldi	r18, 0x04	; 4
    8f66:	07 c0       	rjmp	.+14     	; 0x8f76 <udd_ep_alloc+0x9c>
    8f68:	25 e0       	ldi	r18, 0x05	; 5
    8f6a:	05 c0       	rjmp	.+10     	; 0x8f76 <udd_ep_alloc+0x9c>
    8f6c:	26 e0       	ldi	r18, 0x06	; 6
    8f6e:	03 c0       	rjmp	.+6      	; 0x8f76 <udd_ep_alloc+0x9c>
    8f70:	27 e0       	ldi	r18, 0x07	; 7
    8f72:	01 c0       	rjmp	.+2      	; 0x8f76 <udd_ep_alloc+0x9c>
    8f74:	20 e0       	ldi	r18, 0x00	; 0
    8f76:	fc 01       	movw	r30, r24
    8f78:	ee 0f       	add	r30, r30
    8f7a:	ff 1f       	adc	r31, r31
    8f7c:	ee 0f       	add	r30, r30
    8f7e:	ff 1f       	adc	r31, r31
    8f80:	ee 0f       	add	r30, r30
    8f82:	ff 1f       	adc	r31, r31
    8f84:	e8 5c       	subi	r30, 0xC8	; 200
    8f86:	fb 4d       	sbci	r31, 0xDB	; 219
    8f88:	15 86       	std	Z+13, r1	; 0x0d
    8f8a:	36 e0       	ldi	r19, 0x06	; 6
    8f8c:	34 87       	std	Z+12, r19	; 0x0c
    8f8e:	26 2b       	or	r18, r22
    8f90:	25 87       	std	Z+13, r18	; 0x0d
    8f92:	fc 01       	movw	r30, r24
    8f94:	ee 0f       	add	r30, r30
    8f96:	ff 1f       	adc	r31, r31
    8f98:	ee 0f       	add	r30, r30
    8f9a:	ff 1f       	adc	r31, r31
    8f9c:	ee 0f       	add	r30, r30
    8f9e:	ff 1f       	adc	r31, r31
    8fa0:	e8 5c       	subi	r30, 0xC8	; 200
    8fa2:	fb 4d       	sbci	r31, 0xDB	; 219
    8fa4:	25 85       	ldd	r18, Z+13	; 0x0d
    8fa6:	20 7c       	andi	r18, 0xC0	; 192
    8fa8:	20 3c       	cpi	r18, 0xC0	; 192
    8faa:	69 f4       	brne	.+26     	; 0x8fc6 <udd_ep_alloc+0xec>
    8fac:	fc 01       	movw	r30, r24
    8fae:	ee 0f       	add	r30, r30
    8fb0:	ff 1f       	adc	r31, r31
    8fb2:	ee 0f       	add	r30, r30
    8fb4:	ff 1f       	adc	r31, r31
    8fb6:	ee 0f       	add	r30, r30
    8fb8:	ff 1f       	adc	r31, r31
    8fba:	e8 5c       	subi	r30, 0xC8	; 200
    8fbc:	fb 4d       	sbci	r31, 0xDB	; 219
    8fbe:	25 85       	ldd	r18, Z+13	; 0x0d
    8fc0:	27 70       	andi	r18, 0x07	; 7
    8fc2:	27 30       	cpi	r18, 0x07	; 7
    8fc4:	81 f0       	breq	.+32     	; 0x8fe6 <udd_ep_alloc+0x10c>
    8fc6:	88 0f       	add	r24, r24
    8fc8:	99 1f       	adc	r25, r25
    8fca:	88 0f       	add	r24, r24
    8fcc:	99 1f       	adc	r25, r25
    8fce:	88 0f       	add	r24, r24
    8fd0:	99 1f       	adc	r25, r25
    8fd2:	fc 01       	movw	r30, r24
    8fd4:	e8 5c       	subi	r30, 0xC8	; 200
    8fd6:	fb 4d       	sbci	r31, 0xDB	; 219
    8fd8:	85 85       	ldd	r24, Z+13	; 0x0d
    8fda:	80 62       	ori	r24, 0x20	; 32
    8fdc:	85 87       	std	Z+13, r24	; 0x0d
    8fde:	81 e0       	ldi	r24, 0x01	; 1
    8fe0:	08 95       	ret
    8fe2:	80 e0       	ldi	r24, 0x00	; 0
    8fe4:	08 95       	ret
    8fe6:	81 e0       	ldi	r24, 0x01	; 1
    8fe8:	08 95       	ret

00008fea <udd_ep_is_halted>:
    8fea:	e8 2f       	mov	r30, r24
    8fec:	ef 70       	andi	r30, 0x0F	; 15
    8fee:	f0 e0       	ldi	r31, 0x00	; 0
    8ff0:	ee 0f       	add	r30, r30
    8ff2:	ff 1f       	adc	r31, r31
    8ff4:	08 2e       	mov	r0, r24
    8ff6:	00 0c       	add	r0, r0
    8ff8:	99 0b       	sbc	r25, r25
    8ffa:	88 27       	eor	r24, r24
    8ffc:	99 0f       	add	r25, r25
    8ffe:	88 1f       	adc	r24, r24
    9000:	99 27       	eor	r25, r25
    9002:	e8 0f       	add	r30, r24
    9004:	f9 1f       	adc	r31, r25
    9006:	ee 0f       	add	r30, r30
    9008:	ff 1f       	adc	r31, r31
    900a:	ee 0f       	add	r30, r30
    900c:	ff 1f       	adc	r31, r31
    900e:	ee 0f       	add	r30, r30
    9010:	ff 1f       	adc	r31, r31
    9012:	e8 5c       	subi	r30, 0xC8	; 200
    9014:	fb 4d       	sbci	r31, 0xDB	; 219
    9016:	85 85       	ldd	r24, Z+13	; 0x0d
    9018:	82 fb       	bst	r24, 2
    901a:	88 27       	eor	r24, r24
    901c:	80 f9       	bld	r24, 0
    901e:	08 95       	ret

00009020 <udd_ep_clear_halt>:
    9020:	0f 93       	push	r16
    9022:	28 2f       	mov	r18, r24
    9024:	2f 70       	andi	r18, 0x0F	; 15
    9026:	30 e0       	ldi	r19, 0x00	; 0
    9028:	a9 01       	movw	r20, r18
    902a:	44 0f       	add	r20, r20
    902c:	55 1f       	adc	r21, r21
    902e:	28 2f       	mov	r18, r24
    9030:	08 2e       	mov	r0, r24
    9032:	00 0c       	add	r0, r0
    9034:	33 0b       	sbc	r19, r19
    9036:	22 27       	eor	r18, r18
    9038:	33 0f       	add	r19, r19
    903a:	22 1f       	adc	r18, r18
    903c:	33 27       	eor	r19, r19
    903e:	24 0f       	add	r18, r20
    9040:	35 1f       	adc	r19, r21
    9042:	a9 01       	movw	r20, r18
    9044:	44 0f       	add	r20, r20
    9046:	55 1f       	adc	r21, r21
    9048:	44 0f       	add	r20, r20
    904a:	55 1f       	adc	r21, r21
    904c:	44 0f       	add	r20, r20
    904e:	55 1f       	adc	r21, r21
    9050:	fa 01       	movw	r30, r20
    9052:	ec 5b       	subi	r30, 0xBC	; 188
    9054:	fb 4d       	sbci	r31, 0xDB	; 219
    9056:	01 e0       	ldi	r16, 0x01	; 1
    9058:	06 93       	lac	Z, r16
    905a:	fa 01       	movw	r30, r20
    905c:	e8 5c       	subi	r30, 0xC8	; 200
    905e:	fb 4d       	sbci	r31, 0xDB	; 219
    9060:	95 85       	ldd	r25, Z+13	; 0x0d
    9062:	92 ff       	sbrs	r25, 2
    9064:	11 c0       	rjmp	.+34     	; 0x9088 <udd_ep_clear_halt+0x68>
    9066:	fa 01       	movw	r30, r20
    9068:	e8 5c       	subi	r30, 0xC8	; 200
    906a:	fb 4d       	sbci	r31, 0xDB	; 219
    906c:	95 85       	ldd	r25, Z+13	; 0x0d
    906e:	9b 7f       	andi	r25, 0xFB	; 251
    9070:	95 87       	std	Z+13, r25	; 0x0d
    9072:	59 dc       	rcall	.-1870   	; 0x8926 <udd_ep_get_job>
    9074:	fc 01       	movw	r30, r24
    9076:	80 81       	ld	r24, Z
    9078:	80 ff       	sbrs	r24, 0
    907a:	06 c0       	rjmp	.+12     	; 0x9088 <udd_ep_clear_halt+0x68>
    907c:	8e 7f       	andi	r24, 0xFE	; 254
    907e:	80 83       	st	Z, r24
    9080:	07 80       	ldd	r0, Z+7	; 0x07
    9082:	f0 85       	ldd	r31, Z+8	; 0x08
    9084:	e0 2d       	mov	r30, r0
    9086:	19 95       	eicall
    9088:	81 e0       	ldi	r24, 0x01	; 1
    908a:	0f 91       	pop	r16
    908c:	08 95       	ret

0000908e <udd_ep_run>:
    908e:	6f 92       	push	r6
    9090:	7f 92       	push	r7
    9092:	8f 92       	push	r8
    9094:	9f 92       	push	r9
    9096:	af 92       	push	r10
    9098:	bf 92       	push	r11
    909a:	cf 92       	push	r12
    909c:	df 92       	push	r13
    909e:	ef 92       	push	r14
    90a0:	ff 92       	push	r15
    90a2:	0f 93       	push	r16
    90a4:	1f 93       	push	r17
    90a6:	cf 93       	push	r28
    90a8:	df 93       	push	r29
    90aa:	1f 92       	push	r1
    90ac:	cd b7       	in	r28, 0x3d	; 61
    90ae:	de b7       	in	r29, 0x3e	; 62
    90b0:	78 2e       	mov	r7, r24
    90b2:	66 2e       	mov	r6, r22
    90b4:	4a 01       	movw	r8, r20
    90b6:	59 01       	movw	r10, r18
    90b8:	36 dc       	rcall	.-1940   	; 0x8926 <udd_ep_get_job>
    90ba:	6c 01       	movw	r12, r24
    90bc:	27 2d       	mov	r18, r7
    90be:	87 2d       	mov	r24, r7
    90c0:	8f 70       	andi	r24, 0x0F	; 15
    90c2:	e8 2e       	mov	r14, r24
    90c4:	f1 2c       	mov	r15, r1
    90c6:	c7 01       	movw	r24, r14
    90c8:	88 0f       	add	r24, r24
    90ca:	99 1f       	adc	r25, r25
    90cc:	e7 2c       	mov	r14, r7
    90ce:	07 2c       	mov	r0, r7
    90d0:	00 0c       	add	r0, r0
    90d2:	ff 08       	sbc	r15, r15
    90d4:	ee 24       	eor	r14, r14
    90d6:	ff 0c       	add	r15, r15
    90d8:	ee 1c       	adc	r14, r14
    90da:	ff 24       	eor	r15, r15
    90dc:	e8 0e       	add	r14, r24
    90de:	f9 1e       	adc	r15, r25
    90e0:	f7 01       	movw	r30, r14
    90e2:	ee 0f       	add	r30, r30
    90e4:	ff 1f       	adc	r31, r31
    90e6:	ee 0f       	add	r30, r30
    90e8:	ff 1f       	adc	r31, r31
    90ea:	ee 0f       	add	r30, r30
    90ec:	ff 1f       	adc	r31, r31
    90ee:	e8 5c       	subi	r30, 0xC8	; 200
    90f0:	fb 4d       	sbci	r31, 0xDB	; 219
    90f2:	85 85       	ldd	r24, Z+13	; 0x0d
    90f4:	80 7c       	andi	r24, 0xC0	; 192
    90f6:	09 f4       	brne	.+2      	; 0x90fa <udd_ep_run+0x6c>
    90f8:	82 c0       	rjmp	.+260    	; 0x91fe <udd_ep_run+0x170>
    90fa:	f7 01       	movw	r30, r14
    90fc:	ee 0f       	add	r30, r30
    90fe:	ff 1f       	adc	r31, r31
    9100:	ee 0f       	add	r30, r30
    9102:	ff 1f       	adc	r31, r31
    9104:	ee 0f       	add	r30, r30
    9106:	ff 1f       	adc	r31, r31
    9108:	e8 5c       	subi	r30, 0xC8	; 200
    910a:	fb 4d       	sbci	r31, 0xDB	; 219
    910c:	85 85       	ldd	r24, Z+13	; 0x0d
    910e:	80 7c       	andi	r24, 0xC0	; 192
    9110:	80 3c       	cpi	r24, 0xC0	; 192
    9112:	61 f0       	breq	.+24     	; 0x912c <udd_ep_run+0x9e>
    9114:	f7 01       	movw	r30, r14
    9116:	ee 0f       	add	r30, r30
    9118:	ff 1f       	adc	r31, r31
    911a:	ee 0f       	add	r30, r30
    911c:	ff 1f       	adc	r31, r31
    911e:	ee 0f       	add	r30, r30
    9120:	ff 1f       	adc	r31, r31
    9122:	e8 5c       	subi	r30, 0xC8	; 200
    9124:	fb 4d       	sbci	r31, 0xDB	; 219
    9126:	85 85       	ldd	r24, Z+13	; 0x0d
    9128:	82 fd       	sbrc	r24, 2
    912a:	6b c0       	rjmp	.+214    	; 0x9202 <udd_ep_run+0x174>
    912c:	8f b7       	in	r24, 0x3f	; 63
    912e:	89 83       	std	Y+1, r24	; 0x01
    9130:	f8 94       	cli
    9132:	89 81       	ldd	r24, Y+1	; 0x01
    9134:	f6 01       	movw	r30, r12
    9136:	90 81       	ld	r25, Z
    9138:	90 ff       	sbrs	r25, 0
    913a:	03 c0       	rjmp	.+6      	; 0x9142 <udd_ep_run+0xb4>
    913c:	8f bf       	out	0x3f, r24	; 63
    913e:	80 e0       	ldi	r24, 0x00	; 0
    9140:	61 c0       	rjmp	.+194    	; 0x9204 <udd_ep_run+0x176>
    9142:	f6 01       	movw	r30, r12
    9144:	90 81       	ld	r25, Z
    9146:	91 60       	ori	r25, 0x01	; 1
    9148:	90 83       	st	Z, r25
    914a:	8f bf       	out	0x3f, r24	; 63
    914c:	81 82       	std	Z+1, r8	; 0x01
    914e:	92 82       	std	Z+2, r9	; 0x02
    9150:	a3 82       	std	Z+3, r10	; 0x03
    9152:	b4 82       	std	Z+4, r11	; 0x04
    9154:	15 82       	std	Z+5, r1	; 0x05
    9156:	16 82       	std	Z+6, r1	; 0x06
    9158:	07 83       	std	Z+7, r16	; 0x07
    915a:	10 87       	std	Z+8, r17	; 0x08
    915c:	61 10       	cpse	r6, r1
    915e:	06 c0       	rjmp	.+12     	; 0x916c <udd_ep_run+0xde>
    9160:	91 e0       	ldi	r25, 0x01	; 1
    9162:	a1 14       	cp	r10, r1
    9164:	b1 04       	cpc	r11, r1
    9166:	19 f0       	breq	.+6      	; 0x916e <udd_ep_run+0xe0>
    9168:	90 e0       	ldi	r25, 0x00	; 0
    916a:	01 c0       	rjmp	.+2      	; 0x916e <udd_ep_run+0xe0>
    916c:	91 e0       	ldi	r25, 0x01	; 1
    916e:	f6 01       	movw	r30, r12
    9170:	80 81       	ld	r24, Z
    9172:	90 fb       	bst	r25, 0
    9174:	81 f9       	bld	r24, 1
    9176:	8b 7f       	andi	r24, 0xFB	; 251
    9178:	80 83       	st	Z, r24
    917a:	22 23       	and	r18, r18
    917c:	64 f4       	brge	.+24     	; 0x9196 <udd_ep_run+0x108>
    917e:	f7 01       	movw	r30, r14
    9180:	ee 0f       	add	r30, r30
    9182:	ff 1f       	adc	r31, r31
    9184:	ee 0f       	add	r30, r30
    9186:	ff 1f       	adc	r31, r31
    9188:	ee 0f       	add	r30, r30
    918a:	ff 1f       	adc	r31, r31
    918c:	e8 5c       	subi	r30, 0xC8	; 200
    918e:	fb 4d       	sbci	r31, 0xDB	; 219
    9190:	12 8a       	std	Z+18, r1	; 0x12
    9192:	13 8a       	std	Z+19, r1	; 0x13
    9194:	30 c0       	rjmp	.+96     	; 0x91f6 <udd_ep_run+0x168>
    9196:	f7 01       	movw	r30, r14
    9198:	ee 0f       	add	r30, r30
    919a:	ff 1f       	adc	r31, r31
    919c:	ee 0f       	add	r30, r30
    919e:	ff 1f       	adc	r31, r31
    91a0:	ee 0f       	add	r30, r30
    91a2:	ff 1f       	adc	r31, r31
    91a4:	e8 5c       	subi	r30, 0xC8	; 200
    91a6:	fb 4d       	sbci	r31, 0xDB	; 219
    91a8:	85 85       	ldd	r24, Z+13	; 0x0d
    91aa:	80 7c       	andi	r24, 0xC0	; 192
    91ac:	80 3c       	cpi	r24, 0xC0	; 192
    91ae:	b1 f4       	brne	.+44     	; 0x91dc <udd_ep_run+0x14e>
    91b0:	c7 01       	movw	r24, r14
    91b2:	88 0f       	add	r24, r24
    91b4:	99 1f       	adc	r25, r25
    91b6:	88 0f       	add	r24, r24
    91b8:	99 1f       	adc	r25, r25
    91ba:	88 0f       	add	r24, r24
    91bc:	99 1f       	adc	r25, r25
    91be:	8c 5b       	subi	r24, 0xBC	; 188
    91c0:	9b 4d       	sbci	r25, 0xDB	; 219
    91c2:	88 db       	rcall	.-2288   	; 0x88d4 <udd_ep_get_size>
    91c4:	bc 01       	movw	r22, r24
    91c6:	c5 01       	movw	r24, r10
    91c8:	0e 94 7d 6e 	call	0xdcfa	; 0xdcfa <__udivmodhi4>
    91cc:	89 2b       	or	r24, r25
    91ce:	31 f0       	breq	.+12     	; 0x91dc <udd_ep_run+0x14e>
    91d0:	f6 01       	movw	r30, r12
    91d2:	80 81       	ld	r24, Z
    91d4:	8e 7f       	andi	r24, 0xFE	; 254
    91d6:	80 83       	st	Z, r24
    91d8:	80 e0       	ldi	r24, 0x00	; 0
    91da:	14 c0       	rjmp	.+40     	; 0x9204 <udd_ep_run+0x176>
    91dc:	f7 01       	movw	r30, r14
    91de:	ee 0f       	add	r30, r30
    91e0:	ff 1f       	adc	r31, r31
    91e2:	ee 0f       	add	r30, r30
    91e4:	ff 1f       	adc	r31, r31
    91e6:	ee 0f       	add	r30, r30
    91e8:	ff 1f       	adc	r31, r31
    91ea:	e8 5c       	subi	r30, 0xC8	; 200
    91ec:	fb 4d       	sbci	r31, 0xDB	; 219
    91ee:	16 86       	std	Z+14, r1	; 0x0e
    91f0:	17 86       	std	Z+15, r1	; 0x0f
    91f2:	12 8a       	std	Z+18, r1	; 0x12
    91f4:	13 8a       	std	Z+19, r1	; 0x13
    91f6:	87 2d       	mov	r24, r7
    91f8:	23 dc       	rcall	.-1978   	; 0x8a40 <udd_ep_trans_complet>
    91fa:	81 e0       	ldi	r24, 0x01	; 1
    91fc:	03 c0       	rjmp	.+6      	; 0x9204 <udd_ep_run+0x176>
    91fe:	80 e0       	ldi	r24, 0x00	; 0
    9200:	01 c0       	rjmp	.+2      	; 0x9204 <udd_ep_run+0x176>
    9202:	80 e0       	ldi	r24, 0x00	; 0
    9204:	0f 90       	pop	r0
    9206:	df 91       	pop	r29
    9208:	cf 91       	pop	r28
    920a:	1f 91       	pop	r17
    920c:	0f 91       	pop	r16
    920e:	ff 90       	pop	r15
    9210:	ef 90       	pop	r14
    9212:	df 90       	pop	r13
    9214:	cf 90       	pop	r12
    9216:	bf 90       	pop	r11
    9218:	af 90       	pop	r10
    921a:	9f 90       	pop	r9
    921c:	8f 90       	pop	r8
    921e:	7f 90       	pop	r7
    9220:	6f 90       	pop	r6
    9222:	08 95       	ret

00009224 <udd_ep_abort>:
    9224:	ff 92       	push	r15
    9226:	0f 93       	push	r16
    9228:	1f 93       	push	r17
    922a:	cf 93       	push	r28
    922c:	df 93       	push	r29
    922e:	18 2f       	mov	r17, r24
    9230:	c8 2f       	mov	r28, r24
    9232:	cf 70       	andi	r28, 0x0F	; 15
    9234:	d0 e0       	ldi	r29, 0x00	; 0
    9236:	ce 01       	movw	r24, r28
    9238:	88 0f       	add	r24, r24
    923a:	99 1f       	adc	r25, r25
    923c:	c1 2f       	mov	r28, r17
    923e:	01 2e       	mov	r0, r17
    9240:	00 0c       	add	r0, r0
    9242:	dd 0b       	sbc	r29, r29
    9244:	cc 27       	eor	r28, r28
    9246:	dd 0f       	add	r29, r29
    9248:	cc 1f       	adc	r28, r28
    924a:	dd 27       	eor	r29, r29
    924c:	c8 0f       	add	r28, r24
    924e:	d9 1f       	adc	r29, r25
    9250:	81 2f       	mov	r24, r17
    9252:	69 db       	rcall	.-2350   	; 0x8926 <udd_ep_get_job>
    9254:	dc 01       	movw	r26, r24
    9256:	fe 01       	movw	r30, r28
    9258:	ee 0f       	add	r30, r30
    925a:	ff 1f       	adc	r31, r31
    925c:	ee 0f       	add	r30, r30
    925e:	ff 1f       	adc	r31, r31
    9260:	ee 0f       	add	r30, r30
    9262:	ff 1f       	adc	r31, r31
    9264:	ec 5b       	subi	r30, 0xBC	; 188
    9266:	fb 4d       	sbci	r31, 0xDB	; 219
    9268:	02 e0       	ldi	r16, 0x02	; 2
    926a:	05 93       	las	Z, r16
    926c:	8c 91       	ld	r24, X
    926e:	80 ff       	sbrs	r24, 0
    9270:	22 c0       	rjmp	.+68     	; 0x92b6 <udd_ep_abort+0x92>
    9272:	8e 7f       	andi	r24, 0xFE	; 254
    9274:	8c 93       	st	X, r24
    9276:	17 96       	adiw	r26, 0x07	; 7
    9278:	ed 91       	ld	r30, X+
    927a:	fc 91       	ld	r31, X
    927c:	18 97       	sbiw	r26, 0x08	; 8
    927e:	30 97       	sbiw	r30, 0x00	; 0
    9280:	d1 f0       	breq	.+52     	; 0x92b6 <udd_ep_abort+0x92>
    9282:	11 23       	and	r17, r17
    9284:	5c f4       	brge	.+22     	; 0x929c <udd_ep_abort+0x78>
    9286:	cc 0f       	add	r28, r28
    9288:	dd 1f       	adc	r29, r29
    928a:	cc 0f       	add	r28, r28
    928c:	dd 1f       	adc	r29, r29
    928e:	cc 0f       	add	r28, r28
    9290:	dd 1f       	adc	r29, r29
    9292:	c8 5c       	subi	r28, 0xC8	; 200
    9294:	db 4d       	sbci	r29, 0xDB	; 219
    9296:	6a 89       	ldd	r22, Y+18	; 0x12
    9298:	7b 89       	ldd	r23, Y+19	; 0x13
    929a:	0a c0       	rjmp	.+20     	; 0x92b0 <udd_ep_abort+0x8c>
    929c:	cc 0f       	add	r28, r28
    929e:	dd 1f       	adc	r29, r29
    92a0:	cc 0f       	add	r28, r28
    92a2:	dd 1f       	adc	r29, r29
    92a4:	cc 0f       	add	r28, r28
    92a6:	dd 1f       	adc	r29, r29
    92a8:	c8 5c       	subi	r28, 0xC8	; 200
    92aa:	db 4d       	sbci	r29, 0xDB	; 219
    92ac:	6e 85       	ldd	r22, Y+14	; 0x0e
    92ae:	7f 85       	ldd	r23, Y+15	; 0x0f
    92b0:	41 2f       	mov	r20, r17
    92b2:	81 e0       	ldi	r24, 0x01	; 1
    92b4:	19 95       	eicall
    92b6:	df 91       	pop	r29
    92b8:	cf 91       	pop	r28
    92ba:	1f 91       	pop	r17
    92bc:	0f 91       	pop	r16
    92be:	ff 90       	pop	r15
    92c0:	08 95       	ret

000092c2 <udd_ep_free>:
    92c2:	cf 93       	push	r28
    92c4:	c8 2f       	mov	r28, r24
    92c6:	ae df       	rcall	.-164    	; 0x9224 <udd_ep_abort>
    92c8:	ec 2f       	mov	r30, r28
    92ca:	ef 70       	andi	r30, 0x0F	; 15
    92cc:	f0 e0       	ldi	r31, 0x00	; 0
    92ce:	ee 0f       	add	r30, r30
    92d0:	ff 1f       	adc	r31, r31
    92d2:	8c 2f       	mov	r24, r28
    92d4:	cc 0f       	add	r28, r28
    92d6:	99 0b       	sbc	r25, r25
    92d8:	88 27       	eor	r24, r24
    92da:	99 0f       	add	r25, r25
    92dc:	88 1f       	adc	r24, r24
    92de:	99 27       	eor	r25, r25
    92e0:	e8 0f       	add	r30, r24
    92e2:	f9 1f       	adc	r31, r25
    92e4:	ee 0f       	add	r30, r30
    92e6:	ff 1f       	adc	r31, r31
    92e8:	ee 0f       	add	r30, r30
    92ea:	ff 1f       	adc	r31, r31
    92ec:	ee 0f       	add	r30, r30
    92ee:	ff 1f       	adc	r31, r31
    92f0:	e8 5c       	subi	r30, 0xC8	; 200
    92f2:	fb 4d       	sbci	r31, 0xDB	; 219
    92f4:	15 86       	std	Z+13, r1	; 0x0d
    92f6:	cf 91       	pop	r28
    92f8:	08 95       	ret

000092fa <udd_ep_set_halt>:
    92fa:	e8 2f       	mov	r30, r24
    92fc:	ef 70       	andi	r30, 0x0F	; 15
    92fe:	f0 e0       	ldi	r31, 0x00	; 0
    9300:	ee 0f       	add	r30, r30
    9302:	ff 1f       	adc	r31, r31
    9304:	28 2f       	mov	r18, r24
    9306:	08 2e       	mov	r0, r24
    9308:	00 0c       	add	r0, r0
    930a:	33 0b       	sbc	r19, r19
    930c:	22 27       	eor	r18, r18
    930e:	33 0f       	add	r19, r19
    9310:	22 1f       	adc	r18, r18
    9312:	33 27       	eor	r19, r19
    9314:	e2 0f       	add	r30, r18
    9316:	f3 1f       	adc	r31, r19
    9318:	ee 0f       	add	r30, r30
    931a:	ff 1f       	adc	r31, r31
    931c:	ee 0f       	add	r30, r30
    931e:	ff 1f       	adc	r31, r31
    9320:	ee 0f       	add	r30, r30
    9322:	ff 1f       	adc	r31, r31
    9324:	e8 5c       	subi	r30, 0xC8	; 200
    9326:	fb 4d       	sbci	r31, 0xDB	; 219
    9328:	95 85       	ldd	r25, Z+13	; 0x0d
    932a:	94 60       	ori	r25, 0x04	; 4
    932c:	95 87       	std	Z+13, r25	; 0x0d
    932e:	7a df       	rcall	.-268    	; 0x9224 <udd_ep_abort>
    9330:	81 e0       	ldi	r24, 0x01	; 1
    9332:	08 95       	ret

00009334 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    9334:	1f 92       	push	r1
    9336:	0f 92       	push	r0
    9338:	0f b6       	in	r0, 0x3f	; 63
    933a:	0f 92       	push	r0
    933c:	11 24       	eor	r1, r1
    933e:	0b b6       	in	r0, 0x3b	; 59
    9340:	0f 92       	push	r0
    9342:	0f 93       	push	r16
    9344:	2f 93       	push	r18
    9346:	3f 93       	push	r19
    9348:	4f 93       	push	r20
    934a:	5f 93       	push	r21
    934c:	6f 93       	push	r22
    934e:	7f 93       	push	r23
    9350:	8f 93       	push	r24
    9352:	9f 93       	push	r25
    9354:	af 93       	push	r26
    9356:	bf 93       	push	r27
    9358:	ef 93       	push	r30
    935a:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    935c:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    9360:	88 23       	and	r24, r24
    9362:	34 f4       	brge	.+12     	; 0x9370 <__vector_125+0x3c>
		udd_ack_start_of_frame_event();
    9364:	80 e8       	ldi	r24, 0x80	; 128
    9366:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    936a:	0e 94 9e 63 	call	0xc73c	; 0xc73c <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    936e:	8a c0       	rjmp	.+276    	; 0x9484 <__vector_125+0x150>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    9370:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    9374:	82 ff       	sbrs	r24, 2
    9376:	20 c0       	rjmp	.+64     	; 0x93b8 <__vector_125+0x84>
		udd_ack_underflow_event();
    9378:	84 e0       	ldi	r24, 0x04	; 4
    937a:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    937e:	80 91 4c 24 	lds	r24, 0x244C	; 0x80244c <udd_sram+0x14>
    9382:	86 ff       	sbrs	r24, 6
    9384:	7f c0       	rjmp	.+254    	; 0x9484 <__vector_125+0x150>
	udd_control_out_ack_tc();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    9386:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    938a:	81 fd       	sbrc	r24, 1
    938c:	7b c0       	rjmp	.+246    	; 0x9484 <__vector_125+0x150>
    938e:	e6 da       	rcall	.-2612   	; 0x895c <udd_ctrl_interrupt_tc_setup>
    9390:	81 11       	cpse	r24, r1
    9392:	78 c0       	rjmp	.+240    	; 0x9484 <__vector_125+0x150>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    9394:	80 91 37 24 	lds	r24, 0x2437	; 0x802437 <udd_ep_control_state>
    9398:	81 30       	cpi	r24, 0x01	; 1
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    939a:	11 f4       	brne	.+4      	; 0x93a0 <__vector_125+0x6c>
    939c:	19 da       	rcall	.-3022   	; 0x87d0 <udd_ctrl_send_zlp_in>
    939e:	72 c0       	rjmp	.+228    	; 0x9484 <__vector_125+0x150>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    93a0:	84 30       	cpi	r24, 0x04	; 4
    93a2:	09 f0       	breq	.+2      	; 0x93a6 <__vector_125+0x72>
    93a4:	6f c0       	rjmp	.+222    	; 0x9484 <__vector_125+0x150>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    93a6:	ed e4       	ldi	r30, 0x4D	; 77
    93a8:	f4 e2       	ldi	r31, 0x24	; 36
    93aa:	04 e0       	ldi	r16, 0x04	; 4
    93ac:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    93ae:	e5 e4       	ldi	r30, 0x45	; 69
    93b0:	f4 e2       	ldi	r31, 0x24	; 36
    93b2:	04 e0       	ldi	r16, 0x04	; 4
    93b4:	05 93       	las	Z, r16
    93b6:	66 c0       	rjmp	.+204    	; 0x9484 <__vector_125+0x150>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    93b8:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    93bc:	81 ff       	sbrs	r24, 1
    93be:	5d c0       	rjmp	.+186    	; 0x947a <__vector_125+0x146>
		udd_ack_overflow_event();
    93c0:	82 e0       	ldi	r24, 0x02	; 2
    93c2:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    93c6:	80 91 44 24 	lds	r24, 0x2444	; 0x802444 <udd_sram+0xc>
    93ca:	86 ff       	sbrs	r24, 6
    93cc:	5b c0       	rjmp	.+182    	; 0x9484 <__vector_125+0x150>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    93ce:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    93d2:	81 fd       	sbrc	r24, 1
    93d4:	57 c0       	rjmp	.+174    	; 0x9484 <__vector_125+0x150>
    93d6:	c2 da       	rcall	.-2684   	; 0x895c <udd_ctrl_interrupt_tc_setup>
    93d8:	81 11       	cpse	r24, r1
    93da:	54 c0       	rjmp	.+168    	; 0x9484 <__vector_125+0x150>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    93dc:	80 91 37 24 	lds	r24, 0x2437	; 0x802437 <udd_ep_control_state>
    93e0:	82 30       	cpi	r24, 0x02	; 2
    93e2:	41 f4       	brne	.+16     	; 0x93f4 <__vector_125+0xc0>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    93e4:	84 e0       	ldi	r24, 0x04	; 4
    93e6:	80 93 37 24 	sts	0x2437, r24	; 0x802437 <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    93ea:	e4 e4       	ldi	r30, 0x44	; 68
    93ec:	f4 e2       	ldi	r31, 0x24	; 36
    93ee:	02 e0       	ldi	r16, 0x02	; 2
    93f0:	06 93       	lac	Z, r16
    93f2:	48 c0       	rjmp	.+144    	; 0x9484 <__vector_125+0x150>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    93f4:	83 30       	cpi	r24, 0x03	; 3
    93f6:	09 f0       	breq	.+2      	; 0x93fa <__vector_125+0xc6>
    93f8:	45 c0       	rjmp	.+138    	; 0x9484 <__vector_125+0x150>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    93fa:	ed e4       	ldi	r30, 0x4D	; 77
    93fc:	f4 e2       	ldi	r31, 0x24	; 36
    93fe:	04 e0       	ldi	r16, 0x04	; 4
    9400:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    9402:	e5 e4       	ldi	r30, 0x45	; 69
    9404:	f4 e2       	ldi	r31, 0x24	; 36
    9406:	04 e0       	ldi	r16, 0x04	; 4
    9408:	05 93       	las	Z, r16
    940a:	3c c0       	rjmp	.+120    	; 0x9484 <__vector_125+0x150>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    940c:	80 e1       	ldi	r24, 0x10	; 16
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    940e:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
			udd_ep_abort(i | USB_EP_DIR_IN);
    9412:	81 e0       	ldi	r24, 0x01	; 1
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    9414:	07 df       	rcall	.-498    	; 0x9224 <udd_ep_abort>
    9416:	81 e8       	ldi	r24, 0x81	; 129
    9418:	05 df       	rcall	.-502    	; 0x9224 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    941a:	82 e0       	ldi	r24, 0x02	; 2
    941c:	03 df       	rcall	.-506    	; 0x9224 <udd_ep_abort>
    941e:	82 e8       	ldi	r24, 0x82	; 130
		}
#endif
		udc_reset();
    9420:	01 df       	rcall	.-510    	; 0x9224 <udd_ep_abort>
    9422:	0e 94 74 63 	call	0xc6e8	; 0xc6e8 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    9426:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    942a:	e8 e3       	ldi	r30, 0x38	; 56
    942c:	f4 e2       	ldi	r31, 0x24	; 36
	udd_endpoint_clear_status(ep_ctrl);
    942e:	15 86       	std	Z+13, r1	; 0x0d
    9430:	96 e0       	ldi	r25, 0x06	; 6
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    9432:	94 87       	std	Z+12, r25	; 0x0c
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
	udd_endpoint_clear_status(ep_ctrl);
    9434:	83 e4       	ldi	r24, 0x43	; 67
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    9436:	85 87       	std	Z+13, r24	; 0x0d
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    9438:	15 8a       	std	Z+21, r1	; 0x15
    943a:	94 8b       	std	Z+20, r25	; 0x14
    943c:	85 8b       	std	Z+21, r24	; 0x15
    943e:	83 ef       	ldi	r24, 0xF3	; 243
		// Reset endpoint control management
		udd_ctrl_init();
    9440:	93 e2       	ldi	r25, 0x23	; 35
    9442:	80 8b       	std	Z+16, r24	; 0x10
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_suspend_event()) {
    9444:	91 8b       	std	Z+17, r25	; 0x11
    9446:	91 d9       	rcall	.-3294   	; 0x876a <udd_ctrl_init>
    9448:	1d c0       	rjmp	.+58     	; 0x9484 <__vector_125+0x150>
		udd_ack_suspend_event();
    944a:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    944e:	86 ff       	sbrs	r24, 6
		udd_sleep_mode(false); // Enter in SUSPEND mode
    9450:	08 c0       	rjmp	.+16     	; 0x9462 <__vector_125+0x12e>
    9452:	80 e4       	ldi	r24, 0x40	; 64
    9454:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_resume_event()) {
    9458:	80 e0       	ldi	r24, 0x00	; 0
    945a:	4f d9       	rcall	.-3426   	; 0x86fa <udd_sleep_mode>
    945c:	0e 94 62 57 	call	0xaec4	; 0xaec4 <usb_callback_suspend_action>
		udd_ack_resume_event();
    9460:	11 c0       	rjmp	.+34     	; 0x9484 <__vector_125+0x150>
    9462:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		udd_sleep_mode(true); // Enter in power reduction mode
    9466:	85 ff       	sbrs	r24, 5
    9468:	0d c0       	rjmp	.+26     	; 0x9484 <__vector_125+0x150>
    946a:	80 e2       	ldi	r24, 0x20	; 32
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    946c:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#endif
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
    9470:	81 e0       	ldi	r24, 0x01	; 1
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    9472:	43 d9       	rcall	.-3450   	; 0x86fa <udd_sleep_mode>
    9474:	0e 94 73 57 	call	0xaee6	; 0xaee6 <usb_callback_resume_action>
    9478:	05 c0       	rjmp	.+10     	; 0x9484 <__vector_125+0x150>
    947a:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    947e:	84 fd       	sbrc	r24, 4
    9480:	c5 cf       	rjmp	.-118    	; 0x940c <__vector_125+0xd8>
    9482:	e3 cf       	rjmp	.-58     	; 0x944a <__vector_125+0x116>
    9484:	ff 91       	pop	r31
    9486:	ef 91       	pop	r30
    9488:	bf 91       	pop	r27
    948a:	af 91       	pop	r26
    948c:	9f 91       	pop	r25
    948e:	8f 91       	pop	r24
    9490:	7f 91       	pop	r23
    9492:	6f 91       	pop	r22
    9494:	5f 91       	pop	r21
    9496:	4f 91       	pop	r20
    9498:	3f 91       	pop	r19
    949a:	2f 91       	pop	r18
    949c:	0f 91       	pop	r16
    949e:	0f 90       	pop	r0
    94a0:	0b be       	out	0x3b, r0	; 59
    94a2:	0f 90       	pop	r0
    94a4:	0f be       	out	0x3f, r0	; 63
    94a6:	0f 90       	pop	r0
    94a8:	1f 90       	pop	r1
    94aa:	18 95       	reti

000094ac <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    94ac:	1f 92       	push	r1
    94ae:	0f 92       	push	r0
    94b0:	0f b6       	in	r0, 0x3f	; 63
    94b2:	0f 92       	push	r0
    94b4:	11 24       	eor	r1, r1
    94b6:	0b b6       	in	r0, 0x3b	; 59
    94b8:	0f 92       	push	r0
    94ba:	0f 93       	push	r16
    94bc:	1f 93       	push	r17
    94be:	2f 93       	push	r18
    94c0:	3f 93       	push	r19
    94c2:	4f 93       	push	r20
    94c4:	5f 93       	push	r21
    94c6:	6f 93       	push	r22
    94c8:	7f 93       	push	r23
    94ca:	8f 93       	push	r24
    94cc:	9f 93       	push	r25
    94ce:	af 93       	push	r26
    94d0:	bf 93       	push	r27
    94d2:	cf 93       	push	r28
    94d4:	df 93       	push	r29
    94d6:	ef 93       	push	r30
    94d8:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    94da:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    94de:	81 fd       	sbrc	r24, 1
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    94e0:	03 c0       	rjmp	.+6      	; 0x94e8 <__vector_126+0x3c>
    94e2:	3c da       	rcall	.-2952   	; 0x895c <udd_ctrl_interrupt_tc_setup>
    94e4:	81 11       	cpse	r24, r1
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    94e6:	c4 c0       	rjmp	.+392    	; 0x9670 <__vector_126+0x1c4>
    94e8:	82 e0       	ldi	r24, 0x02	; 2
    94ea:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    94ee:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    94f2:	81 95       	neg	r24
    94f4:	88 0f       	add	r24, r24
    94f6:	e4 e4       	ldi	r30, 0x44	; 68
    94f8:	f4 e2       	ldi	r31, 0x24	; 36
    94fa:	e8 1b       	sub	r30, r24
    94fc:	f1 09       	sbc	r31, r1
    94fe:	20 81       	ld	r18, Z
    9500:	31 81       	ldd	r19, Z+1	; 0x01
    9502:	24 54       	subi	r18, 0x44	; 68
    9504:	34 42       	sbci	r19, 0x24	; 36
    9506:	36 95       	lsr	r19
    9508:	27 95       	ror	r18
    950a:	36 95       	lsr	r19
    950c:	27 95       	ror	r18
    950e:	36 95       	lsr	r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    9510:	27 95       	ror	r18
    9512:	82 2f       	mov	r24, r18
    9514:	86 95       	lsr	r24
    9516:	20 fd       	sbrc	r18, 0
    9518:	02 c0       	rjmp	.+4      	; 0x951e <__vector_126+0x72>
    951a:	90 e0       	ldi	r25, 0x00	; 0
    951c:	01 c0       	rjmp	.+2      	; 0x9520 <__vector_126+0x74>
    951e:	90 e8       	ldi	r25, 0x80	; 128
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    9520:	89 0f       	add	r24, r25
    9522:	e8 2f       	mov	r30, r24
    9524:	ef 70       	andi	r30, 0x0F	; 15
    9526:	f0 e0       	ldi	r31, 0x00	; 0
    9528:	ee 0f       	add	r30, r30
    952a:	ff 1f       	adc	r31, r31
    952c:	28 2f       	mov	r18, r24
    952e:	08 2e       	mov	r0, r24
    9530:	00 0c       	add	r0, r0
    9532:	33 0b       	sbc	r19, r19
    9534:	22 27       	eor	r18, r18
    9536:	33 0f       	add	r19, r19
    9538:	22 1f       	adc	r18, r18
    953a:	33 27       	eor	r19, r19
    953c:	e2 0f       	add	r30, r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    953e:	f3 1f       	adc	r31, r19
    9540:	df 01       	movw	r26, r30
    9542:	aa 0f       	add	r26, r26
    9544:	bb 1f       	adc	r27, r27
    9546:	aa 0f       	add	r26, r26
    9548:	bb 1f       	adc	r27, r27
    954a:	aa 0f       	add	r26, r26
    954c:	bb 1f       	adc	r27, r27
    954e:	a8 5c       	subi	r26, 0xC8	; 200
    9550:	bb 4d       	sbci	r27, 0xDB	; 219
    9552:	1c 96       	adiw	r26, 0x0c	; 12
    9554:	9c 91       	ld	r25, X
    9556:	95 ff       	sbrs	r25, 5
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    9558:	8b c0       	rjmp	.+278    	; 0x9670 <__vector_126+0x1c4>
    955a:	ee 0f       	add	r30, r30
    955c:	ff 1f       	adc	r31, r31
    955e:	ee 0f       	add	r30, r30
    9560:	ff 1f       	adc	r31, r31
    9562:	ee 0f       	add	r30, r30
    9564:	ff 1f       	adc	r31, r31
    9566:	ec 5b       	subi	r30, 0xBC	; 188
    9568:	fb 4d       	sbci	r31, 0xDB	; 219
    956a:	00 e2       	ldi	r16, 0x20	; 32

	// Check status on control endpoint
	if (ep == 0) {
    956c:	06 93       	lac	Z, r16
    956e:	81 11       	cpse	r24, r1

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    9570:	7a c0       	rjmp	.+244    	; 0x9666 <__vector_126+0x1ba>
    9572:	80 91 37 24 	lds	r24, 0x2437	; 0x802437 <udd_ep_control_state>
		// Valid end of setup request
		udd_ctrl_endofrequest();
		// Reinitializes control endpoint management
		udd_ctrl_init();
    9576:	84 30       	cpi	r24, 0x04	; 4
    9578:	19 f4       	brne	.+6      	; 0x9580 <__vector_126+0xd4>
    957a:	38 d9       	rcall	.-3472   	; 0x87ec <udd_ctrl_endofrequest>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    957c:	f6 d8       	rcall	.-3604   	; 0x876a <udd_ctrl_init>
    957e:	78 c0       	rjmp	.+240    	; 0x9670 <__vector_126+0x1c4>
    9580:	00 91 46 24 	lds	r16, 0x2446	; 0x802446 <udd_sram+0xe>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    9584:	10 91 47 24 	lds	r17, 0x2447	; 0x802447 <udd_sram+0xf>
    9588:	80 91 83 28 	lds	r24, 0x2883	; 0x802883 <udd_g_ctrlreq+0xa>
    958c:	90 91 84 28 	lds	r25, 0x2884	; 0x802884 <udd_g_ctrlreq+0xb>
    9590:	c0 91 33 24 	lds	r28, 0x2433	; 0x802433 <udd_ctrl_payload_nb_trans>
    9594:	d0 91 34 24 	lds	r29, 0x2434	; 0x802434 <udd_ctrl_payload_nb_trans+0x1>
    9598:	98 01       	movw	r18, r16
    959a:	2c 0f       	add	r18, r28
    959c:	3d 1f       	adc	r19, r29
    959e:	82 17       	cp	r24, r18
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    95a0:	93 07       	cpc	r25, r19
    95a2:	18 f4       	brcc	.+6      	; 0x95aa <__vector_126+0xfe>
    95a4:	8c 01       	movw	r16, r24
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    95a6:	0c 1b       	sub	r16, r28
    95a8:	1d 0b       	sbc	r17, r29
    95aa:	80 91 81 28 	lds	r24, 0x2881	; 0x802881 <udd_g_ctrlreq+0x8>
    95ae:	90 91 82 28 	lds	r25, 0x2882	; 0x802882 <udd_g_ctrlreq+0x9>
    95b2:	a8 01       	movw	r20, r16
    95b4:	63 ef       	ldi	r22, 0xF3	; 243
    95b6:	73 e2       	ldi	r23, 0x23	; 35
    95b8:	8c 0f       	add	r24, r28
    95ba:	9d 1f       	adc	r25, r29
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    95bc:	0e 94 cf 71 	call	0xe39e	; 0xe39e <memcpy>
    95c0:	c0 0f       	add	r28, r16
    95c2:	d1 1f       	adc	r29, r17
    95c4:	c0 93 33 24 	sts	0x2433, r28	; 0x802433 <udd_ctrl_payload_nb_trans>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    95c8:	d0 93 34 24 	sts	0x2434, r29	; 0x802434 <udd_ctrl_payload_nb_trans+0x1>
    95cc:	00 34       	cpi	r16, 0x40	; 64
    95ce:	11 05       	cpc	r17, r1
    95d0:	69 f4       	brne	.+26     	; 0x95ec <__vector_126+0x140>
    95d2:	80 91 35 24 	lds	r24, 0x2435	; 0x802435 <udd_ctrl_prev_payload_nb_trans>
    95d6:	90 91 36 24 	lds	r25, 0x2436	; 0x802436 <udd_ctrl_prev_payload_nb_trans+0x1>
    95da:	8c 0f       	add	r24, r28
    95dc:	9d 1f       	adc	r25, r29
    95de:	20 91 7f 28 	lds	r18, 0x287F	; 0x80287f <udd_g_ctrlreq+0x6>
    95e2:	30 91 80 28 	lds	r19, 0x2880	; 0x802880 <udd_g_ctrlreq+0x7>
    95e6:	82 17       	cp	r24, r18
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    95e8:	93 07       	cpc	r25, r19
    95ea:	80 f0       	brcs	.+32     	; 0x960c <__vector_126+0x160>
    95ec:	e9 e7       	ldi	r30, 0x79	; 121
    95ee:	f8 e2       	ldi	r31, 0x28	; 40
		if (NULL != udd_g_ctrlreq.over_under_run) {
    95f0:	c2 87       	std	Z+10, r28	; 0x0a
    95f2:	d3 87       	std	Z+11, r29	; 0x0b
    95f4:	06 84       	ldd	r0, Z+14	; 0x0e
    95f6:	f7 85       	ldd	r31, Z+15	; 0x0f
			if (!udd_g_ctrlreq.over_under_run()) {
    95f8:	e0 2d       	mov	r30, r0
				// Stall ZLP
				udd_ctrl_stall_data();
    95fa:	30 97       	sbiw	r30, 0x00	; 0
    95fc:	29 f0       	breq	.+10     	; 0x9608 <__vector_126+0x15c>
    95fe:	19 95       	eicall
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    9600:	81 11       	cpse	r24, r1
    9602:	02 c0       	rjmp	.+4      	; 0x9608 <__vector_126+0x15c>
    9604:	d7 d8       	rcall	.-3666   	; 0x87b4 <udd_ctrl_stall_data>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    9606:	34 c0       	rjmp	.+104    	; 0x9670 <__vector_126+0x1c4>
    9608:	e3 d8       	rcall	.-3642   	; 0x87d0 <udd_ctrl_send_zlp_in>
    960a:	32 c0       	rjmp	.+100    	; 0x9670 <__vector_126+0x1c4>
    960c:	80 91 83 28 	lds	r24, 0x2883	; 0x802883 <udd_g_ctrlreq+0xa>
    9610:	90 91 84 28 	lds	r25, 0x2884	; 0x802884 <udd_g_ctrlreq+0xb>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    9614:	c8 17       	cp	r28, r24
    9616:	d9 07       	cpc	r29, r25
    9618:	f9 f4       	brne	.+62     	; 0x9658 <__vector_126+0x1ac>
    961a:	e0 91 87 28 	lds	r30, 0x2887	; 0x802887 <udd_g_ctrlreq+0xe>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    961e:	f0 91 88 28 	lds	r31, 0x2888	; 0x802888 <udd_g_ctrlreq+0xf>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    9622:	30 97       	sbiw	r30, 0x00	; 0
    9624:	11 f4       	brne	.+4      	; 0x962a <__vector_126+0x17e>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    9626:	c6 d8       	rcall	.-3700   	; 0x87b4 <udd_ctrl_stall_data>
    9628:	23 c0       	rjmp	.+70     	; 0x9670 <__vector_126+0x1c4>
    962a:	19 95       	eicall
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    962c:	81 11       	cpse	r24, r1
    962e:	02 c0       	rjmp	.+4      	; 0x9634 <__vector_126+0x188>
    9630:	c1 d8       	rcall	.-3710   	; 0x87b4 <udd_ctrl_stall_data>
    9632:	1e c0       	rjmp	.+60     	; 0x9670 <__vector_126+0x1c4>
    9634:	20 91 35 24 	lds	r18, 0x2435	; 0x802435 <udd_ctrl_prev_payload_nb_trans>
    9638:	30 91 36 24 	lds	r19, 0x2436	; 0x802436 <udd_ctrl_prev_payload_nb_trans+0x1>
    963c:	80 91 33 24 	lds	r24, 0x2433	; 0x802433 <udd_ctrl_payload_nb_trans>
    9640:	90 91 34 24 	lds	r25, 0x2434	; 0x802434 <udd_ctrl_payload_nb_trans+0x1>
    9644:	82 0f       	add	r24, r18
    9646:	93 1f       	adc	r25, r19
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    9648:	80 93 35 24 	sts	0x2435, r24	; 0x802435 <udd_ctrl_prev_payload_nb_trans>
    964c:	90 93 36 24 	sts	0x2436, r25	; 0x802436 <udd_ctrl_prev_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    9650:	10 92 33 24 	sts	0x2433, r1	; 0x802433 <udd_ctrl_payload_nb_trans>
	udd_control_out_ack_tc();
    9654:	10 92 34 24 	sts	0x2434, r1	; 0x802434 <udd_ctrl_payload_nb_trans+0x1>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    9658:	e4 e4       	ldi	r30, 0x44	; 68
    965a:	f4 e2       	ldi	r31, 0x24	; 36
		udd_ctrl_in_sent();
    965c:	02 e0       	ldi	r16, 0x02	; 2
    965e:	06 93       	lac	Z, r16
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    9660:	00 e2       	ldi	r16, 0x20	; 32
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    9662:	06 93       	lac	Z, r16
    9664:	05 c0       	rjmp	.+10     	; 0x9670 <__vector_126+0x1c4>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    9666:	80 38       	cpi	r24, 0x80	; 128
    9668:	11 f4       	brne	.+4      	; 0x966e <__vector_126+0x1c2>
    966a:	c8 d8       	rcall	.-3696   	; 0x87fc <udd_ctrl_in_sent>
    966c:	01 c0       	rjmp	.+2      	; 0x9670 <__vector_126+0x1c4>
    966e:	e8 d9       	rcall	.-3120   	; 0x8a40 <udd_ep_trans_complet>
    9670:	ff 91       	pop	r31
    9672:	ef 91       	pop	r30
    9674:	df 91       	pop	r29
    9676:	cf 91       	pop	r28
    9678:	bf 91       	pop	r27
    967a:	af 91       	pop	r26
    967c:	9f 91       	pop	r25
    967e:	8f 91       	pop	r24
    9680:	7f 91       	pop	r23
    9682:	6f 91       	pop	r22
    9684:	5f 91       	pop	r21
    9686:	4f 91       	pop	r20
    9688:	3f 91       	pop	r19
    968a:	2f 91       	pop	r18
    968c:	1f 91       	pop	r17
    968e:	0f 91       	pop	r16
    9690:	0f 90       	pop	r0
    9692:	0b be       	out	0x3b, r0	; 59
    9694:	0f 90       	pop	r0
    9696:	0f be       	out	0x3f, r0	; 63
    9698:	0f 90       	pop	r0
    969a:	1f 90       	pop	r1
    969c:	18 95       	reti

0000969e <pwm_set_frequency>:
 *
 * \param config Pointer to PWM configuration.
 * \param freq_hz Wanted PWM frequency in Hz.
 */
void pwm_set_frequency(struct pwm_config *config, uint16_t freq_hz)
{
    969e:	cf 92       	push	r12
    96a0:	df 92       	push	r13
    96a2:	ef 92       	push	r14
    96a4:	ff 92       	push	r15
    96a6:	cf 93       	push	r28
    96a8:	df 93       	push	r29
    96aa:	ec 01       	movw	r28, r24
	/* Avoid division by zero. */
	Assert(freq_hz != 0);

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
    96ac:	6b 01       	movw	r12, r22
    96ae:	e1 2c       	mov	r14, r1
    96b0:	f1 2c       	mov	r15, r1
    96b2:	60 e8       	ldi	r22, 0x80	; 128
    96b4:	73 ec       	ldi	r23, 0xC3	; 195
    96b6:	89 ec       	ldi	r24, 0xC9	; 201
    96b8:	91 e0       	ldi	r25, 0x01	; 1
    96ba:	a7 01       	movw	r20, r14
    96bc:	96 01       	movw	r18, r12
    96be:	0e 94 a4 6e 	call	0xdd48	; 0xdd48 <__udivmodsi4>
    96c2:	ca 01       	movw	r24, r20
    96c4:	b9 01       	movw	r22, r18
    96c6:	2f ef       	ldi	r18, 0xFF	; 255
    96c8:	3f ef       	ldi	r19, 0xFF	; 255
    96ca:	40 e0       	ldi	r20, 0x00	; 0
    96cc:	50 e0       	ldi	r21, 0x00	; 0
    96ce:	0e 94 a4 6e 	call	0xdd48	; 0xdd48 <__udivmodsi4>
	if (smallest_div < 1) {
    96d2:	21 15       	cp	r18, r1
    96d4:	31 05       	cpc	r19, r1
    96d6:	29 f4       	brne	.+10     	; 0x96e2 <pwm_set_frequency+0x44>
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
    96d8:	81 e0       	ldi	r24, 0x01	; 1
    96da:	8c 83       	std	Y+4, r24	; 0x04

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
    96dc:	21 e0       	ldi	r18, 0x01	; 1
    96de:	30 e0       	ldi	r19, 0x00	; 0
    96e0:	2d c0       	rjmp	.+90     	; 0x973c <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
    96e2:	22 30       	cpi	r18, 0x02	; 2
    96e4:	31 05       	cpc	r19, r1
    96e6:	28 f4       	brcc	.+10     	; 0x96f2 <pwm_set_frequency+0x54>
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
    96e8:	82 e0       	ldi	r24, 0x02	; 2
    96ea:	8c 83       	std	Y+4, r24	; 0x04
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
    96ec:	22 e0       	ldi	r18, 0x02	; 2
    96ee:	30 e0       	ldi	r19, 0x00	; 0
    96f0:	25 c0       	rjmp	.+74     	; 0x973c <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
    96f2:	24 30       	cpi	r18, 0x04	; 4
    96f4:	31 05       	cpc	r19, r1
    96f6:	28 f4       	brcc	.+10     	; 0x9702 <pwm_set_frequency+0x64>
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
    96f8:	83 e0       	ldi	r24, 0x03	; 3
    96fa:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
    96fc:	24 e0       	ldi	r18, 0x04	; 4
    96fe:	30 e0       	ldi	r19, 0x00	; 0
    9700:	1d c0       	rjmp	.+58     	; 0x973c <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
    9702:	28 30       	cpi	r18, 0x08	; 8
    9704:	31 05       	cpc	r19, r1
    9706:	28 f4       	brcc	.+10     	; 0x9712 <pwm_set_frequency+0x74>
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
    9708:	84 e0       	ldi	r24, 0x04	; 4
    970a:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
    970c:	28 e0       	ldi	r18, 0x08	; 8
    970e:	30 e0       	ldi	r19, 0x00	; 0
    9710:	15 c0       	rjmp	.+42     	; 0x973c <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
    9712:	20 34       	cpi	r18, 0x40	; 64
    9714:	31 05       	cpc	r19, r1
    9716:	28 f4       	brcc	.+10     	; 0x9722 <pwm_set_frequency+0x84>
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
    9718:	85 e0       	ldi	r24, 0x05	; 5
    971a:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
    971c:	20 e4       	ldi	r18, 0x40	; 64
    971e:	30 e0       	ldi	r19, 0x00	; 0
    9720:	0d c0       	rjmp	.+26     	; 0x973c <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
    9722:	2f 3f       	cpi	r18, 0xFF	; 255
    9724:	31 05       	cpc	r19, r1
    9726:	09 f0       	breq	.+2      	; 0x972a <pwm_set_frequency+0x8c>
    9728:	28 f4       	brcc	.+10     	; 0x9734 <pwm_set_frequency+0x96>
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
    972a:	86 e0       	ldi	r24, 0x06	; 6
    972c:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
    972e:	20 e0       	ldi	r18, 0x00	; 0
    9730:	31 e0       	ldi	r19, 0x01	; 1
    9732:	04 c0       	rjmp	.+8      	; 0x973c <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
		config->clk_sel = PWM_CLK_DIV1024;
    9734:	87 e0       	ldi	r24, 0x07	; 7
    9736:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
    9738:	20 e0       	ldi	r18, 0x00	; 0
    973a:	34 e0       	ldi	r19, 0x04	; 4
		config->clk_sel = PWM_CLK_DIV1024;
	}

	/* Calculate the period from the just found divider */
	config->period = cpu_hz / dividor / freq_hz;
    973c:	40 e0       	ldi	r20, 0x00	; 0
    973e:	50 e0       	ldi	r21, 0x00	; 0
    9740:	60 e8       	ldi	r22, 0x80	; 128
    9742:	73 ec       	ldi	r23, 0xC3	; 195
    9744:	89 ec       	ldi	r24, 0xC9	; 201
    9746:	91 e0       	ldi	r25, 0x01	; 1
    9748:	0e 94 a4 6e 	call	0xdd48	; 0xdd48 <__udivmodsi4>
    974c:	ca 01       	movw	r24, r20
    974e:	b9 01       	movw	r22, r18
    9750:	a7 01       	movw	r20, r14
    9752:	96 01       	movw	r18, r12
    9754:	0e 94 a4 6e 	call	0xdd48	; 0xdd48 <__udivmodsi4>
    9758:	2d 83       	std	Y+5, r18	; 0x05
    975a:	3e 83       	std	Y+6, r19	; 0x06

	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle */
	if (config->period < 100) {
    975c:	24 36       	cpi	r18, 0x64	; 100
    975e:	31 05       	cpc	r19, r1
    9760:	18 f4       	brcc	.+6      	; 0x9768 <pwm_set_frequency+0xca>
		/* The period is too short. */
		config->clk_sel = PWM_CLK_OFF;
    9762:	1c 82       	std	Y+4, r1	; 0x04
		config->period = 0;
    9764:	1d 82       	std	Y+5, r1	; 0x05
    9766:	1e 82       	std	Y+6, r1	; 0x06
		Assert(false);
	}
}
    9768:	df 91       	pop	r29
    976a:	cf 91       	pop	r28
    976c:	ff 90       	pop	r15
    976e:	ef 90       	pop	r14
    9770:	df 90       	pop	r13
    9772:	cf 90       	pop	r12
    9774:	08 95       	ret

00009776 <pwm_init>:
 * \param channel \ref pwm_channel_t "CC channel" to use for this PWM.
 * \param freq_hz Frequency to use for this PWM.
  */
void pwm_init(struct pwm_config *config, enum pwm_tc_t tc,
		enum pwm_channel_t channel, uint16_t freq_hz)
{
    9776:	0f 93       	push	r16
    9778:	1f 93       	push	r17
    977a:	cf 93       	push	r28
    977c:	df 93       	push	r29
    977e:	ec 01       	movw	r28, r24
    9780:	89 01       	movw	r16, r18

	/* Set TC and correct I/O pin to output */
/*
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
	switch (tc) {
    9782:	86 2f       	mov	r24, r22
    9784:	90 e0       	ldi	r25, 0x00	; 0
    9786:	87 30       	cpi	r24, 0x07	; 7
    9788:	91 05       	cpc	r25, r1
    978a:	08 f0       	brcs	.+2      	; 0x978e <pwm_init+0x18>
    978c:	8b c0       	rjmp	.+278    	; 0x98a4 <pwm_init+0x12e>
    978e:	fc 01       	movw	r30, r24
    9790:	88 27       	eor	r24, r24
    9792:	eb 5f       	subi	r30, 0xFB	; 251
    9794:	fe 4f       	sbci	r31, 0xFE	; 254
    9796:	8f 4f       	sbci	r24, 0xFF	; 255
    9798:	0c 94 e2 6e 	jmp	0xddc4	; 0xddc4 <__tablejump2__>
#if defined(TCC0)
	case PWM_TCC0:
		config->tc = &TCC0;
    979c:	80 e0       	ldi	r24, 0x00	; 0
    979e:	98 e0       	ldi	r25, 0x08	; 8
    97a0:	88 83       	st	Y, r24
    97a2:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel-1));
    97a4:	e0 e4       	ldi	r30, 0x40	; 64
    97a6:	f6 e0       	ldi	r31, 0x06	; 6
    97a8:	30 81       	ld	r19, Z
    97aa:	81 e0       	ldi	r24, 0x01	; 1
    97ac:	90 e0       	ldi	r25, 0x00	; 0
    97ae:	2f ef       	ldi	r18, 0xFF	; 255
    97b0:	24 0f       	add	r18, r20
    97b2:	02 c0       	rjmp	.+4      	; 0x97b8 <pwm_init+0x42>
    97b4:	88 0f       	add	r24, r24
    97b6:	99 1f       	adc	r25, r25
    97b8:	2a 95       	dec	r18
    97ba:	e2 f7       	brpl	.-8      	; 0x97b4 <pwm_init+0x3e>
    97bc:	83 2b       	or	r24, r19
    97be:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    97c0:	71 c0       	rjmp	.+226    	; 0x98a4 <pwm_init+0x12e>
#endif
#if defined(TCC1)
	case PWM_TCC1:
		config->tc = &TCC1;
    97c2:	80 e4       	ldi	r24, 0x40	; 64
    97c4:	98 e0       	ldi	r25, 0x08	; 8
    97c6:	88 83       	st	Y, r24
    97c8:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel+3));
    97ca:	e0 e4       	ldi	r30, 0x40	; 64
    97cc:	f6 e0       	ldi	r31, 0x06	; 6
    97ce:	30 81       	ld	r19, Z
    97d0:	81 e0       	ldi	r24, 0x01	; 1
    97d2:	90 e0       	ldi	r25, 0x00	; 0
    97d4:	23 e0       	ldi	r18, 0x03	; 3
    97d6:	24 0f       	add	r18, r20
    97d8:	02 c0       	rjmp	.+4      	; 0x97de <pwm_init+0x68>
    97da:	88 0f       	add	r24, r24
    97dc:	99 1f       	adc	r25, r25
    97de:	2a 95       	dec	r18
    97e0:	e2 f7       	brpl	.-8      	; 0x97da <pwm_init+0x64>
    97e2:	83 2b       	or	r24, r19
    97e4:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    97e6:	5e c0       	rjmp	.+188    	; 0x98a4 <pwm_init+0x12e>
#endif
#if defined(TCD0)
	case PWM_TCD0:
		config->tc = &TCD0;
    97e8:	80 e0       	ldi	r24, 0x00	; 0
    97ea:	99 e0       	ldi	r25, 0x09	; 9
    97ec:	88 83       	st	Y, r24
    97ee:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel-1));
    97f0:	e0 e6       	ldi	r30, 0x60	; 96
    97f2:	f6 e0       	ldi	r31, 0x06	; 6
    97f4:	30 81       	ld	r19, Z
    97f6:	81 e0       	ldi	r24, 0x01	; 1
    97f8:	90 e0       	ldi	r25, 0x00	; 0
    97fa:	2f ef       	ldi	r18, 0xFF	; 255
    97fc:	24 0f       	add	r18, r20
    97fe:	02 c0       	rjmp	.+4      	; 0x9804 <pwm_init+0x8e>
    9800:	88 0f       	add	r24, r24
    9802:	99 1f       	adc	r25, r25
    9804:	2a 95       	dec	r18
    9806:	e2 f7       	brpl	.-8      	; 0x9800 <pwm_init+0x8a>
    9808:	83 2b       	or	r24, r19
    980a:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    980c:	4b c0       	rjmp	.+150    	; 0x98a4 <pwm_init+0x12e>
#endif
#if defined(TCD1)
	case PWM_TCD1:
		config->tc = &TCD1;
    980e:	80 e4       	ldi	r24, 0x40	; 64
    9810:	99 e0       	ldi	r25, 0x09	; 9
    9812:	88 83       	st	Y, r24
    9814:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel+3));
    9816:	e0 e6       	ldi	r30, 0x60	; 96
    9818:	f6 e0       	ldi	r31, 0x06	; 6
    981a:	30 81       	ld	r19, Z
    981c:	81 e0       	ldi	r24, 0x01	; 1
    981e:	90 e0       	ldi	r25, 0x00	; 0
    9820:	23 e0       	ldi	r18, 0x03	; 3
    9822:	24 0f       	add	r18, r20
    9824:	02 c0       	rjmp	.+4      	; 0x982a <pwm_init+0xb4>
    9826:	88 0f       	add	r24, r24
    9828:	99 1f       	adc	r25, r25
    982a:	2a 95       	dec	r18
    982c:	e2 f7       	brpl	.-8      	; 0x9826 <pwm_init+0xb0>
    982e:	83 2b       	or	r24, r19
    9830:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    9832:	38 c0       	rjmp	.+112    	; 0x98a4 <pwm_init+0x12e>
#endif

#if defined(TCE0)
	case PWM_TCE0:
		config->tc = &TCE0;
    9834:	80 e0       	ldi	r24, 0x00	; 0
    9836:	9a e0       	ldi	r25, 0x0A	; 10
    9838:	88 83       	st	Y, r24
    983a:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel-1));
    983c:	e0 e8       	ldi	r30, 0x80	; 128
    983e:	f6 e0       	ldi	r31, 0x06	; 6
    9840:	30 81       	ld	r19, Z
    9842:	81 e0       	ldi	r24, 0x01	; 1
    9844:	90 e0       	ldi	r25, 0x00	; 0
    9846:	2f ef       	ldi	r18, 0xFF	; 255
    9848:	24 0f       	add	r18, r20
    984a:	02 c0       	rjmp	.+4      	; 0x9850 <pwm_init+0xda>
    984c:	88 0f       	add	r24, r24
    984e:	99 1f       	adc	r25, r25
    9850:	2a 95       	dec	r18
    9852:	e2 f7       	brpl	.-8      	; 0x984c <pwm_init+0xd6>
    9854:	83 2b       	or	r24, r19
    9856:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    9858:	25 c0       	rjmp	.+74     	; 0x98a4 <pwm_init+0x12e>
#endif
#if defined(TCE1)
	case PWM_TCE1:
		config->tc = &TCE1;
    985a:	80 e4       	ldi	r24, 0x40	; 64
    985c:	9a e0       	ldi	r25, 0x0A	; 10
    985e:	88 83       	st	Y, r24
    9860:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel+3));
    9862:	e0 e8       	ldi	r30, 0x80	; 128
    9864:	f6 e0       	ldi	r31, 0x06	; 6
    9866:	30 81       	ld	r19, Z
    9868:	81 e0       	ldi	r24, 0x01	; 1
    986a:	90 e0       	ldi	r25, 0x00	; 0
    986c:	23 e0       	ldi	r18, 0x03	; 3
    986e:	24 0f       	add	r18, r20
    9870:	02 c0       	rjmp	.+4      	; 0x9876 <pwm_init+0x100>
    9872:	88 0f       	add	r24, r24
    9874:	99 1f       	adc	r25, r25
    9876:	2a 95       	dec	r18
    9878:	e2 f7       	brpl	.-8      	; 0x9872 <pwm_init+0xfc>
    987a:	83 2b       	or	r24, r19
    987c:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    987e:	12 c0       	rjmp	.+36     	; 0x98a4 <pwm_init+0x12e>
#endif

#if defined(TCF0)
	case PWM_TCF0:
		config->tc = &TCF0;
    9880:	80 e0       	ldi	r24, 0x00	; 0
    9882:	9b e0       	ldi	r25, 0x0B	; 11
    9884:	88 83       	st	Y, r24
    9886:	99 83       	std	Y+1, r25	; 0x01
		PORTF.DIR |= (1 << (channel-1));
    9888:	e0 ea       	ldi	r30, 0xA0	; 160
    988a:	f6 e0       	ldi	r31, 0x06	; 6
    988c:	30 81       	ld	r19, Z
    988e:	81 e0       	ldi	r24, 0x01	; 1
    9890:	90 e0       	ldi	r25, 0x00	; 0
    9892:	2f ef       	ldi	r18, 0xFF	; 255
    9894:	24 0f       	add	r18, r20
    9896:	02 c0       	rjmp	.+4      	; 0x989c <pwm_init+0x126>
    9898:	88 0f       	add	r24, r24
    989a:	99 1f       	adc	r25, r25
    989c:	2a 95       	dec	r18
    989e:	e2 f7       	brpl	.-8      	; 0x9898 <pwm_init+0x122>
    98a0:	83 2b       	or	r24, r19
    98a2:	80 83       	st	Z, r24
	}

	/* Make sure we are not given a channel number larger
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;
    98a4:	4a 83       	std	Y+2, r20	; 0x02

	/* Set the correct cc_mask */
	switch (channel) {
    98a6:	42 30       	cpi	r20, 0x02	; 2
    98a8:	61 f0       	breq	.+24     	; 0x98c2 <pwm_init+0x14c>
    98aa:	18 f4       	brcc	.+6      	; 0x98b2 <pwm_init+0x13c>
    98ac:	41 30       	cpi	r20, 0x01	; 1
    98ae:	31 f0       	breq	.+12     	; 0x98bc <pwm_init+0x146>
    98b0:	10 c0       	rjmp	.+32     	; 0x98d2 <pwm_init+0x15c>
    98b2:	43 30       	cpi	r20, 0x03	; 3
    98b4:	49 f0       	breq	.+18     	; 0x98c8 <pwm_init+0x152>
    98b6:	44 30       	cpi	r20, 0x04	; 4
    98b8:	51 f0       	breq	.+20     	; 0x98ce <pwm_init+0x158>
    98ba:	0b c0       	rjmp	.+22     	; 0x98d2 <pwm_init+0x15c>
	case PWM_CH_A:
		config->cc_mask = TC_CCAEN;
    98bc:	80 e1       	ldi	r24, 0x10	; 16
    98be:	8b 83       	std	Y+3, r24	; 0x03
		break;
    98c0:	08 c0       	rjmp	.+16     	; 0x98d2 <pwm_init+0x15c>
	case PWM_CH_B:
		config->cc_mask = TC_CCBEN;
    98c2:	80 e2       	ldi	r24, 0x20	; 32
    98c4:	8b 83       	std	Y+3, r24	; 0x03
		break;
    98c6:	05 c0       	rjmp	.+10     	; 0x98d2 <pwm_init+0x15c>
	case PWM_CH_C:
		config->cc_mask = TC_CCCEN;
    98c8:	80 e4       	ldi	r24, 0x40	; 64
    98ca:	8b 83       	std	Y+3, r24	; 0x03
		break;
    98cc:	02 c0       	rjmp	.+4      	; 0x98d2 <pwm_init+0x15c>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
    98ce:	80 e8       	ldi	r24, 0x80	; 128
    98d0:	8b 83       	std	Y+3, r24	; 0x03
		Assert(false);
		break;
	}

	/* Enable peripheral clock for this TC */
	tc_enable(config->tc);
    98d2:	88 81       	ld	r24, Y
    98d4:	99 81       	ldd	r25, Y+1	; 0x01
    98d6:	0e 94 62 41 	call	0x82c4	; 0x82c4 <tc_enable>

	/* Set this TC's waveform generator in single slope mode */
	tc_set_wgm(config->tc, TC_WG_SS);
    98da:	e8 81       	ld	r30, Y
    98dc:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    98de:	81 81       	ldd	r24, Z+1	; 0x01
    98e0:	88 7f       	andi	r24, 0xF8	; 248
    98e2:	83 60       	ori	r24, 0x03	; 3
    98e4:	81 83       	std	Z+1, r24	; 0x01

	/* Default values (disable TC and set minimum period)*/
	config->period = 0;
    98e6:	1d 82       	std	Y+5, r1	; 0x05
    98e8:	1e 82       	std	Y+6, r1	; 0x06
	config->clk_sel = PWM_CLK_OFF;
    98ea:	1c 82       	std	Y+4, r1	; 0x04
	tc_write_clock_source(config->tc, PWM_CLK_OFF);
    98ec:	e8 81       	ld	r30, Y
    98ee:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    98f0:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    98f2:	80 7f       	andi	r24, 0xF0	; 240
    98f4:	80 83       	st	Z, r24

	/* Set the PWM frequency */
	pwm_set_frequency(config, freq_hz);
    98f6:	b8 01       	movw	r22, r16
    98f8:	ce 01       	movw	r24, r28
    98fa:	d1 de       	rcall	.-606    	; 0x969e <pwm_set_frequency>
}
    98fc:	df 91       	pop	r29
    98fe:	cf 91       	pop	r28
    9900:	1f 91       	pop	r17
    9902:	0f 91       	pop	r16
    9904:	08 95       	ret

00009906 <pwm_start>:
 *
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
void pwm_start(struct pwm_config *config, uint8_t duty_cycle_scale)
{
    9906:	cf 93       	push	r28
    9908:	df 93       	push	r29
    990a:	ec 01       	movw	r28, r24
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
    990c:	2d 81       	ldd	r18, Y+5	; 0x05
    990e:	3e 81       	ldd	r19, Y+6	; 0x06
    9910:	a6 2f       	mov	r26, r22
    9912:	b0 e0       	ldi	r27, 0x00	; 0
    9914:	0e 94 f0 6e 	call	0xdde0	; 0xdde0 <__umulhisi3>
    9918:	24 e6       	ldi	r18, 0x64	; 100
    991a:	30 e0       	ldi	r19, 0x00	; 0
    991c:	40 e0       	ldi	r20, 0x00	; 0
    991e:	50 e0       	ldi	r21, 0x00	; 0
    9920:	0e 94 a4 6e 	call	0xdd48	; 0xdd48 <__udivmodsi4>
    9924:	8a 81       	ldd	r24, Y+2	; 0x02
    9926:	e8 81       	ld	r30, Y
    9928:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
	if (tc_is_tc0(void *tc)) {
    992a:	e6 fd       	sbrc	r30, 6
    992c:	17 c0       	rjmp	.+46     	; 0x995c <pwm_start+0x56>
		switch (channel_index) {
    992e:	82 30       	cpi	r24, 0x02	; 2
    9930:	61 f0       	breq	.+24     	; 0x994a <pwm_start+0x44>
    9932:	18 f4       	brcc	.+6      	; 0x993a <pwm_start+0x34>
    9934:	81 30       	cpi	r24, 0x01	; 1
    9936:	31 f0       	breq	.+12     	; 0x9944 <pwm_start+0x3e>
    9938:	1b c0       	rjmp	.+54     	; 0x9970 <pwm_start+0x6a>
    993a:	83 30       	cpi	r24, 0x03	; 3
    993c:	49 f0       	breq	.+18     	; 0x9950 <pwm_start+0x4a>
    993e:	84 30       	cpi	r24, 0x04	; 4
    9940:	51 f0       	breq	.+20     	; 0x9956 <pwm_start+0x50>
    9942:	16 c0       	rjmp	.+44     	; 0x9970 <pwm_start+0x6a>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
    9944:	20 af       	std	Z+56, r18	; 0x38
    9946:	31 af       	std	Z+57, r19	; 0x39
    9948:	13 c0       	rjmp	.+38     	; 0x9970 <pwm_start+0x6a>
			break;
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
    994a:	22 af       	std	Z+58, r18	; 0x3a
    994c:	33 af       	std	Z+59, r19	; 0x3b
    994e:	10 c0       	rjmp	.+32     	; 0x9970 <pwm_start+0x6a>
			break;
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
    9950:	24 af       	std	Z+60, r18	; 0x3c
    9952:	35 af       	std	Z+61, r19	; 0x3d
    9954:	0d c0       	rjmp	.+26     	; 0x9970 <pwm_start+0x6a>
			break;
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
    9956:	26 af       	std	Z+62, r18	; 0x3e
    9958:	37 af       	std	Z+63, r19	; 0x3f
    995a:	0a c0       	rjmp	.+20     	; 0x9970 <pwm_start+0x6a>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
    995c:	81 30       	cpi	r24, 0x01	; 1
    995e:	19 f0       	breq	.+6      	; 0x9966 <pwm_start+0x60>
    9960:	82 30       	cpi	r24, 0x02	; 2
    9962:	21 f0       	breq	.+8      	; 0x996c <pwm_start+0x66>
    9964:	05 c0       	rjmp	.+10     	; 0x9970 <pwm_start+0x6a>
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
    9966:	20 af       	std	Z+56, r18	; 0x38
    9968:	31 af       	std	Z+57, r19	; 0x39
    996a:	02 c0       	rjmp	.+4      	; 0x9970 <pwm_start+0x6a>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
    996c:	22 af       	std	Z+58, r18	; 0x3a
    996e:	33 af       	std	Z+59, r19	; 0x3b
	/* Set given duty cycle */
	pwm_set_duty_cycle_percent(config, duty_cycle_scale);
	/* Set correct TC period */
	tc_write_period(config->tc, config->period);
    9970:	8d 81       	ldd	r24, Y+5	; 0x05
    9972:	9e 81       	ldd	r25, Y+6	; 0x06
    9974:	e8 81       	ld	r30, Y
    9976:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    9978:	86 a3       	std	Z+38, r24	; 0x26
    997a:	97 a3       	std	Z+39, r25	; 0x27
	/* Enable CC channel for this TC */
	tc_enable_cc_channels(config->tc, config->cc_mask);
    997c:	8b 81       	ldd	r24, Y+3	; 0x03
    997e:	e8 81       	ld	r30, Y
    9980:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param enablemask CC channel
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
    9982:	e6 fd       	sbrc	r30, 6
    9984:	04 c0       	rjmp	.+8      	; 0x998e <pwm_start+0x88>
		((TC0_t *)tc)->CTRLB |= enablemask;
    9986:	91 81       	ldd	r25, Z+1	; 0x01
    9988:	89 2b       	or	r24, r25
    998a:	81 83       	std	Z+1, r24	; 0x01
    998c:	04 c0       	rjmp	.+8      	; 0x9996 <pwm_start+0x90>
	} else if (tc_is_tc1(void *tc)) {
		((TC1_t *)tc)->CTRLB |=
    998e:	91 81       	ldd	r25, Z+1	; 0x01
    9990:	80 73       	andi	r24, 0x30	; 48
    9992:	89 2b       	or	r24, r25
    9994:	81 83       	std	Z+1, r24	; 0x01
	/* Enable TC by setting correct clock prescaler */
	tc_write_clock_source(config->tc, config->clk_sel);
    9996:	e8 81       	ld	r30, Y
    9998:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    999a:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    999c:	80 7f       	andi	r24, 0xF0	; 240
    999e:	9c 81       	ldd	r25, Y+4	; 0x04
    99a0:	89 2b       	or	r24, r25
    99a2:	80 83       	st	Z, r24
}
    99a4:	df 91       	pop	r29
    99a6:	cf 91       	pop	r28
    99a8:	08 95       	ret

000099aa <yield_ms_cb>:
/*! \brief The USB driver sends a resume signal called \e "Upstream Resume"
 * This is authorized only when the remote wakeup feature is enabled by host.
 */
static inline void udc_remotewakeup(void)
{
	udd_send_remotewakeup();
    99aa:	cf 93       	push	r28
    99ac:	df 93       	push	r29
    99ae:	1f 92       	push	r1
    99b0:	cd b7       	in	r28, 0x3d	; 61
    99b2:	de b7       	in	r29, 0x3e	; 62
    99b4:	8f b7       	in	r24, 0x3f	; 63
    99b6:	89 83       	std	Y+1, r24	; 0x01
    99b8:	f8 94       	cli
    99ba:	89 81       	ldd	r24, Y+1	; 0x01
    99bc:	10 92 07 26 	sts	0x2607, r1	; 0x802607 <g_sched_yield>
    99c0:	8f bf       	out	0x3f, r24	; 63
    99c2:	0f 90       	pop	r0
    99c4:	df 91       	pop	r29
    99c6:	cf 91       	pop	r28
    99c8:	08 95       	ret

000099ca <isr_adc_a>:
    99ca:	80 91 26 02 	lds	r24, 0x0226	; 0x800226 <__TEXT_REGION_LENGTH__+0x700226>
    99ce:	4e 5b       	subi	r20, 0xBE	; 190
    99d0:	51 09       	sbc	r21, r1
    99d2:	60 ff       	sbrs	r22, 0
    99d4:	ba c0       	rjmp	.+372    	; 0x9b4a <isr_adc_a+0x180>
    99d6:	82 95       	swap	r24
    99d8:	8f 70       	andi	r24, 0x0F	; 15
    99da:	81 30       	cpi	r24, 0x01	; 1
    99dc:	29 f0       	breq	.+10     	; 0x99e8 <isr_adc_a+0x1e>
    99de:	08 f4       	brcc	.+2      	; 0x99e2 <isr_adc_a+0x18>
    99e0:	79 c0       	rjmp	.+242    	; 0x9ad4 <isr_adc_a+0x10a>
    99e2:	82 30       	cpi	r24, 0x02	; 2
    99e4:	e1 f1       	breq	.+120    	; 0x9a5e <isr_adc_a+0x94>
    99e6:	08 95       	ret
    99e8:	05 2e       	mov	r0, r21
    99ea:	00 0c       	add	r0, r0
    99ec:	66 0b       	sbc	r22, r22
    99ee:	77 0b       	sbc	r23, r23
    99f0:	80 91 95 26 	lds	r24, 0x2695	; 0x802695 <g_adc_vctcxo_sum>
    99f4:	90 91 96 26 	lds	r25, 0x2696	; 0x802696 <g_adc_vctcxo_sum+0x1>
    99f8:	a0 91 97 26 	lds	r26, 0x2697	; 0x802697 <g_adc_vctcxo_sum+0x2>
    99fc:	b0 91 98 26 	lds	r27, 0x2698	; 0x802698 <g_adc_vctcxo_sum+0x3>
    9a00:	48 0f       	add	r20, r24
    9a02:	59 1f       	adc	r21, r25
    9a04:	6a 1f       	adc	r22, r26
    9a06:	7b 1f       	adc	r23, r27
    9a08:	40 93 95 26 	sts	0x2695, r20	; 0x802695 <g_adc_vctcxo_sum>
    9a0c:	50 93 96 26 	sts	0x2696, r21	; 0x802696 <g_adc_vctcxo_sum+0x1>
    9a10:	60 93 97 26 	sts	0x2697, r22	; 0x802697 <g_adc_vctcxo_sum+0x2>
    9a14:	70 93 98 26 	sts	0x2698, r23	; 0x802698 <g_adc_vctcxo_sum+0x3>
    9a18:	80 91 93 26 	lds	r24, 0x2693	; 0x802693 <g_adc_vctcxo_cnt>
    9a1c:	90 91 94 26 	lds	r25, 0x2694	; 0x802694 <g_adc_vctcxo_cnt+0x1>
    9a20:	01 96       	adiw	r24, 0x01	; 1
    9a22:	80 93 93 26 	sts	0x2693, r24	; 0x802693 <g_adc_vctcxo_cnt>
    9a26:	90 93 94 26 	sts	0x2694, r25	; 0x802694 <g_adc_vctcxo_cnt+0x1>
    9a2a:	8f 3f       	cpi	r24, 0xFF	; 255
    9a2c:	91 05       	cpc	r25, r1
    9a2e:	09 f0       	breq	.+2      	; 0x9a32 <isr_adc_a+0x68>
    9a30:	08 f4       	brcc	.+2      	; 0x9a34 <isr_adc_a+0x6a>
    9a32:	40 c1       	rjmp	.+640    	; 0x9cb4 <isr_adc_a+0x2ea>
    9a34:	40 93 99 26 	sts	0x2699, r20	; 0x802699 <g_adc_vctcxo_cur>
    9a38:	50 93 9a 26 	sts	0x269A, r21	; 0x80269a <g_adc_vctcxo_cur+0x1>
    9a3c:	60 93 9b 26 	sts	0x269B, r22	; 0x80269b <g_adc_vctcxo_cur+0x2>
    9a40:	70 93 9c 26 	sts	0x269C, r23	; 0x80269c <g_adc_vctcxo_cur+0x3>
    9a44:	10 92 93 26 	sts	0x2693, r1	; 0x802693 <g_adc_vctcxo_cnt>
    9a48:	10 92 94 26 	sts	0x2694, r1	; 0x802694 <g_adc_vctcxo_cnt+0x1>
    9a4c:	10 92 95 26 	sts	0x2695, r1	; 0x802695 <g_adc_vctcxo_sum>
    9a50:	10 92 96 26 	sts	0x2696, r1	; 0x802696 <g_adc_vctcxo_sum+0x1>
    9a54:	10 92 97 26 	sts	0x2697, r1	; 0x802697 <g_adc_vctcxo_sum+0x2>
    9a58:	10 92 98 26 	sts	0x2698, r1	; 0x802698 <g_adc_vctcxo_sum+0x3>
    9a5c:	08 95       	ret
    9a5e:	05 2e       	mov	r0, r21
    9a60:	00 0c       	add	r0, r0
    9a62:	66 0b       	sbc	r22, r22
    9a64:	77 0b       	sbc	r23, r23
    9a66:	80 91 8b 26 	lds	r24, 0x268B	; 0x80268b <g_adc_5v0_sum>
    9a6a:	90 91 8c 26 	lds	r25, 0x268C	; 0x80268c <g_adc_5v0_sum+0x1>
    9a6e:	a0 91 8d 26 	lds	r26, 0x268D	; 0x80268d <g_adc_5v0_sum+0x2>
    9a72:	b0 91 8e 26 	lds	r27, 0x268E	; 0x80268e <g_adc_5v0_sum+0x3>
    9a76:	48 0f       	add	r20, r24
    9a78:	59 1f       	adc	r21, r25
    9a7a:	6a 1f       	adc	r22, r26
    9a7c:	7b 1f       	adc	r23, r27
    9a7e:	40 93 8b 26 	sts	0x268B, r20	; 0x80268b <g_adc_5v0_sum>
    9a82:	50 93 8c 26 	sts	0x268C, r21	; 0x80268c <g_adc_5v0_sum+0x1>
    9a86:	60 93 8d 26 	sts	0x268D, r22	; 0x80268d <g_adc_5v0_sum+0x2>
    9a8a:	70 93 8e 26 	sts	0x268E, r23	; 0x80268e <g_adc_5v0_sum+0x3>
    9a8e:	80 91 89 26 	lds	r24, 0x2689	; 0x802689 <g_adc_5v0_cnt>
    9a92:	90 91 8a 26 	lds	r25, 0x268A	; 0x80268a <g_adc_5v0_cnt+0x1>
    9a96:	01 96       	adiw	r24, 0x01	; 1
    9a98:	80 93 89 26 	sts	0x2689, r24	; 0x802689 <g_adc_5v0_cnt>
    9a9c:	90 93 8a 26 	sts	0x268A, r25	; 0x80268a <g_adc_5v0_cnt+0x1>
    9aa0:	8f 3f       	cpi	r24, 0xFF	; 255
    9aa2:	91 05       	cpc	r25, r1
    9aa4:	09 f0       	breq	.+2      	; 0x9aa8 <isr_adc_a+0xde>
    9aa6:	08 f4       	brcc	.+2      	; 0x9aaa <isr_adc_a+0xe0>
    9aa8:	05 c1       	rjmp	.+522    	; 0x9cb4 <isr_adc_a+0x2ea>
    9aaa:	40 93 8f 26 	sts	0x268F, r20	; 0x80268f <g_adc_5v0_cur>
    9aae:	50 93 90 26 	sts	0x2690, r21	; 0x802690 <g_adc_5v0_cur+0x1>
    9ab2:	60 93 91 26 	sts	0x2691, r22	; 0x802691 <g_adc_5v0_cur+0x2>
    9ab6:	70 93 92 26 	sts	0x2692, r23	; 0x802692 <g_adc_5v0_cur+0x3>
    9aba:	10 92 89 26 	sts	0x2689, r1	; 0x802689 <g_adc_5v0_cnt>
    9abe:	10 92 8a 26 	sts	0x268A, r1	; 0x80268a <g_adc_5v0_cnt+0x1>
    9ac2:	10 92 8b 26 	sts	0x268B, r1	; 0x80268b <g_adc_5v0_sum>
    9ac6:	10 92 8c 26 	sts	0x268C, r1	; 0x80268c <g_adc_5v0_sum+0x1>
    9aca:	10 92 8d 26 	sts	0x268D, r1	; 0x80268d <g_adc_5v0_sum+0x2>
    9ace:	10 92 8e 26 	sts	0x268E, r1	; 0x80268e <g_adc_5v0_sum+0x3>
    9ad2:	08 95       	ret
    9ad4:	05 2e       	mov	r0, r21
    9ad6:	00 0c       	add	r0, r0
    9ad8:	66 0b       	sbc	r22, r22
    9ada:	77 0b       	sbc	r23, r23
    9adc:	80 91 81 26 	lds	r24, 0x2681	; 0x802681 <g_adc_vbat_sum>
    9ae0:	90 91 82 26 	lds	r25, 0x2682	; 0x802682 <g_adc_vbat_sum+0x1>
    9ae4:	a0 91 83 26 	lds	r26, 0x2683	; 0x802683 <g_adc_vbat_sum+0x2>
    9ae8:	b0 91 84 26 	lds	r27, 0x2684	; 0x802684 <g_adc_vbat_sum+0x3>
    9aec:	48 0f       	add	r20, r24
    9aee:	59 1f       	adc	r21, r25
    9af0:	6a 1f       	adc	r22, r26
    9af2:	7b 1f       	adc	r23, r27
    9af4:	40 93 81 26 	sts	0x2681, r20	; 0x802681 <g_adc_vbat_sum>
    9af8:	50 93 82 26 	sts	0x2682, r21	; 0x802682 <g_adc_vbat_sum+0x1>
    9afc:	60 93 83 26 	sts	0x2683, r22	; 0x802683 <g_adc_vbat_sum+0x2>
    9b00:	70 93 84 26 	sts	0x2684, r23	; 0x802684 <g_adc_vbat_sum+0x3>
    9b04:	80 91 7f 26 	lds	r24, 0x267F	; 0x80267f <g_adc_vbat_cnt>
    9b08:	90 91 80 26 	lds	r25, 0x2680	; 0x802680 <g_adc_vbat_cnt+0x1>
    9b0c:	01 96       	adiw	r24, 0x01	; 1
    9b0e:	80 93 7f 26 	sts	0x267F, r24	; 0x80267f <g_adc_vbat_cnt>
    9b12:	90 93 80 26 	sts	0x2680, r25	; 0x802680 <g_adc_vbat_cnt+0x1>
    9b16:	8f 3f       	cpi	r24, 0xFF	; 255
    9b18:	91 05       	cpc	r25, r1
    9b1a:	09 f0       	breq	.+2      	; 0x9b1e <isr_adc_a+0x154>
    9b1c:	08 f4       	brcc	.+2      	; 0x9b20 <isr_adc_a+0x156>
    9b1e:	ca c0       	rjmp	.+404    	; 0x9cb4 <isr_adc_a+0x2ea>
    9b20:	40 93 85 26 	sts	0x2685, r20	; 0x802685 <g_adc_vbat_cur>
    9b24:	50 93 86 26 	sts	0x2686, r21	; 0x802686 <g_adc_vbat_cur+0x1>
    9b28:	60 93 87 26 	sts	0x2687, r22	; 0x802687 <g_adc_vbat_cur+0x2>
    9b2c:	70 93 88 26 	sts	0x2688, r23	; 0x802688 <g_adc_vbat_cur+0x3>
    9b30:	10 92 7f 26 	sts	0x267F, r1	; 0x80267f <g_adc_vbat_cnt>
    9b34:	10 92 80 26 	sts	0x2680, r1	; 0x802680 <g_adc_vbat_cnt+0x1>
    9b38:	10 92 81 26 	sts	0x2681, r1	; 0x802681 <g_adc_vbat_sum>
    9b3c:	10 92 82 26 	sts	0x2682, r1	; 0x802682 <g_adc_vbat_sum+0x1>
    9b40:	10 92 83 26 	sts	0x2683, r1	; 0x802683 <g_adc_vbat_sum+0x2>
    9b44:	10 92 84 26 	sts	0x2684, r1	; 0x802684 <g_adc_vbat_sum+0x3>
    9b48:	08 95       	ret
    9b4a:	61 ff       	sbrs	r22, 1
    9b4c:	3b c0       	rjmp	.+118    	; 0x9bc4 <isr_adc_a+0x1fa>
    9b4e:	05 2e       	mov	r0, r21
    9b50:	00 0c       	add	r0, r0
    9b52:	66 0b       	sbc	r22, r22
    9b54:	77 0b       	sbc	r23, r23
    9b56:	80 91 77 26 	lds	r24, 0x2677	; 0x802677 <g_adc_io_adc4_sum>
    9b5a:	90 91 78 26 	lds	r25, 0x2678	; 0x802678 <g_adc_io_adc4_sum+0x1>
    9b5e:	a0 91 79 26 	lds	r26, 0x2679	; 0x802679 <g_adc_io_adc4_sum+0x2>
    9b62:	b0 91 7a 26 	lds	r27, 0x267A	; 0x80267a <g_adc_io_adc4_sum+0x3>
    9b66:	48 0f       	add	r20, r24
    9b68:	59 1f       	adc	r21, r25
    9b6a:	6a 1f       	adc	r22, r26
    9b6c:	7b 1f       	adc	r23, r27
    9b6e:	40 93 77 26 	sts	0x2677, r20	; 0x802677 <g_adc_io_adc4_sum>
    9b72:	50 93 78 26 	sts	0x2678, r21	; 0x802678 <g_adc_io_adc4_sum+0x1>
    9b76:	60 93 79 26 	sts	0x2679, r22	; 0x802679 <g_adc_io_adc4_sum+0x2>
    9b7a:	70 93 7a 26 	sts	0x267A, r23	; 0x80267a <g_adc_io_adc4_sum+0x3>
    9b7e:	80 91 75 26 	lds	r24, 0x2675	; 0x802675 <g_adc_io_adc4_cnt>
    9b82:	90 91 76 26 	lds	r25, 0x2676	; 0x802676 <g_adc_io_adc4_cnt+0x1>
    9b86:	01 96       	adiw	r24, 0x01	; 1
    9b88:	80 93 75 26 	sts	0x2675, r24	; 0x802675 <g_adc_io_adc4_cnt>
    9b8c:	90 93 76 26 	sts	0x2676, r25	; 0x802676 <g_adc_io_adc4_cnt+0x1>
    9b90:	8f 3f       	cpi	r24, 0xFF	; 255
    9b92:	91 05       	cpc	r25, r1
    9b94:	09 f0       	breq	.+2      	; 0x9b98 <isr_adc_a+0x1ce>
    9b96:	08 f4       	brcc	.+2      	; 0x9b9a <isr_adc_a+0x1d0>
    9b98:	8d c0       	rjmp	.+282    	; 0x9cb4 <isr_adc_a+0x2ea>
    9b9a:	40 93 7b 26 	sts	0x267B, r20	; 0x80267b <g_adc_io_adc4_cur>
    9b9e:	50 93 7c 26 	sts	0x267C, r21	; 0x80267c <g_adc_io_adc4_cur+0x1>
    9ba2:	60 93 7d 26 	sts	0x267D, r22	; 0x80267d <g_adc_io_adc4_cur+0x2>
    9ba6:	70 93 7e 26 	sts	0x267E, r23	; 0x80267e <g_adc_io_adc4_cur+0x3>
    9baa:	10 92 75 26 	sts	0x2675, r1	; 0x802675 <g_adc_io_adc4_cnt>
    9bae:	10 92 76 26 	sts	0x2676, r1	; 0x802676 <g_adc_io_adc4_cnt+0x1>
    9bb2:	10 92 77 26 	sts	0x2677, r1	; 0x802677 <g_adc_io_adc4_sum>
    9bb6:	10 92 78 26 	sts	0x2678, r1	; 0x802678 <g_adc_io_adc4_sum+0x1>
    9bba:	10 92 79 26 	sts	0x2679, r1	; 0x802679 <g_adc_io_adc4_sum+0x2>
    9bbe:	10 92 7a 26 	sts	0x267A, r1	; 0x80267a <g_adc_io_adc4_sum+0x3>
    9bc2:	08 95       	ret
    9bc4:	62 ff       	sbrs	r22, 2
    9bc6:	3b c0       	rjmp	.+118    	; 0x9c3e <isr_adc_a+0x274>
    9bc8:	05 2e       	mov	r0, r21
    9bca:	00 0c       	add	r0, r0
    9bcc:	66 0b       	sbc	r22, r22
    9bce:	77 0b       	sbc	r23, r23
    9bd0:	80 91 6d 26 	lds	r24, 0x266D	; 0x80266d <g_adc_io_adc5_sum>
    9bd4:	90 91 6e 26 	lds	r25, 0x266E	; 0x80266e <g_adc_io_adc5_sum+0x1>
    9bd8:	a0 91 6f 26 	lds	r26, 0x266F	; 0x80266f <g_adc_io_adc5_sum+0x2>
    9bdc:	b0 91 70 26 	lds	r27, 0x2670	; 0x802670 <g_adc_io_adc5_sum+0x3>
    9be0:	48 0f       	add	r20, r24
    9be2:	59 1f       	adc	r21, r25
    9be4:	6a 1f       	adc	r22, r26
    9be6:	7b 1f       	adc	r23, r27
    9be8:	40 93 6d 26 	sts	0x266D, r20	; 0x80266d <g_adc_io_adc5_sum>
    9bec:	50 93 6e 26 	sts	0x266E, r21	; 0x80266e <g_adc_io_adc5_sum+0x1>
    9bf0:	60 93 6f 26 	sts	0x266F, r22	; 0x80266f <g_adc_io_adc5_sum+0x2>
    9bf4:	70 93 70 26 	sts	0x2670, r23	; 0x802670 <g_adc_io_adc5_sum+0x3>
    9bf8:	80 91 6b 26 	lds	r24, 0x266B	; 0x80266b <g_adc_io_adc5_cnt>
    9bfc:	90 91 6c 26 	lds	r25, 0x266C	; 0x80266c <g_adc_io_adc5_cnt+0x1>
    9c00:	01 96       	adiw	r24, 0x01	; 1
    9c02:	80 93 6b 26 	sts	0x266B, r24	; 0x80266b <g_adc_io_adc5_cnt>
    9c06:	90 93 6c 26 	sts	0x266C, r25	; 0x80266c <g_adc_io_adc5_cnt+0x1>
    9c0a:	8f 3f       	cpi	r24, 0xFF	; 255
    9c0c:	91 05       	cpc	r25, r1
    9c0e:	09 f0       	breq	.+2      	; 0x9c12 <isr_adc_a+0x248>
    9c10:	08 f4       	brcc	.+2      	; 0x9c14 <isr_adc_a+0x24a>
    9c12:	50 c0       	rjmp	.+160    	; 0x9cb4 <isr_adc_a+0x2ea>
    9c14:	40 93 71 26 	sts	0x2671, r20	; 0x802671 <g_adc_io_adc5_cur>
    9c18:	50 93 72 26 	sts	0x2672, r21	; 0x802672 <g_adc_io_adc5_cur+0x1>
    9c1c:	60 93 73 26 	sts	0x2673, r22	; 0x802673 <g_adc_io_adc5_cur+0x2>
    9c20:	70 93 74 26 	sts	0x2674, r23	; 0x802674 <g_adc_io_adc5_cur+0x3>
    9c24:	10 92 6b 26 	sts	0x266B, r1	; 0x80266b <g_adc_io_adc5_cnt>
    9c28:	10 92 6c 26 	sts	0x266C, r1	; 0x80266c <g_adc_io_adc5_cnt+0x1>
    9c2c:	10 92 6d 26 	sts	0x266D, r1	; 0x80266d <g_adc_io_adc5_sum>
    9c30:	10 92 6e 26 	sts	0x266E, r1	; 0x80266e <g_adc_io_adc5_sum+0x1>
    9c34:	10 92 6f 26 	sts	0x266F, r1	; 0x80266f <g_adc_io_adc5_sum+0x2>
    9c38:	10 92 70 26 	sts	0x2670, r1	; 0x802670 <g_adc_io_adc5_sum+0x3>
    9c3c:	08 95       	ret
    9c3e:	63 ff       	sbrs	r22, 3
    9c40:	39 c0       	rjmp	.+114    	; 0x9cb4 <isr_adc_a+0x2ea>
    9c42:	05 2e       	mov	r0, r21
    9c44:	00 0c       	add	r0, r0
    9c46:	66 0b       	sbc	r22, r22
    9c48:	77 0b       	sbc	r23, r23
    9c4a:	80 91 63 26 	lds	r24, 0x2663	; 0x802663 <g_adc_silence_sum>
    9c4e:	90 91 64 26 	lds	r25, 0x2664	; 0x802664 <g_adc_silence_sum+0x1>
    9c52:	a0 91 65 26 	lds	r26, 0x2665	; 0x802665 <g_adc_silence_sum+0x2>
    9c56:	b0 91 66 26 	lds	r27, 0x2666	; 0x802666 <g_adc_silence_sum+0x3>
    9c5a:	48 0f       	add	r20, r24
    9c5c:	59 1f       	adc	r21, r25
    9c5e:	6a 1f       	adc	r22, r26
    9c60:	7b 1f       	adc	r23, r27
    9c62:	40 93 63 26 	sts	0x2663, r20	; 0x802663 <g_adc_silence_sum>
    9c66:	50 93 64 26 	sts	0x2664, r21	; 0x802664 <g_adc_silence_sum+0x1>
    9c6a:	60 93 65 26 	sts	0x2665, r22	; 0x802665 <g_adc_silence_sum+0x2>
    9c6e:	70 93 66 26 	sts	0x2666, r23	; 0x802666 <g_adc_silence_sum+0x3>
    9c72:	80 91 61 26 	lds	r24, 0x2661	; 0x802661 <g_adc_silence_cnt>
    9c76:	90 91 62 26 	lds	r25, 0x2662	; 0x802662 <g_adc_silence_cnt+0x1>
    9c7a:	01 96       	adiw	r24, 0x01	; 1
    9c7c:	80 93 61 26 	sts	0x2661, r24	; 0x802661 <g_adc_silence_cnt>
    9c80:	90 93 62 26 	sts	0x2662, r25	; 0x802662 <g_adc_silence_cnt+0x1>
    9c84:	8f 3f       	cpi	r24, 0xFF	; 255
    9c86:	91 05       	cpc	r25, r1
    9c88:	a9 f0       	breq	.+42     	; 0x9cb4 <isr_adc_a+0x2ea>
    9c8a:	a0 f0       	brcs	.+40     	; 0x9cb4 <isr_adc_a+0x2ea>
    9c8c:	40 93 67 26 	sts	0x2667, r20	; 0x802667 <g_adc_silence_cur>
    9c90:	50 93 68 26 	sts	0x2668, r21	; 0x802668 <g_adc_silence_cur+0x1>
    9c94:	60 93 69 26 	sts	0x2669, r22	; 0x802669 <g_adc_silence_cur+0x2>
    9c98:	70 93 6a 26 	sts	0x266A, r23	; 0x80266a <g_adc_silence_cur+0x3>
    9c9c:	10 92 61 26 	sts	0x2661, r1	; 0x802661 <g_adc_silence_cnt>
    9ca0:	10 92 62 26 	sts	0x2662, r1	; 0x802662 <g_adc_silence_cnt+0x1>
    9ca4:	10 92 63 26 	sts	0x2663, r1	; 0x802663 <g_adc_silence_sum>
    9ca8:	10 92 64 26 	sts	0x2664, r1	; 0x802664 <g_adc_silence_sum+0x1>
    9cac:	10 92 65 26 	sts	0x2665, r1	; 0x802665 <g_adc_silence_sum+0x2>
    9cb0:	10 92 66 26 	sts	0x2666, r1	; 0x802666 <g_adc_silence_sum+0x3>
    9cb4:	08 95       	ret

00009cb6 <isr_adc_b>:
    9cb6:	60 ff       	sbrs	r22, 0
    9cb8:	3b c0       	rjmp	.+118    	; 0x9d30 <isr_adc_b+0x7a>
    9cba:	4e 5b       	subi	r20, 0xBE	; 190
    9cbc:	51 09       	sbc	r21, r1
    9cbe:	05 2e       	mov	r0, r21
    9cc0:	00 0c       	add	r0, r0
    9cc2:	66 0b       	sbc	r22, r22
    9cc4:	77 0b       	sbc	r23, r23
    9cc6:	80 91 59 26 	lds	r24, 0x2659	; 0x802659 <g_adc_temp_sum>
    9cca:	90 91 5a 26 	lds	r25, 0x265A	; 0x80265a <g_adc_temp_sum+0x1>
    9cce:	a0 91 5b 26 	lds	r26, 0x265B	; 0x80265b <g_adc_temp_sum+0x2>
    9cd2:	b0 91 5c 26 	lds	r27, 0x265C	; 0x80265c <g_adc_temp_sum+0x3>
    9cd6:	48 0f       	add	r20, r24
    9cd8:	59 1f       	adc	r21, r25
    9cda:	6a 1f       	adc	r22, r26
    9cdc:	7b 1f       	adc	r23, r27
    9cde:	40 93 59 26 	sts	0x2659, r20	; 0x802659 <g_adc_temp_sum>
    9ce2:	50 93 5a 26 	sts	0x265A, r21	; 0x80265a <g_adc_temp_sum+0x1>
    9ce6:	60 93 5b 26 	sts	0x265B, r22	; 0x80265b <g_adc_temp_sum+0x2>
    9cea:	70 93 5c 26 	sts	0x265C, r23	; 0x80265c <g_adc_temp_sum+0x3>
    9cee:	80 91 57 26 	lds	r24, 0x2657	; 0x802657 <g_adc_temp_cnt>
    9cf2:	90 91 58 26 	lds	r25, 0x2658	; 0x802658 <g_adc_temp_cnt+0x1>
    9cf6:	01 96       	adiw	r24, 0x01	; 1
    9cf8:	80 93 57 26 	sts	0x2657, r24	; 0x802657 <g_adc_temp_cnt>
    9cfc:	90 93 58 26 	sts	0x2658, r25	; 0x802658 <g_adc_temp_cnt+0x1>
    9d00:	8f 3f       	cpi	r24, 0xFF	; 255
    9d02:	91 05       	cpc	r25, r1
    9d04:	a9 f0       	breq	.+42     	; 0x9d30 <isr_adc_b+0x7a>
    9d06:	a0 f0       	brcs	.+40     	; 0x9d30 <isr_adc_b+0x7a>
    9d08:	40 93 5d 26 	sts	0x265D, r20	; 0x80265d <g_adc_temp_cur>
    9d0c:	50 93 5e 26 	sts	0x265E, r21	; 0x80265e <g_adc_temp_cur+0x1>
    9d10:	60 93 5f 26 	sts	0x265F, r22	; 0x80265f <g_adc_temp_cur+0x2>
    9d14:	70 93 60 26 	sts	0x2660, r23	; 0x802660 <g_adc_temp_cur+0x3>
    9d18:	10 92 57 26 	sts	0x2657, r1	; 0x802657 <g_adc_temp_cnt>
    9d1c:	10 92 58 26 	sts	0x2658, r1	; 0x802658 <g_adc_temp_cnt+0x1>
    9d20:	10 92 59 26 	sts	0x2659, r1	; 0x802659 <g_adc_temp_sum>
    9d24:	10 92 5a 26 	sts	0x265A, r1	; 0x80265a <g_adc_temp_sum+0x1>
    9d28:	10 92 5b 26 	sts	0x265B, r1	; 0x80265b <g_adc_temp_sum+0x2>
    9d2c:	10 92 5c 26 	sts	0x265C, r1	; 0x80265c <g_adc_temp_sum+0x3>
    9d30:	08 95       	ret

00009d32 <task_dac>:
    9d32:	2f 92       	push	r2
    9d34:	3f 92       	push	r3
    9d36:	4f 92       	push	r4
    9d38:	5f 92       	push	r5
    9d3a:	6f 92       	push	r6
    9d3c:	7f 92       	push	r7
    9d3e:	8f 92       	push	r8
    9d40:	9f 92       	push	r9
    9d42:	af 92       	push	r10
    9d44:	bf 92       	push	r11
    9d46:	cf 92       	push	r12
    9d48:	df 92       	push	r13
    9d4a:	ef 92       	push	r14
    9d4c:	ff 92       	push	r15
    9d4e:	0f 93       	push	r16
    9d50:	1f 93       	push	r17
    9d52:	cf 93       	push	r28
    9d54:	df 93       	push	r29
    9d56:	cd b7       	in	r28, 0x3d	; 61
    9d58:	de b7       	in	r29, 0x3e	; 62
    9d5a:	2e 97       	sbiw	r28, 0x0e	; 14
    9d5c:	cd bf       	out	0x3d, r28	; 61
    9d5e:	de bf       	out	0x3e, r29	; 62
    9d60:	8f b7       	in	r24, 0x3f	; 63
    9d62:	8a 83       	std	Y+2, r24	; 0x02
    9d64:	f8 94       	cli
    9d66:	8a 81       	ldd	r24, Y+2	; 0x02
    9d68:	40 90 14 20 	lds	r4, 0x2014	; 0x802014 <dds0_freq_mHz>
    9d6c:	50 90 15 20 	lds	r5, 0x2015	; 0x802015 <dds0_freq_mHz+0x1>
    9d70:	60 90 16 20 	lds	r6, 0x2016	; 0x802016 <dds0_freq_mHz+0x2>
    9d74:	70 90 17 20 	lds	r7, 0x2017	; 0x802017 <dds0_freq_mHz+0x3>
    9d78:	00 91 10 20 	lds	r16, 0x2010	; 0x802010 <dds1_freq_mHz>
    9d7c:	10 91 11 20 	lds	r17, 0x2011	; 0x802011 <dds1_freq_mHz+0x1>
    9d80:	20 91 12 20 	lds	r18, 0x2012	; 0x802012 <dds1_freq_mHz+0x2>
    9d84:	30 91 13 20 	lds	r19, 0x2013	; 0x802013 <dds1_freq_mHz+0x3>
    9d88:	0b 87       	std	Y+11, r16	; 0x0b
    9d8a:	1c 87       	std	Y+12, r17	; 0x0c
    9d8c:	2d 87       	std	Y+13, r18	; 0x0d
    9d8e:	3e 87       	std	Y+14, r19	; 0x0e
    9d90:	8f bf       	out	0x3f, r24	; 63
    9d92:	80 91 8d 24 	lds	r24, 0x248D	; 0x80248d <s_dds0_freq_mHz.7770>
    9d96:	90 91 8e 24 	lds	r25, 0x248E	; 0x80248e <s_dds0_freq_mHz.7770+0x1>
    9d9a:	a0 91 8f 24 	lds	r26, 0x248F	; 0x80248f <s_dds0_freq_mHz.7770+0x2>
    9d9e:	b0 91 90 24 	lds	r27, 0x2490	; 0x802490 <s_dds0_freq_mHz.7770+0x3>
    9da2:	48 16       	cp	r4, r24
    9da4:	59 06       	cpc	r5, r25
    9da6:	6a 06       	cpc	r6, r26
    9da8:	7b 06       	cpc	r7, r27
    9daa:	71 f4       	brne	.+28     	; 0x9dc8 <task_dac+0x96>
    9dac:	80 91 89 24 	lds	r24, 0x2489	; 0x802489 <s_dds1_freq_mHz.7771>
    9db0:	90 91 8a 24 	lds	r25, 0x248A	; 0x80248a <s_dds1_freq_mHz.7771+0x1>
    9db4:	a0 91 8b 24 	lds	r26, 0x248B	; 0x80248b <s_dds1_freq_mHz.7771+0x2>
    9db8:	b0 91 8c 24 	lds	r27, 0x248C	; 0x80248c <s_dds1_freq_mHz.7771+0x3>
    9dbc:	08 17       	cp	r16, r24
    9dbe:	19 07       	cpc	r17, r25
    9dc0:	2a 07       	cpc	r18, r26
    9dc2:	3b 07       	cpc	r19, r27
    9dc4:	09 f4       	brne	.+2      	; 0x9dc8 <task_dac+0x96>
    9dc6:	a1 c0       	rjmp	.+322    	; 0x9f0a <task_dac+0x1d8>
    9dc8:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <dds0_freq_mHz>
    9dcc:	90 91 15 20 	lds	r25, 0x2015	; 0x802015 <dds0_freq_mHz+0x1>
    9dd0:	a0 91 16 20 	lds	r26, 0x2016	; 0x802016 <dds0_freq_mHz+0x2>
    9dd4:	b0 91 17 20 	lds	r27, 0x2017	; 0x802017 <dds0_freq_mHz+0x3>
    9dd8:	8c 01       	movw	r16, r24
    9dda:	9d 01       	movw	r18, r26
    9ddc:	40 e0       	ldi	r20, 0x00	; 0
    9dde:	50 e0       	ldi	r21, 0x00	; 0
    9de0:	ba 01       	movw	r22, r20
    9de2:	8b 83       	std	Y+3, r24	; 0x03
    9de4:	1c 83       	std	Y+4, r17	; 0x04
    9de6:	2d 83       	std	Y+5, r18	; 0x05
    9de8:	3e 83       	std	Y+6, r19	; 0x06
    9dea:	4f 83       	std	Y+7, r20	; 0x07
    9dec:	58 87       	std	Y+8, r21	; 0x08
    9dee:	69 87       	std	Y+9, r22	; 0x09
    9df0:	7a 87       	std	Y+10, r23	; 0x0a
    9df2:	aa 24       	eor	r10, r10
    9df4:	aa 94       	dec	r10
    9df6:	bb 24       	eor	r11, r11
    9df8:	ba 94       	dec	r11
    9dfa:	cc 24       	eor	r12, r12
    9dfc:	ca 94       	dec	r12
    9dfe:	dd 24       	eor	r13, r13
    9e00:	da 94       	dec	r13
    9e02:	e1 2c       	mov	r14, r1
    9e04:	f1 2c       	mov	r15, r1
    9e06:	00 e0       	ldi	r16, 0x00	; 0
    9e08:	10 e0       	ldi	r17, 0x00	; 0
    9e0a:	2b 81       	ldd	r18, Y+3	; 0x03
    9e0c:	3c 81       	ldd	r19, Y+4	; 0x04
    9e0e:	4d 81       	ldd	r20, Y+5	; 0x05
    9e10:	5e 81       	ldd	r21, Y+6	; 0x06
    9e12:	60 e0       	ldi	r22, 0x00	; 0
    9e14:	70 e0       	ldi	r23, 0x00	; 0
    9e16:	80 e0       	ldi	r24, 0x00	; 0
    9e18:	90 e0       	ldi	r25, 0x00	; 0
    9e1a:	0e 94 0f 6f 	call	0xde1e	; 0xde1e <__muldi3>
    9e1e:	a1 2c       	mov	r10, r1
    9e20:	0f 2e       	mov	r0, r31
    9e22:	fc e6       	ldi	r31, 0x6C	; 108
    9e24:	bf 2e       	mov	r11, r31
    9e26:	f0 2d       	mov	r31, r0
    9e28:	0f 2e       	mov	r0, r31
    9e2a:	fc ed       	ldi	r31, 0xDC	; 220
    9e2c:	cf 2e       	mov	r12, r31
    9e2e:	f0 2d       	mov	r31, r0
    9e30:	68 94       	set
    9e32:	dd 24       	eor	r13, r13
    9e34:	d1 f8       	bld	r13, 1
    9e36:	0e 94 8d 6f 	call	0xdf1a	; 0xdf1a <__udivdi3>
    9e3a:	92 2e       	mov	r9, r18
    9e3c:	83 2e       	mov	r8, r19
    9e3e:	34 2e       	mov	r3, r20
    9e40:	25 2e       	mov	r2, r21
    9e42:	80 91 10 20 	lds	r24, 0x2010	; 0x802010 <dds1_freq_mHz>
    9e46:	90 91 11 20 	lds	r25, 0x2011	; 0x802011 <dds1_freq_mHz+0x1>
    9e4a:	a0 91 12 20 	lds	r26, 0x2012	; 0x802012 <dds1_freq_mHz+0x2>
    9e4e:	b0 91 13 20 	lds	r27, 0x2013	; 0x802013 <dds1_freq_mHz+0x3>
    9e52:	8c 01       	movw	r16, r24
    9e54:	9d 01       	movw	r18, r26
    9e56:	40 e0       	ldi	r20, 0x00	; 0
    9e58:	50 e0       	ldi	r21, 0x00	; 0
    9e5a:	ba 01       	movw	r22, r20
    9e5c:	8b 83       	std	Y+3, r24	; 0x03
    9e5e:	1c 83       	std	Y+4, r17	; 0x04
    9e60:	2d 83       	std	Y+5, r18	; 0x05
    9e62:	3e 83       	std	Y+6, r19	; 0x06
    9e64:	4f 83       	std	Y+7, r20	; 0x07
    9e66:	58 87       	std	Y+8, r21	; 0x08
    9e68:	69 87       	std	Y+9, r22	; 0x09
    9e6a:	7a 87       	std	Y+10, r23	; 0x0a
    9e6c:	aa 24       	eor	r10, r10
    9e6e:	aa 94       	dec	r10
    9e70:	bb 24       	eor	r11, r11
    9e72:	ba 94       	dec	r11
    9e74:	cc 24       	eor	r12, r12
    9e76:	ca 94       	dec	r12
    9e78:	dd 24       	eor	r13, r13
    9e7a:	da 94       	dec	r13
    9e7c:	00 e0       	ldi	r16, 0x00	; 0
    9e7e:	10 e0       	ldi	r17, 0x00	; 0
    9e80:	2b 81       	ldd	r18, Y+3	; 0x03
    9e82:	3c 81       	ldd	r19, Y+4	; 0x04
    9e84:	4d 81       	ldd	r20, Y+5	; 0x05
    9e86:	5e 81       	ldd	r21, Y+6	; 0x06
    9e88:	60 e0       	ldi	r22, 0x00	; 0
    9e8a:	70 e0       	ldi	r23, 0x00	; 0
    9e8c:	80 e0       	ldi	r24, 0x00	; 0
    9e8e:	90 e0       	ldi	r25, 0x00	; 0
    9e90:	0e 94 0f 6f 	call	0xde1e	; 0xde1e <__muldi3>
    9e94:	a1 2c       	mov	r10, r1
    9e96:	0f 2e       	mov	r0, r31
    9e98:	fc e6       	ldi	r31, 0x6C	; 108
    9e9a:	bf 2e       	mov	r11, r31
    9e9c:	f0 2d       	mov	r31, r0
    9e9e:	0f 2e       	mov	r0, r31
    9ea0:	fc ed       	ldi	r31, 0xDC	; 220
    9ea2:	cf 2e       	mov	r12, r31
    9ea4:	f0 2d       	mov	r31, r0
    9ea6:	68 94       	set
    9ea8:	dd 24       	eor	r13, r13
    9eaa:	d1 f8       	bld	r13, 1
    9eac:	0e 94 8d 6f 	call	0xdf1a	; 0xdf1a <__udivdi3>
    9eb0:	72 2f       	mov	r23, r18
    9eb2:	63 2f       	mov	r22, r19
    9eb4:	94 2f       	mov	r25, r20
    9eb6:	85 2f       	mov	r24, r21
    9eb8:	40 92 8d 24 	sts	0x248D, r4	; 0x80248d <s_dds0_freq_mHz.7770>
    9ebc:	50 92 8e 24 	sts	0x248E, r5	; 0x80248e <s_dds0_freq_mHz.7770+0x1>
    9ec0:	60 92 8f 24 	sts	0x248F, r6	; 0x80248f <s_dds0_freq_mHz.7770+0x2>
    9ec4:	70 92 90 24 	sts	0x2490, r7	; 0x802490 <s_dds0_freq_mHz.7770+0x3>
    9ec8:	2b 85       	ldd	r18, Y+11	; 0x0b
    9eca:	3c 85       	ldd	r19, Y+12	; 0x0c
    9ecc:	4d 85       	ldd	r20, Y+13	; 0x0d
    9ece:	5e 85       	ldd	r21, Y+14	; 0x0e
    9ed0:	20 93 89 24 	sts	0x2489, r18	; 0x802489 <s_dds1_freq_mHz.7771>
    9ed4:	30 93 8a 24 	sts	0x248A, r19	; 0x80248a <s_dds1_freq_mHz.7771+0x1>
    9ed8:	40 93 8b 24 	sts	0x248B, r20	; 0x80248b <s_dds1_freq_mHz.7771+0x2>
    9edc:	50 93 8c 24 	sts	0x248C, r21	; 0x80248c <s_dds1_freq_mHz.7771+0x3>
    9ee0:	2f b7       	in	r18, 0x3f	; 63
    9ee2:	29 83       	std	Y+1, r18	; 0x01
    9ee4:	f8 94       	cli
    9ee6:	29 81       	ldd	r18, Y+1	; 0x01
    9ee8:	90 92 d9 24 	sts	0x24D9, r9	; 0x8024d9 <dds0_inc>
    9eec:	80 92 da 24 	sts	0x24DA, r8	; 0x8024da <dds0_inc+0x1>
    9ef0:	30 92 db 24 	sts	0x24DB, r3	; 0x8024db <dds0_inc+0x2>
    9ef4:	20 92 dc 24 	sts	0x24DC, r2	; 0x8024dc <dds0_inc+0x3>
    9ef8:	70 93 d1 24 	sts	0x24D1, r23	; 0x8024d1 <dds1_inc>
    9efc:	60 93 d2 24 	sts	0x24D2, r22	; 0x8024d2 <dds1_inc+0x1>
    9f00:	90 93 d3 24 	sts	0x24D3, r25	; 0x8024d3 <dds1_inc+0x2>
    9f04:	80 93 d4 24 	sts	0x24D4, r24	; 0x8024d4 <dds1_inc+0x3>
    9f08:	2f bf       	out	0x3f, r18	; 63
    9f0a:	2e 96       	adiw	r28, 0x0e	; 14
    9f0c:	cd bf       	out	0x3d, r28	; 61
    9f0e:	de bf       	out	0x3e, r29	; 62
    9f10:	df 91       	pop	r29
    9f12:	cf 91       	pop	r28
    9f14:	1f 91       	pop	r17
    9f16:	0f 91       	pop	r16
    9f18:	ff 90       	pop	r15
    9f1a:	ef 90       	pop	r14
    9f1c:	df 90       	pop	r13
    9f1e:	cf 90       	pop	r12
    9f20:	bf 90       	pop	r11
    9f22:	af 90       	pop	r10
    9f24:	9f 90       	pop	r9
    9f26:	8f 90       	pop	r8
    9f28:	7f 90       	pop	r7
    9f2a:	6f 90       	pop	r6
    9f2c:	5f 90       	pop	r5
    9f2e:	4f 90       	pop	r4
    9f30:	3f 90       	pop	r3
    9f32:	2f 90       	pop	r2
    9f34:	08 95       	ret

00009f36 <tc_init>:
    9f36:	cf 93       	push	r28
    9f38:	df 93       	push	r29
    9f3a:	cd b7       	in	r28, 0x3d	; 61
    9f3c:	de b7       	in	r29, 0x3e	; 62
    9f3e:	27 97       	sbiw	r28, 0x07	; 7
    9f40:	cd bf       	out	0x3d, r28	; 61
    9f42:	de bf       	out	0x3e, r29	; 62
    9f44:	20 e0       	ldi	r18, 0x00	; 0
    9f46:	38 e0       	ldi	r19, 0x08	; 8
    9f48:	43 e0       	ldi	r20, 0x03	; 3
    9f4a:	60 e0       	ldi	r22, 0x00	; 0
    9f4c:	ce 01       	movw	r24, r28
    9f4e:	01 96       	adiw	r24, 0x01	; 1
    9f50:	12 dc       	rcall	.-2012   	; 0x9776 <pwm_init>
    9f52:	6d e2       	ldi	r22, 0x2D	; 45
    9f54:	ce 01       	movw	r24, r28
    9f56:	01 96       	adiw	r24, 0x01	; 1
    9f58:	d6 dc       	rcall	.-1620   	; 0x9906 <pwm_start>
    9f5a:	6e 81       	ldd	r22, Y+6	; 0x06
    9f5c:	7f 81       	ldd	r23, Y+7	; 0x07
    9f5e:	80 e0       	ldi	r24, 0x00	; 0
    9f60:	90 e0       	ldi	r25, 0x00	; 0
    9f62:	0e 94 a0 6b 	call	0xd740	; 0xd740 <__floatunsisf>
    9f66:	20 e0       	ldi	r18, 0x00	; 0
    9f68:	30 e0       	ldi	r19, 0x00	; 0
    9f6a:	40 ec       	ldi	r20, 0xC0	; 192
    9f6c:	5f e3       	ldi	r21, 0x3F	; 63
    9f6e:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    9f72:	27 e2       	ldi	r18, 0x27	; 39
    9f74:	31 e3       	ldi	r19, 0x31	; 49
    9f76:	40 e5       	ldi	r20, 0x50	; 80
    9f78:	50 e4       	ldi	r21, 0x40	; 64
    9f7a:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    9f7e:	20 e0       	ldi	r18, 0x00	; 0
    9f80:	30 e0       	ldi	r19, 0x00	; 0
    9f82:	40 e0       	ldi	r20, 0x00	; 0
    9f84:	5f e3       	ldi	r21, 0x3F	; 63
    9f86:	0e 94 9c 6a 	call	0xd538	; 0xd538 <__addsf3>
    9f8a:	0e 94 74 6b 	call	0xd6e8	; 0xd6e8 <__fixunssfsi>
    9f8e:	60 93 3c 08 	sts	0x083C, r22	; 0x80083c <__TEXT_REGION_LENGTH__+0x70083c>
    9f92:	70 93 3d 08 	sts	0x083D, r23	; 0x80083d <__TEXT_REGION_LENGTH__+0x70083d>
    9f96:	80 e4       	ldi	r24, 0x40	; 64
    9f98:	9a e0       	ldi	r25, 0x0A	; 10
    9f9a:	0e 94 62 41 	call	0x82c4	; 0x82c4 <tc_enable>
    9f9e:	e0 e4       	ldi	r30, 0x40	; 64
    9fa0:	fa e0       	ldi	r31, 0x0A	; 10
    9fa2:	81 81       	ldd	r24, Z+1	; 0x01
    9fa4:	88 7f       	andi	r24, 0xF8	; 248
    9fa6:	81 83       	std	Z+1, r24	; 0x01
    9fa8:	80 e7       	ldi	r24, 0x70	; 112
    9faa:	92 e0       	ldi	r25, 0x02	; 2
    9fac:	86 a3       	std	Z+38, r24	; 0x26
    9fae:	97 a3       	std	Z+39, r25	; 0x27
    9fb0:	27 96       	adiw	r28, 0x07	; 7
    9fb2:	cd bf       	out	0x3d, r28	; 61
    9fb4:	de bf       	out	0x3e, r29	; 62
    9fb6:	df 91       	pop	r29
    9fb8:	cf 91       	pop	r28
    9fba:	08 95       	ret

00009fbc <tc_start>:
    9fbc:	cf 93       	push	r28
    9fbe:	df 93       	push	r29
    9fc0:	c0 e0       	ldi	r28, 0x00	; 0
    9fc2:	d8 e0       	ldi	r29, 0x08	; 8
    9fc4:	88 81       	ld	r24, Y
    9fc6:	80 7f       	andi	r24, 0xF0	; 240
    9fc8:	81 60       	ori	r24, 0x01	; 1
    9fca:	88 83       	st	Y, r24
    9fcc:	69 e7       	ldi	r22, 0x79	; 121
    9fce:	71 e5       	ldi	r23, 0x51	; 81
    9fd0:	80 e0       	ldi	r24, 0x00	; 0
    9fd2:	98 e0       	ldi	r25, 0x08	; 8
    9fd4:	0e 94 e1 41 	call	0x83c2	; 0x83c2 <tc_set_overflow_interrupt_callback>
    9fd8:	8e 81       	ldd	r24, Y+6	; 0x06
    9fda:	8c 7f       	andi	r24, 0xFC	; 252
    9fdc:	8e 83       	std	Y+6, r24	; 0x06
    9fde:	8e 81       	ldd	r24, Y+6	; 0x06
    9fe0:	81 60       	ori	r24, 0x01	; 1
    9fe2:	8e 83       	std	Y+6, r24	; 0x06
    9fe4:	e0 e4       	ldi	r30, 0x40	; 64
    9fe6:	fa e0       	ldi	r31, 0x0A	; 10
    9fe8:	80 81       	ld	r24, Z
    9fea:	80 7f       	andi	r24, 0xF0	; 240
    9fec:	81 60       	ori	r24, 0x01	; 1
    9fee:	80 83       	st	Z, r24
    9ff0:	df 91       	pop	r29
    9ff2:	cf 91       	pop	r28
    9ff4:	08 95       	ret

00009ff6 <dac_init>:
    9ff6:	cf 93       	push	r28
    9ff8:	df 93       	push	r29
    9ffa:	63 ef       	ldi	r22, 0xF3	; 243
    9ffc:	74 e2       	ldi	r23, 0x24	; 36
    9ffe:	80 e2       	ldi	r24, 0x20	; 32
    a000:	93 e0       	ldi	r25, 0x03	; 3
    a002:	0e 94 df 3a 	call	0x75be	; 0x75be <dac_read_configuration>
    a006:	e3 ef       	ldi	r30, 0xF3	; 243
    a008:	f4 e2       	ldi	r31, 0x24	; 36
    a00a:	81 e0       	ldi	r24, 0x01	; 1
    a00c:	82 83       	std	Z+2, r24	; 0x02
    a00e:	8c e0       	ldi	r24, 0x0C	; 12
    a010:	80 83       	st	Z, r24
    a012:	81 81       	ldd	r24, Z+1	; 0x01
    a014:	8c 79       	andi	r24, 0x9C	; 156
    a016:	83 64       	ori	r24, 0x43	; 67
    a018:	81 83       	std	Z+1, r24	; 0x01
    a01a:	84 e0       	ldi	r24, 0x04	; 4
    a01c:	83 83       	std	Z+3, r24	; 0x03
    a01e:	bf 01       	movw	r22, r30
    a020:	80 e2       	ldi	r24, 0x20	; 32
    a022:	93 e0       	ldi	r25, 0x03	; 3
    a024:	0e 94 83 3a 	call	0x7506	; 0x7506 <dac_write_configuration>
    a028:	62 e3       	ldi	r22, 0x32	; 50
    a02a:	70 e0       	ldi	r23, 0x00	; 0
    a02c:	82 e0       	ldi	r24, 0x02	; 2
    a02e:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
    a032:	80 93 29 03 	sts	0x0329, r24	; 0x800329 <__TEXT_REGION_LENGTH__+0x700329>
    a036:	63 e3       	ldi	r22, 0x33	; 51
    a038:	70 e0       	ldi	r23, 0x00	; 0
    a03a:	82 e0       	ldi	r24, 0x02	; 2
    a03c:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
    a040:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <__TEXT_REGION_LENGTH__+0x700328>
    a044:	66 e3       	ldi	r22, 0x36	; 54
    a046:	70 e0       	ldi	r23, 0x00	; 0
    a048:	82 e0       	ldi	r24, 0x02	; 2
    a04a:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
    a04e:	80 93 2b 03 	sts	0x032B, r24	; 0x80032b <__TEXT_REGION_LENGTH__+0x70032b>
    a052:	67 e3       	ldi	r22, 0x37	; 55
    a054:	70 e0       	ldi	r23, 0x00	; 0
    a056:	82 e0       	ldi	r24, 0x02	; 2
    a058:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
    a05c:	80 93 2a 03 	sts	0x032A, r24	; 0x80032a <__TEXT_REGION_LENGTH__+0x70032a>
    a060:	a8 ee       	ldi	r26, 0xE8	; 232
    a062:	b4 e2       	ldi	r27, 0x24	; 36
    a064:	8b e0       	ldi	r24, 0x0B	; 11
    a066:	ed 01       	movw	r28, r26
    a068:	e8 2f       	mov	r30, r24
    a06a:	19 92       	st	Y+, r1
    a06c:	ea 95       	dec	r30
    a06e:	e9 f7       	brne	.-6      	; 0xa06a <dac_init+0x74>
    a070:	ed ed       	ldi	r30, 0xDD	; 221
    a072:	f4 e2       	ldi	r31, 0x24	; 36
    a074:	ef 01       	movw	r28, r30
    a076:	19 92       	st	Y+, r1
    a078:	8a 95       	dec	r24
    a07a:	e9 f7       	brne	.-6      	; 0xa076 <dac_init+0x80>
    a07c:	80 e2       	ldi	r24, 0x20	; 32
    a07e:	90 e0       	ldi	r25, 0x00	; 0
    a080:	14 96       	adiw	r26, 0x04	; 4
    a082:	8d 93       	st	X+, r24
    a084:	9c 93       	st	X, r25
    a086:	15 97       	sbiw	r26, 0x05	; 5
    a088:	84 83       	std	Z+4, r24	; 0x04
    a08a:	95 83       	std	Z+5, r25	; 0x05
    a08c:	81 e9       	ldi	r24, 0x91	; 145
    a08e:	94 e2       	ldi	r25, 0x24	; 36
    a090:	17 96       	adiw	r26, 0x07	; 7
    a092:	8d 93       	st	X+, r24
    a094:	9c 93       	st	X, r25
    a096:	18 97       	sbiw	r26, 0x08	; 8
    a098:	29 ed       	ldi	r18, 0xD9	; 217
    a09a:	12 96       	adiw	r26, 0x02	; 2
    a09c:	2c 93       	st	X, r18
    a09e:	12 97       	sbiw	r26, 0x02	; 2
    a0a0:	88 e3       	ldi	r24, 0x38	; 56
    a0a2:	93 e0       	ldi	r25, 0x03	; 3
    a0a4:	19 96       	adiw	r26, 0x09	; 9
    a0a6:	8d 93       	st	X+, r24
    a0a8:	9c 93       	st	X, r25
    a0aa:	1a 97       	sbiw	r26, 0x0a	; 10
    a0ac:	41 eb       	ldi	r20, 0xB1	; 177
    a0ae:	54 e2       	ldi	r21, 0x24	; 36
    a0b0:	47 83       	std	Z+7, r20	; 0x07
    a0b2:	50 87       	std	Z+8, r21	; 0x08
    a0b4:	22 83       	std	Z+2, r18	; 0x02
    a0b6:	81 87       	std	Z+9, r24	; 0x09
    a0b8:	92 87       	std	Z+10, r25	; 0x0a
    a0ba:	95 e2       	ldi	r25, 0x25	; 37
    a0bc:	13 96       	adiw	r26, 0x03	; 3
    a0be:	9c 93       	st	X, r25
    a0c0:	13 97       	sbiw	r26, 0x03	; 3
    a0c2:	86 e0       	ldi	r24, 0x06	; 6
    a0c4:	8c 93       	st	X, r24
    a0c6:	93 83       	std	Z+3, r25	; 0x03
    a0c8:	80 83       	st	Z, r24
    a0ca:	0e 94 f9 1a 	call	0x35f2	; 0x35f2 <rtc_get_time>
    a0ce:	31 de       	rcall	.-926    	; 0x9d32 <task_dac>
    a0d0:	df 91       	pop	r29
    a0d2:	cf 91       	pop	r28
    a0d4:	08 95       	ret

0000a0d6 <calc_next_frame>:
    a0d6:	8f 92       	push	r8
    a0d8:	9f 92       	push	r9
    a0da:	af 92       	push	r10
    a0dc:	bf 92       	push	r11
    a0de:	cf 92       	push	r12
    a0e0:	df 92       	push	r13
    a0e2:	ef 92       	push	r14
    a0e4:	ff 92       	push	r15
    a0e6:	0f 93       	push	r16
    a0e8:	1f 93       	push	r17
    a0ea:	cf 93       	push	r28
    a0ec:	df 93       	push	r29
    a0ee:	6b 01       	movw	r12, r22
    a0f0:	5a 01       	movw	r10, r20
    a0f2:	79 01       	movw	r14, r18
    a0f4:	48 01       	movw	r8, r16
    a0f6:	ec 01       	movw	r28, r24
    a0f8:	8c 01       	movw	r16, r24
    a0fa:	00 5e       	subi	r16, 0xE0	; 224
    a0fc:	1f 4f       	sbci	r17, 0xFF	; 255
    a0fe:	f6 01       	movw	r30, r12
    a100:	82 81       	ldd	r24, Z+2	; 0x02
    a102:	93 81       	ldd	r25, Z+3	; 0x03
    a104:	0e 94 91 1b 	call	0x3722	; 0x3722 <get_interpolated_sine>
    a108:	88 83       	st	Y, r24
    a10a:	99 83       	std	Y+1, r25	; 0x01
    a10c:	f7 01       	movw	r30, r14
    a10e:	82 81       	ldd	r24, Z+2	; 0x02
    a110:	93 81       	ldd	r25, Z+3	; 0x03
    a112:	0e 94 91 1b 	call	0x3722	; 0x3722 <get_interpolated_sine>
    a116:	8a 83       	std	Y+2, r24	; 0x02
    a118:	9b 83       	std	Y+3, r25	; 0x03
    a11a:	f6 01       	movw	r30, r12
    a11c:	40 81       	ld	r20, Z
    a11e:	51 81       	ldd	r21, Z+1	; 0x01
    a120:	62 81       	ldd	r22, Z+2	; 0x02
    a122:	73 81       	ldd	r23, Z+3	; 0x03
    a124:	f5 01       	movw	r30, r10
    a126:	80 81       	ld	r24, Z
    a128:	91 81       	ldd	r25, Z+1	; 0x01
    a12a:	a2 81       	ldd	r26, Z+2	; 0x02
    a12c:	b3 81       	ldd	r27, Z+3	; 0x03
    a12e:	84 0f       	add	r24, r20
    a130:	95 1f       	adc	r25, r21
    a132:	a6 1f       	adc	r26, r22
    a134:	b7 1f       	adc	r27, r23
    a136:	f6 01       	movw	r30, r12
    a138:	80 83       	st	Z, r24
    a13a:	91 83       	std	Z+1, r25	; 0x01
    a13c:	a2 83       	std	Z+2, r26	; 0x02
    a13e:	b3 83       	std	Z+3, r27	; 0x03
    a140:	f7 01       	movw	r30, r14
    a142:	40 81       	ld	r20, Z
    a144:	51 81       	ldd	r21, Z+1	; 0x01
    a146:	62 81       	ldd	r22, Z+2	; 0x02
    a148:	73 81       	ldd	r23, Z+3	; 0x03
    a14a:	f4 01       	movw	r30, r8
    a14c:	80 81       	ld	r24, Z
    a14e:	91 81       	ldd	r25, Z+1	; 0x01
    a150:	a2 81       	ldd	r26, Z+2	; 0x02
    a152:	b3 81       	ldd	r27, Z+3	; 0x03
    a154:	84 0f       	add	r24, r20
    a156:	95 1f       	adc	r25, r21
    a158:	a6 1f       	adc	r26, r22
    a15a:	b7 1f       	adc	r27, r23
    a15c:	f7 01       	movw	r30, r14
    a15e:	80 83       	st	Z, r24
    a160:	91 83       	std	Z+1, r25	; 0x01
    a162:	a2 83       	std	Z+2, r26	; 0x02
    a164:	b3 83       	std	Z+3, r27	; 0x03
    a166:	24 96       	adiw	r28, 0x04	; 4
    a168:	c0 17       	cp	r28, r16
    a16a:	d1 07       	cpc	r29, r17
    a16c:	41 f6       	brne	.-112    	; 0xa0fe <calc_next_frame+0x28>
    a16e:	df 91       	pop	r29
    a170:	cf 91       	pop	r28
    a172:	1f 91       	pop	r17
    a174:	0f 91       	pop	r16
    a176:	ff 90       	pop	r15
    a178:	ef 90       	pop	r14
    a17a:	df 90       	pop	r13
    a17c:	cf 90       	pop	r12
    a17e:	bf 90       	pop	r11
    a180:	af 90       	pop	r10
    a182:	9f 90       	pop	r9
    a184:	8f 90       	pop	r8
    a186:	08 95       	ret

0000a188 <dac_start>:
    a188:	ff 92       	push	r15
    a18a:	0f 93       	push	r16
    a18c:	1f 93       	push	r17
    a18e:	cf 93       	push	r28
    a190:	df 93       	push	r29
    a192:	00 d0       	rcall	.+0      	; 0xa194 <dac_start+0xc>
    a194:	1f 92       	push	r1
    a196:	cd b7       	in	r28, 0x3d	; 61
    a198:	de b7       	in	r29, 0x3e	; 62
    a19a:	80 e2       	ldi	r24, 0x20	; 32
    a19c:	93 e0       	ldi	r25, 0x03	; 3
    a19e:	0e 94 31 3a 	call	0x7462	; 0x7462 <dac_enable>
    a1a2:	0e 94 c2 19 	call	0x3384	; 0x3384 <dma_enable>
    a1a6:	66 e5       	ldi	r22, 0x56	; 86
    a1a8:	71 e5       	ldi	r23, 0x51	; 81
    a1aa:	80 e0       	ldi	r24, 0x00	; 0
    a1ac:	0e 94 02 1a 	call	0x3404	; 0x3404 <dma_set_callback>
    a1b0:	e8 ee       	ldi	r30, 0xE8	; 232
    a1b2:	f4 e2       	ldi	r31, 0x24	; 36
    a1b4:	81 81       	ldd	r24, Z+1	; 0x01
    a1b6:	80 7f       	andi	r24, 0xF0	; 240
    a1b8:	8a 60       	ori	r24, 0x0A	; 10
    a1ba:	81 83       	std	Z+1, r24	; 0x01
    a1bc:	63 e3       	ldi	r22, 0x33	; 51
    a1be:	71 e5       	ldi	r23, 0x51	; 81
    a1c0:	81 e0       	ldi	r24, 0x01	; 1
    a1c2:	0e 94 02 1a 	call	0x3404	; 0x3404 <dma_set_callback>
    a1c6:	ed ed       	ldi	r30, 0xDD	; 221
    a1c8:	f4 e2       	ldi	r31, 0x24	; 36
    a1ca:	81 81       	ldd	r24, Z+1	; 0x01
    a1cc:	80 7f       	andi	r24, 0xF0	; 240
    a1ce:	8a 60       	ori	r24, 0x0A	; 10
    a1d0:	81 83       	std	Z+1, r24	; 0x01
    a1d2:	8f b7       	in	r24, 0x3f	; 63
    a1d4:	8a 83       	std	Y+2, r24	; 0x02
    a1d6:	f8 94       	cli
    a1d8:	9a 81       	ldd	r25, Y+2	; 0x02
    a1da:	e0 e0       	ldi	r30, 0x00	; 0
    a1dc:	f1 e0       	ldi	r31, 0x01	; 1
    a1de:	80 81       	ld	r24, Z
    a1e0:	8c 7f       	andi	r24, 0xFC	; 252
    a1e2:	82 60       	ori	r24, 0x02	; 2
    a1e4:	80 83       	st	Z, r24
    a1e6:	9f bf       	out	0x3f, r25	; 63
    a1e8:	8f b7       	in	r24, 0x3f	; 63
    a1ea:	89 83       	std	Y+1, r24	; 0x01
    a1ec:	f8 94       	cli
    a1ee:	99 81       	ldd	r25, Y+1	; 0x01
    a1f0:	80 81       	ld	r24, Z
    a1f2:	83 7f       	andi	r24, 0xF3	; 243
    a1f4:	84 60       	ori	r24, 0x04	; 4
    a1f6:	80 83       	st	Z, r24
    a1f8:	9f bf       	out	0x3f, r25	; 63
    a1fa:	68 ee       	ldi	r22, 0xE8	; 232
    a1fc:	74 e2       	ldi	r23, 0x24	; 36
    a1fe:	80 e0       	ldi	r24, 0x00	; 0
    a200:	0e 94 ab 1a 	call	0x3556	; 0x3556 <dma_channel_write_config>
    a204:	6d ed       	ldi	r22, 0xDD	; 221
    a206:	74 e2       	ldi	r23, 0x24	; 36
    a208:	81 e0       	ldi	r24, 0x01	; 1
    a20a:	0e 94 ab 1a 	call	0x3556	; 0x3556 <dma_channel_write_config>
    a20e:	8f b7       	in	r24, 0x3f	; 63
    a210:	8b 83       	std	Y+3, r24	; 0x03
    a212:	f8 94       	cli
    a214:	fb 80       	ldd	r15, Y+3	; 0x03
    a216:	01 ed       	ldi	r16, 0xD1	; 209
    a218:	14 e2       	ldi	r17, 0x24	; 36
    a21a:	2c e0       	ldi	r18, 0x0C	; 12
    a21c:	30 e2       	ldi	r19, 0x20	; 32
    a21e:	49 ed       	ldi	r20, 0xD9	; 217
    a220:	54 e2       	ldi	r21, 0x24	; 36
    a222:	65 ed       	ldi	r22, 0xD5	; 213
    a224:	74 e2       	ldi	r23, 0x24	; 36
    a226:	81 e9       	ldi	r24, 0x91	; 145
    a228:	94 e2       	ldi	r25, 0x24	; 36
    a22a:	55 df       	rcall	.-342    	; 0xa0d6 <calc_next_frame>
    a22c:	2c e0       	ldi	r18, 0x0C	; 12
    a22e:	30 e2       	ldi	r19, 0x20	; 32
    a230:	49 ed       	ldi	r20, 0xD9	; 217
    a232:	54 e2       	ldi	r21, 0x24	; 36
    a234:	65 ed       	ldi	r22, 0xD5	; 213
    a236:	74 e2       	ldi	r23, 0x24	; 36
    a238:	81 eb       	ldi	r24, 0xB1	; 177
    a23a:	94 e2       	ldi	r25, 0x24	; 36
    a23c:	4c df       	rcall	.-360    	; 0xa0d6 <calc_next_frame>
    a23e:	8f b7       	in	r24, 0x3f	; 63
    a240:	8c 83       	std	Y+4, r24	; 0x04
    a242:	f8 94       	cli
    a244:	9c 81       	ldd	r25, Y+4	; 0x04
    a246:	e0 e1       	ldi	r30, 0x10	; 16
    a248:	f1 e0       	ldi	r31, 0x01	; 1
    a24a:	80 81       	ld	r24, Z
    a24c:	80 68       	ori	r24, 0x80	; 128
    a24e:	80 83       	st	Z, r24
    a250:	9f bf       	out	0x3f, r25	; 63
    a252:	ff be       	out	0x3f, r15	; 63
    a254:	24 96       	adiw	r28, 0x04	; 4
    a256:	cd bf       	out	0x3d, r28	; 61
    a258:	de bf       	out	0x3e, r29	; 62
    a25a:	df 91       	pop	r29
    a25c:	cf 91       	pop	r28
    a25e:	1f 91       	pop	r17
    a260:	0f 91       	pop	r16
    a262:	ff 90       	pop	r15
    a264:	08 95       	ret

0000a266 <isr_dma_dac_ch0_B>:
    a266:	0f 93       	push	r16
    a268:	1f 93       	push	r17
    a26a:	cf 93       	push	r28
    a26c:	df 93       	push	r29
    a26e:	1f 92       	push	r1
    a270:	cd b7       	in	r28, 0x3d	; 61
    a272:	de b7       	in	r29, 0x3e	; 62
    a274:	8f b7       	in	r24, 0x3f	; 63
    a276:	89 83       	std	Y+1, r24	; 0x01
    a278:	f8 94       	cli
    a27a:	99 81       	ldd	r25, Y+1	; 0x01
    a27c:	e0 e1       	ldi	r30, 0x10	; 16
    a27e:	f1 e0       	ldi	r31, 0x01	; 1
    a280:	80 81       	ld	r24, Z
    a282:	80 68       	ori	r24, 0x80	; 128
    a284:	80 83       	st	Z, r24
    a286:	9f bf       	out	0x3f, r25	; 63
    a288:	78 94       	sei
    a28a:	01 ed       	ldi	r16, 0xD1	; 209
    a28c:	14 e2       	ldi	r17, 0x24	; 36
    a28e:	2c e0       	ldi	r18, 0x0C	; 12
    a290:	30 e2       	ldi	r19, 0x20	; 32
    a292:	49 ed       	ldi	r20, 0xD9	; 217
    a294:	54 e2       	ldi	r21, 0x24	; 36
    a296:	65 ed       	ldi	r22, 0xD5	; 213
    a298:	74 e2       	ldi	r23, 0x24	; 36
    a29a:	81 eb       	ldi	r24, 0xB1	; 177
    a29c:	94 e2       	ldi	r25, 0x24	; 36
    a29e:	1b df       	rcall	.-458    	; 0xa0d6 <calc_next_frame>
    a2a0:	0f 90       	pop	r0
    a2a2:	df 91       	pop	r29
    a2a4:	cf 91       	pop	r28
    a2a6:	1f 91       	pop	r17
    a2a8:	0f 91       	pop	r16
    a2aa:	08 95       	ret

0000a2ac <isr_dma_dac_ch0_A>:
    a2ac:	0f 93       	push	r16
    a2ae:	1f 93       	push	r17
    a2b0:	cf 93       	push	r28
    a2b2:	df 93       	push	r29
    a2b4:	1f 92       	push	r1
    a2b6:	cd b7       	in	r28, 0x3d	; 61
    a2b8:	de b7       	in	r29, 0x3e	; 62
    a2ba:	8f b7       	in	r24, 0x3f	; 63
    a2bc:	89 83       	std	Y+1, r24	; 0x01
    a2be:	f8 94       	cli
    a2c0:	99 81       	ldd	r25, Y+1	; 0x01
    a2c2:	e0 e2       	ldi	r30, 0x20	; 32
    a2c4:	f1 e0       	ldi	r31, 0x01	; 1
    a2c6:	80 81       	ld	r24, Z
    a2c8:	80 68       	ori	r24, 0x80	; 128
    a2ca:	80 83       	st	Z, r24
    a2cc:	9f bf       	out	0x3f, r25	; 63
    a2ce:	78 94       	sei
    a2d0:	01 ed       	ldi	r16, 0xD1	; 209
    a2d2:	14 e2       	ldi	r17, 0x24	; 36
    a2d4:	2c e0       	ldi	r18, 0x0C	; 12
    a2d6:	30 e2       	ldi	r19, 0x20	; 32
    a2d8:	49 ed       	ldi	r20, 0xD9	; 217
    a2da:	54 e2       	ldi	r21, 0x24	; 36
    a2dc:	65 ed       	ldi	r22, 0xD5	; 213
    a2de:	74 e2       	ldi	r23, 0x24	; 36
    a2e0:	81 e9       	ldi	r24, 0x91	; 145
    a2e2:	94 e2       	ldi	r25, 0x24	; 36
    a2e4:	f8 de       	rcall	.-528    	; 0xa0d6 <calc_next_frame>
    a2e6:	0f 90       	pop	r0
    a2e8:	df 91       	pop	r29
    a2ea:	cf 91       	pop	r28
    a2ec:	1f 91       	pop	r17
    a2ee:	0f 91       	pop	r16
    a2f0:	08 95       	ret

0000a2f2 <isr_tcc0_ovfl>:
    a2f2:	cf 92       	push	r12
    a2f4:	df 92       	push	r13
    a2f6:	ef 92       	push	r14
    a2f8:	ff 92       	push	r15
    a2fa:	0f 93       	push	r16
    a2fc:	1f 93       	push	r17
    a2fe:	0e 94 f9 1a 	call	0x35f2	; 0x35f2 <rtc_get_time>
    a302:	21 e0       	ldi	r18, 0x01	; 1
    a304:	20 93 0c 08 	sts	0x080C, r18	; 0x80080c <__TEXT_REGION_LENGTH__+0x70080c>
    a308:	20 91 2a 27 	lds	r18, 0x272A	; 0x80272a <g_workmode>
    a30c:	22 30       	cpi	r18, 0x02	; 2
    a30e:	09 f0       	breq	.+2      	; 0xa312 <isr_tcc0_ovfl+0x20>
    a310:	52 c0       	rjmp	.+164    	; 0xa3b6 <isr_tcc0_ovfl+0xc4>
    a312:	00 91 85 24 	lds	r16, 0x2485	; 0x802485 <last_10ms.7647>
    a316:	10 91 86 24 	lds	r17, 0x2486	; 0x802486 <last_10ms.7647+0x1>
    a31a:	20 91 87 24 	lds	r18, 0x2487	; 0x802487 <last_10ms.7647+0x2>
    a31e:	30 91 88 24 	lds	r19, 0x2488	; 0x802488 <last_10ms.7647+0x3>
    a322:	6b 01       	movw	r12, r22
    a324:	7c 01       	movw	r14, r24
    a326:	c0 1a       	sub	r12, r16
    a328:	d1 0a       	sbc	r13, r17
    a32a:	e2 0a       	sbc	r14, r18
    a32c:	f3 0a       	sbc	r15, r19
    a32e:	4a e0       	ldi	r20, 0x0A	; 10
    a330:	c4 16       	cp	r12, r20
    a332:	d1 04       	cpc	r13, r1
    a334:	e1 04       	cpc	r14, r1
    a336:	f1 04       	cpc	r15, r1
    a338:	28 f4       	brcc	.+10     	; 0xa344 <isr_tcc0_ovfl+0x52>
    a33a:	60 17       	cp	r22, r16
    a33c:	71 07       	cpc	r23, r17
    a33e:	82 07       	cpc	r24, r18
    a340:	93 07       	cpc	r25, r19
    a342:	58 f4       	brcc	.+22     	; 0xa35a <isr_tcc0_ovfl+0x68>
    a344:	60 93 85 24 	sts	0x2485, r22	; 0x802485 <last_10ms.7647>
    a348:	70 93 86 24 	sts	0x2486, r23	; 0x802486 <last_10ms.7647+0x1>
    a34c:	80 93 87 24 	sts	0x2487, r24	; 0x802487 <last_10ms.7647+0x2>
    a350:	90 93 88 24 	sts	0x2488, r25	; 0x802488 <last_10ms.7647+0x3>
    a354:	0e 94 36 28 	call	0x506c	; 0x506c <isr_10ms_twi1_onboard>
    a358:	2e c0       	rjmp	.+92     	; 0xa3b6 <isr_tcc0_ovfl+0xc4>
    a35a:	00 91 81 24 	lds	r16, 0x2481	; 0x802481 <last_500ms.7648>
    a35e:	10 91 82 24 	lds	r17, 0x2482	; 0x802482 <last_500ms.7648+0x1>
    a362:	20 91 83 24 	lds	r18, 0x2483	; 0x802483 <last_500ms.7648+0x2>
    a366:	30 91 84 24 	lds	r19, 0x2484	; 0x802484 <last_500ms.7648+0x3>
    a36a:	6b 01       	movw	r12, r22
    a36c:	7c 01       	movw	r14, r24
    a36e:	c0 1a       	sub	r12, r16
    a370:	d1 0a       	sbc	r13, r17
    a372:	e2 0a       	sbc	r14, r18
    a374:	f3 0a       	sbc	r15, r19
    a376:	c1 14       	cp	r12, r1
    a378:	42 e0       	ldi	r20, 0x02	; 2
    a37a:	d4 06       	cpc	r13, r20
    a37c:	e1 04       	cpc	r14, r1
    a37e:	f1 04       	cpc	r15, r1
    a380:	28 f4       	brcc	.+10     	; 0xa38c <isr_tcc0_ovfl+0x9a>
    a382:	60 17       	cp	r22, r16
    a384:	71 07       	cpc	r23, r17
    a386:	82 07       	cpc	r24, r18
    a388:	93 07       	cpc	r25, r19
    a38a:	98 f4       	brcc	.+38     	; 0xa3b2 <isr_tcc0_ovfl+0xc0>
    a38c:	60 93 81 24 	sts	0x2481, r22	; 0x802481 <last_500ms.7648>
    a390:	70 93 82 24 	sts	0x2482, r23	; 0x802482 <last_500ms.7648+0x1>
    a394:	80 93 83 24 	sts	0x2483, r24	; 0x802483 <last_500ms.7648+0x2>
    a398:	90 93 84 24 	sts	0x2484, r25	; 0x802484 <last_500ms.7648+0x3>
    a39c:	0e 94 37 28 	call	0x506e	; 0x506e <isr_500ms_twi1_onboard>
    a3a0:	0e 94 f9 1a 	call	0x35f2	; 0x35f2 <rtc_get_time>
    a3a4:	6e 5f       	subi	r22, 0xFE	; 254
    a3a6:	7f 4f       	sbci	r23, 0xFF	; 255
    a3a8:	8f 4f       	sbci	r24, 0xFF	; 255
    a3aa:	9f 4f       	sbci	r25, 0xFF	; 255
    a3ac:	0e 94 0a 1b 	call	0x3614	; 0x3614 <rtc_set_alarm>
    a3b0:	02 c0       	rjmp	.+4      	; 0xa3b6 <isr_tcc0_ovfl+0xc4>
    a3b2:	0e 94 7b 29 	call	0x52f6	; 0x52f6 <isr_sparetime_twi1_onboard>
    a3b6:	1f 91       	pop	r17
    a3b8:	0f 91       	pop	r16
    a3ba:	ff 90       	pop	r15
    a3bc:	ef 90       	pop	r14
    a3be:	df 90       	pop	r13
    a3c0:	cf 90       	pop	r12
    a3c2:	08 95       	ret

0000a3c4 <adc_init>:
    a3c4:	8f 92       	push	r8
    a3c6:	9f 92       	push	r9
    a3c8:	af 92       	push	r10
    a3ca:	bf 92       	push	r11
    a3cc:	cf 92       	push	r12
    a3ce:	df 92       	push	r13
    a3d0:	ef 92       	push	r14
    a3d2:	ff 92       	push	r15
    a3d4:	0f 93       	push	r16
    a3d6:	1f 93       	push	r17
    a3d8:	cf 93       	push	r28
    a3da:	df 93       	push	r29
    a3dc:	e0 e1       	ldi	r30, 0x10	; 16
    a3de:	f6 e0       	ldi	r31, 0x06	; 6
    a3e0:	80 81       	ld	r24, Z
    a3e2:	87 60       	ori	r24, 0x07	; 7
    a3e4:	80 83       	st	Z, r24
    a3e6:	e1 e1       	ldi	r30, 0x11	; 17
    a3e8:	f6 e0       	ldi	r31, 0x06	; 6
    a3ea:	80 81       	ld	r24, Z
    a3ec:	87 60       	ori	r24, 0x07	; 7
    a3ee:	80 83       	st	Z, r24
    a3f0:	e2 e1       	ldi	r30, 0x12	; 18
    a3f2:	f6 e0       	ldi	r31, 0x06	; 6
    a3f4:	80 81       	ld	r24, Z
    a3f6:	87 60       	ori	r24, 0x07	; 7
    a3f8:	80 83       	st	Z, r24
    a3fa:	e3 e1       	ldi	r30, 0x13	; 19
    a3fc:	f6 e0       	ldi	r31, 0x06	; 6
    a3fe:	80 81       	ld	r24, Z
    a400:	87 60       	ori	r24, 0x07	; 7
    a402:	80 83       	st	Z, r24
    a404:	e4 e1       	ldi	r30, 0x14	; 20
    a406:	f6 e0       	ldi	r31, 0x06	; 6
    a408:	80 81       	ld	r24, Z
    a40a:	87 60       	ori	r24, 0x07	; 7
    a40c:	80 83       	st	Z, r24
    a40e:	e5 e1       	ldi	r30, 0x15	; 21
    a410:	f6 e0       	ldi	r31, 0x06	; 6
    a412:	80 81       	ld	r24, Z
    a414:	87 60       	ori	r24, 0x07	; 7
    a416:	80 83       	st	Z, r24
    a418:	e2 e3       	ldi	r30, 0x32	; 50
    a41a:	f6 e0       	ldi	r31, 0x06	; 6
    a41c:	80 81       	ld	r24, Z
    a41e:	87 60       	ori	r24, 0x07	; 7
    a420:	80 83       	st	Z, r24
    a422:	e3 e3       	ldi	r30, 0x33	; 51
    a424:	f6 e0       	ldi	r31, 0x06	; 6
    a426:	80 81       	ld	r24, Z
    a428:	87 60       	ori	r24, 0x07	; 7
    a42a:	80 83       	st	Z, r24
    a42c:	68 eb       	ldi	r22, 0xB8	; 184
    a42e:	76 e2       	ldi	r23, 0x26	; 38
    a430:	80 e0       	ldi	r24, 0x00	; 0
    a432:	92 e0       	ldi	r25, 0x02	; 2
    a434:	0e 94 43 39 	call	0x7286	; 0x7286 <adc_read_configuration>
    a438:	44 eb       	ldi	r20, 0xB4	; 180
    a43a:	56 e2       	ldi	r21, 0x26	; 38
    a43c:	61 e0       	ldi	r22, 0x01	; 1
    a43e:	80 e0       	ldi	r24, 0x00	; 0
    a440:	92 e0       	ldi	r25, 0x02	; 2
    a442:	0e 94 c7 39 	call	0x738e	; 0x738e <adcch_read_configuration>
    a446:	40 eb       	ldi	r20, 0xB0	; 176
    a448:	56 e2       	ldi	r21, 0x26	; 38
    a44a:	62 e0       	ldi	r22, 0x02	; 2
    a44c:	80 e0       	ldi	r24, 0x00	; 0
    a44e:	92 e0       	ldi	r25, 0x02	; 2
    a450:	0e 94 c7 39 	call	0x738e	; 0x738e <adcch_read_configuration>
    a454:	4c ea       	ldi	r20, 0xAC	; 172
    a456:	56 e2       	ldi	r21, 0x26	; 38
    a458:	64 e0       	ldi	r22, 0x04	; 4
    a45a:	80 e0       	ldi	r24, 0x00	; 0
    a45c:	92 e0       	ldi	r25, 0x02	; 2
    a45e:	0e 94 c7 39 	call	0x738e	; 0x738e <adcch_read_configuration>
    a462:	48 ea       	ldi	r20, 0xA8	; 168
    a464:	56 e2       	ldi	r21, 0x26	; 38
    a466:	68 e0       	ldi	r22, 0x08	; 8
    a468:	80 e0       	ldi	r24, 0x00	; 0
    a46a:	92 e0       	ldi	r25, 0x02	; 2
    a46c:	0e 94 c7 39 	call	0x738e	; 0x738e <adcch_read_configuration>
    a470:	61 ea       	ldi	r22, 0xA1	; 161
    a472:	76 e2       	ldi	r23, 0x26	; 38
    a474:	80 e4       	ldi	r24, 0x40	; 64
    a476:	92 e0       	ldi	r25, 0x02	; 2
    a478:	0e 94 43 39 	call	0x7286	; 0x7286 <adc_read_configuration>
    a47c:	4d e9       	ldi	r20, 0x9D	; 157
    a47e:	56 e2       	ldi	r21, 0x26	; 38
    a480:	61 e0       	ldi	r22, 0x01	; 1
    a482:	80 e4       	ldi	r24, 0x40	; 64
    a484:	92 e0       	ldi	r25, 0x02	; 2
    a486:	0e 94 c7 39 	call	0x738e	; 0x738e <adcch_read_configuration>
    a48a:	a8 eb       	ldi	r26, 0xB8	; 184
    a48c:	b6 e2       	ldi	r27, 0x26	; 38
    a48e:	83 e0       	ldi	r24, 0x03	; 3
    a490:	14 96       	adiw	r26, 0x04	; 4
    a492:	8c 93       	st	X, r24
    a494:	14 97       	sbiw	r26, 0x04	; 4
    a496:	e1 ea       	ldi	r30, 0xA1	; 161
    a498:	f6 e2       	ldi	r31, 0x26	; 38
    a49a:	87 e0       	ldi	r24, 0x07	; 7
    a49c:	84 83       	std	Z+4, r24	; 0x04
    a49e:	12 96       	adiw	r26, 0x02	; 2
    a4a0:	3c 91       	ld	r19, X
    a4a2:	12 97       	sbiw	r26, 0x02	; 2
    a4a4:	22 81       	ldd	r18, Z+2	; 0x02
    a4a6:	11 96       	adiw	r26, 0x01	; 1
    a4a8:	9c 91       	ld	r25, X
    a4aa:	11 97       	sbiw	r26, 0x01	; 1
    a4ac:	81 81       	ldd	r24, Z+1	; 0x01
    a4ae:	0f 2e       	mov	r0, r31
    a4b0:	f4 eb       	ldi	r31, 0xB4	; 180
    a4b2:	8f 2e       	mov	r8, r31
    a4b4:	f6 e2       	ldi	r31, 0x26	; 38
    a4b6:	9f 2e       	mov	r9, r31
    a4b8:	f0 2d       	mov	r31, r0
    a4ba:	41 e0       	ldi	r20, 0x01	; 1
    a4bc:	e4 01       	movw	r28, r8
    a4be:	48 83       	st	Y, r20
    a4c0:	58 e0       	ldi	r21, 0x08	; 8
    a4c2:	59 83       	std	Y+1, r21	; 0x01
    a4c4:	0f 2e       	mov	r0, r31
    a4c6:	f0 eb       	ldi	r31, 0xB0	; 176
    a4c8:	af 2e       	mov	r10, r31
    a4ca:	f6 e2       	ldi	r31, 0x26	; 38
    a4cc:	bf 2e       	mov	r11, r31
    a4ce:	f0 2d       	mov	r31, r0
    a4d0:	e5 01       	movw	r28, r10
    a4d2:	48 83       	st	Y, r20
    a4d4:	60 e2       	ldi	r22, 0x20	; 32
    a4d6:	69 83       	std	Y+1, r22	; 0x01
    a4d8:	0f 2e       	mov	r0, r31
    a4da:	fc ea       	ldi	r31, 0xAC	; 172
    a4dc:	cf 2e       	mov	r12, r31
    a4de:	f6 e2       	ldi	r31, 0x26	; 38
    a4e0:	df 2e       	mov	r13, r31
    a4e2:	f0 2d       	mov	r31, r0
    a4e4:	e6 01       	movw	r28, r12
    a4e6:	48 83       	st	Y, r20
    a4e8:	68 e2       	ldi	r22, 0x28	; 40
    a4ea:	69 83       	std	Y+1, r22	; 0x01
    a4ec:	0f 2e       	mov	r0, r31
    a4ee:	f8 ea       	ldi	r31, 0xA8	; 168
    a4f0:	ef 2e       	mov	r14, r31
    a4f2:	f6 e2       	ldi	r31, 0x26	; 38
    a4f4:	ff 2e       	mov	r15, r31
    a4f6:	f0 2d       	mov	r31, r0
    a4f8:	e7 01       	movw	r28, r14
    a4fa:	18 82       	st	Y, r1
    a4fc:	59 83       	std	Y+1, r21	; 0x01
    a4fe:	0d e9       	ldi	r16, 0x9D	; 157
    a500:	16 e2       	ldi	r17, 0x26	; 38
    a502:	e8 01       	movw	r28, r16
    a504:	18 82       	st	Y, r1
    a506:	19 82       	std	Y+1, r1	; 0x01
    a508:	3e 78       	andi	r19, 0x8E	; 142
    a50a:	32 62       	ori	r19, 0x22	; 34
    a50c:	12 96       	adiw	r26, 0x02	; 2
    a50e:	3c 93       	st	X, r19
    a510:	12 97       	sbiw	r26, 0x02	; 2
    a512:	2f 78       	andi	r18, 0x8F	; 143
    a514:	23 60       	ori	r18, 0x03	; 3
    a516:	22 83       	std	Z+2, r18	; 0x02
    a518:	22 e0       	ldi	r18, 0x02	; 2
    a51a:	e4 01       	movw	r28, r8
    a51c:	2b 83       	std	Y+3, r18	; 0x03
    a51e:	91 70       	andi	r25, 0x01	; 1
    a520:	90 64       	ori	r25, 0x40	; 64
    a522:	11 96       	adiw	r26, 0x01	; 1
    a524:	9c 93       	st	X, r25
    a526:	11 97       	sbiw	r26, 0x01	; 1
    a528:	9c e0       	ldi	r25, 0x0C	; 12
    a52a:	13 96       	adiw	r26, 0x03	; 3
    a52c:	9c 93       	st	X, r25
    a52e:	81 70       	andi	r24, 0x01	; 1
    a530:	80 66       	ori	r24, 0x60	; 96
    a532:	81 83       	std	Z+1, r24	; 0x01
    a534:	43 83       	std	Z+3, r20	; 0x03
    a536:	65 ee       	ldi	r22, 0xE5	; 229
    a538:	7c e4       	ldi	r23, 0x4C	; 76
    a53a:	80 e0       	ldi	r24, 0x00	; 0
    a53c:	92 e0       	ldi	r25, 0x02	; 2
    a53e:	0e 94 97 36 	call	0x6d2e	; 0x6d2e <adc_set_callback>
    a542:	6b e5       	ldi	r22, 0x5B	; 91
    a544:	7e e4       	ldi	r23, 0x4E	; 78
    a546:	80 e4       	ldi	r24, 0x40	; 64
    a548:	92 e0       	ldi	r25, 0x02	; 2
    a54a:	0e 94 97 36 	call	0x6d2e	; 0x6d2e <adc_set_callback>
    a54e:	f5 01       	movw	r30, r10
    a550:	32 81       	ldd	r19, Z+2	; 0x02
    a552:	e6 01       	movw	r28, r12
    a554:	2a 81       	ldd	r18, Y+2	; 0x02
    a556:	f7 01       	movw	r30, r14
    a558:	92 81       	ldd	r25, Z+2	; 0x02
    a55a:	e8 01       	movw	r28, r16
    a55c:	8a 81       	ldd	r24, Y+2	; 0x02
    a55e:	f4 01       	movw	r30, r8
    a560:	42 81       	ldd	r20, Z+2	; 0x02
    a562:	40 7f       	andi	r20, 0xF0	; 240
    a564:	41 60       	ori	r20, 0x01	; 1
    a566:	42 83       	std	Z+2, r20	; 0x02
    a568:	30 7f       	andi	r19, 0xF0	; 240
    a56a:	31 60       	ori	r19, 0x01	; 1
    a56c:	e5 01       	movw	r28, r10
    a56e:	3a 83       	std	Y+2, r19	; 0x02
    a570:	20 7f       	andi	r18, 0xF0	; 240
    a572:	21 60       	ori	r18, 0x01	; 1
    a574:	f6 01       	movw	r30, r12
    a576:	22 83       	std	Z+2, r18	; 0x02
    a578:	90 7f       	andi	r25, 0xF0	; 240
    a57a:	91 60       	ori	r25, 0x01	; 1
    a57c:	e7 01       	movw	r28, r14
    a57e:	9a 83       	std	Y+2, r25	; 0x02
    a580:	80 7f       	andi	r24, 0xF0	; 240
    a582:	81 60       	ori	r24, 0x01	; 1
    a584:	f8 01       	movw	r30, r16
    a586:	82 83       	std	Z+2, r24	; 0x02
    a588:	68 eb       	ldi	r22, 0xB8	; 184
    a58a:	76 e2       	ldi	r23, 0x26	; 38
    a58c:	80 e0       	ldi	r24, 0x00	; 0
    a58e:	92 e0       	ldi	r25, 0x02	; 2
    a590:	0e 94 d9 38 	call	0x71b2	; 0x71b2 <adc_write_configuration>
    a594:	a4 01       	movw	r20, r8
    a596:	61 e0       	ldi	r22, 0x01	; 1
    a598:	80 e0       	ldi	r24, 0x00	; 0
    a59a:	92 e0       	ldi	r25, 0x02	; 2
    a59c:	0e 94 7c 39 	call	0x72f8	; 0x72f8 <adcch_write_configuration>
    a5a0:	a5 01       	movw	r20, r10
    a5a2:	62 e0       	ldi	r22, 0x02	; 2
    a5a4:	80 e0       	ldi	r24, 0x00	; 0
    a5a6:	92 e0       	ldi	r25, 0x02	; 2
    a5a8:	0e 94 7c 39 	call	0x72f8	; 0x72f8 <adcch_write_configuration>
    a5ac:	a6 01       	movw	r20, r12
    a5ae:	64 e0       	ldi	r22, 0x04	; 4
    a5b0:	80 e0       	ldi	r24, 0x00	; 0
    a5b2:	92 e0       	ldi	r25, 0x02	; 2
    a5b4:	0e 94 7c 39 	call	0x72f8	; 0x72f8 <adcch_write_configuration>
    a5b8:	a7 01       	movw	r20, r14
    a5ba:	68 e0       	ldi	r22, 0x08	; 8
    a5bc:	80 e0       	ldi	r24, 0x00	; 0
    a5be:	92 e0       	ldi	r25, 0x02	; 2
    a5c0:	0e 94 7c 39 	call	0x72f8	; 0x72f8 <adcch_write_configuration>
    a5c4:	61 ea       	ldi	r22, 0xA1	; 161
    a5c6:	76 e2       	ldi	r23, 0x26	; 38
    a5c8:	80 e4       	ldi	r24, 0x40	; 64
    a5ca:	92 e0       	ldi	r25, 0x02	; 2
    a5cc:	0e 94 d9 38 	call	0x71b2	; 0x71b2 <adc_write_configuration>
    a5d0:	a8 01       	movw	r20, r16
    a5d2:	61 e0       	ldi	r22, 0x01	; 1
    a5d4:	80 e4       	ldi	r24, 0x40	; 64
    a5d6:	92 e0       	ldi	r25, 0x02	; 2
    a5d8:	0e 94 7c 39 	call	0x72f8	; 0x72f8 <adcch_write_configuration>
    a5dc:	61 e2       	ldi	r22, 0x21	; 33
    a5de:	70 e0       	ldi	r23, 0x00	; 0
    a5e0:	82 e0       	ldi	r24, 0x02	; 2
    a5e2:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
    a5e6:	c8 2f       	mov	r28, r24
    a5e8:	d0 e0       	ldi	r29, 0x00	; 0
    a5ea:	dc 2f       	mov	r29, r28
    a5ec:	cc 27       	eor	r28, r28
    a5ee:	60 e2       	ldi	r22, 0x20	; 32
    a5f0:	70 e0       	ldi	r23, 0x00	; 0
    a5f2:	82 e0       	ldi	r24, 0x02	; 2
    a5f4:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
    a5f8:	c8 2b       	or	r28, r24
    a5fa:	c0 93 0c 02 	sts	0x020C, r28	; 0x80020c <__TEXT_REGION_LENGTH__+0x70020c>
    a5fe:	d0 93 0d 02 	sts	0x020D, r29	; 0x80020d <__TEXT_REGION_LENGTH__+0x70020d>
    a602:	65 e2       	ldi	r22, 0x25	; 37
    a604:	70 e0       	ldi	r23, 0x00	; 0
    a606:	82 e0       	ldi	r24, 0x02	; 2
    a608:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
    a60c:	c8 2f       	mov	r28, r24
    a60e:	d0 e0       	ldi	r29, 0x00	; 0
    a610:	dc 2f       	mov	r29, r28
    a612:	cc 27       	eor	r28, r28
    a614:	64 e2       	ldi	r22, 0x24	; 36
    a616:	70 e0       	ldi	r23, 0x00	; 0
    a618:	82 e0       	ldi	r24, 0x02	; 2
    a61a:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
    a61e:	c8 2b       	or	r28, r24
    a620:	c0 93 4c 02 	sts	0x024C, r28	; 0x80024c <__TEXT_REGION_LENGTH__+0x70024c>
    a624:	d0 93 4d 02 	sts	0x024D, r29	; 0x80024d <__TEXT_REGION_LENGTH__+0x70024d>
    a628:	df 91       	pop	r29
    a62a:	cf 91       	pop	r28
    a62c:	1f 91       	pop	r17
    a62e:	0f 91       	pop	r16
    a630:	ff 90       	pop	r15
    a632:	ef 90       	pop	r14
    a634:	df 90       	pop	r13
    a636:	cf 90       	pop	r12
    a638:	bf 90       	pop	r11
    a63a:	af 90       	pop	r10
    a63c:	9f 90       	pop	r9
    a63e:	8f 90       	pop	r8
    a640:	08 95       	ret

0000a642 <myStringToVar>:
    a642:	2f 92       	push	r2
    a644:	3f 92       	push	r3
    a646:	4f 92       	push	r4
    a648:	5f 92       	push	r5
    a64a:	6f 92       	push	r6
    a64c:	7f 92       	push	r7
    a64e:	8f 92       	push	r8
    a650:	9f 92       	push	r9
    a652:	af 92       	push	r10
    a654:	bf 92       	push	r11
    a656:	cf 92       	push	r12
    a658:	df 92       	push	r13
    a65a:	ef 92       	push	r14
    a65c:	ff 92       	push	r15
    a65e:	0f 93       	push	r16
    a660:	1f 93       	push	r17
    a662:	cf 93       	push	r28
    a664:	df 93       	push	r29
    a666:	00 d0       	rcall	.+0      	; 0xa668 <myStringToVar+0x26>
    a668:	1f 92       	push	r1
    a66a:	cd b7       	in	r28, 0x3d	; 61
    a66c:	de b7       	in	r29, 0x3e	; 62
    a66e:	6c 01       	movw	r12, r24
    a670:	4a 01       	movw	r8, r20
    a672:	5b 01       	movw	r10, r22
    a674:	29 83       	std	Y+1, r18	; 0x01
    a676:	3a 83       	std	Y+2, r19	; 0x02
    a678:	18 01       	movw	r2, r16
    a67a:	27 01       	movw	r4, r14
    a67c:	84 2f       	mov	r24, r20
    a67e:	83 70       	andi	r24, 0x03	; 3
    a680:	09 f4       	brne	.+2      	; 0xa684 <myStringToVar+0x42>
    a682:	66 c0       	rjmp	.+204    	; 0xa750 <myStringToVar+0x10e>
    a684:	1b 82       	std	Y+3, r1	; 0x03
    a686:	1c 82       	std	Y+4, r1	; 0x04
    a688:	61 2c       	mov	r6, r1
    a68a:	71 2c       	mov	r7, r1
    a68c:	eb 80       	ldd	r14, Y+3	; 0x03
    a68e:	fc 80       	ldd	r15, Y+4	; 0x04
    a690:	ec 0c       	add	r14, r12
    a692:	fd 1c       	adc	r15, r13
    a694:	82 30       	cpi	r24, 0x02	; 2
    a696:	e1 f0       	breq	.+56     	; 0xa6d0 <myStringToVar+0x8e>
    a698:	83 30       	cpi	r24, 0x03	; 3
    a69a:	69 f1       	breq	.+90     	; 0xa6f6 <myStringToVar+0xb4>
    a69c:	81 30       	cpi	r24, 0x01	; 1
    a69e:	09 f0       	breq	.+2      	; 0xa6a2 <myStringToVar+0x60>
    a6a0:	59 c0       	rjmp	.+178    	; 0xa754 <myStringToVar+0x112>
    a6a2:	29 81       	ldd	r18, Y+1	; 0x01
    a6a4:	3a 81       	ldd	r19, Y+2	; 0x02
    a6a6:	21 15       	cp	r18, r1
    a6a8:	31 05       	cpc	r19, r1
    a6aa:	a9 f1       	breq	.+106    	; 0xa716 <myStringToVar+0xd4>
    a6ac:	89 01       	movw	r16, r18
    a6ae:	0c 5f       	subi	r16, 0xFC	; 252
    a6b0:	1f 4f       	sbci	r17, 0xFF	; 255
    a6b2:	c7 01       	movw	r24, r14
    a6b4:	0e 94 73 70 	call	0xe0e6	; 0xe0e6 <atof>
    a6b8:	e9 81       	ldd	r30, Y+1	; 0x01
    a6ba:	fa 81       	ldd	r31, Y+2	; 0x02
    a6bc:	60 83       	st	Z, r22
    a6be:	71 83       	std	Z+1, r23	; 0x01
    a6c0:	82 83       	std	Z+2, r24	; 0x02
    a6c2:	93 83       	std	Z+3, r25	; 0x03
    a6c4:	ff ef       	ldi	r31, 0xFF	; 255
    a6c6:	6f 1a       	sub	r6, r31
    a6c8:	7f 0a       	sbc	r7, r31
    a6ca:	09 83       	std	Y+1, r16	; 0x01
    a6cc:	1a 83       	std	Y+2, r17	; 0x02
    a6ce:	23 c0       	rjmp	.+70     	; 0xa716 <myStringToVar+0xd4>
    a6d0:	21 14       	cp	r2, r1
    a6d2:	31 04       	cpc	r3, r1
    a6d4:	01 f1       	breq	.+64     	; 0xa716 <myStringToVar+0xd4>
    a6d6:	81 01       	movw	r16, r2
    a6d8:	0c 5f       	subi	r16, 0xFC	; 252
    a6da:	1f 4f       	sbci	r17, 0xFF	; 255
    a6dc:	c7 01       	movw	r24, r14
    a6de:	0e 94 93 70 	call	0xe126	; 0xe126 <atol>
    a6e2:	f1 01       	movw	r30, r2
    a6e4:	60 83       	st	Z, r22
    a6e6:	71 83       	std	Z+1, r23	; 0x01
    a6e8:	82 83       	std	Z+2, r24	; 0x02
    a6ea:	93 83       	std	Z+3, r25	; 0x03
    a6ec:	ff ef       	ldi	r31, 0xFF	; 255
    a6ee:	6f 1a       	sub	r6, r31
    a6f0:	7f 0a       	sbc	r7, r31
    a6f2:	18 01       	movw	r2, r16
    a6f4:	10 c0       	rjmp	.+32     	; 0xa716 <myStringToVar+0xd4>
    a6f6:	41 14       	cp	r4, r1
    a6f8:	51 04       	cpc	r5, r1
    a6fa:	69 f0       	breq	.+26     	; 0xa716 <myStringToVar+0xd4>
    a6fc:	82 01       	movw	r16, r4
    a6fe:	0e 5f       	subi	r16, 0xFE	; 254
    a700:	1f 4f       	sbci	r17, 0xFF	; 255
    a702:	c7 01       	movw	r24, r14
    a704:	0e 94 76 70 	call	0xe0ec	; 0xe0ec <atoi>
    a708:	f2 01       	movw	r30, r4
    a70a:	80 83       	st	Z, r24
    a70c:	91 83       	std	Z+1, r25	; 0x01
    a70e:	ff ef       	ldi	r31, 0xFF	; 255
    a710:	6f 1a       	sub	r6, r31
    a712:	7f 0a       	sbc	r7, r31
    a714:	28 01       	movw	r4, r16
    a716:	6c e2       	ldi	r22, 0x2C	; 44
    a718:	70 e0       	ldi	r23, 0x00	; 0
    a71a:	c7 01       	movw	r24, r14
    a71c:	0e 94 d8 71 	call	0xe3b0	; 0xe3b0 <strchr>
    a720:	00 97       	sbiw	r24, 0x00	; 0
    a722:	c1 f0       	breq	.+48     	; 0xa754 <myStringToVar+0x112>
    a724:	01 96       	adiw	r24, 0x01	; 1
    a726:	8e 19       	sub	r24, r14
    a728:	9f 09       	sbc	r25, r15
    a72a:	2b 81       	ldd	r18, Y+3	; 0x03
    a72c:	3c 81       	ldd	r19, Y+4	; 0x04
    a72e:	28 0f       	add	r18, r24
    a730:	39 1f       	adc	r19, r25
    a732:	2b 83       	std	Y+3, r18	; 0x03
    a734:	3c 83       	std	Y+4, r19	; 0x04
    a736:	b6 94       	lsr	r11
    a738:	a7 94       	ror	r10
    a73a:	97 94       	ror	r9
    a73c:	87 94       	ror	r8
    a73e:	b6 94       	lsr	r11
    a740:	a7 94       	ror	r10
    a742:	97 94       	ror	r9
    a744:	87 94       	ror	r8
    a746:	88 2d       	mov	r24, r8
    a748:	83 70       	andi	r24, 0x03	; 3
    a74a:	09 f0       	breq	.+2      	; 0xa74e <myStringToVar+0x10c>
    a74c:	9f cf       	rjmp	.-194    	; 0xa68c <myStringToVar+0x4a>
    a74e:	02 c0       	rjmp	.+4      	; 0xa754 <myStringToVar+0x112>
    a750:	61 2c       	mov	r6, r1
    a752:	71 2c       	mov	r7, r1
    a754:	c3 01       	movw	r24, r6
    a756:	24 96       	adiw	r28, 0x04	; 4
    a758:	cd bf       	out	0x3d, r28	; 61
    a75a:	de bf       	out	0x3e, r29	; 62
    a75c:	df 91       	pop	r29
    a75e:	cf 91       	pop	r28
    a760:	1f 91       	pop	r17
    a762:	0f 91       	pop	r16
    a764:	ff 90       	pop	r15
    a766:	ef 90       	pop	r14
    a768:	df 90       	pop	r13
    a76a:	cf 90       	pop	r12
    a76c:	bf 90       	pop	r11
    a76e:	af 90       	pop	r10
    a770:	9f 90       	pop	r9
    a772:	8f 90       	pop	r8
    a774:	7f 90       	pop	r7
    a776:	6f 90       	pop	r6
    a778:	5f 90       	pop	r5
    a77a:	4f 90       	pop	r4
    a77c:	3f 90       	pop	r3
    a77e:	2f 90       	pop	r2
    a780:	08 95       	ret

0000a782 <adc_app_enable>:
    a782:	1f 93       	push	r17
    a784:	cf 93       	push	r28
    a786:	df 93       	push	r29
    a788:	1f 92       	push	r1
    a78a:	cd b7       	in	r28, 0x3d	; 61
    a78c:	de b7       	in	r29, 0x3e	; 62
    a78e:	9f b7       	in	r25, 0x3f	; 63
    a790:	99 83       	std	Y+1, r25	; 0x01
    a792:	f8 94       	cli
    a794:	29 81       	ldd	r18, Y+1	; 0x01
    a796:	90 91 65 20 	lds	r25, 0x2065	; 0x802065 <g_adc_enabled>
    a79a:	2f bf       	out	0x3f, r18	; 63
    a79c:	98 17       	cp	r25, r24
    a79e:	e1 f0       	breq	.+56     	; 0xa7d8 <adc_app_enable+0x56>
    a7a0:	18 2f       	mov	r17, r24
    a7a2:	88 23       	and	r24, r24
    a7a4:	61 f0       	breq	.+24     	; 0xa7be <adc_app_enable+0x3c>
    a7a6:	c7 db       	rcall	.-2162   	; 0x9f36 <tc_init>
    a7a8:	0d de       	rcall	.-998    	; 0xa3c4 <adc_init>
    a7aa:	08 dc       	rcall	.-2032   	; 0x9fbc <tc_start>
    a7ac:	80 e0       	ldi	r24, 0x00	; 0
    a7ae:	92 e0       	ldi	r25, 0x02	; 2
    a7b0:	0e 94 f7 36 	call	0x6dee	; 0x6dee <adc_enable>
    a7b4:	80 e4       	ldi	r24, 0x40	; 64
    a7b6:	92 e0       	ldi	r25, 0x02	; 2
    a7b8:	0e 94 f7 36 	call	0x6dee	; 0x6dee <adc_enable>
    a7bc:	08 c0       	rjmp	.+16     	; 0xa7ce <adc_app_enable+0x4c>
    a7be:	80 e0       	ldi	r24, 0x00	; 0
    a7c0:	92 e0       	ldi	r25, 0x02	; 2
    a7c2:	0e 94 23 37 	call	0x6e46	; 0x6e46 <adc_disable>
    a7c6:	80 e4       	ldi	r24, 0x40	; 64
    a7c8:	92 e0       	ldi	r25, 0x02	; 2
    a7ca:	0e 94 23 37 	call	0x6e46	; 0x6e46 <adc_disable>
    a7ce:	10 93 65 20 	sts	0x2065, r17	; 0x802065 <g_adc_enabled>
    a7d2:	81 e0       	ldi	r24, 0x01	; 1
    a7d4:	80 93 bf 26 	sts	0x26BF, r24	; 0x8026bf <g_twi2_lcd_repaint>
    a7d8:	0f 90       	pop	r0
    a7da:	df 91       	pop	r29
    a7dc:	cf 91       	pop	r28
    a7de:	1f 91       	pop	r17
    a7e0:	08 95       	ret

0000a7e2 <backlight_mode_pwm>:
    a7e2:	cf 93       	push	r28
    a7e4:	df 93       	push	r29
    a7e6:	1f 92       	push	r1
    a7e8:	cd b7       	in	r28, 0x3d	; 61
    a7ea:	de b7       	in	r29, 0x3e	; 62
    a7ec:	2f b7       	in	r18, 0x3f	; 63
    a7ee:	29 83       	std	Y+1, r18	; 0x01
    a7f0:	f8 94       	cli
    a7f2:	29 81       	ldd	r18, Y+1	; 0x01
    a7f4:	80 93 63 20 	sts	0x2063, r24	; 0x802063 <g_backlight_mode_pwm>
    a7f8:	90 93 64 20 	sts	0x2064, r25	; 0x802064 <g_backlight_mode_pwm+0x1>
    a7fc:	2f bf       	out	0x3f, r18	; 63
    a7fe:	8e 3f       	cpi	r24, 0xFE	; 254
    a800:	2f ef       	ldi	r18, 0xFF	; 255
    a802:	92 07       	cpc	r25, r18
    a804:	69 f0       	breq	.+26     	; 0xa820 <backlight_mode_pwm+0x3e>
    a806:	bc 01       	movw	r22, r24
    a808:	6f 3f       	cpi	r22, 0xFF	; 255
    a80a:	8f ef       	ldi	r24, 0xFF	; 255
    a80c:	78 07       	cpc	r23, r24
    a80e:	29 f4       	brne	.+10     	; 0xa81a <backlight_mode_pwm+0x38>
    a810:	60 e0       	ldi	r22, 0x00	; 0
    a812:	81 e0       	ldi	r24, 0x01	; 1
    a814:	0e 94 08 22 	call	0x4410	; 0x4410 <twi2_set_ledbl>
    a818:	03 c0       	rjmp	.+6      	; 0xa820 <backlight_mode_pwm+0x3e>
    a81a:	80 e0       	ldi	r24, 0x00	; 0
    a81c:	0e 94 08 22 	call	0x4410	; 0x4410 <twi2_set_ledbl>
    a820:	0f 90       	pop	r0
    a822:	df 91       	pop	r29
    a824:	cf 91       	pop	r28
    a826:	08 95       	ret

0000a828 <bias_update>:
    a828:	8f 73       	andi	r24, 0x3F	; 63
    a82a:	80 93 62 20 	sts	0x2062, r24	; 0x802062 <g_bias_pm>
    a82e:	0c 94 28 22 	jmp	0x4450	; 0x4450 <twi2_set_bias>
    a832:	08 95       	ret

0000a834 <dac_app_enable>:
    a834:	1f 93       	push	r17
    a836:	cf 93       	push	r28
    a838:	df 93       	push	r29
    a83a:	1f 92       	push	r1
    a83c:	1f 92       	push	r1
    a83e:	cd b7       	in	r28, 0x3d	; 61
    a840:	de b7       	in	r29, 0x3e	; 62
    a842:	9f b7       	in	r25, 0x3f	; 63
    a844:	9a 83       	std	Y+2, r25	; 0x02
    a846:	f8 94       	cli
    a848:	2a 81       	ldd	r18, Y+2	; 0x02
    a84a:	90 91 31 27 	lds	r25, 0x2731	; 0x802731 <g_dac_enabled>
    a84e:	2f bf       	out	0x3f, r18	; 63
    a850:	98 17       	cp	r25, r24
    a852:	09 f4       	brne	.+2      	; 0xa856 <dac_app_enable+0x22>
    a854:	40 c0       	rjmp	.+128    	; 0xa8d6 <dac_app_enable+0xa2>
    a856:	18 2f       	mov	r17, r24
    a858:	88 23       	and	r24, r24
    a85a:	a9 f1       	breq	.+106    	; 0xa8c6 <dac_app_enable+0x92>
    a85c:	8f b7       	in	r24, 0x3f	; 63
    a85e:	89 83       	std	Y+1, r24	; 0x01
    a860:	f8 94       	cli
    a862:	89 81       	ldd	r24, Y+1	; 0x01
    a864:	40 e8       	ldi	r20, 0x80	; 128
    a866:	54 e8       	ldi	r21, 0x84	; 132
    a868:	6e e1       	ldi	r22, 0x1E	; 30
    a86a:	70 e0       	ldi	r23, 0x00	; 0
    a86c:	40 93 14 20 	sts	0x2014, r20	; 0x802014 <dds0_freq_mHz>
    a870:	50 93 15 20 	sts	0x2015, r21	; 0x802015 <dds0_freq_mHz+0x1>
    a874:	60 93 16 20 	sts	0x2016, r22	; 0x802016 <dds0_freq_mHz+0x2>
    a878:	70 93 17 20 	sts	0x2017, r23	; 0x802017 <dds0_freq_mHz+0x3>
    a87c:	10 92 d5 24 	sts	0x24D5, r1	; 0x8024d5 <dds0_reg>
    a880:	10 92 d6 24 	sts	0x24D6, r1	; 0x8024d6 <dds0_reg+0x1>
    a884:	10 92 d7 24 	sts	0x24D7, r1	; 0x8024d7 <dds0_reg+0x2>
    a888:	10 92 d8 24 	sts	0x24D8, r1	; 0x8024d8 <dds0_reg+0x3>
    a88c:	4a e0       	ldi	r20, 0x0A	; 10
    a88e:	59 e0       	ldi	r21, 0x09	; 9
    a890:	6d e3       	ldi	r22, 0x3D	; 61
    a892:	70 e0       	ldi	r23, 0x00	; 0
    a894:	40 93 10 20 	sts	0x2010, r20	; 0x802010 <dds1_freq_mHz>
    a898:	50 93 11 20 	sts	0x2011, r21	; 0x802011 <dds1_freq_mHz+0x1>
    a89c:	60 93 12 20 	sts	0x2012, r22	; 0x802012 <dds1_freq_mHz+0x2>
    a8a0:	70 93 13 20 	sts	0x2013, r23	; 0x802013 <dds1_freq_mHz+0x3>
    a8a4:	40 e0       	ldi	r20, 0x00	; 0
    a8a6:	50 e0       	ldi	r21, 0x00	; 0
    a8a8:	60 e0       	ldi	r22, 0x00	; 0
    a8aa:	70 e4       	ldi	r23, 0x40	; 64
    a8ac:	40 93 0c 20 	sts	0x200C, r20	; 0x80200c <dds1_reg>
    a8b0:	50 93 0d 20 	sts	0x200D, r21	; 0x80200d <dds1_reg+0x1>
    a8b4:	60 93 0e 20 	sts	0x200E, r22	; 0x80200e <dds1_reg+0x2>
    a8b8:	70 93 0f 20 	sts	0x200F, r23	; 0x80200f <dds1_reg+0x3>
    a8bc:	8f bf       	out	0x3f, r24	; 63
    a8be:	9b db       	rcall	.-2250   	; 0x9ff6 <dac_init>
    a8c0:	7d db       	rcall	.-2310   	; 0x9fbc <tc_start>
    a8c2:	62 dc       	rcall	.-1852   	; 0xa188 <dac_start>
    a8c4:	06 c0       	rjmp	.+12     	; 0xa8d2 <dac_app_enable+0x9e>
    a8c6:	0e 94 e4 19 	call	0x33c8	; 0x33c8 <dma_disable>
    a8ca:	80 e2       	ldi	r24, 0x20	; 32
    a8cc:	93 e0       	ldi	r25, 0x03	; 3
    a8ce:	0e 94 5d 3a 	call	0x74ba	; 0x74ba <dac_disable>
    a8d2:	10 93 31 27 	sts	0x2731, r17	; 0x802731 <g_dac_enabled>
    a8d6:	0f 90       	pop	r0
    a8d8:	0f 90       	pop	r0
    a8da:	df 91       	pop	r29
    a8dc:	cf 91       	pop	r28
    a8de:	1f 91       	pop	r17
    a8e0:	08 95       	ret

0000a8e2 <dds_update>:
    a8e2:	4f 92       	push	r4
    a8e4:	5f 92       	push	r5
    a8e6:	6f 92       	push	r6
    a8e8:	7f 92       	push	r7
    a8ea:	8f 92       	push	r8
    a8ec:	9f 92       	push	r9
    a8ee:	af 92       	push	r10
    a8f0:	bf 92       	push	r11
    a8f2:	cf 92       	push	r12
    a8f4:	df 92       	push	r13
    a8f6:	ef 92       	push	r14
    a8f8:	ff 92       	push	r15
    a8fa:	0f 93       	push	r16
    a8fc:	1f 93       	push	r17
    a8fe:	cf 93       	push	r28
    a900:	df 93       	push	r29
    a902:	cd b7       	in	r28, 0x3d	; 61
    a904:	de b7       	in	r29, 0x3e	; 62
    a906:	2d 97       	sbiw	r28, 0x0d	; 13
    a908:	cd bf       	out	0x3d, r28	; 61
    a90a:	de bf       	out	0x3e, r29	; 62
    a90c:	6a 83       	std	Y+2, r22	; 0x02
    a90e:	7b 83       	std	Y+3, r23	; 0x03
    a910:	8c 83       	std	Y+4, r24	; 0x04
    a912:	9d 83       	std	Y+5, r25	; 0x05
    a914:	2e 83       	std	Y+6, r18	; 0x06
    a916:	3f 83       	std	Y+7, r19	; 0x07
    a918:	48 87       	std	Y+8, r20	; 0x08
    a91a:	59 87       	std	Y+9, r21	; 0x09
    a91c:	ea 86       	std	Y+10, r14	; 0x0a
    a91e:	fb 86       	std	Y+11, r15	; 0x0b
    a920:	0c 87       	std	Y+12, r16	; 0x0c
    a922:	1d 87       	std	Y+13, r17	; 0x0d
    a924:	20 e0       	ldi	r18, 0x00	; 0
    a926:	30 e0       	ldi	r19, 0x00	; 0
    a928:	a9 01       	movw	r20, r18
    a92a:	0e 94 8b 6c 	call	0xd916	; 0xd916 <__gesf2>
    a92e:	88 23       	and	r24, r24
    a930:	7c f0       	brlt	.+30     	; 0xa950 <dds_update+0x6e>
    a932:	20 e0       	ldi	r18, 0x00	; 0
    a934:	30 e0       	ldi	r19, 0x00	; 0
    a936:	4a e7       	ldi	r20, 0x7A	; 122
    a938:	54 e4       	ldi	r21, 0x44	; 68
    a93a:	6a 81       	ldd	r22, Y+2	; 0x02
    a93c:	7b 81       	ldd	r23, Y+3	; 0x03
    a93e:	8c 81       	ldd	r24, Y+4	; 0x04
    a940:	9d 81       	ldd	r25, Y+5	; 0x05
    a942:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    a946:	0e 94 74 6b 	call	0xd6e8	; 0xd6e8 <__fixunssfsi>
    a94a:	2b 01       	movw	r4, r22
    a94c:	3c 01       	movw	r6, r24
    a94e:	03 c0       	rjmp	.+6      	; 0xa956 <dds_update+0x74>
    a950:	41 2c       	mov	r4, r1
    a952:	51 2c       	mov	r5, r1
    a954:	32 01       	movw	r6, r4
    a956:	20 e0       	ldi	r18, 0x00	; 0
    a958:	30 e0       	ldi	r19, 0x00	; 0
    a95a:	a9 01       	movw	r20, r18
    a95c:	6e 81       	ldd	r22, Y+6	; 0x06
    a95e:	7f 81       	ldd	r23, Y+7	; 0x07
    a960:	88 85       	ldd	r24, Y+8	; 0x08
    a962:	99 85       	ldd	r25, Y+9	; 0x09
    a964:	0e 94 8b 6c 	call	0xd916	; 0xd916 <__gesf2>
    a968:	88 23       	and	r24, r24
    a96a:	7c f0       	brlt	.+30     	; 0xa98a <dds_update+0xa8>
    a96c:	20 e0       	ldi	r18, 0x00	; 0
    a96e:	30 e0       	ldi	r19, 0x00	; 0
    a970:	4a e7       	ldi	r20, 0x7A	; 122
    a972:	54 e4       	ldi	r21, 0x44	; 68
    a974:	6e 81       	ldd	r22, Y+6	; 0x06
    a976:	7f 81       	ldd	r23, Y+7	; 0x07
    a978:	88 85       	ldd	r24, Y+8	; 0x08
    a97a:	99 85       	ldd	r25, Y+9	; 0x09
    a97c:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    a980:	0e 94 74 6b 	call	0xd6e8	; 0xd6e8 <__fixunssfsi>
    a984:	4b 01       	movw	r8, r22
    a986:	5c 01       	movw	r10, r24
    a988:	03 c0       	rjmp	.+6      	; 0xa990 <dds_update+0xae>
    a98a:	81 2c       	mov	r8, r1
    a98c:	91 2c       	mov	r9, r1
    a98e:	54 01       	movw	r10, r8
    a990:	20 e0       	ldi	r18, 0x00	; 0
    a992:	30 e0       	ldi	r19, 0x00	; 0
    a994:	a9 01       	movw	r20, r18
    a996:	6a 85       	ldd	r22, Y+10	; 0x0a
    a998:	7b 85       	ldd	r23, Y+11	; 0x0b
    a99a:	8c 85       	ldd	r24, Y+12	; 0x0c
    a99c:	9d 85       	ldd	r25, Y+13	; 0x0d
    a99e:	0e 94 8b 6c 	call	0xd916	; 0xd916 <__gesf2>
    a9a2:	88 23       	and	r24, r24
    a9a4:	ac f0       	brlt	.+42     	; 0xa9d0 <dds_update+0xee>
    a9a6:	20 e0       	ldi	r18, 0x00	; 0
    a9a8:	30 e0       	ldi	r19, 0x00	; 0
    a9aa:	44 eb       	ldi	r20, 0xB4	; 180
    a9ac:	52 e4       	ldi	r21, 0x42	; 66
    a9ae:	6a 85       	ldd	r22, Y+10	; 0x0a
    a9b0:	7b 85       	ldd	r23, Y+11	; 0x0b
    a9b2:	8c 85       	ldd	r24, Y+12	; 0x0c
    a9b4:	9d 85       	ldd	r25, Y+13	; 0x0d
    a9b6:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    a9ba:	20 e0       	ldi	r18, 0x00	; 0
    a9bc:	30 e0       	ldi	r19, 0x00	; 0
    a9be:	40 e8       	ldi	r20, 0x80	; 128
    a9c0:	5e e4       	ldi	r21, 0x4E	; 78
    a9c2:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    a9c6:	0e 94 74 6b 	call	0xd6e8	; 0xd6e8 <__fixunssfsi>
    a9ca:	6b 01       	movw	r12, r22
    a9cc:	7c 01       	movw	r14, r24
    a9ce:	03 c0       	rjmp	.+6      	; 0xa9d6 <dds_update+0xf4>
    a9d0:	c1 2c       	mov	r12, r1
    a9d2:	d1 2c       	mov	r13, r1
    a9d4:	76 01       	movw	r14, r12
    a9d6:	8f b7       	in	r24, 0x3f	; 63
    a9d8:	89 83       	std	Y+1, r24	; 0x01
    a9da:	f8 94       	cli
    a9dc:	19 81       	ldd	r17, Y+1	; 0x01
    a9de:	20 e0       	ldi	r18, 0x00	; 0
    a9e0:	30 e0       	ldi	r19, 0x00	; 0
    a9e2:	a9 01       	movw	r20, r18
    a9e4:	6a 81       	ldd	r22, Y+2	; 0x02
    a9e6:	7b 81       	ldd	r23, Y+3	; 0x03
    a9e8:	8c 81       	ldd	r24, Y+4	; 0x04
    a9ea:	9d 81       	ldd	r25, Y+5	; 0x05
    a9ec:	0e 94 8b 6c 	call	0xd916	; 0xd916 <__gesf2>
    a9f0:	88 23       	and	r24, r24
    a9f2:	44 f0       	brlt	.+16     	; 0xaa04 <dds_update+0x122>
    a9f4:	40 92 14 20 	sts	0x2014, r4	; 0x802014 <dds0_freq_mHz>
    a9f8:	50 92 15 20 	sts	0x2015, r5	; 0x802015 <dds0_freq_mHz+0x1>
    a9fc:	60 92 16 20 	sts	0x2016, r6	; 0x802016 <dds0_freq_mHz+0x2>
    aa00:	70 92 17 20 	sts	0x2017, r7	; 0x802017 <dds0_freq_mHz+0x3>
    aa04:	20 e0       	ldi	r18, 0x00	; 0
    aa06:	30 e0       	ldi	r19, 0x00	; 0
    aa08:	a9 01       	movw	r20, r18
    aa0a:	6e 81       	ldd	r22, Y+6	; 0x06
    aa0c:	7f 81       	ldd	r23, Y+7	; 0x07
    aa0e:	88 85       	ldd	r24, Y+8	; 0x08
    aa10:	99 85       	ldd	r25, Y+9	; 0x09
    aa12:	0e 94 8b 6c 	call	0xd916	; 0xd916 <__gesf2>
    aa16:	88 23       	and	r24, r24
    aa18:	44 f0       	brlt	.+16     	; 0xaa2a <dds_update+0x148>
    aa1a:	80 92 10 20 	sts	0x2010, r8	; 0x802010 <dds1_freq_mHz>
    aa1e:	90 92 11 20 	sts	0x2011, r9	; 0x802011 <dds1_freq_mHz+0x1>
    aa22:	a0 92 12 20 	sts	0x2012, r10	; 0x802012 <dds1_freq_mHz+0x2>
    aa26:	b0 92 13 20 	sts	0x2013, r11	; 0x802013 <dds1_freq_mHz+0x3>
    aa2a:	20 e0       	ldi	r18, 0x00	; 0
    aa2c:	30 e0       	ldi	r19, 0x00	; 0
    aa2e:	a9 01       	movw	r20, r18
    aa30:	6a 85       	ldd	r22, Y+10	; 0x0a
    aa32:	7b 85       	ldd	r23, Y+11	; 0x0b
    aa34:	8c 85       	ldd	r24, Y+12	; 0x0c
    aa36:	9d 85       	ldd	r25, Y+13	; 0x0d
    aa38:	0e 94 8b 6c 	call	0xd916	; 0xd916 <__gesf2>
    aa3c:	88 23       	and	r24, r24
    aa3e:	84 f0       	brlt	.+32     	; 0xaa60 <dds_update+0x17e>
    aa40:	10 92 d5 24 	sts	0x24D5, r1	; 0x8024d5 <dds0_reg>
    aa44:	10 92 d6 24 	sts	0x24D6, r1	; 0x8024d6 <dds0_reg+0x1>
    aa48:	10 92 d7 24 	sts	0x24D7, r1	; 0x8024d7 <dds0_reg+0x2>
    aa4c:	10 92 d8 24 	sts	0x24D8, r1	; 0x8024d8 <dds0_reg+0x3>
    aa50:	c0 92 0c 20 	sts	0x200C, r12	; 0x80200c <dds1_reg>
    aa54:	d0 92 0d 20 	sts	0x200D, r13	; 0x80200d <dds1_reg+0x1>
    aa58:	e0 92 0e 20 	sts	0x200E, r14	; 0x80200e <dds1_reg+0x2>
    aa5c:	f0 92 0f 20 	sts	0x200F, r15	; 0x80200f <dds1_reg+0x3>
    aa60:	1f bf       	out	0x3f, r17	; 63
    aa62:	0e 94 f9 1a 	call	0x35f2	; 0x35f2 <rtc_get_time>
    aa66:	65 d9       	rcall	.-3382   	; 0x9d32 <task_dac>
    aa68:	2d 96       	adiw	r28, 0x0d	; 13
    aa6a:	cd bf       	out	0x3d, r28	; 61
    aa6c:	de bf       	out	0x3e, r29	; 62
    aa6e:	df 91       	pop	r29
    aa70:	cf 91       	pop	r28
    aa72:	1f 91       	pop	r17
    aa74:	0f 91       	pop	r16
    aa76:	ff 90       	pop	r15
    aa78:	ef 90       	pop	r14
    aa7a:	df 90       	pop	r13
    aa7c:	cf 90       	pop	r12
    aa7e:	bf 90       	pop	r11
    aa80:	af 90       	pop	r10
    aa82:	9f 90       	pop	r9
    aa84:	8f 90       	pop	r8
    aa86:	7f 90       	pop	r7
    aa88:	6f 90       	pop	r6
    aa8a:	5f 90       	pop	r5
    aa8c:	4f 90       	pop	r4
    aa8e:	08 95       	ret

0000aa90 <errorBeep_enable>:
    aa90:	80 93 61 20 	sts	0x2061, r24	; 0x802061 <g_errorBeep_enable>
    aa94:	08 95       	ret

0000aa96 <printStatusLines_enable>:
    aa96:	80 93 2e 27 	sts	0x272E, r24	; 0x80272e <g_usb_cdc_printStatusLines>
    aa9a:	08 95       	ret

0000aa9c <keyBeep_enable>:
    aa9c:	80 93 30 27 	sts	0x2730, r24	; 0x802730 <g_keyBeep_enable>
    aaa0:	08 95       	ret

0000aaa2 <pitchTone_mode>:
    aaa2:	80 93 60 20 	sts	0x2060, r24	; 0x802060 <g_pitch_tone_mode>
    aaa6:	08 95       	ret

0000aaa8 <sched_getLock>:
    aaa8:	cf 93       	push	r28
    aaaa:	df 93       	push	r29
    aaac:	1f 92       	push	r1
    aaae:	cd b7       	in	r28, 0x3d	; 61
    aab0:	de b7       	in	r29, 0x3e	; 62
    aab2:	fc 01       	movw	r30, r24
    aab4:	8f b7       	in	r24, 0x3f	; 63
    aab6:	89 83       	std	Y+1, r24	; 0x01
    aab8:	f8 94       	cli
    aaba:	99 81       	ldd	r25, Y+1	; 0x01
    aabc:	80 81       	ld	r24, Z
    aabe:	8f 5f       	subi	r24, 0xFF	; 255
    aac0:	80 83       	st	Z, r24
    aac2:	80 81       	ld	r24, Z
    aac4:	81 30       	cpi	r24, 0x01	; 1
    aac6:	29 f0       	breq	.+10     	; 0xaad2 <sched_getLock+0x2a>
    aac8:	80 81       	ld	r24, Z
    aaca:	81 50       	subi	r24, 0x01	; 1
    aacc:	80 83       	st	Z, r24
    aace:	80 e0       	ldi	r24, 0x00	; 0
    aad0:	01 c0       	rjmp	.+2      	; 0xaad4 <sched_getLock+0x2c>
    aad2:	81 e0       	ldi	r24, 0x01	; 1
    aad4:	9f bf       	out	0x3f, r25	; 63
    aad6:	0f 90       	pop	r0
    aad8:	df 91       	pop	r29
    aada:	cf 91       	pop	r28
    aadc:	08 95       	ret

0000aade <sched_freeLock>:
    aade:	cf 93       	push	r28
    aae0:	df 93       	push	r29
    aae2:	1f 92       	push	r1
    aae4:	cd b7       	in	r28, 0x3d	; 61
    aae6:	de b7       	in	r29, 0x3e	; 62
    aae8:	fc 01       	movw	r30, r24
    aaea:	8f b7       	in	r24, 0x3f	; 63
    aaec:	89 83       	std	Y+1, r24	; 0x01
    aaee:	f8 94       	cli
    aaf0:	99 81       	ldd	r25, Y+1	; 0x01
    aaf2:	10 82       	st	Z, r1
    aaf4:	9f bf       	out	0x3f, r25	; 63
    aaf6:	0f 90       	pop	r0
    aaf8:	df 91       	pop	r29
    aafa:	cf 91       	pop	r28
    aafc:	08 95       	ret

0000aafe <sched_push>:
    aafe:	8f 92       	push	r8
    ab00:	9f 92       	push	r9
    ab02:	af 92       	push	r10
    ab04:	bf 92       	push	r11
    ab06:	cf 92       	push	r12
    ab08:	df 92       	push	r13
    ab0a:	ef 92       	push	r14
    ab0c:	ff 92       	push	r15
    ab0e:	1f 93       	push	r17
    ab10:	cf 93       	push	r28
    ab12:	df 93       	push	r29
    ab14:	ec 01       	movw	r28, r24
    ab16:	6a 01       	movw	r12, r20
    ab18:	7b 01       	movw	r14, r22
    ab1a:	12 2f       	mov	r17, r18
    ab1c:	0e 94 f9 1a 	call	0x35f2	; 0x35f2 <rtc_get_time>
    ab20:	4b 01       	movw	r8, r22
    ab22:	5c 01       	movw	r10, r24
    ab24:	11 23       	and	r17, r17
    ab26:	71 f1       	breq	.+92     	; 0xab84 <sched_push+0x86>
    ab28:	22 e0       	ldi	r18, 0x02	; 2
    ab2a:	c2 16       	cp	r12, r18
    ab2c:	d1 04       	cpc	r13, r1
    ab2e:	e1 04       	cpc	r14, r1
    ab30:	f1 04       	cpc	r15, r1
    ab32:	c8 f0       	brcs	.+50     	; 0xab66 <sched_push+0x68>
    ab34:	81 e3       	ldi	r24, 0x31	; 49
    ab36:	c8 16       	cp	r12, r24
    ab38:	85 e7       	ldi	r24, 0x75	; 117
    ab3a:	d8 06       	cpc	r13, r24
    ab3c:	e1 04       	cpc	r14, r1
    ab3e:	f1 04       	cpc	r15, r1
    ab40:	b8 f4       	brcc	.+46     	; 0xab70 <sched_push+0x72>
    ab42:	c7 01       	movw	r24, r14
    ab44:	b6 01       	movw	r22, r12
    ab46:	05 2e       	mov	r0, r21
    ab48:	5a e0       	ldi	r21, 0x0A	; 10
    ab4a:	66 0f       	add	r22, r22
    ab4c:	77 1f       	adc	r23, r23
    ab4e:	88 1f       	adc	r24, r24
    ab50:	99 1f       	adc	r25, r25
    ab52:	5a 95       	dec	r21
    ab54:	d1 f7       	brne	.-12     	; 0xab4a <sched_push+0x4c>
    ab56:	50 2d       	mov	r21, r0
    ab58:	28 ee       	ldi	r18, 0xE8	; 232
    ab5a:	33 e0       	ldi	r19, 0x03	; 3
    ab5c:	40 e0       	ldi	r20, 0x00	; 0
    ab5e:	50 e0       	ldi	r21, 0x00	; 0
    ab60:	0e 94 a4 6e 	call	0xdd48	; 0xdd48 <__udivmodsi4>
    ab64:	09 c0       	rjmp	.+18     	; 0xab78 <sched_push+0x7a>
    ab66:	22 e0       	ldi	r18, 0x02	; 2
    ab68:	30 e0       	ldi	r19, 0x00	; 0
    ab6a:	40 e0       	ldi	r20, 0x00	; 0
    ab6c:	50 e0       	ldi	r21, 0x00	; 0
    ab6e:	04 c0       	rjmp	.+8      	; 0xab78 <sched_push+0x7a>
    ab70:	21 e3       	ldi	r18, 0x31	; 49
    ab72:	30 e0       	ldi	r19, 0x00	; 0
    ab74:	40 e0       	ldi	r20, 0x00	; 0
    ab76:	50 e0       	ldi	r21, 0x00	; 0
    ab78:	69 01       	movw	r12, r18
    ab7a:	7a 01       	movw	r14, r20
    ab7c:	c8 0c       	add	r12, r8
    ab7e:	d9 1c       	adc	r13, r9
    ab80:	ea 1c       	adc	r14, r10
    ab82:	fb 1c       	adc	r15, r11
    ab84:	88 e0       	ldi	r24, 0x08	; 8
    ab86:	96 e2       	ldi	r25, 0x26	; 38
    ab88:	8f df       	rcall	.-226    	; 0xaaa8 <sched_getLock>
    ab8a:	88 23       	and	r24, r24
    ab8c:	d9 f3       	breq	.-10     	; 0xab84 <sched_push+0x86>
    ab8e:	80 91 2d 25 	lds	r24, 0x252D	; 0x80252d <g_sched_data+0x6>
    ab92:	80 ff       	sbrs	r24, 0
    ab94:	11 c0       	rjmp	.+34     	; 0xabb8 <sched_push+0xba>
    ab96:	81 e0       	ldi	r24, 0x01	; 1
    ab98:	90 e0       	ldi	r25, 0x00	; 0
    ab9a:	fc 01       	movw	r30, r24
    ab9c:	ee 0f       	add	r30, r30
    ab9e:	ff 1f       	adc	r31, r31
    aba0:	ee 0f       	add	r30, r30
    aba2:	ff 1f       	adc	r31, r31
    aba4:	ee 0f       	add	r30, r30
    aba6:	ff 1f       	adc	r31, r31
    aba8:	e8 1b       	sub	r30, r24
    abaa:	f9 0b       	sbc	r31, r25
    abac:	e3 5d       	subi	r30, 0xD3	; 211
    abae:	fa 4d       	sbci	r31, 0xDA	; 218
    abb0:	20 81       	ld	r18, Z
    abb2:	20 fd       	sbrc	r18, 0
    abb4:	20 c0       	rjmp	.+64     	; 0xabf6 <sched_push+0xf8>
    abb6:	02 c0       	rjmp	.+4      	; 0xabbc <sched_push+0xbe>
    abb8:	80 e0       	ldi	r24, 0x00	; 0
    abba:	90 e0       	ldi	r25, 0x00	; 0
    abbc:	fc 01       	movw	r30, r24
    abbe:	ee 0f       	add	r30, r30
    abc0:	ff 1f       	adc	r31, r31
    abc2:	ee 0f       	add	r30, r30
    abc4:	ff 1f       	adc	r31, r31
    abc6:	ee 0f       	add	r30, r30
    abc8:	ff 1f       	adc	r31, r31
    abca:	e8 1b       	sub	r30, r24
    abcc:	f9 0b       	sbc	r31, r25
    abce:	df 01       	movw	r26, r30
    abd0:	a3 5d       	subi	r26, 0xD3	; 211
    abd2:	ba 4d       	sbci	r27, 0xDA	; 218
    abd4:	9c 91       	ld	r25, X
    abd6:	91 60       	ori	r25, 0x01	; 1
    abd8:	9c 93       	st	X, r25
    abda:	e9 5d       	subi	r30, 0xD9	; 217
    abdc:	fa 4d       	sbci	r31, 0xDA	; 218
    abde:	c4 83       	std	Z+4, r28	; 0x04
    abe0:	d5 83       	std	Z+5, r29	; 0x05
    abe2:	c0 82       	st	Z, r12
    abe4:	d1 82       	std	Z+1, r13	; 0x01
    abe6:	e2 82       	std	Z+2, r14	; 0x02
    abe8:	f3 82       	std	Z+3, r15	; 0x03
    abea:	8f 5f       	subi	r24, 0xFF	; 255
    abec:	e0 91 07 25 	lds	r30, 0x2507	; 0x802507 <g_sched_sort>
    abf0:	e1 11       	cpse	r30, r1
    abf2:	11 c0       	rjmp	.+34     	; 0xac16 <sched_push+0x118>
    abf4:	09 c0       	rjmp	.+18     	; 0xac08 <sched_push+0x10a>
    abf6:	01 96       	adiw	r24, 0x01	; 1
    abf8:	80 32       	cpi	r24, 0x20	; 32
    abfa:	91 05       	cpc	r25, r1
    abfc:	71 f6       	brne	.-100    	; 0xab9a <sched_push+0x9c>
    abfe:	74 c0       	rjmp	.+232    	; 0xace8 <sched_push+0x1ea>
    ac00:	ed 91       	ld	r30, X+
    ac02:	e1 11       	cpse	r30, r1
    ac04:	0c c0       	rjmp	.+24     	; 0xac1e <sched_push+0x120>
    ac06:	02 c0       	rjmp	.+4      	; 0xac0c <sched_push+0x10e>
    ac08:	20 e0       	ldi	r18, 0x00	; 0
    ac0a:	30 e0       	ldi	r19, 0x00	; 0
    ac0c:	f9 01       	movw	r30, r18
    ac0e:	e9 5f       	subi	r30, 0xF9	; 249
    ac10:	fa 4d       	sbci	r31, 0xDA	; 218
    ac12:	80 83       	st	Z, r24
    ac14:	3d c0       	rjmp	.+122    	; 0xac90 <sched_push+0x192>
    ac16:	a8 e0       	ldi	r26, 0x08	; 8
    ac18:	b5 e2       	ldi	r27, 0x25	; 37
    ac1a:	20 e0       	ldi	r18, 0x00	; 0
    ac1c:	30 e0       	ldi	r19, 0x00	; 0
    ac1e:	e1 50       	subi	r30, 0x01	; 1
    ac20:	4e 2f       	mov	r20, r30
    ac22:	50 e0       	ldi	r21, 0x00	; 0
    ac24:	97 e0       	ldi	r25, 0x07	; 7
    ac26:	e9 9f       	mul	r30, r25
    ac28:	f0 01       	movw	r30, r0
    ac2a:	11 24       	eor	r1, r1
    ac2c:	e3 5d       	subi	r30, 0xD3	; 211
    ac2e:	fa 4d       	sbci	r31, 0xDA	; 218
    ac30:	90 81       	ld	r25, Z
    ac32:	90 ff       	sbrs	r25, 0
    ac34:	27 c0       	rjmp	.+78     	; 0xac84 <sched_push+0x186>
    ac36:	fa 01       	movw	r30, r20
    ac38:	ee 0f       	add	r30, r30
    ac3a:	ff 1f       	adc	r31, r31
    ac3c:	ee 0f       	add	r30, r30
    ac3e:	ff 1f       	adc	r31, r31
    ac40:	ee 0f       	add	r30, r30
    ac42:	ff 1f       	adc	r31, r31
    ac44:	e4 1b       	sub	r30, r20
    ac46:	f5 0b       	sbc	r31, r21
    ac48:	e9 5d       	subi	r30, 0xD9	; 217
    ac4a:	fa 4d       	sbci	r31, 0xDA	; 218
    ac4c:	40 81       	ld	r20, Z
    ac4e:	51 81       	ldd	r21, Z+1	; 0x01
    ac50:	62 81       	ldd	r22, Z+2	; 0x02
    ac52:	73 81       	ldd	r23, Z+3	; 0x03
    ac54:	c4 16       	cp	r12, r20
    ac56:	d5 06       	cpc	r13, r21
    ac58:	e6 06       	cpc	r14, r22
    ac5a:	f7 06       	cpc	r15, r23
    ac5c:	98 f4       	brcc	.+38     	; 0xac84 <sched_push+0x186>
    ac5e:	2f 31       	cpi	r18, 0x1F	; 31
    ac60:	31 05       	cpc	r19, r1
    ac62:	5c f4       	brge	.+22     	; 0xac7a <sched_push+0x17c>
    ac64:	e6 e2       	ldi	r30, 0x26	; 38
    ac66:	f5 e2       	ldi	r31, 0x25	; 37
    ac68:	4e e1       	ldi	r20, 0x1E	; 30
    ac6a:	50 e0       	ldi	r21, 0x00	; 0
    ac6c:	92 91       	ld	r25, -Z
    ac6e:	91 83       	std	Z+1, r25	; 0x01
    ac70:	41 50       	subi	r20, 0x01	; 1
    ac72:	51 09       	sbc	r21, r1
    ac74:	42 17       	cp	r20, r18
    ac76:	53 07       	cpc	r21, r19
    ac78:	cc f7       	brge	.-14     	; 0xac6c <sched_push+0x16e>
    ac7a:	f9 01       	movw	r30, r18
    ac7c:	e9 5f       	subi	r30, 0xF9	; 249
    ac7e:	fa 4d       	sbci	r31, 0xDA	; 218
    ac80:	80 83       	st	Z, r24
    ac82:	06 c0       	rjmp	.+12     	; 0xac90 <sched_push+0x192>
    ac84:	2f 5f       	subi	r18, 0xFF	; 255
    ac86:	3f 4f       	sbci	r19, 0xFF	; 255
    ac88:	20 32       	cpi	r18, 0x20	; 32
    ac8a:	31 05       	cpc	r19, r1
    ac8c:	09 f0       	breq	.+2      	; 0xac90 <sched_push+0x192>
    ac8e:	b8 cf       	rjmp	.-144    	; 0xac00 <sched_push+0x102>
    ac90:	80 91 07 25 	lds	r24, 0x2507	; 0x802507 <g_sched_sort>
    ac94:	90 e0       	ldi	r25, 0x00	; 0
    ac96:	01 97       	sbiw	r24, 0x01	; 1
    ac98:	fc 01       	movw	r30, r24
    ac9a:	ee 0f       	add	r30, r30
    ac9c:	ff 1f       	adc	r31, r31
    ac9e:	ee 0f       	add	r30, r30
    aca0:	ff 1f       	adc	r31, r31
    aca2:	ee 0f       	add	r30, r30
    aca4:	ff 1f       	adc	r31, r31
    aca6:	e8 1b       	sub	r30, r24
    aca8:	f9 0b       	sbc	r31, r25
    acaa:	e9 5d       	subi	r30, 0xD9	; 217
    acac:	fa 4d       	sbci	r31, 0xDA	; 218
    acae:	b0 80       	ld	r11, Z
    acb0:	11 81       	ldd	r17, Z+1	; 0x01
    acb2:	d2 81       	ldd	r29, Z+2	; 0x02
    acb4:	c3 81       	ldd	r28, Z+3	; 0x03
    acb6:	88 e0       	ldi	r24, 0x08	; 8
    acb8:	96 e2       	ldi	r25, 0x26	; 38
    acba:	11 df       	rcall	.-478    	; 0xaade <sched_freeLock>
    acbc:	0e 94 f9 1a 	call	0x35f2	; 0x35f2 <rtc_get_time>
    acc0:	6b 01       	movw	r12, r22
    acc2:	7c 01       	movw	r14, r24
    acc4:	22 e0       	ldi	r18, 0x02	; 2
    acc6:	c2 0e       	add	r12, r18
    acc8:	d1 1c       	adc	r13, r1
    acca:	e1 1c       	adc	r14, r1
    accc:	f1 1c       	adc	r15, r1
    acce:	6b 2d       	mov	r22, r11
    acd0:	71 2f       	mov	r23, r17
    acd2:	8d 2f       	mov	r24, r29
    acd4:	9c 2f       	mov	r25, r28
    acd6:	6c 15       	cp	r22, r12
    acd8:	7d 05       	cpc	r23, r13
    acda:	8e 05       	cpc	r24, r14
    acdc:	9f 05       	cpc	r25, r15
    acde:	10 f4       	brcc	.+4      	; 0xace4 <sched_push+0x1e6>
    ace0:	c7 01       	movw	r24, r14
    ace2:	b6 01       	movw	r22, r12
    ace4:	0e 94 0a 1b 	call	0x3614	; 0x3614 <rtc_set_alarm>
    ace8:	df 91       	pop	r29
    acea:	cf 91       	pop	r28
    acec:	1f 91       	pop	r17
    acee:	ff 90       	pop	r15
    acf0:	ef 90       	pop	r14
    acf2:	df 90       	pop	r13
    acf4:	cf 90       	pop	r12
    acf6:	bf 90       	pop	r11
    acf8:	af 90       	pop	r10
    acfa:	9f 90       	pop	r9
    acfc:	8f 90       	pop	r8
    acfe:	08 95       	ret

0000ad00 <sched_pop>:
    ad00:	cf 92       	push	r12
    ad02:	df 92       	push	r13
    ad04:	ef 92       	push	r14
    ad06:	ff 92       	push	r15
    ad08:	0f 93       	push	r16
    ad0a:	1f 93       	push	r17
    ad0c:	cf 93       	push	r28
    ad0e:	df 93       	push	r29
    ad10:	a0 91 07 25 	lds	r26, 0x2507	; 0x802507 <g_sched_sort>
    ad14:	aa 23       	and	r26, r26
    ad16:	09 f4       	brne	.+2      	; 0xad1a <sched_pop+0x1a>
    ad18:	81 c0       	rjmp	.+258    	; 0xae1c <sched_pop+0x11c>
    ad1a:	2a 2f       	mov	r18, r26
    ad1c:	30 e0       	ldi	r19, 0x00	; 0
    ad1e:	21 50       	subi	r18, 0x01	; 1
    ad20:	31 09       	sbc	r19, r1
    ad22:	f9 01       	movw	r30, r18
    ad24:	ee 0f       	add	r30, r30
    ad26:	ff 1f       	adc	r31, r31
    ad28:	ee 0f       	add	r30, r30
    ad2a:	ff 1f       	adc	r31, r31
    ad2c:	ee 0f       	add	r30, r30
    ad2e:	ff 1f       	adc	r31, r31
    ad30:	e2 1b       	sub	r30, r18
    ad32:	f3 0b       	sbc	r31, r19
    ad34:	e3 5d       	subi	r30, 0xD3	; 211
    ad36:	fa 4d       	sbci	r31, 0xDA	; 218
    ad38:	40 81       	ld	r20, Z
    ad3a:	40 ff       	sbrs	r20, 0
    ad3c:	6f c0       	rjmp	.+222    	; 0xae1c <sched_pop+0x11c>
    ad3e:	6b 01       	movw	r12, r22
    ad40:	7c 01       	movw	r14, r24
    ad42:	f9 01       	movw	r30, r18
    ad44:	ee 0f       	add	r30, r30
    ad46:	ff 1f       	adc	r31, r31
    ad48:	ee 0f       	add	r30, r30
    ad4a:	ff 1f       	adc	r31, r31
    ad4c:	ee 0f       	add	r30, r30
    ad4e:	ff 1f       	adc	r31, r31
    ad50:	e2 1b       	sub	r30, r18
    ad52:	f3 0b       	sbc	r31, r19
    ad54:	e9 5d       	subi	r30, 0xD9	; 217
    ad56:	fa 4d       	sbci	r31, 0xDA	; 218
    ad58:	40 81       	ld	r20, Z
    ad5a:	51 81       	ldd	r21, Z+1	; 0x01
    ad5c:	62 81       	ldd	r22, Z+2	; 0x02
    ad5e:	73 81       	ldd	r23, Z+3	; 0x03
    ad60:	c4 16       	cp	r12, r20
    ad62:	d5 06       	cpc	r13, r21
    ad64:	e6 06       	cpc	r14, r22
    ad66:	f7 06       	cpc	r15, r23
    ad68:	08 f4       	brcc	.+2      	; 0xad6c <sched_pop+0x6c>
    ad6a:	54 c0       	rjmp	.+168    	; 0xae14 <sched_pop+0x114>
    ad6c:	c6 e2       	ldi	r28, 0x26	; 38
    ad6e:	d5 e2       	ldi	r29, 0x25	; 37
    ad70:	07 e0       	ldi	r16, 0x07	; 7
    ad72:	15 e2       	ldi	r17, 0x25	; 37
    ad74:	8a 2f       	mov	r24, r26
    ad76:	90 e0       	ldi	r25, 0x00	; 0
    ad78:	01 97       	sbiw	r24, 0x01	; 1
    ad7a:	dc 01       	movw	r26, r24
    ad7c:	aa 0f       	add	r26, r26
    ad7e:	bb 1f       	adc	r27, r27
    ad80:	aa 0f       	add	r26, r26
    ad82:	bb 1f       	adc	r27, r27
    ad84:	aa 0f       	add	r26, r26
    ad86:	bb 1f       	adc	r27, r27
    ad88:	a8 1b       	sub	r26, r24
    ad8a:	b9 0b       	sbc	r27, r25
    ad8c:	fd 01       	movw	r30, r26
    ad8e:	e9 5d       	subi	r30, 0xD9	; 217
    ad90:	fa 4d       	sbci	r31, 0xDA	; 218
    ad92:	04 80       	ldd	r0, Z+4	; 0x04
    ad94:	f5 81       	ldd	r31, Z+5	; 0x05
    ad96:	e0 2d       	mov	r30, r0
    ad98:	a3 5d       	subi	r26, 0xD3	; 211
    ad9a:	ba 4d       	sbci	r27, 0xDA	; 218
    ad9c:	8c 91       	ld	r24, X
    ad9e:	8e 7f       	andi	r24, 0xFE	; 254
    ada0:	8c 93       	st	X, r24
    ada2:	a7 e0       	ldi	r26, 0x07	; 7
    ada4:	b5 e2       	ldi	r27, 0x25	; 37
    ada6:	11 96       	adiw	r26, 0x01	; 1
    ada8:	8c 91       	ld	r24, X
    adaa:	11 97       	sbiw	r26, 0x01	; 1
    adac:	8d 93       	st	X+, r24
    adae:	ac 17       	cp	r26, r28
    adb0:	bd 07       	cpc	r27, r29
    adb2:	c9 f7       	brne	.-14     	; 0xada6 <sched_pop+0xa6>
    adb4:	30 97       	sbiw	r30, 0x00	; 0
    adb6:	19 f0       	breq	.+6      	; 0xadbe <sched_pop+0xbe>
    adb8:	cb 01       	movw	r24, r22
    adba:	ba 01       	movw	r22, r20
    adbc:	19 95       	eicall
    adbe:	f8 01       	movw	r30, r16
    adc0:	a0 81       	ld	r26, Z
    adc2:	aa 23       	and	r26, r26
    adc4:	59 f1       	breq	.+86     	; 0xae1c <sched_pop+0x11c>
    adc6:	2a 2f       	mov	r18, r26
    adc8:	30 e0       	ldi	r19, 0x00	; 0
    adca:	21 50       	subi	r18, 0x01	; 1
    adcc:	31 09       	sbc	r19, r1
    adce:	f9 01       	movw	r30, r18
    add0:	ee 0f       	add	r30, r30
    add2:	ff 1f       	adc	r31, r31
    add4:	ee 0f       	add	r30, r30
    add6:	ff 1f       	adc	r31, r31
    add8:	ee 0f       	add	r30, r30
    adda:	ff 1f       	adc	r31, r31
    addc:	e2 1b       	sub	r30, r18
    adde:	f3 0b       	sbc	r31, r19
    ade0:	e3 5d       	subi	r30, 0xD3	; 211
    ade2:	fa 4d       	sbci	r31, 0xDA	; 218
    ade4:	90 81       	ld	r25, Z
    ade6:	90 ff       	sbrs	r25, 0
    ade8:	19 c0       	rjmp	.+50     	; 0xae1c <sched_pop+0x11c>
    adea:	f9 01       	movw	r30, r18
    adec:	ee 0f       	add	r30, r30
    adee:	ff 1f       	adc	r31, r31
    adf0:	ee 0f       	add	r30, r30
    adf2:	ff 1f       	adc	r31, r31
    adf4:	ee 0f       	add	r30, r30
    adf6:	ff 1f       	adc	r31, r31
    adf8:	e2 1b       	sub	r30, r18
    adfa:	f3 0b       	sbc	r31, r19
    adfc:	e9 5d       	subi	r30, 0xD9	; 217
    adfe:	fa 4d       	sbci	r31, 0xDA	; 218
    ae00:	40 81       	ld	r20, Z
    ae02:	51 81       	ldd	r21, Z+1	; 0x01
    ae04:	62 81       	ldd	r22, Z+2	; 0x02
    ae06:	73 81       	ldd	r23, Z+3	; 0x03
    ae08:	c4 16       	cp	r12, r20
    ae0a:	d5 06       	cpc	r13, r21
    ae0c:	e6 06       	cpc	r14, r22
    ae0e:	f7 06       	cpc	r15, r23
    ae10:	08 f0       	brcs	.+2      	; 0xae14 <sched_pop+0x114>
    ae12:	b0 cf       	rjmp	.-160    	; 0xad74 <sched_pop+0x74>
    ae14:	cb 01       	movw	r24, r22
    ae16:	ba 01       	movw	r22, r20
    ae18:	0e 94 0a 1b 	call	0x3614	; 0x3614 <rtc_set_alarm>
    ae1c:	df 91       	pop	r29
    ae1e:	cf 91       	pop	r28
    ae20:	1f 91       	pop	r17
    ae22:	0f 91       	pop	r16
    ae24:	ff 90       	pop	r15
    ae26:	ef 90       	pop	r14
    ae28:	df 90       	pop	r13
    ae2a:	cf 90       	pop	r12
    ae2c:	08 95       	ret

0000ae2e <isr_rtc_alarm>:
    ae2e:	68 cf       	rjmp	.-304    	; 0xad00 <sched_pop>
    ae30:	08 95       	ret

0000ae32 <yield_ms>:
    ae32:	cf 93       	push	r28
    ae34:	df 93       	push	r29
    ae36:	1f 92       	push	r1
    ae38:	1f 92       	push	r1
    ae3a:	cd b7       	in	r28, 0x3d	; 61
    ae3c:	de b7       	in	r29, 0x3e	; 62
    ae3e:	ac 01       	movw	r20, r24
    ae40:	60 e0       	ldi	r22, 0x00	; 0
    ae42:	70 e0       	ldi	r23, 0x00	; 0
    ae44:	21 e0       	ldi	r18, 0x01	; 1
    ae46:	85 ed       	ldi	r24, 0xD5	; 213
    ae48:	9c e4       	ldi	r25, 0x4C	; 76
    ae4a:	59 de       	rcall	.-846    	; 0xaafe <sched_push>
    ae4c:	8f b7       	in	r24, 0x3f	; 63
    ae4e:	8a 83       	std	Y+2, r24	; 0x02
    ae50:	f8 94       	cli
    ae52:	8a 81       	ldd	r24, Y+2	; 0x02
    ae54:	91 e0       	ldi	r25, 0x01	; 1
    ae56:	90 93 07 26 	sts	0x2607, r25	; 0x802607 <g_sched_yield>
    ae5a:	8f bf       	out	0x3f, r24	; 63
    ae5c:	49 e8       	ldi	r20, 0x89	; 137
    ae5e:	58 e2       	ldi	r21, 0x28	; 40
    ae60:	28 e4       	ldi	r18, 0x48	; 72
    ae62:	30 e0       	ldi	r19, 0x00	; 0
    ae64:	f8 94       	cli
    ae66:	da 01       	movw	r26, r20
    ae68:	8c 91       	ld	r24, X
    ae6a:	81 11       	cpse	r24, r1
    ae6c:	09 c0       	rjmp	.+18     	; 0xae80 <yield_ms+0x4e>
    ae6e:	aa e8       	ldi	r26, 0x8A	; 138
    ae70:	b8 e2       	ldi	r27, 0x28	; 40
    ae72:	e0 e0       	ldi	r30, 0x00	; 0
    ae74:	ef 5f       	subi	r30, 0xFF	; 255
    ae76:	8d 91       	ld	r24, X+
    ae78:	88 23       	and	r24, r24
    ae7a:	e1 f3       	breq	.-8      	; 0xae74 <yield_ms+0x42>
    ae7c:	e1 11       	cpse	r30, r1
    ae7e:	02 c0       	rjmp	.+4      	; 0xae84 <yield_ms+0x52>
    ae80:	78 94       	sei
    ae82:	12 c0       	rjmp	.+36     	; 0xaea8 <yield_ms+0x76>
    ae84:	d9 01       	movw	r26, r18
    ae86:	8c 91       	ld	r24, X
    ae88:	f0 e0       	ldi	r31, 0x00	; 0
    ae8a:	eb 59       	subi	r30, 0x9B	; 155
    ae8c:	ff 4d       	sbci	r31, 0xDF	; 223
    ae8e:	81 7f       	andi	r24, 0xF1	; 241
    ae90:	90 81       	ld	r25, Z
    ae92:	89 2b       	or	r24, r25
    ae94:	8c 93       	st	X, r24
    ae96:	8c 91       	ld	r24, X
    ae98:	81 60       	ori	r24, 0x01	; 1
    ae9a:	8c 93       	st	X, r24
    ae9c:	78 94       	sei
    ae9e:	88 95       	sleep
    aea0:	f9 01       	movw	r30, r18
    aea2:	80 81       	ld	r24, Z
    aea4:	8e 7f       	andi	r24, 0xFE	; 254
    aea6:	80 83       	st	Z, r24
    aea8:	8f b7       	in	r24, 0x3f	; 63
    aeaa:	89 83       	std	Y+1, r24	; 0x01
    aeac:	f8 94       	cli
    aeae:	99 81       	ldd	r25, Y+1	; 0x01
    aeb0:	80 91 07 26 	lds	r24, 0x2607	; 0x802607 <g_sched_yield>
    aeb4:	9f bf       	out	0x3f, r25	; 63
    aeb6:	81 11       	cpse	r24, r1
    aeb8:	d5 cf       	rjmp	.-86     	; 0xae64 <yield_ms+0x32>
    aeba:	0f 90       	pop	r0
    aebc:	0f 90       	pop	r0
    aebe:	df 91       	pop	r29
    aec0:	cf 91       	pop	r28
    aec2:	08 95       	ret

0000aec4 <usb_callback_suspend_action>:
    aec4:	cf 93       	push	r28
    aec6:	df 93       	push	r29
    aec8:	1f 92       	push	r1
    aeca:	cd b7       	in	r28, 0x3d	; 61
    aecc:	de b7       	in	r29, 0x3e	; 62
    aece:	8f b7       	in	r24, 0x3f	; 63
    aed0:	89 83       	std	Y+1, r24	; 0x01
    aed2:	f8 94       	cli
    aed4:	89 81       	ldd	r24, Y+1	; 0x01
    aed6:	93 e0       	ldi	r25, 0x03	; 3
    aed8:	90 93 2a 27 	sts	0x272A, r25	; 0x80272a <g_workmode>
    aedc:	8f bf       	out	0x3f, r24	; 63
    aede:	0f 90       	pop	r0
    aee0:	df 91       	pop	r29
    aee2:	cf 91       	pop	r28
    aee4:	08 95       	ret

0000aee6 <usb_callback_resume_action>:
    aee6:	cf 93       	push	r28
    aee8:	df 93       	push	r29
    aeea:	1f 92       	push	r1
    aeec:	cd b7       	in	r28, 0x3d	; 61
    aeee:	de b7       	in	r29, 0x3e	; 62
    aef0:	8f b7       	in	r24, 0x3f	; 63
    aef2:	89 83       	std	Y+1, r24	; 0x01
    aef4:	f8 94       	cli
    aef6:	89 81       	ldd	r24, Y+1	; 0x01
    aef8:	92 e0       	ldi	r25, 0x02	; 2
    aefa:	90 93 2a 27 	sts	0x272A, r25	; 0x80272a <g_workmode>
    aefe:	8f bf       	out	0x3f, r24	; 63
    af00:	0f 90       	pop	r0
    af02:	df 91       	pop	r29
    af04:	cf 91       	pop	r28
    af06:	08 95       	ret

0000af08 <usb_callback_remotewakeup_enable>:
    af08:	08 95       	ret

0000af0a <usb_callback_remotewakeup_disable>:
    af0a:	08 95       	ret

0000af0c <usb_callback_cdc_enable>:

bool usb_callback_cdc_enable(void)
{
	/* USB CDC feature for serial communication */

	g_usb_cdc_transfers_autorized = true;
    af0c:	81 e0       	ldi	r24, 0x01	; 1
    af0e:	80 93 2c 27 	sts	0x272C, r24	; 0x80272c <g_usb_cdc_transfers_autorized>
	return true;
}
    af12:	08 95       	ret

0000af14 <usb_callback_cdc_disable>:
	bool l_adc_enabled = g_adc_enabled;
	cpu_irq_restore(flags);

	if (l_adc_enabled != enable) {
		if (enable) {
			tc_init();
    af14:	10 92 2c 27 	sts	0x272C, r1	; 0x80272c <g_usb_cdc_transfers_autorized>
    af18:	08 95       	ret

0000af1a <usb_callback_config>:
    af1a:	08 95       	ret

0000af1c <usb_callback_cdc_set_dtr>:
    af1c:	08 95       	ret

0000af1e <usb_callback_cdc_set_rts>:
    af1e:	08 95       	ret

0000af20 <usb_callback_rx_notify>:
    af20:	81 e0       	ldi	r24, 0x01	; 1
    af22:	80 93 2d 27 	sts	0x272D, r24	; 0x80272d <g_usb_cdc_rx_received>
    af26:	08 95       	ret

0000af28 <usb_callback_tx_empty_notify>:
    af28:	10 92 2b 27 	sts	0x272B, r1	; 0x80272b <g_usb_cdc_access_blocked>
    af2c:	08 95       	ret

0000af2e <main>:
    af2e:	2f 92       	push	r2
    af30:	3f 92       	push	r3
    af32:	4f 92       	push	r4
    af34:	5f 92       	push	r5
    af36:	6f 92       	push	r6
    af38:	7f 92       	push	r7
    af3a:	8f 92       	push	r8
    af3c:	9f 92       	push	r9
    af3e:	af 92       	push	r10
    af40:	bf 92       	push	r11
    af42:	cf 92       	push	r12
    af44:	df 92       	push	r13
    af46:	ef 92       	push	r14
    af48:	ff 92       	push	r15
    af4a:	0f 93       	push	r16
    af4c:	1f 93       	push	r17
    af4e:	cf 93       	push	r28
    af50:	df 93       	push	r29
    af52:	cd b7       	in	r28, 0x3d	; 61
    af54:	de b7       	in	r29, 0x3e	; 62
    af56:	c0 55       	subi	r28, 0x50	; 80
    af58:	d1 09       	sbc	r29, r1
    af5a:	cd bf       	out	0x3d, r28	; 61
    af5c:	de bf       	out	0x3e, r29	; 62
    af5e:	ed b6       	in	r14, 0x3d	; 61
    af60:	fe b6       	in	r15, 0x3e	; 62
    af62:	ef 8a       	std	Y+23, r14	; 0x17
    af64:	f8 8e       	std	Y+24, r15	; 0x18
    af66:	11 e0       	ldi	r17, 0x01	; 1
    af68:	10 93 2a 27 	sts	0x272A, r17	; 0x80272a <g_workmode>
    af6c:	e0 ea       	ldi	r30, 0xA0	; 160
    af6e:	f0 e0       	ldi	r31, 0x00	; 0
    af70:	87 e0       	ldi	r24, 0x07	; 7
    af72:	82 83       	std	Z+2, r24	; 0x02
    af74:	82 83       	std	Z+2, r24	; 0x02
    af76:	82 81       	ldd	r24, Z+2	; 0x02
    af78:	8f 77       	andi	r24, 0x7F	; 127
    af7a:	82 83       	std	Z+2, r24	; 0x02
    af7c:	11 82       	std	Z+1, r1	; 0x01
    af7e:	37 d6       	rcall	.+3182   	; 0xbbee <sysclk_init>
    af80:	e9 e8       	ldi	r30, 0x89	; 137
    af82:	f8 e2       	ldi	r31, 0x28	; 40
    af84:	10 82       	st	Z, r1
    af86:	11 82       	std	Z+1, r1	; 0x01
    af88:	12 82       	std	Z+2, r1	; 0x02
    af8a:	13 82       	std	Z+3, r1	; 0x03
    af8c:	14 82       	std	Z+4, r1	; 0x04
    af8e:	15 83       	std	Z+5, r17	; 0x05
    af90:	0e 94 1a 1b 	call	0x3634	; 0x3634 <rtc_init>
    af94:	87 e1       	ldi	r24, 0x17	; 23
    af96:	97 e5       	ldi	r25, 0x57	; 87
    af98:	0e 94 15 1b 	call	0x362a	; 0x362a <rtc_set_callback>
    af9c:	62 e0       	ldi	r22, 0x02	; 2
    af9e:	80 e0       	ldi	r24, 0x00	; 0
    afa0:	a7 d6       	rcall	.+3406   	; 0xbcf0 <sysclk_enable_module>
    afa2:	e0 e8       	ldi	r30, 0x80	; 128
    afa4:	f1 e0       	ldi	r31, 0x01	; 1
    afa6:	86 ec       	ldi	r24, 0xC6	; 198
    afa8:	80 83       	st	Z, r24
    afaa:	10 86       	std	Z+8, r1	; 0x08
    afac:	81 83       	std	Z+1, r24	; 0x01
    afae:	11 86       	std	Z+9, r1	; 0x09
    afb0:	82 83       	std	Z+2, r24	; 0x02
    afb2:	12 86       	std	Z+10, r1	; 0x0a
    afb4:	83 83       	std	Z+3, r24	; 0x03
    afb6:	13 86       	std	Z+11, r1	; 0x0b
    afb8:	88 ee       	ldi	r24, 0xE8	; 232
    afba:	84 83       	std	Z+4, r24	; 0x04
    afbc:	14 86       	std	Z+12, r1	; 0x0c
    afbe:	0e 94 9b 4f 	call	0x9f36	; 0x9f36 <tc_init>
    afc2:	80 91 65 20 	lds	r24, 0x2065	; 0x802065 <g_adc_enabled>
    afc6:	81 11       	cpse	r24, r1
    afc8:	fd d9       	rcall	.-3078   	; 0xa3c4 <adc_init>
    afca:	80 91 31 27 	lds	r24, 0x2731	; 0x802731 <g_dac_enabled>
    afce:	81 11       	cpse	r24, r1
    afd0:	12 d8       	rcall	.-4060   	; 0x9ff6 <dac_init>
    afd2:	0e 94 62 22 	call	0x44c4	; 0x44c4 <twi_init>
    afd6:	0e 94 96 36 	call	0x6d2c	; 0x6d2c <board_init>
    afda:	80 e0       	ldi	r24, 0x00	; 0
    afdc:	0e 94 5c 19 	call	0x32b8	; 0x32b8 <nvm_init>
    afe0:	78 94       	sei
    afe2:	0e 94 de 4f 	call	0x9fbc	; 0x9fbc <tc_start>
    afe6:	80 91 31 27 	lds	r24, 0x2731	; 0x802731 <g_dac_enabled>
    afea:	81 11       	cpse	r24, r1
    afec:	cd d8       	rcall	.-3686   	; 0xa188 <dac_start>
    afee:	80 91 65 20 	lds	r24, 0x2065	; 0x802065 <g_adc_enabled>
    aff2:	88 23       	and	r24, r24
    aff4:	41 f0       	breq	.+16     	; 0xb006 <main+0xd8>
    aff6:	80 e0       	ldi	r24, 0x00	; 0
    aff8:	92 e0       	ldi	r25, 0x02	; 2
    affa:	0e 94 f7 36 	call	0x6dee	; 0x6dee <adc_enable>
    affe:	80 e4       	ldi	r24, 0x40	; 64
    b000:	92 e0       	ldi	r25, 0x02	; 2
    b002:	0e 94 f7 36 	call	0x6dee	; 0x6dee <adc_enable>
    b006:	0e 94 c5 66 	call	0xcd8a	; 0xcd8a <stdio_usb_init>
    b00a:	80 91 2f 27 	lds	r24, 0x272F	; 0x80272f <g_usb_cdc_stdout_enabled>
    b00e:	81 11       	cpse	r24, r1
    b010:	0e 94 c1 66 	call	0xcd82	; 0xcd82 <stdio_usb_enable>
    b014:	8e ee       	ldi	r24, 0xEE	; 238
    b016:	92 e0       	ldi	r25, 0x02	; 2
    b018:	0c df       	rcall	.-488    	; 0xae32 <yield_ms>
    b01a:	8a e6       	ldi	r24, 0x6A	; 106
    b01c:	92 e3       	ldi	r25, 0x32	; 50
    b01e:	9f 93       	push	r25
    b020:	8f 93       	push	r24
    b022:	1f 92       	push	r1
    b024:	80 e4       	ldi	r24, 0x40	; 64
    b026:	8f 93       	push	r24
    b028:	89 e0       	ldi	r24, 0x09	; 9
    b02a:	96 e2       	ldi	r25, 0x26	; 38
    b02c:	9f 93       	push	r25
    b02e:	8f 93       	push	r24
    b030:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    b034:	81 34       	cpi	r24, 0x41	; 65
    b036:	91 05       	cpc	r25, r1
    b038:	10 f0       	brcs	.+4      	; 0xb03e <main+0x110>
    b03a:	80 e4       	ldi	r24, 0x40	; 64
    b03c:	90 e0       	ldi	r25, 0x00	; 0
    b03e:	40 e0       	ldi	r20, 0x00	; 0
    b040:	68 2f       	mov	r22, r24
    b042:	89 e0       	ldi	r24, 0x09	; 9
    b044:	96 e2       	ldi	r25, 0x26	; 38
    b046:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    b04a:	1f 92       	push	r1
    b04c:	8c e0       	ldi	r24, 0x0C	; 12
    b04e:	8f 93       	push	r24
    b050:	84 e4       	ldi	r24, 0x44	; 68
    b052:	92 e3       	ldi	r25, 0x32	; 50
    b054:	9f 93       	push	r25
    b056:	8f 93       	push	r24
    b058:	1f 92       	push	r1
    b05a:	80 e4       	ldi	r24, 0x40	; 64
    b05c:	8f 93       	push	r24
    b05e:	89 e0       	ldi	r24, 0x09	; 9
    b060:	96 e2       	ldi	r25, 0x26	; 38
    b062:	9f 93       	push	r25
    b064:	8f 93       	push	r24
    b066:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    b06a:	81 34       	cpi	r24, 0x41	; 65
    b06c:	91 05       	cpc	r25, r1
    b06e:	10 f0       	brcs	.+4      	; 0xb074 <main+0x146>
    b070:	80 e4       	ldi	r24, 0x40	; 64
    b072:	90 e0       	ldi	r25, 0x00	; 0
    b074:	40 e0       	ldi	r20, 0x00	; 0
    b076:	68 2f       	mov	r22, r24
    b078:	89 e0       	ldi	r24, 0x09	; 9
    b07a:	96 e2       	ldi	r25, 0x26	; 38
    b07c:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    b080:	82 e2       	ldi	r24, 0x22	; 34
    b082:	92 e3       	ldi	r25, 0x32	; 50
    b084:	9f 93       	push	r25
    b086:	8f 93       	push	r24
    b088:	1f 92       	push	r1
    b08a:	80 e4       	ldi	r24, 0x40	; 64
    b08c:	8f 93       	push	r24
    b08e:	89 e0       	ldi	r24, 0x09	; 9
    b090:	96 e2       	ldi	r25, 0x26	; 38
    b092:	9f 93       	push	r25
    b094:	8f 93       	push	r24
    b096:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    b09a:	81 34       	cpi	r24, 0x41	; 65
    b09c:	91 05       	cpc	r25, r1
    b09e:	10 f0       	brcs	.+4      	; 0xb0a4 <main+0x176>
    b0a0:	80 e4       	ldi	r24, 0x40	; 64
    b0a2:	90 e0       	ldi	r25, 0x00	; 0
    b0a4:	40 e0       	ldi	r20, 0x00	; 0
    b0a6:	68 2f       	mov	r22, r24
    b0a8:	89 e0       	ldi	r24, 0x09	; 9
    b0aa:	96 e2       	ldi	r25, 0x26	; 38
    b0ac:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    b0b0:	8e ef       	ldi	r24, 0xFE	; 254
    b0b2:	91 e3       	ldi	r25, 0x31	; 49
    b0b4:	9f 93       	push	r25
    b0b6:	8f 93       	push	r24
    b0b8:	1f 92       	push	r1
    b0ba:	80 e4       	ldi	r24, 0x40	; 64
    b0bc:	8f 93       	push	r24
    b0be:	89 e0       	ldi	r24, 0x09	; 9
    b0c0:	96 e2       	ldi	r25, 0x26	; 38
    b0c2:	9f 93       	push	r25
    b0c4:	8f 93       	push	r24
    b0c6:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    b0ca:	81 34       	cpi	r24, 0x41	; 65
    b0cc:	91 05       	cpc	r25, r1
    b0ce:	10 f0       	brcs	.+4      	; 0xb0d4 <main+0x1a6>
    b0d0:	80 e4       	ldi	r24, 0x40	; 64
    b0d2:	90 e0       	ldi	r25, 0x00	; 0
    b0d4:	40 e0       	ldi	r20, 0x00	; 0
    b0d6:	68 2f       	mov	r22, r24
    b0d8:	89 e0       	ldi	r24, 0x09	; 9
    b0da:	96 e2       	ldi	r25, 0x26	; 38
    b0dc:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    b0e0:	8a ef       	ldi	r24, 0xFA	; 250
    b0e2:	90 e0       	ldi	r25, 0x00	; 0
    b0e4:	a6 de       	rcall	.-692    	; 0xae32 <yield_ms>
    b0e6:	0e 94 6c 22 	call	0x44d8	; 0x44d8 <twi_start>
    b0ea:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <printHelp>
    b0ee:	8f b7       	in	r24, 0x3f	; 63
    b0f0:	8e 83       	std	Y+6, r24	; 0x06
    b0f2:	f8 94       	cli
    b0f4:	8e 81       	ldd	r24, Y+6	; 0x06
    b0f6:	92 e0       	ldi	r25, 0x02	; 2
    b0f8:	90 93 2a 27 	sts	0x272A, r25	; 0x80272a <g_workmode>
    b0fc:	8f bf       	out	0x3f, r24	; 63
    b0fe:	0d b7       	in	r16, 0x3d	; 61
    b100:	1e b7       	in	r17, 0x3e	; 62
    b102:	06 5e       	subi	r16, 0xE6	; 230
    b104:	1f 4f       	sbci	r17, 0xFF	; 255
    b106:	0d bf       	out	0x3d, r16	; 61
    b108:	1e bf       	out	0x3e, r17	; 62
    b10a:	0f 2e       	mov	r0, r31
    b10c:	f9 e0       	ldi	r31, 0x09	; 9
    b10e:	2f 2e       	mov	r2, r31
    b110:	f6 e2       	ldi	r31, 0x26	; 38
    b112:	3f 2e       	mov	r3, r31
    b114:	f0 2d       	mov	r31, r0
    b116:	8f b7       	in	r24, 0x3f	; 63
    b118:	8c 83       	std	Y+4, r24	; 0x04
    b11a:	f8 94       	cli
    b11c:	9c 81       	ldd	r25, Y+4	; 0x04
    b11e:	80 91 2a 27 	lds	r24, 0x272A	; 0x80272a <g_workmode>
    b122:	9f bf       	out	0x3f, r25	; 63
    b124:	82 30       	cpi	r24, 0x02	; 2
    b126:	09 f0       	breq	.+2      	; 0xb12a <main+0x1fc>
    b128:	0e c5       	rjmp	.+2588   	; 0xbb46 <main+0xc18>
    b12a:	0e 94 f9 1a 	call	0x35f2	; 0x35f2 <rtc_get_time>
    b12e:	2b 01       	movw	r4, r22
    b130:	3c 01       	movw	r6, r24
    b132:	0e 94 99 4e 	call	0x9d32	; 0x9d32 <task_dac>
    b136:	80 91 7d 24 	lds	r24, 0x247D	; 0x80247d <adc_last.7780>
    b13a:	90 91 7e 24 	lds	r25, 0x247E	; 0x80247e <adc_last.7780+0x1>
    b13e:	a0 91 7f 24 	lds	r26, 0x247F	; 0x80247f <adc_last.7780+0x2>
    b142:	b0 91 80 24 	lds	r27, 0x2480	; 0x802480 <adc_last.7780+0x3>
    b146:	b3 01       	movw	r22, r6
    b148:	a2 01       	movw	r20, r4
    b14a:	48 1b       	sub	r20, r24
    b14c:	59 0b       	sbc	r21, r25
    b14e:	6a 0b       	sbc	r22, r26
    b150:	7b 0b       	sbc	r23, r27
    b152:	41 15       	cp	r20, r1
    b154:	52 40       	sbci	r21, 0x02	; 2
    b156:	61 05       	cpc	r22, r1
    b158:	71 05       	cpc	r23, r1
    b15a:	30 f4       	brcc	.+12     	; 0xb168 <main+0x23a>
    b15c:	48 16       	cp	r4, r24
    b15e:	59 06       	cpc	r5, r25
    b160:	6a 06       	cpc	r6, r26
    b162:	7b 06       	cpc	r7, r27
    b164:	08 f0       	brcs	.+2      	; 0xb168 <main+0x23a>
    b166:	10 c1       	rjmp	.+544    	; 0xb388 <main+0x45a>
    b168:	40 92 7d 24 	sts	0x247D, r4	; 0x80247d <adc_last.7780>
    b16c:	50 92 7e 24 	sts	0x247E, r5	; 0x80247e <adc_last.7780+0x1>
    b170:	60 92 7f 24 	sts	0x247F, r6	; 0x80247f <adc_last.7780+0x2>
    b174:	70 92 80 24 	sts	0x2480, r7	; 0x802480 <adc_last.7780+0x3>
    b178:	8f b7       	in	r24, 0x3f	; 63
    b17a:	8a 83       	std	Y+2, r24	; 0x02
    b17c:	f8 94       	cli
    b17e:	6a 81       	ldd	r22, Y+2	; 0x02
    b180:	20 91 99 26 	lds	r18, 0x2699	; 0x802699 <g_adc_vctcxo_cur>
    b184:	30 91 9a 26 	lds	r19, 0x269A	; 0x80269a <g_adc_vctcxo_cur+0x1>
    b188:	40 91 9b 26 	lds	r20, 0x269B	; 0x80269b <g_adc_vctcxo_cur+0x2>
    b18c:	50 91 9c 26 	lds	r21, 0x269C	; 0x80269c <g_adc_vctcxo_cur+0x3>
    b190:	e0 90 8f 26 	lds	r14, 0x268F	; 0x80268f <g_adc_5v0_cur>
    b194:	f0 90 90 26 	lds	r15, 0x2690	; 0x802690 <g_adc_5v0_cur+0x1>
    b198:	00 91 91 26 	lds	r16, 0x2691	; 0x802691 <g_adc_5v0_cur+0x2>
    b19c:	10 91 92 26 	lds	r17, 0x2692	; 0x802692 <g_adc_5v0_cur+0x3>
    b1a0:	ef 82       	std	Y+7, r14	; 0x07
    b1a2:	f8 86       	std	Y+8, r15	; 0x08
    b1a4:	09 87       	std	Y+9, r16	; 0x09
    b1a6:	1a 87       	std	Y+10, r17	; 0x0a
    b1a8:	80 90 85 26 	lds	r8, 0x2685	; 0x802685 <g_adc_vbat_cur>
    b1ac:	90 90 86 26 	lds	r9, 0x2686	; 0x802686 <g_adc_vbat_cur+0x1>
    b1b0:	a0 90 87 26 	lds	r10, 0x2687	; 0x802687 <g_adc_vbat_cur+0x2>
    b1b4:	b0 90 88 26 	lds	r11, 0x2688	; 0x802688 <g_adc_vbat_cur+0x3>
    b1b8:	c0 90 7b 26 	lds	r12, 0x267B	; 0x80267b <g_adc_io_adc4_cur>
    b1bc:	d0 90 7c 26 	lds	r13, 0x267C	; 0x80267c <g_adc_io_adc4_cur+0x1>
    b1c0:	e0 90 7d 26 	lds	r14, 0x267D	; 0x80267d <g_adc_io_adc4_cur+0x2>
    b1c4:	f0 90 7e 26 	lds	r15, 0x267E	; 0x80267e <g_adc_io_adc4_cur+0x3>
    b1c8:	80 91 71 26 	lds	r24, 0x2671	; 0x802671 <g_adc_io_adc5_cur>
    b1cc:	90 91 72 26 	lds	r25, 0x2672	; 0x802672 <g_adc_io_adc5_cur+0x1>
    b1d0:	a0 91 73 26 	lds	r26, 0x2673	; 0x802673 <g_adc_io_adc5_cur+0x2>
    b1d4:	b0 91 74 26 	lds	r27, 0x2674	; 0x802674 <g_adc_io_adc5_cur+0x3>
    b1d8:	8b 87       	std	Y+11, r24	; 0x0b
    b1da:	9c 87       	std	Y+12, r25	; 0x0c
    b1dc:	ad 87       	std	Y+13, r26	; 0x0d
    b1de:	be 87       	std	Y+14, r27	; 0x0e
    b1e0:	80 91 67 26 	lds	r24, 0x2667	; 0x802667 <g_adc_silence_cur>
    b1e4:	90 91 68 26 	lds	r25, 0x2668	; 0x802668 <g_adc_silence_cur+0x1>
    b1e8:	a0 91 69 26 	lds	r26, 0x2669	; 0x802669 <g_adc_silence_cur+0x2>
    b1ec:	b0 91 6a 26 	lds	r27, 0x266A	; 0x80266a <g_adc_silence_cur+0x3>
    b1f0:	8f 87       	std	Y+15, r24	; 0x0f
    b1f2:	98 8b       	std	Y+16, r25	; 0x10
    b1f4:	a9 8b       	std	Y+17, r26	; 0x11
    b1f6:	ba 8b       	std	Y+18, r27	; 0x12
    b1f8:	80 91 5d 26 	lds	r24, 0x265D	; 0x80265d <g_adc_temp_cur>
    b1fc:	90 91 5e 26 	lds	r25, 0x265E	; 0x80265e <g_adc_temp_cur+0x1>
    b200:	a0 91 5f 26 	lds	r26, 0x265F	; 0x80265f <g_adc_temp_cur+0x2>
    b204:	b0 91 60 26 	lds	r27, 0x2660	; 0x802660 <g_adc_temp_cur+0x3>
    b208:	8b 8b       	std	Y+19, r24	; 0x13
    b20a:	9c 8b       	std	Y+20, r25	; 0x14
    b20c:	ad 8b       	std	Y+21, r26	; 0x15
    b20e:	be 8b       	std	Y+22, r27	; 0x16
    b210:	6f bf       	out	0x3f, r22	; 63
    b212:	8f b7       	in	r24, 0x3f	; 63
    b214:	89 83       	std	Y+1, r24	; 0x01
    b216:	f8 94       	cli
    b218:	19 81       	ldd	r17, Y+1	; 0x01
    b21a:	a8 eb       	ldi	r26, 0xB8	; 184
    b21c:	bb e0       	ldi	r27, 0x0B	; 11
    b21e:	0e 94 05 6f 	call	0xde0a	; 0xde0a <__muluhisi3>
    b222:	05 2e       	mov	r0, r21
    b224:	54 e1       	ldi	r21, 0x14	; 20
    b226:	96 95       	lsr	r25
    b228:	87 95       	ror	r24
    b22a:	77 95       	ror	r23
    b22c:	67 95       	ror	r22
    b22e:	5a 95       	dec	r21
    b230:	d1 f7       	brne	.-12     	; 0xb226 <main+0x2f8>
    b232:	50 2d       	mov	r21, r0
    b234:	0e 94 a0 6b 	call	0xd740	; 0xd740 <__floatunsisf>
    b238:	20 e0       	ldi	r18, 0x00	; 0
    b23a:	30 e0       	ldi	r19, 0x00	; 0
    b23c:	4c e3       	ldi	r20, 0x3C	; 60
    b23e:	52 e4       	ldi	r21, 0x42	; 66
    b240:	0e 94 9b 6a 	call	0xd536	; 0xd536 <__subsf3>
    b244:	0e 94 6f 6b 	call	0xd6de	; 0xd6de <__fixsfsi>
    b248:	60 93 55 26 	sts	0x2655, r22	; 0x802655 <g_adc_vctcxo_volt_1000>
    b24c:	70 93 56 26 	sts	0x2656, r23	; 0x802656 <g_adc_vctcxo_volt_1000+0x1>
    b250:	a8 eb       	ldi	r26, 0xB8	; 184
    b252:	bb e0       	ldi	r27, 0x0B	; 11
    b254:	2f 81       	ldd	r18, Y+7	; 0x07
    b256:	38 85       	ldd	r19, Y+8	; 0x08
    b258:	49 85       	ldd	r20, Y+9	; 0x09
    b25a:	5a 85       	ldd	r21, Y+10	; 0x0a
    b25c:	0e 94 05 6f 	call	0xde0a	; 0xde0a <__muluhisi3>
    b260:	0e 94 a0 6b 	call	0xd740	; 0xd740 <__floatunsisf>
    b264:	29 ed       	ldi	r18, 0xD9	; 217
    b266:	38 ed       	ldi	r19, 0xD8	; 216
    b268:	4a e1       	ldi	r20, 0x1A	; 26
    b26a:	50 e4       	ldi	r21, 0x40	; 64
    b26c:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    b270:	20 e0       	ldi	r18, 0x00	; 0
    b272:	30 e0       	ldi	r19, 0x00	; 0
    b274:	40 e8       	ldi	r20, 0x80	; 128
    b276:	55 e3       	ldi	r21, 0x35	; 53
    b278:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    b27c:	0e 94 6f 6b 	call	0xd6de	; 0xd6de <__fixsfsi>
    b280:	60 93 53 26 	sts	0x2653, r22	; 0x802653 <g_adc_5v0_volt_1000>
    b284:	70 93 54 26 	sts	0x2654, r23	; 0x802654 <g_adc_5v0_volt_1000+0x1>
    b288:	a8 eb       	ldi	r26, 0xB8	; 184
    b28a:	bb e0       	ldi	r27, 0x0B	; 11
    b28c:	a5 01       	movw	r20, r10
    b28e:	94 01       	movw	r18, r8
    b290:	0e 94 05 6f 	call	0xde0a	; 0xde0a <__muluhisi3>
    b294:	0e 94 a0 6b 	call	0xd740	; 0xd740 <__floatunsisf>
    b298:	23 ee       	ldi	r18, 0xE3	; 227
    b29a:	35 e4       	ldi	r19, 0x45	; 69
    b29c:	4b e1       	ldi	r20, 0x1B	; 27
    b29e:	50 e4       	ldi	r21, 0x40	; 64
    b2a0:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    b2a4:	20 e0       	ldi	r18, 0x00	; 0
    b2a6:	30 e0       	ldi	r19, 0x00	; 0
    b2a8:	40 e8       	ldi	r20, 0x80	; 128
    b2aa:	55 e3       	ldi	r21, 0x35	; 53
    b2ac:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    b2b0:	0e 94 6f 6b 	call	0xd6de	; 0xd6de <__fixsfsi>
    b2b4:	60 93 51 26 	sts	0x2651, r22	; 0x802651 <g_adc_vbat_volt_1000>
    b2b8:	70 93 52 26 	sts	0x2652, r23	; 0x802652 <g_adc_vbat_volt_1000+0x1>
    b2bc:	a8 eb       	ldi	r26, 0xB8	; 184
    b2be:	bb e0       	ldi	r27, 0x0B	; 11
    b2c0:	a7 01       	movw	r20, r14
    b2c2:	96 01       	movw	r18, r12
    b2c4:	0e 94 05 6f 	call	0xde0a	; 0xde0a <__muluhisi3>
    b2c8:	dc 01       	movw	r26, r24
    b2ca:	cb 01       	movw	r24, r22
    b2cc:	07 2e       	mov	r0, r23
    b2ce:	74 e1       	ldi	r23, 0x14	; 20
    b2d0:	b6 95       	lsr	r27
    b2d2:	a7 95       	ror	r26
    b2d4:	97 95       	ror	r25
    b2d6:	87 95       	ror	r24
    b2d8:	7a 95       	dec	r23
    b2da:	d1 f7       	brne	.-12     	; 0xb2d0 <main+0x3a2>
    b2dc:	70 2d       	mov	r23, r0
    b2de:	80 93 4f 26 	sts	0x264F, r24	; 0x80264f <g_adc_io_adc4_volt_1000>
    b2e2:	90 93 50 26 	sts	0x2650, r25	; 0x802650 <g_adc_io_adc4_volt_1000+0x1>
    b2e6:	a8 eb       	ldi	r26, 0xB8	; 184
    b2e8:	bb e0       	ldi	r27, 0x0B	; 11
    b2ea:	2b 85       	ldd	r18, Y+11	; 0x0b
    b2ec:	3c 85       	ldd	r19, Y+12	; 0x0c
    b2ee:	4d 85       	ldd	r20, Y+13	; 0x0d
    b2f0:	5e 85       	ldd	r21, Y+14	; 0x0e
    b2f2:	0e 94 05 6f 	call	0xde0a	; 0xde0a <__muluhisi3>
    b2f6:	dc 01       	movw	r26, r24
    b2f8:	cb 01       	movw	r24, r22
    b2fa:	07 2e       	mov	r0, r23
    b2fc:	74 e1       	ldi	r23, 0x14	; 20
    b2fe:	b6 95       	lsr	r27
    b300:	a7 95       	ror	r26
    b302:	97 95       	ror	r25
    b304:	87 95       	ror	r24
    b306:	7a 95       	dec	r23
    b308:	d1 f7       	brne	.-12     	; 0xb2fe <main+0x3d0>
    b30a:	70 2d       	mov	r23, r0
    b30c:	80 93 4d 26 	sts	0x264D, r24	; 0x80264d <g_adc_io_adc5_volt_1000>
    b310:	90 93 4e 26 	sts	0x264E, r25	; 0x80264e <g_adc_io_adc5_volt_1000+0x1>
    b314:	a8 eb       	ldi	r26, 0xB8	; 184
    b316:	bb e0       	ldi	r27, 0x0B	; 11
    b318:	2f 85       	ldd	r18, Y+15	; 0x0f
    b31a:	38 89       	ldd	r19, Y+16	; 0x10
    b31c:	49 89       	ldd	r20, Y+17	; 0x11
    b31e:	5a 89       	ldd	r21, Y+18	; 0x12
    b320:	0e 94 05 6f 	call	0xde0a	; 0xde0a <__muluhisi3>
    b324:	dc 01       	movw	r26, r24
    b326:	cb 01       	movw	r24, r22
    b328:	07 2e       	mov	r0, r23
    b32a:	74 e1       	ldi	r23, 0x14	; 20
    b32c:	b6 95       	lsr	r27
    b32e:	a7 95       	ror	r26
    b330:	97 95       	ror	r25
    b332:	87 95       	ror	r24
    b334:	7a 95       	dec	r23
    b336:	d1 f7       	brne	.-12     	; 0xb32c <main+0x3fe>
    b338:	70 2d       	mov	r23, r0
    b33a:	80 93 4b 26 	sts	0x264B, r24	; 0x80264b <g_adc_silence_volt_1000>
    b33e:	90 93 4c 26 	sts	0x264C, r25	; 0x80264c <g_adc_silence_volt_1000+0x1>
    b342:	a4 e6       	ldi	r26, 0x64	; 100
    b344:	b0 e0       	ldi	r27, 0x00	; 0
    b346:	2b 89       	ldd	r18, Y+19	; 0x13
    b348:	3c 89       	ldd	r19, Y+20	; 0x14
    b34a:	4d 89       	ldd	r20, Y+21	; 0x15
    b34c:	5e 89       	ldd	r21, Y+22	; 0x16
    b34e:	0e 94 05 6f 	call	0xde0a	; 0xde0a <__muluhisi3>
    b352:	0e 94 a0 6b 	call	0xd740	; 0xd740 <__floatunsisf>
    b356:	2d ec       	ldi	r18, 0xCD	; 205
    b358:	3c e4       	ldi	r19, 0x4C	; 76
    b35a:	4d e1       	ldi	r20, 0x1D	; 29
    b35c:	54 e4       	ldi	r21, 0x44	; 68
    b35e:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    b362:	20 e0       	ldi	r18, 0x00	; 0
    b364:	30 e0       	ldi	r19, 0x00	; 0
    b366:	40 e8       	ldi	r20, 0x80	; 128
    b368:	55 e3       	ldi	r21, 0x35	; 53
    b36a:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    b36e:	20 e0       	ldi	r18, 0x00	; 0
    b370:	36 e6       	ldi	r19, 0x66	; 102
    b372:	45 ed       	ldi	r20, 0xD5	; 213
    b374:	56 e4       	ldi	r21, 0x46	; 70
    b376:	0e 94 9b 6a 	call	0xd536	; 0xd536 <__subsf3>
    b37a:	0e 94 6f 6b 	call	0xd6de	; 0xd6de <__fixsfsi>
    b37e:	60 93 49 26 	sts	0x2649, r22	; 0x802649 <g_adc_temp_deg_100>
    b382:	70 93 4a 26 	sts	0x264A, r23	; 0x80264a <g_adc_temp_deg_100+0x1>
    b386:	1f bf       	out	0x3f, r17	; 63
    b388:	c3 01       	movw	r24, r6
    b38a:	b2 01       	movw	r22, r4
    b38c:	0e 94 83 29 	call	0x5306	; 0x5306 <task_twi1_onboard>
    b390:	c3 01       	movw	r24, r6
    b392:	b2 01       	movw	r22, r4
    b394:	0e 94 d3 2e 	call	0x5da6	; 0x5da6 <task_twi2_lcd>
    b398:	80 91 2c 27 	lds	r24, 0x272C	; 0x80272c <g_usb_cdc_transfers_autorized>
    b39c:	88 23       	and	r24, r24
    b39e:	09 f4       	brne	.+2      	; 0xb3a2 <main+0x474>
    b3a0:	d2 c3       	rjmp	.+1956   	; 0xbb46 <main+0xc18>
    b3a2:	80 91 2d 27 	lds	r24, 0x272D	; 0x80272d <g_usb_cdc_rx_received>
    b3a6:	88 23       	and	r24, r24
    b3a8:	81 f1       	breq	.+96     	; 0xb40a <main+0x4dc>
    b3aa:	b0 90 2e 27 	lds	r11, 0x272E	; 0x80272e <g_usb_cdc_printStatusLines>
    b3ae:	ac d6       	rcall	.+3416   	; 0xc108 <udi_cdc_get_nb_received_data>
    b3b0:	8c 01       	movw	r16, r24
    b3b2:	00 97       	sbiw	r24, 0x00	; 0
    b3b4:	41 f1       	breq	.+80     	; 0xb406 <main+0x4d8>
    b3b6:	cd b6       	in	r12, 0x3d	; 61
    b3b8:	de b6       	in	r13, 0x3e	; 62
    b3ba:	ad b7       	in	r26, 0x3d	; 61
    b3bc:	be b7       	in	r27, 0x3e	; 62
    b3be:	a8 1b       	sub	r26, r24
    b3c0:	b9 0b       	sbc	r27, r25
    b3c2:	ad bf       	out	0x3d, r26	; 61
    b3c4:	be bf       	out	0x3e, r27	; 62
    b3c6:	ed b7       	in	r30, 0x3d	; 61
    b3c8:	fe b7       	in	r31, 0x3e	; 62
    b3ca:	31 96       	adiw	r30, 0x01	; 1
    b3cc:	7f 01       	movw	r14, r30
    b3ce:	80 91 30 27 	lds	r24, 0x2730	; 0x802730 <g_keyBeep_enable>
    b3d2:	88 23       	and	r24, r24
    b3d4:	39 f0       	breq	.+14     	; 0xb3e4 <main+0x4b6>
    b3d6:	61 e0       	ldi	r22, 0x01	; 1
    b3d8:	80 eb       	ldi	r24, 0xB0	; 176
    b3da:	0e 94 42 22 	call	0x4484	; 0x4484 <twi2_set_beep>
    b3de:	85 e0       	ldi	r24, 0x05	; 5
    b3e0:	90 e0       	ldi	r25, 0x00	; 0
    b3e2:	27 dd       	rcall	.-1458   	; 0xae32 <yield_ms>
    b3e4:	b8 01       	movw	r22, r16
    b3e6:	c7 01       	movw	r24, r14
    b3e8:	a4 d7       	rcall	.+3912   	; 0xc332 <udi_cdc_read_no_polling>
    b3ea:	b1 10       	cpse	r11, r1
    b3ec:	05 c0       	rjmp	.+10     	; 0xb3f8 <main+0x4ca>
    b3ee:	41 e0       	ldi	r20, 0x01	; 1
    b3f0:	60 2f       	mov	r22, r16
    b3f2:	c7 01       	movw	r24, r14
    b3f4:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    b3f8:	b8 01       	movw	r22, r16
    b3fa:	c7 01       	movw	r24, r14
    b3fc:	0e 94 60 1d 	call	0x3ac0	; 0x3ac0 <interpreter_doProcess>
    b400:	83 d6       	rcall	.+3334   	; 0xc108 <udi_cdc_get_nb_received_data>
    b402:	cd be       	out	0x3d, r12	; 61
    b404:	de be       	out	0x3e, r13	; 62
    b406:	10 92 2d 27 	sts	0x272D, r1	; 0x80272d <g_usb_cdc_rx_received>
    b40a:	80 91 2e 27 	lds	r24, 0x272E	; 0x80272e <g_usb_cdc_printStatusLines>
    b40e:	88 23       	and	r24, r24
    b410:	09 f4       	brne	.+2      	; 0xb414 <main+0x4e6>
    b412:	99 c3       	rjmp	.+1842   	; 0xbb46 <main+0xc18>
    b414:	80 91 79 24 	lds	r24, 0x2479	; 0x802479 <usb_last.7826>
    b418:	90 91 7a 24 	lds	r25, 0x247A	; 0x80247a <usb_last.7826+0x1>
    b41c:	a0 91 7b 24 	lds	r26, 0x247B	; 0x80247b <usb_last.7826+0x2>
    b420:	b0 91 7c 24 	lds	r27, 0x247C	; 0x80247c <usb_last.7826+0x3>
    b424:	b3 01       	movw	r22, r6
    b426:	a2 01       	movw	r20, r4
    b428:	48 1b       	sub	r20, r24
    b42a:	59 0b       	sbc	r21, r25
    b42c:	6a 0b       	sbc	r22, r26
    b42e:	7b 0b       	sbc	r23, r27
    b430:	41 15       	cp	r20, r1
    b432:	52 40       	sbci	r21, 0x02	; 2
    b434:	61 05       	cpc	r22, r1
    b436:	71 05       	cpc	r23, r1
    b438:	30 f4       	brcc	.+12     	; 0xb446 <main+0x518>
    b43a:	48 16       	cp	r4, r24
    b43c:	59 06       	cpc	r5, r25
    b43e:	6a 06       	cpc	r6, r26
    b440:	7b 06       	cpc	r7, r27
    b442:	08 f0       	brcs	.+2      	; 0xb446 <main+0x518>
    b444:	80 c3       	rjmp	.+1792   	; 0xbb46 <main+0xc18>
    b446:	8f b7       	in	r24, 0x3f	; 63
    b448:	8b 83       	std	Y+3, r24	; 0x03
    b44a:	f8 94       	cli
    b44c:	6b 81       	ldd	r22, Y+3	; 0x03
    b44e:	e0 90 55 26 	lds	r14, 0x2655	; 0x802655 <g_adc_vctcxo_volt_1000>
    b452:	60 96       	adiw	r28, 0x10	; 16
    b454:	ef ae       	std	Y+63, r14	; 0x3f
    b456:	60 97       	sbiw	r28, 0x10	; 16
    b458:	f0 90 56 26 	lds	r15, 0x2656	; 0x802656 <g_adc_vctcxo_volt_1000+0x1>
    b45c:	61 96       	adiw	r28, 0x11	; 17
    b45e:	ff ae       	std	Y+63, r15	; 0x3f
    b460:	61 97       	sbiw	r28, 0x11	; 17
    b462:	20 91 53 26 	lds	r18, 0x2653	; 0x802653 <g_adc_5v0_volt_1000>
    b466:	30 91 54 26 	lds	r19, 0x2654	; 0x802654 <g_adc_5v0_volt_1000+0x1>
    b46a:	40 91 51 26 	lds	r20, 0x2651	; 0x802651 <g_adc_vbat_volt_1000>
    b46e:	50 91 52 26 	lds	r21, 0x2652	; 0x802652 <g_adc_vbat_volt_1000+0x1>
    b472:	00 91 4f 26 	lds	r16, 0x264F	; 0x80264f <g_adc_io_adc4_volt_1000>
    b476:	0f ab       	std	Y+55, r16	; 0x37
    b478:	10 91 50 26 	lds	r17, 0x2650	; 0x802650 <g_adc_io_adc4_volt_1000+0x1>
    b47c:	18 af       	std	Y+56, r17	; 0x38
    b47e:	e0 90 4d 26 	lds	r14, 0x264D	; 0x80264d <g_adc_io_adc5_volt_1000>
    b482:	e9 ae       	std	Y+57, r14	; 0x39
    b484:	f0 90 4e 26 	lds	r15, 0x264E	; 0x80264e <g_adc_io_adc5_volt_1000+0x1>
    b488:	fa ae       	std	Y+58, r15	; 0x3a
    b48a:	00 91 4b 26 	lds	r16, 0x264B	; 0x80264b <g_adc_silence_volt_1000>
    b48e:	10 91 4c 26 	lds	r17, 0x264C	; 0x80264c <g_adc_silence_volt_1000+0x1>
    b492:	e0 90 49 26 	lds	r14, 0x2649	; 0x802649 <g_adc_temp_deg_100>
    b496:	f0 90 4a 26 	lds	r15, 0x264A	; 0x80264a <g_adc_temp_deg_100+0x1>
    b49a:	ef 82       	std	Y+7, r14	; 0x07
    b49c:	f8 86       	std	Y+8, r15	; 0x08
    b49e:	c0 90 cf 26 	lds	r12, 0x26CF	; 0x8026cf <g_twi1_baro_temp_100>
    b4a2:	d0 90 d0 26 	lds	r13, 0x26D0	; 0x8026d0 <g_twi1_baro_temp_100+0x1>
    b4a6:	e0 90 d1 26 	lds	r14, 0x26D1	; 0x8026d1 <g_twi1_baro_temp_100+0x2>
    b4aa:	f0 90 d2 26 	lds	r15, 0x26D2	; 0x8026d2 <g_twi1_baro_temp_100+0x3>
    b4ae:	80 90 cb 26 	lds	r8, 0x26CB	; 0x8026cb <g_twi1_baro_p_100>
    b4b2:	90 90 cc 26 	lds	r9, 0x26CC	; 0x8026cc <g_twi1_baro_p_100+0x1>
    b4b6:	a0 90 cd 26 	lds	r10, 0x26CD	; 0x8026cd <g_twi1_baro_p_100+0x2>
    b4ba:	b0 90 ce 26 	lds	r11, 0x26CE	; 0x8026ce <g_twi1_baro_p_100+0x3>
    b4be:	80 91 c3 26 	lds	r24, 0x26C3	; 0x8026c3 <g_twi1_hygro_T_100>
    b4c2:	90 91 c4 26 	lds	r25, 0x26C4	; 0x8026c4 <g_twi1_hygro_T_100+0x1>
    b4c6:	8b 87       	std	Y+11, r24	; 0x0b
    b4c8:	9c 87       	std	Y+12, r25	; 0x0c
    b4ca:	a0 91 c1 26 	lds	r26, 0x26C1	; 0x8026c1 <g_twi1_hygro_RH_100>
    b4ce:	b0 91 c2 26 	lds	r27, 0x26C2	; 0x8026c2 <g_twi1_hygro_RH_100+0x1>
    b4d2:	af 87       	std	Y+15, r26	; 0x0f
    b4d4:	b8 8b       	std	Y+16, r27	; 0x10
    b4d6:	b0 91 20 27 	lds	r27, 0x2720	; 0x802720 <g_twi1_gyro_1_accel_x>
    b4da:	bb af       	std	Y+59, r27	; 0x3b
    b4dc:	e0 91 21 27 	lds	r30, 0x2721	; 0x802721 <g_twi1_gyro_1_accel_x+0x1>
    b4e0:	ec af       	std	Y+60, r30	; 0x3c
    b4e2:	f0 91 1e 27 	lds	r31, 0x271E	; 0x80271e <g_twi1_gyro_1_accel_y>
    b4e6:	fd af       	std	Y+61, r31	; 0x3d
    b4e8:	70 91 1f 27 	lds	r23, 0x271F	; 0x80271f <g_twi1_gyro_1_accel_y+0x1>
    b4ec:	7e af       	std	Y+62, r23	; 0x3e
    b4ee:	80 91 1c 27 	lds	r24, 0x271C	; 0x80271c <g_twi1_gyro_1_accel_z>
    b4f2:	8f af       	std	Y+63, r24	; 0x3f
    b4f4:	90 91 1d 27 	lds	r25, 0x271D	; 0x80271d <g_twi1_gyro_1_accel_z+0x1>
    b4f8:	21 96       	adiw	r28, 0x01	; 1
    b4fa:	9f af       	std	Y+63, r25	; 0x3f
    b4fc:	21 97       	sbiw	r28, 0x01	; 1
    b4fe:	a0 91 1a 27 	lds	r26, 0x271A	; 0x80271a <g_twi1_gyro_1_accel_x_mg>
    b502:	b0 91 1b 27 	lds	r27, 0x271B	; 0x80271b <g_twi1_gyro_1_accel_x_mg+0x1>
    b506:	ab 8b       	std	Y+19, r26	; 0x13
    b508:	bc 8b       	std	Y+20, r27	; 0x14
    b50a:	e0 91 18 27 	lds	r30, 0x2718	; 0x802718 <g_twi1_gyro_1_accel_y_mg>
    b50e:	f0 91 19 27 	lds	r31, 0x2719	; 0x802719 <g_twi1_gyro_1_accel_y_mg+0x1>
    b512:	e9 8f       	std	Y+25, r30	; 0x19
    b514:	fa 8f       	std	Y+26, r31	; 0x1a
    b516:	80 91 16 27 	lds	r24, 0x2716	; 0x802716 <g_twi1_gyro_1_accel_z_mg>
    b51a:	90 91 17 27 	lds	r25, 0x2717	; 0x802717 <g_twi1_gyro_1_accel_z_mg+0x1>
    b51e:	8b 8f       	std	Y+27, r24	; 0x1b
    b520:	9c 8f       	std	Y+28, r25	; 0x1c
    b522:	90 91 14 27 	lds	r25, 0x2714	; 0x802714 <g_twi1_gyro_1_gyro_x>
    b526:	22 96       	adiw	r28, 0x02	; 2
    b528:	9f af       	std	Y+63, r25	; 0x3f
    b52a:	22 97       	sbiw	r28, 0x02	; 2
    b52c:	a0 91 15 27 	lds	r26, 0x2715	; 0x802715 <g_twi1_gyro_1_gyro_x+0x1>
    b530:	23 96       	adiw	r28, 0x03	; 3
    b532:	af af       	std	Y+63, r26	; 0x3f
    b534:	23 97       	sbiw	r28, 0x03	; 3
    b536:	b0 91 12 27 	lds	r27, 0x2712	; 0x802712 <g_twi1_gyro_1_gyro_y>
    b53a:	24 96       	adiw	r28, 0x04	; 4
    b53c:	bf af       	std	Y+63, r27	; 0x3f
    b53e:	24 97       	sbiw	r28, 0x04	; 4
    b540:	e0 91 13 27 	lds	r30, 0x2713	; 0x802713 <g_twi1_gyro_1_gyro_y+0x1>
    b544:	25 96       	adiw	r28, 0x05	; 5
    b546:	ef af       	std	Y+63, r30	; 0x3f
    b548:	25 97       	sbiw	r28, 0x05	; 5
    b54a:	f0 91 10 27 	lds	r31, 0x2710	; 0x802710 <g_twi1_gyro_1_gyro_z>
    b54e:	26 96       	adiw	r28, 0x06	; 6
    b550:	ff af       	std	Y+63, r31	; 0x3f
    b552:	26 97       	sbiw	r28, 0x06	; 6
    b554:	70 91 11 27 	lds	r23, 0x2711	; 0x802711 <g_twi1_gyro_1_gyro_z+0x1>
    b558:	27 96       	adiw	r28, 0x07	; 7
    b55a:	7f af       	std	Y+63, r23	; 0x3f
    b55c:	27 97       	sbiw	r28, 0x07	; 7
    b55e:	80 91 0c 27 	lds	r24, 0x270C	; 0x80270c <g_twi1_gyro_1_gyro_x_mdps>
    b562:	90 91 0d 27 	lds	r25, 0x270D	; 0x80270d <g_twi1_gyro_1_gyro_x_mdps+0x1>
    b566:	a0 91 0e 27 	lds	r26, 0x270E	; 0x80270e <g_twi1_gyro_1_gyro_x_mdps+0x2>
    b56a:	b0 91 0f 27 	lds	r27, 0x270F	; 0x80270f <g_twi1_gyro_1_gyro_x_mdps+0x3>
    b56e:	8d 8f       	std	Y+29, r24	; 0x1d
    b570:	9e 8f       	std	Y+30, r25	; 0x1e
    b572:	af 8f       	std	Y+31, r26	; 0x1f
    b574:	b8 a3       	std	Y+32, r27	; 0x20
    b576:	80 91 08 27 	lds	r24, 0x2708	; 0x802708 <g_twi1_gyro_1_gyro_y_mdps>
    b57a:	90 91 09 27 	lds	r25, 0x2709	; 0x802709 <g_twi1_gyro_1_gyro_y_mdps+0x1>
    b57e:	a0 91 0a 27 	lds	r26, 0x270A	; 0x80270a <g_twi1_gyro_1_gyro_y_mdps+0x2>
    b582:	b0 91 0b 27 	lds	r27, 0x270B	; 0x80270b <g_twi1_gyro_1_gyro_y_mdps+0x3>
    b586:	89 a3       	std	Y+33, r24	; 0x21
    b588:	9a a3       	std	Y+34, r25	; 0x22
    b58a:	ab a3       	std	Y+35, r26	; 0x23
    b58c:	bc a3       	std	Y+36, r27	; 0x24
    b58e:	80 91 04 27 	lds	r24, 0x2704	; 0x802704 <g_twi1_gyro_1_gyro_z_mdps>
    b592:	90 91 05 27 	lds	r25, 0x2705	; 0x802705 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    b596:	a0 91 06 27 	lds	r26, 0x2706	; 0x802706 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    b59a:	b0 91 07 27 	lds	r27, 0x2707	; 0x802707 <g_twi1_gyro_1_gyro_z_mdps+0x3>
    b59e:	8d a3       	std	Y+37, r24	; 0x25
    b5a0:	9e a3       	std	Y+38, r25	; 0x26
    b5a2:	af a3       	std	Y+39, r26	; 0x27
    b5a4:	b8 a7       	std	Y+40, r27	; 0x28
    b5a6:	90 91 26 27 	lds	r25, 0x2726	; 0x802726 <g_twi1_gyro_1_temp>
    b5aa:	28 96       	adiw	r28, 0x08	; 8
    b5ac:	9f af       	std	Y+63, r25	; 0x3f
    b5ae:	28 97       	sbiw	r28, 0x08	; 8
    b5b0:	a0 91 27 27 	lds	r26, 0x2727	; 0x802727 <g_twi1_gyro_1_temp+0x1>
    b5b4:	29 96       	adiw	r28, 0x09	; 9
    b5b6:	af af       	std	Y+63, r26	; 0x3f
    b5b8:	29 97       	sbiw	r28, 0x09	; 9
    b5ba:	e0 91 22 27 	lds	r30, 0x2722	; 0x802722 <g_twi1_gyro_1_temp_deg_100>
    b5be:	f0 91 23 27 	lds	r31, 0x2723	; 0x802723 <g_twi1_gyro_1_temp_deg_100+0x1>
    b5c2:	e9 a7       	std	Y+41, r30	; 0x29
    b5c4:	fa a7       	std	Y+42, r31	; 0x2a
    b5c6:	f0 91 fe 26 	lds	r31, 0x26FE	; 0x8026fe <g_twi1_gyro_2_mag_x>
    b5ca:	2a 96       	adiw	r28, 0x0a	; 10
    b5cc:	ff af       	std	Y+63, r31	; 0x3f
    b5ce:	2a 97       	sbiw	r28, 0x0a	; 10
    b5d0:	70 91 ff 26 	lds	r23, 0x26FF	; 0x8026ff <g_twi1_gyro_2_mag_x+0x1>
    b5d4:	2b 96       	adiw	r28, 0x0b	; 11
    b5d6:	7f af       	std	Y+63, r23	; 0x3f
    b5d8:	2b 97       	sbiw	r28, 0x0b	; 11
    b5da:	80 91 fc 26 	lds	r24, 0x26FC	; 0x8026fc <g_twi1_gyro_2_mag_y>
    b5de:	2c 96       	adiw	r28, 0x0c	; 12
    b5e0:	8f af       	std	Y+63, r24	; 0x3f
    b5e2:	2c 97       	sbiw	r28, 0x0c	; 12
    b5e4:	90 91 fd 26 	lds	r25, 0x26FD	; 0x8026fd <g_twi1_gyro_2_mag_y+0x1>
    b5e8:	2d 96       	adiw	r28, 0x0d	; 13
    b5ea:	9f af       	std	Y+63, r25	; 0x3f
    b5ec:	2d 97       	sbiw	r28, 0x0d	; 13
    b5ee:	a0 91 fa 26 	lds	r26, 0x26FA	; 0x8026fa <g_twi1_gyro_2_mag_z>
    b5f2:	2e 96       	adiw	r28, 0x0e	; 14
    b5f4:	af af       	std	Y+63, r26	; 0x3f
    b5f6:	2e 97       	sbiw	r28, 0x0e	; 14
    b5f8:	b0 91 fb 26 	lds	r27, 0x26FB	; 0x8026fb <g_twi1_gyro_2_mag_z+0x1>
    b5fc:	2f 96       	adiw	r28, 0x0f	; 15
    b5fe:	bf af       	std	Y+63, r27	; 0x3f
    b600:	2f 97       	sbiw	r28, 0x0f	; 15
    b602:	80 91 f6 26 	lds	r24, 0x26F6	; 0x8026f6 <g_twi1_gyro_2_mag_x_nT>
    b606:	90 91 f7 26 	lds	r25, 0x26F7	; 0x8026f7 <g_twi1_gyro_2_mag_x_nT+0x1>
    b60a:	a0 91 f8 26 	lds	r26, 0x26F8	; 0x8026f8 <g_twi1_gyro_2_mag_x_nT+0x2>
    b60e:	b0 91 f9 26 	lds	r27, 0x26F9	; 0x8026f9 <g_twi1_gyro_2_mag_x_nT+0x3>
    b612:	8b a7       	std	Y+43, r24	; 0x2b
    b614:	9c a7       	std	Y+44, r25	; 0x2c
    b616:	ad a7       	std	Y+45, r26	; 0x2d
    b618:	be a7       	std	Y+46, r27	; 0x2e
    b61a:	80 91 f2 26 	lds	r24, 0x26F2	; 0x8026f2 <g_twi1_gyro_2_mag_y_nT>
    b61e:	90 91 f3 26 	lds	r25, 0x26F3	; 0x8026f3 <g_twi1_gyro_2_mag_y_nT+0x1>
    b622:	a0 91 f4 26 	lds	r26, 0x26F4	; 0x8026f4 <g_twi1_gyro_2_mag_y_nT+0x2>
    b626:	b0 91 f5 26 	lds	r27, 0x26F5	; 0x8026f5 <g_twi1_gyro_2_mag_y_nT+0x3>
    b62a:	8f a7       	std	Y+47, r24	; 0x2f
    b62c:	98 ab       	std	Y+48, r25	; 0x30
    b62e:	a9 ab       	std	Y+49, r26	; 0x31
    b630:	ba ab       	std	Y+50, r27	; 0x32
    b632:	80 91 ee 26 	lds	r24, 0x26EE	; 0x8026ee <g_twi1_gyro_2_mag_z_nT>
    b636:	90 91 ef 26 	lds	r25, 0x26EF	; 0x8026ef <g_twi1_gyro_2_mag_z_nT+0x1>
    b63a:	a0 91 f0 26 	lds	r26, 0x26F0	; 0x8026f0 <g_twi1_gyro_2_mag_z_nT+0x2>
    b63e:	b0 91 f1 26 	lds	r27, 0x26F1	; 0x8026f1 <g_twi1_gyro_2_mag_z_nT+0x3>
    b642:	8b ab       	std	Y+51, r24	; 0x33
    b644:	9c ab       	std	Y+52, r25	; 0x34
    b646:	ad ab       	std	Y+53, r26	; 0x35
    b648:	be ab       	std	Y+54, r27	; 0x36
    b64a:	6f bf       	out	0x3f, r22	; 63
    b64c:	5f 93       	push	r21
    b64e:	4f 93       	push	r20
    b650:	3f 93       	push	r19
    b652:	2f 93       	push	r18
    b654:	61 96       	adiw	r28, 0x11	; 17
    b656:	9f ad       	ldd	r25, Y+63	; 0x3f
    b658:	61 97       	sbiw	r28, 0x11	; 17
    b65a:	9f 93       	push	r25
    b65c:	60 96       	adiw	r28, 0x10	; 16
    b65e:	af ad       	ldd	r26, Y+63	; 0x3f
    b660:	60 97       	sbiw	r28, 0x10	; 16
    b662:	af 93       	push	r26
    b664:	d3 01       	movw	r26, r6
    b666:	c2 01       	movw	r24, r4
    b668:	07 2e       	mov	r0, r23
    b66a:	7a e0       	ldi	r23, 0x0A	; 10
    b66c:	b6 95       	lsr	r27
    b66e:	a7 95       	ror	r26
    b670:	97 95       	ror	r25
    b672:	87 95       	ror	r24
    b674:	7a 95       	dec	r23
    b676:	d1 f7       	brne	.-12     	; 0xb66c <main+0x73e>
    b678:	70 2d       	mov	r23, r0
    b67a:	bf 93       	push	r27
    b67c:	af 93       	push	r26
    b67e:	9f 93       	push	r25
    b680:	8f 93       	push	r24
    b682:	e9 ec       	ldi	r30, 0xC9	; 201
    b684:	f1 e3       	ldi	r31, 0x31	; 49
    b686:	ff 93       	push	r31
    b688:	ef 93       	push	r30
    b68a:	1f 92       	push	r1
    b68c:	80 e4       	ldi	r24, 0x40	; 64
    b68e:	8f 93       	push	r24
    b690:	3f 92       	push	r3
    b692:	2f 92       	push	r2
    b694:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    b698:	81 34       	cpi	r24, 0x41	; 65
    b69a:	91 05       	cpc	r25, r1
    b69c:	10 f0       	brcs	.+4      	; 0xb6a2 <main+0x774>
    b69e:	80 e4       	ldi	r24, 0x40	; 64
    b6a0:	90 e0       	ldi	r25, 0x00	; 0
    b6a2:	40 e0       	ldi	r20, 0x00	; 0
    b6a4:	68 2f       	mov	r22, r24
    b6a6:	c1 01       	movw	r24, r2
    b6a8:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    b6ac:	1f 93       	push	r17
    b6ae:	0f 93       	push	r16
    b6b0:	0a ad       	ldd	r16, Y+58	; 0x3a
    b6b2:	0f 93       	push	r16
    b6b4:	19 ad       	ldd	r17, Y+57	; 0x39
    b6b6:	1f 93       	push	r17
    b6b8:	08 ad       	ldd	r16, Y+56	; 0x38
    b6ba:	0f 93       	push	r16
    b6bc:	1f a9       	ldd	r17, Y+55	; 0x37
    b6be:	1f 93       	push	r17
    b6c0:	2f e9       	ldi	r18, 0x9F	; 159
    b6c2:	31 e3       	ldi	r19, 0x31	; 49
    b6c4:	3f 93       	push	r19
    b6c6:	2f 93       	push	r18
    b6c8:	1f 92       	push	r1
    b6ca:	80 e4       	ldi	r24, 0x40	; 64
    b6cc:	8f 93       	push	r24
    b6ce:	3f 92       	push	r3
    b6d0:	2f 92       	push	r2
    b6d2:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    b6d6:	81 34       	cpi	r24, 0x41	; 65
    b6d8:	91 05       	cpc	r25, r1
    b6da:	10 f0       	brcs	.+4      	; 0xb6e0 <main+0x7b2>
    b6dc:	80 e4       	ldi	r24, 0x40	; 64
    b6de:	90 e0       	ldi	r25, 0x00	; 0
    b6e0:	40 e0       	ldi	r20, 0x00	; 0
    b6e2:	68 2f       	mov	r22, r24
    b6e4:	c1 01       	movw	r24, r2
    b6e6:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    b6ea:	0f 81       	ldd	r16, Y+7	; 0x07
    b6ec:	18 85       	ldd	r17, Y+8	; 0x08
    b6ee:	b8 01       	movw	r22, r16
    b6f0:	11 0f       	add	r17, r17
    b6f2:	88 0b       	sbc	r24, r24
    b6f4:	99 0b       	sbc	r25, r25
    b6f6:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    b6fa:	20 e0       	ldi	r18, 0x00	; 0
    b6fc:	30 e0       	ldi	r19, 0x00	; 0
    b6fe:	48 ec       	ldi	r20, 0xC8	; 200
    b700:	52 e4       	ldi	r21, 0x42	; 66
    b702:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    b706:	9f 93       	push	r25
    b708:	8f 93       	push	r24
    b70a:	7f 93       	push	r23
    b70c:	6f 93       	push	r22
    b70e:	2b e8       	ldi	r18, 0x8B	; 139
    b710:	31 e3       	ldi	r19, 0x31	; 49
    b712:	3f 93       	push	r19
    b714:	2f 93       	push	r18
    b716:	1f 92       	push	r1
    b718:	80 e4       	ldi	r24, 0x40	; 64
    b71a:	8f 93       	push	r24
    b71c:	3f 92       	push	r3
    b71e:	2f 92       	push	r2
    b720:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    b724:	ad b7       	in	r26, 0x3d	; 61
    b726:	be b7       	in	r27, 0x3e	; 62
    b728:	96 96       	adiw	r26, 0x26	; 38
    b72a:	ad bf       	out	0x3d, r26	; 61
    b72c:	be bf       	out	0x3e, r27	; 62
    b72e:	81 34       	cpi	r24, 0x41	; 65
    b730:	91 05       	cpc	r25, r1
    b732:	10 f0       	brcs	.+4      	; 0xb738 <main+0x80a>
    b734:	80 e4       	ldi	r24, 0x40	; 64
    b736:	90 e0       	ldi	r25, 0x00	; 0
    b738:	40 e0       	ldi	r20, 0x00	; 0
    b73a:	68 2f       	mov	r22, r24
    b73c:	c1 01       	movw	r24, r2
    b73e:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    b742:	c5 01       	movw	r24, r10
    b744:	b4 01       	movw	r22, r8
    b746:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    b74a:	20 e0       	ldi	r18, 0x00	; 0
    b74c:	30 e0       	ldi	r19, 0x00	; 0
    b74e:	48 ec       	ldi	r20, 0xC8	; 200
    b750:	52 e4       	ldi	r21, 0x42	; 66
    b752:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    b756:	9f 93       	push	r25
    b758:	8f 93       	push	r24
    b75a:	7f 93       	push	r23
    b75c:	6f 93       	push	r22
    b75e:	c7 01       	movw	r24, r14
    b760:	b6 01       	movw	r22, r12
    b762:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    b766:	20 e0       	ldi	r18, 0x00	; 0
    b768:	30 e0       	ldi	r19, 0x00	; 0
    b76a:	48 ec       	ldi	r20, 0xC8	; 200
    b76c:	52 e4       	ldi	r21, 0x42	; 66
    b76e:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    b772:	9f 93       	push	r25
    b774:	8f 93       	push	r24
    b776:	7f 93       	push	r23
    b778:	6f 93       	push	r22
    b77a:	e4 e6       	ldi	r30, 0x64	; 100
    b77c:	f1 e3       	ldi	r31, 0x31	; 49
    b77e:	ff 93       	push	r31
    b780:	ef 93       	push	r30
    b782:	1f 92       	push	r1
    b784:	80 e4       	ldi	r24, 0x40	; 64
    b786:	8f 93       	push	r24
    b788:	3f 92       	push	r3
    b78a:	2f 92       	push	r2
    b78c:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    b790:	81 34       	cpi	r24, 0x41	; 65
    b792:	91 05       	cpc	r25, r1
    b794:	10 f0       	brcs	.+4      	; 0xb79a <main+0x86c>
    b796:	80 e4       	ldi	r24, 0x40	; 64
    b798:	90 e0       	ldi	r25, 0x00	; 0
    b79a:	40 e0       	ldi	r20, 0x00	; 0
    b79c:	68 2f       	mov	r22, r24
    b79e:	c1 01       	movw	r24, r2
    b7a0:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    b7a4:	0f 85       	ldd	r16, Y+15	; 0x0f
    b7a6:	18 89       	ldd	r17, Y+16	; 0x10
    b7a8:	b8 01       	movw	r22, r16
    b7aa:	11 0f       	add	r17, r17
    b7ac:	88 0b       	sbc	r24, r24
    b7ae:	99 0b       	sbc	r25, r25
    b7b0:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    b7b4:	20 e0       	ldi	r18, 0x00	; 0
    b7b6:	30 e0       	ldi	r19, 0x00	; 0
    b7b8:	48 ec       	ldi	r20, 0xC8	; 200
    b7ba:	52 e4       	ldi	r21, 0x42	; 66
    b7bc:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    b7c0:	9f 93       	push	r25
    b7c2:	8f 93       	push	r24
    b7c4:	7f 93       	push	r23
    b7c6:	6f 93       	push	r22
    b7c8:	eb 84       	ldd	r14, Y+11	; 0x0b
    b7ca:	fc 84       	ldd	r15, Y+12	; 0x0c
    b7cc:	b7 01       	movw	r22, r14
    b7ce:	ff 0c       	add	r15, r15
    b7d0:	88 0b       	sbc	r24, r24
    b7d2:	99 0b       	sbc	r25, r25
    b7d4:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    b7d8:	20 e0       	ldi	r18, 0x00	; 0
    b7da:	30 e0       	ldi	r19, 0x00	; 0
    b7dc:	48 ec       	ldi	r20, 0xC8	; 200
    b7de:	52 e4       	ldi	r21, 0x42	; 66
    b7e0:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    b7e4:	9f 93       	push	r25
    b7e6:	8f 93       	push	r24
    b7e8:	7f 93       	push	r23
    b7ea:	6f 93       	push	r22
    b7ec:	09 e3       	ldi	r16, 0x39	; 57
    b7ee:	11 e3       	ldi	r17, 0x31	; 49
    b7f0:	1f 93       	push	r17
    b7f2:	0f 93       	push	r16
    b7f4:	1f 92       	push	r1
    b7f6:	80 e4       	ldi	r24, 0x40	; 64
    b7f8:	8f 93       	push	r24
    b7fa:	3f 92       	push	r3
    b7fc:	2f 92       	push	r2
    b7fe:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    b802:	81 34       	cpi	r24, 0x41	; 65
    b804:	91 05       	cpc	r25, r1
    b806:	10 f0       	brcs	.+4      	; 0xb80c <main+0x8de>
    b808:	80 e4       	ldi	r24, 0x40	; 64
    b80a:	90 e0       	ldi	r25, 0x00	; 0
    b80c:	40 e0       	ldi	r20, 0x00	; 0
    b80e:	68 2f       	mov	r22, r24
    b810:	c1 01       	movw	r24, r2
    b812:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    b816:	ee ac       	ldd	r14, Y+62	; 0x3e
    b818:	ef 92       	push	r14
    b81a:	fd ac       	ldd	r15, Y+61	; 0x3d
    b81c:	ff 92       	push	r15
    b81e:	09 8d       	ldd	r16, Y+25	; 0x19
    b820:	1a 8d       	ldd	r17, Y+26	; 0x1a
    b822:	b8 01       	movw	r22, r16
    b824:	11 0f       	add	r17, r17
    b826:	88 0b       	sbc	r24, r24
    b828:	99 0b       	sbc	r25, r25
    b82a:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    b82e:	20 e0       	ldi	r18, 0x00	; 0
    b830:	30 e0       	ldi	r19, 0x00	; 0
    b832:	4a e7       	ldi	r20, 0x7A	; 122
    b834:	54 e4       	ldi	r21, 0x44	; 68
    b836:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    b83a:	9f 93       	push	r25
    b83c:	8f 93       	push	r24
    b83e:	7f 93       	push	r23
    b840:	6f 93       	push	r22
    b842:	1c ad       	ldd	r17, Y+60	; 0x3c
    b844:	1f 93       	push	r17
    b846:	eb ac       	ldd	r14, Y+59	; 0x3b
    b848:	ef 92       	push	r14
    b84a:	0b 89       	ldd	r16, Y+19	; 0x13
    b84c:	1c 89       	ldd	r17, Y+20	; 0x14
    b84e:	b8 01       	movw	r22, r16
    b850:	11 0f       	add	r17, r17
    b852:	88 0b       	sbc	r24, r24
    b854:	99 0b       	sbc	r25, r25
    b856:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    b85a:	20 e0       	ldi	r18, 0x00	; 0
    b85c:	30 e0       	ldi	r19, 0x00	; 0
    b85e:	4a e7       	ldi	r20, 0x7A	; 122
    b860:	54 e4       	ldi	r21, 0x44	; 68
    b862:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    b866:	9f 93       	push	r25
    b868:	8f 93       	push	r24
    b86a:	7f 93       	push	r23
    b86c:	6f 93       	push	r22
    b86e:	2d e0       	ldi	r18, 0x0D	; 13
    b870:	31 e3       	ldi	r19, 0x31	; 49
    b872:	3f 93       	push	r19
    b874:	2f 93       	push	r18
    b876:	1f 92       	push	r1
    b878:	80 e4       	ldi	r24, 0x40	; 64
    b87a:	8f 93       	push	r24
    b87c:	3f 92       	push	r3
    b87e:	2f 92       	push	r2
    b880:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    b884:	ad b7       	in	r26, 0x3d	; 61
    b886:	be b7       	in	r27, 0x3e	; 62
    b888:	9e 96       	adiw	r26, 0x2e	; 46
    b88a:	ad bf       	out	0x3d, r26	; 61
    b88c:	be bf       	out	0x3e, r27	; 62
    b88e:	81 34       	cpi	r24, 0x41	; 65
    b890:	91 05       	cpc	r25, r1
    b892:	10 f0       	brcs	.+4      	; 0xb898 <main+0x96a>
    b894:	80 e4       	ldi	r24, 0x40	; 64
    b896:	90 e0       	ldi	r25, 0x00	; 0
    b898:	40 e0       	ldi	r20, 0x00	; 0
    b89a:	68 2f       	mov	r22, r24
    b89c:	c1 01       	movw	r24, r2
    b89e:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    b8a2:	21 96       	adiw	r28, 0x01	; 1
    b8a4:	ef ac       	ldd	r14, Y+63	; 0x3f
    b8a6:	21 97       	sbiw	r28, 0x01	; 1
    b8a8:	ef 92       	push	r14
    b8aa:	ff ac       	ldd	r15, Y+63	; 0x3f
    b8ac:	ff 92       	push	r15
    b8ae:	0b 8d       	ldd	r16, Y+27	; 0x1b
    b8b0:	1c 8d       	ldd	r17, Y+28	; 0x1c
    b8b2:	b8 01       	movw	r22, r16
    b8b4:	11 0f       	add	r17, r17
    b8b6:	88 0b       	sbc	r24, r24
    b8b8:	99 0b       	sbc	r25, r25
    b8ba:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    b8be:	20 e0       	ldi	r18, 0x00	; 0
    b8c0:	30 e0       	ldi	r19, 0x00	; 0
    b8c2:	4a e7       	ldi	r20, 0x7A	; 122
    b8c4:	54 e4       	ldi	r21, 0x44	; 68
    b8c6:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    b8ca:	9f 93       	push	r25
    b8cc:	8f 93       	push	r24
    b8ce:	7f 93       	push	r23
    b8d0:	6f 93       	push	r22
    b8d2:	26 ef       	ldi	r18, 0xF6	; 246
    b8d4:	30 e3       	ldi	r19, 0x30	; 48
    b8d6:	3f 93       	push	r19
    b8d8:	2f 93       	push	r18
    b8da:	1f 92       	push	r1
    b8dc:	80 e4       	ldi	r24, 0x40	; 64
    b8de:	8f 93       	push	r24
    b8e0:	3f 92       	push	r3
    b8e2:	2f 92       	push	r2
    b8e4:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    b8e8:	81 34       	cpi	r24, 0x41	; 65
    b8ea:	91 05       	cpc	r25, r1
    b8ec:	10 f0       	brcs	.+4      	; 0xb8f2 <main+0x9c4>
    b8ee:	80 e4       	ldi	r24, 0x40	; 64
    b8f0:	90 e0       	ldi	r25, 0x00	; 0
    b8f2:	40 e0       	ldi	r20, 0x00	; 0
    b8f4:	68 2f       	mov	r22, r24
    b8f6:	c1 01       	movw	r24, r2
    b8f8:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    b8fc:	25 96       	adiw	r28, 0x05	; 5
    b8fe:	ef ac       	ldd	r14, Y+63	; 0x3f
    b900:	25 97       	sbiw	r28, 0x05	; 5
    b902:	ef 92       	push	r14
    b904:	24 96       	adiw	r28, 0x04	; 4
    b906:	ff ac       	ldd	r15, Y+63	; 0x3f
    b908:	24 97       	sbiw	r28, 0x04	; 4
    b90a:	ff 92       	push	r15
    b90c:	69 a1       	ldd	r22, Y+33	; 0x21
    b90e:	7a a1       	ldd	r23, Y+34	; 0x22
    b910:	8b a1       	ldd	r24, Y+35	; 0x23
    b912:	9c a1       	ldd	r25, Y+36	; 0x24
    b914:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    b918:	20 e0       	ldi	r18, 0x00	; 0
    b91a:	30 e0       	ldi	r19, 0x00	; 0
    b91c:	4a e7       	ldi	r20, 0x7A	; 122
    b91e:	54 e4       	ldi	r21, 0x44	; 68
    b920:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    b924:	9f 93       	push	r25
    b926:	8f 93       	push	r24
    b928:	7f 93       	push	r23
    b92a:	6f 93       	push	r22
    b92c:	23 96       	adiw	r28, 0x03	; 3
    b92e:	0f ad       	ldd	r16, Y+63	; 0x3f
    b930:	23 97       	sbiw	r28, 0x03	; 3
    b932:	0f 93       	push	r16
    b934:	22 96       	adiw	r28, 0x02	; 2
    b936:	1f ad       	ldd	r17, Y+63	; 0x3f
    b938:	22 97       	sbiw	r28, 0x02	; 2
    b93a:	1f 93       	push	r17
    b93c:	6d 8d       	ldd	r22, Y+29	; 0x1d
    b93e:	7e 8d       	ldd	r23, Y+30	; 0x1e
    b940:	8f 8d       	ldd	r24, Y+31	; 0x1f
    b942:	98 a1       	ldd	r25, Y+32	; 0x20
    b944:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    b948:	20 e0       	ldi	r18, 0x00	; 0
    b94a:	30 e0       	ldi	r19, 0x00	; 0
    b94c:	4a e7       	ldi	r20, 0x7A	; 122
    b94e:	54 e4       	ldi	r21, 0x44	; 68
    b950:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    b954:	9f 93       	push	r25
    b956:	8f 93       	push	r24
    b958:	7f 93       	push	r23
    b95a:	6f 93       	push	r22
    b95c:	27 ec       	ldi	r18, 0xC7	; 199
    b95e:	30 e3       	ldi	r19, 0x30	; 48
    b960:	3f 93       	push	r19
    b962:	2f 93       	push	r18
    b964:	1f 92       	push	r1
    b966:	80 e4       	ldi	r24, 0x40	; 64
    b968:	8f 93       	push	r24
    b96a:	3f 92       	push	r3
    b96c:	2f 92       	push	r2
    b96e:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    b972:	81 34       	cpi	r24, 0x41	; 65
    b974:	91 05       	cpc	r25, r1
    b976:	10 f0       	brcs	.+4      	; 0xb97c <main+0xa4e>
    b978:	80 e4       	ldi	r24, 0x40	; 64
    b97a:	90 e0       	ldi	r25, 0x00	; 0
    b97c:	40 e0       	ldi	r20, 0x00	; 0
    b97e:	68 2f       	mov	r22, r24
    b980:	c1 01       	movw	r24, r2
    b982:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    b986:	27 96       	adiw	r28, 0x07	; 7
    b988:	ef ac       	ldd	r14, Y+63	; 0x3f
    b98a:	27 97       	sbiw	r28, 0x07	; 7
    b98c:	ef 92       	push	r14
    b98e:	26 96       	adiw	r28, 0x06	; 6
    b990:	ff ac       	ldd	r15, Y+63	; 0x3f
    b992:	26 97       	sbiw	r28, 0x06	; 6
    b994:	ff 92       	push	r15
    b996:	6d a1       	ldd	r22, Y+37	; 0x25
    b998:	7e a1       	ldd	r23, Y+38	; 0x26
    b99a:	8f a1       	ldd	r24, Y+39	; 0x27
    b99c:	98 a5       	ldd	r25, Y+40	; 0x28
    b99e:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    b9a2:	20 e0       	ldi	r18, 0x00	; 0
    b9a4:	30 e0       	ldi	r19, 0x00	; 0
    b9a6:	4a e7       	ldi	r20, 0x7A	; 122
    b9a8:	54 e4       	ldi	r21, 0x44	; 68
    b9aa:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    b9ae:	9f 93       	push	r25
    b9b0:	8f 93       	push	r24
    b9b2:	7f 93       	push	r23
    b9b4:	6f 93       	push	r22
    b9b6:	0f ea       	ldi	r16, 0xAF	; 175
    b9b8:	10 e3       	ldi	r17, 0x30	; 48
    b9ba:	1f 93       	push	r17
    b9bc:	0f 93       	push	r16
    b9be:	1f 92       	push	r1
    b9c0:	80 e4       	ldi	r24, 0x40	; 64
    b9c2:	8f 93       	push	r24
    b9c4:	3f 92       	push	r3
    b9c6:	2f 92       	push	r2
    b9c8:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    b9cc:	ad b7       	in	r26, 0x3d	; 61
    b9ce:	be b7       	in	r27, 0x3e	; 62
    b9d0:	9a 96       	adiw	r26, 0x2a	; 42
    b9d2:	ad bf       	out	0x3d, r26	; 61
    b9d4:	be bf       	out	0x3e, r27	; 62
    b9d6:	81 34       	cpi	r24, 0x41	; 65
    b9d8:	91 05       	cpc	r25, r1
    b9da:	10 f0       	brcs	.+4      	; 0xb9e0 <main+0xab2>
    b9dc:	80 e4       	ldi	r24, 0x40	; 64
    b9de:	90 e0       	ldi	r25, 0x00	; 0
    b9e0:	40 e0       	ldi	r20, 0x00	; 0
    b9e2:	68 2f       	mov	r22, r24
    b9e4:	c1 01       	movw	r24, r2
    b9e6:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    b9ea:	2d 96       	adiw	r28, 0x0d	; 13
    b9ec:	ef ac       	ldd	r14, Y+63	; 0x3f
    b9ee:	2d 97       	sbiw	r28, 0x0d	; 13
    b9f0:	ef 92       	push	r14
    b9f2:	2c 96       	adiw	r28, 0x0c	; 12
    b9f4:	ff ac       	ldd	r15, Y+63	; 0x3f
    b9f6:	2c 97       	sbiw	r28, 0x0c	; 12
    b9f8:	ff 92       	push	r15
    b9fa:	6f a5       	ldd	r22, Y+47	; 0x2f
    b9fc:	78 a9       	ldd	r23, Y+48	; 0x30
    b9fe:	89 a9       	ldd	r24, Y+49	; 0x31
    ba00:	9a a9       	ldd	r25, Y+50	; 0x32
    ba02:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    ba06:	20 e0       	ldi	r18, 0x00	; 0
    ba08:	30 e0       	ldi	r19, 0x00	; 0
    ba0a:	4a e7       	ldi	r20, 0x7A	; 122
    ba0c:	54 e4       	ldi	r21, 0x44	; 68
    ba0e:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    ba12:	9f 93       	push	r25
    ba14:	8f 93       	push	r24
    ba16:	7f 93       	push	r23
    ba18:	6f 93       	push	r22
    ba1a:	2b 96       	adiw	r28, 0x0b	; 11
    ba1c:	0f ad       	ldd	r16, Y+63	; 0x3f
    ba1e:	2b 97       	sbiw	r28, 0x0b	; 11
    ba20:	0f 93       	push	r16
    ba22:	2a 96       	adiw	r28, 0x0a	; 10
    ba24:	1f ad       	ldd	r17, Y+63	; 0x3f
    ba26:	2a 97       	sbiw	r28, 0x0a	; 10
    ba28:	1f 93       	push	r17
    ba2a:	6b a5       	ldd	r22, Y+43	; 0x2b
    ba2c:	7c a5       	ldd	r23, Y+44	; 0x2c
    ba2e:	8d a5       	ldd	r24, Y+45	; 0x2d
    ba30:	9e a5       	ldd	r25, Y+46	; 0x2e
    ba32:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    ba36:	20 e0       	ldi	r18, 0x00	; 0
    ba38:	30 e0       	ldi	r19, 0x00	; 0
    ba3a:	4a e7       	ldi	r20, 0x7A	; 122
    ba3c:	54 e4       	ldi	r21, 0x44	; 68
    ba3e:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    ba42:	9f 93       	push	r25
    ba44:	8f 93       	push	r24
    ba46:	7f 93       	push	r23
    ba48:	6f 93       	push	r22
    ba4a:	22 e8       	ldi	r18, 0x82	; 130
    ba4c:	30 e3       	ldi	r19, 0x30	; 48
    ba4e:	3f 93       	push	r19
    ba50:	2f 93       	push	r18
    ba52:	1f 92       	push	r1
    ba54:	80 e4       	ldi	r24, 0x40	; 64
    ba56:	8f 93       	push	r24
    ba58:	3f 92       	push	r3
    ba5a:	2f 92       	push	r2
    ba5c:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    ba60:	81 34       	cpi	r24, 0x41	; 65
    ba62:	91 05       	cpc	r25, r1
    ba64:	10 f0       	brcs	.+4      	; 0xba6a <main+0xb3c>
    ba66:	80 e4       	ldi	r24, 0x40	; 64
    ba68:	90 e0       	ldi	r25, 0x00	; 0
    ba6a:	40 e0       	ldi	r20, 0x00	; 0
    ba6c:	68 2f       	mov	r22, r24
    ba6e:	c1 01       	movw	r24, r2
    ba70:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    ba74:	2f 96       	adiw	r28, 0x0f	; 15
    ba76:	ef ac       	ldd	r14, Y+63	; 0x3f
    ba78:	2f 97       	sbiw	r28, 0x0f	; 15
    ba7a:	ef 92       	push	r14
    ba7c:	2e 96       	adiw	r28, 0x0e	; 14
    ba7e:	ff ac       	ldd	r15, Y+63	; 0x3f
    ba80:	2e 97       	sbiw	r28, 0x0e	; 14
    ba82:	ff 92       	push	r15
    ba84:	6b a9       	ldd	r22, Y+51	; 0x33
    ba86:	7c a9       	ldd	r23, Y+52	; 0x34
    ba88:	8d a9       	ldd	r24, Y+53	; 0x35
    ba8a:	9e a9       	ldd	r25, Y+54	; 0x36
    ba8c:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    ba90:	20 e0       	ldi	r18, 0x00	; 0
    ba92:	30 e0       	ldi	r19, 0x00	; 0
    ba94:	4a e7       	ldi	r20, 0x7A	; 122
    ba96:	54 e4       	ldi	r21, 0x44	; 68
    ba98:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    ba9c:	9f 93       	push	r25
    ba9e:	8f 93       	push	r24
    baa0:	7f 93       	push	r23
    baa2:	6f 93       	push	r22
    baa4:	0a e6       	ldi	r16, 0x6A	; 106
    baa6:	10 e3       	ldi	r17, 0x30	; 48
    baa8:	1f 93       	push	r17
    baaa:	0f 93       	push	r16
    baac:	1f 92       	push	r1
    baae:	80 e4       	ldi	r24, 0x40	; 64
    bab0:	8f 93       	push	r24
    bab2:	3f 92       	push	r3
    bab4:	2f 92       	push	r2
    bab6:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    baba:	81 34       	cpi	r24, 0x41	; 65
    babc:	91 05       	cpc	r25, r1
    babe:	10 f0       	brcs	.+4      	; 0xbac4 <main+0xb96>
    bac0:	80 e4       	ldi	r24, 0x40	; 64
    bac2:	90 e0       	ldi	r25, 0x00	; 0
    bac4:	40 e0       	ldi	r20, 0x00	; 0
    bac6:	68 2f       	mov	r22, r24
    bac8:	c1 01       	movw	r24, r2
    baca:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    bace:	29 96       	adiw	r28, 0x09	; 9
    bad0:	ef ac       	ldd	r14, Y+63	; 0x3f
    bad2:	29 97       	sbiw	r28, 0x09	; 9
    bad4:	ef 92       	push	r14
    bad6:	28 96       	adiw	r28, 0x08	; 8
    bad8:	ff ac       	ldd	r15, Y+63	; 0x3f
    bada:	28 97       	sbiw	r28, 0x08	; 8
    badc:	ff 92       	push	r15
    bade:	09 a5       	ldd	r16, Y+41	; 0x29
    bae0:	1a a5       	ldd	r17, Y+42	; 0x2a
    bae2:	b8 01       	movw	r22, r16
    bae4:	11 0f       	add	r17, r17
    bae6:	88 0b       	sbc	r24, r24
    bae8:	99 0b       	sbc	r25, r25
    baea:	0e 94 a2 6b 	call	0xd744	; 0xd744 <__floatsisf>
    baee:	20 e0       	ldi	r18, 0x00	; 0
    baf0:	30 e0       	ldi	r19, 0x00	; 0
    baf2:	48 ec       	ldi	r20, 0xC8	; 200
    baf4:	52 e4       	ldi	r21, 0x42	; 66
    baf6:	0e 94 07 6b 	call	0xd60e	; 0xd60e <__divsf3>
    bafa:	9f 93       	push	r25
    bafc:	8f 93       	push	r24
    bafe:	7f 93       	push	r23
    bb00:	6f 93       	push	r22
    bb02:	2b e4       	ldi	r18, 0x4B	; 75
    bb04:	30 e3       	ldi	r19, 0x30	; 48
    bb06:	3f 93       	push	r19
    bb08:	2f 93       	push	r18
    bb0a:	1f 92       	push	r1
    bb0c:	80 e4       	ldi	r24, 0x40	; 64
    bb0e:	8f 93       	push	r24
    bb10:	3f 92       	push	r3
    bb12:	2f 92       	push	r2
    bb14:	0e 94 91 72 	call	0xe522	; 0xe522 <snprintf_P>
    bb18:	ad b7       	in	r26, 0x3d	; 61
    bb1a:	be b7       	in	r27, 0x3e	; 62
    bb1c:	9a 96       	adiw	r26, 0x2a	; 42
    bb1e:	ad bf       	out	0x3d, r26	; 61
    bb20:	be bf       	out	0x3e, r27	; 62
    bb22:	81 34       	cpi	r24, 0x41	; 65
    bb24:	91 05       	cpc	r25, r1
    bb26:	10 f0       	brcs	.+4      	; 0xbb2c <main+0xbfe>
    bb28:	80 e4       	ldi	r24, 0x40	; 64
    bb2a:	90 e0       	ldi	r25, 0x00	; 0
    bb2c:	40 e0       	ldi	r20, 0x00	; 0
    bb2e:	68 2f       	mov	r22, r24
    bb30:	c1 01       	movw	r24, r2
    bb32:	0e 94 c4 1b 	call	0x3788	; 0x3788 <udi_write_tx_buf>
    bb36:	40 92 79 24 	sts	0x2479, r4	; 0x802479 <usb_last.7826>
    bb3a:	50 92 7a 24 	sts	0x247A, r5	; 0x80247a <usb_last.7826+0x1>
    bb3e:	60 92 7b 24 	sts	0x247B, r6	; 0x80247b <usb_last.7826+0x2>
    bb42:	70 92 7c 24 	sts	0x247C, r7	; 0x80247c <usb_last.7826+0x3>
    bb46:	81 e0       	ldi	r24, 0x01	; 1
    bb48:	0e 94 ed 21 	call	0x43da	; 0x43da <twi2_set_leds>
    bb4c:	80 e0       	ldi	r24, 0x00	; 0
    bb4e:	90 e0       	ldi	r25, 0x00	; 0
    bb50:	70 d9       	rcall	.-3360   	; 0xae32 <yield_ms>
    bb52:	80 e0       	ldi	r24, 0x00	; 0
    bb54:	0e 94 ed 21 	call	0x43da	; 0x43da <twi2_set_leds>
    bb58:	8f b7       	in	r24, 0x3f	; 63
    bb5a:	8d 83       	std	Y+5, r24	; 0x05
    bb5c:	f8 94       	cli
    bb5e:	9d 81       	ldd	r25, Y+5	; 0x05
    bb60:	80 91 2a 27 	lds	r24, 0x272A	; 0x80272a <g_workmode>
    bb64:	9f bf       	out	0x3f, r25	; 63
    bb66:	81 11       	cpse	r24, r1
    bb68:	d6 ca       	rjmp	.-2644   	; 0xb116 <main+0x1e8>
    bb6a:	0e 94 ed 21 	call	0x43da	; 0x43da <twi2_set_leds>
    bb6e:	f8 94       	cli
    bb70:	f8 94       	cli
    bb72:	80 91 89 28 	lds	r24, 0x2889	; 0x802889 <sleepmgr_locks>
    bb76:	81 11       	cpse	r24, r1
    bb78:	09 c0       	rjmp	.+18     	; 0xbb8c <main+0xc5e>
    bb7a:	aa e8       	ldi	r26, 0x8A	; 138
    bb7c:	b8 e2       	ldi	r27, 0x28	; 40
    bb7e:	e0 e0       	ldi	r30, 0x00	; 0
    bb80:	ef 5f       	subi	r30, 0xFF	; 255
    bb82:	8d 91       	ld	r24, X+
    bb84:	88 23       	and	r24, r24
    bb86:	e1 f3       	breq	.-8      	; 0xbb80 <main+0xc52>
    bb88:	e1 11       	cpse	r30, r1
    bb8a:	02 c0       	rjmp	.+4      	; 0xbb90 <main+0xc62>
    bb8c:	78 94       	sei
    bb8e:	12 c0       	rjmp	.+36     	; 0xbbb4 <main+0xc86>
    bb90:	a8 e4       	ldi	r26, 0x48	; 72
    bb92:	b0 e0       	ldi	r27, 0x00	; 0
    bb94:	8c 91       	ld	r24, X
    bb96:	f0 e0       	ldi	r31, 0x00	; 0
    bb98:	eb 59       	subi	r30, 0x9B	; 155
    bb9a:	ff 4d       	sbci	r31, 0xDF	; 223
    bb9c:	81 7f       	andi	r24, 0xF1	; 241
    bb9e:	90 81       	ld	r25, Z
    bba0:	89 2b       	or	r24, r25
    bba2:	8c 93       	st	X, r24
    bba4:	8c 91       	ld	r24, X
    bba6:	81 60       	ori	r24, 0x01	; 1
    bba8:	8c 93       	st	X, r24
    bbaa:	78 94       	sei
    bbac:	88 95       	sleep
    bbae:	8c 91       	ld	r24, X
    bbb0:	8e 7f       	andi	r24, 0xFE	; 254
    bbb2:	8c 93       	st	X, r24
    bbb4:	80 e0       	ldi	r24, 0x00	; 0
    bbb6:	90 e0       	ldi	r25, 0x00	; 0
    bbb8:	ef 88       	ldd	r14, Y+23	; 0x17
    bbba:	f8 8c       	ldd	r15, Y+24	; 0x18
    bbbc:	ed be       	out	0x3d, r14	; 61
    bbbe:	fe be       	out	0x3e, r15	; 62
    bbc0:	c0 5b       	subi	r28, 0xB0	; 176
    bbc2:	df 4f       	sbci	r29, 0xFF	; 255
    bbc4:	cd bf       	out	0x3d, r28	; 61
    bbc6:	de bf       	out	0x3e, r29	; 62
    bbc8:	df 91       	pop	r29
    bbca:	cf 91       	pop	r28
    bbcc:	1f 91       	pop	r17
    bbce:	0f 91       	pop	r16
    bbd0:	ff 90       	pop	r15
    bbd2:	ef 90       	pop	r14
    bbd4:	df 90       	pop	r13
    bbd6:	cf 90       	pop	r12
    bbd8:	bf 90       	pop	r11
    bbda:	af 90       	pop	r10
    bbdc:	9f 90       	pop	r9
    bbde:	8f 90       	pop	r8
    bbe0:	7f 90       	pop	r7
    bbe2:	6f 90       	pop	r6
    bbe4:	5f 90       	pop	r5
    bbe6:	4f 90       	pop	r4
    bbe8:	3f 90       	pop	r3
    bbea:	2f 90       	pop	r2
    bbec:	08 95       	ret

0000bbee <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    bbee:	cf 93       	push	r28
    bbf0:	df 93       	push	r29
    bbf2:	cd b7       	in	r28, 0x3d	; 61
    bbf4:	de b7       	in	r29, 0x3e	; 62
    bbf6:	28 97       	sbiw	r28, 0x08	; 8
    bbf8:	cd bf       	out	0x3d, r28	; 61
    bbfa:	de bf       	out	0x3e, r29	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    bbfc:	8f ef       	ldi	r24, 0xFF	; 255
    bbfe:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    bc02:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    bc06:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    bc0a:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    bc0e:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    bc12:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    bc16:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
    bc1a:	61 e0       	ldi	r22, 0x01	; 1
    bc1c:	81 e4       	ldi	r24, 0x41	; 65
    bc1e:	90 e0       	ldi	r25, 0x00	; 0
    bc20:	0e 94 f9 66 	call	0xcdf2	; 0xcdf2 <ccp_write_io>
    bc24:	6c e1       	ldi	r22, 0x1C	; 28
    bc26:	70 e0       	ldi	r23, 0x00	; 0
    bc28:	82 e0       	ldi	r24, 0x02	; 2
    bc2a:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
    bc2e:	8a 83       	std	Y+2, r24	; 0x02
    bc30:	6d e1       	ldi	r22, 0x1D	; 29
    bc32:	70 e0       	ldi	r23, 0x00	; 0
    bc34:	82 e0       	ldi	r24, 0x02	; 2
    bc36:	0e 94 ef 66 	call	0xcdde	; 0xcdde <nvm_read_byte>
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
    bc3a:	89 83       	std	Y+1, r24	; 0x01
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
    bc3c:	89 81       	ldd	r24, Y+1	; 0x01
    bc3e:	9a 81       	ldd	r25, Y+2	; 0x02
    bc40:	01 96       	adiw	r24, 0x01	; 1
    bc42:	21 f4       	brne	.+8      	; 0xbc4c <sysclk_init+0x5e>
		cal = 0x2340;
    bc44:	80 e4       	ldi	r24, 0x40	; 64
    bc46:	93 e2       	ldi	r25, 0x23	; 35
    bc48:	89 83       	std	Y+1, r24	; 0x01
    bc4a:	9a 83       	std	Y+2, r25	; 0x02
    bc4c:	89 81       	ldd	r24, Y+1	; 0x01
    bc4e:	9a 81       	ldd	r25, Y+2	; 0x02
    bc50:	8b 83       	std	Y+3, r24	; 0x03
    bc52:	9c 83       	std	Y+4, r25	; 0x04
		DFLLRC2M.CALB=MSB(calib);
#endif
		break;

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
    bc54:	e0 e6       	ldi	r30, 0x60	; 96
    bc56:	f0 e0       	ldi	r31, 0x00	; 0
    bc58:	82 83       	std	Z+2, r24	; 0x02
		DFLLRC32M.CALB=MSB(calib);
    bc5a:	8c 81       	ldd	r24, Y+4	; 0x04
    bc5c:	83 83       	std	Z+3, r24	; 0x03

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
    bc5e:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
    bc62:	84 fd       	sbrc	r24, 4
    bc64:	21 c0       	rjmp	.+66     	; 0xbca8 <sysclk_init+0xba>

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    bc66:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
#endif
		}
		break;

	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
    bc6a:	83 fd       	sbrc	r24, 3
    bc6c:	0e c0       	rjmp	.+28     	; 0xbc8a <sysclk_init+0x9c>

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    bc6e:	e0 e5       	ldi	r30, 0x50	; 80
    bc70:	f0 e0       	ldi	r31, 0x00	; 0
    bc72:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    bc74:	8f b7       	in	r24, 0x3f	; 63
    bc76:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    bc78:	f8 94       	cli
	return flags;
    bc7a:	9d 81       	ldd	r25, Y+5	; 0x05
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    bc7c:	80 81       	ld	r24, Z
    bc7e:	88 60       	ori	r24, 0x08	; 8
    bc80:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    bc82:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    bc84:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    bc86:	83 ff       	sbrs	r24, 3
    bc88:	fd cf       	rjmp	.-6      	; 0xbc84 <sysclk_init+0x96>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    bc8a:	8f b7       	in	r24, 0x3f	; 63
    bc8c:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    bc8e:	f8 94       	cli
	return flags;
    bc90:	9e 81       	ldd	r25, Y+6	; 0x06
static inline void pll_config_write(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	OSC.PLLCTRL = cfg->ctrl;
    bc92:	e0 e5       	ldi	r30, 0x50	; 80
    bc94:	f0 e0       	ldi	r31, 0x00	; 0
    bc96:	83 ec       	ldi	r24, 0xC3	; 195
    bc98:	85 83       	std	Z+5, r24	; 0x05

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
	pll_config_write(cfg, pll_id);
	OSC.CTRL |= OSC_PLLEN_bm;
    bc9a:	80 81       	ld	r24, Z
    bc9c:	80 61       	ori	r24, 0x10	; 16
    bc9e:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    bca0:	9f bf       	out	0x3f, r25	; 63

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
    bca2:	81 81       	ldd	r24, Z+1	; 0x01
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
    bca4:	84 ff       	sbrs	r24, 4
    bca6:	fd cf       	rjmp	.-6      	; 0xbca2 <sysclk_init+0xb4>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    bca8:	64 e0       	ldi	r22, 0x04	; 4
    bcaa:	80 e4       	ldi	r24, 0x40	; 64
    bcac:	90 e0       	ldi	r25, 0x00	; 0
    bcae:	0e 94 f9 66 	call	0xcdf2	; 0xcdf2 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    bcb2:	8f b7       	in	r24, 0x3f	; 63
    bcb4:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    bcb6:	f8 94       	cli
	return flags;
    bcb8:	98 85       	ldd	r25, Y+8	; 0x08
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    bcba:	e0 e5       	ldi	r30, 0x50	; 80
    bcbc:	f0 e0       	ldi	r31, 0x00	; 0
    bcbe:	80 81       	ld	r24, Z
    bcc0:	8e 7f       	andi	r24, 0xFE	; 254
    bcc2:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    bcc4:	9f bf       	out	0x3f, r25	; 63

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    bcc6:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    bcc8:	8f b7       	in	r24, 0x3f	; 63
    bcca:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
    bccc:	f8 94       	cli
	return flags;
    bcce:	9f 81       	ldd	r25, Y+7	; 0x07
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    bcd0:	80 81       	ld	r24, Z
    bcd2:	88 60       	ori	r24, 0x08	; 8
    bcd4:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    bcd6:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    bcd8:	81 81       	ldd	r24, Z+1	; 0x01
    bcda:	83 ff       	sbrs	r24, 3
    bcdc:	fd cf       	rjmp	.-6      	; 0xbcd8 <sysclk_init+0xea>
		osc_enable(OSC_ID_XOSC);
		osc_wait_ready(OSC_ID_XOSC);
		break;
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
    bcde:	8b e0       	ldi	r24, 0x0B	; 11
    bce0:	80 93 43 00 	sts	0x0043, r24	; 0x800043 <__TEXT_REGION_LENGTH__+0x700043>
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    bce4:	28 96       	adiw	r28, 0x08	; 8
    bce6:	cd bf       	out	0x3d, r28	; 61
    bce8:	de bf       	out	0x3e, r29	; 62
    bcea:	df 91       	pop	r29
    bcec:	cf 91       	pop	r28
    bcee:	08 95       	ret

0000bcf0 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    bcf0:	cf 93       	push	r28
    bcf2:	df 93       	push	r29
    bcf4:	1f 92       	push	r1
    bcf6:	cd b7       	in	r28, 0x3d	; 61
    bcf8:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    bcfa:	9f b7       	in	r25, 0x3f	; 63
    bcfc:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    bcfe:	f8 94       	cli
	return flags;
    bd00:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    bd02:	e8 2f       	mov	r30, r24
    bd04:	f0 e0       	ldi	r31, 0x00	; 0
    bd06:	e0 59       	subi	r30, 0x90	; 144
    bd08:	ff 4f       	sbci	r31, 0xFF	; 255
    bd0a:	60 95       	com	r22
    bd0c:	80 81       	ld	r24, Z
    bd0e:	68 23       	and	r22, r24
    bd10:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    bd12:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    bd14:	0f 90       	pop	r0
    bd16:	df 91       	pop	r29
    bd18:	cf 91       	pop	r28
    bd1a:	08 95       	ret

0000bd1c <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    bd1c:	cf 93       	push	r28
    bd1e:	df 93       	push	r29
    bd20:	1f 92       	push	r1
    bd22:	cd b7       	in	r28, 0x3d	; 61
    bd24:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    bd26:	9f b7       	in	r25, 0x3f	; 63
    bd28:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    bd2a:	f8 94       	cli
	return flags;
    bd2c:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    bd2e:	e8 2f       	mov	r30, r24
    bd30:	f0 e0       	ldi	r31, 0x00	; 0
    bd32:	e0 59       	subi	r30, 0x90	; 144
    bd34:	ff 4f       	sbci	r31, 0xFF	; 255
    bd36:	80 81       	ld	r24, Z
    bd38:	68 2b       	or	r22, r24
    bd3a:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    bd3c:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    bd3e:	0f 90       	pop	r0
    bd40:	df 91       	pop	r29
    bd42:	cf 91       	pop	r28
    bd44:	08 95       	ret

0000bd46 <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
    bd46:	cf 93       	push	r28
    bd48:	df 93       	push	r29
    bd4a:	1f 92       	push	r1
    bd4c:	1f 92       	push	r1
    bd4e:	cd b7       	in	r28, 0x3d	; 61
    bd50:	de b7       	in	r29, 0x3e	; 62

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    bd52:	86 30       	cpi	r24, 0x06	; 6
    bd54:	11 f0       	breq	.+4      	; 0xbd5a <sysclk_enable_usb+0x14>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    bd56:	60 e0       	ldi	r22, 0x00	; 0
    bd58:	01 c0       	rjmp	.+2      	; 0xbd5c <sysclk_enable_usb+0x16>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    bd5a:	68 e1       	ldi	r22, 0x18	; 24
    bd5c:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    bd60:	81 fd       	sbrc	r24, 1
    bd62:	2a c0       	rjmp	.+84     	; 0xbdb8 <sysclk_enable_usb+0x72>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    bd64:	8f b7       	in	r24, 0x3f	; 63
    bd66:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    bd68:	f8 94       	cli
	return flags;
    bd6a:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    bd6c:	e0 e5       	ldi	r30, 0x50	; 80
    bd6e:	f0 e0       	ldi	r31, 0x00	; 0
    bd70:	80 81       	ld	r24, Z
    bd72:	82 60       	ori	r24, 0x02	; 2
    bd74:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    bd76:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    bd78:	81 81       	ldd	r24, Z+1	; 0x01
    bd7a:	81 ff       	sbrs	r24, 1
    bd7c:	fd cf       	rjmp	.-6      	; 0xbd78 <sysclk_enable_usb+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    bd7e:	8f b7       	in	r24, 0x3f	; 63
    bd80:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    bd82:	f8 94       	cli
	return flags;
    bd84:	9a 81       	ldd	r25, Y+2	; 0x02
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    bd86:	a0 e5       	ldi	r26, 0x50	; 80
    bd88:	b0 e0       	ldi	r27, 0x00	; 0
    bd8a:	16 96       	adiw	r26, 0x06	; 6
    bd8c:	8c 91       	ld	r24, X
    bd8e:	16 97       	sbiw	r26, 0x06	; 6
    bd90:	89 7f       	andi	r24, 0xF9	; 249
    bd92:	16 96       	adiw	r26, 0x06	; 6
    bd94:	8c 93       	st	X, r24
    bd96:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    bd98:	e0 e6       	ldi	r30, 0x60	; 96
    bd9a:	f0 e0       	ldi	r31, 0x00	; 0
    bd9c:	80 e8       	ldi	r24, 0x80	; 128
    bd9e:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    bda0:	8b eb       	ldi	r24, 0xBB	; 187
    bda2:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    bda4:	16 96       	adiw	r26, 0x06	; 6
    bda6:	8c 91       	ld	r24, X
    bda8:	16 97       	sbiw	r26, 0x06	; 6
    bdaa:	84 60       	ori	r24, 0x04	; 4
    bdac:	16 96       	adiw	r26, 0x06	; 6
    bdae:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    bdb0:	80 81       	ld	r24, Z
    bdb2:	81 60       	ori	r24, 0x01	; 1
    bdb4:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    bdb6:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    bdb8:	63 60       	ori	r22, 0x03	; 3
    bdba:	84 e4       	ldi	r24, 0x44	; 68
    bdbc:	90 e0       	ldi	r25, 0x00	; 0
    bdbe:	0e 94 f9 66 	call	0xcdf2	; 0xcdf2 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    bdc2:	60 e4       	ldi	r22, 0x40	; 64
    bdc4:	80 e0       	ldi	r24, 0x00	; 0
    bdc6:	94 df       	rcall	.-216    	; 0xbcf0 <sysclk_enable_module>
}
    bdc8:	0f 90       	pop	r0
    bdca:	0f 90       	pop	r0
    bdcc:	df 91       	pop	r29
    bdce:	cf 91       	pop	r28
    bdd0:	08 95       	ret

0000bdd2 <udi_cdc_comm_disable>:
    bdd2:	80 91 48 28 	lds	r24, 0x2848	; 0x802848 <udi_cdc_nb_comm_enabled>
    bdd6:	81 50       	subi	r24, 0x01	; 1
    bdd8:	80 93 48 28 	sts	0x2848, r24	; 0x802848 <udi_cdc_nb_comm_enabled>
    bddc:	08 95       	ret

0000bdde <udi_cdc_data_setup>:
    bdde:	80 e0       	ldi	r24, 0x00	; 0
    bde0:	08 95       	ret

0000bde2 <udi_cdc_getsetting>:
    bde2:	80 e0       	ldi	r24, 0x00	; 0
    bde4:	08 95       	ret

0000bde6 <udi_cdc_line_coding_received>:
    bde6:	66 e5       	ldi	r22, 0x56	; 86
    bde8:	78 e2       	ldi	r23, 0x28	; 40
    bdea:	80 e0       	ldi	r24, 0x00	; 0
    bdec:	96 c8       	rjmp	.-3796   	; 0xaf1a <usb_callback_config>
    bdee:	08 95       	ret

0000bdf0 <udi_cdc_comm_enable>:
    bdf0:	10 92 48 28 	sts	0x2848, r1	; 0x802848 <udi_cdc_nb_comm_enabled>
    bdf4:	10 92 54 28 	sts	0x2854, r1	; 0x802854 <udi_cdc_state>
    bdf8:	10 92 55 28 	sts	0x2855, r1	; 0x802855 <udi_cdc_state+0x1>
    bdfc:	ea e4       	ldi	r30, 0x4A	; 74
    bdfe:	f8 e2       	ldi	r31, 0x28	; 40
    be00:	81 ea       	ldi	r24, 0xA1	; 161
    be02:	80 83       	st	Z, r24
    be04:	80 e2       	ldi	r24, 0x20	; 32
    be06:	81 83       	std	Z+1, r24	; 0x01
    be08:	12 82       	std	Z+2, r1	; 0x02
    be0a:	13 82       	std	Z+3, r1	; 0x03
    be0c:	14 82       	std	Z+4, r1	; 0x04
    be0e:	15 82       	std	Z+5, r1	; 0x05
    be10:	82 e0       	ldi	r24, 0x02	; 2
    be12:	90 e0       	ldi	r25, 0x00	; 0
    be14:	86 83       	std	Z+6, r24	; 0x06
    be16:	97 83       	std	Z+7, r25	; 0x07
    be18:	10 86       	std	Z+8, r1	; 0x08
    be1a:	11 86       	std	Z+9, r1	; 0x09
    be1c:	e6 e5       	ldi	r30, 0x56	; 86
    be1e:	f8 e2       	ldi	r31, 0x28	; 40
    be20:	80 e0       	ldi	r24, 0x00	; 0
    be22:	92 ec       	ldi	r25, 0xC2	; 194
    be24:	a1 e0       	ldi	r26, 0x01	; 1
    be26:	b0 e0       	ldi	r27, 0x00	; 0
    be28:	80 83       	st	Z, r24
    be2a:	91 83       	std	Z+1, r25	; 0x01
    be2c:	a2 83       	std	Z+2, r26	; 0x02
    be2e:	b3 83       	std	Z+3, r27	; 0x03
    be30:	14 82       	std	Z+4, r1	; 0x04
    be32:	15 82       	std	Z+5, r1	; 0x05
    be34:	88 e0       	ldi	r24, 0x08	; 8
    be36:	86 83       	std	Z+6, r24	; 0x06
    be38:	bf 01       	movw	r22, r30
    be3a:	80 e0       	ldi	r24, 0x00	; 0
    be3c:	6e d8       	rcall	.-3876   	; 0xaf1a <usb_callback_config>
    be3e:	66 d8       	rcall	.-3892   	; 0xaf0c <usb_callback_cdc_enable>
    be40:	88 23       	and	r24, r24
    be42:	29 f0       	breq	.+10     	; 0xbe4e <udi_cdc_comm_enable+0x5e>
    be44:	90 91 48 28 	lds	r25, 0x2848	; 0x802848 <udi_cdc_nb_comm_enabled>
    be48:	9f 5f       	subi	r25, 0xFF	; 255
    be4a:	90 93 48 28 	sts	0x2848, r25	; 0x802848 <udi_cdc_nb_comm_enabled>
    be4e:	08 95       	ret

0000be50 <udi_cdc_tx_send>:
    be50:	ff 92       	push	r15
    be52:	0f 93       	push	r16
    be54:	1f 93       	push	r17
    be56:	cf 93       	push	r28
    be58:	df 93       	push	r29
    be5a:	1f 92       	push	r1
    be5c:	cd b7       	in	r28, 0x3d	; 61
    be5e:	de b7       	in	r29, 0x3e	; 62
    be60:	80 91 35 27 	lds	r24, 0x2735	; 0x802735 <udi_cdc_tx_trans_ongoing>
    be64:	81 11       	cpse	r24, r1
    be66:	9f c0       	rjmp	.+318    	; 0xbfa6 <udi_cdc_tx_send+0x156>
    be68:	0e 94 56 47 	call	0x8eac	; 0x8eac <udd_is_high_speed>
    be6c:	88 23       	and	r24, r24
    be6e:	51 f0       	breq	.+20     	; 0xbe84 <udi_cdc_tx_send+0x34>
    be70:	00 91 36 27 	lds	r16, 0x2736	; 0x802736 <udi_cdc_tx_sof_num>
    be74:	10 91 37 27 	lds	r17, 0x2737	; 0x802737 <udi_cdc_tx_sof_num+0x1>
    be78:	0e 94 63 47 	call	0x8ec6	; 0x8ec6 <udd_get_micro_frame_number>
    be7c:	08 17       	cp	r16, r24
    be7e:	19 07       	cpc	r17, r25
    be80:	59 f4       	brne	.+22     	; 0xbe98 <udi_cdc_tx_send+0x48>
    be82:	91 c0       	rjmp	.+290    	; 0xbfa6 <udi_cdc_tx_send+0x156>
    be84:	00 91 36 27 	lds	r16, 0x2736	; 0x802736 <udi_cdc_tx_sof_num>
    be88:	10 91 37 27 	lds	r17, 0x2737	; 0x802737 <udi_cdc_tx_sof_num+0x1>
    be8c:	0e 94 5e 47 	call	0x8ebc	; 0x8ebc <udd_get_frame_number>
    be90:	08 17       	cp	r16, r24
    be92:	19 07       	cpc	r17, r25
    be94:	09 f4       	brne	.+2      	; 0xbe98 <udi_cdc_tx_send+0x48>
    be96:	87 c0       	rjmp	.+270    	; 0xbfa6 <udi_cdc_tx_send+0x156>
    be98:	8f b7       	in	r24, 0x3f	; 63
    be9a:	89 83       	std	Y+1, r24	; 0x01
    be9c:	f8 94       	cli
    be9e:	19 81       	ldd	r17, Y+1	; 0x01
    bea0:	00 91 38 27 	lds	r16, 0x2738	; 0x802738 <udi_cdc_tx_buf_sel>
    bea4:	e0 2f       	mov	r30, r16
    bea6:	f0 e0       	ldi	r31, 0x00	; 0
    bea8:	ee 0f       	add	r30, r30
    beaa:	ff 1f       	adc	r31, r31
    beac:	e7 5c       	subi	r30, 0xC7	; 199
    beae:	f8 4d       	sbci	r31, 0xD8	; 216
    beb0:	80 81       	ld	r24, Z
    beb2:	91 81       	ldd	r25, Z+1	; 0x01
    beb4:	89 2b       	or	r24, r25
    beb6:	09 f5       	brne	.+66     	; 0xbefa <udi_cdc_tx_send+0xaa>
    beb8:	80 91 32 27 	lds	r24, 0x2732	; 0x802732 <sof_zlp_counter.5059>
    bebc:	90 91 33 27 	lds	r25, 0x2733	; 0x802733 <sof_zlp_counter.5059+0x1>
    bec0:	01 96       	adiw	r24, 0x01	; 1
    bec2:	80 93 32 27 	sts	0x2732, r24	; 0x802732 <sof_zlp_counter.5059>
    bec6:	90 93 33 27 	sts	0x2733, r25	; 0x802733 <sof_zlp_counter.5059+0x1>
    beca:	0e 94 56 47 	call	0x8eac	; 0x8eac <udd_is_high_speed>
    bece:	81 11       	cpse	r24, r1
    bed0:	07 c0       	rjmp	.+14     	; 0xbee0 <udi_cdc_tx_send+0x90>
    bed2:	80 91 32 27 	lds	r24, 0x2732	; 0x802732 <sof_zlp_counter.5059>
    bed6:	90 91 33 27 	lds	r25, 0x2733	; 0x802733 <sof_zlp_counter.5059+0x1>
    beda:	84 36       	cpi	r24, 0x64	; 100
    bedc:	91 05       	cpc	r25, r1
    bede:	58 f0       	brcs	.+22     	; 0xbef6 <udi_cdc_tx_send+0xa6>
    bee0:	0e 94 56 47 	call	0x8eac	; 0x8eac <udd_is_high_speed>
    bee4:	88 23       	and	r24, r24
    bee6:	49 f0       	breq	.+18     	; 0xbefa <udi_cdc_tx_send+0xaa>
    bee8:	80 91 32 27 	lds	r24, 0x2732	; 0x802732 <sof_zlp_counter.5059>
    beec:	90 91 33 27 	lds	r25, 0x2733	; 0x802733 <sof_zlp_counter.5059+0x1>
    bef0:	80 32       	cpi	r24, 0x20	; 32
    bef2:	93 40       	sbci	r25, 0x03	; 3
    bef4:	10 f4       	brcc	.+4      	; 0xbefa <udi_cdc_tx_send+0xaa>
    bef6:	1f bf       	out	0x3f, r17	; 63
    bef8:	56 c0       	rjmp	.+172    	; 0xbfa6 <udi_cdc_tx_send+0x156>
    befa:	10 92 32 27 	sts	0x2732, r1	; 0x802732 <sof_zlp_counter.5059>
    befe:	10 92 33 27 	sts	0x2733, r1	; 0x802733 <sof_zlp_counter.5059+0x1>
    bf02:	80 91 34 27 	lds	r24, 0x2734	; 0x802734 <udi_cdc_tx_both_buf_to_send>
    bf06:	81 11       	cpse	r24, r1
    bf08:	06 c0       	rjmp	.+12     	; 0xbf16 <udi_cdc_tx_send+0xc6>
    bf0a:	81 e0       	ldi	r24, 0x01	; 1
    bf0c:	01 11       	cpse	r16, r1
    bf0e:	80 e0       	ldi	r24, 0x00	; 0
    bf10:	80 93 38 27 	sts	0x2738, r24	; 0x802738 <udi_cdc_tx_buf_sel>
    bf14:	04 c0       	rjmp	.+8      	; 0xbf1e <udi_cdc_tx_send+0xce>
    bf16:	81 e0       	ldi	r24, 0x01	; 1
    bf18:	01 11       	cpse	r16, r1
    bf1a:	80 e0       	ldi	r24, 0x00	; 0
    bf1c:	08 2f       	mov	r16, r24
    bf1e:	81 e0       	ldi	r24, 0x01	; 1
    bf20:	80 93 35 27 	sts	0x2735, r24	; 0x802735 <udi_cdc_tx_trans_ongoing>
    bf24:	1f bf       	out	0x3f, r17	; 63
    bf26:	10 e0       	ldi	r17, 0x00	; 0
    bf28:	f8 01       	movw	r30, r16
    bf2a:	ee 0f       	add	r30, r30
    bf2c:	ff 1f       	adc	r31, r31
    bf2e:	e7 5c       	subi	r30, 0xC7	; 199
    bf30:	f8 4d       	sbci	r31, 0xD8	; 216
    bf32:	80 81       	ld	r24, Z
    bf34:	91 81       	ldd	r25, Z+1	; 0x01
    bf36:	ff 24       	eor	r15, r15
    bf38:	f3 94       	inc	r15
    bf3a:	80 34       	cpi	r24, 0x40	; 64
    bf3c:	91 05       	cpc	r25, r1
    bf3e:	09 f4       	brne	.+2      	; 0xbf42 <udi_cdc_tx_send+0xf2>
    bf40:	f1 2c       	mov	r15, r1
    bf42:	80 34       	cpi	r24, 0x40	; 64
    bf44:	91 05       	cpc	r25, r1
    bf46:	91 f0       	breq	.+36     	; 0xbf6c <udi_cdc_tx_send+0x11c>
    bf48:	0e 94 56 47 	call	0x8eac	; 0x8eac <udd_is_high_speed>
    bf4c:	88 23       	and	r24, r24
    bf4e:	39 f0       	breq	.+14     	; 0xbf5e <udi_cdc_tx_send+0x10e>
    bf50:	0e 94 63 47 	call	0x8ec6	; 0x8ec6 <udd_get_micro_frame_number>
    bf54:	80 93 36 27 	sts	0x2736, r24	; 0x802736 <udi_cdc_tx_sof_num>
    bf58:	90 93 37 27 	sts	0x2737, r25	; 0x802737 <udi_cdc_tx_sof_num+0x1>
    bf5c:	0b c0       	rjmp	.+22     	; 0xbf74 <udi_cdc_tx_send+0x124>
    bf5e:	0e 94 5e 47 	call	0x8ebc	; 0x8ebc <udd_get_frame_number>
    bf62:	80 93 36 27 	sts	0x2736, r24	; 0x802736 <udi_cdc_tx_sof_num>
    bf66:	90 93 37 27 	sts	0x2737, r25	; 0x802737 <udi_cdc_tx_sof_num+0x1>
    bf6a:	04 c0       	rjmp	.+8      	; 0xbf74 <udi_cdc_tx_send+0x124>
    bf6c:	10 92 36 27 	sts	0x2736, r1	; 0x802736 <udi_cdc_tx_sof_num>
    bf70:	10 92 37 27 	sts	0x2737, r1	; 0x802737 <udi_cdc_tx_sof_num+0x1>
    bf74:	f8 01       	movw	r30, r16
    bf76:	ee 0f       	add	r30, r30
    bf78:	ff 1f       	adc	r31, r31
    bf7a:	e7 5c       	subi	r30, 0xC7	; 199
    bf7c:	f8 4d       	sbci	r31, 0xD8	; 216
    bf7e:	20 81       	ld	r18, Z
    bf80:	31 81       	ldd	r19, Z+1	; 0x01
    bf82:	a8 01       	movw	r20, r16
    bf84:	00 24       	eor	r0, r0
    bf86:	56 95       	lsr	r21
    bf88:	47 95       	ror	r20
    bf8a:	07 94       	ror	r0
    bf8c:	56 95       	lsr	r21
    bf8e:	47 95       	ror	r20
    bf90:	07 94       	ror	r0
    bf92:	54 2f       	mov	r21, r20
    bf94:	40 2d       	mov	r20, r0
    bf96:	42 5c       	subi	r20, 0xC2	; 194
    bf98:	58 4d       	sbci	r21, 0xD8	; 216
    bf9a:	0d ed       	ldi	r16, 0xDD	; 221
    bf9c:	1f e5       	ldi	r17, 0x5F	; 95
    bf9e:	6f 2d       	mov	r22, r15
    bfa0:	81 e8       	ldi	r24, 0x81	; 129
    bfa2:	0e 94 47 48 	call	0x908e	; 0x908e <udd_ep_run>
    bfa6:	0f 90       	pop	r0
    bfa8:	df 91       	pop	r29
    bfaa:	cf 91       	pop	r28
    bfac:	1f 91       	pop	r17
    bfae:	0f 91       	pop	r16
    bfb0:	ff 90       	pop	r15
    bfb2:	08 95       	ret

0000bfb4 <udi_cdc_data_sof_notify>:
    bfb4:	80 e0       	ldi	r24, 0x00	; 0
    bfb6:	4c cf       	rjmp	.-360    	; 0xbe50 <udi_cdc_tx_send>
    bfb8:	08 95       	ret

0000bfba <udi_cdc_data_sent>:
    bfba:	81 11       	cpse	r24, r1
    bfbc:	1a c0       	rjmp	.+52     	; 0xbff2 <udi_cdc_data_sent+0x38>
    bfbe:	20 91 38 27 	lds	r18, 0x2738	; 0x802738 <udi_cdc_tx_buf_sel>
    bfc2:	81 e0       	ldi	r24, 0x01	; 1
    bfc4:	90 e0       	ldi	r25, 0x00	; 0
    bfc6:	22 23       	and	r18, r18
    bfc8:	11 f0       	breq	.+4      	; 0xbfce <udi_cdc_data_sent+0x14>
    bfca:	80 e0       	ldi	r24, 0x00	; 0
    bfcc:	90 e0       	ldi	r25, 0x00	; 0
    bfce:	88 0f       	add	r24, r24
    bfd0:	99 1f       	adc	r25, r25
    bfd2:	fc 01       	movw	r30, r24
    bfd4:	e7 5c       	subi	r30, 0xC7	; 199
    bfd6:	f8 4d       	sbci	r31, 0xD8	; 216
    bfd8:	10 82       	st	Z, r1
    bfda:	11 82       	std	Z+1, r1	; 0x01
    bfdc:	10 92 34 27 	sts	0x2734, r1	; 0x802734 <udi_cdc_tx_both_buf_to_send>
    bfe0:	10 92 35 27 	sts	0x2735, r1	; 0x802735 <udi_cdc_tx_trans_ongoing>
    bfe4:	67 2b       	or	r22, r23
    bfe6:	19 f0       	breq	.+6      	; 0xbfee <udi_cdc_data_sent+0x34>
    bfe8:	80 e0       	ldi	r24, 0x00	; 0
    bfea:	0e 94 94 57 	call	0xaf28	; 0xaf28 <usb_callback_tx_empty_notify>
    bfee:	80 e0       	ldi	r24, 0x00	; 0
    bff0:	2f cf       	rjmp	.-418    	; 0xbe50 <udi_cdc_tx_send>
    bff2:	08 95       	ret

0000bff4 <udi_cdc_data_disable>:
    bff4:	80 91 47 28 	lds	r24, 0x2847	; 0x802847 <udi_cdc_nb_data_enabled>
    bff8:	81 50       	subi	r24, 0x01	; 1
    bffa:	80 93 47 28 	sts	0x2847, r24	; 0x802847 <udi_cdc_nb_data_enabled>
    bffe:	80 91 47 28 	lds	r24, 0x2847	; 0x802847 <udi_cdc_nb_data_enabled>
    c002:	0e 94 8a 57 	call	0xaf14	; 0xaf14 <usb_callback_cdc_disable>
    c006:	10 92 46 28 	sts	0x2846, r1	; 0x802846 <udi_cdc_data_running>
    c00a:	08 95       	ret

0000c00c <udi_cdc_comm_setup>:
    c00c:	cf 93       	push	r28
    c00e:	df 93       	push	r29
    c010:	80 91 79 28 	lds	r24, 0x2879	; 0x802879 <udd_g_ctrlreq>
    c014:	88 23       	and	r24, r24
    c016:	e4 f4       	brge	.+56     	; 0xc050 <udi_cdc_comm_setup+0x44>
    c018:	80 76       	andi	r24, 0x60	; 96
    c01a:	80 32       	cpi	r24, 0x20	; 32
    c01c:	09 f0       	breq	.+2      	; 0xc020 <udi_cdc_comm_setup+0x14>
    c01e:	49 c0       	rjmp	.+146    	; 0xc0b2 <udi_cdc_comm_setup+0xa6>
    c020:	80 91 7a 28 	lds	r24, 0x287A	; 0x80287a <udd_g_ctrlreq+0x1>
    c024:	81 32       	cpi	r24, 0x21	; 33
    c026:	09 f0       	breq	.+2      	; 0xc02a <udi_cdc_comm_setup+0x1e>
    c028:	46 c0       	rjmp	.+140    	; 0xc0b6 <udi_cdc_comm_setup+0xaa>
    c02a:	80 91 7f 28 	lds	r24, 0x287F	; 0x80287f <udd_g_ctrlreq+0x6>
    c02e:	90 91 80 28 	lds	r25, 0x2880	; 0x802880 <udd_g_ctrlreq+0x7>
    c032:	07 97       	sbiw	r24, 0x07	; 7
    c034:	09 f0       	breq	.+2      	; 0xc038 <udi_cdc_comm_setup+0x2c>
    c036:	41 c0       	rjmp	.+130    	; 0xc0ba <udi_cdc_comm_setup+0xae>
    c038:	e9 e7       	ldi	r30, 0x79	; 121
    c03a:	f8 e2       	ldi	r31, 0x28	; 40
    c03c:	86 e5       	ldi	r24, 0x56	; 86
    c03e:	98 e2       	ldi	r25, 0x28	; 40
    c040:	80 87       	std	Z+8, r24	; 0x08
    c042:	91 87       	std	Z+9, r25	; 0x09
    c044:	87 e0       	ldi	r24, 0x07	; 7
    c046:	90 e0       	ldi	r25, 0x00	; 0
    c048:	82 87       	std	Z+10, r24	; 0x0a
    c04a:	93 87       	std	Z+11, r25	; 0x0b
    c04c:	81 e0       	ldi	r24, 0x01	; 1
    c04e:	3c c0       	rjmp	.+120    	; 0xc0c8 <udi_cdc_comm_setup+0xbc>
    c050:	80 76       	andi	r24, 0x60	; 96
    c052:	80 32       	cpi	r24, 0x20	; 32
    c054:	a1 f5       	brne	.+104    	; 0xc0be <udi_cdc_comm_setup+0xb2>
    c056:	80 91 7a 28 	lds	r24, 0x287A	; 0x80287a <udd_g_ctrlreq+0x1>
    c05a:	80 32       	cpi	r24, 0x20	; 32
    c05c:	19 f0       	breq	.+6      	; 0xc064 <udi_cdc_comm_setup+0x58>
    c05e:	82 32       	cpi	r24, 0x22	; 34
    c060:	b9 f0       	breq	.+46     	; 0xc090 <udi_cdc_comm_setup+0x84>
    c062:	2f c0       	rjmp	.+94     	; 0xc0c2 <udi_cdc_comm_setup+0xb6>
    c064:	80 91 7f 28 	lds	r24, 0x287F	; 0x80287f <udd_g_ctrlreq+0x6>
    c068:	90 91 80 28 	lds	r25, 0x2880	; 0x802880 <udd_g_ctrlreq+0x7>
    c06c:	07 97       	sbiw	r24, 0x07	; 7
    c06e:	59 f5       	brne	.+86     	; 0xc0c6 <udi_cdc_comm_setup+0xba>
    c070:	e9 e7       	ldi	r30, 0x79	; 121
    c072:	f8 e2       	ldi	r31, 0x28	; 40
    c074:	83 ef       	ldi	r24, 0xF3	; 243
    c076:	9e e5       	ldi	r25, 0x5E	; 94
    c078:	84 87       	std	Z+12, r24	; 0x0c
    c07a:	95 87       	std	Z+13, r25	; 0x0d
    c07c:	86 e5       	ldi	r24, 0x56	; 86
    c07e:	98 e2       	ldi	r25, 0x28	; 40
    c080:	80 87       	std	Z+8, r24	; 0x08
    c082:	91 87       	std	Z+9, r25	; 0x09
    c084:	87 e0       	ldi	r24, 0x07	; 7
    c086:	90 e0       	ldi	r25, 0x00	; 0
    c088:	82 87       	std	Z+10, r24	; 0x0a
    c08a:	93 87       	std	Z+11, r25	; 0x0b
    c08c:	81 e0       	ldi	r24, 0x01	; 1
    c08e:	1c c0       	rjmp	.+56     	; 0xc0c8 <udi_cdc_comm_setup+0xbc>
    c090:	c9 e7       	ldi	r28, 0x79	; 121
    c092:	d8 e2       	ldi	r29, 0x28	; 40
    c094:	6a 81       	ldd	r22, Y+2	; 0x02
    c096:	61 70       	andi	r22, 0x01	; 1
    c098:	80 e0       	ldi	r24, 0x00	; 0
    c09a:	0e 94 8e 57 	call	0xaf1c	; 0xaf1c <usb_callback_cdc_set_dtr>
    c09e:	6a 81       	ldd	r22, Y+2	; 0x02
    c0a0:	7b 81       	ldd	r23, Y+3	; 0x03
    c0a2:	76 95       	lsr	r23
    c0a4:	67 95       	ror	r22
    c0a6:	61 70       	andi	r22, 0x01	; 1
    c0a8:	80 e0       	ldi	r24, 0x00	; 0
    c0aa:	0e 94 8f 57 	call	0xaf1e	; 0xaf1e <usb_callback_cdc_set_rts>
    c0ae:	81 e0       	ldi	r24, 0x01	; 1
    c0b0:	0b c0       	rjmp	.+22     	; 0xc0c8 <udi_cdc_comm_setup+0xbc>
    c0b2:	80 e0       	ldi	r24, 0x00	; 0
    c0b4:	09 c0       	rjmp	.+18     	; 0xc0c8 <udi_cdc_comm_setup+0xbc>
    c0b6:	80 e0       	ldi	r24, 0x00	; 0
    c0b8:	07 c0       	rjmp	.+14     	; 0xc0c8 <udi_cdc_comm_setup+0xbc>
    c0ba:	80 e0       	ldi	r24, 0x00	; 0
    c0bc:	05 c0       	rjmp	.+10     	; 0xc0c8 <udi_cdc_comm_setup+0xbc>
    c0be:	80 e0       	ldi	r24, 0x00	; 0
    c0c0:	03 c0       	rjmp	.+6      	; 0xc0c8 <udi_cdc_comm_setup+0xbc>
    c0c2:	80 e0       	ldi	r24, 0x00	; 0
    c0c4:	01 c0       	rjmp	.+2      	; 0xc0c8 <udi_cdc_comm_setup+0xbc>
    c0c6:	80 e0       	ldi	r24, 0x00	; 0
    c0c8:	df 91       	pop	r29
    c0ca:	cf 91       	pop	r28
    c0cc:	08 95       	ret

0000c0ce <udi_cdc_multi_get_nb_received_data>:
    c0ce:	cf 93       	push	r28
    c0d0:	df 93       	push	r29
    c0d2:	1f 92       	push	r1
    c0d4:	cd b7       	in	r28, 0x3d	; 61
    c0d6:	de b7       	in	r29, 0x3e	; 62
    c0d8:	8f b7       	in	r24, 0x3f	; 63
    c0da:	89 83       	std	Y+1, r24	; 0x01
    c0dc:	f8 94       	cli
    c0de:	49 81       	ldd	r20, Y+1	; 0x01
    c0e0:	20 91 bf 27 	lds	r18, 0x27BF	; 0x8027bf <udi_cdc_rx_pos>
    c0e4:	30 91 c0 27 	lds	r19, 0x27C0	; 0x8027c0 <udi_cdc_rx_pos+0x1>
    c0e8:	e0 91 c1 27 	lds	r30, 0x27C1	; 0x8027c1 <udi_cdc_rx_buf_sel>
    c0ec:	f0 e0       	ldi	r31, 0x00	; 0
    c0ee:	ee 0f       	add	r30, r30
    c0f0:	ff 1f       	adc	r31, r31
    c0f2:	ee 53       	subi	r30, 0x3E	; 62
    c0f4:	f8 4d       	sbci	r31, 0xD8	; 216
    c0f6:	80 81       	ld	r24, Z
    c0f8:	91 81       	ldd	r25, Z+1	; 0x01
    c0fa:	4f bf       	out	0x3f, r20	; 63
    c0fc:	82 1b       	sub	r24, r18
    c0fe:	93 0b       	sbc	r25, r19
    c100:	0f 90       	pop	r0
    c102:	df 91       	pop	r29
    c104:	cf 91       	pop	r28
    c106:	08 95       	ret

0000c108 <udi_cdc_get_nb_received_data>:
    c108:	80 e0       	ldi	r24, 0x00	; 0
    c10a:	e1 cf       	rjmp	.-62     	; 0xc0ce <udi_cdc_multi_get_nb_received_data>
    c10c:	08 95       	ret

0000c10e <udi_cdc_multi_is_rx_ready>:
    c10e:	df df       	rcall	.-66     	; 0xc0ce <udi_cdc_multi_get_nb_received_data>
    c110:	21 e0       	ldi	r18, 0x01	; 1
    c112:	89 2b       	or	r24, r25
    c114:	09 f4       	brne	.+2      	; 0xc118 <udi_cdc_multi_is_rx_ready+0xa>
    c116:	20 e0       	ldi	r18, 0x00	; 0
    c118:	82 2f       	mov	r24, r18
    c11a:	08 95       	ret

0000c11c <udi_cdc_rx_start>:
    c11c:	0f 93       	push	r16
    c11e:	1f 93       	push	r17
    c120:	cf 93       	push	r28
    c122:	df 93       	push	r29
    c124:	1f 92       	push	r1
    c126:	cd b7       	in	r28, 0x3d	; 61
    c128:	de b7       	in	r29, 0x3e	; 62
    c12a:	8f b7       	in	r24, 0x3f	; 63
    c12c:	89 83       	std	Y+1, r24	; 0x01
    c12e:	f8 94       	cli
    c130:	99 81       	ldd	r25, Y+1	; 0x01
    c132:	20 91 c1 27 	lds	r18, 0x27C1	; 0x8027c1 <udi_cdc_rx_buf_sel>
    c136:	80 91 be 27 	lds	r24, 0x27BE	; 0x8027be <udi_cdc_rx_trans_ongoing>
    c13a:	81 11       	cpse	r24, r1
    c13c:	10 c0       	rjmp	.+32     	; 0xc15e <udi_cdc_rx_start+0x42>
    c13e:	60 91 bf 27 	lds	r22, 0x27BF	; 0x8027bf <udi_cdc_rx_pos>
    c142:	70 91 c0 27 	lds	r23, 0x27C0	; 0x8027c0 <udi_cdc_rx_pos+0x1>
    c146:	02 2f       	mov	r16, r18
    c148:	10 e0       	ldi	r17, 0x00	; 0
    c14a:	f8 01       	movw	r30, r16
    c14c:	ee 0f       	add	r30, r30
    c14e:	ff 1f       	adc	r31, r31
    c150:	ee 53       	subi	r30, 0x3E	; 62
    c152:	f8 4d       	sbci	r31, 0xD8	; 216
    c154:	40 81       	ld	r20, Z
    c156:	51 81       	ldd	r21, Z+1	; 0x01
    c158:	64 17       	cp	r22, r20
    c15a:	75 07       	cpc	r23, r21
    c15c:	18 f4       	brcc	.+6      	; 0xc164 <udi_cdc_rx_start+0x48>
    c15e:	9f bf       	out	0x3f, r25	; 63
    c160:	80 e0       	ldi	r24, 0x00	; 0
    c162:	28 c0       	rjmp	.+80     	; 0xc1b4 <udi_cdc_rx_start+0x98>
    c164:	10 92 bf 27 	sts	0x27BF, r1	; 0x8027bf <udi_cdc_rx_pos>
    c168:	10 92 c0 27 	sts	0x27C0, r1	; 0x8027c0 <udi_cdc_rx_pos+0x1>
    c16c:	81 e0       	ldi	r24, 0x01	; 1
    c16e:	21 11       	cpse	r18, r1
    c170:	80 e0       	ldi	r24, 0x00	; 0
    c172:	80 93 c1 27 	sts	0x27C1, r24	; 0x8027c1 <udi_cdc_rx_buf_sel>
    c176:	81 e0       	ldi	r24, 0x01	; 1
    c178:	80 93 be 27 	sts	0x27BE, r24	; 0x8027be <udi_cdc_rx_trans_ongoing>
    c17c:	9f bf       	out	0x3f, r25	; 63
    c17e:	80 e0       	ldi	r24, 0x00	; 0
    c180:	c6 df       	rcall	.-116    	; 0xc10e <udi_cdc_multi_is_rx_ready>
    c182:	88 23       	and	r24, r24
    c184:	19 f0       	breq	.+6      	; 0xc18c <udi_cdc_rx_start+0x70>
    c186:	80 e0       	ldi	r24, 0x00	; 0
    c188:	0e 94 90 57 	call	0xaf20	; 0xaf20 <usb_callback_rx_notify>
    c18c:	a8 01       	movw	r20, r16
    c18e:	00 24       	eor	r0, r0
    c190:	56 95       	lsr	r21
    c192:	47 95       	ror	r20
    c194:	07 94       	ror	r0
    c196:	56 95       	lsr	r21
    c198:	47 95       	ror	r20
    c19a:	07 94       	ror	r0
    c19c:	54 2f       	mov	r21, r20
    c19e:	40 2d       	mov	r20, r0
    c1a0:	4a 53       	subi	r20, 0x3A	; 58
    c1a2:	58 4d       	sbci	r21, 0xD8	; 216
    c1a4:	02 e1       	ldi	r16, 0x12	; 18
    c1a6:	11 e6       	ldi	r17, 0x61	; 97
    c1a8:	20 e4       	ldi	r18, 0x40	; 64
    c1aa:	30 e0       	ldi	r19, 0x00	; 0
    c1ac:	61 e0       	ldi	r22, 0x01	; 1
    c1ae:	82 e0       	ldi	r24, 0x02	; 2
    c1b0:	0e 94 47 48 	call	0x908e	; 0x908e <udd_ep_run>
    c1b4:	0f 90       	pop	r0
    c1b6:	df 91       	pop	r29
    c1b8:	cf 91       	pop	r28
    c1ba:	1f 91       	pop	r17
    c1bc:	0f 91       	pop	r16
    c1be:	08 95       	ret

0000c1c0 <udi_cdc_data_enable>:
    c1c0:	10 92 47 28 	sts	0x2847, r1	; 0x802847 <udi_cdc_nb_data_enabled>
    c1c4:	10 92 35 27 	sts	0x2735, r1	; 0x802735 <udi_cdc_tx_trans_ongoing>
    c1c8:	10 92 34 27 	sts	0x2734, r1	; 0x802734 <udi_cdc_tx_both_buf_to_send>
    c1cc:	10 92 38 27 	sts	0x2738, r1	; 0x802738 <udi_cdc_tx_buf_sel>
    c1d0:	e9 e3       	ldi	r30, 0x39	; 57
    c1d2:	f7 e2       	ldi	r31, 0x27	; 39
    c1d4:	10 82       	st	Z, r1
    c1d6:	11 82       	std	Z+1, r1	; 0x01
    c1d8:	12 82       	std	Z+2, r1	; 0x02
    c1da:	13 82       	std	Z+3, r1	; 0x03
    c1dc:	10 92 36 27 	sts	0x2736, r1	; 0x802736 <udi_cdc_tx_sof_num>
    c1e0:	10 92 37 27 	sts	0x2737, r1	; 0x802737 <udi_cdc_tx_sof_num+0x1>
    c1e4:	80 e0       	ldi	r24, 0x00	; 0
    c1e6:	34 de       	rcall	.-920    	; 0xbe50 <udi_cdc_tx_send>
    c1e8:	10 92 be 27 	sts	0x27BE, r1	; 0x8027be <udi_cdc_rx_trans_ongoing>
    c1ec:	10 92 c1 27 	sts	0x27C1, r1	; 0x8027c1 <udi_cdc_rx_buf_sel>
    c1f0:	e2 ec       	ldi	r30, 0xC2	; 194
    c1f2:	f7 e2       	ldi	r31, 0x27	; 39
    c1f4:	10 82       	st	Z, r1
    c1f6:	11 82       	std	Z+1, r1	; 0x01
    c1f8:	12 82       	std	Z+2, r1	; 0x02
    c1fa:	13 82       	std	Z+3, r1	; 0x03
    c1fc:	10 92 bf 27 	sts	0x27BF, r1	; 0x8027bf <udi_cdc_rx_pos>
    c200:	10 92 c0 27 	sts	0x27C0, r1	; 0x8027c0 <udi_cdc_rx_pos+0x1>
    c204:	80 e0       	ldi	r24, 0x00	; 0
    c206:	8a df       	rcall	.-236    	; 0xc11c <udi_cdc_rx_start>
    c208:	88 23       	and	r24, r24
    c20a:	59 f0       	breq	.+22     	; 0xc222 <udi_cdc_data_enable+0x62>
    c20c:	90 91 47 28 	lds	r25, 0x2847	; 0x802847 <udi_cdc_nb_data_enabled>
    c210:	9f 5f       	subi	r25, 0xFF	; 255
    c212:	90 93 47 28 	sts	0x2847, r25	; 0x802847 <udi_cdc_nb_data_enabled>
    c216:	90 91 47 28 	lds	r25, 0x2847	; 0x802847 <udi_cdc_nb_data_enabled>
    c21a:	91 30       	cpi	r25, 0x01	; 1
    c21c:	11 f4       	brne	.+4      	; 0xc222 <udi_cdc_data_enable+0x62>
    c21e:	90 93 46 28 	sts	0x2846, r25	; 0x802846 <udi_cdc_data_running>
    c222:	08 95       	ret

0000c224 <udi_cdc_data_received>:
    c224:	0f 93       	push	r16
    c226:	1f 93       	push	r17
    c228:	81 11       	cpse	r24, r1
    c22a:	29 c0       	rjmp	.+82     	; 0xc27e <udi_cdc_data_received+0x5a>
    c22c:	80 91 c1 27 	lds	r24, 0x27C1	; 0x8027c1 <udi_cdc_rx_buf_sel>
    c230:	e1 e0       	ldi	r30, 0x01	; 1
    c232:	81 11       	cpse	r24, r1
    c234:	e0 e0       	ldi	r30, 0x00	; 0
    c236:	84 2f       	mov	r24, r20
    c238:	61 15       	cp	r22, r1
    c23a:	71 05       	cpc	r23, r1
    c23c:	a9 f4       	brne	.+42     	; 0xc268 <udi_cdc_data_received+0x44>
    c23e:	4e 2f       	mov	r20, r30
    c240:	50 e0       	ldi	r21, 0x00	; 0
    c242:	00 24       	eor	r0, r0
    c244:	56 95       	lsr	r21
    c246:	47 95       	ror	r20
    c248:	07 94       	ror	r0
    c24a:	56 95       	lsr	r21
    c24c:	47 95       	ror	r20
    c24e:	07 94       	ror	r0
    c250:	54 2f       	mov	r21, r20
    c252:	40 2d       	mov	r20, r0
    c254:	4a 53       	subi	r20, 0x3A	; 58
    c256:	58 4d       	sbci	r21, 0xD8	; 216
    c258:	02 e1       	ldi	r16, 0x12	; 18
    c25a:	11 e6       	ldi	r17, 0x61	; 97
    c25c:	20 e4       	ldi	r18, 0x40	; 64
    c25e:	30 e0       	ldi	r19, 0x00	; 0
    c260:	61 e0       	ldi	r22, 0x01	; 1
    c262:	0e 94 47 48 	call	0x908e	; 0x908e <udd_ep_run>
    c266:	0b c0       	rjmp	.+22     	; 0xc27e <udi_cdc_data_received+0x5a>
    c268:	f0 e0       	ldi	r31, 0x00	; 0
    c26a:	ee 0f       	add	r30, r30
    c26c:	ff 1f       	adc	r31, r31
    c26e:	ee 53       	subi	r30, 0x3E	; 62
    c270:	f8 4d       	sbci	r31, 0xD8	; 216
    c272:	60 83       	st	Z, r22
    c274:	71 83       	std	Z+1, r23	; 0x01
    c276:	10 92 be 27 	sts	0x27BE, r1	; 0x8027be <udi_cdc_rx_trans_ongoing>
    c27a:	80 e0       	ldi	r24, 0x00	; 0
    c27c:	4f df       	rcall	.-354    	; 0xc11c <udi_cdc_rx_start>
    c27e:	1f 91       	pop	r17
    c280:	0f 91       	pop	r16
    c282:	08 95       	ret

0000c284 <udi_cdc_multi_getc>:
    c284:	ef 92       	push	r14
    c286:	ff 92       	push	r15
    c288:	1f 93       	push	r17
    c28a:	cf 93       	push	r28
    c28c:	df 93       	push	r29
    c28e:	1f 92       	push	r1
    c290:	cd b7       	in	r28, 0x3d	; 61
    c292:	de b7       	in	r29, 0x3e	; 62
    c294:	11 e0       	ldi	r17, 0x01	; 1
    c296:	80 91 5c 28 	lds	r24, 0x285C	; 0x80285c <udi_cdc_line_coding+0x6>
    c29a:	89 30       	cpi	r24, 0x09	; 9
    c29c:	09 f0       	breq	.+2      	; 0xc2a0 <udi_cdc_multi_getc+0x1c>
    c29e:	10 e0       	ldi	r17, 0x00	; 0
    c2a0:	40 e0       	ldi	r20, 0x00	; 0
    c2a2:	50 e0       	ldi	r21, 0x00	; 0
    c2a4:	8f b7       	in	r24, 0x3f	; 63
    c2a6:	89 83       	std	Y+1, r24	; 0x01
    c2a8:	f8 94       	cli
    c2aa:	a9 81       	ldd	r26, Y+1	; 0x01
    c2ac:	20 91 bf 27 	lds	r18, 0x27BF	; 0x8027bf <udi_cdc_rx_pos>
    c2b0:	30 91 c0 27 	lds	r19, 0x27C0	; 0x8027c0 <udi_cdc_rx_pos+0x1>
    c2b4:	80 91 c1 27 	lds	r24, 0x27C1	; 0x8027c1 <udi_cdc_rx_buf_sel>
    c2b8:	90 e0       	ldi	r25, 0x00	; 0
    c2ba:	fc 01       	movw	r30, r24
    c2bc:	ee 0f       	add	r30, r30
    c2be:	ff 1f       	adc	r31, r31
    c2c0:	ee 53       	subi	r30, 0x3E	; 62
    c2c2:	f8 4d       	sbci	r31, 0xD8	; 216
    c2c4:	60 81       	ld	r22, Z
    c2c6:	71 81       	ldd	r23, Z+1	; 0x01
    c2c8:	af bf       	out	0x3f, r26	; 63
    c2ca:	26 17       	cp	r18, r22
    c2cc:	37 07       	cpc	r19, r23
    c2ce:	30 f0       	brcs	.+12     	; 0xc2dc <udi_cdc_multi_getc+0x58>
    c2d0:	80 91 46 28 	lds	r24, 0x2846	; 0x802846 <udi_cdc_data_running>
    c2d4:	81 11       	cpse	r24, r1
    c2d6:	e6 cf       	rjmp	.-52     	; 0xc2a4 <udi_cdc_multi_getc+0x20>
    c2d8:	90 e0       	ldi	r25, 0x00	; 0
    c2da:	21 c0       	rjmp	.+66     	; 0xc31e <udi_cdc_multi_getc+0x9a>
    c2dc:	fc 01       	movw	r30, r24
    c2de:	00 24       	eor	r0, r0
    c2e0:	f6 95       	lsr	r31
    c2e2:	e7 95       	ror	r30
    c2e4:	07 94       	ror	r0
    c2e6:	f6 95       	lsr	r31
    c2e8:	e7 95       	ror	r30
    c2ea:	07 94       	ror	r0
    c2ec:	fe 2f       	mov	r31, r30
    c2ee:	e0 2d       	mov	r30, r0
    c2f0:	ea 53       	subi	r30, 0x3A	; 58
    c2f2:	f8 4d       	sbci	r31, 0xD8	; 216
    c2f4:	e2 0f       	add	r30, r18
    c2f6:	f3 1f       	adc	r31, r19
    c2f8:	80 81       	ld	r24, Z
    c2fa:	7a 01       	movw	r14, r20
    c2fc:	e8 2a       	or	r14, r24
    c2fe:	2f 5f       	subi	r18, 0xFF	; 255
    c300:	3f 4f       	sbci	r19, 0xFF	; 255
    c302:	20 93 bf 27 	sts	0x27BF, r18	; 0x8027bf <udi_cdc_rx_pos>
    c306:	30 93 c0 27 	sts	0x27C0, r19	; 0x8027c0 <udi_cdc_rx_pos+0x1>
    c30a:	80 e0       	ldi	r24, 0x00	; 0
    c30c:	07 df       	rcall	.-498    	; 0xc11c <udi_cdc_rx_start>
    c30e:	11 23       	and	r17, r17
    c310:	21 f0       	breq	.+8      	; 0xc31a <udi_cdc_multi_getc+0x96>
    c312:	5e 2d       	mov	r21, r14
    c314:	44 27       	eor	r20, r20
    c316:	10 e0       	ldi	r17, 0x00	; 0
    c318:	c5 cf       	rjmp	.-118    	; 0xc2a4 <udi_cdc_multi_getc+0x20>
    c31a:	8e 2d       	mov	r24, r14
    c31c:	9f 2d       	mov	r25, r15
    c31e:	0f 90       	pop	r0
    c320:	df 91       	pop	r29
    c322:	cf 91       	pop	r28
    c324:	1f 91       	pop	r17
    c326:	ff 90       	pop	r15
    c328:	ef 90       	pop	r14
    c32a:	08 95       	ret

0000c32c <udi_cdc_getc>:
    c32c:	80 e0       	ldi	r24, 0x00	; 0
    c32e:	aa cf       	rjmp	.-172    	; 0xc284 <udi_cdc_multi_getc>
    c330:	08 95       	ret

0000c332 <udi_cdc_read_no_polling>:
    c332:	ef 92       	push	r14
    c334:	ff 92       	push	r15
    c336:	0f 93       	push	r16
    c338:	1f 93       	push	r17
    c33a:	cf 93       	push	r28
    c33c:	df 93       	push	r29
    c33e:	1f 92       	push	r1
    c340:	1f 92       	push	r1
    c342:	cd b7       	in	r28, 0x3d	; 61
    c344:	de b7       	in	r29, 0x3e	; 62
    c346:	dc 01       	movw	r26, r24
    c348:	90 91 46 28 	lds	r25, 0x2846	; 0x802846 <udi_cdc_data_running>
    c34c:	99 23       	and	r25, r25
    c34e:	09 f4       	brne	.+2      	; 0xc352 <udi_cdc_read_no_polling+0x20>
    c350:	44 c0       	rjmp	.+136    	; 0xc3da <udi_cdc_read_no_polling+0xa8>
    c352:	8f b7       	in	r24, 0x3f	; 63
    c354:	89 83       	std	Y+1, r24	; 0x01
    c356:	f8 94       	cli
    c358:	89 81       	ldd	r24, Y+1	; 0x01
    c35a:	40 91 bf 27 	lds	r20, 0x27BF	; 0x8027bf <udi_cdc_rx_pos>
    c35e:	50 91 c0 27 	lds	r21, 0x27C0	; 0x8027c0 <udi_cdc_rx_pos+0x1>
    c362:	20 91 c1 27 	lds	r18, 0x27C1	; 0x8027c1 <udi_cdc_rx_buf_sel>
    c366:	30 e0       	ldi	r19, 0x00	; 0
    c368:	f9 01       	movw	r30, r18
    c36a:	ee 0f       	add	r30, r30
    c36c:	ff 1f       	adc	r31, r31
    c36e:	ee 53       	subi	r30, 0x3E	; 62
    c370:	f8 4d       	sbci	r31, 0xD8	; 216
    c372:	e0 80       	ld	r14, Z
    c374:	f1 80       	ldd	r15, Z+1	; 0x01
    c376:	e4 1a       	sub	r14, r20
    c378:	f5 0a       	sbc	r15, r21
    c37a:	8f bf       	out	0x3f, r24	; 63
    c37c:	06 2f       	mov	r16, r22
    c37e:	17 2f       	mov	r17, r23
    c380:	e0 16       	cp	r14, r16
    c382:	f1 06       	cpc	r15, r17
    c384:	08 f4       	brcc	.+2      	; 0xc388 <udi_cdc_read_no_polling+0x56>
    c386:	87 01       	movw	r16, r14
    c388:	01 15       	cp	r16, r1
    c38a:	11 05       	cpc	r17, r1
    c38c:	49 f1       	breq	.+82     	; 0xc3e0 <udi_cdc_read_no_polling+0xae>
    c38e:	cd 01       	movw	r24, r26
    c390:	00 24       	eor	r0, r0
    c392:	36 95       	lsr	r19
    c394:	27 95       	ror	r18
    c396:	07 94       	ror	r0
    c398:	36 95       	lsr	r19
    c39a:	27 95       	ror	r18
    c39c:	07 94       	ror	r0
    c39e:	32 2f       	mov	r19, r18
    c3a0:	20 2d       	mov	r18, r0
    c3a2:	b9 01       	movw	r22, r18
    c3a4:	64 0f       	add	r22, r20
    c3a6:	75 1f       	adc	r23, r21
    c3a8:	6a 53       	subi	r22, 0x3A	; 58
    c3aa:	78 4d       	sbci	r23, 0xD8	; 216
    c3ac:	a8 01       	movw	r20, r16
    c3ae:	0e 94 cf 71 	call	0xe39e	; 0xe39e <memcpy>
    c3b2:	8f b7       	in	r24, 0x3f	; 63
    c3b4:	8a 83       	std	Y+2, r24	; 0x02
    c3b6:	f8 94       	cli
    c3b8:	8a 81       	ldd	r24, Y+2	; 0x02
    c3ba:	20 91 bf 27 	lds	r18, 0x27BF	; 0x8027bf <udi_cdc_rx_pos>
    c3be:	30 91 c0 27 	lds	r19, 0x27C0	; 0x8027c0 <udi_cdc_rx_pos+0x1>
    c3c2:	02 0f       	add	r16, r18
    c3c4:	13 1f       	adc	r17, r19
    c3c6:	00 93 bf 27 	sts	0x27BF, r16	; 0x8027bf <udi_cdc_rx_pos>
    c3ca:	10 93 c0 27 	sts	0x27C0, r17	; 0x8027c0 <udi_cdc_rx_pos+0x1>
    c3ce:	8f bf       	out	0x3f, r24	; 63
    c3d0:	80 e0       	ldi	r24, 0x00	; 0
    c3d2:	a4 de       	rcall	.-696    	; 0xc11c <udi_cdc_rx_start>
    c3d4:	8e 2d       	mov	r24, r14
    c3d6:	9f 2d       	mov	r25, r15
    c3d8:	05 c0       	rjmp	.+10     	; 0xc3e4 <udi_cdc_read_no_polling+0xb2>
    c3da:	80 e0       	ldi	r24, 0x00	; 0
    c3dc:	90 e0       	ldi	r25, 0x00	; 0
    c3de:	02 c0       	rjmp	.+4      	; 0xc3e4 <udi_cdc_read_no_polling+0xb2>
    c3e0:	8e 2d       	mov	r24, r14
    c3e2:	9f 2d       	mov	r25, r15
    c3e4:	0f 90       	pop	r0
    c3e6:	0f 90       	pop	r0
    c3e8:	df 91       	pop	r29
    c3ea:	cf 91       	pop	r28
    c3ec:	1f 91       	pop	r17
    c3ee:	0f 91       	pop	r16
    c3f0:	ff 90       	pop	r15
    c3f2:	ef 90       	pop	r14
    c3f4:	08 95       	ret

0000c3f6 <udi_cdc_multi_get_free_tx_buffer>:
    c3f6:	cf 93       	push	r28
    c3f8:	df 93       	push	r29
    c3fa:	1f 92       	push	r1
    c3fc:	cd b7       	in	r28, 0x3d	; 61
    c3fe:	de b7       	in	r29, 0x3e	; 62
    c400:	8f b7       	in	r24, 0x3f	; 63
    c402:	89 83       	std	Y+1, r24	; 0x01
    c404:	f8 94       	cli
    c406:	99 81       	ldd	r25, Y+1	; 0x01
    c408:	80 91 38 27 	lds	r24, 0x2738	; 0x802738 <udi_cdc_tx_buf_sel>
    c40c:	e8 2f       	mov	r30, r24
    c40e:	f0 e0       	ldi	r31, 0x00	; 0
    c410:	ee 0f       	add	r30, r30
    c412:	ff 1f       	adc	r31, r31
    c414:	e7 5c       	subi	r30, 0xC7	; 199
    c416:	f8 4d       	sbci	r31, 0xD8	; 216
    c418:	20 81       	ld	r18, Z
    c41a:	31 81       	ldd	r19, Z+1	; 0x01
    c41c:	20 34       	cpi	r18, 0x40	; 64
    c41e:	31 05       	cpc	r19, r1
    c420:	89 f4       	brne	.+34     	; 0xc444 <udi_cdc_multi_get_free_tx_buffer+0x4e>
    c422:	40 91 35 27 	lds	r20, 0x2735	; 0x802735 <udi_cdc_tx_trans_ongoing>
    c426:	41 11       	cpse	r20, r1
    c428:	0d c0       	rjmp	.+26     	; 0xc444 <udi_cdc_multi_get_free_tx_buffer+0x4e>
    c42a:	40 91 34 27 	lds	r20, 0x2734	; 0x802734 <udi_cdc_tx_both_buf_to_send>
    c42e:	41 11       	cpse	r20, r1
    c430:	09 c0       	rjmp	.+18     	; 0xc444 <udi_cdc_multi_get_free_tx_buffer+0x4e>
    c432:	21 e0       	ldi	r18, 0x01	; 1
    c434:	20 93 34 27 	sts	0x2734, r18	; 0x802734 <udi_cdc_tx_both_buf_to_send>
    c438:	81 11       	cpse	r24, r1
    c43a:	20 e0       	ldi	r18, 0x00	; 0
    c43c:	20 93 38 27 	sts	0x2738, r18	; 0x802738 <udi_cdc_tx_buf_sel>
    c440:	20 e0       	ldi	r18, 0x00	; 0
    c442:	30 e0       	ldi	r19, 0x00	; 0
    c444:	9f bf       	out	0x3f, r25	; 63
    c446:	80 e4       	ldi	r24, 0x40	; 64
    c448:	90 e0       	ldi	r25, 0x00	; 0
    c44a:	82 1b       	sub	r24, r18
    c44c:	93 0b       	sbc	r25, r19
    c44e:	0f 90       	pop	r0
    c450:	df 91       	pop	r29
    c452:	cf 91       	pop	r28
    c454:	08 95       	ret

0000c456 <udi_cdc_multi_is_tx_ready>:
    c456:	cf df       	rcall	.-98     	; 0xc3f6 <udi_cdc_multi_get_free_tx_buffer>
    c458:	21 e0       	ldi	r18, 0x01	; 1
    c45a:	89 2b       	or	r24, r25
    c45c:	09 f4       	brne	.+2      	; 0xc460 <udi_cdc_multi_is_tx_ready+0xa>
    c45e:	20 e0       	ldi	r18, 0x00	; 0
    c460:	82 2f       	mov	r24, r18
    c462:	08 95       	ret

0000c464 <udi_cdc_is_tx_ready>:
    c464:	80 e0       	ldi	r24, 0x00	; 0
    c466:	f7 cf       	rjmp	.-18     	; 0xc456 <udi_cdc_multi_is_tx_ready>
    c468:	08 95       	ret

0000c46a <udi_cdc_multi_putc>:
    c46a:	ff 92       	push	r15
    c46c:	0f 93       	push	r16
    c46e:	1f 93       	push	r17
    c470:	cf 93       	push	r28
    c472:	df 93       	push	r29
    c474:	1f 92       	push	r1
    c476:	cd b7       	in	r28, 0x3d	; 61
    c478:	de b7       	in	r29, 0x3e	; 62
    c47a:	f6 2e       	mov	r15, r22
    c47c:	17 2f       	mov	r17, r23
    c47e:	01 e0       	ldi	r16, 0x01	; 1
    c480:	80 91 5c 28 	lds	r24, 0x285C	; 0x80285c <udi_cdc_line_coding+0x6>
    c484:	89 30       	cpi	r24, 0x09	; 9
    c486:	09 f0       	breq	.+2      	; 0xc48a <udi_cdc_multi_putc+0x20>
    c488:	00 e0       	ldi	r16, 0x00	; 0
    c48a:	80 e0       	ldi	r24, 0x00	; 0
    c48c:	e4 df       	rcall	.-56     	; 0xc456 <udi_cdc_multi_is_tx_ready>
    c48e:	81 11       	cpse	r24, r1
    c490:	07 c0       	rjmp	.+14     	; 0xc4a0 <udi_cdc_multi_putc+0x36>
    c492:	80 91 46 28 	lds	r24, 0x2846	; 0x802846 <udi_cdc_data_running>
    c496:	81 11       	cpse	r24, r1
    c498:	f8 cf       	rjmp	.-16     	; 0xc48a <udi_cdc_multi_putc+0x20>
    c49a:	80 e0       	ldi	r24, 0x00	; 0
    c49c:	90 e0       	ldi	r25, 0x00	; 0
    c49e:	2c c0       	rjmp	.+88     	; 0xc4f8 <udi_cdc_multi_putc+0x8e>
    c4a0:	8f b7       	in	r24, 0x3f	; 63
    c4a2:	89 83       	std	Y+1, r24	; 0x01
    c4a4:	f8 94       	cli
    c4a6:	49 81       	ldd	r20, Y+1	; 0x01
    c4a8:	80 91 38 27 	lds	r24, 0x2738	; 0x802738 <udi_cdc_tx_buf_sel>
    c4ac:	90 e0       	ldi	r25, 0x00	; 0
    c4ae:	fc 01       	movw	r30, r24
    c4b0:	ee 0f       	add	r30, r30
    c4b2:	ff 1f       	adc	r31, r31
    c4b4:	e7 5c       	subi	r30, 0xC7	; 199
    c4b6:	f8 4d       	sbci	r31, 0xD8	; 216
    c4b8:	20 81       	ld	r18, Z
    c4ba:	31 81       	ldd	r19, Z+1	; 0x01
    c4bc:	b9 01       	movw	r22, r18
    c4be:	6f 5f       	subi	r22, 0xFF	; 255
    c4c0:	7f 4f       	sbci	r23, 0xFF	; 255
    c4c2:	60 83       	st	Z, r22
    c4c4:	71 83       	std	Z+1, r23	; 0x01
    c4c6:	00 24       	eor	r0, r0
    c4c8:	96 95       	lsr	r25
    c4ca:	87 95       	ror	r24
    c4cc:	07 94       	ror	r0
    c4ce:	96 95       	lsr	r25
    c4d0:	87 95       	ror	r24
    c4d2:	07 94       	ror	r0
    c4d4:	98 2f       	mov	r25, r24
    c4d6:	80 2d       	mov	r24, r0
    c4d8:	82 5c       	subi	r24, 0xC2	; 194
    c4da:	98 4d       	sbci	r25, 0xD8	; 216
    c4dc:	fc 01       	movw	r30, r24
    c4de:	e2 0f       	add	r30, r18
    c4e0:	f3 1f       	adc	r31, r19
    c4e2:	f0 82       	st	Z, r15
    c4e4:	4f bf       	out	0x3f, r20	; 63
    c4e6:	00 23       	and	r16, r16
    c4e8:	29 f0       	breq	.+10     	; 0xc4f4 <udi_cdc_multi_putc+0x8a>
    c4ea:	f1 2e       	mov	r15, r17
    c4ec:	11 0f       	add	r17, r17
    c4ee:	11 0b       	sbc	r17, r17
    c4f0:	00 e0       	ldi	r16, 0x00	; 0
    c4f2:	cb cf       	rjmp	.-106    	; 0xc48a <udi_cdc_multi_putc+0x20>
    c4f4:	81 e0       	ldi	r24, 0x01	; 1
    c4f6:	90 e0       	ldi	r25, 0x00	; 0
    c4f8:	0f 90       	pop	r0
    c4fa:	df 91       	pop	r29
    c4fc:	cf 91       	pop	r28
    c4fe:	1f 91       	pop	r17
    c500:	0f 91       	pop	r16
    c502:	ff 90       	pop	r15
    c504:	08 95       	ret

0000c506 <udi_cdc_putc>:
    c506:	bc 01       	movw	r22, r24
    c508:	80 e0       	ldi	r24, 0x00	; 0
    c50a:	af cf       	rjmp	.-162    	; 0xc46a <udi_cdc_multi_putc>
    c50c:	08 95       	ret

0000c50e <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    c50e:	e0 91 62 28 	lds	r30, 0x2862	; 0x802862 <udc_ptr_conf>
    c512:	f0 91 63 28 	lds	r31, 0x2863	; 0x802863 <udc_ptr_conf+0x1>
    c516:	01 90       	ld	r0, Z+
    c518:	f0 81       	ld	r31, Z
    c51a:	e0 2d       	mov	r30, r0
    c51c:	22 81       	ldd	r18, Z+2	; 0x02
    c51e:	33 81       	ldd	r19, Z+3	; 0x03
    c520:	2e 0f       	add	r18, r30
    c522:	3f 1f       	adc	r19, r31
    c524:	fc 01       	movw	r30, r24
    c526:	40 81       	ld	r20, Z
    c528:	e4 0f       	add	r30, r20
    c52a:	f1 1d       	adc	r31, r1
    c52c:	e2 17       	cp	r30, r18
    c52e:	f3 07       	cpc	r31, r19
    c530:	a0 f4       	brcc	.+40     	; 0xc55a <udc_next_desc_in_iface+0x4c>
    c532:	81 81       	ldd	r24, Z+1	; 0x01
    c534:	84 30       	cpi	r24, 0x04	; 4
    c536:	a1 f0       	breq	.+40     	; 0xc560 <udc_next_desc_in_iface+0x52>
    c538:	86 13       	cpse	r24, r22
    c53a:	06 c0       	rjmp	.+12     	; 0xc548 <udc_next_desc_in_iface+0x3a>
    c53c:	14 c0       	rjmp	.+40     	; 0xc566 <udc_next_desc_in_iface+0x58>
    c53e:	81 81       	ldd	r24, Z+1	; 0x01
    c540:	84 30       	cpi	r24, 0x04	; 4
    c542:	a1 f0       	breq	.+40     	; 0xc56c <udc_next_desc_in_iface+0x5e>
    c544:	86 17       	cp	r24, r22
    c546:	a9 f0       	breq	.+42     	; 0xc572 <udc_next_desc_in_iface+0x64>
    c548:	80 81       	ld	r24, Z
    c54a:	e8 0f       	add	r30, r24
    c54c:	f1 1d       	adc	r31, r1
    c54e:	e2 17       	cp	r30, r18
    c550:	f3 07       	cpc	r31, r19
    c552:	a8 f3       	brcs	.-22     	; 0xc53e <udc_next_desc_in_iface+0x30>
    c554:	80 e0       	ldi	r24, 0x00	; 0
    c556:	90 e0       	ldi	r25, 0x00	; 0
    c558:	08 95       	ret
    c55a:	80 e0       	ldi	r24, 0x00	; 0
    c55c:	90 e0       	ldi	r25, 0x00	; 0
    c55e:	08 95       	ret
    c560:	80 e0       	ldi	r24, 0x00	; 0
    c562:	90 e0       	ldi	r25, 0x00	; 0
    c564:	08 95       	ret
    c566:	8e 2f       	mov	r24, r30
    c568:	9f 2f       	mov	r25, r31
    c56a:	08 95       	ret
    c56c:	80 e0       	ldi	r24, 0x00	; 0
    c56e:	90 e0       	ldi	r25, 0x00	; 0
    c570:	08 95       	ret
    c572:	8e 2f       	mov	r24, r30
    c574:	9f 2f       	mov	r25, r31
    c576:	08 95       	ret

0000c578 <udc_valid_address>:
    c578:	80 91 7b 28 	lds	r24, 0x287B	; 0x80287b <udd_g_ctrlreq+0x2>
    c57c:	8f 77       	andi	r24, 0x7F	; 127
    c57e:	0c 94 58 47 	jmp	0x8eb0	; 0x8eb0 <udd_set_address>
    c582:	08 95       	ret

0000c584 <udc_update_iface_desc>:
    c584:	90 91 64 28 	lds	r25, 0x2864	; 0x802864 <udc_num_configuration>
    c588:	99 23       	and	r25, r25
    c58a:	81 f1       	breq	.+96     	; 0xc5ec <udc_update_iface_desc+0x68>
    c58c:	e0 91 62 28 	lds	r30, 0x2862	; 0x802862 <udc_ptr_conf>
    c590:	f0 91 63 28 	lds	r31, 0x2863	; 0x802863 <udc_ptr_conf+0x1>
    c594:	01 90       	ld	r0, Z+
    c596:	f0 81       	ld	r31, Z
    c598:	e0 2d       	mov	r30, r0
    c59a:	94 81       	ldd	r25, Z+4	; 0x04
    c59c:	89 17       	cp	r24, r25
    c59e:	40 f5       	brcc	.+80     	; 0xc5f0 <udc_update_iface_desc+0x6c>
    c5a0:	e0 93 60 28 	sts	0x2860, r30	; 0x802860 <udc_ptr_iface>
    c5a4:	f0 93 61 28 	sts	0x2861, r31	; 0x802861 <udc_ptr_iface+0x1>
    c5a8:	22 81       	ldd	r18, Z+2	; 0x02
    c5aa:	33 81       	ldd	r19, Z+3	; 0x03
    c5ac:	2e 0f       	add	r18, r30
    c5ae:	3f 1f       	adc	r19, r31
    c5b0:	e2 17       	cp	r30, r18
    c5b2:	f3 07       	cpc	r31, r19
    c5b4:	f8 f4       	brcc	.+62     	; 0xc5f4 <udc_update_iface_desc+0x70>
    c5b6:	91 81       	ldd	r25, Z+1	; 0x01
    c5b8:	94 30       	cpi	r25, 0x04	; 4
    c5ba:	61 f4       	brne	.+24     	; 0xc5d4 <udc_update_iface_desc+0x50>
    c5bc:	92 81       	ldd	r25, Z+2	; 0x02
    c5be:	89 13       	cpse	r24, r25
    c5c0:	09 c0       	rjmp	.+18     	; 0xc5d4 <udc_update_iface_desc+0x50>
    c5c2:	93 81       	ldd	r25, Z+3	; 0x03
    c5c4:	96 13       	cpse	r25, r22
    c5c6:	06 c0       	rjmp	.+12     	; 0xc5d4 <udc_update_iface_desc+0x50>
    c5c8:	e0 93 60 28 	sts	0x2860, r30	; 0x802860 <udc_ptr_iface>
    c5cc:	f0 93 61 28 	sts	0x2861, r31	; 0x802861 <udc_ptr_iface+0x1>
    c5d0:	81 e0       	ldi	r24, 0x01	; 1
    c5d2:	08 95       	ret
    c5d4:	90 81       	ld	r25, Z
    c5d6:	e9 0f       	add	r30, r25
    c5d8:	f1 1d       	adc	r31, r1
    c5da:	e2 17       	cp	r30, r18
    c5dc:	f3 07       	cpc	r31, r19
    c5de:	58 f3       	brcs	.-42     	; 0xc5b6 <udc_update_iface_desc+0x32>
    c5e0:	e0 93 60 28 	sts	0x2860, r30	; 0x802860 <udc_ptr_iface>
    c5e4:	f0 93 61 28 	sts	0x2861, r31	; 0x802861 <udc_ptr_iface+0x1>
    c5e8:	80 e0       	ldi	r24, 0x00	; 0
    c5ea:	08 95       	ret
    c5ec:	80 e0       	ldi	r24, 0x00	; 0
    c5ee:	08 95       	ret
    c5f0:	80 e0       	ldi	r24, 0x00	; 0
    c5f2:	08 95       	ret
    c5f4:	80 e0       	ldi	r24, 0x00	; 0
    c5f6:	08 95       	ret

0000c5f8 <udc_iface_disable>:
    c5f8:	ef 92       	push	r14
    c5fa:	ff 92       	push	r15
    c5fc:	1f 93       	push	r17
    c5fe:	cf 93       	push	r28
    c600:	df 93       	push	r29
    c602:	c8 2f       	mov	r28, r24
    c604:	60 e0       	ldi	r22, 0x00	; 0
    c606:	be df       	rcall	.-132    	; 0xc584 <udc_update_iface_desc>
    c608:	18 2f       	mov	r17, r24
    c60a:	88 23       	and	r24, r24
    c60c:	81 f1       	breq	.+96     	; 0xc66e <udc_iface_disable+0x76>
    c60e:	a0 91 62 28 	lds	r26, 0x2862	; 0x802862 <udc_ptr_conf>
    c612:	b0 91 63 28 	lds	r27, 0x2863	; 0x802863 <udc_ptr_conf+0x1>
    c616:	ec 2f       	mov	r30, r28
    c618:	f0 e0       	ldi	r31, 0x00	; 0
    c61a:	ee 0f       	add	r30, r30
    c61c:	ff 1f       	adc	r31, r31
    c61e:	12 96       	adiw	r26, 0x02	; 2
    c620:	8d 91       	ld	r24, X+
    c622:	9c 91       	ld	r25, X
    c624:	13 97       	sbiw	r26, 0x03	; 3
    c626:	e8 0f       	add	r30, r24
    c628:	f9 1f       	adc	r31, r25
    c62a:	e0 80       	ld	r14, Z
    c62c:	f1 80       	ldd	r15, Z+1	; 0x01
    c62e:	d7 01       	movw	r26, r14
    c630:	16 96       	adiw	r26, 0x06	; 6
    c632:	ed 91       	ld	r30, X+
    c634:	fc 91       	ld	r31, X
    c636:	17 97       	sbiw	r26, 0x07	; 7
    c638:	19 95       	eicall
    c63a:	68 2f       	mov	r22, r24
    c63c:	8c 2f       	mov	r24, r28
    c63e:	a2 df       	rcall	.-188    	; 0xc584 <udc_update_iface_desc>
    c640:	18 2f       	mov	r17, r24
    c642:	88 23       	and	r24, r24
    c644:	a1 f0       	breq	.+40     	; 0xc66e <udc_iface_disable+0x76>
    c646:	c0 91 60 28 	lds	r28, 0x2860	; 0x802860 <udc_ptr_iface>
    c64a:	d0 91 61 28 	lds	r29, 0x2861	; 0x802861 <udc_ptr_iface+0x1>
    c64e:	65 e0       	ldi	r22, 0x05	; 5
    c650:	ce 01       	movw	r24, r28
    c652:	5d df       	rcall	.-326    	; 0xc50e <udc_next_desc_in_iface>
    c654:	ec 01       	movw	r28, r24
    c656:	89 2b       	or	r24, r25
    c658:	21 f0       	breq	.+8      	; 0xc662 <udc_iface_disable+0x6a>
    c65a:	8a 81       	ldd	r24, Y+2	; 0x02
    c65c:	0e 94 61 49 	call	0x92c2	; 0x92c2 <udd_ep_free>
    c660:	f6 cf       	rjmp	.-20     	; 0xc64e <udc_iface_disable+0x56>
    c662:	d7 01       	movw	r26, r14
    c664:	12 96       	adiw	r26, 0x02	; 2
    c666:	ed 91       	ld	r30, X+
    c668:	fc 91       	ld	r31, X
    c66a:	13 97       	sbiw	r26, 0x03	; 3
    c66c:	19 95       	eicall
    c66e:	81 2f       	mov	r24, r17
    c670:	df 91       	pop	r29
    c672:	cf 91       	pop	r28
    c674:	1f 91       	pop	r17
    c676:	ff 90       	pop	r15
    c678:	ef 90       	pop	r14
    c67a:	08 95       	ret

0000c67c <udc_iface_enable>:
    c67c:	1f 93       	push	r17
    c67e:	cf 93       	push	r28
    c680:	df 93       	push	r29
    c682:	18 2f       	mov	r17, r24
    c684:	7f df       	rcall	.-258    	; 0xc584 <udc_update_iface_desc>
    c686:	88 23       	and	r24, r24
    c688:	41 f1       	breq	.+80     	; 0xc6da <udc_iface_enable+0x5e>
    c68a:	c0 91 60 28 	lds	r28, 0x2860	; 0x802860 <udc_ptr_iface>
    c68e:	d0 91 61 28 	lds	r29, 0x2861	; 0x802861 <udc_ptr_iface+0x1>
    c692:	65 e0       	ldi	r22, 0x05	; 5
    c694:	ce 01       	movw	r24, r28
    c696:	3b df       	rcall	.-394    	; 0xc50e <udc_next_desc_in_iface>
    c698:	ec 01       	movw	r28, r24
    c69a:	89 2b       	or	r24, r25
    c69c:	49 f0       	breq	.+18     	; 0xc6b0 <udc_iface_enable+0x34>
    c69e:	4c 81       	ldd	r20, Y+4	; 0x04
    c6a0:	5d 81       	ldd	r21, Y+5	; 0x05
    c6a2:	6b 81       	ldd	r22, Y+3	; 0x03
    c6a4:	8a 81       	ldd	r24, Y+2	; 0x02
    c6a6:	0e 94 6d 47 	call	0x8eda	; 0x8eda <udd_ep_alloc>
    c6aa:	81 11       	cpse	r24, r1
    c6ac:	f2 cf       	rjmp	.-28     	; 0xc692 <udc_iface_enable+0x16>
    c6ae:	15 c0       	rjmp	.+42     	; 0xc6da <udc_iface_enable+0x5e>
    c6b0:	a0 91 62 28 	lds	r26, 0x2862	; 0x802862 <udc_ptr_conf>
    c6b4:	b0 91 63 28 	lds	r27, 0x2863	; 0x802863 <udc_ptr_conf+0x1>
    c6b8:	e1 2f       	mov	r30, r17
    c6ba:	f0 e0       	ldi	r31, 0x00	; 0
    c6bc:	ee 0f       	add	r30, r30
    c6be:	ff 1f       	adc	r31, r31
    c6c0:	12 96       	adiw	r26, 0x02	; 2
    c6c2:	8d 91       	ld	r24, X+
    c6c4:	9c 91       	ld	r25, X
    c6c6:	13 97       	sbiw	r26, 0x03	; 3
    c6c8:	e8 0f       	add	r30, r24
    c6ca:	f9 1f       	adc	r31, r25
    c6cc:	01 90       	ld	r0, Z+
    c6ce:	f0 81       	ld	r31, Z
    c6d0:	e0 2d       	mov	r30, r0
    c6d2:	01 90       	ld	r0, Z+
    c6d4:	f0 81       	ld	r31, Z
    c6d6:	e0 2d       	mov	r30, r0
    c6d8:	19 95       	eicall
    c6da:	df 91       	pop	r29
    c6dc:	cf 91       	pop	r28
    c6de:	1f 91       	pop	r17
    c6e0:	08 95       	ret

0000c6e2 <udc_start>:
    c6e2:	0c 94 d1 46 	jmp	0x8da2	; 0x8da2 <udd_enable>
    c6e6:	08 95       	ret

0000c6e8 <udc_reset>:
    c6e8:	cf 93       	push	r28
    c6ea:	80 91 64 28 	lds	r24, 0x2864	; 0x802864 <udc_num_configuration>
    c6ee:	88 23       	and	r24, r24
    c6f0:	c1 f0       	breq	.+48     	; 0xc722 <udc_reset+0x3a>
    c6f2:	e0 91 62 28 	lds	r30, 0x2862	; 0x802862 <udc_ptr_conf>
    c6f6:	f0 91 63 28 	lds	r31, 0x2863	; 0x802863 <udc_ptr_conf+0x1>
    c6fa:	01 90       	ld	r0, Z+
    c6fc:	f0 81       	ld	r31, Z
    c6fe:	e0 2d       	mov	r30, r0
    c700:	84 81       	ldd	r24, Z+4	; 0x04
    c702:	88 23       	and	r24, r24
    c704:	71 f0       	breq	.+28     	; 0xc722 <udc_reset+0x3a>
    c706:	c0 e0       	ldi	r28, 0x00	; 0
    c708:	8c 2f       	mov	r24, r28
    c70a:	76 df       	rcall	.-276    	; 0xc5f8 <udc_iface_disable>
    c70c:	cf 5f       	subi	r28, 0xFF	; 255
    c70e:	e0 91 62 28 	lds	r30, 0x2862	; 0x802862 <udc_ptr_conf>
    c712:	f0 91 63 28 	lds	r31, 0x2863	; 0x802863 <udc_ptr_conf+0x1>
    c716:	01 90       	ld	r0, Z+
    c718:	f0 81       	ld	r31, Z
    c71a:	e0 2d       	mov	r30, r0
    c71c:	84 81       	ldd	r24, Z+4	; 0x04
    c71e:	c8 17       	cp	r28, r24
    c720:	98 f3       	brcs	.-26     	; 0xc708 <udc_reset+0x20>
    c722:	10 92 64 28 	sts	0x2864, r1	; 0x802864 <udc_num_configuration>
    c726:	80 91 68 28 	lds	r24, 0x2868	; 0x802868 <udc_device_status>
    c72a:	81 fd       	sbrc	r24, 1
    c72c:	0e 94 85 57 	call	0xaf0a	; 0xaf0a <usb_callback_remotewakeup_disable>
    c730:	10 92 68 28 	sts	0x2868, r1	; 0x802868 <udc_device_status>
    c734:	10 92 69 28 	sts	0x2869, r1	; 0x802869 <udc_device_status+0x1>
    c738:	cf 91       	pop	r28
    c73a:	08 95       	ret

0000c73c <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    c73c:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    c73e:	80 91 64 28 	lds	r24, 0x2864	; 0x802864 <udc_num_configuration>
    c742:	88 23       	and	r24, r24
    c744:	49 f1       	breq	.+82     	; 0xc798 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    c746:	a0 91 62 28 	lds	r26, 0x2862	; 0x802862 <udc_ptr_conf>
    c74a:	b0 91 63 28 	lds	r27, 0x2863	; 0x802863 <udc_ptr_conf+0x1>
    c74e:	ed 91       	ld	r30, X+
    c750:	fc 91       	ld	r31, X
    c752:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    c754:	84 81       	ldd	r24, Z+4	; 0x04
    c756:	88 23       	and	r24, r24
    c758:	f9 f0       	breq	.+62     	; 0xc798 <udc_sof_notify+0x5c>
    c75a:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    c75c:	ec 2f       	mov	r30, r28
    c75e:	f0 e0       	ldi	r31, 0x00	; 0
    c760:	ee 0f       	add	r30, r30
    c762:	ff 1f       	adc	r31, r31
    c764:	12 96       	adiw	r26, 0x02	; 2
    c766:	8d 91       	ld	r24, X+
    c768:	9c 91       	ld	r25, X
    c76a:	13 97       	sbiw	r26, 0x03	; 3
    c76c:	e8 0f       	add	r30, r24
    c76e:	f9 1f       	adc	r31, r25
    c770:	01 90       	ld	r0, Z+
    c772:	f0 81       	ld	r31, Z
    c774:	e0 2d       	mov	r30, r0
    c776:	00 84       	ldd	r0, Z+8	; 0x08
    c778:	f1 85       	ldd	r31, Z+9	; 0x09
    c77a:	e0 2d       	mov	r30, r0
    c77c:	30 97       	sbiw	r30, 0x00	; 0
    c77e:	09 f0       	breq	.+2      	; 0xc782 <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    c780:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    c782:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    c784:	a0 91 62 28 	lds	r26, 0x2862	; 0x802862 <udc_ptr_conf>
    c788:	b0 91 63 28 	lds	r27, 0x2863	; 0x802863 <udc_ptr_conf+0x1>
    c78c:	ed 91       	ld	r30, X+
    c78e:	fc 91       	ld	r31, X
    c790:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    c792:	84 81       	ldd	r24, Z+4	; 0x04
    c794:	c8 17       	cp	r28, r24
    c796:	10 f3       	brcs	.-60     	; 0xc75c <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    c798:	cf 91       	pop	r28
    c79a:	08 95       	ret

0000c79c <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    c79c:	0f 93       	push	r16
    c79e:	1f 93       	push	r17
    c7a0:	cf 93       	push	r28
    c7a2:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    c7a4:	e9 e7       	ldi	r30, 0x79	; 121
    c7a6:	f8 e2       	ldi	r31, 0x28	; 40
    c7a8:	12 86       	std	Z+10, r1	; 0x0a
    c7aa:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    c7ac:	14 86       	std	Z+12, r1	; 0x0c
    c7ae:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    c7b0:	16 86       	std	Z+14, r1	; 0x0e
    c7b2:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    c7b4:	80 81       	ld	r24, Z
    c7b6:	88 23       	and	r24, r24
    c7b8:	0c f0       	brlt	.+2      	; 0xc7bc <udc_process_setup+0x20>
    c7ba:	95 c2       	rjmp	.+1322   	; 0xcce6 <udc_process_setup+0x54a>
		if (udd_g_ctrlreq.req.wLength == 0) {
    c7bc:	20 91 7f 28 	lds	r18, 0x287F	; 0x80287f <udd_g_ctrlreq+0x6>
    c7c0:	30 91 80 28 	lds	r19, 0x2880	; 0x802880 <udd_g_ctrlreq+0x7>
    c7c4:	21 15       	cp	r18, r1
    c7c6:	31 05       	cpc	r19, r1
    c7c8:	09 f0       	breq	.+2      	; 0xc7cc <udc_process_setup+0x30>
    c7ca:	88 c2       	rjmp	.+1296   	; 0xccdc <udc_process_setup+0x540>
    c7cc:	7f c2       	rjmp	.+1278   	; 0xcccc <udc_process_setup+0x530>
    c7ce:	8f 71       	andi	r24, 0x1F	; 31
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    c7d0:	09 f0       	breq	.+2      	; 0xc7d4 <udc_process_setup+0x38>
    c7d2:	ab c0       	rjmp	.+342    	; 0xc92a <udc_process_setup+0x18e>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    c7d4:	90 91 7a 28 	lds	r25, 0x287A	; 0x80287a <udd_g_ctrlreq+0x1>
    c7d8:	96 30       	cpi	r25, 0x06	; 6
    c7da:	81 f0       	breq	.+32     	; 0xc7fc <udc_process_setup+0x60>
    c7dc:	98 30       	cpi	r25, 0x08	; 8
    c7de:	09 f4       	brne	.+2      	; 0xc7e2 <udc_process_setup+0x46>
    c7e0:	99 c0       	rjmp	.+306    	; 0xc914 <udc_process_setup+0x178>
    c7e2:	91 11       	cpse	r25, r1
    c7e4:	a2 c0       	rjmp	.+324    	; 0xc92a <udc_process_setup+0x18e>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    c7e6:	22 30       	cpi	r18, 0x02	; 2
    c7e8:	31 05       	cpc	r19, r1
    c7ea:	09 f0       	breq	.+2      	; 0xc7ee <udc_process_setup+0x52>
    c7ec:	2b c2       	rjmp	.+1110   	; 0xcc44 <udc_process_setup+0x4a8>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    c7ee:	62 e0       	ldi	r22, 0x02	; 2
    c7f0:	70 e0       	ldi	r23, 0x00	; 0
    c7f2:	88 e6       	ldi	r24, 0x68	; 104
    c7f4:	98 e2       	ldi	r25, 0x28	; 40
    c7f6:	0e 94 66 47 	call	0x8ecc	; 0x8ecc <udd_set_setup_payload>
    c7fa:	7e c2       	rjmp	.+1276   	; 0xccf8 <udc_process_setup+0x55c>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    c7fc:	80 91 7b 28 	lds	r24, 0x287B	; 0x80287b <udd_g_ctrlreq+0x2>
    c800:	90 91 7c 28 	lds	r25, 0x287C	; 0x80287c <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    c804:	29 2f       	mov	r18, r25
    c806:	33 27       	eor	r19, r19
    c808:	22 30       	cpi	r18, 0x02	; 2
    c80a:	31 05       	cpc	r19, r1
    c80c:	b1 f0       	breq	.+44     	; 0xc83a <udc_process_setup+0x9e>
    c80e:	20 f4       	brcc	.+8      	; 0xc818 <udc_process_setup+0x7c>
    c810:	21 30       	cpi	r18, 0x01	; 1
    c812:	31 05       	cpc	r19, r1
    c814:	41 f0       	breq	.+16     	; 0xc826 <udc_process_setup+0x8a>
    c816:	d8 c1       	rjmp	.+944    	; 0xcbc8 <udc_process_setup+0x42c>
    c818:	23 30       	cpi	r18, 0x03	; 3
    c81a:	31 05       	cpc	r19, r1
    c81c:	f1 f1       	breq	.+124    	; 0xc89a <udc_process_setup+0xfe>
    c81e:	2f 30       	cpi	r18, 0x0F	; 15
    c820:	31 05       	cpc	r19, r1
    c822:	61 f1       	breq	.+88     	; 0xc87c <udc_process_setup+0xe0>
    c824:	d1 c1       	rjmp	.+930    	; 0xcbc8 <udc_process_setup+0x42c>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    c826:	80 91 80 20 	lds	r24, 0x2080	; 0x802080 <udc_config>
    c82a:	90 91 81 20 	lds	r25, 0x2081	; 0x802081 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    c82e:	dc 01       	movw	r26, r24
    c830:	6c 91       	ld	r22, X
    c832:	70 e0       	ldi	r23, 0x00	; 0
    c834:	0e 94 66 47 	call	0x8ecc	; 0x8ecc <udd_set_setup_payload>
    c838:	5e c0       	rjmp	.+188    	; 0xc8f6 <udc_process_setup+0x15a>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    c83a:	e0 91 80 20 	lds	r30, 0x2080	; 0x802080 <udc_config>
    c83e:	f0 91 81 20 	lds	r31, 0x2081	; 0x802081 <udc_config+0x1>
    c842:	21 89       	ldd	r18, Z+17	; 0x11
    c844:	82 17       	cp	r24, r18
    c846:	08 f0       	brcs	.+2      	; 0xc84a <udc_process_setup+0xae>
    c848:	fd c1       	rjmp	.+1018   	; 0xcc44 <udc_process_setup+0x4a8>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    c84a:	99 27       	eor	r25, r25
    c84c:	88 0f       	add	r24, r24
    c84e:	99 1f       	adc	r25, r25
    c850:	88 0f       	add	r24, r24
    c852:	99 1f       	adc	r25, r25
    c854:	e0 91 82 20 	lds	r30, 0x2082	; 0x802082 <udc_config+0x2>
    c858:	f0 91 83 20 	lds	r31, 0x2083	; 0x802083 <udc_config+0x3>
    c85c:	e8 0f       	add	r30, r24
    c85e:	f9 1f       	adc	r31, r25
    c860:	80 81       	ld	r24, Z
    c862:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    c864:	fc 01       	movw	r30, r24
    c866:	62 81       	ldd	r22, Z+2	; 0x02
    c868:	73 81       	ldd	r23, Z+3	; 0x03
    c86a:	0e 94 66 47 	call	0x8ecc	; 0x8ecc <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    c86e:	e0 91 81 28 	lds	r30, 0x2881	; 0x802881 <udd_g_ctrlreq+0x8>
    c872:	f0 91 82 28 	lds	r31, 0x2882	; 0x802882 <udd_g_ctrlreq+0x9>
    c876:	82 e0       	ldi	r24, 0x02	; 2
    c878:	81 83       	std	Z+1, r24	; 0x01
    c87a:	3d c0       	rjmp	.+122    	; 0xc8f6 <udc_process_setup+0x15a>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    c87c:	80 91 84 20 	lds	r24, 0x2084	; 0x802084 <udc_config+0x4>
    c880:	90 91 85 20 	lds	r25, 0x2085	; 0x802085 <udc_config+0x5>
    c884:	00 97       	sbiw	r24, 0x00	; 0
    c886:	09 f4       	brne	.+2      	; 0xc88a <udc_process_setup+0xee>
    c888:	dd c1       	rjmp	.+954    	; 0xcc44 <udc_process_setup+0x4a8>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    c88a:	dc 01       	movw	r26, r24
    c88c:	12 96       	adiw	r26, 0x02	; 2
    c88e:	6d 91       	ld	r22, X+
    c890:	7c 91       	ld	r23, X
    c892:	13 97       	sbiw	r26, 0x03	; 3
    c894:	0e 94 66 47 	call	0x8ecc	; 0x8ecc <udd_set_setup_payload>
    c898:	2e c0       	rjmp	.+92     	; 0xc8f6 <udc_process_setup+0x15a>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    c89a:	99 27       	eor	r25, r25
    c89c:	81 30       	cpi	r24, 0x01	; 1
    c89e:	91 05       	cpc	r25, r1
    c8a0:	99 f0       	breq	.+38     	; 0xc8c8 <udc_process_setup+0x12c>
    c8a2:	58 f0       	brcs	.+22     	; 0xc8ba <udc_process_setup+0x11e>
    c8a4:	82 30       	cpi	r24, 0x02	; 2
    c8a6:	91 05       	cpc	r25, r1
    c8a8:	09 f4       	brne	.+2      	; 0xc8ac <udc_process_setup+0x110>
    c8aa:	22 c2       	rjmp	.+1092   	; 0xccf0 <udc_process_setup+0x554>
    c8ac:	03 97       	sbiw	r24, 0x03	; 3
    c8ae:	09 f0       	breq	.+2      	; 0xc8b2 <udc_process_setup+0x116>
    c8b0:	94 c1       	rjmp	.+808    	; 0xcbda <udc_process_setup+0x43e>
		str = udc_string_product_name;
		break;
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
    c8b2:	31 e0       	ldi	r19, 0x01	; 1
		str = udc_get_string_serial_name();
    c8b4:	ea ec       	ldi	r30, 0xCA	; 202
    c8b6:	f1 e2       	ldi	r31, 0x21	; 33
    c8b8:	0a c0       	rjmp	.+20     	; 0xc8ce <udc_process_setup+0x132>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    c8ba:	64 e0       	ldi	r22, 0x04	; 4
    c8bc:	70 e0       	ldi	r23, 0x00	; 0
    c8be:	84 e2       	ldi	r24, 0x24	; 36
    c8c0:	91 e2       	ldi	r25, 0x21	; 33
    c8c2:	0e 94 66 47 	call	0x8ecc	; 0x8ecc <udd_set_setup_payload>
    c8c6:	17 c0       	rjmp	.+46     	; 0xc8f6 <udc_process_setup+0x15a>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    c8c8:	e3 e1       	ldi	r30, 0x13	; 19
    c8ca:	f1 e2       	ldi	r31, 0x21	; 33
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    c8cc:	30 e1       	ldi	r19, 0x10	; 16
    c8ce:	a6 ee       	ldi	r26, 0xE6	; 230
    c8d0:	b0 e2       	ldi	r27, 0x20	; 32
    c8d2:	20 e0       	ldi	r18, 0x00	; 0
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    c8d4:	81 91       	ld	r24, Z+
    c8d6:	90 e0       	ldi	r25, 0x00	; 0
    c8d8:	8d 93       	st	X+, r24
    c8da:	9d 93       	st	X+, r25
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    c8dc:	2f 5f       	subi	r18, 0xFF	; 255
    c8de:	23 17       	cp	r18, r19
    c8e0:	c8 f3       	brcs	.-14     	; 0xc8d4 <udc_process_setup+0x138>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    c8e2:	63 2f       	mov	r22, r19
    c8e4:	66 0f       	add	r22, r22
    c8e6:	6e 5f       	subi	r22, 0xFE	; 254
    c8e8:	60 93 e4 20 	sts	0x20E4, r22	; 0x8020e4 <udc_string_desc>
		udd_set_setup_payload(
    c8ec:	70 e0       	ldi	r23, 0x00	; 0
    c8ee:	84 ee       	ldi	r24, 0xE4	; 228
    c8f0:	90 e2       	ldi	r25, 0x20	; 32
    c8f2:	0e 94 66 47 	call	0x8ecc	; 0x8ecc <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    c8f6:	e9 e7       	ldi	r30, 0x79	; 121
    c8f8:	f8 e2       	ldi	r31, 0x28	; 40
    c8fa:	86 81       	ldd	r24, Z+6	; 0x06
    c8fc:	97 81       	ldd	r25, Z+7	; 0x07
    c8fe:	22 85       	ldd	r18, Z+10	; 0x0a
    c900:	33 85       	ldd	r19, Z+11	; 0x0b
    c902:	82 17       	cp	r24, r18
    c904:	93 07       	cpc	r25, r19
    c906:	08 f0       	brcs	.+2      	; 0xc90a <udc_process_setup+0x16e>
    c908:	f7 c1       	rjmp	.+1006   	; 0xccf8 <udc_process_setup+0x55c>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    c90a:	80 93 83 28 	sts	0x2883, r24	; 0x802883 <udd_g_ctrlreq+0xa>
    c90e:	90 93 84 28 	sts	0x2884, r25	; 0x802884 <udd_g_ctrlreq+0xb>
    c912:	f2 c1       	rjmp	.+996    	; 0xccf8 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    c914:	21 30       	cpi	r18, 0x01	; 1
    c916:	31 05       	cpc	r19, r1
    c918:	09 f0       	breq	.+2      	; 0xc91c <udc_process_setup+0x180>
    c91a:	94 c1       	rjmp	.+808    	; 0xcc44 <udc_process_setup+0x4a8>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    c91c:	61 e0       	ldi	r22, 0x01	; 1
    c91e:	70 e0       	ldi	r23, 0x00	; 0
    c920:	84 e6       	ldi	r24, 0x64	; 100
    c922:	98 e2       	ldi	r25, 0x28	; 40
    c924:	0e 94 66 47 	call	0x8ecc	; 0x8ecc <udd_set_setup_payload>
    c928:	e7 c1       	rjmp	.+974    	; 0xccf8 <udc_process_setup+0x55c>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    c92a:	81 30       	cpi	r24, 0x01	; 1
    c92c:	e9 f5       	brne	.+122    	; 0xc9a8 <udc_process_setup+0x20c>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    c92e:	90 91 7a 28 	lds	r25, 0x287A	; 0x80287a <udd_g_ctrlreq+0x1>
    c932:	9a 30       	cpi	r25, 0x0A	; 10
    c934:	c9 f5       	brne	.+114    	; 0xc9a8 <udc_process_setup+0x20c>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    c936:	21 30       	cpi	r18, 0x01	; 1
    c938:	31 05       	cpc	r19, r1
    c93a:	09 f0       	breq	.+2      	; 0xc93e <udc_process_setup+0x1a2>
    c93c:	53 c1       	rjmp	.+678    	; 0xcbe4 <udc_process_setup+0x448>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    c93e:	80 91 64 28 	lds	r24, 0x2864	; 0x802864 <udc_num_configuration>
    c942:	88 23       	and	r24, r24
    c944:	09 f4       	brne	.+2      	; 0xc948 <udc_process_setup+0x1ac>
    c946:	4e c1       	rjmp	.+668    	; 0xcbe4 <udc_process_setup+0x448>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    c948:	c0 91 7d 28 	lds	r28, 0x287D	; 0x80287d <udd_g_ctrlreq+0x4>
    c94c:	d0 91 7e 28 	lds	r29, 0x287E	; 0x80287e <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    c950:	00 91 62 28 	lds	r16, 0x2862	; 0x802862 <udc_ptr_conf>
    c954:	10 91 63 28 	lds	r17, 0x2863	; 0x802863 <udc_ptr_conf+0x1>
    c958:	d8 01       	movw	r26, r16
    c95a:	ed 91       	ld	r30, X+
    c95c:	fc 91       	ld	r31, X
    c95e:	84 81       	ldd	r24, Z+4	; 0x04
    c960:	c8 17       	cp	r28, r24
    c962:	08 f0       	brcs	.+2      	; 0xc966 <udc_process_setup+0x1ca>
    c964:	3f c1       	rjmp	.+638    	; 0xcbe4 <udc_process_setup+0x448>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    c966:	60 e0       	ldi	r22, 0x00	; 0
    c968:	8c 2f       	mov	r24, r28
    c96a:	0c de       	rcall	.-1000   	; 0xc584 <udc_update_iface_desc>
    c96c:	88 23       	and	r24, r24
    c96e:	09 f4       	brne	.+2      	; 0xc972 <udc_process_setup+0x1d6>
    c970:	34 c1       	rjmp	.+616    	; 0xcbda <udc_process_setup+0x43e>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    c972:	ce 01       	movw	r24, r28
    c974:	99 27       	eor	r25, r25
    c976:	88 0f       	add	r24, r24
    c978:	99 1f       	adc	r25, r25
    c97a:	d8 01       	movw	r26, r16
    c97c:	12 96       	adiw	r26, 0x02	; 2
    c97e:	ed 91       	ld	r30, X+
    c980:	fc 91       	ld	r31, X
    c982:	13 97       	sbiw	r26, 0x03	; 3
    c984:	e8 0f       	add	r30, r24
    c986:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    c988:	01 90       	ld	r0, Z+
    c98a:	f0 81       	ld	r31, Z
    c98c:	e0 2d       	mov	r30, r0
    c98e:	86 81       	ldd	r24, Z+6	; 0x06
    c990:	97 81       	ldd	r25, Z+7	; 0x07
    c992:	fc 01       	movw	r30, r24
    c994:	19 95       	eicall
    c996:	80 93 66 28 	sts	0x2866, r24	; 0x802866 <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    c99a:	61 e0       	ldi	r22, 0x01	; 1
    c99c:	70 e0       	ldi	r23, 0x00	; 0
    c99e:	86 e6       	ldi	r24, 0x66	; 102
    c9a0:	98 e2       	ldi	r25, 0x28	; 40
    c9a2:	0e 94 66 47 	call	0x8ecc	; 0x8ecc <udd_set_setup_payload>
    c9a6:	a8 c1       	rjmp	.+848    	; 0xccf8 <udc_process_setup+0x55c>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    c9a8:	82 30       	cpi	r24, 0x02	; 2
    c9aa:	09 f0       	breq	.+2      	; 0xc9ae <udc_process_setup+0x212>
    c9ac:	16 c1       	rjmp	.+556    	; 0xcbda <udc_process_setup+0x43e>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    c9ae:	80 91 7a 28 	lds	r24, 0x287A	; 0x80287a <udd_g_ctrlreq+0x1>
    c9b2:	81 11       	cpse	r24, r1
    c9b4:	0b c1       	rjmp	.+534    	; 0xcbcc <udc_process_setup+0x430>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    c9b6:	22 30       	cpi	r18, 0x02	; 2
    c9b8:	31 05       	cpc	r19, r1
    c9ba:	09 f0       	breq	.+2      	; 0xc9be <udc_process_setup+0x222>
    c9bc:	43 c1       	rjmp	.+646    	; 0xcc44 <udc_process_setup+0x4a8>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    c9be:	80 91 7d 28 	lds	r24, 0x287D	; 0x80287d <udd_g_ctrlreq+0x4>
    c9c2:	0e 94 f5 47 	call	0x8fea	; 0x8fea <udd_ep_is_halted>
    c9c6:	90 e0       	ldi	r25, 0x00	; 0
    c9c8:	80 93 5e 28 	sts	0x285E, r24	; 0x80285e <udc_ep_status.4757>
    c9cc:	90 93 5f 28 	sts	0x285F, r25	; 0x80285f <udc_ep_status.4757+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    c9d0:	62 e0       	ldi	r22, 0x02	; 2
    c9d2:	70 e0       	ldi	r23, 0x00	; 0
    c9d4:	8e e5       	ldi	r24, 0x5E	; 94
    c9d6:	98 e2       	ldi	r25, 0x28	; 40
    c9d8:	0e 94 66 47 	call	0x8ecc	; 0x8ecc <udd_set_setup_payload>
    c9dc:	8d c1       	rjmp	.+794    	; 0xccf8 <udc_process_setup+0x55c>
    c9de:	8f 71       	andi	r24, 0x1F	; 31
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    c9e0:	09 f0       	breq	.+2      	; 0xc9e4 <udc_process_setup+0x248>
    c9e2:	a0 c0       	rjmp	.+320    	; 0xcb24 <udc_process_setup+0x388>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    c9e4:	90 91 7a 28 	lds	r25, 0x287A	; 0x80287a <udd_g_ctrlreq+0x1>
    c9e8:	93 30       	cpi	r25, 0x03	; 3
    c9ea:	91 f1       	breq	.+100    	; 0xca50 <udc_process_setup+0x2b4>
    c9ec:	18 f4       	brcc	.+6      	; 0xc9f4 <udc_process_setup+0x258>
    c9ee:	91 30       	cpi	r25, 0x01	; 1
    c9f0:	a9 f0       	breq	.+42     	; 0xca1c <udc_process_setup+0x280>
    c9f2:	98 c0       	rjmp	.+304    	; 0xcb24 <udc_process_setup+0x388>
    c9f4:	95 30       	cpi	r25, 0x05	; 5
    c9f6:	21 f0       	breq	.+8      	; 0xca00 <udc_process_setup+0x264>
    c9f8:	99 30       	cpi	r25, 0x09	; 9
    c9fa:	09 f4       	brne	.+2      	; 0xc9fe <udc_process_setup+0x262>
    c9fc:	43 c0       	rjmp	.+134    	; 0xca84 <udc_process_setup+0x2e8>
    c9fe:	92 c0       	rjmp	.+292    	; 0xcb24 <udc_process_setup+0x388>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    ca00:	80 91 7f 28 	lds	r24, 0x287F	; 0x80287f <udd_g_ctrlreq+0x6>
    ca04:	90 91 80 28 	lds	r25, 0x2880	; 0x802880 <udd_g_ctrlreq+0x7>
    ca08:	89 2b       	or	r24, r25
    ca0a:	09 f0       	breq	.+2      	; 0xca0e <udc_process_setup+0x272>
    ca0c:	1b c1       	rjmp	.+566    	; 0xcc44 <udc_process_setup+0x4a8>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    ca0e:	8c eb       	ldi	r24, 0xBC	; 188
    ca10:	92 e6       	ldi	r25, 0x62	; 98
    ca12:	80 93 85 28 	sts	0x2885, r24	; 0x802885 <udd_g_ctrlreq+0xc>
    ca16:	90 93 86 28 	sts	0x2886, r25	; 0x802886 <udd_g_ctrlreq+0xd>
    ca1a:	6e c1       	rjmp	.+732    	; 0xccf8 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    ca1c:	80 91 7f 28 	lds	r24, 0x287F	; 0x80287f <udd_g_ctrlreq+0x6>
    ca20:	90 91 80 28 	lds	r25, 0x2880	; 0x802880 <udd_g_ctrlreq+0x7>
    ca24:	89 2b       	or	r24, r25
    ca26:	09 f0       	breq	.+2      	; 0xca2a <udc_process_setup+0x28e>
    ca28:	0d c1       	rjmp	.+538    	; 0xcc44 <udc_process_setup+0x4a8>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    ca2a:	80 91 7b 28 	lds	r24, 0x287B	; 0x80287b <udd_g_ctrlreq+0x2>
    ca2e:	90 91 7c 28 	lds	r25, 0x287C	; 0x80287c <udd_g_ctrlreq+0x3>
    ca32:	01 97       	sbiw	r24, 0x01	; 1
    ca34:	09 f0       	breq	.+2      	; 0xca38 <udc_process_setup+0x29c>
    ca36:	06 c1       	rjmp	.+524    	; 0xcc44 <udc_process_setup+0x4a8>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    ca38:	80 91 68 28 	lds	r24, 0x2868	; 0x802868 <udc_device_status>
    ca3c:	90 91 69 28 	lds	r25, 0x2869	; 0x802869 <udc_device_status+0x1>
    ca40:	8d 7f       	andi	r24, 0xFD	; 253
    ca42:	80 93 68 28 	sts	0x2868, r24	; 0x802868 <udc_device_status>
    ca46:	90 93 69 28 	sts	0x2869, r25	; 0x802869 <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
    ca4a:	0e 94 85 57 	call	0xaf0a	; 0xaf0a <usb_callback_remotewakeup_disable>
    ca4e:	54 c1       	rjmp	.+680    	; 0xccf8 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    ca50:	80 91 7f 28 	lds	r24, 0x287F	; 0x80287f <udd_g_ctrlreq+0x6>
    ca54:	90 91 80 28 	lds	r25, 0x2880	; 0x802880 <udd_g_ctrlreq+0x7>
    ca58:	89 2b       	or	r24, r25
    ca5a:	09 f0       	breq	.+2      	; 0xca5e <udc_process_setup+0x2c2>
    ca5c:	f3 c0       	rjmp	.+486    	; 0xcc44 <udc_process_setup+0x4a8>
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
    ca5e:	80 91 7b 28 	lds	r24, 0x287B	; 0x80287b <udd_g_ctrlreq+0x2>
    ca62:	90 91 7c 28 	lds	r25, 0x287C	; 0x80287c <udd_g_ctrlreq+0x3>
    ca66:	01 97       	sbiw	r24, 0x01	; 1
    ca68:	09 f0       	breq	.+2      	; 0xca6c <udc_process_setup+0x2d0>
    ca6a:	b2 c0       	rjmp	.+356    	; 0xcbd0 <udc_process_setup+0x434>

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
    ca6c:	80 91 68 28 	lds	r24, 0x2868	; 0x802868 <udc_device_status>
    ca70:	90 91 69 28 	lds	r25, 0x2869	; 0x802869 <udc_device_status+0x1>
    ca74:	82 60       	ori	r24, 0x02	; 2
    ca76:	80 93 68 28 	sts	0x2868, r24	; 0x802868 <udc_device_status>
    ca7a:	90 93 69 28 	sts	0x2869, r25	; 0x802869 <udc_device_status+0x1>
		UDC_REMOTEWAKEUP_ENABLE();
    ca7e:	0e 94 84 57 	call	0xaf08	; 0xaf08 <usb_callback_remotewakeup_enable>
    ca82:	3a c1       	rjmp	.+628    	; 0xccf8 <udc_process_setup+0x55c>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    ca84:	80 91 7f 28 	lds	r24, 0x287F	; 0x80287f <udd_g_ctrlreq+0x6>
    ca88:	90 91 80 28 	lds	r25, 0x2880	; 0x802880 <udd_g_ctrlreq+0x7>
    ca8c:	89 2b       	or	r24, r25
    ca8e:	09 f0       	breq	.+2      	; 0xca92 <udc_process_setup+0x2f6>
    ca90:	d9 c0       	rjmp	.+434    	; 0xcc44 <udc_process_setup+0x4a8>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    ca92:	0e 94 5b 47 	call	0x8eb6	; 0x8eb6 <udd_getaddress>
    ca96:	88 23       	and	r24, r24
    ca98:	09 f4       	brne	.+2      	; 0xca9c <udc_process_setup+0x300>
    ca9a:	9f c0       	rjmp	.+318    	; 0xcbda <udc_process_setup+0x43e>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    ca9c:	20 91 7b 28 	lds	r18, 0x287B	; 0x80287b <udd_g_ctrlreq+0x2>
    caa0:	30 91 7c 28 	lds	r19, 0x287C	; 0x80287c <udd_g_ctrlreq+0x3>
    caa4:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    caa6:	e0 91 80 20 	lds	r30, 0x2080	; 0x802080 <udc_config>
    caaa:	f0 91 81 20 	lds	r31, 0x2081	; 0x802081 <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    caae:	81 89       	ldd	r24, Z+17	; 0x11
    cab0:	90 e0       	ldi	r25, 0x00	; 0
    cab2:	82 17       	cp	r24, r18
    cab4:	93 07       	cpc	r25, r19
    cab6:	08 f4       	brcc	.+2      	; 0xcaba <udc_process_setup+0x31e>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    cab8:	90 c0       	rjmp	.+288    	; 0xcbda <udc_process_setup+0x43e>
    caba:	16 de       	rcall	.-980    	; 0xc6e8 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    cabc:	80 91 7b 28 	lds	r24, 0x287B	; 0x80287b <udd_g_ctrlreq+0x2>
    cac0:	90 91 7c 28 	lds	r25, 0x287C	; 0x80287c <udd_g_ctrlreq+0x3>
    cac4:	80 93 64 28 	sts	0x2864, r24	; 0x802864 <udc_num_configuration>
	if (udc_num_configuration == 0) {
    cac8:	88 23       	and	r24, r24
    caca:	09 f4       	brne	.+2      	; 0xcace <udc_process_setup+0x332>
    cacc:	15 c1       	rjmp	.+554    	; 0xccf8 <udc_process_setup+0x55c>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    cace:	99 27       	eor	r25, r25
    cad0:	81 50       	subi	r24, 0x01	; 1
    cad2:	90 4c       	sbci	r25, 0xC0	; 192
    cad4:	88 0f       	add	r24, r24
    cad6:	99 1f       	adc	r25, r25
    cad8:	88 0f       	add	r24, r24
    cada:	99 1f       	adc	r25, r25
    cadc:	e0 91 82 20 	lds	r30, 0x2082	; 0x802082 <udc_config+0x2>
    cae0:	f0 91 83 20 	lds	r31, 0x2083	; 0x802083 <udc_config+0x3>
    cae4:	e8 0f       	add	r30, r24
    cae6:	f9 1f       	adc	r31, r25
    cae8:	e0 93 62 28 	sts	0x2862, r30	; 0x802862 <udc_ptr_conf>
    caec:	f0 93 63 28 	sts	0x2863, r31	; 0x802863 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    caf0:	01 90       	ld	r0, Z+
    caf2:	f0 81       	ld	r31, Z
    caf4:	e0 2d       	mov	r30, r0
    caf6:	84 81       	ldd	r24, Z+4	; 0x04
    caf8:	88 23       	and	r24, r24
    cafa:	09 f4       	brne	.+2      	; 0xcafe <udc_process_setup+0x362>
    cafc:	fd c0       	rjmp	.+506    	; 0xccf8 <udc_process_setup+0x55c>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    cafe:	c0 e0       	ldi	r28, 0x00	; 0
    cb00:	60 e0       	ldi	r22, 0x00	; 0
    cb02:	8c 2f       	mov	r24, r28
    cb04:	bb dd       	rcall	.-1162   	; 0xc67c <udc_iface_enable>
    cb06:	88 23       	and	r24, r24
    cb08:	09 f4       	brne	.+2      	; 0xcb0c <udc_process_setup+0x370>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    cb0a:	67 c0       	rjmp	.+206    	; 0xcbda <udc_process_setup+0x43e>
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    cb0c:	cf 5f       	subi	r28, 0xFF	; 255
    cb0e:	e0 91 62 28 	lds	r30, 0x2862	; 0x802862 <udc_ptr_conf>
    cb12:	f0 91 63 28 	lds	r31, 0x2863	; 0x802863 <udc_ptr_conf+0x1>
    cb16:	01 90       	ld	r0, Z+
    cb18:	f0 81       	ld	r31, Z
    cb1a:	e0 2d       	mov	r30, r0
    cb1c:	84 81       	ldd	r24, Z+4	; 0x04
    cb1e:	c8 17       	cp	r28, r24
    cb20:	78 f3       	brcs	.-34     	; 0xcb00 <udc_process_setup+0x364>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    cb22:	ea c0       	rjmp	.+468    	; 0xccf8 <udc_process_setup+0x55c>
    cb24:	81 30       	cpi	r24, 0x01	; 1
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    cb26:	e9 f4       	brne	.+58     	; 0xcb62 <udc_process_setup+0x3c6>
    cb28:	90 91 7a 28 	lds	r25, 0x287A	; 0x80287a <udd_g_ctrlreq+0x1>
    cb2c:	9b 30       	cpi	r25, 0x0B	; 11
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    cb2e:	c9 f4       	brne	.+50     	; 0xcb62 <udc_process_setup+0x3c6>
    cb30:	80 91 7f 28 	lds	r24, 0x287F	; 0x80287f <udd_g_ctrlreq+0x6>
    cb34:	90 91 80 28 	lds	r25, 0x2880	; 0x802880 <udd_g_ctrlreq+0x7>
    cb38:	89 2b       	or	r24, r25
    cb3a:	09 f0       	breq	.+2      	; 0xcb3e <udc_process_setup+0x3a2>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    cb3c:	53 c0       	rjmp	.+166    	; 0xcbe4 <udc_process_setup+0x448>
    cb3e:	80 91 64 28 	lds	r24, 0x2864	; 0x802864 <udc_num_configuration>
    cb42:	88 23       	and	r24, r24
    cb44:	09 f4       	brne	.+2      	; 0xcb48 <udc_process_setup+0x3ac>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    cb46:	4e c0       	rjmp	.+156    	; 0xcbe4 <udc_process_setup+0x448>
    cb48:	e9 e7       	ldi	r30, 0x79	; 121
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    cb4a:	f8 e2       	ldi	r31, 0x28	; 40

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    cb4c:	c4 81       	ldd	r28, Z+4	; 0x04
    cb4e:	d2 81       	ldd	r29, Z+2	; 0x02
    cb50:	8c 2f       	mov	r24, r28
    cb52:	52 dd       	rcall	.-1372   	; 0xc5f8 <udc_iface_disable>
    cb54:	88 23       	and	r24, r24
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    cb56:	09 f4       	brne	.+2      	; 0xcb5a <udc_process_setup+0x3be>
    cb58:	40 c0       	rjmp	.+128    	; 0xcbda <udc_process_setup+0x43e>
    cb5a:	6d 2f       	mov	r22, r29
    cb5c:	8c 2f       	mov	r24, r28
    cb5e:	8e dd       	rcall	.-1252   	; 0xc67c <udc_iface_enable>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    cb60:	3a c0       	rjmp	.+116    	; 0xcbd6 <udc_process_setup+0x43a>
    cb62:	82 30       	cpi	r24, 0x02	; 2
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    cb64:	d1 f5       	brne	.+116    	; 0xcbda <udc_process_setup+0x43e>
    cb66:	80 91 7a 28 	lds	r24, 0x287A	; 0x80287a <udd_g_ctrlreq+0x1>
    cb6a:	81 30       	cpi	r24, 0x01	; 1
    cb6c:	19 f0       	breq	.+6      	; 0xcb74 <udc_process_setup+0x3d8>
    cb6e:	83 30       	cpi	r24, 0x03	; 3
    cb70:	a1 f0       	breq	.+40     	; 0xcb9a <udc_process_setup+0x3fe>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    cb72:	30 c0       	rjmp	.+96     	; 0xcbd4 <udc_process_setup+0x438>
    cb74:	80 91 7f 28 	lds	r24, 0x287F	; 0x80287f <udd_g_ctrlreq+0x6>
    cb78:	90 91 80 28 	lds	r25, 0x2880	; 0x802880 <udd_g_ctrlreq+0x7>
    cb7c:	89 2b       	or	r24, r25
    cb7e:	09 f0       	breq	.+2      	; 0xcb82 <udc_process_setup+0x3e6>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    cb80:	61 c0       	rjmp	.+194    	; 0xcc44 <udc_process_setup+0x4a8>
    cb82:	80 91 7b 28 	lds	r24, 0x287B	; 0x80287b <udd_g_ctrlreq+0x2>
    cb86:	90 91 7c 28 	lds	r25, 0x287C	; 0x80287c <udd_g_ctrlreq+0x3>
    cb8a:	89 2b       	or	r24, r25
    cb8c:	09 f0       	breq	.+2      	; 0xcb90 <udc_process_setup+0x3f4>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    cb8e:	5a c0       	rjmp	.+180    	; 0xcc44 <udc_process_setup+0x4a8>
    cb90:	80 91 7d 28 	lds	r24, 0x287D	; 0x80287d <udd_g_ctrlreq+0x4>
    cb94:	0e 94 10 48 	call	0x9020	; 0x9020 <udd_ep_clear_halt>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    cb98:	1e c0       	rjmp	.+60     	; 0xcbd6 <udc_process_setup+0x43a>
    cb9a:	80 91 7f 28 	lds	r24, 0x287F	; 0x80287f <udd_g_ctrlreq+0x6>
    cb9e:	90 91 80 28 	lds	r25, 0x2880	; 0x802880 <udd_g_ctrlreq+0x7>
    cba2:	89 2b       	or	r24, r25
    cba4:	09 f0       	breq	.+2      	; 0xcba8 <udc_process_setup+0x40c>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    cba6:	4e c0       	rjmp	.+156    	; 0xcc44 <udc_process_setup+0x4a8>
    cba8:	80 91 7b 28 	lds	r24, 0x287B	; 0x80287b <udd_g_ctrlreq+0x2>
    cbac:	90 91 7c 28 	lds	r25, 0x287C	; 0x80287c <udd_g_ctrlreq+0x3>
    cbb0:	89 2b       	or	r24, r25
    cbb2:	09 f0       	breq	.+2      	; 0xcbb6 <udc_process_setup+0x41a>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    cbb4:	47 c0       	rjmp	.+142    	; 0xcc44 <udc_process_setup+0x4a8>
    cbb6:	c9 e7       	ldi	r28, 0x79	; 121
    cbb8:	d8 e2       	ldi	r29, 0x28	; 40
    cbba:	8c 81       	ldd	r24, Y+4	; 0x04
    cbbc:	0e 94 12 49 	call	0x9224	; 0x9224 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    cbc0:	8c 81       	ldd	r24, Y+4	; 0x04
    cbc2:	0e 94 7d 49 	call	0x92fa	; 0x92fa <udd_ep_set_halt>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    cbc6:	07 c0       	rjmp	.+14     	; 0xcbd6 <udc_process_setup+0x43a>
    cbc8:	80 e0       	ldi	r24, 0x00	; 0
				break;
			}
		}
#endif
	}
	return false;
    cbca:	05 c0       	rjmp	.+10     	; 0xcbd6 <udc_process_setup+0x43a>
    cbcc:	80 e0       	ldi	r24, 0x00	; 0
		break;
#endif
	default:
		break;
	}
	return false;
    cbce:	03 c0       	rjmp	.+6      	; 0xcbd6 <udc_process_setup+0x43a>
    cbd0:	80 e0       	ldi	r24, 0x00	; 0
				break;
			}
		}
#endif
	}
	return false;
    cbd2:	01 c0       	rjmp	.+2      	; 0xcbd6 <udc_process_setup+0x43a>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    cbd4:	80 e0       	ldi	r24, 0x00	; 0
    cbd6:	81 11       	cpse	r24, r1
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    cbd8:	90 c0       	rjmp	.+288    	; 0xccfa <udc_process_setup+0x55e>
    cbda:	80 91 79 28 	lds	r24, 0x2879	; 0x802879 <udd_g_ctrlreq>
    cbde:	8f 71       	andi	r24, 0x1F	; 31
    cbe0:	81 30       	cpi	r24, 0x01	; 1
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    cbe2:	81 f5       	brne	.+96     	; 0xcc44 <udc_process_setup+0x4a8>
    cbe4:	80 91 64 28 	lds	r24, 0x2864	; 0x802864 <udc_num_configuration>
    cbe8:	88 23       	and	r24, r24
    cbea:	09 f4       	brne	.+2      	; 0xcbee <udc_process_setup+0x452>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    cbec:	71 c0       	rjmp	.+226    	; 0xccd0 <udc_process_setup+0x534>
    cbee:	00 91 7d 28 	lds	r16, 0x287D	; 0x80287d <udd_g_ctrlreq+0x4>
    cbf2:	10 91 7e 28 	lds	r17, 0x287E	; 0x80287e <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    cbf6:	c0 91 62 28 	lds	r28, 0x2862	; 0x802862 <udc_ptr_conf>
    cbfa:	d0 91 63 28 	lds	r29, 0x2863	; 0x802863 <udc_ptr_conf+0x1>
    cbfe:	e8 81       	ld	r30, Y
    cc00:	f9 81       	ldd	r31, Y+1	; 0x01
    cc02:	84 81       	ldd	r24, Z+4	; 0x04
    cc04:	08 17       	cp	r16, r24
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    cc06:	08 f0       	brcs	.+2      	; 0xcc0a <udc_process_setup+0x46e>
    cc08:	65 c0       	rjmp	.+202    	; 0xccd4 <udc_process_setup+0x538>
    cc0a:	60 e0       	ldi	r22, 0x00	; 0
    cc0c:	80 2f       	mov	r24, r16
    cc0e:	ba dc       	rcall	.-1676   	; 0xc584 <udc_update_iface_desc>
    cc10:	88 23       	and	r24, r24
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    cc12:	c1 f0       	breq	.+48     	; 0xcc44 <udc_process_setup+0x4a8>
    cc14:	f8 01       	movw	r30, r16
    cc16:	ff 27       	eor	r31, r31
    cc18:	cf 01       	movw	r24, r30
    cc1a:	88 0f       	add	r24, r24
    cc1c:	99 1f       	adc	r25, r25
    cc1e:	ea 81       	ldd	r30, Y+2	; 0x02
    cc20:	fb 81       	ldd	r31, Y+3	; 0x03
    cc22:	e8 0f       	add	r30, r24
    cc24:	f9 1f       	adc	r31, r25
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    cc26:	c0 81       	ld	r28, Z
    cc28:	d1 81       	ldd	r29, Z+1	; 0x01
    cc2a:	ee 81       	ldd	r30, Y+6	; 0x06
    cc2c:	ff 81       	ldd	r31, Y+7	; 0x07
    cc2e:	19 95       	eicall
    cc30:	68 2f       	mov	r22, r24
    cc32:	80 2f       	mov	r24, r16
    cc34:	a7 dc       	rcall	.-1714   	; 0xc584 <udc_update_iface_desc>
    cc36:	88 23       	and	r24, r24
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    cc38:	29 f0       	breq	.+10     	; 0xcc44 <udc_process_setup+0x4a8>
    cc3a:	ec 81       	ldd	r30, Y+4	; 0x04
    cc3c:	fd 81       	ldd	r31, Y+5	; 0x05
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    cc3e:	19 95       	eicall
    cc40:	81 11       	cpse	r24, r1
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    cc42:	5b c0       	rjmp	.+182    	; 0xccfa <udc_process_setup+0x55e>
    cc44:	80 91 79 28 	lds	r24, 0x2879	; 0x802879 <udd_g_ctrlreq>
    cc48:	8f 71       	andi	r24, 0x1F	; 31
    cc4a:	82 30       	cpi	r24, 0x02	; 2
    cc4c:	09 f0       	breq	.+2      	; 0xcc50 <udc_process_setup+0x4b4>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    cc4e:	44 c0       	rjmp	.+136    	; 0xccd8 <udc_process_setup+0x53c>
    cc50:	80 91 64 28 	lds	r24, 0x2864	; 0x802864 <udc_num_configuration>
    cc54:	88 23       	and	r24, r24
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    cc56:	b1 f1       	breq	.+108    	; 0xccc4 <udc_process_setup+0x528>
    cc58:	a0 91 62 28 	lds	r26, 0x2862	; 0x802862 <udc_ptr_conf>
    cc5c:	b0 91 63 28 	lds	r27, 0x2863	; 0x802863 <udc_ptr_conf+0x1>
    cc60:	ed 91       	ld	r30, X+
    cc62:	fc 91       	ld	r31, X
    cc64:	11 97       	sbiw	r26, 0x01	; 1
    cc66:	84 81       	ldd	r24, Z+4	; 0x04
    cc68:	88 23       	and	r24, r24
    cc6a:	71 f1       	breq	.+92     	; 0xccc8 <udc_process_setup+0x52c>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    cc6c:	c0 e0       	ldi	r28, 0x00	; 0
    cc6e:	ec 2f       	mov	r30, r28
    cc70:	f0 e0       	ldi	r31, 0x00	; 0
    cc72:	ee 0f       	add	r30, r30
    cc74:	ff 1f       	adc	r31, r31
    cc76:	12 96       	adiw	r26, 0x02	; 2
    cc78:	8d 91       	ld	r24, X+
    cc7a:	9c 91       	ld	r25, X
    cc7c:	13 97       	sbiw	r26, 0x03	; 3
    cc7e:	e8 0f       	add	r30, r24
    cc80:	f9 1f       	adc	r31, r25
    cc82:	00 81       	ld	r16, Z
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    cc84:	11 81       	ldd	r17, Z+1	; 0x01
    cc86:	d8 01       	movw	r26, r16
    cc88:	16 96       	adiw	r26, 0x06	; 6
    cc8a:	ed 91       	ld	r30, X+
    cc8c:	fc 91       	ld	r31, X
    cc8e:	17 97       	sbiw	r26, 0x07	; 7
    cc90:	19 95       	eicall
    cc92:	68 2f       	mov	r22, r24
    cc94:	8c 2f       	mov	r24, r28
    cc96:	76 dc       	rcall	.-1812   	; 0xc584 <udc_update_iface_desc>
    cc98:	88 23       	and	r24, r24
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    cc9a:	79 f1       	breq	.+94     	; 0xccfa <udc_process_setup+0x55e>
    cc9c:	d8 01       	movw	r26, r16
    cc9e:	14 96       	adiw	r26, 0x04	; 4
    cca0:	ed 91       	ld	r30, X+
    cca2:	fc 91       	ld	r31, X
    cca4:	15 97       	sbiw	r26, 0x05	; 5
    cca6:	19 95       	eicall
    cca8:	81 11       	cpse	r24, r1
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    ccaa:	27 c0       	rjmp	.+78     	; 0xccfa <udc_process_setup+0x55e>
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    ccac:	cf 5f       	subi	r28, 0xFF	; 255
    ccae:	a0 91 62 28 	lds	r26, 0x2862	; 0x802862 <udc_ptr_conf>
    ccb2:	b0 91 63 28 	lds	r27, 0x2863	; 0x802863 <udc_ptr_conf+0x1>
    ccb6:	ed 91       	ld	r30, X+
    ccb8:	fc 91       	ld	r31, X
    ccba:	11 97       	sbiw	r26, 0x01	; 1
    ccbc:	94 81       	ldd	r25, Z+4	; 0x04
    ccbe:	c9 17       	cp	r28, r25
    ccc0:	b0 f2       	brcs	.-84     	; 0xcc6e <udc_process_setup+0x4d2>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    ccc2:	1b c0       	rjmp	.+54     	; 0xccfa <udc_process_setup+0x55e>
    ccc4:	80 e0       	ldi	r24, 0x00	; 0
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    ccc6:	19 c0       	rjmp	.+50     	; 0xccfa <udc_process_setup+0x55e>
    ccc8:	80 e0       	ldi	r24, 0x00	; 0
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    ccca:	17 c0       	rjmp	.+46     	; 0xccfa <udc_process_setup+0x55e>
    cccc:	80 e0       	ldi	r24, 0x00	; 0
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    ccce:	15 c0       	rjmp	.+42     	; 0xccfa <udc_process_setup+0x55e>
    ccd0:	80 e0       	ldi	r24, 0x00	; 0
    ccd2:	13 c0       	rjmp	.+38     	; 0xccfa <udc_process_setup+0x55e>
    ccd4:	80 e0       	ldi	r24, 0x00	; 0
    ccd6:	11 c0       	rjmp	.+34     	; 0xccfa <udc_process_setup+0x55e>
    ccd8:	80 e0       	ldi	r24, 0x00	; 0
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    ccda:	0f c0       	rjmp	.+30     	; 0xccfa <udc_process_setup+0x55e>
    ccdc:	98 2f       	mov	r25, r24
    ccde:	90 76       	andi	r25, 0x60	; 96
    cce0:	09 f0       	breq	.+2      	; 0xcce4 <udc_process_setup+0x548>
    cce2:	7b cf       	rjmp	.-266    	; 0xcbda <udc_process_setup+0x43e>
    cce4:	74 cd       	rjmp	.-1304   	; 0xc7ce <udc_process_setup+0x32>
    cce6:	98 2f       	mov	r25, r24
    cce8:	90 76       	andi	r25, 0x60	; 96
    ccea:	09 f0       	breq	.+2      	; 0xccee <udc_process_setup+0x552>
    ccec:	76 cf       	rjmp	.-276    	; 0xcbda <udc_process_setup+0x43e>
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    ccee:	77 ce       	rjmp	.-786    	; 0xc9de <udc_process_setup+0x242>
		str = udc_string_product_name;
    ccf0:	3c e0       	ldi	r19, 0x0C	; 12
    ccf2:	e6 e0       	ldi	r30, 0x06	; 6
    ccf4:	f1 e2       	ldi	r31, 0x21	; 33
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    ccf6:	eb cd       	rjmp	.-1066   	; 0xc8ce <udc_process_setup+0x132>
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    ccf8:	81 e0       	ldi	r24, 0x01	; 1
    ccfa:	df 91       	pop	r29
    ccfc:	cf 91       	pop	r28
    ccfe:	1f 91       	pop	r17
    cd00:	0f 91       	pop	r16
    cd02:	08 95       	ret

0000cd04 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
    cd04:	cf 93       	push	r28
    cd06:	df 93       	push	r29
    cd08:	1f 92       	push	r1
    cd0a:	cd b7       	in	r28, 0x3d	; 61
    cd0c:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
    cd0e:	80 91 93 28 	lds	r24, 0x2893	; 0x802893 <stdio_base>
    cd12:	90 91 94 28 	lds	r25, 0x2894	; 0x802894 <stdio_base+0x1>
    cd16:	e0 91 8f 28 	lds	r30, 0x288F	; 0x80288f <ptr_get>
    cd1a:	f0 91 90 28 	lds	r31, 0x2890	; 0x802890 <ptr_get+0x1>
    cd1e:	be 01       	movw	r22, r28
    cd20:	6f 5f       	subi	r22, 0xFF	; 255
    cd22:	7f 4f       	sbci	r23, 0xFF	; 255
    cd24:	19 95       	eicall
	return c;
    cd26:	89 81       	ldd	r24, Y+1	; 0x01
}
    cd28:	08 2e       	mov	r0, r24
    cd2a:	00 0c       	add	r0, r0
    cd2c:	99 0b       	sbc	r25, r25
    cd2e:	0f 90       	pop	r0
    cd30:	df 91       	pop	r29
    cd32:	cf 91       	pop	r28
    cd34:	08 95       	ret

0000cd36 <stdio_usb_putchar>:
	return true;
}

void stdio_usb_disable(void)
{
	stdio_usb_interface_enable = false;
    cd36:	80 91 6a 28 	lds	r24, 0x286A	; 0x80286a <stdio_usb_interface_enable>
    cd3a:	88 23       	and	r24, r24
    cd3c:	81 f0       	breq	.+32     	; 0xcd5e <stdio_usb_putchar+0x28>
    cd3e:	86 2f       	mov	r24, r22
    cd40:	08 2e       	mov	r0, r24
    cd42:	00 0c       	add	r0, r0
    cd44:	99 0b       	sbc	r25, r25
    cd46:	df db       	rcall	.-2114   	; 0xc506 <udi_cdc_putc>
    cd48:	21 e0       	ldi	r18, 0x01	; 1
    cd4a:	30 e0       	ldi	r19, 0x00	; 0
    cd4c:	89 2b       	or	r24, r25
    cd4e:	11 f0       	breq	.+4      	; 0xcd54 <stdio_usb_putchar+0x1e>
    cd50:	20 e0       	ldi	r18, 0x00	; 0
    cd52:	30 e0       	ldi	r19, 0x00	; 0
    cd54:	88 27       	eor	r24, r24
    cd56:	99 27       	eor	r25, r25
    cd58:	82 1b       	sub	r24, r18
    cd5a:	93 0b       	sbc	r25, r19
    cd5c:	08 95       	ret
    cd5e:	80 e0       	ldi	r24, 0x00	; 0
    cd60:	90 e0       	ldi	r25, 0x00	; 0
    cd62:	08 95       	ret

0000cd64 <stdio_usb_getchar>:
    cd64:	cf 93       	push	r28
    cd66:	df 93       	push	r29
    cd68:	80 91 6a 28 	lds	r24, 0x286A	; 0x80286a <stdio_usb_interface_enable>
    cd6c:	81 11       	cpse	r24, r1
    cd6e:	03 c0       	rjmp	.+6      	; 0xcd76 <stdio_usb_getchar+0x12>
    cd70:	fb 01       	movw	r30, r22
    cd72:	10 82       	st	Z, r1
    cd74:	03 c0       	rjmp	.+6      	; 0xcd7c <stdio_usb_getchar+0x18>
    cd76:	eb 01       	movw	r28, r22
    cd78:	d9 da       	rcall	.-2638   	; 0xc32c <udi_cdc_getc>
    cd7a:	88 83       	st	Y, r24
    cd7c:	df 91       	pop	r29
    cd7e:	cf 91       	pop	r28
    cd80:	08 95       	ret

0000cd82 <stdio_usb_enable>:
    cd82:	81 e0       	ldi	r24, 0x01	; 1
    cd84:	80 93 6a 28 	sts	0x286A, r24	; 0x80286a <stdio_usb_interface_enable>
    cd88:	08 95       	ret

0000cd8a <stdio_usb_init>:
}

void stdio_usb_init(void)
{
	stdio_base = NULL;
    cd8a:	10 92 93 28 	sts	0x2893, r1	; 0x802893 <stdio_base>
    cd8e:	10 92 94 28 	sts	0x2894, r1	; 0x802894 <stdio_base+0x1>
	ptr_put = stdio_usb_putchar;
    cd92:	8b e9       	ldi	r24, 0x9B	; 155
    cd94:	96 e6       	ldi	r25, 0x66	; 102
    cd96:	80 93 91 28 	sts	0x2891, r24	; 0x802891 <ptr_put>
    cd9a:	90 93 92 28 	sts	0x2892, r25	; 0x802892 <ptr_put+0x1>
	ptr_get = stdio_usb_getchar;
    cd9e:	82 eb       	ldi	r24, 0xB2	; 178
    cda0:	96 e6       	ldi	r25, 0x66	; 102
    cda2:	80 93 8f 28 	sts	0x288F, r24	; 0x80288f <ptr_get>
    cda6:	90 93 90 28 	sts	0x2890, r25	; 0x802890 <ptr_get+0x1>
	udc_start ();

#if defined(__GNUC__)
# if XMEGA
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    cdaa:	9b dc       	rcall	.-1738   	; 0xc6e2 <udc_start>
    cdac:	62 e8       	ldi	r22, 0x82	; 130
    cdae:	76 e6       	ldi	r23, 0x66	; 102
    cdb0:	8d ed       	ldi	r24, 0xDD	; 221
    cdb2:	96 e6       	ldi	r25, 0x66	; 102
    cdb4:	0c 94 0b 72 	jmp	0xe416	; 0xe416 <fdevopen>
    cdb8:	08 95       	ret

0000cdba <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    cdba:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
    cdbc:	80 91 93 28 	lds	r24, 0x2893	; 0x802893 <stdio_base>
    cdc0:	90 91 94 28 	lds	r25, 0x2894	; 0x802894 <stdio_base+0x1>
    cdc4:	e0 91 91 28 	lds	r30, 0x2891	; 0x802891 <ptr_put>
    cdc8:	f0 91 92 28 	lds	r31, 0x2892	; 0x802892 <ptr_put+0x1>
    cdcc:	19 95       	eicall
    cdce:	99 23       	and	r25, r25
    cdd0:	1c f0       	brlt	.+6      	; 0xcdd8 <_write+0x1e>
		return -1;
	}
	return 1;
    cdd2:	81 e0       	ldi	r24, 0x01	; 1
    cdd4:	90 e0       	ldi	r25, 0x00	; 0
    cdd6:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
    cdd8:	8f ef       	ldi	r24, 0xFF	; 255
    cdda:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
    cddc:	08 95       	ret

0000cdde <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    cdde:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    cde2:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    cde4:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    cde6:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    cdea:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    cdec:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    cdf0:	08 95       	ret

0000cdf2 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    cdf2:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    cdf4:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    cdf6:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    cdf8:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    cdfa:	60 83       	st	Z, r22
	ret                             // Return to caller
    cdfc:	08 95       	ret

0000cdfe <vfprintf>:
    cdfe:	2f 92       	push	r2
    ce00:	3f 92       	push	r3
    ce02:	4f 92       	push	r4
    ce04:	5f 92       	push	r5
    ce06:	6f 92       	push	r6
    ce08:	7f 92       	push	r7
    ce0a:	8f 92       	push	r8
    ce0c:	9f 92       	push	r9
    ce0e:	af 92       	push	r10
    ce10:	bf 92       	push	r11
    ce12:	cf 92       	push	r12
    ce14:	df 92       	push	r13
    ce16:	ef 92       	push	r14
    ce18:	ff 92       	push	r15
    ce1a:	0f 93       	push	r16
    ce1c:	1f 93       	push	r17
    ce1e:	cf 93       	push	r28
    ce20:	df 93       	push	r29
    ce22:	cd b7       	in	r28, 0x3d	; 61
    ce24:	de b7       	in	r29, 0x3e	; 62
    ce26:	60 97       	sbiw	r28, 0x10	; 16
    ce28:	cd bf       	out	0x3d, r28	; 61
    ce2a:	de bf       	out	0x3e, r29	; 62
    ce2c:	7c 01       	movw	r14, r24
    ce2e:	1b 01       	movw	r2, r22
    ce30:	6a 01       	movw	r12, r20
    ce32:	fc 01       	movw	r30, r24
    ce34:	16 82       	std	Z+6, r1	; 0x06
    ce36:	17 82       	std	Z+7, r1	; 0x07
    ce38:	83 81       	ldd	r24, Z+3	; 0x03
    ce3a:	81 ff       	sbrs	r24, 1
    ce3c:	43 c3       	rjmp	.+1670   	; 0xd4c4 <vfprintf+0x6c6>
    ce3e:	9e 01       	movw	r18, r28
    ce40:	2f 5f       	subi	r18, 0xFF	; 255
    ce42:	3f 4f       	sbci	r19, 0xFF	; 255
    ce44:	39 01       	movw	r6, r18
    ce46:	f7 01       	movw	r30, r14
    ce48:	93 81       	ldd	r25, Z+3	; 0x03
    ce4a:	f1 01       	movw	r30, r2
    ce4c:	93 fd       	sbrc	r25, 3
    ce4e:	85 91       	lpm	r24, Z+
    ce50:	93 ff       	sbrs	r25, 3
    ce52:	81 91       	ld	r24, Z+
    ce54:	1f 01       	movw	r2, r30
    ce56:	88 23       	and	r24, r24
    ce58:	09 f4       	brne	.+2      	; 0xce5c <vfprintf+0x5e>
    ce5a:	30 c3       	rjmp	.+1632   	; 0xd4bc <vfprintf+0x6be>
    ce5c:	85 32       	cpi	r24, 0x25	; 37
    ce5e:	39 f4       	brne	.+14     	; 0xce6e <vfprintf+0x70>
    ce60:	93 fd       	sbrc	r25, 3
    ce62:	85 91       	lpm	r24, Z+
    ce64:	93 ff       	sbrs	r25, 3
    ce66:	81 91       	ld	r24, Z+
    ce68:	1f 01       	movw	r2, r30
    ce6a:	85 32       	cpi	r24, 0x25	; 37
    ce6c:	39 f4       	brne	.+14     	; 0xce7c <vfprintf+0x7e>
    ce6e:	b7 01       	movw	r22, r14
    ce70:	90 e0       	ldi	r25, 0x00	; 0
    ce72:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    ce76:	56 01       	movw	r10, r12
    ce78:	65 01       	movw	r12, r10
    ce7a:	e5 cf       	rjmp	.-54     	; 0xce46 <vfprintf+0x48>
    ce7c:	10 e0       	ldi	r17, 0x00	; 0
    ce7e:	51 2c       	mov	r5, r1
    ce80:	91 2c       	mov	r9, r1
    ce82:	ff e1       	ldi	r31, 0x1F	; 31
    ce84:	f9 15       	cp	r31, r9
    ce86:	d8 f0       	brcs	.+54     	; 0xcebe <vfprintf+0xc0>
    ce88:	8b 32       	cpi	r24, 0x2B	; 43
    ce8a:	79 f0       	breq	.+30     	; 0xceaa <vfprintf+0xac>
    ce8c:	38 f4       	brcc	.+14     	; 0xce9c <vfprintf+0x9e>
    ce8e:	80 32       	cpi	r24, 0x20	; 32
    ce90:	79 f0       	breq	.+30     	; 0xceb0 <vfprintf+0xb2>
    ce92:	83 32       	cpi	r24, 0x23	; 35
    ce94:	a1 f4       	brne	.+40     	; 0xcebe <vfprintf+0xc0>
    ce96:	f9 2d       	mov	r31, r9
    ce98:	f0 61       	ori	r31, 0x10	; 16
    ce9a:	2e c0       	rjmp	.+92     	; 0xcef8 <vfprintf+0xfa>
    ce9c:	8d 32       	cpi	r24, 0x2D	; 45
    ce9e:	61 f0       	breq	.+24     	; 0xceb8 <vfprintf+0xba>
    cea0:	80 33       	cpi	r24, 0x30	; 48
    cea2:	69 f4       	brne	.+26     	; 0xcebe <vfprintf+0xc0>
    cea4:	29 2d       	mov	r18, r9
    cea6:	21 60       	ori	r18, 0x01	; 1
    cea8:	2d c0       	rjmp	.+90     	; 0xcf04 <vfprintf+0x106>
    ceaa:	39 2d       	mov	r19, r9
    ceac:	32 60       	ori	r19, 0x02	; 2
    ceae:	93 2e       	mov	r9, r19
    ceb0:	89 2d       	mov	r24, r9
    ceb2:	84 60       	ori	r24, 0x04	; 4
    ceb4:	98 2e       	mov	r9, r24
    ceb6:	2a c0       	rjmp	.+84     	; 0xcf0c <vfprintf+0x10e>
    ceb8:	e9 2d       	mov	r30, r9
    ceba:	e8 60       	ori	r30, 0x08	; 8
    cebc:	15 c0       	rjmp	.+42     	; 0xcee8 <vfprintf+0xea>
    cebe:	97 fc       	sbrc	r9, 7
    cec0:	2d c0       	rjmp	.+90     	; 0xcf1c <vfprintf+0x11e>
    cec2:	20 ed       	ldi	r18, 0xD0	; 208
    cec4:	28 0f       	add	r18, r24
    cec6:	2a 30       	cpi	r18, 0x0A	; 10
    cec8:	88 f4       	brcc	.+34     	; 0xceec <vfprintf+0xee>
    ceca:	96 fe       	sbrs	r9, 6
    cecc:	06 c0       	rjmp	.+12     	; 0xceda <vfprintf+0xdc>
    cece:	3a e0       	ldi	r19, 0x0A	; 10
    ced0:	13 9f       	mul	r17, r19
    ced2:	20 0d       	add	r18, r0
    ced4:	11 24       	eor	r1, r1
    ced6:	12 2f       	mov	r17, r18
    ced8:	19 c0       	rjmp	.+50     	; 0xcf0c <vfprintf+0x10e>
    ceda:	8a e0       	ldi	r24, 0x0A	; 10
    cedc:	58 9e       	mul	r5, r24
    cede:	20 0d       	add	r18, r0
    cee0:	11 24       	eor	r1, r1
    cee2:	52 2e       	mov	r5, r18
    cee4:	e9 2d       	mov	r30, r9
    cee6:	e0 62       	ori	r30, 0x20	; 32
    cee8:	9e 2e       	mov	r9, r30
    ceea:	10 c0       	rjmp	.+32     	; 0xcf0c <vfprintf+0x10e>
    ceec:	8e 32       	cpi	r24, 0x2E	; 46
    ceee:	31 f4       	brne	.+12     	; 0xcefc <vfprintf+0xfe>
    cef0:	96 fc       	sbrc	r9, 6
    cef2:	e4 c2       	rjmp	.+1480   	; 0xd4bc <vfprintf+0x6be>
    cef4:	f9 2d       	mov	r31, r9
    cef6:	f0 64       	ori	r31, 0x40	; 64
    cef8:	9f 2e       	mov	r9, r31
    cefa:	08 c0       	rjmp	.+16     	; 0xcf0c <vfprintf+0x10e>
    cefc:	8c 36       	cpi	r24, 0x6C	; 108
    cefe:	21 f4       	brne	.+8      	; 0xcf08 <vfprintf+0x10a>
    cf00:	29 2d       	mov	r18, r9
    cf02:	20 68       	ori	r18, 0x80	; 128
    cf04:	92 2e       	mov	r9, r18
    cf06:	02 c0       	rjmp	.+4      	; 0xcf0c <vfprintf+0x10e>
    cf08:	88 36       	cpi	r24, 0x68	; 104
    cf0a:	41 f4       	brne	.+16     	; 0xcf1c <vfprintf+0x11e>
    cf0c:	f1 01       	movw	r30, r2
    cf0e:	93 fd       	sbrc	r25, 3
    cf10:	85 91       	lpm	r24, Z+
    cf12:	93 ff       	sbrs	r25, 3
    cf14:	81 91       	ld	r24, Z+
    cf16:	1f 01       	movw	r2, r30
    cf18:	81 11       	cpse	r24, r1
    cf1a:	b3 cf       	rjmp	.-154    	; 0xce82 <vfprintf+0x84>
    cf1c:	9b eb       	ldi	r25, 0xBB	; 187
    cf1e:	98 0f       	add	r25, r24
    cf20:	93 30       	cpi	r25, 0x03	; 3
    cf22:	20 f4       	brcc	.+8      	; 0xcf2c <vfprintf+0x12e>
    cf24:	99 2d       	mov	r25, r9
    cf26:	90 61       	ori	r25, 0x10	; 16
    cf28:	80 5e       	subi	r24, 0xE0	; 224
    cf2a:	07 c0       	rjmp	.+14     	; 0xcf3a <vfprintf+0x13c>
    cf2c:	9b e9       	ldi	r25, 0x9B	; 155
    cf2e:	98 0f       	add	r25, r24
    cf30:	93 30       	cpi	r25, 0x03	; 3
    cf32:	08 f0       	brcs	.+2      	; 0xcf36 <vfprintf+0x138>
    cf34:	66 c1       	rjmp	.+716    	; 0xd202 <vfprintf+0x404>
    cf36:	99 2d       	mov	r25, r9
    cf38:	9f 7e       	andi	r25, 0xEF	; 239
    cf3a:	96 ff       	sbrs	r25, 6
    cf3c:	16 e0       	ldi	r17, 0x06	; 6
    cf3e:	9f 73       	andi	r25, 0x3F	; 63
    cf40:	99 2e       	mov	r9, r25
    cf42:	85 36       	cpi	r24, 0x65	; 101
    cf44:	19 f4       	brne	.+6      	; 0xcf4c <vfprintf+0x14e>
    cf46:	90 64       	ori	r25, 0x40	; 64
    cf48:	99 2e       	mov	r9, r25
    cf4a:	08 c0       	rjmp	.+16     	; 0xcf5c <vfprintf+0x15e>
    cf4c:	86 36       	cpi	r24, 0x66	; 102
    cf4e:	21 f4       	brne	.+8      	; 0xcf58 <vfprintf+0x15a>
    cf50:	39 2f       	mov	r19, r25
    cf52:	30 68       	ori	r19, 0x80	; 128
    cf54:	93 2e       	mov	r9, r19
    cf56:	02 c0       	rjmp	.+4      	; 0xcf5c <vfprintf+0x15e>
    cf58:	11 11       	cpse	r17, r1
    cf5a:	11 50       	subi	r17, 0x01	; 1
    cf5c:	97 fe       	sbrs	r9, 7
    cf5e:	07 c0       	rjmp	.+14     	; 0xcf6e <vfprintf+0x170>
    cf60:	1c 33       	cpi	r17, 0x3C	; 60
    cf62:	50 f4       	brcc	.+20     	; 0xcf78 <vfprintf+0x17a>
    cf64:	44 24       	eor	r4, r4
    cf66:	43 94       	inc	r4
    cf68:	41 0e       	add	r4, r17
    cf6a:	27 e0       	ldi	r18, 0x07	; 7
    cf6c:	0b c0       	rjmp	.+22     	; 0xcf84 <vfprintf+0x186>
    cf6e:	18 30       	cpi	r17, 0x08	; 8
    cf70:	38 f0       	brcs	.+14     	; 0xcf80 <vfprintf+0x182>
    cf72:	27 e0       	ldi	r18, 0x07	; 7
    cf74:	17 e0       	ldi	r17, 0x07	; 7
    cf76:	05 c0       	rjmp	.+10     	; 0xcf82 <vfprintf+0x184>
    cf78:	27 e0       	ldi	r18, 0x07	; 7
    cf7a:	9c e3       	ldi	r25, 0x3C	; 60
    cf7c:	49 2e       	mov	r4, r25
    cf7e:	02 c0       	rjmp	.+4      	; 0xcf84 <vfprintf+0x186>
    cf80:	21 2f       	mov	r18, r17
    cf82:	41 2c       	mov	r4, r1
    cf84:	56 01       	movw	r10, r12
    cf86:	84 e0       	ldi	r24, 0x04	; 4
    cf88:	a8 0e       	add	r10, r24
    cf8a:	b1 1c       	adc	r11, r1
    cf8c:	f6 01       	movw	r30, r12
    cf8e:	60 81       	ld	r22, Z
    cf90:	71 81       	ldd	r23, Z+1	; 0x01
    cf92:	82 81       	ldd	r24, Z+2	; 0x02
    cf94:	93 81       	ldd	r25, Z+3	; 0x03
    cf96:	04 2d       	mov	r16, r4
    cf98:	a3 01       	movw	r20, r6
    cf9a:	0e 94 b9 70 	call	0xe172	; 0xe172 <__ftoa_engine>
    cf9e:	6c 01       	movw	r12, r24
    cfa0:	f9 81       	ldd	r31, Y+1	; 0x01
    cfa2:	fc 87       	std	Y+12, r31	; 0x0c
    cfa4:	f0 ff       	sbrs	r31, 0
    cfa6:	02 c0       	rjmp	.+4      	; 0xcfac <vfprintf+0x1ae>
    cfa8:	f3 ff       	sbrs	r31, 3
    cfaa:	06 c0       	rjmp	.+12     	; 0xcfb8 <vfprintf+0x1ba>
    cfac:	91 fc       	sbrc	r9, 1
    cfae:	06 c0       	rjmp	.+12     	; 0xcfbc <vfprintf+0x1be>
    cfb0:	92 fe       	sbrs	r9, 2
    cfb2:	06 c0       	rjmp	.+12     	; 0xcfc0 <vfprintf+0x1c2>
    cfb4:	00 e2       	ldi	r16, 0x20	; 32
    cfb6:	05 c0       	rjmp	.+10     	; 0xcfc2 <vfprintf+0x1c4>
    cfb8:	0d e2       	ldi	r16, 0x2D	; 45
    cfba:	03 c0       	rjmp	.+6      	; 0xcfc2 <vfprintf+0x1c4>
    cfbc:	0b e2       	ldi	r16, 0x2B	; 43
    cfbe:	01 c0       	rjmp	.+2      	; 0xcfc2 <vfprintf+0x1c4>
    cfc0:	00 e0       	ldi	r16, 0x00	; 0
    cfc2:	8c 85       	ldd	r24, Y+12	; 0x0c
    cfc4:	8c 70       	andi	r24, 0x0C	; 12
    cfc6:	19 f0       	breq	.+6      	; 0xcfce <vfprintf+0x1d0>
    cfc8:	01 11       	cpse	r16, r1
    cfca:	5a c2       	rjmp	.+1204   	; 0xd480 <vfprintf+0x682>
    cfcc:	97 c2       	rjmp	.+1326   	; 0xd4fc <vfprintf+0x6fe>
    cfce:	97 fe       	sbrs	r9, 7
    cfd0:	10 c0       	rjmp	.+32     	; 0xcff2 <vfprintf+0x1f4>
    cfd2:	4c 0c       	add	r4, r12
    cfd4:	fc 85       	ldd	r31, Y+12	; 0x0c
    cfd6:	f4 ff       	sbrs	r31, 4
    cfd8:	04 c0       	rjmp	.+8      	; 0xcfe2 <vfprintf+0x1e4>
    cfda:	8a 81       	ldd	r24, Y+2	; 0x02
    cfdc:	81 33       	cpi	r24, 0x31	; 49
    cfde:	09 f4       	brne	.+2      	; 0xcfe2 <vfprintf+0x1e4>
    cfe0:	4a 94       	dec	r4
    cfe2:	14 14       	cp	r1, r4
    cfe4:	74 f5       	brge	.+92     	; 0xd042 <vfprintf+0x244>
    cfe6:	28 e0       	ldi	r18, 0x08	; 8
    cfe8:	24 15       	cp	r18, r4
    cfea:	78 f5       	brcc	.+94     	; 0xd04a <vfprintf+0x24c>
    cfec:	88 e0       	ldi	r24, 0x08	; 8
    cfee:	48 2e       	mov	r4, r24
    cff0:	2c c0       	rjmp	.+88     	; 0xd04a <vfprintf+0x24c>
    cff2:	96 fc       	sbrc	r9, 6
    cff4:	2a c0       	rjmp	.+84     	; 0xd04a <vfprintf+0x24c>
    cff6:	81 2f       	mov	r24, r17
    cff8:	90 e0       	ldi	r25, 0x00	; 0
    cffa:	8c 15       	cp	r24, r12
    cffc:	9d 05       	cpc	r25, r13
    cffe:	9c f0       	brlt	.+38     	; 0xd026 <vfprintf+0x228>
    d000:	3c ef       	ldi	r19, 0xFC	; 252
    d002:	c3 16       	cp	r12, r19
    d004:	3f ef       	ldi	r19, 0xFF	; 255
    d006:	d3 06       	cpc	r13, r19
    d008:	74 f0       	brlt	.+28     	; 0xd026 <vfprintf+0x228>
    d00a:	89 2d       	mov	r24, r9
    d00c:	80 68       	ori	r24, 0x80	; 128
    d00e:	98 2e       	mov	r9, r24
    d010:	0a c0       	rjmp	.+20     	; 0xd026 <vfprintf+0x228>
    d012:	e2 e0       	ldi	r30, 0x02	; 2
    d014:	f0 e0       	ldi	r31, 0x00	; 0
    d016:	ec 0f       	add	r30, r28
    d018:	fd 1f       	adc	r31, r29
    d01a:	e1 0f       	add	r30, r17
    d01c:	f1 1d       	adc	r31, r1
    d01e:	80 81       	ld	r24, Z
    d020:	80 33       	cpi	r24, 0x30	; 48
    d022:	19 f4       	brne	.+6      	; 0xd02a <vfprintf+0x22c>
    d024:	11 50       	subi	r17, 0x01	; 1
    d026:	11 11       	cpse	r17, r1
    d028:	f4 cf       	rjmp	.-24     	; 0xd012 <vfprintf+0x214>
    d02a:	97 fe       	sbrs	r9, 7
    d02c:	0e c0       	rjmp	.+28     	; 0xd04a <vfprintf+0x24c>
    d02e:	44 24       	eor	r4, r4
    d030:	43 94       	inc	r4
    d032:	41 0e       	add	r4, r17
    d034:	81 2f       	mov	r24, r17
    d036:	90 e0       	ldi	r25, 0x00	; 0
    d038:	c8 16       	cp	r12, r24
    d03a:	d9 06       	cpc	r13, r25
    d03c:	2c f4       	brge	.+10     	; 0xd048 <vfprintf+0x24a>
    d03e:	1c 19       	sub	r17, r12
    d040:	04 c0       	rjmp	.+8      	; 0xd04a <vfprintf+0x24c>
    d042:	44 24       	eor	r4, r4
    d044:	43 94       	inc	r4
    d046:	01 c0       	rjmp	.+2      	; 0xd04a <vfprintf+0x24c>
    d048:	10 e0       	ldi	r17, 0x00	; 0
    d04a:	97 fe       	sbrs	r9, 7
    d04c:	06 c0       	rjmp	.+12     	; 0xd05a <vfprintf+0x25c>
    d04e:	1c 14       	cp	r1, r12
    d050:	1d 04       	cpc	r1, r13
    d052:	34 f4       	brge	.+12     	; 0xd060 <vfprintf+0x262>
    d054:	c6 01       	movw	r24, r12
    d056:	01 96       	adiw	r24, 0x01	; 1
    d058:	05 c0       	rjmp	.+10     	; 0xd064 <vfprintf+0x266>
    d05a:	85 e0       	ldi	r24, 0x05	; 5
    d05c:	90 e0       	ldi	r25, 0x00	; 0
    d05e:	02 c0       	rjmp	.+4      	; 0xd064 <vfprintf+0x266>
    d060:	81 e0       	ldi	r24, 0x01	; 1
    d062:	90 e0       	ldi	r25, 0x00	; 0
    d064:	01 11       	cpse	r16, r1
    d066:	01 96       	adiw	r24, 0x01	; 1
    d068:	11 23       	and	r17, r17
    d06a:	31 f0       	breq	.+12     	; 0xd078 <vfprintf+0x27a>
    d06c:	21 2f       	mov	r18, r17
    d06e:	30 e0       	ldi	r19, 0x00	; 0
    d070:	2f 5f       	subi	r18, 0xFF	; 255
    d072:	3f 4f       	sbci	r19, 0xFF	; 255
    d074:	82 0f       	add	r24, r18
    d076:	93 1f       	adc	r25, r19
    d078:	25 2d       	mov	r18, r5
    d07a:	30 e0       	ldi	r19, 0x00	; 0
    d07c:	82 17       	cp	r24, r18
    d07e:	93 07       	cpc	r25, r19
    d080:	14 f4       	brge	.+4      	; 0xd086 <vfprintf+0x288>
    d082:	58 1a       	sub	r5, r24
    d084:	01 c0       	rjmp	.+2      	; 0xd088 <vfprintf+0x28a>
    d086:	51 2c       	mov	r5, r1
    d088:	89 2d       	mov	r24, r9
    d08a:	89 70       	andi	r24, 0x09	; 9
    d08c:	49 f4       	brne	.+18     	; 0xd0a0 <vfprintf+0x2a2>
    d08e:	55 20       	and	r5, r5
    d090:	39 f0       	breq	.+14     	; 0xd0a0 <vfprintf+0x2a2>
    d092:	b7 01       	movw	r22, r14
    d094:	80 e2       	ldi	r24, 0x20	; 32
    d096:	90 e0       	ldi	r25, 0x00	; 0
    d098:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d09c:	5a 94       	dec	r5
    d09e:	f7 cf       	rjmp	.-18     	; 0xd08e <vfprintf+0x290>
    d0a0:	00 23       	and	r16, r16
    d0a2:	29 f0       	breq	.+10     	; 0xd0ae <vfprintf+0x2b0>
    d0a4:	b7 01       	movw	r22, r14
    d0a6:	80 2f       	mov	r24, r16
    d0a8:	90 e0       	ldi	r25, 0x00	; 0
    d0aa:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d0ae:	93 fc       	sbrc	r9, 3
    d0b0:	09 c0       	rjmp	.+18     	; 0xd0c4 <vfprintf+0x2c6>
    d0b2:	55 20       	and	r5, r5
    d0b4:	39 f0       	breq	.+14     	; 0xd0c4 <vfprintf+0x2c6>
    d0b6:	b7 01       	movw	r22, r14
    d0b8:	80 e3       	ldi	r24, 0x30	; 48
    d0ba:	90 e0       	ldi	r25, 0x00	; 0
    d0bc:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d0c0:	5a 94       	dec	r5
    d0c2:	f7 cf       	rjmp	.-18     	; 0xd0b2 <vfprintf+0x2b4>
    d0c4:	97 fe       	sbrs	r9, 7
    d0c6:	4c c0       	rjmp	.+152    	; 0xd160 <vfprintf+0x362>
    d0c8:	46 01       	movw	r8, r12
    d0ca:	d7 fe       	sbrs	r13, 7
    d0cc:	02 c0       	rjmp	.+4      	; 0xd0d2 <vfprintf+0x2d4>
    d0ce:	81 2c       	mov	r8, r1
    d0d0:	91 2c       	mov	r9, r1
    d0d2:	c6 01       	movw	r24, r12
    d0d4:	88 19       	sub	r24, r8
    d0d6:	99 09       	sbc	r25, r9
    d0d8:	f3 01       	movw	r30, r6
    d0da:	e8 0f       	add	r30, r24
    d0dc:	f9 1f       	adc	r31, r25
    d0de:	ed 87       	std	Y+13, r30	; 0x0d
    d0e0:	fe 87       	std	Y+14, r31	; 0x0e
    d0e2:	96 01       	movw	r18, r12
    d0e4:	24 19       	sub	r18, r4
    d0e6:	31 09       	sbc	r19, r1
    d0e8:	2f 87       	std	Y+15, r18	; 0x0f
    d0ea:	38 8b       	std	Y+16, r19	; 0x10
    d0ec:	01 2f       	mov	r16, r17
    d0ee:	10 e0       	ldi	r17, 0x00	; 0
    d0f0:	11 95       	neg	r17
    d0f2:	01 95       	neg	r16
    d0f4:	11 09       	sbc	r17, r1
    d0f6:	3f ef       	ldi	r19, 0xFF	; 255
    d0f8:	83 16       	cp	r8, r19
    d0fa:	93 06       	cpc	r9, r19
    d0fc:	29 f4       	brne	.+10     	; 0xd108 <vfprintf+0x30a>
    d0fe:	b7 01       	movw	r22, r14
    d100:	8e e2       	ldi	r24, 0x2E	; 46
    d102:	90 e0       	ldi	r25, 0x00	; 0
    d104:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d108:	c8 14       	cp	r12, r8
    d10a:	d9 04       	cpc	r13, r9
    d10c:	4c f0       	brlt	.+18     	; 0xd120 <vfprintf+0x322>
    d10e:	8f 85       	ldd	r24, Y+15	; 0x0f
    d110:	98 89       	ldd	r25, Y+16	; 0x10
    d112:	88 15       	cp	r24, r8
    d114:	99 05       	cpc	r25, r9
    d116:	24 f4       	brge	.+8      	; 0xd120 <vfprintf+0x322>
    d118:	ed 85       	ldd	r30, Y+13	; 0x0d
    d11a:	fe 85       	ldd	r31, Y+14	; 0x0e
    d11c:	81 81       	ldd	r24, Z+1	; 0x01
    d11e:	01 c0       	rjmp	.+2      	; 0xd122 <vfprintf+0x324>
    d120:	80 e3       	ldi	r24, 0x30	; 48
    d122:	f1 e0       	ldi	r31, 0x01	; 1
    d124:	8f 1a       	sub	r8, r31
    d126:	91 08       	sbc	r9, r1
    d128:	2d 85       	ldd	r18, Y+13	; 0x0d
    d12a:	3e 85       	ldd	r19, Y+14	; 0x0e
    d12c:	2f 5f       	subi	r18, 0xFF	; 255
    d12e:	3f 4f       	sbci	r19, 0xFF	; 255
    d130:	2d 87       	std	Y+13, r18	; 0x0d
    d132:	3e 87       	std	Y+14, r19	; 0x0e
    d134:	80 16       	cp	r8, r16
    d136:	91 06       	cpc	r9, r17
    d138:	2c f0       	brlt	.+10     	; 0xd144 <vfprintf+0x346>
    d13a:	b7 01       	movw	r22, r14
    d13c:	90 e0       	ldi	r25, 0x00	; 0
    d13e:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d142:	d9 cf       	rjmp	.-78     	; 0xd0f6 <vfprintf+0x2f8>
    d144:	c8 14       	cp	r12, r8
    d146:	d9 04       	cpc	r13, r9
    d148:	41 f4       	brne	.+16     	; 0xd15a <vfprintf+0x35c>
    d14a:	9a 81       	ldd	r25, Y+2	; 0x02
    d14c:	96 33       	cpi	r25, 0x36	; 54
    d14e:	20 f4       	brcc	.+8      	; 0xd158 <vfprintf+0x35a>
    d150:	95 33       	cpi	r25, 0x35	; 53
    d152:	19 f4       	brne	.+6      	; 0xd15a <vfprintf+0x35c>
    d154:	3c 85       	ldd	r19, Y+12	; 0x0c
    d156:	34 ff       	sbrs	r19, 4
    d158:	81 e3       	ldi	r24, 0x31	; 49
    d15a:	b7 01       	movw	r22, r14
    d15c:	90 e0       	ldi	r25, 0x00	; 0
    d15e:	4e c0       	rjmp	.+156    	; 0xd1fc <vfprintf+0x3fe>
    d160:	8a 81       	ldd	r24, Y+2	; 0x02
    d162:	81 33       	cpi	r24, 0x31	; 49
    d164:	19 f0       	breq	.+6      	; 0xd16c <vfprintf+0x36e>
    d166:	9c 85       	ldd	r25, Y+12	; 0x0c
    d168:	9f 7e       	andi	r25, 0xEF	; 239
    d16a:	9c 87       	std	Y+12, r25	; 0x0c
    d16c:	b7 01       	movw	r22, r14
    d16e:	90 e0       	ldi	r25, 0x00	; 0
    d170:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d174:	11 11       	cpse	r17, r1
    d176:	05 c0       	rjmp	.+10     	; 0xd182 <vfprintf+0x384>
    d178:	94 fc       	sbrc	r9, 4
    d17a:	18 c0       	rjmp	.+48     	; 0xd1ac <vfprintf+0x3ae>
    d17c:	85 e6       	ldi	r24, 0x65	; 101
    d17e:	90 e0       	ldi	r25, 0x00	; 0
    d180:	17 c0       	rjmp	.+46     	; 0xd1b0 <vfprintf+0x3b2>
    d182:	b7 01       	movw	r22, r14
    d184:	8e e2       	ldi	r24, 0x2E	; 46
    d186:	90 e0       	ldi	r25, 0x00	; 0
    d188:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d18c:	1e 5f       	subi	r17, 0xFE	; 254
    d18e:	82 e0       	ldi	r24, 0x02	; 2
    d190:	01 e0       	ldi	r16, 0x01	; 1
    d192:	08 0f       	add	r16, r24
    d194:	f3 01       	movw	r30, r6
    d196:	e8 0f       	add	r30, r24
    d198:	f1 1d       	adc	r31, r1
    d19a:	80 81       	ld	r24, Z
    d19c:	b7 01       	movw	r22, r14
    d19e:	90 e0       	ldi	r25, 0x00	; 0
    d1a0:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d1a4:	80 2f       	mov	r24, r16
    d1a6:	01 13       	cpse	r16, r17
    d1a8:	f3 cf       	rjmp	.-26     	; 0xd190 <vfprintf+0x392>
    d1aa:	e6 cf       	rjmp	.-52     	; 0xd178 <vfprintf+0x37a>
    d1ac:	85 e4       	ldi	r24, 0x45	; 69
    d1ae:	90 e0       	ldi	r25, 0x00	; 0
    d1b0:	b7 01       	movw	r22, r14
    d1b2:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d1b6:	d7 fc       	sbrc	r13, 7
    d1b8:	06 c0       	rjmp	.+12     	; 0xd1c6 <vfprintf+0x3c8>
    d1ba:	c1 14       	cp	r12, r1
    d1bc:	d1 04       	cpc	r13, r1
    d1be:	41 f4       	brne	.+16     	; 0xd1d0 <vfprintf+0x3d2>
    d1c0:	ec 85       	ldd	r30, Y+12	; 0x0c
    d1c2:	e4 ff       	sbrs	r30, 4
    d1c4:	05 c0       	rjmp	.+10     	; 0xd1d0 <vfprintf+0x3d2>
    d1c6:	d1 94       	neg	r13
    d1c8:	c1 94       	neg	r12
    d1ca:	d1 08       	sbc	r13, r1
    d1cc:	8d e2       	ldi	r24, 0x2D	; 45
    d1ce:	01 c0       	rjmp	.+2      	; 0xd1d2 <vfprintf+0x3d4>
    d1d0:	8b e2       	ldi	r24, 0x2B	; 43
    d1d2:	b7 01       	movw	r22, r14
    d1d4:	90 e0       	ldi	r25, 0x00	; 0
    d1d6:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d1da:	80 e3       	ldi	r24, 0x30	; 48
    d1dc:	2a e0       	ldi	r18, 0x0A	; 10
    d1de:	c2 16       	cp	r12, r18
    d1e0:	d1 04       	cpc	r13, r1
    d1e2:	2c f0       	brlt	.+10     	; 0xd1ee <vfprintf+0x3f0>
    d1e4:	8f 5f       	subi	r24, 0xFF	; 255
    d1e6:	fa e0       	ldi	r31, 0x0A	; 10
    d1e8:	cf 1a       	sub	r12, r31
    d1ea:	d1 08       	sbc	r13, r1
    d1ec:	f7 cf       	rjmp	.-18     	; 0xd1dc <vfprintf+0x3de>
    d1ee:	b7 01       	movw	r22, r14
    d1f0:	90 e0       	ldi	r25, 0x00	; 0
    d1f2:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d1f6:	b7 01       	movw	r22, r14
    d1f8:	c6 01       	movw	r24, r12
    d1fa:	c0 96       	adiw	r24, 0x30	; 48
    d1fc:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d200:	54 c1       	rjmp	.+680    	; 0xd4aa <vfprintf+0x6ac>
    d202:	83 36       	cpi	r24, 0x63	; 99
    d204:	31 f0       	breq	.+12     	; 0xd212 <vfprintf+0x414>
    d206:	83 37       	cpi	r24, 0x73	; 115
    d208:	79 f0       	breq	.+30     	; 0xd228 <vfprintf+0x42a>
    d20a:	83 35       	cpi	r24, 0x53	; 83
    d20c:	09 f0       	breq	.+2      	; 0xd210 <vfprintf+0x412>
    d20e:	56 c0       	rjmp	.+172    	; 0xd2bc <vfprintf+0x4be>
    d210:	20 c0       	rjmp	.+64     	; 0xd252 <vfprintf+0x454>
    d212:	56 01       	movw	r10, r12
    d214:	32 e0       	ldi	r19, 0x02	; 2
    d216:	a3 0e       	add	r10, r19
    d218:	b1 1c       	adc	r11, r1
    d21a:	f6 01       	movw	r30, r12
    d21c:	80 81       	ld	r24, Z
    d21e:	89 83       	std	Y+1, r24	; 0x01
    d220:	01 e0       	ldi	r16, 0x01	; 1
    d222:	10 e0       	ldi	r17, 0x00	; 0
    d224:	63 01       	movw	r12, r6
    d226:	12 c0       	rjmp	.+36     	; 0xd24c <vfprintf+0x44e>
    d228:	56 01       	movw	r10, r12
    d22a:	f2 e0       	ldi	r31, 0x02	; 2
    d22c:	af 0e       	add	r10, r31
    d22e:	b1 1c       	adc	r11, r1
    d230:	f6 01       	movw	r30, r12
    d232:	c0 80       	ld	r12, Z
    d234:	d1 80       	ldd	r13, Z+1	; 0x01
    d236:	96 fe       	sbrs	r9, 6
    d238:	03 c0       	rjmp	.+6      	; 0xd240 <vfprintf+0x442>
    d23a:	61 2f       	mov	r22, r17
    d23c:	70 e0       	ldi	r23, 0x00	; 0
    d23e:	02 c0       	rjmp	.+4      	; 0xd244 <vfprintf+0x446>
    d240:	6f ef       	ldi	r22, 0xFF	; 255
    d242:	7f ef       	ldi	r23, 0xFF	; 255
    d244:	c6 01       	movw	r24, r12
    d246:	0e 94 e3 71 	call	0xe3c6	; 0xe3c6 <strnlen>
    d24a:	8c 01       	movw	r16, r24
    d24c:	f9 2d       	mov	r31, r9
    d24e:	ff 77       	andi	r31, 0x7F	; 127
    d250:	14 c0       	rjmp	.+40     	; 0xd27a <vfprintf+0x47c>
    d252:	56 01       	movw	r10, r12
    d254:	22 e0       	ldi	r18, 0x02	; 2
    d256:	a2 0e       	add	r10, r18
    d258:	b1 1c       	adc	r11, r1
    d25a:	f6 01       	movw	r30, r12
    d25c:	c0 80       	ld	r12, Z
    d25e:	d1 80       	ldd	r13, Z+1	; 0x01
    d260:	96 fe       	sbrs	r9, 6
    d262:	03 c0       	rjmp	.+6      	; 0xd26a <vfprintf+0x46c>
    d264:	61 2f       	mov	r22, r17
    d266:	70 e0       	ldi	r23, 0x00	; 0
    d268:	02 c0       	rjmp	.+4      	; 0xd26e <vfprintf+0x470>
    d26a:	6f ef       	ldi	r22, 0xFF	; 255
    d26c:	7f ef       	ldi	r23, 0xFF	; 255
    d26e:	c6 01       	movw	r24, r12
    d270:	0e 94 b7 71 	call	0xe36e	; 0xe36e <strnlen_P>
    d274:	8c 01       	movw	r16, r24
    d276:	f9 2d       	mov	r31, r9
    d278:	f0 68       	ori	r31, 0x80	; 128
    d27a:	9f 2e       	mov	r9, r31
    d27c:	f3 fd       	sbrc	r31, 3
    d27e:	1a c0       	rjmp	.+52     	; 0xd2b4 <vfprintf+0x4b6>
    d280:	85 2d       	mov	r24, r5
    d282:	90 e0       	ldi	r25, 0x00	; 0
    d284:	08 17       	cp	r16, r24
    d286:	19 07       	cpc	r17, r25
    d288:	a8 f4       	brcc	.+42     	; 0xd2b4 <vfprintf+0x4b6>
    d28a:	b7 01       	movw	r22, r14
    d28c:	80 e2       	ldi	r24, 0x20	; 32
    d28e:	90 e0       	ldi	r25, 0x00	; 0
    d290:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d294:	5a 94       	dec	r5
    d296:	f4 cf       	rjmp	.-24     	; 0xd280 <vfprintf+0x482>
    d298:	f6 01       	movw	r30, r12
    d29a:	97 fc       	sbrc	r9, 7
    d29c:	85 91       	lpm	r24, Z+
    d29e:	97 fe       	sbrs	r9, 7
    d2a0:	81 91       	ld	r24, Z+
    d2a2:	6f 01       	movw	r12, r30
    d2a4:	b7 01       	movw	r22, r14
    d2a6:	90 e0       	ldi	r25, 0x00	; 0
    d2a8:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d2ac:	51 10       	cpse	r5, r1
    d2ae:	5a 94       	dec	r5
    d2b0:	01 50       	subi	r16, 0x01	; 1
    d2b2:	11 09       	sbc	r17, r1
    d2b4:	01 15       	cp	r16, r1
    d2b6:	11 05       	cpc	r17, r1
    d2b8:	79 f7       	brne	.-34     	; 0xd298 <vfprintf+0x49a>
    d2ba:	f7 c0       	rjmp	.+494    	; 0xd4aa <vfprintf+0x6ac>
    d2bc:	84 36       	cpi	r24, 0x64	; 100
    d2be:	11 f0       	breq	.+4      	; 0xd2c4 <vfprintf+0x4c6>
    d2c0:	89 36       	cpi	r24, 0x69	; 105
    d2c2:	61 f5       	brne	.+88     	; 0xd31c <vfprintf+0x51e>
    d2c4:	56 01       	movw	r10, r12
    d2c6:	97 fe       	sbrs	r9, 7
    d2c8:	09 c0       	rjmp	.+18     	; 0xd2dc <vfprintf+0x4de>
    d2ca:	24 e0       	ldi	r18, 0x04	; 4
    d2cc:	a2 0e       	add	r10, r18
    d2ce:	b1 1c       	adc	r11, r1
    d2d0:	f6 01       	movw	r30, r12
    d2d2:	60 81       	ld	r22, Z
    d2d4:	71 81       	ldd	r23, Z+1	; 0x01
    d2d6:	82 81       	ldd	r24, Z+2	; 0x02
    d2d8:	93 81       	ldd	r25, Z+3	; 0x03
    d2da:	0a c0       	rjmp	.+20     	; 0xd2f0 <vfprintf+0x4f2>
    d2dc:	f2 e0       	ldi	r31, 0x02	; 2
    d2de:	af 0e       	add	r10, r31
    d2e0:	b1 1c       	adc	r11, r1
    d2e2:	f6 01       	movw	r30, r12
    d2e4:	60 81       	ld	r22, Z
    d2e6:	71 81       	ldd	r23, Z+1	; 0x01
    d2e8:	07 2e       	mov	r0, r23
    d2ea:	00 0c       	add	r0, r0
    d2ec:	88 0b       	sbc	r24, r24
    d2ee:	99 0b       	sbc	r25, r25
    d2f0:	f9 2d       	mov	r31, r9
    d2f2:	ff 76       	andi	r31, 0x6F	; 111
    d2f4:	9f 2e       	mov	r9, r31
    d2f6:	97 ff       	sbrs	r25, 7
    d2f8:	09 c0       	rjmp	.+18     	; 0xd30c <vfprintf+0x50e>
    d2fa:	90 95       	com	r25
    d2fc:	80 95       	com	r24
    d2fe:	70 95       	com	r23
    d300:	61 95       	neg	r22
    d302:	7f 4f       	sbci	r23, 0xFF	; 255
    d304:	8f 4f       	sbci	r24, 0xFF	; 255
    d306:	9f 4f       	sbci	r25, 0xFF	; 255
    d308:	f0 68       	ori	r31, 0x80	; 128
    d30a:	9f 2e       	mov	r9, r31
    d30c:	2a e0       	ldi	r18, 0x0A	; 10
    d30e:	30 e0       	ldi	r19, 0x00	; 0
    d310:	a3 01       	movw	r20, r6
    d312:	0e 94 f1 72 	call	0xe5e2	; 0xe5e2 <__ultoa_invert>
    d316:	c8 2e       	mov	r12, r24
    d318:	c6 18       	sub	r12, r6
    d31a:	3f c0       	rjmp	.+126    	; 0xd39a <vfprintf+0x59c>
    d31c:	09 2d       	mov	r16, r9
    d31e:	85 37       	cpi	r24, 0x75	; 117
    d320:	21 f4       	brne	.+8      	; 0xd32a <vfprintf+0x52c>
    d322:	0f 7e       	andi	r16, 0xEF	; 239
    d324:	2a e0       	ldi	r18, 0x0A	; 10
    d326:	30 e0       	ldi	r19, 0x00	; 0
    d328:	1d c0       	rjmp	.+58     	; 0xd364 <vfprintf+0x566>
    d32a:	09 7f       	andi	r16, 0xF9	; 249
    d32c:	8f 36       	cpi	r24, 0x6F	; 111
    d32e:	91 f0       	breq	.+36     	; 0xd354 <vfprintf+0x556>
    d330:	18 f4       	brcc	.+6      	; 0xd338 <vfprintf+0x53a>
    d332:	88 35       	cpi	r24, 0x58	; 88
    d334:	59 f0       	breq	.+22     	; 0xd34c <vfprintf+0x54e>
    d336:	c2 c0       	rjmp	.+388    	; 0xd4bc <vfprintf+0x6be>
    d338:	80 37       	cpi	r24, 0x70	; 112
    d33a:	19 f0       	breq	.+6      	; 0xd342 <vfprintf+0x544>
    d33c:	88 37       	cpi	r24, 0x78	; 120
    d33e:	11 f0       	breq	.+4      	; 0xd344 <vfprintf+0x546>
    d340:	bd c0       	rjmp	.+378    	; 0xd4bc <vfprintf+0x6be>
    d342:	00 61       	ori	r16, 0x10	; 16
    d344:	04 ff       	sbrs	r16, 4
    d346:	09 c0       	rjmp	.+18     	; 0xd35a <vfprintf+0x55c>
    d348:	04 60       	ori	r16, 0x04	; 4
    d34a:	07 c0       	rjmp	.+14     	; 0xd35a <vfprintf+0x55c>
    d34c:	94 fe       	sbrs	r9, 4
    d34e:	08 c0       	rjmp	.+16     	; 0xd360 <vfprintf+0x562>
    d350:	06 60       	ori	r16, 0x06	; 6
    d352:	06 c0       	rjmp	.+12     	; 0xd360 <vfprintf+0x562>
    d354:	28 e0       	ldi	r18, 0x08	; 8
    d356:	30 e0       	ldi	r19, 0x00	; 0
    d358:	05 c0       	rjmp	.+10     	; 0xd364 <vfprintf+0x566>
    d35a:	20 e1       	ldi	r18, 0x10	; 16
    d35c:	30 e0       	ldi	r19, 0x00	; 0
    d35e:	02 c0       	rjmp	.+4      	; 0xd364 <vfprintf+0x566>
    d360:	20 e1       	ldi	r18, 0x10	; 16
    d362:	32 e0       	ldi	r19, 0x02	; 2
    d364:	56 01       	movw	r10, r12
    d366:	07 ff       	sbrs	r16, 7
    d368:	09 c0       	rjmp	.+18     	; 0xd37c <vfprintf+0x57e>
    d36a:	84 e0       	ldi	r24, 0x04	; 4
    d36c:	a8 0e       	add	r10, r24
    d36e:	b1 1c       	adc	r11, r1
    d370:	f6 01       	movw	r30, r12
    d372:	60 81       	ld	r22, Z
    d374:	71 81       	ldd	r23, Z+1	; 0x01
    d376:	82 81       	ldd	r24, Z+2	; 0x02
    d378:	93 81       	ldd	r25, Z+3	; 0x03
    d37a:	08 c0       	rjmp	.+16     	; 0xd38c <vfprintf+0x58e>
    d37c:	f2 e0       	ldi	r31, 0x02	; 2
    d37e:	af 0e       	add	r10, r31
    d380:	b1 1c       	adc	r11, r1
    d382:	f6 01       	movw	r30, r12
    d384:	60 81       	ld	r22, Z
    d386:	71 81       	ldd	r23, Z+1	; 0x01
    d388:	80 e0       	ldi	r24, 0x00	; 0
    d38a:	90 e0       	ldi	r25, 0x00	; 0
    d38c:	a3 01       	movw	r20, r6
    d38e:	0e 94 f1 72 	call	0xe5e2	; 0xe5e2 <__ultoa_invert>
    d392:	c8 2e       	mov	r12, r24
    d394:	c6 18       	sub	r12, r6
    d396:	0f 77       	andi	r16, 0x7F	; 127
    d398:	90 2e       	mov	r9, r16
    d39a:	96 fe       	sbrs	r9, 6
    d39c:	0b c0       	rjmp	.+22     	; 0xd3b4 <vfprintf+0x5b6>
    d39e:	09 2d       	mov	r16, r9
    d3a0:	0e 7f       	andi	r16, 0xFE	; 254
    d3a2:	c1 16       	cp	r12, r17
    d3a4:	50 f4       	brcc	.+20     	; 0xd3ba <vfprintf+0x5bc>
    d3a6:	94 fe       	sbrs	r9, 4
    d3a8:	0a c0       	rjmp	.+20     	; 0xd3be <vfprintf+0x5c0>
    d3aa:	92 fc       	sbrc	r9, 2
    d3ac:	08 c0       	rjmp	.+16     	; 0xd3be <vfprintf+0x5c0>
    d3ae:	09 2d       	mov	r16, r9
    d3b0:	0e 7e       	andi	r16, 0xEE	; 238
    d3b2:	05 c0       	rjmp	.+10     	; 0xd3be <vfprintf+0x5c0>
    d3b4:	dc 2c       	mov	r13, r12
    d3b6:	09 2d       	mov	r16, r9
    d3b8:	03 c0       	rjmp	.+6      	; 0xd3c0 <vfprintf+0x5c2>
    d3ba:	dc 2c       	mov	r13, r12
    d3bc:	01 c0       	rjmp	.+2      	; 0xd3c0 <vfprintf+0x5c2>
    d3be:	d1 2e       	mov	r13, r17
    d3c0:	04 ff       	sbrs	r16, 4
    d3c2:	0d c0       	rjmp	.+26     	; 0xd3de <vfprintf+0x5e0>
    d3c4:	fe 01       	movw	r30, r28
    d3c6:	ec 0d       	add	r30, r12
    d3c8:	f1 1d       	adc	r31, r1
    d3ca:	80 81       	ld	r24, Z
    d3cc:	80 33       	cpi	r24, 0x30	; 48
    d3ce:	11 f4       	brne	.+4      	; 0xd3d4 <vfprintf+0x5d6>
    d3d0:	09 7e       	andi	r16, 0xE9	; 233
    d3d2:	09 c0       	rjmp	.+18     	; 0xd3e6 <vfprintf+0x5e8>
    d3d4:	02 ff       	sbrs	r16, 2
    d3d6:	06 c0       	rjmp	.+12     	; 0xd3e4 <vfprintf+0x5e6>
    d3d8:	d3 94       	inc	r13
    d3da:	d3 94       	inc	r13
    d3dc:	04 c0       	rjmp	.+8      	; 0xd3e6 <vfprintf+0x5e8>
    d3de:	80 2f       	mov	r24, r16
    d3e0:	86 78       	andi	r24, 0x86	; 134
    d3e2:	09 f0       	breq	.+2      	; 0xd3e6 <vfprintf+0x5e8>
    d3e4:	d3 94       	inc	r13
    d3e6:	03 fd       	sbrc	r16, 3
    d3e8:	11 c0       	rjmp	.+34     	; 0xd40c <vfprintf+0x60e>
    d3ea:	00 ff       	sbrs	r16, 0
    d3ec:	06 c0       	rjmp	.+12     	; 0xd3fa <vfprintf+0x5fc>
    d3ee:	1c 2d       	mov	r17, r12
    d3f0:	d5 14       	cp	r13, r5
    d3f2:	80 f4       	brcc	.+32     	; 0xd414 <vfprintf+0x616>
    d3f4:	15 0d       	add	r17, r5
    d3f6:	1d 19       	sub	r17, r13
    d3f8:	0d c0       	rjmp	.+26     	; 0xd414 <vfprintf+0x616>
    d3fa:	d5 14       	cp	r13, r5
    d3fc:	58 f4       	brcc	.+22     	; 0xd414 <vfprintf+0x616>
    d3fe:	b7 01       	movw	r22, r14
    d400:	80 e2       	ldi	r24, 0x20	; 32
    d402:	90 e0       	ldi	r25, 0x00	; 0
    d404:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d408:	d3 94       	inc	r13
    d40a:	f7 cf       	rjmp	.-18     	; 0xd3fa <vfprintf+0x5fc>
    d40c:	d5 14       	cp	r13, r5
    d40e:	10 f4       	brcc	.+4      	; 0xd414 <vfprintf+0x616>
    d410:	5d 18       	sub	r5, r13
    d412:	01 c0       	rjmp	.+2      	; 0xd416 <vfprintf+0x618>
    d414:	51 2c       	mov	r5, r1
    d416:	04 ff       	sbrs	r16, 4
    d418:	10 c0       	rjmp	.+32     	; 0xd43a <vfprintf+0x63c>
    d41a:	b7 01       	movw	r22, r14
    d41c:	80 e3       	ldi	r24, 0x30	; 48
    d41e:	90 e0       	ldi	r25, 0x00	; 0
    d420:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d424:	02 ff       	sbrs	r16, 2
    d426:	17 c0       	rjmp	.+46     	; 0xd456 <vfprintf+0x658>
    d428:	01 fd       	sbrc	r16, 1
    d42a:	03 c0       	rjmp	.+6      	; 0xd432 <vfprintf+0x634>
    d42c:	88 e7       	ldi	r24, 0x78	; 120
    d42e:	90 e0       	ldi	r25, 0x00	; 0
    d430:	02 c0       	rjmp	.+4      	; 0xd436 <vfprintf+0x638>
    d432:	88 e5       	ldi	r24, 0x58	; 88
    d434:	90 e0       	ldi	r25, 0x00	; 0
    d436:	b7 01       	movw	r22, r14
    d438:	0c c0       	rjmp	.+24     	; 0xd452 <vfprintf+0x654>
    d43a:	80 2f       	mov	r24, r16
    d43c:	86 78       	andi	r24, 0x86	; 134
    d43e:	59 f0       	breq	.+22     	; 0xd456 <vfprintf+0x658>
    d440:	01 ff       	sbrs	r16, 1
    d442:	02 c0       	rjmp	.+4      	; 0xd448 <vfprintf+0x64a>
    d444:	8b e2       	ldi	r24, 0x2B	; 43
    d446:	01 c0       	rjmp	.+2      	; 0xd44a <vfprintf+0x64c>
    d448:	80 e2       	ldi	r24, 0x20	; 32
    d44a:	07 fd       	sbrc	r16, 7
    d44c:	8d e2       	ldi	r24, 0x2D	; 45
    d44e:	b7 01       	movw	r22, r14
    d450:	90 e0       	ldi	r25, 0x00	; 0
    d452:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d456:	c1 16       	cp	r12, r17
    d458:	38 f4       	brcc	.+14     	; 0xd468 <vfprintf+0x66a>
    d45a:	b7 01       	movw	r22, r14
    d45c:	80 e3       	ldi	r24, 0x30	; 48
    d45e:	90 e0       	ldi	r25, 0x00	; 0
    d460:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d464:	11 50       	subi	r17, 0x01	; 1
    d466:	f7 cf       	rjmp	.-18     	; 0xd456 <vfprintf+0x658>
    d468:	ca 94       	dec	r12
    d46a:	f3 01       	movw	r30, r6
    d46c:	ec 0d       	add	r30, r12
    d46e:	f1 1d       	adc	r31, r1
    d470:	80 81       	ld	r24, Z
    d472:	b7 01       	movw	r22, r14
    d474:	90 e0       	ldi	r25, 0x00	; 0
    d476:	0e 94 55 72 	call	0xe4aa	; 0xe4aa <fputc>
    d47a:	c1 10       	cpse	r12, r1
    d47c:	f5 cf       	rjmp	.-22     	; 0xd468 <vfprintf+0x66a>
    d47e:	15 c0       	rjmp	.+42     	; 0xd4aa <vfprintf+0x6ac>
    d480:	f4 e0       	ldi	r31, 0x04	; 4
    d482:	f5 15       	cp	r31, r5
    d484:	50 f5       	brcc	.+84     	; 0xd4da <vfprintf+0x6dc>
    d486:	84 e0       	ldi	r24, 0x04	; 4
    d488:	58 1a       	sub	r5, r24
    d48a:	93 fe       	sbrs	r9, 3
    d48c:	1e c0       	rjmp	.+60     	; 0xd4ca <vfprintf+0x6cc>
    d48e:	01 11       	cpse	r16, r1
    d490:	25 c0       	rjmp	.+74     	; 0xd4dc <vfprintf+0x6de>
    d492:	2c 85       	ldd	r18, Y+12	; 0x0c
    d494:	23 ff       	sbrs	r18, 3
    d496:	27 c0       	rjmp	.+78     	; 0xd4e6 <vfprintf+0x6e8>
    d498:	08 eb       	ldi	r16, 0xB8	; 184
    d49a:	12 e0       	ldi	r17, 0x02	; 2
    d49c:	39 2d       	mov	r19, r9
    d49e:	30 71       	andi	r19, 0x10	; 16
    d4a0:	93 2e       	mov	r9, r19
    d4a2:	f8 01       	movw	r30, r16
    d4a4:	84 91       	lpm	r24, Z
    d4a6:	81 11       	cpse	r24, r1
    d4a8:	21 c0       	rjmp	.+66     	; 0xd4ec <vfprintf+0x6ee>
    d4aa:	55 20       	and	r5, r5
    d4ac:	09 f4       	brne	.+2      	; 0xd4b0 <vfprintf+0x6b2>
    d4ae:	e4 cc       	rjmp	.-1592   	; 0xce78 <vfprintf+0x7a>
    d4b0:	b7 01       	movw	r22, r14
    d4b2:	80 e2       	ldi	r24, 0x20	; 32
    d4b4:	90 e0       	ldi	r25, 0x00	; 0
    d4b6:	f9 d7       	rcall	.+4082   	; 0xe4aa <fputc>
    d4b8:	5a 94       	dec	r5
    d4ba:	f7 cf       	rjmp	.-18     	; 0xd4aa <vfprintf+0x6ac>
    d4bc:	f7 01       	movw	r30, r14
    d4be:	86 81       	ldd	r24, Z+6	; 0x06
    d4c0:	97 81       	ldd	r25, Z+7	; 0x07
    d4c2:	23 c0       	rjmp	.+70     	; 0xd50a <vfprintf+0x70c>
    d4c4:	8f ef       	ldi	r24, 0xFF	; 255
    d4c6:	9f ef       	ldi	r25, 0xFF	; 255
    d4c8:	20 c0       	rjmp	.+64     	; 0xd50a <vfprintf+0x70c>
    d4ca:	b7 01       	movw	r22, r14
    d4cc:	80 e2       	ldi	r24, 0x20	; 32
    d4ce:	90 e0       	ldi	r25, 0x00	; 0
    d4d0:	ec d7       	rcall	.+4056   	; 0xe4aa <fputc>
    d4d2:	5a 94       	dec	r5
    d4d4:	51 10       	cpse	r5, r1
    d4d6:	f9 cf       	rjmp	.-14     	; 0xd4ca <vfprintf+0x6cc>
    d4d8:	da cf       	rjmp	.-76     	; 0xd48e <vfprintf+0x690>
    d4da:	51 2c       	mov	r5, r1
    d4dc:	b7 01       	movw	r22, r14
    d4de:	80 2f       	mov	r24, r16
    d4e0:	90 e0       	ldi	r25, 0x00	; 0
    d4e2:	e3 d7       	rcall	.+4038   	; 0xe4aa <fputc>
    d4e4:	d6 cf       	rjmp	.-84     	; 0xd492 <vfprintf+0x694>
    d4e6:	0c eb       	ldi	r16, 0xBC	; 188
    d4e8:	12 e0       	ldi	r17, 0x02	; 2
    d4ea:	d8 cf       	rjmp	.-80     	; 0xd49c <vfprintf+0x69e>
    d4ec:	91 10       	cpse	r9, r1
    d4ee:	80 52       	subi	r24, 0x20	; 32
    d4f0:	b7 01       	movw	r22, r14
    d4f2:	90 e0       	ldi	r25, 0x00	; 0
    d4f4:	da d7       	rcall	.+4020   	; 0xe4aa <fputc>
    d4f6:	0f 5f       	subi	r16, 0xFF	; 255
    d4f8:	1f 4f       	sbci	r17, 0xFF	; 255
    d4fa:	d3 cf       	rjmp	.-90     	; 0xd4a2 <vfprintf+0x6a4>
    d4fc:	23 e0       	ldi	r18, 0x03	; 3
    d4fe:	25 15       	cp	r18, r5
    d500:	10 f4       	brcc	.+4      	; 0xd506 <vfprintf+0x708>
    d502:	83 e0       	ldi	r24, 0x03	; 3
    d504:	c1 cf       	rjmp	.-126    	; 0xd488 <vfprintf+0x68a>
    d506:	51 2c       	mov	r5, r1
    d508:	c4 cf       	rjmp	.-120    	; 0xd492 <vfprintf+0x694>
    d50a:	60 96       	adiw	r28, 0x10	; 16
    d50c:	cd bf       	out	0x3d, r28	; 61
    d50e:	de bf       	out	0x3e, r29	; 62
    d510:	df 91       	pop	r29
    d512:	cf 91       	pop	r28
    d514:	1f 91       	pop	r17
    d516:	0f 91       	pop	r16
    d518:	ff 90       	pop	r15
    d51a:	ef 90       	pop	r14
    d51c:	df 90       	pop	r13
    d51e:	cf 90       	pop	r12
    d520:	bf 90       	pop	r11
    d522:	af 90       	pop	r10
    d524:	9f 90       	pop	r9
    d526:	8f 90       	pop	r8
    d528:	7f 90       	pop	r7
    d52a:	6f 90       	pop	r6
    d52c:	5f 90       	pop	r5
    d52e:	4f 90       	pop	r4
    d530:	3f 90       	pop	r3
    d532:	2f 90       	pop	r2
    d534:	08 95       	ret

0000d536 <__subsf3>:
    d536:	50 58       	subi	r21, 0x80	; 128

0000d538 <__addsf3>:
    d538:	bb 27       	eor	r27, r27
    d53a:	aa 27       	eor	r26, r26
    d53c:	0e d0       	rcall	.+28     	; 0xd55a <__addsf3x>
    d53e:	a0 c1       	rjmp	.+832    	; 0xd880 <__fp_round>
    d540:	69 d1       	rcall	.+722    	; 0xd814 <__fp_pscA>
    d542:	30 f0       	brcs	.+12     	; 0xd550 <__addsf3+0x18>
    d544:	6e d1       	rcall	.+732    	; 0xd822 <__fp_pscB>
    d546:	20 f0       	brcs	.+8      	; 0xd550 <__addsf3+0x18>
    d548:	31 f4       	brne	.+12     	; 0xd556 <__addsf3+0x1e>
    d54a:	9f 3f       	cpi	r25, 0xFF	; 255
    d54c:	11 f4       	brne	.+4      	; 0xd552 <__addsf3+0x1a>
    d54e:	1e f4       	brtc	.+6      	; 0xd556 <__addsf3+0x1e>
    d550:	5e c1       	rjmp	.+700    	; 0xd80e <__fp_nan>
    d552:	0e f4       	brtc	.+2      	; 0xd556 <__addsf3+0x1e>
    d554:	e0 95       	com	r30
    d556:	e7 fb       	bst	r30, 7
    d558:	54 c1       	rjmp	.+680    	; 0xd802 <__fp_inf>

0000d55a <__addsf3x>:
    d55a:	e9 2f       	mov	r30, r25
    d55c:	b3 d1       	rcall	.+870    	; 0xd8c4 <__fp_split3>
    d55e:	80 f3       	brcs	.-32     	; 0xd540 <__addsf3+0x8>
    d560:	ba 17       	cp	r27, r26
    d562:	62 07       	cpc	r22, r18
    d564:	73 07       	cpc	r23, r19
    d566:	84 07       	cpc	r24, r20
    d568:	95 07       	cpc	r25, r21
    d56a:	18 f0       	brcs	.+6      	; 0xd572 <__addsf3x+0x18>
    d56c:	71 f4       	brne	.+28     	; 0xd58a <__addsf3x+0x30>
    d56e:	9e f5       	brtc	.+102    	; 0xd5d6 <__addsf3x+0x7c>
    d570:	cb c1       	rjmp	.+918    	; 0xd908 <__fp_zero>
    d572:	0e f4       	brtc	.+2      	; 0xd576 <__addsf3x+0x1c>
    d574:	e0 95       	com	r30
    d576:	0b 2e       	mov	r0, r27
    d578:	ba 2f       	mov	r27, r26
    d57a:	a0 2d       	mov	r26, r0
    d57c:	0b 01       	movw	r0, r22
    d57e:	b9 01       	movw	r22, r18
    d580:	90 01       	movw	r18, r0
    d582:	0c 01       	movw	r0, r24
    d584:	ca 01       	movw	r24, r20
    d586:	a0 01       	movw	r20, r0
    d588:	11 24       	eor	r1, r1
    d58a:	ff 27       	eor	r31, r31
    d58c:	59 1b       	sub	r21, r25
    d58e:	99 f0       	breq	.+38     	; 0xd5b6 <__addsf3x+0x5c>
    d590:	59 3f       	cpi	r21, 0xF9	; 249
    d592:	50 f4       	brcc	.+20     	; 0xd5a8 <__addsf3x+0x4e>
    d594:	50 3e       	cpi	r21, 0xE0	; 224
    d596:	68 f1       	brcs	.+90     	; 0xd5f2 <__addsf3x+0x98>
    d598:	1a 16       	cp	r1, r26
    d59a:	f0 40       	sbci	r31, 0x00	; 0
    d59c:	a2 2f       	mov	r26, r18
    d59e:	23 2f       	mov	r18, r19
    d5a0:	34 2f       	mov	r19, r20
    d5a2:	44 27       	eor	r20, r20
    d5a4:	58 5f       	subi	r21, 0xF8	; 248
    d5a6:	f3 cf       	rjmp	.-26     	; 0xd58e <__addsf3x+0x34>
    d5a8:	46 95       	lsr	r20
    d5aa:	37 95       	ror	r19
    d5ac:	27 95       	ror	r18
    d5ae:	a7 95       	ror	r26
    d5b0:	f0 40       	sbci	r31, 0x00	; 0
    d5b2:	53 95       	inc	r21
    d5b4:	c9 f7       	brne	.-14     	; 0xd5a8 <__addsf3x+0x4e>
    d5b6:	7e f4       	brtc	.+30     	; 0xd5d6 <__addsf3x+0x7c>
    d5b8:	1f 16       	cp	r1, r31
    d5ba:	ba 0b       	sbc	r27, r26
    d5bc:	62 0b       	sbc	r22, r18
    d5be:	73 0b       	sbc	r23, r19
    d5c0:	84 0b       	sbc	r24, r20
    d5c2:	ba f0       	brmi	.+46     	; 0xd5f2 <__addsf3x+0x98>
    d5c4:	91 50       	subi	r25, 0x01	; 1
    d5c6:	a1 f0       	breq	.+40     	; 0xd5f0 <__addsf3x+0x96>
    d5c8:	ff 0f       	add	r31, r31
    d5ca:	bb 1f       	adc	r27, r27
    d5cc:	66 1f       	adc	r22, r22
    d5ce:	77 1f       	adc	r23, r23
    d5d0:	88 1f       	adc	r24, r24
    d5d2:	c2 f7       	brpl	.-16     	; 0xd5c4 <__addsf3x+0x6a>
    d5d4:	0e c0       	rjmp	.+28     	; 0xd5f2 <__addsf3x+0x98>
    d5d6:	ba 0f       	add	r27, r26
    d5d8:	62 1f       	adc	r22, r18
    d5da:	73 1f       	adc	r23, r19
    d5dc:	84 1f       	adc	r24, r20
    d5de:	48 f4       	brcc	.+18     	; 0xd5f2 <__addsf3x+0x98>
    d5e0:	87 95       	ror	r24
    d5e2:	77 95       	ror	r23
    d5e4:	67 95       	ror	r22
    d5e6:	b7 95       	ror	r27
    d5e8:	f7 95       	ror	r31
    d5ea:	9e 3f       	cpi	r25, 0xFE	; 254
    d5ec:	08 f0       	brcs	.+2      	; 0xd5f0 <__addsf3x+0x96>
    d5ee:	b3 cf       	rjmp	.-154    	; 0xd556 <__addsf3+0x1e>
    d5f0:	93 95       	inc	r25
    d5f2:	88 0f       	add	r24, r24
    d5f4:	08 f0       	brcs	.+2      	; 0xd5f8 <__addsf3x+0x9e>
    d5f6:	99 27       	eor	r25, r25
    d5f8:	ee 0f       	add	r30, r30
    d5fa:	97 95       	ror	r25
    d5fc:	87 95       	ror	r24
    d5fe:	08 95       	ret

0000d600 <__cmpsf2>:
    d600:	dc d0       	rcall	.+440    	; 0xd7ba <__fp_cmp>
    d602:	08 f4       	brcc	.+2      	; 0xd606 <__cmpsf2+0x6>
    d604:	81 e0       	ldi	r24, 0x01	; 1
    d606:	08 95       	ret

0000d608 <cos>:
    d608:	14 d1       	rcall	.+552    	; 0xd832 <__fp_rempio2>
    d60a:	e3 95       	inc	r30
    d60c:	4a c1       	rjmp	.+660    	; 0xd8a2 <__fp_sinus>

0000d60e <__divsf3>:
    d60e:	0c d0       	rcall	.+24     	; 0xd628 <__divsf3x>
    d610:	37 c1       	rjmp	.+622    	; 0xd880 <__fp_round>
    d612:	07 d1       	rcall	.+526    	; 0xd822 <__fp_pscB>
    d614:	40 f0       	brcs	.+16     	; 0xd626 <__divsf3+0x18>
    d616:	fe d0       	rcall	.+508    	; 0xd814 <__fp_pscA>
    d618:	30 f0       	brcs	.+12     	; 0xd626 <__divsf3+0x18>
    d61a:	21 f4       	brne	.+8      	; 0xd624 <__divsf3+0x16>
    d61c:	5f 3f       	cpi	r21, 0xFF	; 255
    d61e:	19 f0       	breq	.+6      	; 0xd626 <__divsf3+0x18>
    d620:	f0 c0       	rjmp	.+480    	; 0xd802 <__fp_inf>
    d622:	51 11       	cpse	r21, r1
    d624:	72 c1       	rjmp	.+740    	; 0xd90a <__fp_szero>
    d626:	f3 c0       	rjmp	.+486    	; 0xd80e <__fp_nan>

0000d628 <__divsf3x>:
    d628:	4d d1       	rcall	.+666    	; 0xd8c4 <__fp_split3>
    d62a:	98 f3       	brcs	.-26     	; 0xd612 <__divsf3+0x4>

0000d62c <__divsf3_pse>:
    d62c:	99 23       	and	r25, r25
    d62e:	c9 f3       	breq	.-14     	; 0xd622 <__divsf3+0x14>
    d630:	55 23       	and	r21, r21
    d632:	b1 f3       	breq	.-20     	; 0xd620 <__divsf3+0x12>
    d634:	95 1b       	sub	r25, r21
    d636:	55 0b       	sbc	r21, r21
    d638:	bb 27       	eor	r27, r27
    d63a:	aa 27       	eor	r26, r26
    d63c:	62 17       	cp	r22, r18
    d63e:	73 07       	cpc	r23, r19
    d640:	84 07       	cpc	r24, r20
    d642:	38 f0       	brcs	.+14     	; 0xd652 <__divsf3_pse+0x26>
    d644:	9f 5f       	subi	r25, 0xFF	; 255
    d646:	5f 4f       	sbci	r21, 0xFF	; 255
    d648:	22 0f       	add	r18, r18
    d64a:	33 1f       	adc	r19, r19
    d64c:	44 1f       	adc	r20, r20
    d64e:	aa 1f       	adc	r26, r26
    d650:	a9 f3       	breq	.-22     	; 0xd63c <__divsf3_pse+0x10>
    d652:	33 d0       	rcall	.+102    	; 0xd6ba <__divsf3_pse+0x8e>
    d654:	0e 2e       	mov	r0, r30
    d656:	3a f0       	brmi	.+14     	; 0xd666 <__divsf3_pse+0x3a>
    d658:	e0 e8       	ldi	r30, 0x80	; 128
    d65a:	30 d0       	rcall	.+96     	; 0xd6bc <__divsf3_pse+0x90>
    d65c:	91 50       	subi	r25, 0x01	; 1
    d65e:	50 40       	sbci	r21, 0x00	; 0
    d660:	e6 95       	lsr	r30
    d662:	00 1c       	adc	r0, r0
    d664:	ca f7       	brpl	.-14     	; 0xd658 <__divsf3_pse+0x2c>
    d666:	29 d0       	rcall	.+82     	; 0xd6ba <__divsf3_pse+0x8e>
    d668:	fe 2f       	mov	r31, r30
    d66a:	27 d0       	rcall	.+78     	; 0xd6ba <__divsf3_pse+0x8e>
    d66c:	66 0f       	add	r22, r22
    d66e:	77 1f       	adc	r23, r23
    d670:	88 1f       	adc	r24, r24
    d672:	bb 1f       	adc	r27, r27
    d674:	26 17       	cp	r18, r22
    d676:	37 07       	cpc	r19, r23
    d678:	48 07       	cpc	r20, r24
    d67a:	ab 07       	cpc	r26, r27
    d67c:	b0 e8       	ldi	r27, 0x80	; 128
    d67e:	09 f0       	breq	.+2      	; 0xd682 <__divsf3_pse+0x56>
    d680:	bb 0b       	sbc	r27, r27
    d682:	80 2d       	mov	r24, r0
    d684:	bf 01       	movw	r22, r30
    d686:	ff 27       	eor	r31, r31
    d688:	93 58       	subi	r25, 0x83	; 131
    d68a:	5f 4f       	sbci	r21, 0xFF	; 255
    d68c:	2a f0       	brmi	.+10     	; 0xd698 <__divsf3_pse+0x6c>
    d68e:	9e 3f       	cpi	r25, 0xFE	; 254
    d690:	51 05       	cpc	r21, r1
    d692:	68 f0       	brcs	.+26     	; 0xd6ae <__divsf3_pse+0x82>
    d694:	b6 c0       	rjmp	.+364    	; 0xd802 <__fp_inf>
    d696:	39 c1       	rjmp	.+626    	; 0xd90a <__fp_szero>
    d698:	5f 3f       	cpi	r21, 0xFF	; 255
    d69a:	ec f3       	brlt	.-6      	; 0xd696 <__divsf3_pse+0x6a>
    d69c:	98 3e       	cpi	r25, 0xE8	; 232
    d69e:	dc f3       	brlt	.-10     	; 0xd696 <__divsf3_pse+0x6a>
    d6a0:	86 95       	lsr	r24
    d6a2:	77 95       	ror	r23
    d6a4:	67 95       	ror	r22
    d6a6:	b7 95       	ror	r27
    d6a8:	f7 95       	ror	r31
    d6aa:	9f 5f       	subi	r25, 0xFF	; 255
    d6ac:	c9 f7       	brne	.-14     	; 0xd6a0 <__divsf3_pse+0x74>
    d6ae:	88 0f       	add	r24, r24
    d6b0:	91 1d       	adc	r25, r1
    d6b2:	96 95       	lsr	r25
    d6b4:	87 95       	ror	r24
    d6b6:	97 f9       	bld	r25, 7
    d6b8:	08 95       	ret
    d6ba:	e1 e0       	ldi	r30, 0x01	; 1
    d6bc:	66 0f       	add	r22, r22
    d6be:	77 1f       	adc	r23, r23
    d6c0:	88 1f       	adc	r24, r24
    d6c2:	bb 1f       	adc	r27, r27
    d6c4:	62 17       	cp	r22, r18
    d6c6:	73 07       	cpc	r23, r19
    d6c8:	84 07       	cpc	r24, r20
    d6ca:	ba 07       	cpc	r27, r26
    d6cc:	20 f0       	brcs	.+8      	; 0xd6d6 <__divsf3_pse+0xaa>
    d6ce:	62 1b       	sub	r22, r18
    d6d0:	73 0b       	sbc	r23, r19
    d6d2:	84 0b       	sbc	r24, r20
    d6d4:	ba 0b       	sbc	r27, r26
    d6d6:	ee 1f       	adc	r30, r30
    d6d8:	88 f7       	brcc	.-30     	; 0xd6bc <__divsf3_pse+0x90>
    d6da:	e0 95       	com	r30
    d6dc:	08 95       	ret

0000d6de <__fixsfsi>:
    d6de:	04 d0       	rcall	.+8      	; 0xd6e8 <__fixunssfsi>
    d6e0:	68 94       	set
    d6e2:	b1 11       	cpse	r27, r1
    d6e4:	12 c1       	rjmp	.+548    	; 0xd90a <__fp_szero>
    d6e6:	08 95       	ret

0000d6e8 <__fixunssfsi>:
    d6e8:	f5 d0       	rcall	.+490    	; 0xd8d4 <__fp_splitA>
    d6ea:	88 f0       	brcs	.+34     	; 0xd70e <__fixunssfsi+0x26>
    d6ec:	9f 57       	subi	r25, 0x7F	; 127
    d6ee:	90 f0       	brcs	.+36     	; 0xd714 <__fixunssfsi+0x2c>
    d6f0:	b9 2f       	mov	r27, r25
    d6f2:	99 27       	eor	r25, r25
    d6f4:	b7 51       	subi	r27, 0x17	; 23
    d6f6:	a0 f0       	brcs	.+40     	; 0xd720 <__fixunssfsi+0x38>
    d6f8:	d1 f0       	breq	.+52     	; 0xd72e <__fixunssfsi+0x46>
    d6fa:	66 0f       	add	r22, r22
    d6fc:	77 1f       	adc	r23, r23
    d6fe:	88 1f       	adc	r24, r24
    d700:	99 1f       	adc	r25, r25
    d702:	1a f0       	brmi	.+6      	; 0xd70a <__fixunssfsi+0x22>
    d704:	ba 95       	dec	r27
    d706:	c9 f7       	brne	.-14     	; 0xd6fa <__fixunssfsi+0x12>
    d708:	12 c0       	rjmp	.+36     	; 0xd72e <__fixunssfsi+0x46>
    d70a:	b1 30       	cpi	r27, 0x01	; 1
    d70c:	81 f0       	breq	.+32     	; 0xd72e <__fixunssfsi+0x46>
    d70e:	fc d0       	rcall	.+504    	; 0xd908 <__fp_zero>
    d710:	b1 e0       	ldi	r27, 0x01	; 1
    d712:	08 95       	ret
    d714:	f9 c0       	rjmp	.+498    	; 0xd908 <__fp_zero>
    d716:	67 2f       	mov	r22, r23
    d718:	78 2f       	mov	r23, r24
    d71a:	88 27       	eor	r24, r24
    d71c:	b8 5f       	subi	r27, 0xF8	; 248
    d71e:	39 f0       	breq	.+14     	; 0xd72e <__fixunssfsi+0x46>
    d720:	b9 3f       	cpi	r27, 0xF9	; 249
    d722:	cc f3       	brlt	.-14     	; 0xd716 <__fixunssfsi+0x2e>
    d724:	86 95       	lsr	r24
    d726:	77 95       	ror	r23
    d728:	67 95       	ror	r22
    d72a:	b3 95       	inc	r27
    d72c:	d9 f7       	brne	.-10     	; 0xd724 <__fixunssfsi+0x3c>
    d72e:	3e f4       	brtc	.+14     	; 0xd73e <__fixunssfsi+0x56>
    d730:	90 95       	com	r25
    d732:	80 95       	com	r24
    d734:	70 95       	com	r23
    d736:	61 95       	neg	r22
    d738:	7f 4f       	sbci	r23, 0xFF	; 255
    d73a:	8f 4f       	sbci	r24, 0xFF	; 255
    d73c:	9f 4f       	sbci	r25, 0xFF	; 255
    d73e:	08 95       	ret

0000d740 <__floatunsisf>:
    d740:	e8 94       	clt
    d742:	09 c0       	rjmp	.+18     	; 0xd756 <__floatsisf+0x12>

0000d744 <__floatsisf>:
    d744:	97 fb       	bst	r25, 7
    d746:	3e f4       	brtc	.+14     	; 0xd756 <__floatsisf+0x12>
    d748:	90 95       	com	r25
    d74a:	80 95       	com	r24
    d74c:	70 95       	com	r23
    d74e:	61 95       	neg	r22
    d750:	7f 4f       	sbci	r23, 0xFF	; 255
    d752:	8f 4f       	sbci	r24, 0xFF	; 255
    d754:	9f 4f       	sbci	r25, 0xFF	; 255
    d756:	99 23       	and	r25, r25
    d758:	a9 f0       	breq	.+42     	; 0xd784 <__floatsisf+0x40>
    d75a:	f9 2f       	mov	r31, r25
    d75c:	96 e9       	ldi	r25, 0x96	; 150
    d75e:	bb 27       	eor	r27, r27
    d760:	93 95       	inc	r25
    d762:	f6 95       	lsr	r31
    d764:	87 95       	ror	r24
    d766:	77 95       	ror	r23
    d768:	67 95       	ror	r22
    d76a:	b7 95       	ror	r27
    d76c:	f1 11       	cpse	r31, r1
    d76e:	f8 cf       	rjmp	.-16     	; 0xd760 <__floatsisf+0x1c>
    d770:	fa f4       	brpl	.+62     	; 0xd7b0 <__floatsisf+0x6c>
    d772:	bb 0f       	add	r27, r27
    d774:	11 f4       	brne	.+4      	; 0xd77a <__floatsisf+0x36>
    d776:	60 ff       	sbrs	r22, 0
    d778:	1b c0       	rjmp	.+54     	; 0xd7b0 <__floatsisf+0x6c>
    d77a:	6f 5f       	subi	r22, 0xFF	; 255
    d77c:	7f 4f       	sbci	r23, 0xFF	; 255
    d77e:	8f 4f       	sbci	r24, 0xFF	; 255
    d780:	9f 4f       	sbci	r25, 0xFF	; 255
    d782:	16 c0       	rjmp	.+44     	; 0xd7b0 <__floatsisf+0x6c>
    d784:	88 23       	and	r24, r24
    d786:	11 f0       	breq	.+4      	; 0xd78c <__floatsisf+0x48>
    d788:	96 e9       	ldi	r25, 0x96	; 150
    d78a:	11 c0       	rjmp	.+34     	; 0xd7ae <__floatsisf+0x6a>
    d78c:	77 23       	and	r23, r23
    d78e:	21 f0       	breq	.+8      	; 0xd798 <__floatsisf+0x54>
    d790:	9e e8       	ldi	r25, 0x8E	; 142
    d792:	87 2f       	mov	r24, r23
    d794:	76 2f       	mov	r23, r22
    d796:	05 c0       	rjmp	.+10     	; 0xd7a2 <__floatsisf+0x5e>
    d798:	66 23       	and	r22, r22
    d79a:	71 f0       	breq	.+28     	; 0xd7b8 <__floatsisf+0x74>
    d79c:	96 e8       	ldi	r25, 0x86	; 134
    d79e:	86 2f       	mov	r24, r22
    d7a0:	70 e0       	ldi	r23, 0x00	; 0
    d7a2:	60 e0       	ldi	r22, 0x00	; 0
    d7a4:	2a f0       	brmi	.+10     	; 0xd7b0 <__floatsisf+0x6c>
    d7a6:	9a 95       	dec	r25
    d7a8:	66 0f       	add	r22, r22
    d7aa:	77 1f       	adc	r23, r23
    d7ac:	88 1f       	adc	r24, r24
    d7ae:	da f7       	brpl	.-10     	; 0xd7a6 <__floatsisf+0x62>
    d7b0:	88 0f       	add	r24, r24
    d7b2:	96 95       	lsr	r25
    d7b4:	87 95       	ror	r24
    d7b6:	97 f9       	bld	r25, 7
    d7b8:	08 95       	ret

0000d7ba <__fp_cmp>:
    d7ba:	99 0f       	add	r25, r25
    d7bc:	00 08       	sbc	r0, r0
    d7be:	55 0f       	add	r21, r21
    d7c0:	aa 0b       	sbc	r26, r26
    d7c2:	e0 e8       	ldi	r30, 0x80	; 128
    d7c4:	fe ef       	ldi	r31, 0xFE	; 254
    d7c6:	16 16       	cp	r1, r22
    d7c8:	17 06       	cpc	r1, r23
    d7ca:	e8 07       	cpc	r30, r24
    d7cc:	f9 07       	cpc	r31, r25
    d7ce:	c0 f0       	brcs	.+48     	; 0xd800 <__fp_cmp+0x46>
    d7d0:	12 16       	cp	r1, r18
    d7d2:	13 06       	cpc	r1, r19
    d7d4:	e4 07       	cpc	r30, r20
    d7d6:	f5 07       	cpc	r31, r21
    d7d8:	98 f0       	brcs	.+38     	; 0xd800 <__fp_cmp+0x46>
    d7da:	62 1b       	sub	r22, r18
    d7dc:	73 0b       	sbc	r23, r19
    d7de:	84 0b       	sbc	r24, r20
    d7e0:	95 0b       	sbc	r25, r21
    d7e2:	39 f4       	brne	.+14     	; 0xd7f2 <__fp_cmp+0x38>
    d7e4:	0a 26       	eor	r0, r26
    d7e6:	61 f0       	breq	.+24     	; 0xd800 <__fp_cmp+0x46>
    d7e8:	23 2b       	or	r18, r19
    d7ea:	24 2b       	or	r18, r20
    d7ec:	25 2b       	or	r18, r21
    d7ee:	21 f4       	brne	.+8      	; 0xd7f8 <__fp_cmp+0x3e>
    d7f0:	08 95       	ret
    d7f2:	0a 26       	eor	r0, r26
    d7f4:	09 f4       	brne	.+2      	; 0xd7f8 <__fp_cmp+0x3e>
    d7f6:	a1 40       	sbci	r26, 0x01	; 1
    d7f8:	a6 95       	lsr	r26
    d7fa:	8f ef       	ldi	r24, 0xFF	; 255
    d7fc:	81 1d       	adc	r24, r1
    d7fe:	81 1d       	adc	r24, r1
    d800:	08 95       	ret

0000d802 <__fp_inf>:
    d802:	97 f9       	bld	r25, 7
    d804:	9f 67       	ori	r25, 0x7F	; 127
    d806:	80 e8       	ldi	r24, 0x80	; 128
    d808:	70 e0       	ldi	r23, 0x00	; 0
    d80a:	60 e0       	ldi	r22, 0x00	; 0
    d80c:	08 95       	ret

0000d80e <__fp_nan>:
    d80e:	9f ef       	ldi	r25, 0xFF	; 255
    d810:	80 ec       	ldi	r24, 0xC0	; 192
    d812:	08 95       	ret

0000d814 <__fp_pscA>:
    d814:	00 24       	eor	r0, r0
    d816:	0a 94       	dec	r0
    d818:	16 16       	cp	r1, r22
    d81a:	17 06       	cpc	r1, r23
    d81c:	18 06       	cpc	r1, r24
    d81e:	09 06       	cpc	r0, r25
    d820:	08 95       	ret

0000d822 <__fp_pscB>:
    d822:	00 24       	eor	r0, r0
    d824:	0a 94       	dec	r0
    d826:	12 16       	cp	r1, r18
    d828:	13 06       	cpc	r1, r19
    d82a:	14 06       	cpc	r1, r20
    d82c:	05 06       	cpc	r0, r21
    d82e:	08 95       	ret
    d830:	ee cf       	rjmp	.-36     	; 0xd80e <__fp_nan>

0000d832 <__fp_rempio2>:
    d832:	50 d0       	rcall	.+160    	; 0xd8d4 <__fp_splitA>
    d834:	e8 f3       	brcs	.-6      	; 0xd830 <__fp_pscB+0xe>
    d836:	e8 94       	clt
    d838:	e0 e0       	ldi	r30, 0x00	; 0
    d83a:	bb 27       	eor	r27, r27
    d83c:	9f 57       	subi	r25, 0x7F	; 127
    d83e:	f0 f0       	brcs	.+60     	; 0xd87c <__fp_rempio2+0x4a>
    d840:	2a ed       	ldi	r18, 0xDA	; 218
    d842:	3f e0       	ldi	r19, 0x0F	; 15
    d844:	49 ec       	ldi	r20, 0xC9	; 201
    d846:	06 c0       	rjmp	.+12     	; 0xd854 <__fp_rempio2+0x22>
    d848:	ee 0f       	add	r30, r30
    d84a:	bb 0f       	add	r27, r27
    d84c:	66 1f       	adc	r22, r22
    d84e:	77 1f       	adc	r23, r23
    d850:	88 1f       	adc	r24, r24
    d852:	28 f0       	brcs	.+10     	; 0xd85e <__fp_rempio2+0x2c>
    d854:	b2 3a       	cpi	r27, 0xA2	; 162
    d856:	62 07       	cpc	r22, r18
    d858:	73 07       	cpc	r23, r19
    d85a:	84 07       	cpc	r24, r20
    d85c:	28 f0       	brcs	.+10     	; 0xd868 <__fp_rempio2+0x36>
    d85e:	b2 5a       	subi	r27, 0xA2	; 162
    d860:	62 0b       	sbc	r22, r18
    d862:	73 0b       	sbc	r23, r19
    d864:	84 0b       	sbc	r24, r20
    d866:	e3 95       	inc	r30
    d868:	9a 95       	dec	r25
    d86a:	72 f7       	brpl	.-36     	; 0xd848 <__fp_rempio2+0x16>
    d86c:	80 38       	cpi	r24, 0x80	; 128
    d86e:	30 f4       	brcc	.+12     	; 0xd87c <__fp_rempio2+0x4a>
    d870:	9a 95       	dec	r25
    d872:	bb 0f       	add	r27, r27
    d874:	66 1f       	adc	r22, r22
    d876:	77 1f       	adc	r23, r23
    d878:	88 1f       	adc	r24, r24
    d87a:	d2 f7       	brpl	.-12     	; 0xd870 <__fp_rempio2+0x3e>
    d87c:	90 48       	sbci	r25, 0x80	; 128
    d87e:	37 c1       	rjmp	.+622    	; 0xdaee <__fp_mpack_finite>

0000d880 <__fp_round>:
    d880:	09 2e       	mov	r0, r25
    d882:	03 94       	inc	r0
    d884:	00 0c       	add	r0, r0
    d886:	11 f4       	brne	.+4      	; 0xd88c <__fp_round+0xc>
    d888:	88 23       	and	r24, r24
    d88a:	52 f0       	brmi	.+20     	; 0xd8a0 <__fp_round+0x20>
    d88c:	bb 0f       	add	r27, r27
    d88e:	40 f4       	brcc	.+16     	; 0xd8a0 <__fp_round+0x20>
    d890:	bf 2b       	or	r27, r31
    d892:	11 f4       	brne	.+4      	; 0xd898 <__fp_round+0x18>
    d894:	60 ff       	sbrs	r22, 0
    d896:	04 c0       	rjmp	.+8      	; 0xd8a0 <__fp_round+0x20>
    d898:	6f 5f       	subi	r22, 0xFF	; 255
    d89a:	7f 4f       	sbci	r23, 0xFF	; 255
    d89c:	8f 4f       	sbci	r24, 0xFF	; 255
    d89e:	9f 4f       	sbci	r25, 0xFF	; 255
    d8a0:	08 95       	ret

0000d8a2 <__fp_sinus>:
    d8a2:	ef 93       	push	r30
    d8a4:	e0 ff       	sbrs	r30, 0
    d8a6:	06 c0       	rjmp	.+12     	; 0xd8b4 <__fp_sinus+0x12>
    d8a8:	a2 ea       	ldi	r26, 0xA2	; 162
    d8aa:	2a ed       	ldi	r18, 0xDA	; 218
    d8ac:	3f e0       	ldi	r19, 0x0F	; 15
    d8ae:	49 ec       	ldi	r20, 0xC9	; 201
    d8b0:	5f eb       	ldi	r21, 0xBF	; 191
    d8b2:	53 de       	rcall	.-858    	; 0xd55a <__addsf3x>
    d8b4:	e5 df       	rcall	.-54     	; 0xd880 <__fp_round>
    d8b6:	0f 90       	pop	r0
    d8b8:	03 94       	inc	r0
    d8ba:	01 fc       	sbrc	r0, 1
    d8bc:	90 58       	subi	r25, 0x80	; 128
    d8be:	e8 e1       	ldi	r30, 0x18	; 24
    d8c0:	f2 e0       	ldi	r31, 0x02	; 2
    d8c2:	46 c1       	rjmp	.+652    	; 0xdb50 <__fp_powsodd>

0000d8c4 <__fp_split3>:
    d8c4:	57 fd       	sbrc	r21, 7
    d8c6:	90 58       	subi	r25, 0x80	; 128
    d8c8:	44 0f       	add	r20, r20
    d8ca:	55 1f       	adc	r21, r21
    d8cc:	59 f0       	breq	.+22     	; 0xd8e4 <__fp_splitA+0x10>
    d8ce:	5f 3f       	cpi	r21, 0xFF	; 255
    d8d0:	71 f0       	breq	.+28     	; 0xd8ee <__fp_splitA+0x1a>
    d8d2:	47 95       	ror	r20

0000d8d4 <__fp_splitA>:
    d8d4:	88 0f       	add	r24, r24
    d8d6:	97 fb       	bst	r25, 7
    d8d8:	99 1f       	adc	r25, r25
    d8da:	61 f0       	breq	.+24     	; 0xd8f4 <__fp_splitA+0x20>
    d8dc:	9f 3f       	cpi	r25, 0xFF	; 255
    d8de:	79 f0       	breq	.+30     	; 0xd8fe <__fp_splitA+0x2a>
    d8e0:	87 95       	ror	r24
    d8e2:	08 95       	ret
    d8e4:	12 16       	cp	r1, r18
    d8e6:	13 06       	cpc	r1, r19
    d8e8:	14 06       	cpc	r1, r20
    d8ea:	55 1f       	adc	r21, r21
    d8ec:	f2 cf       	rjmp	.-28     	; 0xd8d2 <__fp_split3+0xe>
    d8ee:	46 95       	lsr	r20
    d8f0:	f1 df       	rcall	.-30     	; 0xd8d4 <__fp_splitA>
    d8f2:	08 c0       	rjmp	.+16     	; 0xd904 <__fp_splitA+0x30>
    d8f4:	16 16       	cp	r1, r22
    d8f6:	17 06       	cpc	r1, r23
    d8f8:	18 06       	cpc	r1, r24
    d8fa:	99 1f       	adc	r25, r25
    d8fc:	f1 cf       	rjmp	.-30     	; 0xd8e0 <__fp_splitA+0xc>
    d8fe:	86 95       	lsr	r24
    d900:	71 05       	cpc	r23, r1
    d902:	61 05       	cpc	r22, r1
    d904:	08 94       	sec
    d906:	08 95       	ret

0000d908 <__fp_zero>:
    d908:	e8 94       	clt

0000d90a <__fp_szero>:
    d90a:	bb 27       	eor	r27, r27
    d90c:	66 27       	eor	r22, r22
    d90e:	77 27       	eor	r23, r23
    d910:	cb 01       	movw	r24, r22
    d912:	97 f9       	bld	r25, 7
    d914:	08 95       	ret

0000d916 <__gesf2>:
    d916:	51 df       	rcall	.-350    	; 0xd7ba <__fp_cmp>
    d918:	08 f4       	brcc	.+2      	; 0xd91c <__gesf2+0x6>
    d91a:	8f ef       	ldi	r24, 0xFF	; 255
    d91c:	08 95       	ret

0000d91e <__mulsf3>:
    d91e:	0b d0       	rcall	.+22     	; 0xd936 <__mulsf3x>
    d920:	af cf       	rjmp	.-162    	; 0xd880 <__fp_round>
    d922:	78 df       	rcall	.-272    	; 0xd814 <__fp_pscA>
    d924:	28 f0       	brcs	.+10     	; 0xd930 <__mulsf3+0x12>
    d926:	7d df       	rcall	.-262    	; 0xd822 <__fp_pscB>
    d928:	18 f0       	brcs	.+6      	; 0xd930 <__mulsf3+0x12>
    d92a:	95 23       	and	r25, r21
    d92c:	09 f0       	breq	.+2      	; 0xd930 <__mulsf3+0x12>
    d92e:	69 cf       	rjmp	.-302    	; 0xd802 <__fp_inf>
    d930:	6e cf       	rjmp	.-292    	; 0xd80e <__fp_nan>
    d932:	11 24       	eor	r1, r1
    d934:	ea cf       	rjmp	.-44     	; 0xd90a <__fp_szero>

0000d936 <__mulsf3x>:
    d936:	c6 df       	rcall	.-116    	; 0xd8c4 <__fp_split3>
    d938:	a0 f3       	brcs	.-24     	; 0xd922 <__mulsf3+0x4>

0000d93a <__mulsf3_pse>:
    d93a:	95 9f       	mul	r25, r21
    d93c:	d1 f3       	breq	.-12     	; 0xd932 <__mulsf3+0x14>
    d93e:	95 0f       	add	r25, r21
    d940:	50 e0       	ldi	r21, 0x00	; 0
    d942:	55 1f       	adc	r21, r21
    d944:	62 9f       	mul	r22, r18
    d946:	f0 01       	movw	r30, r0
    d948:	72 9f       	mul	r23, r18
    d94a:	bb 27       	eor	r27, r27
    d94c:	f0 0d       	add	r31, r0
    d94e:	b1 1d       	adc	r27, r1
    d950:	63 9f       	mul	r22, r19
    d952:	aa 27       	eor	r26, r26
    d954:	f0 0d       	add	r31, r0
    d956:	b1 1d       	adc	r27, r1
    d958:	aa 1f       	adc	r26, r26
    d95a:	64 9f       	mul	r22, r20
    d95c:	66 27       	eor	r22, r22
    d95e:	b0 0d       	add	r27, r0
    d960:	a1 1d       	adc	r26, r1
    d962:	66 1f       	adc	r22, r22
    d964:	82 9f       	mul	r24, r18
    d966:	22 27       	eor	r18, r18
    d968:	b0 0d       	add	r27, r0
    d96a:	a1 1d       	adc	r26, r1
    d96c:	62 1f       	adc	r22, r18
    d96e:	73 9f       	mul	r23, r19
    d970:	b0 0d       	add	r27, r0
    d972:	a1 1d       	adc	r26, r1
    d974:	62 1f       	adc	r22, r18
    d976:	83 9f       	mul	r24, r19
    d978:	a0 0d       	add	r26, r0
    d97a:	61 1d       	adc	r22, r1
    d97c:	22 1f       	adc	r18, r18
    d97e:	74 9f       	mul	r23, r20
    d980:	33 27       	eor	r19, r19
    d982:	a0 0d       	add	r26, r0
    d984:	61 1d       	adc	r22, r1
    d986:	23 1f       	adc	r18, r19
    d988:	84 9f       	mul	r24, r20
    d98a:	60 0d       	add	r22, r0
    d98c:	21 1d       	adc	r18, r1
    d98e:	82 2f       	mov	r24, r18
    d990:	76 2f       	mov	r23, r22
    d992:	6a 2f       	mov	r22, r26
    d994:	11 24       	eor	r1, r1
    d996:	9f 57       	subi	r25, 0x7F	; 127
    d998:	50 40       	sbci	r21, 0x00	; 0
    d99a:	8a f0       	brmi	.+34     	; 0xd9be <__mulsf3_pse+0x84>
    d99c:	e1 f0       	breq	.+56     	; 0xd9d6 <__mulsf3_pse+0x9c>
    d99e:	88 23       	and	r24, r24
    d9a0:	4a f0       	brmi	.+18     	; 0xd9b4 <__mulsf3_pse+0x7a>
    d9a2:	ee 0f       	add	r30, r30
    d9a4:	ff 1f       	adc	r31, r31
    d9a6:	bb 1f       	adc	r27, r27
    d9a8:	66 1f       	adc	r22, r22
    d9aa:	77 1f       	adc	r23, r23
    d9ac:	88 1f       	adc	r24, r24
    d9ae:	91 50       	subi	r25, 0x01	; 1
    d9b0:	50 40       	sbci	r21, 0x00	; 0
    d9b2:	a9 f7       	brne	.-22     	; 0xd99e <__mulsf3_pse+0x64>
    d9b4:	9e 3f       	cpi	r25, 0xFE	; 254
    d9b6:	51 05       	cpc	r21, r1
    d9b8:	70 f0       	brcs	.+28     	; 0xd9d6 <__mulsf3_pse+0x9c>
    d9ba:	23 cf       	rjmp	.-442    	; 0xd802 <__fp_inf>
    d9bc:	a6 cf       	rjmp	.-180    	; 0xd90a <__fp_szero>
    d9be:	5f 3f       	cpi	r21, 0xFF	; 255
    d9c0:	ec f3       	brlt	.-6      	; 0xd9bc <__mulsf3_pse+0x82>
    d9c2:	98 3e       	cpi	r25, 0xE8	; 232
    d9c4:	dc f3       	brlt	.-10     	; 0xd9bc <__mulsf3_pse+0x82>
    d9c6:	86 95       	lsr	r24
    d9c8:	77 95       	ror	r23
    d9ca:	67 95       	ror	r22
    d9cc:	b7 95       	ror	r27
    d9ce:	f7 95       	ror	r31
    d9d0:	e7 95       	ror	r30
    d9d2:	9f 5f       	subi	r25, 0xFF	; 255
    d9d4:	c1 f7       	brne	.-16     	; 0xd9c6 <__mulsf3_pse+0x8c>
    d9d6:	fe 2b       	or	r31, r30
    d9d8:	88 0f       	add	r24, r24
    d9da:	91 1d       	adc	r25, r1
    d9dc:	96 95       	lsr	r25
    d9de:	87 95       	ror	r24
    d9e0:	97 f9       	bld	r25, 7
    d9e2:	08 95       	ret

0000d9e4 <pow>:
    d9e4:	fa 01       	movw	r30, r20
    d9e6:	ee 0f       	add	r30, r30
    d9e8:	ff 1f       	adc	r31, r31
    d9ea:	30 96       	adiw	r30, 0x00	; 0
    d9ec:	21 05       	cpc	r18, r1
    d9ee:	31 05       	cpc	r19, r1
    d9f0:	99 f1       	breq	.+102    	; 0xda58 <pow+0x74>
    d9f2:	61 15       	cp	r22, r1
    d9f4:	71 05       	cpc	r23, r1
    d9f6:	61 f4       	brne	.+24     	; 0xda10 <pow+0x2c>
    d9f8:	80 38       	cpi	r24, 0x80	; 128
    d9fa:	bf e3       	ldi	r27, 0x3F	; 63
    d9fc:	9b 07       	cpc	r25, r27
    d9fe:	49 f1       	breq	.+82     	; 0xda52 <pow+0x6e>
    da00:	68 94       	set
    da02:	90 38       	cpi	r25, 0x80	; 128
    da04:	81 05       	cpc	r24, r1
    da06:	61 f0       	breq	.+24     	; 0xda20 <pow+0x3c>
    da08:	80 38       	cpi	r24, 0x80	; 128
    da0a:	bf ef       	ldi	r27, 0xFF	; 255
    da0c:	9b 07       	cpc	r25, r27
    da0e:	41 f0       	breq	.+16     	; 0xda20 <pow+0x3c>
    da10:	99 23       	and	r25, r25
    da12:	42 f5       	brpl	.+80     	; 0xda64 <pow+0x80>
    da14:	ff 3f       	cpi	r31, 0xFF	; 255
    da16:	e1 05       	cpc	r30, r1
    da18:	31 05       	cpc	r19, r1
    da1a:	21 05       	cpc	r18, r1
    da1c:	11 f1       	breq	.+68     	; 0xda62 <pow+0x7e>
    da1e:	e8 94       	clt
    da20:	08 94       	sec
    da22:	e7 95       	ror	r30
    da24:	d9 01       	movw	r26, r18
    da26:	aa 23       	and	r26, r26
    da28:	29 f4       	brne	.+10     	; 0xda34 <pow+0x50>
    da2a:	ab 2f       	mov	r26, r27
    da2c:	be 2f       	mov	r27, r30
    da2e:	f8 5f       	subi	r31, 0xF8	; 248
    da30:	d0 f3       	brcs	.-12     	; 0xda26 <pow+0x42>
    da32:	10 c0       	rjmp	.+32     	; 0xda54 <pow+0x70>
    da34:	ff 5f       	subi	r31, 0xFF	; 255
    da36:	70 f4       	brcc	.+28     	; 0xda54 <pow+0x70>
    da38:	a6 95       	lsr	r26
    da3a:	e0 f7       	brcc	.-8      	; 0xda34 <pow+0x50>
    da3c:	f7 39       	cpi	r31, 0x97	; 151
    da3e:	50 f0       	brcs	.+20     	; 0xda54 <pow+0x70>
    da40:	19 f0       	breq	.+6      	; 0xda48 <pow+0x64>
    da42:	ff 3a       	cpi	r31, 0xAF	; 175
    da44:	38 f4       	brcc	.+14     	; 0xda54 <pow+0x70>
    da46:	9f 77       	andi	r25, 0x7F	; 127
    da48:	9f 93       	push	r25
    da4a:	0c d0       	rcall	.+24     	; 0xda64 <pow+0x80>
    da4c:	0f 90       	pop	r0
    da4e:	07 fc       	sbrc	r0, 7
    da50:	90 58       	subi	r25, 0x80	; 128
    da52:	08 95       	ret
    da54:	3e f0       	brts	.+14     	; 0xda64 <pow+0x80>
    da56:	db ce       	rjmp	.-586    	; 0xd80e <__fp_nan>
    da58:	60 e0       	ldi	r22, 0x00	; 0
    da5a:	70 e0       	ldi	r23, 0x00	; 0
    da5c:	80 e8       	ldi	r24, 0x80	; 128
    da5e:	9f e3       	ldi	r25, 0x3F	; 63
    da60:	08 95       	ret
    da62:	4f e7       	ldi	r20, 0x7F	; 127
    da64:	9f 77       	andi	r25, 0x7F	; 127
    da66:	5f 93       	push	r21
    da68:	4f 93       	push	r20
    da6a:	3f 93       	push	r19
    da6c:	2f 93       	push	r18
    da6e:	c3 d0       	rcall	.+390    	; 0xdbf6 <log>
    da70:	2f 91       	pop	r18
    da72:	3f 91       	pop	r19
    da74:	4f 91       	pop	r20
    da76:	5f 91       	pop	r21
    da78:	52 df       	rcall	.-348    	; 0xd91e <__mulsf3>
    da7a:	0b c0       	rjmp	.+22     	; 0xda92 <exp>

0000da7c <sin>:
    da7c:	9f 93       	push	r25
    da7e:	d9 de       	rcall	.-590    	; 0xd832 <__fp_rempio2>
    da80:	0f 90       	pop	r0
    da82:	07 fc       	sbrc	r0, 7
    da84:	ee 5f       	subi	r30, 0xFE	; 254
    da86:	0d cf       	rjmp	.-486    	; 0xd8a2 <__fp_sinus>
    da88:	19 f4       	brne	.+6      	; 0xda90 <sin+0x14>
    da8a:	0e f0       	brts	.+2      	; 0xda8e <sin+0x12>
    da8c:	ba ce       	rjmp	.-652    	; 0xd802 <__fp_inf>
    da8e:	3c cf       	rjmp	.-392    	; 0xd908 <__fp_zero>
    da90:	be ce       	rjmp	.-644    	; 0xd80e <__fp_nan>

0000da92 <exp>:
    da92:	20 df       	rcall	.-448    	; 0xd8d4 <__fp_splitA>
    da94:	c8 f3       	brcs	.-14     	; 0xda88 <sin+0xc>
    da96:	96 38       	cpi	r25, 0x86	; 134
    da98:	c0 f7       	brcc	.-16     	; 0xda8a <sin+0xe>
    da9a:	07 f8       	bld	r0, 7
    da9c:	0f 92       	push	r0
    da9e:	e8 94       	clt
    daa0:	2b e3       	ldi	r18, 0x3B	; 59
    daa2:	3a ea       	ldi	r19, 0xAA	; 170
    daa4:	48 eb       	ldi	r20, 0xB8	; 184
    daa6:	5f e7       	ldi	r21, 0x7F	; 127
    daa8:	48 df       	rcall	.-368    	; 0xd93a <__mulsf3_pse>
    daaa:	0f 92       	push	r0
    daac:	0f 92       	push	r0
    daae:	0f 92       	push	r0
    dab0:	4d b7       	in	r20, 0x3d	; 61
    dab2:	5e b7       	in	r21, 0x3e	; 62
    dab4:	0f 92       	push	r0
    dab6:	df d0       	rcall	.+446    	; 0xdc76 <modf>
    dab8:	e6 e3       	ldi	r30, 0x36	; 54
    daba:	f2 e0       	ldi	r31, 0x02	; 2
    dabc:	24 d0       	rcall	.+72     	; 0xdb06 <__fp_powser>
    dabe:	4f 91       	pop	r20
    dac0:	5f 91       	pop	r21
    dac2:	ef 91       	pop	r30
    dac4:	ff 91       	pop	r31
    dac6:	e5 95       	asr	r30
    dac8:	ee 1f       	adc	r30, r30
    daca:	ff 1f       	adc	r31, r31
    dacc:	49 f0       	breq	.+18     	; 0xdae0 <exp+0x4e>
    dace:	fe 57       	subi	r31, 0x7E	; 126
    dad0:	e0 68       	ori	r30, 0x80	; 128
    dad2:	44 27       	eor	r20, r20
    dad4:	ee 0f       	add	r30, r30
    dad6:	44 1f       	adc	r20, r20
    dad8:	fa 95       	dec	r31
    dada:	e1 f7       	brne	.-8      	; 0xdad4 <exp+0x42>
    dadc:	41 95       	neg	r20
    dade:	55 0b       	sbc	r21, r21
    dae0:	51 d0       	rcall	.+162    	; 0xdb84 <ldexp>
    dae2:	0f 90       	pop	r0
    dae4:	07 fe       	sbrs	r0, 7
    dae6:	45 c0       	rjmp	.+138    	; 0xdb72 <inverse>
    dae8:	08 95       	ret

0000daea <__fp_mpack>:
    daea:	9f 3f       	cpi	r25, 0xFF	; 255
    daec:	31 f0       	breq	.+12     	; 0xdafa <__fp_mpack_finite+0xc>

0000daee <__fp_mpack_finite>:
    daee:	91 50       	subi	r25, 0x01	; 1
    daf0:	20 f4       	brcc	.+8      	; 0xdafa <__fp_mpack_finite+0xc>
    daf2:	87 95       	ror	r24
    daf4:	77 95       	ror	r23
    daf6:	67 95       	ror	r22
    daf8:	b7 95       	ror	r27
    dafa:	88 0f       	add	r24, r24
    dafc:	91 1d       	adc	r25, r1
    dafe:	96 95       	lsr	r25
    db00:	87 95       	ror	r24
    db02:	97 f9       	bld	r25, 7
    db04:	08 95       	ret

0000db06 <__fp_powser>:
    db06:	df 93       	push	r29
    db08:	cf 93       	push	r28
    db0a:	1f 93       	push	r17
    db0c:	0f 93       	push	r16
    db0e:	ff 92       	push	r15
    db10:	ef 92       	push	r14
    db12:	df 92       	push	r13
    db14:	7b 01       	movw	r14, r22
    db16:	8c 01       	movw	r16, r24
    db18:	68 94       	set
    db1a:	05 c0       	rjmp	.+10     	; 0xdb26 <__fp_powser+0x20>
    db1c:	da 2e       	mov	r13, r26
    db1e:	ef 01       	movw	r28, r30
    db20:	0a df       	rcall	.-492    	; 0xd936 <__mulsf3x>
    db22:	fe 01       	movw	r30, r28
    db24:	e8 94       	clt
    db26:	a5 91       	lpm	r26, Z+
    db28:	25 91       	lpm	r18, Z+
    db2a:	35 91       	lpm	r19, Z+
    db2c:	45 91       	lpm	r20, Z+
    db2e:	55 91       	lpm	r21, Z+
    db30:	ae f3       	brts	.-22     	; 0xdb1c <__fp_powser+0x16>
    db32:	ef 01       	movw	r28, r30
    db34:	12 dd       	rcall	.-1500   	; 0xd55a <__addsf3x>
    db36:	fe 01       	movw	r30, r28
    db38:	97 01       	movw	r18, r14
    db3a:	a8 01       	movw	r20, r16
    db3c:	da 94       	dec	r13
    db3e:	79 f7       	brne	.-34     	; 0xdb1e <__fp_powser+0x18>
    db40:	df 90       	pop	r13
    db42:	ef 90       	pop	r14
    db44:	ff 90       	pop	r15
    db46:	0f 91       	pop	r16
    db48:	1f 91       	pop	r17
    db4a:	cf 91       	pop	r28
    db4c:	df 91       	pop	r29
    db4e:	08 95       	ret

0000db50 <__fp_powsodd>:
    db50:	9f 93       	push	r25
    db52:	8f 93       	push	r24
    db54:	7f 93       	push	r23
    db56:	6f 93       	push	r22
    db58:	ff 93       	push	r31
    db5a:	ef 93       	push	r30
    db5c:	9b 01       	movw	r18, r22
    db5e:	ac 01       	movw	r20, r24
    db60:	de de       	rcall	.-580    	; 0xd91e <__mulsf3>
    db62:	ef 91       	pop	r30
    db64:	ff 91       	pop	r31
    db66:	cf df       	rcall	.-98     	; 0xdb06 <__fp_powser>
    db68:	2f 91       	pop	r18
    db6a:	3f 91       	pop	r19
    db6c:	4f 91       	pop	r20
    db6e:	5f 91       	pop	r21
    db70:	d6 ce       	rjmp	.-596    	; 0xd91e <__mulsf3>

0000db72 <inverse>:
    db72:	9b 01       	movw	r18, r22
    db74:	ac 01       	movw	r20, r24
    db76:	60 e0       	ldi	r22, 0x00	; 0
    db78:	70 e0       	ldi	r23, 0x00	; 0
    db7a:	80 e8       	ldi	r24, 0x80	; 128
    db7c:	9f e3       	ldi	r25, 0x3F	; 63
    db7e:	47 cd       	rjmp	.-1394   	; 0xd60e <__divsf3>
    db80:	40 ce       	rjmp	.-896    	; 0xd802 <__fp_inf>
    db82:	b3 cf       	rjmp	.-154    	; 0xdaea <__fp_mpack>

0000db84 <ldexp>:
    db84:	a7 de       	rcall	.-690    	; 0xd8d4 <__fp_splitA>
    db86:	e8 f3       	brcs	.-6      	; 0xdb82 <inverse+0x10>
    db88:	99 23       	and	r25, r25
    db8a:	d9 f3       	breq	.-10     	; 0xdb82 <inverse+0x10>
    db8c:	94 0f       	add	r25, r20
    db8e:	51 1d       	adc	r21, r1
    db90:	bb f3       	brvs	.-18     	; 0xdb80 <inverse+0xe>
    db92:	91 50       	subi	r25, 0x01	; 1
    db94:	50 40       	sbci	r21, 0x00	; 0
    db96:	94 f0       	brlt	.+36     	; 0xdbbc <ldexp+0x38>
    db98:	59 f0       	breq	.+22     	; 0xdbb0 <ldexp+0x2c>
    db9a:	88 23       	and	r24, r24
    db9c:	32 f0       	brmi	.+12     	; 0xdbaa <ldexp+0x26>
    db9e:	66 0f       	add	r22, r22
    dba0:	77 1f       	adc	r23, r23
    dba2:	88 1f       	adc	r24, r24
    dba4:	91 50       	subi	r25, 0x01	; 1
    dba6:	50 40       	sbci	r21, 0x00	; 0
    dba8:	c1 f7       	brne	.-16     	; 0xdb9a <ldexp+0x16>
    dbaa:	9e 3f       	cpi	r25, 0xFE	; 254
    dbac:	51 05       	cpc	r21, r1
    dbae:	44 f7       	brge	.-48     	; 0xdb80 <inverse+0xe>
    dbb0:	88 0f       	add	r24, r24
    dbb2:	91 1d       	adc	r25, r1
    dbb4:	96 95       	lsr	r25
    dbb6:	87 95       	ror	r24
    dbb8:	97 f9       	bld	r25, 7
    dbba:	08 95       	ret
    dbbc:	5f 3f       	cpi	r21, 0xFF	; 255
    dbbe:	ac f0       	brlt	.+42     	; 0xdbea <ldexp+0x66>
    dbc0:	98 3e       	cpi	r25, 0xE8	; 232
    dbc2:	9c f0       	brlt	.+38     	; 0xdbea <ldexp+0x66>
    dbc4:	bb 27       	eor	r27, r27
    dbc6:	86 95       	lsr	r24
    dbc8:	77 95       	ror	r23
    dbca:	67 95       	ror	r22
    dbcc:	b7 95       	ror	r27
    dbce:	08 f4       	brcc	.+2      	; 0xdbd2 <ldexp+0x4e>
    dbd0:	b1 60       	ori	r27, 0x01	; 1
    dbd2:	93 95       	inc	r25
    dbd4:	c1 f7       	brne	.-16     	; 0xdbc6 <ldexp+0x42>
    dbd6:	bb 0f       	add	r27, r27
    dbd8:	58 f7       	brcc	.-42     	; 0xdbb0 <ldexp+0x2c>
    dbda:	11 f4       	brne	.+4      	; 0xdbe0 <ldexp+0x5c>
    dbdc:	60 ff       	sbrs	r22, 0
    dbde:	e8 cf       	rjmp	.-48     	; 0xdbb0 <ldexp+0x2c>
    dbe0:	6f 5f       	subi	r22, 0xFF	; 255
    dbe2:	7f 4f       	sbci	r23, 0xFF	; 255
    dbe4:	8f 4f       	sbci	r24, 0xFF	; 255
    dbe6:	9f 4f       	sbci	r25, 0xFF	; 255
    dbe8:	e3 cf       	rjmp	.-58     	; 0xdbb0 <ldexp+0x2c>
    dbea:	8f ce       	rjmp	.-738    	; 0xd90a <__fp_szero>
    dbec:	0e f0       	brts	.+2      	; 0xdbf0 <ldexp+0x6c>
    dbee:	7d cf       	rjmp	.-262    	; 0xdaea <__fp_mpack>
    dbf0:	0e ce       	rjmp	.-996    	; 0xd80e <__fp_nan>
    dbf2:	68 94       	set
    dbf4:	06 ce       	rjmp	.-1012   	; 0xd802 <__fp_inf>

0000dbf6 <log>:
    dbf6:	6e de       	rcall	.-804    	; 0xd8d4 <__fp_splitA>
    dbf8:	c8 f3       	brcs	.-14     	; 0xdbec <ldexp+0x68>
    dbfa:	99 23       	and	r25, r25
    dbfc:	d1 f3       	breq	.-12     	; 0xdbf2 <ldexp+0x6e>
    dbfe:	c6 f3       	brts	.-16     	; 0xdbf0 <ldexp+0x6c>
    dc00:	df 93       	push	r29
    dc02:	cf 93       	push	r28
    dc04:	1f 93       	push	r17
    dc06:	0f 93       	push	r16
    dc08:	ff 92       	push	r15
    dc0a:	c9 2f       	mov	r28, r25
    dc0c:	dd 27       	eor	r29, r29
    dc0e:	88 23       	and	r24, r24
    dc10:	2a f0       	brmi	.+10     	; 0xdc1c <log+0x26>
    dc12:	21 97       	sbiw	r28, 0x01	; 1
    dc14:	66 0f       	add	r22, r22
    dc16:	77 1f       	adc	r23, r23
    dc18:	88 1f       	adc	r24, r24
    dc1a:	da f7       	brpl	.-10     	; 0xdc12 <log+0x1c>
    dc1c:	20 e0       	ldi	r18, 0x00	; 0
    dc1e:	30 e0       	ldi	r19, 0x00	; 0
    dc20:	40 e8       	ldi	r20, 0x80	; 128
    dc22:	5f eb       	ldi	r21, 0xBF	; 191
    dc24:	9f e3       	ldi	r25, 0x3F	; 63
    dc26:	88 39       	cpi	r24, 0x98	; 152
    dc28:	20 f0       	brcs	.+8      	; 0xdc32 <log+0x3c>
    dc2a:	80 3e       	cpi	r24, 0xE0	; 224
    dc2c:	30 f0       	brcs	.+12     	; 0xdc3a <log+0x44>
    dc2e:	21 96       	adiw	r28, 0x01	; 1
    dc30:	8f 77       	andi	r24, 0x7F	; 127
    dc32:	82 dc       	rcall	.-1788   	; 0xd538 <__addsf3>
    dc34:	ee e5       	ldi	r30, 0x5E	; 94
    dc36:	f2 e0       	ldi	r31, 0x02	; 2
    dc38:	03 c0       	rjmp	.+6      	; 0xdc40 <log+0x4a>
    dc3a:	7e dc       	rcall	.-1796   	; 0xd538 <__addsf3>
    dc3c:	eb e8       	ldi	r30, 0x8B	; 139
    dc3e:	f2 e0       	ldi	r31, 0x02	; 2
    dc40:	62 df       	rcall	.-316    	; 0xdb06 <__fp_powser>
    dc42:	8b 01       	movw	r16, r22
    dc44:	be 01       	movw	r22, r28
    dc46:	ec 01       	movw	r28, r24
    dc48:	fb 2e       	mov	r15, r27
    dc4a:	6f 57       	subi	r22, 0x7F	; 127
    dc4c:	71 09       	sbc	r23, r1
    dc4e:	75 95       	asr	r23
    dc50:	77 1f       	adc	r23, r23
    dc52:	88 0b       	sbc	r24, r24
    dc54:	99 0b       	sbc	r25, r25
    dc56:	76 dd       	rcall	.-1300   	; 0xd744 <__floatsisf>
    dc58:	28 e1       	ldi	r18, 0x18	; 24
    dc5a:	32 e7       	ldi	r19, 0x72	; 114
    dc5c:	41 e3       	ldi	r20, 0x31	; 49
    dc5e:	5f e3       	ldi	r21, 0x3F	; 63
    dc60:	6a de       	rcall	.-812    	; 0xd936 <__mulsf3x>
    dc62:	af 2d       	mov	r26, r15
    dc64:	98 01       	movw	r18, r16
    dc66:	ae 01       	movw	r20, r28
    dc68:	ff 90       	pop	r15
    dc6a:	0f 91       	pop	r16
    dc6c:	1f 91       	pop	r17
    dc6e:	cf 91       	pop	r28
    dc70:	df 91       	pop	r29
    dc72:	73 dc       	rcall	.-1818   	; 0xd55a <__addsf3x>
    dc74:	05 ce       	rjmp	.-1014   	; 0xd880 <__fp_round>

0000dc76 <modf>:
    dc76:	fa 01       	movw	r30, r20
    dc78:	dc 01       	movw	r26, r24
    dc7a:	aa 0f       	add	r26, r26
    dc7c:	bb 1f       	adc	r27, r27
    dc7e:	9b 01       	movw	r18, r22
    dc80:	ac 01       	movw	r20, r24
    dc82:	bf 57       	subi	r27, 0x7F	; 127
    dc84:	28 f4       	brcc	.+10     	; 0xdc90 <modf+0x1a>
    dc86:	22 27       	eor	r18, r18
    dc88:	33 27       	eor	r19, r19
    dc8a:	44 27       	eor	r20, r20
    dc8c:	50 78       	andi	r21, 0x80	; 128
    dc8e:	1f c0       	rjmp	.+62     	; 0xdcce <modf+0x58>
    dc90:	b7 51       	subi	r27, 0x17	; 23
    dc92:	88 f4       	brcc	.+34     	; 0xdcb6 <modf+0x40>
    dc94:	ab 2f       	mov	r26, r27
    dc96:	00 24       	eor	r0, r0
    dc98:	46 95       	lsr	r20
    dc9a:	37 95       	ror	r19
    dc9c:	27 95       	ror	r18
    dc9e:	01 1c       	adc	r0, r1
    dca0:	a3 95       	inc	r26
    dca2:	d2 f3       	brmi	.-12     	; 0xdc98 <modf+0x22>
    dca4:	00 20       	and	r0, r0
    dca6:	69 f0       	breq	.+26     	; 0xdcc2 <modf+0x4c>
    dca8:	22 0f       	add	r18, r18
    dcaa:	33 1f       	adc	r19, r19
    dcac:	44 1f       	adc	r20, r20
    dcae:	b3 95       	inc	r27
    dcb0:	da f3       	brmi	.-10     	; 0xdca8 <modf+0x32>
    dcb2:	0d d0       	rcall	.+26     	; 0xdcce <modf+0x58>
    dcb4:	40 cc       	rjmp	.-1920   	; 0xd536 <__subsf3>
    dcb6:	61 30       	cpi	r22, 0x01	; 1
    dcb8:	71 05       	cpc	r23, r1
    dcba:	a0 e8       	ldi	r26, 0x80	; 128
    dcbc:	8a 07       	cpc	r24, r26
    dcbe:	b9 46       	sbci	r27, 0x69	; 105
    dcc0:	30 f4       	brcc	.+12     	; 0xdcce <modf+0x58>
    dcc2:	9b 01       	movw	r18, r22
    dcc4:	ac 01       	movw	r20, r24
    dcc6:	66 27       	eor	r22, r22
    dcc8:	77 27       	eor	r23, r23
    dcca:	88 27       	eor	r24, r24
    dccc:	90 78       	andi	r25, 0x80	; 128
    dcce:	30 96       	adiw	r30, 0x00	; 0
    dcd0:	21 f0       	breq	.+8      	; 0xdcda <modf+0x64>
    dcd2:	20 83       	st	Z, r18
    dcd4:	31 83       	std	Z+1, r19	; 0x01
    dcd6:	42 83       	std	Z+2, r20	; 0x02
    dcd8:	53 83       	std	Z+3, r21	; 0x03
    dcda:	08 95       	ret

0000dcdc <__mulsi3>:
    dcdc:	db 01       	movw	r26, r22
    dcde:	8f 93       	push	r24
    dce0:	9f 93       	push	r25
    dce2:	93 d0       	rcall	.+294    	; 0xde0a <__muluhisi3>
    dce4:	bf 91       	pop	r27
    dce6:	af 91       	pop	r26
    dce8:	a2 9f       	mul	r26, r18
    dcea:	80 0d       	add	r24, r0
    dcec:	91 1d       	adc	r25, r1
    dcee:	a3 9f       	mul	r26, r19
    dcf0:	90 0d       	add	r25, r0
    dcf2:	b2 9f       	mul	r27, r18
    dcf4:	90 0d       	add	r25, r0
    dcf6:	11 24       	eor	r1, r1
    dcf8:	08 95       	ret

0000dcfa <__udivmodhi4>:
    dcfa:	aa 1b       	sub	r26, r26
    dcfc:	bb 1b       	sub	r27, r27
    dcfe:	51 e1       	ldi	r21, 0x11	; 17
    dd00:	07 c0       	rjmp	.+14     	; 0xdd10 <__udivmodhi4_ep>

0000dd02 <__udivmodhi4_loop>:
    dd02:	aa 1f       	adc	r26, r26
    dd04:	bb 1f       	adc	r27, r27
    dd06:	a6 17       	cp	r26, r22
    dd08:	b7 07       	cpc	r27, r23
    dd0a:	10 f0       	brcs	.+4      	; 0xdd10 <__udivmodhi4_ep>
    dd0c:	a6 1b       	sub	r26, r22
    dd0e:	b7 0b       	sbc	r27, r23

0000dd10 <__udivmodhi4_ep>:
    dd10:	88 1f       	adc	r24, r24
    dd12:	99 1f       	adc	r25, r25
    dd14:	5a 95       	dec	r21
    dd16:	a9 f7       	brne	.-22     	; 0xdd02 <__udivmodhi4_loop>
    dd18:	80 95       	com	r24
    dd1a:	90 95       	com	r25
    dd1c:	bc 01       	movw	r22, r24
    dd1e:	cd 01       	movw	r24, r26
    dd20:	08 95       	ret

0000dd22 <__divmodhi4>:
    dd22:	97 fb       	bst	r25, 7
    dd24:	07 2e       	mov	r0, r23
    dd26:	16 f4       	brtc	.+4      	; 0xdd2c <__divmodhi4+0xa>
    dd28:	00 94       	com	r0
    dd2a:	06 d0       	rcall	.+12     	; 0xdd38 <__divmodhi4_neg1>
    dd2c:	77 fd       	sbrc	r23, 7
    dd2e:	08 d0       	rcall	.+16     	; 0xdd40 <__divmodhi4_neg2>
    dd30:	e4 df       	rcall	.-56     	; 0xdcfa <__udivmodhi4>
    dd32:	07 fc       	sbrc	r0, 7
    dd34:	05 d0       	rcall	.+10     	; 0xdd40 <__divmodhi4_neg2>
    dd36:	3e f4       	brtc	.+14     	; 0xdd46 <__divmodhi4_exit>

0000dd38 <__divmodhi4_neg1>:
    dd38:	90 95       	com	r25
    dd3a:	81 95       	neg	r24
    dd3c:	9f 4f       	sbci	r25, 0xFF	; 255
    dd3e:	08 95       	ret

0000dd40 <__divmodhi4_neg2>:
    dd40:	70 95       	com	r23
    dd42:	61 95       	neg	r22
    dd44:	7f 4f       	sbci	r23, 0xFF	; 255

0000dd46 <__divmodhi4_exit>:
    dd46:	08 95       	ret

0000dd48 <__udivmodsi4>:
    dd48:	a1 e2       	ldi	r26, 0x21	; 33
    dd4a:	1a 2e       	mov	r1, r26
    dd4c:	aa 1b       	sub	r26, r26
    dd4e:	bb 1b       	sub	r27, r27
    dd50:	fd 01       	movw	r30, r26
    dd52:	0d c0       	rjmp	.+26     	; 0xdd6e <__udivmodsi4_ep>

0000dd54 <__udivmodsi4_loop>:
    dd54:	aa 1f       	adc	r26, r26
    dd56:	bb 1f       	adc	r27, r27
    dd58:	ee 1f       	adc	r30, r30
    dd5a:	ff 1f       	adc	r31, r31
    dd5c:	a2 17       	cp	r26, r18
    dd5e:	b3 07       	cpc	r27, r19
    dd60:	e4 07       	cpc	r30, r20
    dd62:	f5 07       	cpc	r31, r21
    dd64:	20 f0       	brcs	.+8      	; 0xdd6e <__udivmodsi4_ep>
    dd66:	a2 1b       	sub	r26, r18
    dd68:	b3 0b       	sbc	r27, r19
    dd6a:	e4 0b       	sbc	r30, r20
    dd6c:	f5 0b       	sbc	r31, r21

0000dd6e <__udivmodsi4_ep>:
    dd6e:	66 1f       	adc	r22, r22
    dd70:	77 1f       	adc	r23, r23
    dd72:	88 1f       	adc	r24, r24
    dd74:	99 1f       	adc	r25, r25
    dd76:	1a 94       	dec	r1
    dd78:	69 f7       	brne	.-38     	; 0xdd54 <__udivmodsi4_loop>
    dd7a:	60 95       	com	r22
    dd7c:	70 95       	com	r23
    dd7e:	80 95       	com	r24
    dd80:	90 95       	com	r25
    dd82:	9b 01       	movw	r18, r22
    dd84:	ac 01       	movw	r20, r24
    dd86:	bd 01       	movw	r22, r26
    dd88:	cf 01       	movw	r24, r30
    dd8a:	08 95       	ret

0000dd8c <__divmodsi4>:
    dd8c:	05 2e       	mov	r0, r21
    dd8e:	97 fb       	bst	r25, 7
    dd90:	16 f4       	brtc	.+4      	; 0xdd96 <__divmodsi4+0xa>
    dd92:	00 94       	com	r0
    dd94:	0f d0       	rcall	.+30     	; 0xddb4 <__negsi2>
    dd96:	57 fd       	sbrc	r21, 7
    dd98:	05 d0       	rcall	.+10     	; 0xdda4 <__divmodsi4_neg2>
    dd9a:	d6 df       	rcall	.-84     	; 0xdd48 <__udivmodsi4>
    dd9c:	07 fc       	sbrc	r0, 7
    dd9e:	02 d0       	rcall	.+4      	; 0xdda4 <__divmodsi4_neg2>
    dda0:	46 f4       	brtc	.+16     	; 0xddb2 <__divmodsi4_exit>
    dda2:	08 c0       	rjmp	.+16     	; 0xddb4 <__negsi2>

0000dda4 <__divmodsi4_neg2>:
    dda4:	50 95       	com	r21
    dda6:	40 95       	com	r20
    dda8:	30 95       	com	r19
    ddaa:	21 95       	neg	r18
    ddac:	3f 4f       	sbci	r19, 0xFF	; 255
    ddae:	4f 4f       	sbci	r20, 0xFF	; 255
    ddb0:	5f 4f       	sbci	r21, 0xFF	; 255

0000ddb2 <__divmodsi4_exit>:
    ddb2:	08 95       	ret

0000ddb4 <__negsi2>:
    ddb4:	90 95       	com	r25
    ddb6:	80 95       	com	r24
    ddb8:	70 95       	com	r23
    ddba:	61 95       	neg	r22
    ddbc:	7f 4f       	sbci	r23, 0xFF	; 255
    ddbe:	8f 4f       	sbci	r24, 0xFF	; 255
    ddc0:	9f 4f       	sbci	r25, 0xFF	; 255
    ddc2:	08 95       	ret

0000ddc4 <__tablejump2__>:
    ddc4:	ee 0f       	add	r30, r30
    ddc6:	ff 1f       	adc	r31, r31
    ddc8:	88 1f       	adc	r24, r24
    ddca:	8b bf       	out	0x3b, r24	; 59
    ddcc:	07 90       	elpm	r0, Z+
    ddce:	f6 91       	elpm	r31, Z
    ddd0:	e0 2d       	mov	r30, r0
    ddd2:	19 94       	eijmp

0000ddd4 <__mulhisi3>:
    ddd4:	05 d0       	rcall	.+10     	; 0xdde0 <__umulhisi3>
    ddd6:	33 23       	and	r19, r19
    ddd8:	12 f4       	brpl	.+4      	; 0xddde <__mulhisi3+0xa>
    ddda:	8a 1b       	sub	r24, r26
    dddc:	9b 0b       	sbc	r25, r27
    ddde:	10 c0       	rjmp	.+32     	; 0xde00 <__usmulhisi3_tail>

0000dde0 <__umulhisi3>:
    dde0:	a2 9f       	mul	r26, r18
    dde2:	b0 01       	movw	r22, r0
    dde4:	b3 9f       	mul	r27, r19
    dde6:	c0 01       	movw	r24, r0
    dde8:	a3 9f       	mul	r26, r19
    ddea:	70 0d       	add	r23, r0
    ddec:	81 1d       	adc	r24, r1
    ddee:	11 24       	eor	r1, r1
    ddf0:	91 1d       	adc	r25, r1
    ddf2:	b2 9f       	mul	r27, r18
    ddf4:	70 0d       	add	r23, r0
    ddf6:	81 1d       	adc	r24, r1
    ddf8:	11 24       	eor	r1, r1
    ddfa:	91 1d       	adc	r25, r1
    ddfc:	08 95       	ret

0000ddfe <__usmulhisi3>:
    ddfe:	f0 df       	rcall	.-32     	; 0xdde0 <__umulhisi3>

0000de00 <__usmulhisi3_tail>:
    de00:	b7 ff       	sbrs	r27, 7
    de02:	08 95       	ret
    de04:	82 1b       	sub	r24, r18
    de06:	93 0b       	sbc	r25, r19
    de08:	08 95       	ret

0000de0a <__muluhisi3>:
    de0a:	ea df       	rcall	.-44     	; 0xdde0 <__umulhisi3>
    de0c:	a5 9f       	mul	r26, r21
    de0e:	90 0d       	add	r25, r0
    de10:	b4 9f       	mul	r27, r20
    de12:	90 0d       	add	r25, r0
    de14:	a4 9f       	mul	r26, r20
    de16:	80 0d       	add	r24, r0
    de18:	91 1d       	adc	r25, r1
    de1a:	11 24       	eor	r1, r1
    de1c:	08 95       	ret

0000de1e <__muldi3>:
    de1e:	df 93       	push	r29
    de20:	cf 93       	push	r28
    de22:	1f 93       	push	r17
    de24:	0f 93       	push	r16
    de26:	9a 9d       	mul	r25, r10
    de28:	f0 2d       	mov	r31, r0
    de2a:	21 9f       	mul	r18, r17
    de2c:	f0 0d       	add	r31, r0
    de2e:	8b 9d       	mul	r24, r11
    de30:	f0 0d       	add	r31, r0
    de32:	8a 9d       	mul	r24, r10
    de34:	e0 2d       	mov	r30, r0
    de36:	f1 0d       	add	r31, r1
    de38:	03 9f       	mul	r16, r19
    de3a:	f0 0d       	add	r31, r0
    de3c:	02 9f       	mul	r16, r18
    de3e:	e0 0d       	add	r30, r0
    de40:	f1 1d       	adc	r31, r1
    de42:	4e 9d       	mul	r20, r14
    de44:	e0 0d       	add	r30, r0
    de46:	f1 1d       	adc	r31, r1
    de48:	5e 9d       	mul	r21, r14
    de4a:	f0 0d       	add	r31, r0
    de4c:	4f 9d       	mul	r20, r15
    de4e:	f0 0d       	add	r31, r0
    de50:	7f 93       	push	r23
    de52:	6f 93       	push	r22
    de54:	bf 92       	push	r11
    de56:	af 92       	push	r10
    de58:	5f 93       	push	r21
    de5a:	4f 93       	push	r20
    de5c:	d5 01       	movw	r26, r10
    de5e:	c0 df       	rcall	.-128    	; 0xdde0 <__umulhisi3>
    de60:	8b 01       	movw	r16, r22
    de62:	ac 01       	movw	r20, r24
    de64:	d7 01       	movw	r26, r14
    de66:	bc df       	rcall	.-136    	; 0xdde0 <__umulhisi3>
    de68:	eb 01       	movw	r28, r22
    de6a:	e8 0f       	add	r30, r24
    de6c:	f9 1f       	adc	r31, r25
    de6e:	d6 01       	movw	r26, r12
    de70:	1f d0       	rcall	.+62     	; 0xdeb0 <__muldi3_6>
    de72:	2f 91       	pop	r18
    de74:	3f 91       	pop	r19
    de76:	d6 01       	movw	r26, r12
    de78:	b3 df       	rcall	.-154    	; 0xdde0 <__umulhisi3>
    de7a:	c6 0f       	add	r28, r22
    de7c:	d7 1f       	adc	r29, r23
    de7e:	e8 1f       	adc	r30, r24
    de80:	f9 1f       	adc	r31, r25
    de82:	af 91       	pop	r26
    de84:	bf 91       	pop	r27
    de86:	14 d0       	rcall	.+40     	; 0xdeb0 <__muldi3_6>
    de88:	2f 91       	pop	r18
    de8a:	3f 91       	pop	r19
    de8c:	a9 df       	rcall	.-174    	; 0xdde0 <__umulhisi3>
    de8e:	c6 0f       	add	r28, r22
    de90:	d7 1f       	adc	r29, r23
    de92:	e8 1f       	adc	r30, r24
    de94:	f9 1f       	adc	r31, r25
    de96:	d6 01       	movw	r26, r12
    de98:	a3 df       	rcall	.-186    	; 0xdde0 <__umulhisi3>
    de9a:	e6 0f       	add	r30, r22
    de9c:	f7 1f       	adc	r31, r23
    de9e:	98 01       	movw	r18, r16
    dea0:	be 01       	movw	r22, r28
    dea2:	cf 01       	movw	r24, r30
    dea4:	11 24       	eor	r1, r1
    dea6:	0f 91       	pop	r16
    dea8:	1f 91       	pop	r17
    deaa:	cf 91       	pop	r28
    deac:	df 91       	pop	r29
    deae:	08 95       	ret

0000deb0 <__muldi3_6>:
    deb0:	97 df       	rcall	.-210    	; 0xdde0 <__umulhisi3>
    deb2:	46 0f       	add	r20, r22
    deb4:	57 1f       	adc	r21, r23
    deb6:	c8 1f       	adc	r28, r24
    deb8:	d9 1f       	adc	r29, r25
    deba:	08 f4       	brcc	.+2      	; 0xdebe <__muldi3_6+0xe>
    debc:	31 96       	adiw	r30, 0x01	; 1
    debe:	08 95       	ret

0000dec0 <__moddi3>:
    dec0:	68 94       	set
    dec2:	01 c0       	rjmp	.+2      	; 0xdec6 <__divdi3_moddi3>

0000dec4 <__divdi3>:
    dec4:	e8 94       	clt

0000dec6 <__divdi3_moddi3>:
    dec6:	f9 2f       	mov	r31, r25
    dec8:	f1 2b       	or	r31, r17
    deca:	0a f0       	brmi	.+2      	; 0xdece <__divdi3_moddi3+0x8>
    decc:	27 c0       	rjmp	.+78     	; 0xdf1c <__udivdi3_umoddi3>
    dece:	a0 e0       	ldi	r26, 0x00	; 0
    ded0:	b0 e0       	ldi	r27, 0x00	; 0
    ded2:	ec e6       	ldi	r30, 0x6C	; 108
    ded4:	ff e6       	ldi	r31, 0x6F	; 111
    ded6:	93 c0       	rjmp	.+294    	; 0xdffe <__prologue_saves__+0xc>
    ded8:	09 2e       	mov	r0, r25
    deda:	05 94       	asr	r0
    dedc:	1a f4       	brpl	.+6      	; 0xdee4 <__divdi3_moddi3+0x1e>
    dede:	79 d0       	rcall	.+242    	; 0xdfd2 <__negdi2>
    dee0:	11 23       	and	r17, r17
    dee2:	92 f4       	brpl	.+36     	; 0xdf08 <__divdi3_moddi3+0x42>
    dee4:	f0 e8       	ldi	r31, 0x80	; 128
    dee6:	0f 26       	eor	r0, r31
    dee8:	ff ef       	ldi	r31, 0xFF	; 255
    deea:	e0 94       	com	r14
    deec:	f0 94       	com	r15
    deee:	00 95       	com	r16
    def0:	10 95       	com	r17
    def2:	b0 94       	com	r11
    def4:	c0 94       	com	r12
    def6:	d0 94       	com	r13
    def8:	a1 94       	neg	r10
    defa:	bf 0a       	sbc	r11, r31
    defc:	cf 0a       	sbc	r12, r31
    defe:	df 0a       	sbc	r13, r31
    df00:	ef 0a       	sbc	r14, r31
    df02:	ff 0a       	sbc	r15, r31
    df04:	0f 0b       	sbc	r16, r31
    df06:	1f 0b       	sbc	r17, r31
    df08:	13 d0       	rcall	.+38     	; 0xdf30 <__udivmod64>
    df0a:	07 fc       	sbrc	r0, 7
    df0c:	62 d0       	rcall	.+196    	; 0xdfd2 <__negdi2>
    df0e:	cd b7       	in	r28, 0x3d	; 61
    df10:	de b7       	in	r29, 0x3e	; 62
    df12:	ec e0       	ldi	r30, 0x0C	; 12
    df14:	8d c0       	rjmp	.+282    	; 0xe030 <__epilogue_restores__+0xc>

0000df16 <__umoddi3>:
    df16:	68 94       	set
    df18:	01 c0       	rjmp	.+2      	; 0xdf1c <__udivdi3_umoddi3>

0000df1a <__udivdi3>:
    df1a:	e8 94       	clt

0000df1c <__udivdi3_umoddi3>:
    df1c:	8f 92       	push	r8
    df1e:	9f 92       	push	r9
    df20:	cf 93       	push	r28
    df22:	df 93       	push	r29
    df24:	05 d0       	rcall	.+10     	; 0xdf30 <__udivmod64>
    df26:	df 91       	pop	r29
    df28:	cf 91       	pop	r28
    df2a:	9f 90       	pop	r9
    df2c:	8f 90       	pop	r8
    df2e:	08 95       	ret

0000df30 <__udivmod64>:
    df30:	88 24       	eor	r8, r8
    df32:	99 24       	eor	r9, r9
    df34:	f4 01       	movw	r30, r8
    df36:	e4 01       	movw	r28, r8
    df38:	b0 e4       	ldi	r27, 0x40	; 64
    df3a:	9f 93       	push	r25
    df3c:	aa 27       	eor	r26, r26
    df3e:	9a 15       	cp	r25, r10
    df40:	8b 04       	cpc	r8, r11
    df42:	9c 04       	cpc	r9, r12
    df44:	ed 05       	cpc	r30, r13
    df46:	fe 05       	cpc	r31, r14
    df48:	cf 05       	cpc	r28, r15
    df4a:	d0 07       	cpc	r29, r16
    df4c:	a1 07       	cpc	r26, r17
    df4e:	98 f4       	brcc	.+38     	; 0xdf76 <__udivmod64+0x46>
    df50:	ad 2f       	mov	r26, r29
    df52:	dc 2f       	mov	r29, r28
    df54:	cf 2f       	mov	r28, r31
    df56:	fe 2f       	mov	r31, r30
    df58:	e9 2d       	mov	r30, r9
    df5a:	98 2c       	mov	r9, r8
    df5c:	89 2e       	mov	r8, r25
    df5e:	98 2f       	mov	r25, r24
    df60:	87 2f       	mov	r24, r23
    df62:	76 2f       	mov	r23, r22
    df64:	65 2f       	mov	r22, r21
    df66:	54 2f       	mov	r21, r20
    df68:	43 2f       	mov	r20, r19
    df6a:	32 2f       	mov	r19, r18
    df6c:	22 27       	eor	r18, r18
    df6e:	b8 50       	subi	r27, 0x08	; 8
    df70:	31 f7       	brne	.-52     	; 0xdf3e <__udivmod64+0xe>
    df72:	bf 91       	pop	r27
    df74:	27 c0       	rjmp	.+78     	; 0xdfc4 <__udivmod64+0x94>
    df76:	1b 2e       	mov	r1, r27
    df78:	bf 91       	pop	r27
    df7a:	bb 27       	eor	r27, r27
    df7c:	22 0f       	add	r18, r18
    df7e:	33 1f       	adc	r19, r19
    df80:	44 1f       	adc	r20, r20
    df82:	55 1f       	adc	r21, r21
    df84:	66 1f       	adc	r22, r22
    df86:	77 1f       	adc	r23, r23
    df88:	88 1f       	adc	r24, r24
    df8a:	99 1f       	adc	r25, r25
    df8c:	88 1c       	adc	r8, r8
    df8e:	99 1c       	adc	r9, r9
    df90:	ee 1f       	adc	r30, r30
    df92:	ff 1f       	adc	r31, r31
    df94:	cc 1f       	adc	r28, r28
    df96:	dd 1f       	adc	r29, r29
    df98:	aa 1f       	adc	r26, r26
    df9a:	bb 1f       	adc	r27, r27
    df9c:	8a 14       	cp	r8, r10
    df9e:	9b 04       	cpc	r9, r11
    dfa0:	ec 05       	cpc	r30, r12
    dfa2:	fd 05       	cpc	r31, r13
    dfa4:	ce 05       	cpc	r28, r14
    dfa6:	df 05       	cpc	r29, r15
    dfa8:	a0 07       	cpc	r26, r16
    dfaa:	b1 07       	cpc	r27, r17
    dfac:	48 f0       	brcs	.+18     	; 0xdfc0 <__udivmod64+0x90>
    dfae:	8a 18       	sub	r8, r10
    dfb0:	9b 08       	sbc	r9, r11
    dfb2:	ec 09       	sbc	r30, r12
    dfb4:	fd 09       	sbc	r31, r13
    dfb6:	ce 09       	sbc	r28, r14
    dfb8:	df 09       	sbc	r29, r15
    dfba:	a0 0b       	sbc	r26, r16
    dfbc:	b1 0b       	sbc	r27, r17
    dfbe:	21 60       	ori	r18, 0x01	; 1
    dfc0:	1a 94       	dec	r1
    dfc2:	e1 f6       	brne	.-72     	; 0xdf7c <__udivmod64+0x4c>
    dfc4:	2e f4       	brtc	.+10     	; 0xdfd0 <__udivmod64+0xa0>
    dfc6:	94 01       	movw	r18, r8
    dfc8:	af 01       	movw	r20, r30
    dfca:	be 01       	movw	r22, r28
    dfcc:	cd 01       	movw	r24, r26
    dfce:	00 0c       	add	r0, r0
    dfd0:	08 95       	ret

0000dfd2 <__negdi2>:
    dfd2:	60 95       	com	r22
    dfd4:	70 95       	com	r23
    dfd6:	80 95       	com	r24
    dfd8:	90 95       	com	r25
    dfda:	30 95       	com	r19
    dfdc:	40 95       	com	r20
    dfde:	50 95       	com	r21
    dfe0:	21 95       	neg	r18
    dfe2:	3f 4f       	sbci	r19, 0xFF	; 255
    dfe4:	4f 4f       	sbci	r20, 0xFF	; 255
    dfe6:	5f 4f       	sbci	r21, 0xFF	; 255
    dfe8:	6f 4f       	sbci	r22, 0xFF	; 255
    dfea:	7f 4f       	sbci	r23, 0xFF	; 255
    dfec:	8f 4f       	sbci	r24, 0xFF	; 255
    dfee:	9f 4f       	sbci	r25, 0xFF	; 255
    dff0:	08 95       	ret

0000dff2 <__prologue_saves__>:
    dff2:	2f 92       	push	r2
    dff4:	3f 92       	push	r3
    dff6:	4f 92       	push	r4
    dff8:	5f 92       	push	r5
    dffa:	6f 92       	push	r6
    dffc:	7f 92       	push	r7
    dffe:	8f 92       	push	r8
    e000:	9f 92       	push	r9
    e002:	af 92       	push	r10
    e004:	bf 92       	push	r11
    e006:	cf 92       	push	r12
    e008:	df 92       	push	r13
    e00a:	ef 92       	push	r14
    e00c:	ff 92       	push	r15
    e00e:	0f 93       	push	r16
    e010:	1f 93       	push	r17
    e012:	cf 93       	push	r28
    e014:	df 93       	push	r29
    e016:	cd b7       	in	r28, 0x3d	; 61
    e018:	de b7       	in	r29, 0x3e	; 62
    e01a:	ca 1b       	sub	r28, r26
    e01c:	db 0b       	sbc	r29, r27
    e01e:	cd bf       	out	0x3d, r28	; 61
    e020:	de bf       	out	0x3e, r29	; 62
    e022:	19 94       	eijmp

0000e024 <__epilogue_restores__>:
    e024:	2a 88       	ldd	r2, Y+18	; 0x12
    e026:	39 88       	ldd	r3, Y+17	; 0x11
    e028:	48 88       	ldd	r4, Y+16	; 0x10
    e02a:	5f 84       	ldd	r5, Y+15	; 0x0f
    e02c:	6e 84       	ldd	r6, Y+14	; 0x0e
    e02e:	7d 84       	ldd	r7, Y+13	; 0x0d
    e030:	8c 84       	ldd	r8, Y+12	; 0x0c
    e032:	9b 84       	ldd	r9, Y+11	; 0x0b
    e034:	aa 84       	ldd	r10, Y+10	; 0x0a
    e036:	b9 84       	ldd	r11, Y+9	; 0x09
    e038:	c8 84       	ldd	r12, Y+8	; 0x08
    e03a:	df 80       	ldd	r13, Y+7	; 0x07
    e03c:	ee 80       	ldd	r14, Y+6	; 0x06
    e03e:	fd 80       	ldd	r15, Y+5	; 0x05
    e040:	0c 81       	ldd	r16, Y+4	; 0x04
    e042:	1b 81       	ldd	r17, Y+3	; 0x03
    e044:	aa 81       	ldd	r26, Y+2	; 0x02
    e046:	b9 81       	ldd	r27, Y+1	; 0x01
    e048:	ce 0f       	add	r28, r30
    e04a:	d1 1d       	adc	r29, r1
    e04c:	cd bf       	out	0x3d, r28	; 61
    e04e:	de bf       	out	0x3e, r29	; 62
    e050:	ed 01       	movw	r28, r26
    e052:	08 95       	ret

0000e054 <__ashldi3>:
    e054:	0f 93       	push	r16
    e056:	08 30       	cpi	r16, 0x08	; 8
    e058:	90 f0       	brcs	.+36     	; 0xe07e <__ashldi3+0x2a>
    e05a:	98 2f       	mov	r25, r24
    e05c:	87 2f       	mov	r24, r23
    e05e:	76 2f       	mov	r23, r22
    e060:	65 2f       	mov	r22, r21
    e062:	54 2f       	mov	r21, r20
    e064:	43 2f       	mov	r20, r19
    e066:	32 2f       	mov	r19, r18
    e068:	22 27       	eor	r18, r18
    e06a:	08 50       	subi	r16, 0x08	; 8
    e06c:	f4 cf       	rjmp	.-24     	; 0xe056 <__ashldi3+0x2>
    e06e:	22 0f       	add	r18, r18
    e070:	33 1f       	adc	r19, r19
    e072:	44 1f       	adc	r20, r20
    e074:	55 1f       	adc	r21, r21
    e076:	66 1f       	adc	r22, r22
    e078:	77 1f       	adc	r23, r23
    e07a:	88 1f       	adc	r24, r24
    e07c:	99 1f       	adc	r25, r25
    e07e:	0a 95       	dec	r16
    e080:	b2 f7       	brpl	.-20     	; 0xe06e <__ashldi3+0x1a>
    e082:	0f 91       	pop	r16
    e084:	08 95       	ret

0000e086 <__ashrdi3>:
    e086:	97 fb       	bst	r25, 7
    e088:	10 f8       	bld	r1, 0

0000e08a <__lshrdi3>:
    e08a:	16 94       	lsr	r1
    e08c:	00 08       	sbc	r0, r0
    e08e:	0f 93       	push	r16
    e090:	08 30       	cpi	r16, 0x08	; 8
    e092:	98 f0       	brcs	.+38     	; 0xe0ba <__lshrdi3+0x30>
    e094:	08 50       	subi	r16, 0x08	; 8
    e096:	23 2f       	mov	r18, r19
    e098:	34 2f       	mov	r19, r20
    e09a:	45 2f       	mov	r20, r21
    e09c:	56 2f       	mov	r21, r22
    e09e:	67 2f       	mov	r22, r23
    e0a0:	78 2f       	mov	r23, r24
    e0a2:	89 2f       	mov	r24, r25
    e0a4:	90 2d       	mov	r25, r0
    e0a6:	f4 cf       	rjmp	.-24     	; 0xe090 <__lshrdi3+0x6>
    e0a8:	05 94       	asr	r0
    e0aa:	97 95       	ror	r25
    e0ac:	87 95       	ror	r24
    e0ae:	77 95       	ror	r23
    e0b0:	67 95       	ror	r22
    e0b2:	57 95       	ror	r21
    e0b4:	47 95       	ror	r20
    e0b6:	37 95       	ror	r19
    e0b8:	27 95       	ror	r18
    e0ba:	0a 95       	dec	r16
    e0bc:	aa f7       	brpl	.-22     	; 0xe0a8 <__lshrdi3+0x1e>
    e0be:	0f 91       	pop	r16
    e0c0:	08 95       	ret

0000e0c2 <__adddi3>:
    e0c2:	2a 0d       	add	r18, r10
    e0c4:	3b 1d       	adc	r19, r11
    e0c6:	4c 1d       	adc	r20, r12
    e0c8:	5d 1d       	adc	r21, r13
    e0ca:	6e 1d       	adc	r22, r14
    e0cc:	7f 1d       	adc	r23, r15
    e0ce:	80 1f       	adc	r24, r16
    e0d0:	91 1f       	adc	r25, r17
    e0d2:	08 95       	ret

0000e0d4 <__subdi3>:
    e0d4:	2a 19       	sub	r18, r10
    e0d6:	3b 09       	sbc	r19, r11
    e0d8:	4c 09       	sbc	r20, r12
    e0da:	5d 09       	sbc	r21, r13
    e0dc:	6e 09       	sbc	r22, r14
    e0de:	7f 09       	sbc	r23, r15
    e0e0:	80 0b       	sbc	r24, r16
    e0e2:	91 0b       	sbc	r25, r17
    e0e4:	08 95       	ret

0000e0e6 <atof>:
    e0e6:	66 27       	eor	r22, r22
    e0e8:	77 27       	eor	r23, r23
    e0ea:	14 c4       	rjmp	.+2088   	; 0xe914 <strtod>

0000e0ec <atoi>:
    e0ec:	fc 01       	movw	r30, r24
    e0ee:	88 27       	eor	r24, r24
    e0f0:	99 27       	eor	r25, r25
    e0f2:	e8 94       	clt
    e0f4:	21 91       	ld	r18, Z+
    e0f6:	20 32       	cpi	r18, 0x20	; 32
    e0f8:	e9 f3       	breq	.-6      	; 0xe0f4 <atoi+0x8>
    e0fa:	29 30       	cpi	r18, 0x09	; 9
    e0fc:	10 f0       	brcs	.+4      	; 0xe102 <atoi+0x16>
    e0fe:	2e 30       	cpi	r18, 0x0E	; 14
    e100:	c8 f3       	brcs	.-14     	; 0xe0f4 <atoi+0x8>
    e102:	2b 32       	cpi	r18, 0x2B	; 43
    e104:	39 f0       	breq	.+14     	; 0xe114 <atoi+0x28>
    e106:	2d 32       	cpi	r18, 0x2D	; 45
    e108:	31 f4       	brne	.+12     	; 0xe116 <atoi+0x2a>
    e10a:	68 94       	set
    e10c:	03 c0       	rjmp	.+6      	; 0xe114 <atoi+0x28>
    e10e:	7b d1       	rcall	.+758    	; 0xe406 <__mulhi_const_10>
    e110:	82 0f       	add	r24, r18
    e112:	91 1d       	adc	r25, r1
    e114:	21 91       	ld	r18, Z+
    e116:	20 53       	subi	r18, 0x30	; 48
    e118:	2a 30       	cpi	r18, 0x0A	; 10
    e11a:	c8 f3       	brcs	.-14     	; 0xe10e <atoi+0x22>
    e11c:	1e f4       	brtc	.+6      	; 0xe124 <atoi+0x38>
    e11e:	90 95       	com	r25
    e120:	81 95       	neg	r24
    e122:	9f 4f       	sbci	r25, 0xFF	; 255
    e124:	08 95       	ret

0000e126 <atol>:
    e126:	1f 93       	push	r17
    e128:	fc 01       	movw	r30, r24
    e12a:	99 27       	eor	r25, r25
    e12c:	88 27       	eor	r24, r24
    e12e:	bc 01       	movw	r22, r24
    e130:	e8 94       	clt
    e132:	11 91       	ld	r17, Z+
    e134:	10 32       	cpi	r17, 0x20	; 32
    e136:	e9 f3       	breq	.-6      	; 0xe132 <atol+0xc>
    e138:	19 30       	cpi	r17, 0x09	; 9
    e13a:	10 f0       	brcs	.+4      	; 0xe140 <atol+0x1a>
    e13c:	1e 30       	cpi	r17, 0x0E	; 14
    e13e:	c8 f3       	brcs	.-14     	; 0xe132 <atol+0xc>
    e140:	1b 32       	cpi	r17, 0x2B	; 43
    e142:	49 f0       	breq	.+18     	; 0xe156 <atol+0x30>
    e144:	1d 32       	cpi	r17, 0x2D	; 45
    e146:	41 f4       	brne	.+16     	; 0xe158 <atol+0x32>
    e148:	68 94       	set
    e14a:	05 c0       	rjmp	.+10     	; 0xe156 <atol+0x30>
    e14c:	47 d1       	rcall	.+654    	; 0xe3dc <__mulsi_const_10>
    e14e:	61 0f       	add	r22, r17
    e150:	71 1d       	adc	r23, r1
    e152:	81 1d       	adc	r24, r1
    e154:	91 1d       	adc	r25, r1
    e156:	11 91       	ld	r17, Z+
    e158:	10 53       	subi	r17, 0x30	; 48
    e15a:	1a 30       	cpi	r17, 0x0A	; 10
    e15c:	b8 f3       	brcs	.-18     	; 0xe14c <atol+0x26>
    e15e:	3e f4       	brtc	.+14     	; 0xe16e <atol+0x48>
    e160:	90 95       	com	r25
    e162:	80 95       	com	r24
    e164:	70 95       	com	r23
    e166:	61 95       	neg	r22
    e168:	7f 4f       	sbci	r23, 0xFF	; 255
    e16a:	8f 4f       	sbci	r24, 0xFF	; 255
    e16c:	9f 4f       	sbci	r25, 0xFF	; 255
    e16e:	1f 91       	pop	r17
    e170:	08 95       	ret

0000e172 <__ftoa_engine>:
    e172:	28 30       	cpi	r18, 0x08	; 8
    e174:	08 f0       	brcs	.+2      	; 0xe178 <__ftoa_engine+0x6>
    e176:	27 e0       	ldi	r18, 0x07	; 7
    e178:	33 27       	eor	r19, r19
    e17a:	da 01       	movw	r26, r20
    e17c:	99 0f       	add	r25, r25
    e17e:	31 1d       	adc	r19, r1
    e180:	87 fd       	sbrc	r24, 7
    e182:	91 60       	ori	r25, 0x01	; 1
    e184:	00 96       	adiw	r24, 0x00	; 0
    e186:	61 05       	cpc	r22, r1
    e188:	71 05       	cpc	r23, r1
    e18a:	39 f4       	brne	.+14     	; 0xe19a <__ftoa_engine+0x28>
    e18c:	32 60       	ori	r19, 0x02	; 2
    e18e:	2e 5f       	subi	r18, 0xFE	; 254
    e190:	3d 93       	st	X+, r19
    e192:	30 e3       	ldi	r19, 0x30	; 48
    e194:	2a 95       	dec	r18
    e196:	e1 f7       	brne	.-8      	; 0xe190 <__ftoa_engine+0x1e>
    e198:	08 95       	ret
    e19a:	9f 3f       	cpi	r25, 0xFF	; 255
    e19c:	30 f0       	brcs	.+12     	; 0xe1aa <__ftoa_engine+0x38>
    e19e:	80 38       	cpi	r24, 0x80	; 128
    e1a0:	71 05       	cpc	r23, r1
    e1a2:	61 05       	cpc	r22, r1
    e1a4:	09 f0       	breq	.+2      	; 0xe1a8 <__ftoa_engine+0x36>
    e1a6:	3c 5f       	subi	r19, 0xFC	; 252
    e1a8:	3c 5f       	subi	r19, 0xFC	; 252
    e1aa:	3d 93       	st	X+, r19
    e1ac:	91 30       	cpi	r25, 0x01	; 1
    e1ae:	08 f0       	brcs	.+2      	; 0xe1b2 <__ftoa_engine+0x40>
    e1b0:	80 68       	ori	r24, 0x80	; 128
    e1b2:	91 1d       	adc	r25, r1
    e1b4:	df 93       	push	r29
    e1b6:	cf 93       	push	r28
    e1b8:	1f 93       	push	r17
    e1ba:	0f 93       	push	r16
    e1bc:	ff 92       	push	r15
    e1be:	ef 92       	push	r14
    e1c0:	19 2f       	mov	r17, r25
    e1c2:	98 7f       	andi	r25, 0xF8	; 248
    e1c4:	96 95       	lsr	r25
    e1c6:	e9 2f       	mov	r30, r25
    e1c8:	96 95       	lsr	r25
    e1ca:	96 95       	lsr	r25
    e1cc:	e9 0f       	add	r30, r25
    e1ce:	ff 27       	eor	r31, r31
    e1d0:	e6 5e       	subi	r30, 0xE6	; 230
    e1d2:	fc 4f       	sbci	r31, 0xFC	; 252
    e1d4:	99 27       	eor	r25, r25
    e1d6:	33 27       	eor	r19, r19
    e1d8:	ee 24       	eor	r14, r14
    e1da:	ff 24       	eor	r15, r15
    e1dc:	a7 01       	movw	r20, r14
    e1de:	e7 01       	movw	r28, r14
    e1e0:	05 90       	lpm	r0, Z+
    e1e2:	08 94       	sec
    e1e4:	07 94       	ror	r0
    e1e6:	28 f4       	brcc	.+10     	; 0xe1f2 <__ftoa_engine+0x80>
    e1e8:	36 0f       	add	r19, r22
    e1ea:	e7 1e       	adc	r14, r23
    e1ec:	f8 1e       	adc	r15, r24
    e1ee:	49 1f       	adc	r20, r25
    e1f0:	51 1d       	adc	r21, r1
    e1f2:	66 0f       	add	r22, r22
    e1f4:	77 1f       	adc	r23, r23
    e1f6:	88 1f       	adc	r24, r24
    e1f8:	99 1f       	adc	r25, r25
    e1fa:	06 94       	lsr	r0
    e1fc:	a1 f7       	brne	.-24     	; 0xe1e6 <__ftoa_engine+0x74>
    e1fe:	05 90       	lpm	r0, Z+
    e200:	07 94       	ror	r0
    e202:	28 f4       	brcc	.+10     	; 0xe20e <__ftoa_engine+0x9c>
    e204:	e7 0e       	add	r14, r23
    e206:	f8 1e       	adc	r15, r24
    e208:	49 1f       	adc	r20, r25
    e20a:	56 1f       	adc	r21, r22
    e20c:	c1 1d       	adc	r28, r1
    e20e:	77 0f       	add	r23, r23
    e210:	88 1f       	adc	r24, r24
    e212:	99 1f       	adc	r25, r25
    e214:	66 1f       	adc	r22, r22
    e216:	06 94       	lsr	r0
    e218:	a1 f7       	brne	.-24     	; 0xe202 <__ftoa_engine+0x90>
    e21a:	05 90       	lpm	r0, Z+
    e21c:	07 94       	ror	r0
    e21e:	28 f4       	brcc	.+10     	; 0xe22a <__ftoa_engine+0xb8>
    e220:	f8 0e       	add	r15, r24
    e222:	49 1f       	adc	r20, r25
    e224:	56 1f       	adc	r21, r22
    e226:	c7 1f       	adc	r28, r23
    e228:	d1 1d       	adc	r29, r1
    e22a:	88 0f       	add	r24, r24
    e22c:	99 1f       	adc	r25, r25
    e22e:	66 1f       	adc	r22, r22
    e230:	77 1f       	adc	r23, r23
    e232:	06 94       	lsr	r0
    e234:	a1 f7       	brne	.-24     	; 0xe21e <__ftoa_engine+0xac>
    e236:	05 90       	lpm	r0, Z+
    e238:	07 94       	ror	r0
    e23a:	20 f4       	brcc	.+8      	; 0xe244 <__ftoa_engine+0xd2>
    e23c:	49 0f       	add	r20, r25
    e23e:	56 1f       	adc	r21, r22
    e240:	c7 1f       	adc	r28, r23
    e242:	d8 1f       	adc	r29, r24
    e244:	99 0f       	add	r25, r25
    e246:	66 1f       	adc	r22, r22
    e248:	77 1f       	adc	r23, r23
    e24a:	88 1f       	adc	r24, r24
    e24c:	06 94       	lsr	r0
    e24e:	a9 f7       	brne	.-22     	; 0xe23a <__ftoa_engine+0xc8>
    e250:	84 91       	lpm	r24, Z
    e252:	10 95       	com	r17
    e254:	17 70       	andi	r17, 0x07	; 7
    e256:	41 f0       	breq	.+16     	; 0xe268 <__ftoa_engine+0xf6>
    e258:	d6 95       	lsr	r29
    e25a:	c7 95       	ror	r28
    e25c:	57 95       	ror	r21
    e25e:	47 95       	ror	r20
    e260:	f7 94       	ror	r15
    e262:	e7 94       	ror	r14
    e264:	1a 95       	dec	r17
    e266:	c1 f7       	brne	.-16     	; 0xe258 <__ftoa_engine+0xe6>
    e268:	e0 ec       	ldi	r30, 0xC0	; 192
    e26a:	f2 e0       	ldi	r31, 0x02	; 2
    e26c:	68 94       	set
    e26e:	15 90       	lpm	r1, Z+
    e270:	15 91       	lpm	r17, Z+
    e272:	35 91       	lpm	r19, Z+
    e274:	65 91       	lpm	r22, Z+
    e276:	95 91       	lpm	r25, Z+
    e278:	05 90       	lpm	r0, Z+
    e27a:	7f e2       	ldi	r23, 0x2F	; 47
    e27c:	73 95       	inc	r23
    e27e:	e1 18       	sub	r14, r1
    e280:	f1 0a       	sbc	r15, r17
    e282:	43 0b       	sbc	r20, r19
    e284:	56 0b       	sbc	r21, r22
    e286:	c9 0b       	sbc	r28, r25
    e288:	d0 09       	sbc	r29, r0
    e28a:	c0 f7       	brcc	.-16     	; 0xe27c <__ftoa_engine+0x10a>
    e28c:	e1 0c       	add	r14, r1
    e28e:	f1 1e       	adc	r15, r17
    e290:	43 1f       	adc	r20, r19
    e292:	56 1f       	adc	r21, r22
    e294:	c9 1f       	adc	r28, r25
    e296:	d0 1d       	adc	r29, r0
    e298:	7e f4       	brtc	.+30     	; 0xe2b8 <__ftoa_engine+0x146>
    e29a:	70 33       	cpi	r23, 0x30	; 48
    e29c:	11 f4       	brne	.+4      	; 0xe2a2 <__ftoa_engine+0x130>
    e29e:	8a 95       	dec	r24
    e2a0:	e6 cf       	rjmp	.-52     	; 0xe26e <__ftoa_engine+0xfc>
    e2a2:	e8 94       	clt
    e2a4:	01 50       	subi	r16, 0x01	; 1
    e2a6:	30 f0       	brcs	.+12     	; 0xe2b4 <__ftoa_engine+0x142>
    e2a8:	08 0f       	add	r16, r24
    e2aa:	0a f4       	brpl	.+2      	; 0xe2ae <__ftoa_engine+0x13c>
    e2ac:	00 27       	eor	r16, r16
    e2ae:	02 17       	cp	r16, r18
    e2b0:	08 f4       	brcc	.+2      	; 0xe2b4 <__ftoa_engine+0x142>
    e2b2:	20 2f       	mov	r18, r16
    e2b4:	23 95       	inc	r18
    e2b6:	02 2f       	mov	r16, r18
    e2b8:	7a 33       	cpi	r23, 0x3A	; 58
    e2ba:	28 f0       	brcs	.+10     	; 0xe2c6 <__ftoa_engine+0x154>
    e2bc:	79 e3       	ldi	r23, 0x39	; 57
    e2be:	7d 93       	st	X+, r23
    e2c0:	2a 95       	dec	r18
    e2c2:	e9 f7       	brne	.-6      	; 0xe2be <__ftoa_engine+0x14c>
    e2c4:	10 c0       	rjmp	.+32     	; 0xe2e6 <__ftoa_engine+0x174>
    e2c6:	7d 93       	st	X+, r23
    e2c8:	2a 95       	dec	r18
    e2ca:	89 f6       	brne	.-94     	; 0xe26e <__ftoa_engine+0xfc>
    e2cc:	06 94       	lsr	r0
    e2ce:	97 95       	ror	r25
    e2d0:	67 95       	ror	r22
    e2d2:	37 95       	ror	r19
    e2d4:	17 95       	ror	r17
    e2d6:	17 94       	ror	r1
    e2d8:	e1 18       	sub	r14, r1
    e2da:	f1 0a       	sbc	r15, r17
    e2dc:	43 0b       	sbc	r20, r19
    e2de:	56 0b       	sbc	r21, r22
    e2e0:	c9 0b       	sbc	r28, r25
    e2e2:	d0 09       	sbc	r29, r0
    e2e4:	98 f0       	brcs	.+38     	; 0xe30c <__ftoa_engine+0x19a>
    e2e6:	23 95       	inc	r18
    e2e8:	7e 91       	ld	r23, -X
    e2ea:	73 95       	inc	r23
    e2ec:	7a 33       	cpi	r23, 0x3A	; 58
    e2ee:	08 f0       	brcs	.+2      	; 0xe2f2 <__ftoa_engine+0x180>
    e2f0:	70 e3       	ldi	r23, 0x30	; 48
    e2f2:	7c 93       	st	X, r23
    e2f4:	20 13       	cpse	r18, r16
    e2f6:	b8 f7       	brcc	.-18     	; 0xe2e6 <__ftoa_engine+0x174>
    e2f8:	7e 91       	ld	r23, -X
    e2fa:	70 61       	ori	r23, 0x10	; 16
    e2fc:	7d 93       	st	X+, r23
    e2fe:	30 f0       	brcs	.+12     	; 0xe30c <__ftoa_engine+0x19a>
    e300:	83 95       	inc	r24
    e302:	71 e3       	ldi	r23, 0x31	; 49
    e304:	7d 93       	st	X+, r23
    e306:	70 e3       	ldi	r23, 0x30	; 48
    e308:	2a 95       	dec	r18
    e30a:	e1 f7       	brne	.-8      	; 0xe304 <__ftoa_engine+0x192>
    e30c:	11 24       	eor	r1, r1
    e30e:	ef 90       	pop	r14
    e310:	ff 90       	pop	r15
    e312:	0f 91       	pop	r16
    e314:	1f 91       	pop	r17
    e316:	cf 91       	pop	r28
    e318:	df 91       	pop	r29
    e31a:	99 27       	eor	r25, r25
    e31c:	87 fd       	sbrc	r24, 7
    e31e:	90 95       	com	r25
    e320:	08 95       	ret

0000e322 <strncasecmp_P>:
    e322:	fb 01       	movw	r30, r22
    e324:	dc 01       	movw	r26, r24
    e326:	41 50       	subi	r20, 0x01	; 1
    e328:	50 40       	sbci	r21, 0x00	; 0
    e32a:	88 f0       	brcs	.+34     	; 0xe34e <strncasecmp_P+0x2c>
    e32c:	8d 91       	ld	r24, X+
    e32e:	81 34       	cpi	r24, 0x41	; 65
    e330:	1c f0       	brlt	.+6      	; 0xe338 <strncasecmp_P+0x16>
    e332:	8b 35       	cpi	r24, 0x5B	; 91
    e334:	0c f4       	brge	.+2      	; 0xe338 <strncasecmp_P+0x16>
    e336:	80 5e       	subi	r24, 0xE0	; 224
    e338:	65 91       	lpm	r22, Z+
    e33a:	61 34       	cpi	r22, 0x41	; 65
    e33c:	1c f0       	brlt	.+6      	; 0xe344 <strncasecmp_P+0x22>
    e33e:	6b 35       	cpi	r22, 0x5B	; 91
    e340:	0c f4       	brge	.+2      	; 0xe344 <strncasecmp_P+0x22>
    e342:	60 5e       	subi	r22, 0xE0	; 224
    e344:	86 1b       	sub	r24, r22
    e346:	61 11       	cpse	r22, r1
    e348:	71 f3       	breq	.-36     	; 0xe326 <strncasecmp_P+0x4>
    e34a:	99 0b       	sbc	r25, r25
    e34c:	08 95       	ret
    e34e:	88 1b       	sub	r24, r24
    e350:	fc cf       	rjmp	.-8      	; 0xe34a <strncasecmp_P+0x28>

0000e352 <strncmp_P>:
    e352:	fb 01       	movw	r30, r22
    e354:	dc 01       	movw	r26, r24
    e356:	41 50       	subi	r20, 0x01	; 1
    e358:	50 40       	sbci	r21, 0x00	; 0
    e35a:	30 f0       	brcs	.+12     	; 0xe368 <strncmp_P+0x16>
    e35c:	8d 91       	ld	r24, X+
    e35e:	05 90       	lpm	r0, Z+
    e360:	80 19       	sub	r24, r0
    e362:	19 f4       	brne	.+6      	; 0xe36a <strncmp_P+0x18>
    e364:	00 20       	and	r0, r0
    e366:	b9 f7       	brne	.-18     	; 0xe356 <strncmp_P+0x4>
    e368:	88 1b       	sub	r24, r24
    e36a:	99 0b       	sbc	r25, r25
    e36c:	08 95       	ret

0000e36e <strnlen_P>:
    e36e:	fc 01       	movw	r30, r24
    e370:	05 90       	lpm	r0, Z+
    e372:	61 50       	subi	r22, 0x01	; 1
    e374:	70 40       	sbci	r23, 0x00	; 0
    e376:	01 10       	cpse	r0, r1
    e378:	d8 f7       	brcc	.-10     	; 0xe370 <strnlen_P+0x2>
    e37a:	80 95       	com	r24
    e37c:	90 95       	com	r25
    e37e:	8e 0f       	add	r24, r30
    e380:	9f 1f       	adc	r25, r31
    e382:	08 95       	ret

0000e384 <memchr>:
    e384:	fc 01       	movw	r30, r24
    e386:	41 50       	subi	r20, 0x01	; 1
    e388:	50 40       	sbci	r21, 0x00	; 0
    e38a:	30 f0       	brcs	.+12     	; 0xe398 <memchr+0x14>
    e38c:	01 90       	ld	r0, Z+
    e38e:	06 16       	cp	r0, r22
    e390:	d1 f7       	brne	.-12     	; 0xe386 <memchr+0x2>
    e392:	31 97       	sbiw	r30, 0x01	; 1
    e394:	cf 01       	movw	r24, r30
    e396:	08 95       	ret
    e398:	88 27       	eor	r24, r24
    e39a:	99 27       	eor	r25, r25
    e39c:	08 95       	ret

0000e39e <memcpy>:
    e39e:	fb 01       	movw	r30, r22
    e3a0:	dc 01       	movw	r26, r24
    e3a2:	02 c0       	rjmp	.+4      	; 0xe3a8 <memcpy+0xa>
    e3a4:	01 90       	ld	r0, Z+
    e3a6:	0d 92       	st	X+, r0
    e3a8:	41 50       	subi	r20, 0x01	; 1
    e3aa:	50 40       	sbci	r21, 0x00	; 0
    e3ac:	d8 f7       	brcc	.-10     	; 0xe3a4 <memcpy+0x6>
    e3ae:	08 95       	ret

0000e3b0 <strchr>:
    e3b0:	fc 01       	movw	r30, r24
    e3b2:	81 91       	ld	r24, Z+
    e3b4:	86 17       	cp	r24, r22
    e3b6:	21 f0       	breq	.+8      	; 0xe3c0 <strchr+0x10>
    e3b8:	88 23       	and	r24, r24
    e3ba:	d9 f7       	brne	.-10     	; 0xe3b2 <strchr+0x2>
    e3bc:	99 27       	eor	r25, r25
    e3be:	08 95       	ret
    e3c0:	31 97       	sbiw	r30, 0x01	; 1
    e3c2:	cf 01       	movw	r24, r30
    e3c4:	08 95       	ret

0000e3c6 <strnlen>:
    e3c6:	fc 01       	movw	r30, r24
    e3c8:	61 50       	subi	r22, 0x01	; 1
    e3ca:	70 40       	sbci	r23, 0x00	; 0
    e3cc:	01 90       	ld	r0, Z+
    e3ce:	01 10       	cpse	r0, r1
    e3d0:	d8 f7       	brcc	.-10     	; 0xe3c8 <strnlen+0x2>
    e3d2:	80 95       	com	r24
    e3d4:	90 95       	com	r25
    e3d6:	8e 0f       	add	r24, r30
    e3d8:	9f 1f       	adc	r25, r31
    e3da:	08 95       	ret

0000e3dc <__mulsi_const_10>:
    e3dc:	59 2f       	mov	r21, r25
    e3de:	48 2f       	mov	r20, r24
    e3e0:	37 2f       	mov	r19, r23
    e3e2:	26 2f       	mov	r18, r22
    e3e4:	66 0f       	add	r22, r22
    e3e6:	77 1f       	adc	r23, r23
    e3e8:	88 1f       	adc	r24, r24
    e3ea:	99 1f       	adc	r25, r25
    e3ec:	66 0f       	add	r22, r22
    e3ee:	77 1f       	adc	r23, r23
    e3f0:	88 1f       	adc	r24, r24
    e3f2:	99 1f       	adc	r25, r25
    e3f4:	62 0f       	add	r22, r18
    e3f6:	73 1f       	adc	r23, r19
    e3f8:	84 1f       	adc	r24, r20
    e3fa:	95 1f       	adc	r25, r21
    e3fc:	66 0f       	add	r22, r22
    e3fe:	77 1f       	adc	r23, r23
    e400:	88 1f       	adc	r24, r24
    e402:	99 1f       	adc	r25, r25
    e404:	08 95       	ret

0000e406 <__mulhi_const_10>:
    e406:	7a e0       	ldi	r23, 0x0A	; 10
    e408:	97 9f       	mul	r25, r23
    e40a:	90 2d       	mov	r25, r0
    e40c:	87 9f       	mul	r24, r23
    e40e:	80 2d       	mov	r24, r0
    e410:	91 0d       	add	r25, r1
    e412:	11 24       	eor	r1, r1
    e414:	08 95       	ret

0000e416 <fdevopen>:
    e416:	0f 93       	push	r16
    e418:	1f 93       	push	r17
    e41a:	cf 93       	push	r28
    e41c:	df 93       	push	r29
    e41e:	00 97       	sbiw	r24, 0x00	; 0
    e420:	31 f4       	brne	.+12     	; 0xe42e <fdevopen+0x18>
    e422:	61 15       	cp	r22, r1
    e424:	71 05       	cpc	r23, r1
    e426:	19 f4       	brne	.+6      	; 0xe42e <fdevopen+0x18>
    e428:	80 e0       	ldi	r24, 0x00	; 0
    e42a:	90 e0       	ldi	r25, 0x00	; 0
    e42c:	39 c0       	rjmp	.+114    	; 0xe4a0 <fdevopen+0x8a>
    e42e:	8b 01       	movw	r16, r22
    e430:	ec 01       	movw	r28, r24
    e432:	6e e0       	ldi	r22, 0x0E	; 14
    e434:	70 e0       	ldi	r23, 0x00	; 0
    e436:	81 e0       	ldi	r24, 0x01	; 1
    e438:	90 e0       	ldi	r25, 0x00	; 0
    e43a:	31 d1       	rcall	.+610    	; 0xe69e <calloc>
    e43c:	fc 01       	movw	r30, r24
    e43e:	89 2b       	or	r24, r25
    e440:	99 f3       	breq	.-26     	; 0xe428 <fdevopen+0x12>
    e442:	80 e8       	ldi	r24, 0x80	; 128
    e444:	83 83       	std	Z+3, r24	; 0x03
    e446:	01 15       	cp	r16, r1
    e448:	11 05       	cpc	r17, r1
    e44a:	71 f0       	breq	.+28     	; 0xe468 <fdevopen+0x52>
    e44c:	02 87       	std	Z+10, r16	; 0x0a
    e44e:	13 87       	std	Z+11, r17	; 0x0b
    e450:	81 e8       	ldi	r24, 0x81	; 129
    e452:	83 83       	std	Z+3, r24	; 0x03
    e454:	80 91 95 28 	lds	r24, 0x2895	; 0x802895 <__iob>
    e458:	90 91 96 28 	lds	r25, 0x2896	; 0x802896 <__iob+0x1>
    e45c:	89 2b       	or	r24, r25
    e45e:	21 f4       	brne	.+8      	; 0xe468 <fdevopen+0x52>
    e460:	e0 93 95 28 	sts	0x2895, r30	; 0x802895 <__iob>
    e464:	f0 93 96 28 	sts	0x2896, r31	; 0x802896 <__iob+0x1>
    e468:	20 97       	sbiw	r28, 0x00	; 0
    e46a:	c9 f0       	breq	.+50     	; 0xe49e <fdevopen+0x88>
    e46c:	c0 87       	std	Z+8, r28	; 0x08
    e46e:	d1 87       	std	Z+9, r29	; 0x09
    e470:	83 81       	ldd	r24, Z+3	; 0x03
    e472:	82 60       	ori	r24, 0x02	; 2
    e474:	83 83       	std	Z+3, r24	; 0x03
    e476:	80 91 97 28 	lds	r24, 0x2897	; 0x802897 <__iob+0x2>
    e47a:	90 91 98 28 	lds	r25, 0x2898	; 0x802898 <__iob+0x3>
    e47e:	89 2b       	or	r24, r25
    e480:	71 f4       	brne	.+28     	; 0xe49e <fdevopen+0x88>
    e482:	e0 93 97 28 	sts	0x2897, r30	; 0x802897 <__iob+0x2>
    e486:	f0 93 98 28 	sts	0x2898, r31	; 0x802898 <__iob+0x3>
    e48a:	80 91 99 28 	lds	r24, 0x2899	; 0x802899 <__iob+0x4>
    e48e:	90 91 9a 28 	lds	r25, 0x289A	; 0x80289a <__iob+0x5>
    e492:	89 2b       	or	r24, r25
    e494:	21 f4       	brne	.+8      	; 0xe49e <fdevopen+0x88>
    e496:	e0 93 99 28 	sts	0x2899, r30	; 0x802899 <__iob+0x4>
    e49a:	f0 93 9a 28 	sts	0x289A, r31	; 0x80289a <__iob+0x5>
    e49e:	cf 01       	movw	r24, r30
    e4a0:	df 91       	pop	r29
    e4a2:	cf 91       	pop	r28
    e4a4:	1f 91       	pop	r17
    e4a6:	0f 91       	pop	r16
    e4a8:	08 95       	ret

0000e4aa <fputc>:
    e4aa:	0f 93       	push	r16
    e4ac:	1f 93       	push	r17
    e4ae:	cf 93       	push	r28
    e4b0:	df 93       	push	r29
    e4b2:	fb 01       	movw	r30, r22
    e4b4:	23 81       	ldd	r18, Z+3	; 0x03
    e4b6:	21 fd       	sbrc	r18, 1
    e4b8:	03 c0       	rjmp	.+6      	; 0xe4c0 <fputc+0x16>
    e4ba:	8f ef       	ldi	r24, 0xFF	; 255
    e4bc:	9f ef       	ldi	r25, 0xFF	; 255
    e4be:	2c c0       	rjmp	.+88     	; 0xe518 <fputc+0x6e>
    e4c0:	22 ff       	sbrs	r18, 2
    e4c2:	16 c0       	rjmp	.+44     	; 0xe4f0 <fputc+0x46>
    e4c4:	46 81       	ldd	r20, Z+6	; 0x06
    e4c6:	57 81       	ldd	r21, Z+7	; 0x07
    e4c8:	24 81       	ldd	r18, Z+4	; 0x04
    e4ca:	35 81       	ldd	r19, Z+5	; 0x05
    e4cc:	42 17       	cp	r20, r18
    e4ce:	53 07       	cpc	r21, r19
    e4d0:	44 f4       	brge	.+16     	; 0xe4e2 <fputc+0x38>
    e4d2:	a0 81       	ld	r26, Z
    e4d4:	b1 81       	ldd	r27, Z+1	; 0x01
    e4d6:	9d 01       	movw	r18, r26
    e4d8:	2f 5f       	subi	r18, 0xFF	; 255
    e4da:	3f 4f       	sbci	r19, 0xFF	; 255
    e4dc:	20 83       	st	Z, r18
    e4de:	31 83       	std	Z+1, r19	; 0x01
    e4e0:	8c 93       	st	X, r24
    e4e2:	26 81       	ldd	r18, Z+6	; 0x06
    e4e4:	37 81       	ldd	r19, Z+7	; 0x07
    e4e6:	2f 5f       	subi	r18, 0xFF	; 255
    e4e8:	3f 4f       	sbci	r19, 0xFF	; 255
    e4ea:	26 83       	std	Z+6, r18	; 0x06
    e4ec:	37 83       	std	Z+7, r19	; 0x07
    e4ee:	14 c0       	rjmp	.+40     	; 0xe518 <fputc+0x6e>
    e4f0:	8b 01       	movw	r16, r22
    e4f2:	ec 01       	movw	r28, r24
    e4f4:	fb 01       	movw	r30, r22
    e4f6:	00 84       	ldd	r0, Z+8	; 0x08
    e4f8:	f1 85       	ldd	r31, Z+9	; 0x09
    e4fa:	e0 2d       	mov	r30, r0
    e4fc:	19 95       	eicall
    e4fe:	89 2b       	or	r24, r25
    e500:	e1 f6       	brne	.-72     	; 0xe4ba <fputc+0x10>
    e502:	d8 01       	movw	r26, r16
    e504:	16 96       	adiw	r26, 0x06	; 6
    e506:	8d 91       	ld	r24, X+
    e508:	9c 91       	ld	r25, X
    e50a:	17 97       	sbiw	r26, 0x07	; 7
    e50c:	01 96       	adiw	r24, 0x01	; 1
    e50e:	16 96       	adiw	r26, 0x06	; 6
    e510:	8d 93       	st	X+, r24
    e512:	9c 93       	st	X, r25
    e514:	17 97       	sbiw	r26, 0x07	; 7
    e516:	ce 01       	movw	r24, r28
    e518:	df 91       	pop	r29
    e51a:	cf 91       	pop	r28
    e51c:	1f 91       	pop	r17
    e51e:	0f 91       	pop	r16
    e520:	08 95       	ret

0000e522 <snprintf_P>:
    e522:	0f 93       	push	r16
    e524:	1f 93       	push	r17
    e526:	cf 93       	push	r28
    e528:	df 93       	push	r29
    e52a:	cd b7       	in	r28, 0x3d	; 61
    e52c:	de b7       	in	r29, 0x3e	; 62
    e52e:	2e 97       	sbiw	r28, 0x0e	; 14
    e530:	cd bf       	out	0x3d, r28	; 61
    e532:	de bf       	out	0x3e, r29	; 62
    e534:	0e 89       	ldd	r16, Y+22	; 0x16
    e536:	1f 89       	ldd	r17, Y+23	; 0x17
    e538:	88 8d       	ldd	r24, Y+24	; 0x18
    e53a:	99 8d       	ldd	r25, Y+25	; 0x19
    e53c:	2e e0       	ldi	r18, 0x0E	; 14
    e53e:	2c 83       	std	Y+4, r18	; 0x04
    e540:	09 83       	std	Y+1, r16	; 0x01
    e542:	1a 83       	std	Y+2, r17	; 0x02
    e544:	97 ff       	sbrs	r25, 7
    e546:	02 c0       	rjmp	.+4      	; 0xe54c <snprintf_P+0x2a>
    e548:	80 e0       	ldi	r24, 0x00	; 0
    e54a:	90 e8       	ldi	r25, 0x80	; 128
    e54c:	01 97       	sbiw	r24, 0x01	; 1
    e54e:	8d 83       	std	Y+5, r24	; 0x05
    e550:	9e 83       	std	Y+6, r25	; 0x06
    e552:	ae 01       	movw	r20, r28
    e554:	44 5e       	subi	r20, 0xE4	; 228
    e556:	5f 4f       	sbci	r21, 0xFF	; 255
    e558:	6a 8d       	ldd	r22, Y+26	; 0x1a
    e55a:	7b 8d       	ldd	r23, Y+27	; 0x1b
    e55c:	ce 01       	movw	r24, r28
    e55e:	01 96       	adiw	r24, 0x01	; 1
    e560:	0e 94 ff 66 	call	0xcdfe	; 0xcdfe <vfprintf>
    e564:	4d 81       	ldd	r20, Y+5	; 0x05
    e566:	5e 81       	ldd	r21, Y+6	; 0x06
    e568:	57 fd       	sbrc	r21, 7
    e56a:	0a c0       	rjmp	.+20     	; 0xe580 <snprintf_P+0x5e>
    e56c:	2f 81       	ldd	r18, Y+7	; 0x07
    e56e:	38 85       	ldd	r19, Y+8	; 0x08
    e570:	42 17       	cp	r20, r18
    e572:	53 07       	cpc	r21, r19
    e574:	0c f4       	brge	.+2      	; 0xe578 <snprintf_P+0x56>
    e576:	9a 01       	movw	r18, r20
    e578:	f8 01       	movw	r30, r16
    e57a:	e2 0f       	add	r30, r18
    e57c:	f3 1f       	adc	r31, r19
    e57e:	10 82       	st	Z, r1
    e580:	2e 96       	adiw	r28, 0x0e	; 14
    e582:	cd bf       	out	0x3d, r28	; 61
    e584:	de bf       	out	0x3e, r29	; 62
    e586:	df 91       	pop	r29
    e588:	cf 91       	pop	r28
    e58a:	1f 91       	pop	r17
    e58c:	0f 91       	pop	r16
    e58e:	08 95       	ret

0000e590 <sprintf_P>:
    e590:	0f 93       	push	r16
    e592:	1f 93       	push	r17
    e594:	cf 93       	push	r28
    e596:	df 93       	push	r29
    e598:	cd b7       	in	r28, 0x3d	; 61
    e59a:	de b7       	in	r29, 0x3e	; 62
    e59c:	2e 97       	sbiw	r28, 0x0e	; 14
    e59e:	cd bf       	out	0x3d, r28	; 61
    e5a0:	de bf       	out	0x3e, r29	; 62
    e5a2:	0e 89       	ldd	r16, Y+22	; 0x16
    e5a4:	1f 89       	ldd	r17, Y+23	; 0x17
    e5a6:	8e e0       	ldi	r24, 0x0E	; 14
    e5a8:	8c 83       	std	Y+4, r24	; 0x04
    e5aa:	09 83       	std	Y+1, r16	; 0x01
    e5ac:	1a 83       	std	Y+2, r17	; 0x02
    e5ae:	8f ef       	ldi	r24, 0xFF	; 255
    e5b0:	9f e7       	ldi	r25, 0x7F	; 127
    e5b2:	8d 83       	std	Y+5, r24	; 0x05
    e5b4:	9e 83       	std	Y+6, r25	; 0x06
    e5b6:	ae 01       	movw	r20, r28
    e5b8:	46 5e       	subi	r20, 0xE6	; 230
    e5ba:	5f 4f       	sbci	r21, 0xFF	; 255
    e5bc:	68 8d       	ldd	r22, Y+24	; 0x18
    e5be:	79 8d       	ldd	r23, Y+25	; 0x19
    e5c0:	ce 01       	movw	r24, r28
    e5c2:	01 96       	adiw	r24, 0x01	; 1
    e5c4:	0e 94 ff 66 	call	0xcdfe	; 0xcdfe <vfprintf>
    e5c8:	ef 81       	ldd	r30, Y+7	; 0x07
    e5ca:	f8 85       	ldd	r31, Y+8	; 0x08
    e5cc:	e0 0f       	add	r30, r16
    e5ce:	f1 1f       	adc	r31, r17
    e5d0:	10 82       	st	Z, r1
    e5d2:	2e 96       	adiw	r28, 0x0e	; 14
    e5d4:	cd bf       	out	0x3d, r28	; 61
    e5d6:	de bf       	out	0x3e, r29	; 62
    e5d8:	df 91       	pop	r29
    e5da:	cf 91       	pop	r28
    e5dc:	1f 91       	pop	r17
    e5de:	0f 91       	pop	r16
    e5e0:	08 95       	ret

0000e5e2 <__ultoa_invert>:
    e5e2:	fa 01       	movw	r30, r20
    e5e4:	aa 27       	eor	r26, r26
    e5e6:	28 30       	cpi	r18, 0x08	; 8
    e5e8:	51 f1       	breq	.+84     	; 0xe63e <__ultoa_invert+0x5c>
    e5ea:	20 31       	cpi	r18, 0x10	; 16
    e5ec:	81 f1       	breq	.+96     	; 0xe64e <__ultoa_invert+0x6c>
    e5ee:	e8 94       	clt
    e5f0:	6f 93       	push	r22
    e5f2:	6e 7f       	andi	r22, 0xFE	; 254
    e5f4:	6e 5f       	subi	r22, 0xFE	; 254
    e5f6:	7f 4f       	sbci	r23, 0xFF	; 255
    e5f8:	8f 4f       	sbci	r24, 0xFF	; 255
    e5fa:	9f 4f       	sbci	r25, 0xFF	; 255
    e5fc:	af 4f       	sbci	r26, 0xFF	; 255
    e5fe:	b1 e0       	ldi	r27, 0x01	; 1
    e600:	3e d0       	rcall	.+124    	; 0xe67e <__ultoa_invert+0x9c>
    e602:	b4 e0       	ldi	r27, 0x04	; 4
    e604:	3c d0       	rcall	.+120    	; 0xe67e <__ultoa_invert+0x9c>
    e606:	67 0f       	add	r22, r23
    e608:	78 1f       	adc	r23, r24
    e60a:	89 1f       	adc	r24, r25
    e60c:	9a 1f       	adc	r25, r26
    e60e:	a1 1d       	adc	r26, r1
    e610:	68 0f       	add	r22, r24
    e612:	79 1f       	adc	r23, r25
    e614:	8a 1f       	adc	r24, r26
    e616:	91 1d       	adc	r25, r1
    e618:	a1 1d       	adc	r26, r1
    e61a:	6a 0f       	add	r22, r26
    e61c:	71 1d       	adc	r23, r1
    e61e:	81 1d       	adc	r24, r1
    e620:	91 1d       	adc	r25, r1
    e622:	a1 1d       	adc	r26, r1
    e624:	20 d0       	rcall	.+64     	; 0xe666 <__ultoa_invert+0x84>
    e626:	09 f4       	brne	.+2      	; 0xe62a <__ultoa_invert+0x48>
    e628:	68 94       	set
    e62a:	3f 91       	pop	r19
    e62c:	2a e0       	ldi	r18, 0x0A	; 10
    e62e:	26 9f       	mul	r18, r22
    e630:	11 24       	eor	r1, r1
    e632:	30 19       	sub	r19, r0
    e634:	30 5d       	subi	r19, 0xD0	; 208
    e636:	31 93       	st	Z+, r19
    e638:	de f6       	brtc	.-74     	; 0xe5f0 <__ultoa_invert+0xe>
    e63a:	cf 01       	movw	r24, r30
    e63c:	08 95       	ret
    e63e:	46 2f       	mov	r20, r22
    e640:	47 70       	andi	r20, 0x07	; 7
    e642:	40 5d       	subi	r20, 0xD0	; 208
    e644:	41 93       	st	Z+, r20
    e646:	b3 e0       	ldi	r27, 0x03	; 3
    e648:	0f d0       	rcall	.+30     	; 0xe668 <__ultoa_invert+0x86>
    e64a:	c9 f7       	brne	.-14     	; 0xe63e <__ultoa_invert+0x5c>
    e64c:	f6 cf       	rjmp	.-20     	; 0xe63a <__ultoa_invert+0x58>
    e64e:	46 2f       	mov	r20, r22
    e650:	4f 70       	andi	r20, 0x0F	; 15
    e652:	40 5d       	subi	r20, 0xD0	; 208
    e654:	4a 33       	cpi	r20, 0x3A	; 58
    e656:	18 f0       	brcs	.+6      	; 0xe65e <__ultoa_invert+0x7c>
    e658:	49 5d       	subi	r20, 0xD9	; 217
    e65a:	31 fd       	sbrc	r19, 1
    e65c:	40 52       	subi	r20, 0x20	; 32
    e65e:	41 93       	st	Z+, r20
    e660:	02 d0       	rcall	.+4      	; 0xe666 <__ultoa_invert+0x84>
    e662:	a9 f7       	brne	.-22     	; 0xe64e <__ultoa_invert+0x6c>
    e664:	ea cf       	rjmp	.-44     	; 0xe63a <__ultoa_invert+0x58>
    e666:	b4 e0       	ldi	r27, 0x04	; 4
    e668:	a6 95       	lsr	r26
    e66a:	97 95       	ror	r25
    e66c:	87 95       	ror	r24
    e66e:	77 95       	ror	r23
    e670:	67 95       	ror	r22
    e672:	ba 95       	dec	r27
    e674:	c9 f7       	brne	.-14     	; 0xe668 <__ultoa_invert+0x86>
    e676:	00 97       	sbiw	r24, 0x00	; 0
    e678:	61 05       	cpc	r22, r1
    e67a:	71 05       	cpc	r23, r1
    e67c:	08 95       	ret
    e67e:	9b 01       	movw	r18, r22
    e680:	ac 01       	movw	r20, r24
    e682:	0a 2e       	mov	r0, r26
    e684:	06 94       	lsr	r0
    e686:	57 95       	ror	r21
    e688:	47 95       	ror	r20
    e68a:	37 95       	ror	r19
    e68c:	27 95       	ror	r18
    e68e:	ba 95       	dec	r27
    e690:	c9 f7       	brne	.-14     	; 0xe684 <__ultoa_invert+0xa2>
    e692:	62 0f       	add	r22, r18
    e694:	73 1f       	adc	r23, r19
    e696:	84 1f       	adc	r24, r20
    e698:	95 1f       	adc	r25, r21
    e69a:	a0 1d       	adc	r26, r0
    e69c:	08 95       	ret

0000e69e <calloc>:
    e69e:	0f 93       	push	r16
    e6a0:	1f 93       	push	r17
    e6a2:	cf 93       	push	r28
    e6a4:	df 93       	push	r29
    e6a6:	86 9f       	mul	r24, r22
    e6a8:	80 01       	movw	r16, r0
    e6aa:	87 9f       	mul	r24, r23
    e6ac:	10 0d       	add	r17, r0
    e6ae:	96 9f       	mul	r25, r22
    e6b0:	10 0d       	add	r17, r0
    e6b2:	11 24       	eor	r1, r1
    e6b4:	c8 01       	movw	r24, r16
    e6b6:	0d d0       	rcall	.+26     	; 0xe6d2 <malloc>
    e6b8:	ec 01       	movw	r28, r24
    e6ba:	00 97       	sbiw	r24, 0x00	; 0
    e6bc:	21 f0       	breq	.+8      	; 0xe6c6 <calloc+0x28>
    e6be:	a8 01       	movw	r20, r16
    e6c0:	60 e0       	ldi	r22, 0x00	; 0
    e6c2:	70 e0       	ldi	r23, 0x00	; 0
    e6c4:	86 d2       	rcall	.+1292   	; 0xebd2 <memset>
    e6c6:	ce 01       	movw	r24, r28
    e6c8:	df 91       	pop	r29
    e6ca:	cf 91       	pop	r28
    e6cc:	1f 91       	pop	r17
    e6ce:	0f 91       	pop	r16
    e6d0:	08 95       	ret

0000e6d2 <malloc>:
    e6d2:	0f 93       	push	r16
    e6d4:	1f 93       	push	r17
    e6d6:	cf 93       	push	r28
    e6d8:	df 93       	push	r29
    e6da:	82 30       	cpi	r24, 0x02	; 2
    e6dc:	91 05       	cpc	r25, r1
    e6de:	10 f4       	brcc	.+4      	; 0xe6e4 <malloc+0x12>
    e6e0:	82 e0       	ldi	r24, 0x02	; 2
    e6e2:	90 e0       	ldi	r25, 0x00	; 0
    e6e4:	e0 91 9d 28 	lds	r30, 0x289D	; 0x80289d <__flp>
    e6e8:	f0 91 9e 28 	lds	r31, 0x289E	; 0x80289e <__flp+0x1>
    e6ec:	20 e0       	ldi	r18, 0x00	; 0
    e6ee:	30 e0       	ldi	r19, 0x00	; 0
    e6f0:	a0 e0       	ldi	r26, 0x00	; 0
    e6f2:	b0 e0       	ldi	r27, 0x00	; 0
    e6f4:	30 97       	sbiw	r30, 0x00	; 0
    e6f6:	19 f1       	breq	.+70     	; 0xe73e <malloc+0x6c>
    e6f8:	40 81       	ld	r20, Z
    e6fa:	51 81       	ldd	r21, Z+1	; 0x01
    e6fc:	02 81       	ldd	r16, Z+2	; 0x02
    e6fe:	13 81       	ldd	r17, Z+3	; 0x03
    e700:	48 17       	cp	r20, r24
    e702:	59 07       	cpc	r21, r25
    e704:	c8 f0       	brcs	.+50     	; 0xe738 <malloc+0x66>
    e706:	84 17       	cp	r24, r20
    e708:	95 07       	cpc	r25, r21
    e70a:	69 f4       	brne	.+26     	; 0xe726 <malloc+0x54>
    e70c:	10 97       	sbiw	r26, 0x00	; 0
    e70e:	31 f0       	breq	.+12     	; 0xe71c <malloc+0x4a>
    e710:	12 96       	adiw	r26, 0x02	; 2
    e712:	0c 93       	st	X, r16
    e714:	12 97       	sbiw	r26, 0x02	; 2
    e716:	13 96       	adiw	r26, 0x03	; 3
    e718:	1c 93       	st	X, r17
    e71a:	27 c0       	rjmp	.+78     	; 0xe76a <malloc+0x98>
    e71c:	00 93 9d 28 	sts	0x289D, r16	; 0x80289d <__flp>
    e720:	10 93 9e 28 	sts	0x289E, r17	; 0x80289e <__flp+0x1>
    e724:	22 c0       	rjmp	.+68     	; 0xe76a <malloc+0x98>
    e726:	21 15       	cp	r18, r1
    e728:	31 05       	cpc	r19, r1
    e72a:	19 f0       	breq	.+6      	; 0xe732 <malloc+0x60>
    e72c:	42 17       	cp	r20, r18
    e72e:	53 07       	cpc	r21, r19
    e730:	18 f4       	brcc	.+6      	; 0xe738 <malloc+0x66>
    e732:	9a 01       	movw	r18, r20
    e734:	bd 01       	movw	r22, r26
    e736:	ef 01       	movw	r28, r30
    e738:	df 01       	movw	r26, r30
    e73a:	f8 01       	movw	r30, r16
    e73c:	db cf       	rjmp	.-74     	; 0xe6f4 <malloc+0x22>
    e73e:	21 15       	cp	r18, r1
    e740:	31 05       	cpc	r19, r1
    e742:	f9 f0       	breq	.+62     	; 0xe782 <malloc+0xb0>
    e744:	28 1b       	sub	r18, r24
    e746:	39 0b       	sbc	r19, r25
    e748:	24 30       	cpi	r18, 0x04	; 4
    e74a:	31 05       	cpc	r19, r1
    e74c:	80 f4       	brcc	.+32     	; 0xe76e <malloc+0x9c>
    e74e:	8a 81       	ldd	r24, Y+2	; 0x02
    e750:	9b 81       	ldd	r25, Y+3	; 0x03
    e752:	61 15       	cp	r22, r1
    e754:	71 05       	cpc	r23, r1
    e756:	21 f0       	breq	.+8      	; 0xe760 <malloc+0x8e>
    e758:	fb 01       	movw	r30, r22
    e75a:	82 83       	std	Z+2, r24	; 0x02
    e75c:	93 83       	std	Z+3, r25	; 0x03
    e75e:	04 c0       	rjmp	.+8      	; 0xe768 <malloc+0x96>
    e760:	80 93 9d 28 	sts	0x289D, r24	; 0x80289d <__flp>
    e764:	90 93 9e 28 	sts	0x289E, r25	; 0x80289e <__flp+0x1>
    e768:	fe 01       	movw	r30, r28
    e76a:	32 96       	adiw	r30, 0x02	; 2
    e76c:	44 c0       	rjmp	.+136    	; 0xe7f6 <malloc+0x124>
    e76e:	fe 01       	movw	r30, r28
    e770:	e2 0f       	add	r30, r18
    e772:	f3 1f       	adc	r31, r19
    e774:	81 93       	st	Z+, r24
    e776:	91 93       	st	Z+, r25
    e778:	22 50       	subi	r18, 0x02	; 2
    e77a:	31 09       	sbc	r19, r1
    e77c:	28 83       	st	Y, r18
    e77e:	39 83       	std	Y+1, r19	; 0x01
    e780:	3a c0       	rjmp	.+116    	; 0xe7f6 <malloc+0x124>
    e782:	20 91 9b 28 	lds	r18, 0x289B	; 0x80289b <__brkval>
    e786:	30 91 9c 28 	lds	r19, 0x289C	; 0x80289c <__brkval+0x1>
    e78a:	23 2b       	or	r18, r19
    e78c:	41 f4       	brne	.+16     	; 0xe79e <malloc+0xcc>
    e78e:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    e792:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    e796:	20 93 9b 28 	sts	0x289B, r18	; 0x80289b <__brkval>
    e79a:	30 93 9c 28 	sts	0x289C, r19	; 0x80289c <__brkval+0x1>
    e79e:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    e7a2:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    e7a6:	21 15       	cp	r18, r1
    e7a8:	31 05       	cpc	r19, r1
    e7aa:	41 f4       	brne	.+16     	; 0xe7bc <malloc+0xea>
    e7ac:	2d b7       	in	r18, 0x3d	; 61
    e7ae:	3e b7       	in	r19, 0x3e	; 62
    e7b0:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    e7b4:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    e7b8:	24 1b       	sub	r18, r20
    e7ba:	35 0b       	sbc	r19, r21
    e7bc:	e0 91 9b 28 	lds	r30, 0x289B	; 0x80289b <__brkval>
    e7c0:	f0 91 9c 28 	lds	r31, 0x289C	; 0x80289c <__brkval+0x1>
    e7c4:	e2 17       	cp	r30, r18
    e7c6:	f3 07       	cpc	r31, r19
    e7c8:	a0 f4       	brcc	.+40     	; 0xe7f2 <malloc+0x120>
    e7ca:	2e 1b       	sub	r18, r30
    e7cc:	3f 0b       	sbc	r19, r31
    e7ce:	28 17       	cp	r18, r24
    e7d0:	39 07       	cpc	r19, r25
    e7d2:	78 f0       	brcs	.+30     	; 0xe7f2 <malloc+0x120>
    e7d4:	ac 01       	movw	r20, r24
    e7d6:	4e 5f       	subi	r20, 0xFE	; 254
    e7d8:	5f 4f       	sbci	r21, 0xFF	; 255
    e7da:	24 17       	cp	r18, r20
    e7dc:	35 07       	cpc	r19, r21
    e7de:	48 f0       	brcs	.+18     	; 0xe7f2 <malloc+0x120>
    e7e0:	4e 0f       	add	r20, r30
    e7e2:	5f 1f       	adc	r21, r31
    e7e4:	40 93 9b 28 	sts	0x289B, r20	; 0x80289b <__brkval>
    e7e8:	50 93 9c 28 	sts	0x289C, r21	; 0x80289c <__brkval+0x1>
    e7ec:	81 93       	st	Z+, r24
    e7ee:	91 93       	st	Z+, r25
    e7f0:	02 c0       	rjmp	.+4      	; 0xe7f6 <malloc+0x124>
    e7f2:	e0 e0       	ldi	r30, 0x00	; 0
    e7f4:	f0 e0       	ldi	r31, 0x00	; 0
    e7f6:	cf 01       	movw	r24, r30
    e7f8:	df 91       	pop	r29
    e7fa:	cf 91       	pop	r28
    e7fc:	1f 91       	pop	r17
    e7fe:	0f 91       	pop	r16
    e800:	08 95       	ret

0000e802 <free>:
    e802:	cf 93       	push	r28
    e804:	df 93       	push	r29
    e806:	00 97       	sbiw	r24, 0x00	; 0
    e808:	09 f4       	brne	.+2      	; 0xe80c <free+0xa>
    e80a:	81 c0       	rjmp	.+258    	; 0xe90e <free+0x10c>
    e80c:	fc 01       	movw	r30, r24
    e80e:	32 97       	sbiw	r30, 0x02	; 2
    e810:	12 82       	std	Z+2, r1	; 0x02
    e812:	13 82       	std	Z+3, r1	; 0x03
    e814:	a0 91 9d 28 	lds	r26, 0x289D	; 0x80289d <__flp>
    e818:	b0 91 9e 28 	lds	r27, 0x289E	; 0x80289e <__flp+0x1>
    e81c:	10 97       	sbiw	r26, 0x00	; 0
    e81e:	81 f4       	brne	.+32     	; 0xe840 <free+0x3e>
    e820:	20 81       	ld	r18, Z
    e822:	31 81       	ldd	r19, Z+1	; 0x01
    e824:	82 0f       	add	r24, r18
    e826:	93 1f       	adc	r25, r19
    e828:	20 91 9b 28 	lds	r18, 0x289B	; 0x80289b <__brkval>
    e82c:	30 91 9c 28 	lds	r19, 0x289C	; 0x80289c <__brkval+0x1>
    e830:	28 17       	cp	r18, r24
    e832:	39 07       	cpc	r19, r25
    e834:	51 f5       	brne	.+84     	; 0xe88a <free+0x88>
    e836:	e0 93 9b 28 	sts	0x289B, r30	; 0x80289b <__brkval>
    e83a:	f0 93 9c 28 	sts	0x289C, r31	; 0x80289c <__brkval+0x1>
    e83e:	67 c0       	rjmp	.+206    	; 0xe90e <free+0x10c>
    e840:	ed 01       	movw	r28, r26
    e842:	20 e0       	ldi	r18, 0x00	; 0
    e844:	30 e0       	ldi	r19, 0x00	; 0
    e846:	ce 17       	cp	r28, r30
    e848:	df 07       	cpc	r29, r31
    e84a:	40 f4       	brcc	.+16     	; 0xe85c <free+0x5a>
    e84c:	4a 81       	ldd	r20, Y+2	; 0x02
    e84e:	5b 81       	ldd	r21, Y+3	; 0x03
    e850:	9e 01       	movw	r18, r28
    e852:	41 15       	cp	r20, r1
    e854:	51 05       	cpc	r21, r1
    e856:	f1 f0       	breq	.+60     	; 0xe894 <free+0x92>
    e858:	ea 01       	movw	r28, r20
    e85a:	f5 cf       	rjmp	.-22     	; 0xe846 <free+0x44>
    e85c:	c2 83       	std	Z+2, r28	; 0x02
    e85e:	d3 83       	std	Z+3, r29	; 0x03
    e860:	40 81       	ld	r20, Z
    e862:	51 81       	ldd	r21, Z+1	; 0x01
    e864:	84 0f       	add	r24, r20
    e866:	95 1f       	adc	r25, r21
    e868:	c8 17       	cp	r28, r24
    e86a:	d9 07       	cpc	r29, r25
    e86c:	59 f4       	brne	.+22     	; 0xe884 <free+0x82>
    e86e:	88 81       	ld	r24, Y
    e870:	99 81       	ldd	r25, Y+1	; 0x01
    e872:	84 0f       	add	r24, r20
    e874:	95 1f       	adc	r25, r21
    e876:	02 96       	adiw	r24, 0x02	; 2
    e878:	80 83       	st	Z, r24
    e87a:	91 83       	std	Z+1, r25	; 0x01
    e87c:	8a 81       	ldd	r24, Y+2	; 0x02
    e87e:	9b 81       	ldd	r25, Y+3	; 0x03
    e880:	82 83       	std	Z+2, r24	; 0x02
    e882:	93 83       	std	Z+3, r25	; 0x03
    e884:	21 15       	cp	r18, r1
    e886:	31 05       	cpc	r19, r1
    e888:	29 f4       	brne	.+10     	; 0xe894 <free+0x92>
    e88a:	e0 93 9d 28 	sts	0x289D, r30	; 0x80289d <__flp>
    e88e:	f0 93 9e 28 	sts	0x289E, r31	; 0x80289e <__flp+0x1>
    e892:	3d c0       	rjmp	.+122    	; 0xe90e <free+0x10c>
    e894:	e9 01       	movw	r28, r18
    e896:	ea 83       	std	Y+2, r30	; 0x02
    e898:	fb 83       	std	Y+3, r31	; 0x03
    e89a:	49 91       	ld	r20, Y+
    e89c:	59 91       	ld	r21, Y+
    e89e:	c4 0f       	add	r28, r20
    e8a0:	d5 1f       	adc	r29, r21
    e8a2:	ec 17       	cp	r30, r28
    e8a4:	fd 07       	cpc	r31, r29
    e8a6:	61 f4       	brne	.+24     	; 0xe8c0 <free+0xbe>
    e8a8:	80 81       	ld	r24, Z
    e8aa:	91 81       	ldd	r25, Z+1	; 0x01
    e8ac:	84 0f       	add	r24, r20
    e8ae:	95 1f       	adc	r25, r21
    e8b0:	02 96       	adiw	r24, 0x02	; 2
    e8b2:	e9 01       	movw	r28, r18
    e8b4:	88 83       	st	Y, r24
    e8b6:	99 83       	std	Y+1, r25	; 0x01
    e8b8:	82 81       	ldd	r24, Z+2	; 0x02
    e8ba:	93 81       	ldd	r25, Z+3	; 0x03
    e8bc:	8a 83       	std	Y+2, r24	; 0x02
    e8be:	9b 83       	std	Y+3, r25	; 0x03
    e8c0:	e0 e0       	ldi	r30, 0x00	; 0
    e8c2:	f0 e0       	ldi	r31, 0x00	; 0
    e8c4:	12 96       	adiw	r26, 0x02	; 2
    e8c6:	8d 91       	ld	r24, X+
    e8c8:	9c 91       	ld	r25, X
    e8ca:	13 97       	sbiw	r26, 0x03	; 3
    e8cc:	00 97       	sbiw	r24, 0x00	; 0
    e8ce:	19 f0       	breq	.+6      	; 0xe8d6 <free+0xd4>
    e8d0:	fd 01       	movw	r30, r26
    e8d2:	dc 01       	movw	r26, r24
    e8d4:	f7 cf       	rjmp	.-18     	; 0xe8c4 <free+0xc2>
    e8d6:	8d 91       	ld	r24, X+
    e8d8:	9c 91       	ld	r25, X
    e8da:	11 97       	sbiw	r26, 0x01	; 1
    e8dc:	9d 01       	movw	r18, r26
    e8de:	2e 5f       	subi	r18, 0xFE	; 254
    e8e0:	3f 4f       	sbci	r19, 0xFF	; 255
    e8e2:	82 0f       	add	r24, r18
    e8e4:	93 1f       	adc	r25, r19
    e8e6:	20 91 9b 28 	lds	r18, 0x289B	; 0x80289b <__brkval>
    e8ea:	30 91 9c 28 	lds	r19, 0x289C	; 0x80289c <__brkval+0x1>
    e8ee:	28 17       	cp	r18, r24
    e8f0:	39 07       	cpc	r19, r25
    e8f2:	69 f4       	brne	.+26     	; 0xe90e <free+0x10c>
    e8f4:	30 97       	sbiw	r30, 0x00	; 0
    e8f6:	29 f4       	brne	.+10     	; 0xe902 <free+0x100>
    e8f8:	10 92 9d 28 	sts	0x289D, r1	; 0x80289d <__flp>
    e8fc:	10 92 9e 28 	sts	0x289E, r1	; 0x80289e <__flp+0x1>
    e900:	02 c0       	rjmp	.+4      	; 0xe906 <free+0x104>
    e902:	12 82       	std	Z+2, r1	; 0x02
    e904:	13 82       	std	Z+3, r1	; 0x03
    e906:	a0 93 9b 28 	sts	0x289B, r26	; 0x80289b <__brkval>
    e90a:	b0 93 9c 28 	sts	0x289C, r27	; 0x80289c <__brkval+0x1>
    e90e:	df 91       	pop	r29
    e910:	cf 91       	pop	r28
    e912:	08 95       	ret

0000e914 <strtod>:
    e914:	8f 92       	push	r8
    e916:	9f 92       	push	r9
    e918:	af 92       	push	r10
    e91a:	bf 92       	push	r11
    e91c:	cf 92       	push	r12
    e91e:	df 92       	push	r13
    e920:	ef 92       	push	r14
    e922:	ff 92       	push	r15
    e924:	0f 93       	push	r16
    e926:	1f 93       	push	r17
    e928:	cf 93       	push	r28
    e92a:	df 93       	push	r29
    e92c:	ec 01       	movw	r28, r24
    e92e:	6b 01       	movw	r12, r22
    e930:	61 15       	cp	r22, r1
    e932:	71 05       	cpc	r23, r1
    e934:	19 f0       	breq	.+6      	; 0xe93c <strtod+0x28>
    e936:	fb 01       	movw	r30, r22
    e938:	80 83       	st	Z, r24
    e93a:	91 83       	std	Z+1, r25	; 0x01
    e93c:	7e 01       	movw	r14, r28
    e93e:	ff ef       	ldi	r31, 0xFF	; 255
    e940:	ef 1a       	sub	r14, r31
    e942:	ff 0a       	sbc	r15, r31
    e944:	08 81       	ld	r16, Y
    e946:	80 2f       	mov	r24, r16
    e948:	90 e0       	ldi	r25, 0x00	; 0
    e94a:	3b d1       	rcall	.+630    	; 0xebc2 <isspace>
    e94c:	89 2b       	or	r24, r25
    e94e:	11 f0       	breq	.+4      	; 0xe954 <strtod+0x40>
    e950:	e7 01       	movw	r28, r14
    e952:	f4 cf       	rjmp	.-24     	; 0xe93c <strtod+0x28>
    e954:	0d 32       	cpi	r16, 0x2D	; 45
    e956:	39 f4       	brne	.+14     	; 0xe966 <strtod+0x52>
    e958:	7e 01       	movw	r14, r28
    e95a:	82 e0       	ldi	r24, 0x02	; 2
    e95c:	e8 0e       	add	r14, r24
    e95e:	f1 1c       	adc	r15, r1
    e960:	09 81       	ldd	r16, Y+1	; 0x01
    e962:	11 e0       	ldi	r17, 0x01	; 1
    e964:	08 c0       	rjmp	.+16     	; 0xe976 <strtod+0x62>
    e966:	0b 32       	cpi	r16, 0x2B	; 43
    e968:	29 f4       	brne	.+10     	; 0xe974 <strtod+0x60>
    e96a:	7e 01       	movw	r14, r28
    e96c:	92 e0       	ldi	r25, 0x02	; 2
    e96e:	e9 0e       	add	r14, r25
    e970:	f1 1c       	adc	r15, r1
    e972:	09 81       	ldd	r16, Y+1	; 0x01
    e974:	10 e0       	ldi	r17, 0x00	; 0
    e976:	e7 01       	movw	r28, r14
    e978:	21 97       	sbiw	r28, 0x01	; 1
    e97a:	43 e0       	ldi	r20, 0x03	; 3
    e97c:	50 e0       	ldi	r21, 0x00	; 0
    e97e:	62 ec       	ldi	r22, 0xC2	; 194
    e980:	73 e0       	ldi	r23, 0x03	; 3
    e982:	ce 01       	movw	r24, r28
    e984:	ce dc       	rcall	.-1636   	; 0xe322 <strncasecmp_P>
    e986:	89 2b       	or	r24, r25
    e988:	b9 f4       	brne	.+46     	; 0xe9b8 <strtod+0xa4>
    e98a:	23 96       	adiw	r28, 0x03	; 3
    e98c:	45 e0       	ldi	r20, 0x05	; 5
    e98e:	50 e0       	ldi	r21, 0x00	; 0
    e990:	6d eb       	ldi	r22, 0xBD	; 189
    e992:	73 e0       	ldi	r23, 0x03	; 3
    e994:	ce 01       	movw	r24, r28
    e996:	c5 dc       	rcall	.-1654   	; 0xe322 <strncasecmp_P>
    e998:	89 2b       	or	r24, r25
    e99a:	09 f4       	brne	.+2      	; 0xe99e <strtod+0x8a>
    e99c:	25 96       	adiw	r28, 0x05	; 5
    e99e:	c1 14       	cp	r12, r1
    e9a0:	d1 04       	cpc	r13, r1
    e9a2:	19 f0       	breq	.+6      	; 0xe9aa <strtod+0x96>
    e9a4:	f6 01       	movw	r30, r12
    e9a6:	c0 83       	st	Z, r28
    e9a8:	d1 83       	std	Z+1, r29	; 0x01
    e9aa:	11 11       	cpse	r17, r1
    e9ac:	f4 c0       	rjmp	.+488    	; 0xeb96 <strtod+0x282>
    e9ae:	60 e0       	ldi	r22, 0x00	; 0
    e9b0:	70 e0       	ldi	r23, 0x00	; 0
    e9b2:	80 e8       	ldi	r24, 0x80	; 128
    e9b4:	9f e7       	ldi	r25, 0x7F	; 127
    e9b6:	f8 c0       	rjmp	.+496    	; 0xeba8 <strtod+0x294>
    e9b8:	43 e0       	ldi	r20, 0x03	; 3
    e9ba:	50 e0       	ldi	r21, 0x00	; 0
    e9bc:	6a eb       	ldi	r22, 0xBA	; 186
    e9be:	73 e0       	ldi	r23, 0x03	; 3
    e9c0:	ce 01       	movw	r24, r28
    e9c2:	af dc       	rcall	.-1698   	; 0xe322 <strncasecmp_P>
    e9c4:	89 2b       	or	r24, r25
    e9c6:	59 f4       	brne	.+22     	; 0xe9de <strtod+0xca>
    e9c8:	c1 14       	cp	r12, r1
    e9ca:	d1 04       	cpc	r13, r1
    e9cc:	09 f4       	brne	.+2      	; 0xe9d0 <strtod+0xbc>
    e9ce:	e8 c0       	rjmp	.+464    	; 0xeba0 <strtod+0x28c>
    e9d0:	f2 e0       	ldi	r31, 0x02	; 2
    e9d2:	ef 0e       	add	r14, r31
    e9d4:	f1 1c       	adc	r15, r1
    e9d6:	f6 01       	movw	r30, r12
    e9d8:	e0 82       	st	Z, r14
    e9da:	f1 82       	std	Z+1, r15	; 0x01
    e9dc:	e1 c0       	rjmp	.+450    	; 0xeba0 <strtod+0x28c>
    e9de:	20 e0       	ldi	r18, 0x00	; 0
    e9e0:	30 e0       	ldi	r19, 0x00	; 0
    e9e2:	a9 01       	movw	r20, r18
    e9e4:	c0 e0       	ldi	r28, 0x00	; 0
    e9e6:	d0 e0       	ldi	r29, 0x00	; 0
    e9e8:	f7 01       	movw	r30, r14
    e9ea:	60 ed       	ldi	r22, 0xD0	; 208
    e9ec:	a6 2e       	mov	r10, r22
    e9ee:	a0 0e       	add	r10, r16
    e9f0:	89 e0       	ldi	r24, 0x09	; 9
    e9f2:	8a 15       	cp	r24, r10
    e9f4:	28 f1       	brcs	.+74     	; 0xea40 <strtod+0x12c>
    e9f6:	91 2f       	mov	r25, r17
    e9f8:	92 60       	ori	r25, 0x02	; 2
    e9fa:	b9 2e       	mov	r11, r25
    e9fc:	81 2f       	mov	r24, r17
    e9fe:	88 70       	andi	r24, 0x08	; 8
    ea00:	12 ff       	sbrs	r17, 2
    ea02:	04 c0       	rjmp	.+8      	; 0xea0c <strtod+0xf8>
    ea04:	81 11       	cpse	r24, r1
    ea06:	23 c0       	rjmp	.+70     	; 0xea4e <strtod+0x13a>
    ea08:	21 96       	adiw	r28, 0x01	; 1
    ea0a:	21 c0       	rjmp	.+66     	; 0xea4e <strtod+0x13a>
    ea0c:	81 11       	cpse	r24, r1
    ea0e:	21 97       	sbiw	r28, 0x01	; 1
    ea10:	a5 e0       	ldi	r26, 0x05	; 5
    ea12:	b0 e0       	ldi	r27, 0x00	; 0
    ea14:	fa d9       	rcall	.-3084   	; 0xde0a <__muluhisi3>
    ea16:	dc 01       	movw	r26, r24
    ea18:	cb 01       	movw	r24, r22
    ea1a:	88 0f       	add	r24, r24
    ea1c:	99 1f       	adc	r25, r25
    ea1e:	aa 1f       	adc	r26, r26
    ea20:	bb 1f       	adc	r27, r27
    ea22:	9c 01       	movw	r18, r24
    ea24:	ad 01       	movw	r20, r26
    ea26:	2a 0d       	add	r18, r10
    ea28:	31 1d       	adc	r19, r1
    ea2a:	41 1d       	adc	r20, r1
    ea2c:	51 1d       	adc	r21, r1
    ea2e:	28 39       	cpi	r18, 0x98	; 152
    ea30:	89 e9       	ldi	r24, 0x99	; 153
    ea32:	38 07       	cpc	r19, r24
    ea34:	48 07       	cpc	r20, r24
    ea36:	89 e1       	ldi	r24, 0x19	; 25
    ea38:	58 07       	cpc	r21, r24
    ea3a:	48 f0       	brcs	.+18     	; 0xea4e <strtod+0x13a>
    ea3c:	16 60       	ori	r17, 0x06	; 6
    ea3e:	06 c0       	rjmp	.+12     	; 0xea4c <strtod+0x138>
    ea40:	9e ef       	ldi	r25, 0xFE	; 254
    ea42:	a9 12       	cpse	r10, r25
    ea44:	0a c0       	rjmp	.+20     	; 0xea5a <strtod+0x146>
    ea46:	13 fd       	sbrc	r17, 3
    ea48:	40 c0       	rjmp	.+128    	; 0xeaca <strtod+0x1b6>
    ea4a:	18 60       	ori	r17, 0x08	; 8
    ea4c:	b1 2e       	mov	r11, r17
    ea4e:	8f ef       	ldi	r24, 0xFF	; 255
    ea50:	e8 1a       	sub	r14, r24
    ea52:	f8 0a       	sbc	r15, r24
    ea54:	00 81       	ld	r16, Z
    ea56:	1b 2d       	mov	r17, r11
    ea58:	c7 cf       	rjmp	.-114    	; 0xe9e8 <strtod+0xd4>
    ea5a:	80 2f       	mov	r24, r16
    ea5c:	8f 7d       	andi	r24, 0xDF	; 223
    ea5e:	85 34       	cpi	r24, 0x45	; 69
    ea60:	a1 f5       	brne	.+104    	; 0xeaca <strtod+0x1b6>
    ea62:	80 81       	ld	r24, Z
    ea64:	8d 32       	cpi	r24, 0x2D	; 45
    ea66:	11 f4       	brne	.+4      	; 0xea6c <strtod+0x158>
    ea68:	10 61       	ori	r17, 0x10	; 16
    ea6a:	06 c0       	rjmp	.+12     	; 0xea78 <strtod+0x164>
    ea6c:	8b 32       	cpi	r24, 0x2B	; 43
    ea6e:	21 f0       	breq	.+8      	; 0xea78 <strtod+0x164>
    ea70:	31 96       	adiw	r30, 0x01	; 1
    ea72:	61 e0       	ldi	r22, 0x01	; 1
    ea74:	70 e0       	ldi	r23, 0x00	; 0
    ea76:	04 c0       	rjmp	.+8      	; 0xea80 <strtod+0x16c>
    ea78:	81 81       	ldd	r24, Z+1	; 0x01
    ea7a:	32 96       	adiw	r30, 0x02	; 2
    ea7c:	62 e0       	ldi	r22, 0x02	; 2
    ea7e:	70 e0       	ldi	r23, 0x00	; 0
    ea80:	80 53       	subi	r24, 0x30	; 48
    ea82:	8a 30       	cpi	r24, 0x0A	; 10
    ea84:	18 f0       	brcs	.+6      	; 0xea8c <strtod+0x178>
    ea86:	e6 1b       	sub	r30, r22
    ea88:	f7 0b       	sbc	r31, r23
    ea8a:	1f c0       	rjmp	.+62     	; 0xeaca <strtod+0x1b6>
    ea8c:	60 e0       	ldi	r22, 0x00	; 0
    ea8e:	70 e0       	ldi	r23, 0x00	; 0
    ea90:	60 38       	cpi	r22, 0x80	; 128
    ea92:	9c e0       	ldi	r25, 0x0C	; 12
    ea94:	79 07       	cpc	r23, r25
    ea96:	5c f4       	brge	.+22     	; 0xeaae <strtod+0x19a>
    ea98:	db 01       	movw	r26, r22
    ea9a:	aa 0f       	add	r26, r26
    ea9c:	bb 1f       	adc	r27, r27
    ea9e:	aa 0f       	add	r26, r26
    eaa0:	bb 1f       	adc	r27, r27
    eaa2:	6a 0f       	add	r22, r26
    eaa4:	7b 1f       	adc	r23, r27
    eaa6:	66 0f       	add	r22, r22
    eaa8:	77 1f       	adc	r23, r23
    eaaa:	68 0f       	add	r22, r24
    eaac:	71 1d       	adc	r23, r1
    eaae:	31 96       	adiw	r30, 0x01	; 1
    eab0:	df 01       	movw	r26, r30
    eab2:	11 97       	sbiw	r26, 0x01	; 1
    eab4:	8c 91       	ld	r24, X
    eab6:	80 53       	subi	r24, 0x30	; 48
    eab8:	8a 30       	cpi	r24, 0x0A	; 10
    eaba:	50 f3       	brcs	.-44     	; 0xea90 <strtod+0x17c>
    eabc:	14 ff       	sbrs	r17, 4
    eabe:	03 c0       	rjmp	.+6      	; 0xeac6 <strtod+0x1b2>
    eac0:	71 95       	neg	r23
    eac2:	61 95       	neg	r22
    eac4:	71 09       	sbc	r23, r1
    eac6:	c6 0f       	add	r28, r22
    eac8:	d7 1f       	adc	r29, r23
    eaca:	11 ff       	sbrs	r17, 1
    eacc:	08 c0       	rjmp	.+16     	; 0xeade <strtod+0x1ca>
    eace:	c1 14       	cp	r12, r1
    ead0:	d1 04       	cpc	r13, r1
    ead2:	29 f0       	breq	.+10     	; 0xeade <strtod+0x1ca>
    ead4:	cf 01       	movw	r24, r30
    ead6:	01 97       	sbiw	r24, 0x01	; 1
    ead8:	f6 01       	movw	r30, r12
    eada:	80 83       	st	Z, r24
    eadc:	91 83       	std	Z+1, r25	; 0x01
    eade:	ca 01       	movw	r24, r20
    eae0:	b9 01       	movw	r22, r18
    eae2:	0e 94 a0 6b 	call	0xd740	; 0xd740 <__floatunsisf>
    eae6:	21 2f       	mov	r18, r17
    eae8:	23 70       	andi	r18, 0x03	; 3
    eaea:	23 30       	cpi	r18, 0x03	; 3
    eaec:	19 f0       	breq	.+6      	; 0xeaf4 <strtod+0x1e0>
    eaee:	4b 01       	movw	r8, r22
    eaf0:	5c 01       	movw	r10, r24
    eaf2:	06 c0       	rjmp	.+12     	; 0xeb00 <strtod+0x1ec>
    eaf4:	4b 01       	movw	r8, r22
    eaf6:	5c 01       	movw	r10, r24
    eaf8:	b7 fa       	bst	r11, 7
    eafa:	b0 94       	com	r11
    eafc:	b7 f8       	bld	r11, 7
    eafe:	b0 94       	com	r11
    eb00:	20 e0       	ldi	r18, 0x00	; 0
    eb02:	30 e0       	ldi	r19, 0x00	; 0
    eb04:	a9 01       	movw	r20, r18
    eb06:	c5 01       	movw	r24, r10
    eb08:	b4 01       	movw	r22, r8
    eb0a:	0e 94 00 6b 	call	0xd600	; 0xd600 <__cmpsf2>
    eb0e:	88 23       	and	r24, r24
    eb10:	09 f4       	brne	.+2      	; 0xeb14 <strtod+0x200>
    eb12:	3e c0       	rjmp	.+124    	; 0xeb90 <strtod+0x27c>
    eb14:	d7 ff       	sbrs	r29, 7
    eb16:	06 c0       	rjmp	.+12     	; 0xeb24 <strtod+0x210>
    eb18:	d1 95       	neg	r29
    eb1a:	c1 95       	neg	r28
    eb1c:	d1 09       	sbc	r29, r1
    eb1e:	09 ed       	ldi	r16, 0xD9	; 217
    eb20:	13 e0       	ldi	r17, 0x03	; 3
    eb22:	02 c0       	rjmp	.+4      	; 0xeb28 <strtod+0x214>
    eb24:	01 ef       	ldi	r16, 0xF1	; 241
    eb26:	13 e0       	ldi	r17, 0x03	; 3
    eb28:	68 01       	movw	r12, r16
    eb2a:	f8 e1       	ldi	r31, 0x18	; 24
    eb2c:	cf 1a       	sub	r12, r31
    eb2e:	d1 08       	sbc	r13, r1
    eb30:	90 e2       	ldi	r25, 0x20	; 32
    eb32:	e9 2e       	mov	r14, r25
    eb34:	f1 2c       	mov	r15, r1
    eb36:	ce 15       	cp	r28, r14
    eb38:	df 05       	cpc	r29, r15
    eb3a:	74 f0       	brlt	.+28     	; 0xeb58 <strtod+0x244>
    eb3c:	f8 01       	movw	r30, r16
    eb3e:	25 91       	lpm	r18, Z+
    eb40:	35 91       	lpm	r19, Z+
    eb42:	45 91       	lpm	r20, Z+
    eb44:	54 91       	lpm	r21, Z
    eb46:	c5 01       	movw	r24, r10
    eb48:	b4 01       	movw	r22, r8
    eb4a:	0e 94 8f 6c 	call	0xd91e	; 0xd91e <__mulsf3>
    eb4e:	4b 01       	movw	r8, r22
    eb50:	5c 01       	movw	r10, r24
    eb52:	ce 19       	sub	r28, r14
    eb54:	df 09       	sbc	r29, r15
    eb56:	ef cf       	rjmp	.-34     	; 0xeb36 <strtod+0x222>
    eb58:	04 50       	subi	r16, 0x04	; 4
    eb5a:	11 09       	sbc	r17, r1
    eb5c:	f5 94       	asr	r15
    eb5e:	e7 94       	ror	r14
    eb60:	0c 15       	cp	r16, r12
    eb62:	1d 05       	cpc	r17, r13
    eb64:	41 f7       	brne	.-48     	; 0xeb36 <strtod+0x222>
    eb66:	8a 2d       	mov	r24, r10
    eb68:	88 0f       	add	r24, r24
    eb6a:	8b 2d       	mov	r24, r11
    eb6c:	88 1f       	adc	r24, r24
    eb6e:	8f 3f       	cpi	r24, 0xFF	; 255
    eb70:	49 f0       	breq	.+18     	; 0xeb84 <strtod+0x270>
    eb72:	20 e0       	ldi	r18, 0x00	; 0
    eb74:	30 e0       	ldi	r19, 0x00	; 0
    eb76:	a9 01       	movw	r20, r18
    eb78:	c5 01       	movw	r24, r10
    eb7a:	b4 01       	movw	r22, r8
    eb7c:	0e 94 00 6b 	call	0xd600	; 0xd600 <__cmpsf2>
    eb80:	81 11       	cpse	r24, r1
    eb82:	06 c0       	rjmp	.+12     	; 0xeb90 <strtod+0x27c>
    eb84:	82 e2       	ldi	r24, 0x22	; 34
    eb86:	90 e0       	ldi	r25, 0x00	; 0
    eb88:	80 93 9f 28 	sts	0x289F, r24	; 0x80289f <errno>
    eb8c:	90 93 a0 28 	sts	0x28A0, r25	; 0x8028a0 <errno+0x1>
    eb90:	c5 01       	movw	r24, r10
    eb92:	b4 01       	movw	r22, r8
    eb94:	09 c0       	rjmp	.+18     	; 0xeba8 <strtod+0x294>
    eb96:	60 e0       	ldi	r22, 0x00	; 0
    eb98:	70 e0       	ldi	r23, 0x00	; 0
    eb9a:	80 e8       	ldi	r24, 0x80	; 128
    eb9c:	9f ef       	ldi	r25, 0xFF	; 255
    eb9e:	04 c0       	rjmp	.+8      	; 0xeba8 <strtod+0x294>
    eba0:	60 e0       	ldi	r22, 0x00	; 0
    eba2:	70 e0       	ldi	r23, 0x00	; 0
    eba4:	80 ec       	ldi	r24, 0xC0	; 192
    eba6:	9f e7       	ldi	r25, 0x7F	; 127
    eba8:	df 91       	pop	r29
    ebaa:	cf 91       	pop	r28
    ebac:	1f 91       	pop	r17
    ebae:	0f 91       	pop	r16
    ebb0:	ff 90       	pop	r15
    ebb2:	ef 90       	pop	r14
    ebb4:	df 90       	pop	r13
    ebb6:	cf 90       	pop	r12
    ebb8:	bf 90       	pop	r11
    ebba:	af 90       	pop	r10
    ebbc:	9f 90       	pop	r9
    ebbe:	8f 90       	pop	r8
    ebc0:	08 95       	ret

0000ebc2 <isspace>:
    ebc2:	91 11       	cpse	r25, r1
    ebc4:	0d c0       	rjmp	.+26     	; 0xebe0 <__ctype_isfalse>
    ebc6:	80 32       	cpi	r24, 0x20	; 32
    ebc8:	19 f0       	breq	.+6      	; 0xebd0 <isspace+0xe>
    ebca:	89 50       	subi	r24, 0x09	; 9
    ebcc:	85 50       	subi	r24, 0x05	; 5
    ebce:	d0 f7       	brcc	.-12     	; 0xebc4 <isspace+0x2>
    ebd0:	08 95       	ret

0000ebd2 <memset>:
    ebd2:	dc 01       	movw	r26, r24
    ebd4:	01 c0       	rjmp	.+2      	; 0xebd8 <memset+0x6>
    ebd6:	6d 93       	st	X+, r22
    ebd8:	41 50       	subi	r20, 0x01	; 1
    ebda:	50 40       	sbci	r21, 0x00	; 0
    ebdc:	e0 f7       	brcc	.-8      	; 0xebd6 <memset+0x4>
    ebde:	08 95       	ret

0000ebe0 <__ctype_isfalse>:
    ebe0:	99 27       	eor	r25, r25
    ebe2:	88 27       	eor	r24, r24

0000ebe4 <__ctype_istrue>:
    ebe4:	08 95       	ret

0000ebe6 <_exit>:
    ebe6:	f8 94       	cli

0000ebe8 <__stop_program>:
    ebe8:	ff cf       	rjmp	.-2      	; 0xebe8 <__stop_program>
