INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VasanthSadhasivan/CalPoly/CPE333/OTTER/OTTER_RISC_V_ARCH/otter/otter.sim/sim_1/synth/func/xsim/SIM_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult4to1_0
INFO: [VRFC 10-311] analyzing module Mult4to1_1
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper_Programmable
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-311] analyzing module programmer
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_rx_word
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module uart_tx_word
INFO: [VRFC 10-311] analyzing module glbl
