
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a100tcsg324-1 -flatten_hierarchy none -directive RuntimeOptimized
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29820 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 282.414 ; gain = 72.184
---------------------------------------------------------------------------------
WARNING: [Synth 8-2040] formal port ack_error of mode buffer cannot be associated with actual port i2c_ack_err of mode out [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/temp_senzor.vhd:91]
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:22]
	Parameter sys_clk_freq bound to: 100000000 - type: integer 
	Parameter sensor_addr bound to: 7'b1001011 
INFO: [Synth 8-3491] module 'temp_senzor' declared at 'C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/temp_senzor.vhd:36' bound to instance 'temp_sensor_inst' of component 'temp_senzor' [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:68]
INFO: [Synth 8-638] synthesizing module 'temp_senzor' [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/temp_senzor.vhd:47]
	Parameter sys_clk_freq bound to: 100000000 - type: integer 
	Parameter sensor_addr bound to: 7'b1001011 
	Parameter input_clock bound to: 100000000 - type: integer 
	Parameter bus_clock bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'I2CModule' declared at 'C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/I2CModule.vhd:35' bound to instance 'i2c_master' of component 'I2CModule' [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/temp_senzor.vhd:90]
INFO: [Synth 8-638] synthesizing module 'I2CModule' [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/I2CModule.vhd:55]
	Parameter input_clock bound to: 100000000 - type: integer 
	Parameter bus_clock bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'I2CModule' (1#1) [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/I2CModule.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/temp_senzor.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'temp_senzor' (2#1) [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/temp_senzor.vhd:47]
INFO: [Synth 8-3491] module 'SSD' declared at 'C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/SSD.vhd:5' bound to instance 'ssd_display_inst' of component 'SSD' [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:83]
INFO: [Synth 8-638] synthesizing module 'SSD' [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/SSD.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/SSD.vhd:31]
INFO: [Synth 8-226] default block is never used [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/SSD.vhd:46]
INFO: [Synth 8-226] default block is never used [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/SSD.vhd:65]
INFO: [Synth 8-226] default block is never used [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/SSD.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'SSD' (3#1) [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/SSD.vhd:12]
INFO: [Synth 8-3491] module 'ConvertorDecAsc' declared at 'C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/new/ConvertorDecAsc.vhd:34' bound to instance 'D2A1' of component 'ConvertorDecAsc' [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:107]
INFO: [Synth 8-638] synthesizing module 'ConvertorDecAsc' [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/new/ConvertorDecAsc.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ConvertorDecAsc' (4#1) [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/new/ConvertorDecAsc.vhd:41]
INFO: [Synth 8-3491] module 'ConvertorDecAsc' declared at 'C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/new/ConvertorDecAsc.vhd:34' bound to instance 'D2A2' of component 'ConvertorDecAsc' [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:108]
INFO: [Synth 8-3491] module 'ConvertorDecAsc' declared at 'C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/new/ConvertorDecAsc.vhd:34' bound to instance 'D2A3' of component 'ConvertorDecAsc' [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:109]
INFO: [Synth 8-3491] module 'ConvertorDecAsc' declared at 'C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/new/ConvertorDecAsc.vhd:34' bound to instance 'D2A4' of component 'ConvertorDecAsc' [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:110]
INFO: [Synth 8-638] synthesizing module 'UART_16' [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/UART_16.vhd:44]
INFO: [Synth 8-638] synthesizing module 'UART_tx' [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/new/uart_tx.vhd:46]
	Parameter n bound to: 9600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "True" *) [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/new/uart_tx.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* keep = "True" *) [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/new/uart_tx.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "True" *) [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/new/uart_tx.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* keep = "True" *) [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/new/uart_tx.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'UART_tx' (5#1) [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/new/uart_tx.vhd:46]
WARNING: [Synth 8-614] signal 'Rst' is read in the process but is not in the sensitivity list [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/UART_16.vhd:75]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/Downloads/debouncer.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (6#1) [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/Downloads/debouncer.vhd:40]
WARNING: [Synth 8-3848] Net TxRdy in module/entity UART_16 does not have driver. [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/UART_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'UART_16' (7#1) [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/UART_16.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'top_module' (8#1) [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:22]
WARNING: [Synth 8-3331] design UART_16 has unconnected port TxRdy
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 319.871 ; gain = 109.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ssd_display_inst:digits[31] to constant 0 [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:83]
WARNING: [Synth 8-3295] tying undriven pin ssd_display_inst:digits[30] to constant 0 [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:83]
WARNING: [Synth 8-3295] tying undriven pin ssd_display_inst:digits[29] to constant 0 [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:83]
WARNING: [Synth 8-3295] tying undriven pin ssd_display_inst:digits[28] to constant 0 [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:83]
WARNING: [Synth 8-3295] tying undriven pin ssd_display_inst:digits[27] to constant 0 [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:83]
WARNING: [Synth 8-3295] tying undriven pin ssd_display_inst:digits[26] to constant 0 [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:83]
WARNING: [Synth 8-3295] tying undriven pin ssd_display_inst:digits[25] to constant 0 [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:83]
WARNING: [Synth 8-3295] tying undriven pin ssd_display_inst:digits[24] to constant 0 [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:83]
WARNING: [Synth 8-3295] tying undriven pin ssd_display_inst:digits[7] to constant 0 [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:83]
WARNING: [Synth 8-3295] tying undriven pin ssd_display_inst:digits[6] to constant 0 [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:83]
WARNING: [Synth 8-3295] tying undriven pin ssd_display_inst:digits[5] to constant 0 [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:83]
WARNING: [Synth 8-3295] tying undriven pin ssd_display_inst:digits[4] to constant 0 [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:83]
WARNING: [Synth 8-3295] tying undriven pin ssd_display_inst:digits[3] to constant 0 [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:83]
WARNING: [Synth 8-3295] tying undriven pin ssd_display_inst:digits[2] to constant 0 [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:83]
WARNING: [Synth 8-3295] tying undriven pin ssd_display_inst:digits[1] to constant 0 [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:83]
WARNING: [Synth 8-3295] tying undriven pin ssd_display_inst:digits[0] to constant 0 [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/sources_1/imports/new/top_module.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 319.871 ; gain = 109.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/constrs_1/imports/new/nexys4_cosntr.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/constrs_1/imports/new/nexys4_cosntr.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/constrs_1/imports/new/nexys4_cosntr.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'send'. [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/constrs_1/imports/new/nexys4_cosntr.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/constrs_1/imports/new/nexys4_cosntr.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMP_INT'. [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/constrs_1/imports/new/nexys4_cosntr.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/constrs_1/imports/new/nexys4_cosntr.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMP_CT'. [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/constrs_1/imports/new/nexys4_cosntr.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/constrs_1/imports/new/nexys4_cosntr.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/constrs_1/imports/new/nexys4_cosntr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.srcs/constrs_1/imports/new/nexys4_cosntr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 629.719 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 629.719 ; gain = 419.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 629.719 ; gain = 419.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 629.719 ; gain = 419.488
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'I2CModule'
INFO: [Synth 8-5546] ROM "scl_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stretch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sda_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'temp_senzor'
INFO: [Synth 8-5544] ROM "temperature" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busyCount" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy_prev" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TxRdy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LdData" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ShData" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "st" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "st" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CntRate" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                             0000 |                             0000
                   start |                             0001 |                             0001
                 command |                             0010 |                             0010
                slv_ack1 |                             0011 |                             0011
                      wr |                             0100 |                             0100
                slv_ack2 |                             0101 |                             0110
                      rd |                             0110 |                             0101
                mstr_ack |                             0111 |                             0111
                    stop |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'I2CModule'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
                    init |                              001 |                              001
                   pause |                              010 |                              010
                readdata |                              011 |                              011
               outputres |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'temp_senzor'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 629.719 ; gain = 419.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   5 Input     24 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module I2CModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 4     
Module temp_senzor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   5 Input     24 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 11    
Module SSD 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
Module UART_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module UART_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_dataWr_reg[6]' (FDE) to 'temp_sensor_inst/i2c_dataWr_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_dataWr_reg[5]' (FDE) to 'temp_sensor_inst/i2c_dataWr_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_dataWr_reg[4]' (FDE) to 'temp_sensor_inst/i2c_dataWr_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_dataWr_reg[3]' (FDE) to 'temp_sensor_inst/i2c_dataWr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp_sensor_inst/\i2c_dataWr_reg[2] )
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_dataWr_reg[1]' (FDE) to 'temp_sensor_inst/i2c_dataWr_reg[0]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_adr_reg[5]' (FDE) to 'temp_sensor_inst/i2c_adr_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_adr_reg[6]' (FDE) to 'temp_sensor_inst/i2c_adr_reg[0]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_adr_reg[0]' (FDE) to 'temp_sensor_inst/i2c_adr_reg[1]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_adr_reg[1]' (FDE) to 'temp_sensor_inst/i2c_adr_reg[3]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_adr_reg[2]' (FDE) to 'temp_sensor_inst/i2c_adr_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (temp_sensor_inst/\i2c_adr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp_sensor_inst/\i2c_adr_reg[4] )
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_master/data_tx_reg[6]' (FDE) to 'temp_sensor_inst/i2c_master/data_tx_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_master/data_tx_reg[5]' (FDE) to 'temp_sensor_inst/i2c_master/data_tx_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_master/data_tx_reg[4]' (FDE) to 'temp_sensor_inst/i2c_master/data_tx_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_master/data_tx_reg[3]' (FDE) to 'temp_sensor_inst/i2c_master/data_tx_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_master/data_tx_reg[2]' (FDE) to 'temp_sensor_inst/i2c_master/addr_rw_reg[3]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_master/data_tx_reg[1]' (FDE) to 'temp_sensor_inst/i2c_master/data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_master/addr_rw_reg[6]' (FDE) to 'temp_sensor_inst/i2c_master/addr_rw_reg[3]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_master/addr_rw_reg[7]' (FDE) to 'temp_sensor_inst/i2c_master/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_master/addr_rw_reg[1]' (FDE) to 'temp_sensor_inst/i2c_master/addr_rw_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_master/addr_rw_reg[2]' (FDE) to 'temp_sensor_inst/i2c_master/addr_rw_reg[4]'
INFO: [Synth 8-3886] merging instance 'temp_sensor_inst/i2c_master/addr_rw_reg[3]' (FDE) to 'temp_sensor_inst/i2c_master/addr_rw_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (temp_sensor_inst/i2c_master/\addr_rw_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp_sensor_inst/i2c_master/\addr_rw_reg[5] )
WARNING: [Synth 8-3332] Sequential element (addr_rw_reg[4]) is unused and will be removed from module I2CModule.
WARNING: [Synth 8-3332] Sequential element (ack_error_reg) is unused and will be removed from module I2CModule.
WARNING: [Synth 8-3332] Sequential element (addr_rw_reg[5]) is unused and will be removed from module I2CModule.
WARNING: [Synth 8-3332] Sequential element (buff_temp_reg[15]) is unused and will be removed from module temp_senzor.
WARNING: [Synth 8-3332] Sequential element (buff_temp_reg[14]) is unused and will be removed from module temp_senzor.
WARNING: [Synth 8-3332] Sequential element (temperature_reg[15]) is unused and will be removed from module temp_senzor.
WARNING: [Synth 8-3332] Sequential element (temperature_reg[14]) is unused and will be removed from module temp_senzor.
WARNING: [Synth 8-3332] Sequential element (i2c_adr_reg[4]) is unused and will be removed from module temp_senzor.
WARNING: [Synth 8-3332] Sequential element (i2c_adr_reg[3]) is unused and will be removed from module temp_senzor.
WARNING: [Synth 8-3332] Sequential element (i2c_dataWr_reg[2]) is unused and will be removed from module temp_senzor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 629.719 ; gain = 419.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 664.426 ; gain = 454.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 691.988 ; gain = 481.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 691.988 ; gain = 481.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 691.988 ; gain = 481.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 691.988 ; gain = 481.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    72|
|3     |LUT1   |   171|
|4     |LUT2   |   184|
|5     |LUT3   |    53|
|6     |LUT4   |    69|
|7     |LUT5   |   124|
|8     |LUT6   |   120|
|9     |MUXF7  |    15|
|10    |MUXF8  |     7|
|11    |XORCY  |    23|
|12    |FDCE   |    68|
|13    |FDPE   |     5|
|14    |FDRE   |   161|
|15    |IBUF   |     3|
|16    |IOBUF  |     2|
|17    |OBUF   |    17|
|18    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-------------------+------+
|      |Instance           |Module             |Cells |
+------+-------------------+-------------------+------+
|1     |top                |                   |  1096|
|2     |  temp_sensor_inst |temp_senzor        |   299|
|3     |    i2c_master     |I2CModule          |   145|
|4     |  ssd_display_inst |SSD                |    93|
|5     |  D2A1             |ConvertorDecAsc__1 |     5|
|6     |  D2A2             |ConvertorDecAsc__2 |     5|
|7     |  D2A3             |ConvertorDecAsc__3 |     5|
|8     |  D2A4             |ConvertorDecAsc    |     5|
|9     |  uart16           |UART_16            |   404|
|10    |    UartX          |UART_tx            |   256|
|11    |    MPG2           |debouncer          |     4|
+------+-------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 691.988 ; gain = 481.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 691.988 ; gain = 171.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 691.988 ; gain = 481.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 23 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 34 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 691.988 ; gain = 481.758
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cosmin Gherman/Desktop/SSC_lab/SSC_proiect2/SSC_proiect2.runs/synth_1/top_module.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 691.988 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 17:35:57 2023...
