Oh no...

Cycle: 60
MARS instruction number: 61	Instruction: lui $1,1
Expected:	Register Write to Reg: 0x01 Val: 0x00010000
Got     :	Register Write to Reg: 0x01 Val: 0x00000001
Incorrect write

Cycle: 61
MARS instruction number: 62	Instruction: ori $1,$1,0
Expected:	Register Write to Reg: 0x01 Val: 0x00010000
Got     :	Register Write to Reg: 0x01 Val: 0x00000001
Incorrect write

Cycle: 62
MARS instruction number: 63	Instruction: add $16,$16,$1
Expected:	Register Write to Reg: 0x10 Val: 0x0001FFFF
Got     :	Register Write to Reg: 0x10 Val: 0x00010000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


