

================================================================
== Vitis HLS Report for 'read_input'
================================================================
* Date:           Sat Jun  8 17:58:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        merge_sort_double
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      523|      523|  5.230 us|  5.230 us|  523|  523|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- read    |      521|      521|        11|          1|          1|   512|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     170|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     170|    145|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_111_p2                  |         +|   0|  0|  13|          10|           1|
    |ap_block_state10_pp0_stage0_iter9   |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter10  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_254                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_326                    |       and|   0|  0|   2|           1|           1|
    |icmp_ln40_fu_105_p2                 |      icmp|   0|  0|  12|          10|          11|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  41|          28|          21|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |   9|          2|   10|         20|
    |gmem1_blk_n_AR           |   9|          2|    1|          2|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |i_fu_56                  |   9|          2|   10|         20|
    |left_stream_blk_n        |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |first_iter_0_reg_85               |   1|   0|    1|          0|
    |gmem1_addr_read_reg_150           |   8|   0|    8|          0|
    |i_fu_56                           |  10|   0|   10|          0|
    |icmp_ln40_reg_140                 |   1|   0|    1|          0|
    |input_read_reg_135                |  64|   0|   64|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |icmp_ln40_reg_140                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 170|  32|  107|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|m_axi_gmem1_AWVALID         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR          |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID            |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN           |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE          |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST         |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK          |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE         |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT          |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS           |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA           |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB           |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST           |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID             |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER           |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR          |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID            |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN           |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE          |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST         |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK          |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE         |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT          |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS           |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA           |   in|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST           |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID             |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RFIFONUM        |   in|   11|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER           |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP           |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP           |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID             |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER           |   in|    1|       m_axi|         gmem1|       pointer|
|left_stream_din             |  out|    8|     ap_fifo|   left_stream|       pointer|
|left_stream_num_data_valid  |   in|    3|     ap_fifo|   left_stream|       pointer|
|left_stream_fifo_cap        |   in|    3|     ap_fifo|   left_stream|       pointer|
|left_stream_full_n          |   in|    1|     ap_fifo|   left_stream|       pointer|
|left_stream_write           |  out|    1|     ap_fifo|   left_stream|       pointer|
|input_r                     |   in|   64|     ap_none|       input_r|        scalar|
+----------------------------+-----+-----+------------+--------------+--------------+

