  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.h' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul_tb.cpp' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=csr_vmul' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(5)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [HLS 211-200] Compiling source code csr_vmul.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code csr_vmul.cpp as test bench code with instrumentation
INFO: [HLS 211-200] Linking hardware code
INFO: [HLS 211-200] Transforming hardware bitcode
INFO: [HLS 211-200] Linking executable
INFO: [HLS 211-200] Computing HLS IR Information
INFO: [HLS 211-200] Determining source code dependencies
INFO: [SIM 211-200] Running executable
Test success :)
INFO: [SIM 211-200] Analyzing trace data
INFO: [SIM 211-208] Running Code Analyzer
WARNING: [HLS 211-200] Invalid pragma detected: Code Analyzer will not display the impact of 'unroll' (/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:49:1) as the loop has an unknown static trip count or contains a return/break statement
WARNING: [HLS 211-200] Invalid pragma detected: Code Analyzer will not display the impact of 'pipeline' (/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:43:1) as loop pipeline pragma is only valid if:
- All the subloops of the loop to be pipelined can be fully unrolled
- All the subloops are perfectly nested in the loop to be pipelined.
INFO: [SIM 211-210] Code Analyzer finished
INFO: [HLS 200-112] Total CPU user time: 3.01 seconds. Total CPU system time: 0.34 seconds. Total elapsed time: 3.35 seconds; peak allocated memory: 659.484 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 6s
