# Reading pref.tcl
# do Battleship_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio_3 {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:39:29 on Apr 18,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio_3" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv 
# -- Compiling module random
# 
# Top level modules:
# 	random
# End time: 17:39:29 on Apr 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio_3 {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio_3/random_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:39:29 on Apr 18,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio_3" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio_3/random_tb.sv 
# -- Compiling module random_tb
# 
# Top level modules:
# 	random_tb
# End time: 17:39:29 on Apr 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  random_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" random_tb 
# Start time: 17:39:29 on Apr 18,2024
# Loading sv_std.std
# Loading work.random_tb
# Loading work.random
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Valor aleatorio:
# rnd1: 6
# rnd2: 0
# rnd1: 5
# rnd2: 1
# rnd1: 2
# rnd2: 3
# rnd1: 4
# rnd2: 6
# rnd1: 0
# rnd2: 5
# rnd1: 1
# rnd2: 2
# rnd1: 3
# rnd2: 4
# rnd1: 6
# rnd2: 0
# rnd1: 5
# rnd2: 1
# rnd1: 2
# rnd2: 3
# rnd1: 4
# rnd2: 6
# rnd1: 0
# rnd2: 5
# rnd1: 1
# rnd2: 2
# rnd1: 3
# rnd2: 4
# rnd1: 6
# rnd2: 0
# rnd1: 5
# rnd2: 1
# rnd1: 2
# rnd2: 3
# rnd1: 4
# rnd2: 6
# rnd1: 0
# rnd2: 5
# rnd1: 1
# rnd2: 2
# Break key hit
# Break in Module random at C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv line 11
# End time: 17:39:50 on Apr 18,2024, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
