
BALANCE_BALL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e73c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008fc  0800e8f0  0800e8f0  0000f8f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f1ec  0800f1ec  000111e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f1ec  0800f1ec  000101ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f1f4  0800f1f4  000111e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f1f4  0800f1f4  000101f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f1f8  0800f1f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800f1fc  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000111e0  2**0
                  CONTENTS
 10 .bss          00026518  200001e0  200001e0  000111e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200266f8  200266f8  000111e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000111e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002a848  00000000  00000000  00011210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006a43  00000000  00000000  0003ba58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002440  00000000  00000000  000424a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001bf4  00000000  00000000  000448e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002d290  00000000  00000000  000464d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002f0c3  00000000  00000000  00073764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f677d  00000000  00000000  000a2827  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00198fa4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a880  00000000  00000000  00198fe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  001a3868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800e8d4 	.word	0x0800e8d4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	0800e8d4 	.word	0x0800e8d4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_ldivmod>:
 8000bc8:	b97b      	cbnz	r3, 8000bea <__aeabi_ldivmod+0x22>
 8000bca:	b972      	cbnz	r2, 8000bea <__aeabi_ldivmod+0x22>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bfbe      	ittt	lt
 8000bd0:	2000      	movlt	r0, #0
 8000bd2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000bd6:	e006      	blt.n	8000be6 <__aeabi_ldivmod+0x1e>
 8000bd8:	bf08      	it	eq
 8000bda:	2800      	cmpeq	r0, #0
 8000bdc:	bf1c      	itt	ne
 8000bde:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000be2:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000be6:	f000 b9d3 	b.w	8000f90 <__aeabi_idiv0>
 8000bea:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bee:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf2:	2900      	cmp	r1, #0
 8000bf4:	db09      	blt.n	8000c0a <__aeabi_ldivmod+0x42>
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	db1a      	blt.n	8000c30 <__aeabi_ldivmod+0x68>
 8000bfa:	f000 f84d 	bl	8000c98 <__udivmoddi4>
 8000bfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c06:	b004      	add	sp, #16
 8000c08:	4770      	bx	lr
 8000c0a:	4240      	negs	r0, r0
 8000c0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	db1b      	blt.n	8000c4c <__aeabi_ldivmod+0x84>
 8000c14:	f000 f840 	bl	8000c98 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4240      	negs	r0, r0
 8000c24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c28:	4252      	negs	r2, r2
 8000c2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c2e:	4770      	bx	lr
 8000c30:	4252      	negs	r2, r2
 8000c32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c36:	f000 f82f 	bl	8000c98 <__udivmoddi4>
 8000c3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c42:	b004      	add	sp, #16
 8000c44:	4240      	negs	r0, r0
 8000c46:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c4a:	4770      	bx	lr
 8000c4c:	4252      	negs	r2, r2
 8000c4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c52:	f000 f821 	bl	8000c98 <__udivmoddi4>
 8000c56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c5e:	b004      	add	sp, #16
 8000c60:	4252      	negs	r2, r2
 8000c62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c7c:	f000 b988 	b.w	8000f90 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	468e      	mov	lr, r1
 8000ca0:	4604      	mov	r4, r0
 8000ca2:	4688      	mov	r8, r1
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d14a      	bne.n	8000d3e <__udivmoddi4+0xa6>
 8000ca8:	428a      	cmp	r2, r1
 8000caa:	4617      	mov	r7, r2
 8000cac:	d962      	bls.n	8000d74 <__udivmoddi4+0xdc>
 8000cae:	fab2 f682 	clz	r6, r2
 8000cb2:	b14e      	cbz	r6, 8000cc8 <__udivmoddi4+0x30>
 8000cb4:	f1c6 0320 	rsb	r3, r6, #32
 8000cb8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cbc:	fa20 f303 	lsr.w	r3, r0, r3
 8000cc0:	40b7      	lsls	r7, r6
 8000cc2:	ea43 0808 	orr.w	r8, r3, r8
 8000cc6:	40b4      	lsls	r4, r6
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	fa1f fc87 	uxth.w	ip, r7
 8000cd0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cd4:	0c23      	lsrs	r3, r4, #16
 8000cd6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cda:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cde:	fb01 f20c 	mul.w	r2, r1, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d909      	bls.n	8000cfa <__udivmoddi4+0x62>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000cec:	f080 80ea 	bcs.w	8000ec4 <__udivmoddi4+0x22c>
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	f240 80e7 	bls.w	8000ec4 <__udivmoddi4+0x22c>
 8000cf6:	3902      	subs	r1, #2
 8000cf8:	443b      	add	r3, r7
 8000cfa:	1a9a      	subs	r2, r3, r2
 8000cfc:	b2a3      	uxth	r3, r4
 8000cfe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d02:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d0e:	459c      	cmp	ip, r3
 8000d10:	d909      	bls.n	8000d26 <__udivmoddi4+0x8e>
 8000d12:	18fb      	adds	r3, r7, r3
 8000d14:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d18:	f080 80d6 	bcs.w	8000ec8 <__udivmoddi4+0x230>
 8000d1c:	459c      	cmp	ip, r3
 8000d1e:	f240 80d3 	bls.w	8000ec8 <__udivmoddi4+0x230>
 8000d22:	443b      	add	r3, r7
 8000d24:	3802      	subs	r0, #2
 8000d26:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d2a:	eba3 030c 	sub.w	r3, r3, ip
 8000d2e:	2100      	movs	r1, #0
 8000d30:	b11d      	cbz	r5, 8000d3a <__udivmoddi4+0xa2>
 8000d32:	40f3      	lsrs	r3, r6
 8000d34:	2200      	movs	r2, #0
 8000d36:	e9c5 3200 	strd	r3, r2, [r5]
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d905      	bls.n	8000d4e <__udivmoddi4+0xb6>
 8000d42:	b10d      	cbz	r5, 8000d48 <__udivmoddi4+0xb0>
 8000d44:	e9c5 0100 	strd	r0, r1, [r5]
 8000d48:	2100      	movs	r1, #0
 8000d4a:	4608      	mov	r0, r1
 8000d4c:	e7f5      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000d4e:	fab3 f183 	clz	r1, r3
 8000d52:	2900      	cmp	r1, #0
 8000d54:	d146      	bne.n	8000de4 <__udivmoddi4+0x14c>
 8000d56:	4573      	cmp	r3, lr
 8000d58:	d302      	bcc.n	8000d60 <__udivmoddi4+0xc8>
 8000d5a:	4282      	cmp	r2, r0
 8000d5c:	f200 8105 	bhi.w	8000f6a <__udivmoddi4+0x2d2>
 8000d60:	1a84      	subs	r4, r0, r2
 8000d62:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d66:	2001      	movs	r0, #1
 8000d68:	4690      	mov	r8, r2
 8000d6a:	2d00      	cmp	r5, #0
 8000d6c:	d0e5      	beq.n	8000d3a <__udivmoddi4+0xa2>
 8000d6e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d72:	e7e2      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	f000 8090 	beq.w	8000e9a <__udivmoddi4+0x202>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	f040 80a4 	bne.w	8000ecc <__udivmoddi4+0x234>
 8000d84:	1a8a      	subs	r2, r1, r2
 8000d86:	0c03      	lsrs	r3, r0, #16
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	b280      	uxth	r0, r0
 8000d8e:	b2bc      	uxth	r4, r7
 8000d90:	2101      	movs	r1, #1
 8000d92:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d96:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d9e:	fb04 f20c 	mul.w	r2, r4, ip
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x11e>
 8000da6:	18fb      	adds	r3, r7, r3
 8000da8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000dac:	d202      	bcs.n	8000db4 <__udivmoddi4+0x11c>
 8000dae:	429a      	cmp	r2, r3
 8000db0:	f200 80e0 	bhi.w	8000f74 <__udivmoddi4+0x2dc>
 8000db4:	46c4      	mov	ip, r8
 8000db6:	1a9b      	subs	r3, r3, r2
 8000db8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dbc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000dc0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000dc4:	fb02 f404 	mul.w	r4, r2, r4
 8000dc8:	429c      	cmp	r4, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x144>
 8000dcc:	18fb      	adds	r3, r7, r3
 8000dce:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x142>
 8000dd4:	429c      	cmp	r4, r3
 8000dd6:	f200 80ca 	bhi.w	8000f6e <__udivmoddi4+0x2d6>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	1b1b      	subs	r3, r3, r4
 8000dde:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000de2:	e7a5      	b.n	8000d30 <__udivmoddi4+0x98>
 8000de4:	f1c1 0620 	rsb	r6, r1, #32
 8000de8:	408b      	lsls	r3, r1
 8000dea:	fa22 f706 	lsr.w	r7, r2, r6
 8000dee:	431f      	orrs	r7, r3
 8000df0:	fa0e f401 	lsl.w	r4, lr, r1
 8000df4:	fa20 f306 	lsr.w	r3, r0, r6
 8000df8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dfc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e00:	4323      	orrs	r3, r4
 8000e02:	fa00 f801 	lsl.w	r8, r0, r1
 8000e06:	fa1f fc87 	uxth.w	ip, r7
 8000e0a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e0e:	0c1c      	lsrs	r4, r3, #16
 8000e10:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e14:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e18:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e1c:	45a6      	cmp	lr, r4
 8000e1e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e22:	d909      	bls.n	8000e38 <__udivmoddi4+0x1a0>
 8000e24:	193c      	adds	r4, r7, r4
 8000e26:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000e2a:	f080 809c 	bcs.w	8000f66 <__udivmoddi4+0x2ce>
 8000e2e:	45a6      	cmp	lr, r4
 8000e30:	f240 8099 	bls.w	8000f66 <__udivmoddi4+0x2ce>
 8000e34:	3802      	subs	r0, #2
 8000e36:	443c      	add	r4, r7
 8000e38:	eba4 040e 	sub.w	r4, r4, lr
 8000e3c:	fa1f fe83 	uxth.w	lr, r3
 8000e40:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e44:	fb09 4413 	mls	r4, r9, r3, r4
 8000e48:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e4c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e50:	45a4      	cmp	ip, r4
 8000e52:	d908      	bls.n	8000e66 <__udivmoddi4+0x1ce>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e5a:	f080 8082 	bcs.w	8000f62 <__udivmoddi4+0x2ca>
 8000e5e:	45a4      	cmp	ip, r4
 8000e60:	d97f      	bls.n	8000f62 <__udivmoddi4+0x2ca>
 8000e62:	3b02      	subs	r3, #2
 8000e64:	443c      	add	r4, r7
 8000e66:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e6a:	eba4 040c 	sub.w	r4, r4, ip
 8000e6e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e72:	4564      	cmp	r4, ip
 8000e74:	4673      	mov	r3, lr
 8000e76:	46e1      	mov	r9, ip
 8000e78:	d362      	bcc.n	8000f40 <__udivmoddi4+0x2a8>
 8000e7a:	d05f      	beq.n	8000f3c <__udivmoddi4+0x2a4>
 8000e7c:	b15d      	cbz	r5, 8000e96 <__udivmoddi4+0x1fe>
 8000e7e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e82:	eb64 0409 	sbc.w	r4, r4, r9
 8000e86:	fa04 f606 	lsl.w	r6, r4, r6
 8000e8a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e8e:	431e      	orrs	r6, r3
 8000e90:	40cc      	lsrs	r4, r1
 8000e92:	e9c5 6400 	strd	r6, r4, [r5]
 8000e96:	2100      	movs	r1, #0
 8000e98:	e74f      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000e9a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e9e:	0c01      	lsrs	r1, r0, #16
 8000ea0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ea4:	b280      	uxth	r0, r0
 8000ea6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eaa:	463b      	mov	r3, r7
 8000eac:	4638      	mov	r0, r7
 8000eae:	463c      	mov	r4, r7
 8000eb0:	46b8      	mov	r8, r7
 8000eb2:	46be      	mov	lr, r7
 8000eb4:	2620      	movs	r6, #32
 8000eb6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eba:	eba2 0208 	sub.w	r2, r2, r8
 8000ebe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ec2:	e766      	b.n	8000d92 <__udivmoddi4+0xfa>
 8000ec4:	4601      	mov	r1, r0
 8000ec6:	e718      	b.n	8000cfa <__udivmoddi4+0x62>
 8000ec8:	4610      	mov	r0, r2
 8000eca:	e72c      	b.n	8000d26 <__udivmoddi4+0x8e>
 8000ecc:	f1c6 0220 	rsb	r2, r6, #32
 8000ed0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ed4:	40b7      	lsls	r7, r6
 8000ed6:	40b1      	lsls	r1, r6
 8000ed8:	fa20 f202 	lsr.w	r2, r0, r2
 8000edc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ee0:	430a      	orrs	r2, r1
 8000ee2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ee6:	b2bc      	uxth	r4, r7
 8000ee8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb08 f904 	mul.w	r9, r8, r4
 8000ef6:	40b0      	lsls	r0, r6
 8000ef8:	4589      	cmp	r9, r1
 8000efa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000efe:	b280      	uxth	r0, r0
 8000f00:	d93e      	bls.n	8000f80 <__udivmoddi4+0x2e8>
 8000f02:	1879      	adds	r1, r7, r1
 8000f04:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000f08:	d201      	bcs.n	8000f0e <__udivmoddi4+0x276>
 8000f0a:	4589      	cmp	r9, r1
 8000f0c:	d81f      	bhi.n	8000f4e <__udivmoddi4+0x2b6>
 8000f0e:	eba1 0109 	sub.w	r1, r1, r9
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fb09 f804 	mul.w	r8, r9, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	b292      	uxth	r2, r2
 8000f20:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f24:	4542      	cmp	r2, r8
 8000f26:	d229      	bcs.n	8000f7c <__udivmoddi4+0x2e4>
 8000f28:	18ba      	adds	r2, r7, r2
 8000f2a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f2e:	d2c4      	bcs.n	8000eba <__udivmoddi4+0x222>
 8000f30:	4542      	cmp	r2, r8
 8000f32:	d2c2      	bcs.n	8000eba <__udivmoddi4+0x222>
 8000f34:	f1a9 0102 	sub.w	r1, r9, #2
 8000f38:	443a      	add	r2, r7
 8000f3a:	e7be      	b.n	8000eba <__udivmoddi4+0x222>
 8000f3c:	45f0      	cmp	r8, lr
 8000f3e:	d29d      	bcs.n	8000e7c <__udivmoddi4+0x1e4>
 8000f40:	ebbe 0302 	subs.w	r3, lr, r2
 8000f44:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f48:	3801      	subs	r0, #1
 8000f4a:	46e1      	mov	r9, ip
 8000f4c:	e796      	b.n	8000e7c <__udivmoddi4+0x1e4>
 8000f4e:	eba7 0909 	sub.w	r9, r7, r9
 8000f52:	4449      	add	r1, r9
 8000f54:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f58:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f5c:	fb09 f804 	mul.w	r8, r9, r4
 8000f60:	e7db      	b.n	8000f1a <__udivmoddi4+0x282>
 8000f62:	4673      	mov	r3, lr
 8000f64:	e77f      	b.n	8000e66 <__udivmoddi4+0x1ce>
 8000f66:	4650      	mov	r0, sl
 8000f68:	e766      	b.n	8000e38 <__udivmoddi4+0x1a0>
 8000f6a:	4608      	mov	r0, r1
 8000f6c:	e6fd      	b.n	8000d6a <__udivmoddi4+0xd2>
 8000f6e:	443b      	add	r3, r7
 8000f70:	3a02      	subs	r2, #2
 8000f72:	e733      	b.n	8000ddc <__udivmoddi4+0x144>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	443b      	add	r3, r7
 8000f7a:	e71c      	b.n	8000db6 <__udivmoddi4+0x11e>
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	e79c      	b.n	8000eba <__udivmoddi4+0x222>
 8000f80:	eba1 0109 	sub.w	r1, r1, r9
 8000f84:	46c4      	mov	ip, r8
 8000f86:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8a:	fb09 f804 	mul.w	r8, r9, r4
 8000f8e:	e7c4      	b.n	8000f1a <__udivmoddi4+0x282>

08000f90 <__aeabi_idiv0>:
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	0000      	movs	r0, r0
	...

08000f98 <ball_set_speed>:
#include "ball_physics.h"

int16_t max_speed = 10;


void ball_set_speed(int16_t *speed_x,int16_t *speed_y){
 8000f98:	b5b0      	push	{r4, r5, r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]
	int dx = (int)(gyro_scaled_data_s.y) ;
 8000fa2:	4b75      	ldr	r3, [pc, #468]	@ (8001178 <ball_set_speed+0x1e0>)
 8000fa4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000fa8:	60fb      	str	r3, [r7, #12]
	int dy = (int)(gyro_scaled_data_s.x);
 8000faa:	4b73      	ldr	r3, [pc, #460]	@ (8001178 <ball_set_speed+0x1e0>)
 8000fac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fb0:	60bb      	str	r3, [r7, #8]

	if (abs(dx) < 2) dx=0;
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000fb8:	db04      	blt.n	8000fc4 <ball_set_speed+0x2c>
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	dc01      	bgt.n	8000fc4 <ball_set_speed+0x2c>
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	60fb      	str	r3, [r7, #12]
	if (abs(dy) < 2) dy=0;
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000fca:	db04      	blt.n	8000fd6 <ball_set_speed+0x3e>
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	dc01      	bgt.n	8000fd6 <ball_set_speed+0x3e>
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60bb      	str	r3, [r7, #8]

	if(dx==0){
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d115      	bne.n	8001008 <ball_set_speed+0x70>
		*speed_x*=0.99;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f7ff faae 	bl	8000544 <__aeabi_i2d>
 8000fe8:	a35f      	add	r3, pc, #380	@ (adr r3, 8001168 <ball_set_speed+0x1d0>)
 8000fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fee:	f7ff fb13 	bl	8000618 <__aeabi_dmul>
 8000ff2:	4602      	mov	r2, r0
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	4610      	mov	r0, r2
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	f7ff fdbd 	bl	8000b78 <__aeabi_d2iz>
 8000ffe:	4603      	mov	r3, r0
 8001000:	b21a      	sxth	r2, r3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	801a      	strh	r2, [r3, #0]
 8001006:	e01f      	b.n	8001048 <ball_set_speed+0xb0>
	}else{
		*speed_x -= 0.1*dx;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff fa98 	bl	8000544 <__aeabi_i2d>
 8001014:	4604      	mov	r4, r0
 8001016:	460d      	mov	r5, r1
 8001018:	68f8      	ldr	r0, [r7, #12]
 800101a:	f7ff fa93 	bl	8000544 <__aeabi_i2d>
 800101e:	a354      	add	r3, pc, #336	@ (adr r3, 8001170 <ball_set_speed+0x1d8>)
 8001020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001024:	f7ff faf8 	bl	8000618 <__aeabi_dmul>
 8001028:	4602      	mov	r2, r0
 800102a:	460b      	mov	r3, r1
 800102c:	4620      	mov	r0, r4
 800102e:	4629      	mov	r1, r5
 8001030:	f7ff f93a 	bl	80002a8 <__aeabi_dsub>
 8001034:	4602      	mov	r2, r0
 8001036:	460b      	mov	r3, r1
 8001038:	4610      	mov	r0, r2
 800103a:	4619      	mov	r1, r3
 800103c:	f7ff fd9c 	bl	8000b78 <__aeabi_d2iz>
 8001040:	4603      	mov	r3, r0
 8001042:	b21a      	sxth	r2, r3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	801a      	strh	r2, [r3, #0]
	}

	if(dy==0){
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d115      	bne.n	800107a <ball_set_speed+0xe2>
			*speed_y*=0.99;
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff fa75 	bl	8000544 <__aeabi_i2d>
 800105a:	a343      	add	r3, pc, #268	@ (adr r3, 8001168 <ball_set_speed+0x1d0>)
 800105c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001060:	f7ff fada 	bl	8000618 <__aeabi_dmul>
 8001064:	4602      	mov	r2, r0
 8001066:	460b      	mov	r3, r1
 8001068:	4610      	mov	r0, r2
 800106a:	4619      	mov	r1, r3
 800106c:	f7ff fd84 	bl	8000b78 <__aeabi_d2iz>
 8001070:	4603      	mov	r3, r0
 8001072:	b21a      	sxth	r2, r3
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	801a      	strh	r2, [r3, #0]
 8001078:	e01f      	b.n	80010ba <ball_set_speed+0x122>
		}
	else{
		*speed_y -=  0.1*dy;
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff fa5f 	bl	8000544 <__aeabi_i2d>
 8001086:	4604      	mov	r4, r0
 8001088:	460d      	mov	r5, r1
 800108a:	68b8      	ldr	r0, [r7, #8]
 800108c:	f7ff fa5a 	bl	8000544 <__aeabi_i2d>
 8001090:	a337      	add	r3, pc, #220	@ (adr r3, 8001170 <ball_set_speed+0x1d8>)
 8001092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001096:	f7ff fabf 	bl	8000618 <__aeabi_dmul>
 800109a:	4602      	mov	r2, r0
 800109c:	460b      	mov	r3, r1
 800109e:	4620      	mov	r0, r4
 80010a0:	4629      	mov	r1, r5
 80010a2:	f7ff f901 	bl	80002a8 <__aeabi_dsub>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4610      	mov	r0, r2
 80010ac:	4619      	mov	r1, r3
 80010ae:	f7ff fd63 	bl	8000b78 <__aeabi_d2iz>
 80010b2:	4603      	mov	r3, r0
 80010b4:	b21a      	sxth	r2, r3
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	801a      	strh	r2, [r3, #0]
	}


	if (*speed_x > max_speed) *speed_x = max_speed;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	f9b3 2000 	ldrsh.w	r2, [r3]
 80010c0:	4b2e      	ldr	r3, [pc, #184]	@ (800117c <ball_set_speed+0x1e4>)
 80010c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010c6:	429a      	cmp	r2, r3
 80010c8:	dd04      	ble.n	80010d4 <ball_set_speed+0x13c>
 80010ca:	4b2c      	ldr	r3, [pc, #176]	@ (800117c <ball_set_speed+0x1e4>)
 80010cc:	f9b3 2000 	ldrsh.w	r2, [r3]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	801a      	strh	r2, [r3, #0]
	if (*speed_x < -max_speed) *speed_x = -max_speed;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010da:	461a      	mov	r2, r3
 80010dc:	4b27      	ldr	r3, [pc, #156]	@ (800117c <ball_set_speed+0x1e4>)
 80010de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010e2:	425b      	negs	r3, r3
 80010e4:	429a      	cmp	r2, r3
 80010e6:	da08      	bge.n	80010fa <ball_set_speed+0x162>
 80010e8:	4b24      	ldr	r3, [pc, #144]	@ (800117c <ball_set_speed+0x1e4>)
 80010ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010ee:	b29b      	uxth	r3, r3
 80010f0:	425b      	negs	r3, r3
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	b21a      	sxth	r2, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	801a      	strh	r2, [r3, #0]

	if (*speed_y > max_speed) *speed_y = max_speed;
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001100:	4b1e      	ldr	r3, [pc, #120]	@ (800117c <ball_set_speed+0x1e4>)
 8001102:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001106:	429a      	cmp	r2, r3
 8001108:	dd04      	ble.n	8001114 <ball_set_speed+0x17c>
 800110a:	4b1c      	ldr	r3, [pc, #112]	@ (800117c <ball_set_speed+0x1e4>)
 800110c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	801a      	strh	r2, [r3, #0]
    if (*speed_y < -max_speed) *speed_y = -max_speed;
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	f9b3 3000 	ldrsh.w	r3, [r3]
 800111a:	461a      	mov	r2, r3
 800111c:	4b17      	ldr	r3, [pc, #92]	@ (800117c <ball_set_speed+0x1e4>)
 800111e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001122:	425b      	negs	r3, r3
 8001124:	429a      	cmp	r2, r3
 8001126:	da08      	bge.n	800113a <ball_set_speed+0x1a2>
 8001128:	4b14      	ldr	r3, [pc, #80]	@ (800117c <ball_set_speed+0x1e4>)
 800112a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800112e:	b29b      	uxth	r3, r3
 8001130:	425b      	negs	r3, r3
 8001132:	b29b      	uxth	r3, r3
 8001134:	b21a      	sxth	r2, r3
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	801a      	strh	r2, [r3, #0]

    lcd_change_ball_color( (uint16_t)(abs(*speed_x) ), (uint16_t)(abs(*speed_y) ) );
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001140:	2b00      	cmp	r3, #0
 8001142:	bfb8      	it	lt
 8001144:	425b      	neglt	r3, r3
 8001146:	b29a      	uxth	r2, r3
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800114e:	2b00      	cmp	r3, #0
 8001150:	bfb8      	it	lt
 8001152:	425b      	neglt	r3, r3
 8001154:	b29b      	uxth	r3, r3
 8001156:	4619      	mov	r1, r3
 8001158:	4610      	mov	r0, r2
 800115a:	f001 fd6d 	bl	8002c38 <lcd_change_ball_color>
}
 800115e:	bf00      	nop
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bdb0      	pop	{r4, r5, r7, pc}
 8001166:	bf00      	nop
 8001168:	7ae147ae 	.word	0x7ae147ae
 800116c:	3fefae14 	.word	0x3fefae14
 8001170:	9999999a 	.word	0x9999999a
 8001174:	3fb99999 	.word	0x3fb99999
 8001178:	20025edc 	.word	0x20025edc
 800117c:	20000000 	.word	0x20000000

08001180 <ball_move>:



void ball_move(int16_t *speed_x,int16_t *speed_y){
 8001180:	b580      	push	{r7, lr}
 8001182:	b08a      	sub	sp, #40	@ 0x28
 8001184:	af04      	add	r7, sp, #16
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
	 int next_x = player.x + *speed_x;
 800118a:	4b4c      	ldr	r3, [pc, #304]	@ (80012bc <ball_move+0x13c>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001194:	4413      	add	r3, r2
 8001196:	613b      	str	r3, [r7, #16]
	 int next_y = player.y + *speed_y;
 8001198:	4b48      	ldr	r3, [pc, #288]	@ (80012bc <ball_move+0x13c>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	683a      	ldr	r2, [r7, #0]
 800119e:	f9b2 2000 	ldrsh.w	r2, [r2]
 80011a2:	4413      	add	r3, r2
 80011a4:	60fb      	str	r3, [r7, #12]

	if(!check_inside_screen(next_x,next_y)){
 80011a6:	68f9      	ldr	r1, [r7, #12]
 80011a8:	6938      	ldr	r0, [r7, #16]
 80011aa:	f000 f8bf 	bl	800132c <check_inside_screen>
 80011ae:	4603      	mov	r3, r0
 80011b0:	f083 0301 	eor.w	r3, r3, #1
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d02a      	beq.n	8001210 <ball_move+0x90>
			*speed_x*=-0.75;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff f9bf 	bl	8000544 <__aeabi_i2d>
 80011c6:	f04f 0200 	mov.w	r2, #0
 80011ca:	4b3d      	ldr	r3, [pc, #244]	@ (80012c0 <ball_move+0x140>)
 80011cc:	f7ff fa24 	bl	8000618 <__aeabi_dmul>
 80011d0:	4602      	mov	r2, r0
 80011d2:	460b      	mov	r3, r1
 80011d4:	4610      	mov	r0, r2
 80011d6:	4619      	mov	r1, r3
 80011d8:	f7ff fcce 	bl	8000b78 <__aeabi_d2iz>
 80011dc:	4603      	mov	r3, r0
 80011de:	b21a      	sxth	r2, r3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	801a      	strh	r2, [r3, #0]
			*speed_y*=-0.75;
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff f9aa 	bl	8000544 <__aeabi_i2d>
 80011f0:	f04f 0200 	mov.w	r2, #0
 80011f4:	4b32      	ldr	r3, [pc, #200]	@ (80012c0 <ball_move+0x140>)
 80011f6:	f7ff fa0f 	bl	8000618 <__aeabi_dmul>
 80011fa:	4602      	mov	r2, r0
 80011fc:	460b      	mov	r3, r1
 80011fe:	4610      	mov	r0, r2
 8001200:	4619      	mov	r1, r3
 8001202:	f7ff fcb9 	bl	8000b78 <__aeabi_d2iz>
 8001206:	4603      	mov	r3, r0
 8001208:	b21a      	sxth	r2, r3
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	801a      	strh	r2, [r3, #0]
			return;
 800120e:	e051      	b.n	80012b4 <ball_move+0x134>
	}


	for (int i = 0; i < RECTS_AMOUNT; i++) {
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]
 8001214:	e040      	b.n	8001298 <ball_move+0x118>
		if (check_collision(rects[i],next_x,next_y)) {
 8001216:	492b      	ldr	r1, [pc, #172]	@ (80012c4 <ball_move+0x144>)
 8001218:	697a      	ldr	r2, [r7, #20]
 800121a:	4613      	mov	r3, r2
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	4413      	add	r3, r2
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	440b      	add	r3, r1
 8001224:	68fa      	ldr	r2, [r7, #12]
 8001226:	9202      	str	r2, [sp, #8]
 8001228:	693a      	ldr	r2, [r7, #16]
 800122a:	9201      	str	r2, [sp, #4]
 800122c:	691a      	ldr	r2, [r3, #16]
 800122e:	9200      	str	r2, [sp, #0]
 8001230:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001232:	f000 f849 	bl	80012c8 <check_collision>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d02a      	beq.n	8001292 <ball_move+0x112>
			*speed_x *= -0.75;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff f97e 	bl	8000544 <__aeabi_i2d>
 8001248:	f04f 0200 	mov.w	r2, #0
 800124c:	4b1c      	ldr	r3, [pc, #112]	@ (80012c0 <ball_move+0x140>)
 800124e:	f7ff f9e3 	bl	8000618 <__aeabi_dmul>
 8001252:	4602      	mov	r2, r0
 8001254:	460b      	mov	r3, r1
 8001256:	4610      	mov	r0, r2
 8001258:	4619      	mov	r1, r3
 800125a:	f7ff fc8d 	bl	8000b78 <__aeabi_d2iz>
 800125e:	4603      	mov	r3, r0
 8001260:	b21a      	sxth	r2, r3
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	801a      	strh	r2, [r3, #0]
			*speed_y *= -0.75;
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	f9b3 3000 	ldrsh.w	r3, [r3]
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff f969 	bl	8000544 <__aeabi_i2d>
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	4b12      	ldr	r3, [pc, #72]	@ (80012c0 <ball_move+0x140>)
 8001278:	f7ff f9ce 	bl	8000618 <__aeabi_dmul>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	4610      	mov	r0, r2
 8001282:	4619      	mov	r1, r3
 8001284:	f7ff fc78 	bl	8000b78 <__aeabi_d2iz>
 8001288:	4603      	mov	r3, r0
 800128a:	b21a      	sxth	r2, r3
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	801a      	strh	r2, [r3, #0]
			return;
 8001290:	e010      	b.n	80012b4 <ball_move+0x134>
	for (int i = 0; i < RECTS_AMOUNT; i++) {
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	3301      	adds	r3, #1
 8001296:	617b      	str	r3, [r7, #20]
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	2b09      	cmp	r3, #9
 800129c:	ddbb      	ble.n	8001216 <ball_move+0x96>
		}
	}

	lcd_update_circle(*speed_x, *speed_y, 0);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012a4:	4618      	mov	r0, r3
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012ac:	2200      	movs	r2, #0
 80012ae:	4619      	mov	r1, r3
 80012b0:	f001 fa22 	bl	80026f8 <lcd_update_circle>
}
 80012b4:	3718      	adds	r7, #24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20025bc4 	.word	0x20025bc4
 80012c0:	bfe80000 	.word	0xbfe80000
 80012c4:	20025afc 	.word	0x20025afc

080012c8 <check_collision>:



bool check_collision(Rectangle rec, int next_x, int next_y){
 80012c8:	b084      	sub	sp, #16
 80012ca:	b490      	push	{r4, r7}
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	f107 0408 	add.w	r4, r7, #8
 80012d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	 if ((next_x < rec.x + rec.width + player.r) &&
 80012d6:	68ba      	ldr	r2, [r7, #8]
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	441a      	add	r2, r3
 80012dc:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <check_collision+0x60>)
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	4413      	add	r3, r2
 80012e2:	69fa      	ldr	r2, [r7, #28]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	da18      	bge.n	800131a <check_collision+0x52>
		              (next_x > rec.x - player.r) &&
 80012e8:	68ba      	ldr	r2, [r7, #8]
 80012ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001328 <check_collision+0x60>)
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	1ad3      	subs	r3, r2, r3
	 if ((next_x < rec.x + rec.width + player.r) &&
 80012f0:	69fa      	ldr	r2, [r7, #28]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	dd11      	ble.n	800131a <check_collision+0x52>
		              (next_y > rec.y - player.r) &&
 80012f6:	68fa      	ldr	r2, [r7, #12]
 80012f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001328 <check_collision+0x60>)
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	1ad3      	subs	r3, r2, r3
		              (next_x > rec.x - player.r) &&
 80012fe:	6a3a      	ldr	r2, [r7, #32]
 8001300:	429a      	cmp	r2, r3
 8001302:	dd0a      	ble.n	800131a <check_collision+0x52>
		              (next_y < rec.y + rec.height + player.r))return true;
 8001304:	68fa      	ldr	r2, [r7, #12]
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	441a      	add	r2, r3
 800130a:	4b07      	ldr	r3, [pc, #28]	@ (8001328 <check_collision+0x60>)
 800130c:	689b      	ldr	r3, [r3, #8]
 800130e:	4413      	add	r3, r2
		              (next_y > rec.y - player.r) &&
 8001310:	6a3a      	ldr	r2, [r7, #32]
 8001312:	429a      	cmp	r2, r3
 8001314:	da01      	bge.n	800131a <check_collision+0x52>
		              (next_y < rec.y + rec.height + player.r))return true;
 8001316:	2301      	movs	r3, #1
 8001318:	e000      	b.n	800131c <check_collision+0x54>
	return false;
 800131a:	2300      	movs	r3, #0
}
 800131c:	4618      	mov	r0, r3
 800131e:	46bd      	mov	sp, r7
 8001320:	bc90      	pop	{r4, r7}
 8001322:	b004      	add	sp, #16
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	20025bc4 	.word	0x20025bc4

0800132c <check_inside_screen>:


bool check_inside_screen(int next_x, int next_y){
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	6039      	str	r1, [r7, #0]
	  if (next_x - player.r <= 0 || next_x + player.r >= LCD_WIDTH || next_y - player.r <= 0 || next_y + player.r >= LCD_HEIGHT) {
 8001336:	4b11      	ldr	r3, [pc, #68]	@ (800137c <check_inside_screen+0x50>)
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	1ad3      	subs	r3, r2, r3
 800133e:	2b00      	cmp	r3, #0
 8001340:	dd12      	ble.n	8001368 <check_inside_screen+0x3c>
 8001342:	4b0e      	ldr	r3, [pc, #56]	@ (800137c <check_inside_screen+0x50>)
 8001344:	689a      	ldr	r2, [r3, #8]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4413      	add	r3, r2
 800134a:	2bef      	cmp	r3, #239	@ 0xef
 800134c:	dc0c      	bgt.n	8001368 <check_inside_screen+0x3c>
 800134e:	4b0b      	ldr	r3, [pc, #44]	@ (800137c <check_inside_screen+0x50>)
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	683a      	ldr	r2, [r7, #0]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	2b00      	cmp	r3, #0
 8001358:	dd06      	ble.n	8001368 <check_inside_screen+0x3c>
 800135a:	4b08      	ldr	r3, [pc, #32]	@ (800137c <check_inside_screen+0x50>)
 800135c:	689a      	ldr	r2, [r3, #8]
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	4413      	add	r3, r2
 8001362:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001366:	db01      	blt.n	800136c <check_inside_screen+0x40>
		   return false;
 8001368:	2300      	movs	r3, #0
 800136a:	e000      	b.n	800136e <check_inside_screen+0x42>
		}
	return true;
 800136c:	2301      	movs	r3, #1
}
 800136e:	4618      	mov	r0, r3
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	20025bc4 	.word	0x20025bc4

08001380 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001384:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <MX_CRC_Init+0x20>)
 8001386:	4a07      	ldr	r2, [pc, #28]	@ (80013a4 <MX_CRC_Init+0x24>)
 8001388:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800138a:	4805      	ldr	r0, [pc, #20]	@ (80013a0 <MX_CRC_Init+0x20>)
 800138c:	f002 ff34 	bl	80041f8 <HAL_CRC_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8001396:	f002 f9f5 	bl	8003784 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	200001fc 	.word	0x200001fc
 80013a4:	40023000 	.word	0x40023000

080013a8 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b085      	sub	sp, #20
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a0b      	ldr	r2, [pc, #44]	@ (80013e4 <HAL_CRC_MspInit+0x3c>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d10d      	bne.n	80013d6 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	4b0a      	ldr	r3, [pc, #40]	@ (80013e8 <HAL_CRC_MspInit+0x40>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c2:	4a09      	ldr	r2, [pc, #36]	@ (80013e8 <HAL_CRC_MspInit+0x40>)
 80013c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ca:	4b07      	ldr	r3, [pc, #28]	@ (80013e8 <HAL_CRC_MspInit+0x40>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013d2:	60fb      	str	r3, [r7, #12]
 80013d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80013d6:	bf00      	nop
 80013d8:	3714      	adds	r7, #20
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40023000 	.word	0x40023000
 80013e8:	40023800 	.word	0x40023800

080013ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	607b      	str	r3, [r7, #4]
 80013f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001428 <MX_DMA_Init+0x3c>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fa:	4a0b      	ldr	r2, [pc, #44]	@ (8001428 <MX_DMA_Init+0x3c>)
 80013fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001400:	6313      	str	r3, [r2, #48]	@ 0x30
 8001402:	4b09      	ldr	r3, [pc, #36]	@ (8001428 <MX_DMA_Init+0x3c>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001406:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 800140e:	2200      	movs	r2, #0
 8001410:	2105      	movs	r1, #5
 8001412:	203c      	movs	r0, #60	@ 0x3c
 8001414:	f002 fec6 	bl	80041a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001418:	203c      	movs	r0, #60	@ 0x3c
 800141a:	f002 fedf 	bl	80041dc <HAL_NVIC_EnableIRQ>

}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40023800 	.word	0x40023800

0800142c <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001430:	4b15      	ldr	r3, [pc, #84]	@ (8001488 <MX_DMA2D_Init+0x5c>)
 8001432:	4a16      	ldr	r2, [pc, #88]	@ (800148c <MX_DMA2D_Init+0x60>)
 8001434:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8001436:	4b14      	ldr	r3, [pc, #80]	@ (8001488 <MX_DMA2D_Init+0x5c>)
 8001438:	2200      	movs	r2, #0
 800143a:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 800143c:	4b12      	ldr	r3, [pc, #72]	@ (8001488 <MX_DMA2D_Init+0x5c>)
 800143e:	2200      	movs	r2, #0
 8001440:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8001442:	4b11      	ldr	r3, [pc, #68]	@ (8001488 <MX_DMA2D_Init+0x5c>)
 8001444:	2200      	movs	r2, #0
 8001446:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001448:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <MX_DMA2D_Init+0x5c>)
 800144a:	2200      	movs	r2, #0
 800144c:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800144e:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <MX_DMA2D_Init+0x5c>)
 8001450:	2200      	movs	r2, #0
 8001452:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001454:	4b0c      	ldr	r3, [pc, #48]	@ (8001488 <MX_DMA2D_Init+0x5c>)
 8001456:	2200      	movs	r2, #0
 8001458:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800145a:	4b0b      	ldr	r3, [pc, #44]	@ (8001488 <MX_DMA2D_Init+0x5c>)
 800145c:	2200      	movs	r2, #0
 800145e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001460:	4809      	ldr	r0, [pc, #36]	@ (8001488 <MX_DMA2D_Init+0x5c>)
 8001462:	f003 fa55 	bl	8004910 <HAL_DMA2D_Init>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 800146c:	f002 f98a 	bl	8003784 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001470:	2101      	movs	r1, #1
 8001472:	4805      	ldr	r0, [pc, #20]	@ (8001488 <MX_DMA2D_Init+0x5c>)
 8001474:	f003 fba6 	bl	8004bc4 <HAL_DMA2D_ConfigLayer>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800147e:	f002 f981 	bl	8003784 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000204 	.word	0x20000204
 800148c:	4002b000 	.word	0x4002b000

08001490 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a0e      	ldr	r2, [pc, #56]	@ (80014d8 <HAL_DMA2D_MspInit+0x48>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d115      	bne.n	80014ce <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	60fb      	str	r3, [r7, #12]
 80014a6:	4b0d      	ldr	r3, [pc, #52]	@ (80014dc <HAL_DMA2D_MspInit+0x4c>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	4a0c      	ldr	r2, [pc, #48]	@ (80014dc <HAL_DMA2D_MspInit+0x4c>)
 80014ac:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80014b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b2:	4b0a      	ldr	r3, [pc, #40]	@ (80014dc <HAL_DMA2D_MspInit+0x4c>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 80014be:	2200      	movs	r2, #0
 80014c0:	2105      	movs	r1, #5
 80014c2:	205a      	movs	r0, #90	@ 0x5a
 80014c4:	f002 fe6e 	bl	80041a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80014c8:	205a      	movs	r0, #90	@ 0x5a
 80014ca:	f002 fe87 	bl	80041dc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 80014ce:	bf00      	nop
 80014d0:	3710      	adds	r7, #16
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	4002b000 	.word	0x4002b000
 80014dc:	40023800 	.word	0x40023800

080014e0 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b088      	sub	sp, #32
 80014e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80014e6:	1d3b      	adds	r3, r7, #4
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]
 80014f2:	611a      	str	r2, [r3, #16]
 80014f4:	615a      	str	r2, [r3, #20]
 80014f6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80014f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001578 <MX_FMC_Init+0x98>)
 80014fa:	4a20      	ldr	r2, [pc, #128]	@ (800157c <MX_FMC_Init+0x9c>)
 80014fc:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 80014fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001578 <MX_FMC_Init+0x98>)
 8001500:	2201      	movs	r2, #1
 8001502:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001504:	4b1c      	ldr	r3, [pc, #112]	@ (8001578 <MX_FMC_Init+0x98>)
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800150a:	4b1b      	ldr	r3, [pc, #108]	@ (8001578 <MX_FMC_Init+0x98>)
 800150c:	2204      	movs	r2, #4
 800150e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001510:	4b19      	ldr	r3, [pc, #100]	@ (8001578 <MX_FMC_Init+0x98>)
 8001512:	2210      	movs	r2, #16
 8001514:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001516:	4b18      	ldr	r3, [pc, #96]	@ (8001578 <MX_FMC_Init+0x98>)
 8001518:	2240      	movs	r2, #64	@ 0x40
 800151a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 800151c:	4b16      	ldr	r3, [pc, #88]	@ (8001578 <MX_FMC_Init+0x98>)
 800151e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001522:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001524:	4b14      	ldr	r3, [pc, #80]	@ (8001578 <MX_FMC_Init+0x98>)
 8001526:	2200      	movs	r2, #0
 8001528:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800152a:	4b13      	ldr	r3, [pc, #76]	@ (8001578 <MX_FMC_Init+0x98>)
 800152c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001530:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8001532:	4b11      	ldr	r3, [pc, #68]	@ (8001578 <MX_FMC_Init+0x98>)
 8001534:	2200      	movs	r2, #0
 8001536:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8001538:	4b0f      	ldr	r3, [pc, #60]	@ (8001578 <MX_FMC_Init+0x98>)
 800153a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800153e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001540:	2302      	movs	r3, #2
 8001542:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001544:	2307      	movs	r3, #7
 8001546:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001548:	2304      	movs	r3, #4
 800154a:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 800154c:	2307      	movs	r3, #7
 800154e:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001550:	2303      	movs	r3, #3
 8001552:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001554:	2302      	movs	r3, #2
 8001556:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001558:	2302      	movs	r3, #2
 800155a:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800155c:	1d3b      	adds	r3, r7, #4
 800155e:	4619      	mov	r1, r3
 8001560:	4805      	ldr	r0, [pc, #20]	@ (8001578 <MX_FMC_Init+0x98>)
 8001562:	f006 ff11 	bl	8008388 <HAL_SDRAM_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 800156c:	f002 f90a 	bl	8003784 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001570:	bf00      	nop
 8001572:	3720      	adds	r7, #32
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	20000244 	.word	0x20000244
 800157c:	a0000140 	.word	0xa0000140

08001580 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001580:	b580      	push	{r7, lr}
 8001582:	b086      	sub	sp, #24
 8001584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001586:	1d3b      	adds	r3, r7, #4
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
 800158e:	609a      	str	r2, [r3, #8]
 8001590:	60da      	str	r2, [r3, #12]
 8001592:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001594:	4b3b      	ldr	r3, [pc, #236]	@ (8001684 <HAL_FMC_MspInit+0x104>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d16f      	bne.n	800167c <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 800159c:	4b39      	ldr	r3, [pc, #228]	@ (8001684 <HAL_FMC_MspInit+0x104>)
 800159e:	2201      	movs	r2, #1
 80015a0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80015a2:	2300      	movs	r3, #0
 80015a4:	603b      	str	r3, [r7, #0]
 80015a6:	4b38      	ldr	r3, [pc, #224]	@ (8001688 <HAL_FMC_MspInit+0x108>)
 80015a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015aa:	4a37      	ldr	r2, [pc, #220]	@ (8001688 <HAL_FMC_MspInit+0x108>)
 80015ac:	f043 0301 	orr.w	r3, r3, #1
 80015b0:	6393      	str	r3, [r2, #56]	@ 0x38
 80015b2:	4b35      	ldr	r3, [pc, #212]	@ (8001688 <HAL_FMC_MspInit+0x108>)
 80015b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015b6:	f003 0301 	and.w	r3, r3, #1
 80015ba:	603b      	str	r3, [r7, #0]
 80015bc:	683b      	ldr	r3, [r7, #0]
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80015be:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80015c2:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c4:	2302      	movs	r3, #2
 80015c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015cc:	2303      	movs	r3, #3
 80015ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80015d0:	230c      	movs	r3, #12
 80015d2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80015d4:	1d3b      	adds	r3, r7, #4
 80015d6:	4619      	mov	r1, r3
 80015d8:	482c      	ldr	r0, [pc, #176]	@ (800168c <HAL_FMC_MspInit+0x10c>)
 80015da:	f003 fb85 	bl	8004ce8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 80015de:	2301      	movs	r3, #1
 80015e0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e2:	2302      	movs	r3, #2
 80015e4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e6:	2300      	movs	r3, #0
 80015e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ea:	2303      	movs	r3, #3
 80015ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80015ee:	230c      	movs	r3, #12
 80015f0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	4619      	mov	r1, r3
 80015f6:	4826      	ldr	r0, [pc, #152]	@ (8001690 <HAL_FMC_MspInit+0x110>)
 80015f8:	f003 fb76 	bl	8004ce8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 80015fc:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001600:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001602:	2302      	movs	r3, #2
 8001604:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2300      	movs	r3, #0
 8001608:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800160a:	2303      	movs	r3, #3
 800160c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800160e:	230c      	movs	r3, #12
 8001610:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001612:	1d3b      	adds	r3, r7, #4
 8001614:	4619      	mov	r1, r3
 8001616:	481f      	ldr	r0, [pc, #124]	@ (8001694 <HAL_FMC_MspInit+0x114>)
 8001618:	f003 fb66 	bl	8004ce8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 800161c:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001620:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001622:	2302      	movs	r3, #2
 8001624:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162a:	2303      	movs	r3, #3
 800162c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800162e:	230c      	movs	r3, #12
 8001630:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001632:	1d3b      	adds	r3, r7, #4
 8001634:	4619      	mov	r1, r3
 8001636:	4818      	ldr	r0, [pc, #96]	@ (8001698 <HAL_FMC_MspInit+0x118>)
 8001638:	f003 fb56 	bl	8004ce8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 800163c:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001640:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001642:	2302      	movs	r3, #2
 8001644:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	2300      	movs	r3, #0
 8001648:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164a:	2303      	movs	r3, #3
 800164c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800164e:	230c      	movs	r3, #12
 8001650:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001652:	1d3b      	adds	r3, r7, #4
 8001654:	4619      	mov	r1, r3
 8001656:	4811      	ldr	r0, [pc, #68]	@ (800169c <HAL_FMC_MspInit+0x11c>)
 8001658:	f003 fb46 	bl	8004ce8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 800165c:	2360      	movs	r3, #96	@ 0x60
 800165e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001660:	2302      	movs	r3, #2
 8001662:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001664:	2300      	movs	r3, #0
 8001666:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001668:	2303      	movs	r3, #3
 800166a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800166c:	230c      	movs	r3, #12
 800166e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001670:	1d3b      	adds	r3, r7, #4
 8001672:	4619      	mov	r1, r3
 8001674:	480a      	ldr	r0, [pc, #40]	@ (80016a0 <HAL_FMC_MspInit+0x120>)
 8001676:	f003 fb37 	bl	8004ce8 <HAL_GPIO_Init>
 800167a:	e000      	b.n	800167e <HAL_FMC_MspInit+0xfe>
    return;
 800167c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800167e:	3718      	adds	r7, #24
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	20000278 	.word	0x20000278
 8001688:	40023800 	.word	0x40023800
 800168c:	40021400 	.word	0x40021400
 8001690:	40020800 	.word	0x40020800
 8001694:	40021800 	.word	0x40021800
 8001698:	40021000 	.word	0x40021000
 800169c:	40020c00 	.word	0x40020c00
 80016a0:	40020400 	.word	0x40020400

080016a4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80016ac:	f7ff ff68 	bl	8001580 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80016b0:	bf00      	nop
 80016b2:	3708      	adds	r7, #8
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b08e      	sub	sp, #56	@ 0x38
 80016bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	605a      	str	r2, [r3, #4]
 80016c8:	609a      	str	r2, [r3, #8]
 80016ca:	60da      	str	r2, [r3, #12]
 80016cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	623b      	str	r3, [r7, #32]
 80016d2:	4b88      	ldr	r3, [pc, #544]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d6:	4a87      	ldr	r2, [pc, #540]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 80016d8:	f043 0304 	orr.w	r3, r3, #4
 80016dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016de:	4b85      	ldr	r3, [pc, #532]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e2:	f003 0304 	and.w	r3, r3, #4
 80016e6:	623b      	str	r3, [r7, #32]
 80016e8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	61fb      	str	r3, [r7, #28]
 80016ee:	4b81      	ldr	r3, [pc, #516]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f2:	4a80      	ldr	r2, [pc, #512]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 80016f4:	f043 0320 	orr.w	r3, r3, #32
 80016f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016fa:	4b7e      	ldr	r3, [pc, #504]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fe:	f003 0320 	and.w	r3, r3, #32
 8001702:	61fb      	str	r3, [r7, #28]
 8001704:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	61bb      	str	r3, [r7, #24]
 800170a:	4b7a      	ldr	r3, [pc, #488]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170e:	4a79      	ldr	r2, [pc, #484]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 8001710:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001714:	6313      	str	r3, [r2, #48]	@ 0x30
 8001716:	4b77      	ldr	r3, [pc, #476]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800171e:	61bb      	str	r3, [r7, #24]
 8001720:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	617b      	str	r3, [r7, #20]
 8001726:	4b73      	ldr	r3, [pc, #460]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172a:	4a72      	ldr	r2, [pc, #456]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 800172c:	f043 0301 	orr.w	r3, r3, #1
 8001730:	6313      	str	r3, [r2, #48]	@ 0x30
 8001732:	4b70      	ldr	r3, [pc, #448]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	617b      	str	r3, [r7, #20]
 800173c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	613b      	str	r3, [r7, #16]
 8001742:	4b6c      	ldr	r3, [pc, #432]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001746:	4a6b      	ldr	r2, [pc, #428]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 8001748:	f043 0302 	orr.w	r3, r3, #2
 800174c:	6313      	str	r3, [r2, #48]	@ 0x30
 800174e:	4b69      	ldr	r3, [pc, #420]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	613b      	str	r3, [r7, #16]
 8001758:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800175a:	2300      	movs	r3, #0
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	4b65      	ldr	r3, [pc, #404]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001762:	4a64      	ldr	r2, [pc, #400]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 8001764:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001768:	6313      	str	r3, [r2, #48]	@ 0x30
 800176a:	4b62      	ldr	r3, [pc, #392]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001776:	2300      	movs	r3, #0
 8001778:	60bb      	str	r3, [r7, #8]
 800177a:	4b5e      	ldr	r3, [pc, #376]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177e:	4a5d      	ldr	r2, [pc, #372]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 8001780:	f043 0310 	orr.w	r3, r3, #16
 8001784:	6313      	str	r3, [r2, #48]	@ 0x30
 8001786:	4b5b      	ldr	r3, [pc, #364]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178a:	f003 0310 	and.w	r3, r3, #16
 800178e:	60bb      	str	r3, [r7, #8]
 8001790:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	607b      	str	r3, [r7, #4]
 8001796:	4b57      	ldr	r3, [pc, #348]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179a:	4a56      	ldr	r2, [pc, #344]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 800179c:	f043 0308 	orr.w	r3, r3, #8
 80017a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a2:	4b54      	ldr	r3, [pc, #336]	@ (80018f4 <MX_GPIO_Init+0x23c>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a6:	f003 0308 	and.w	r3, r3, #8
 80017aa:	607b      	str	r3, [r7, #4]
 80017ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 80017ae:	2200      	movs	r2, #0
 80017b0:	2116      	movs	r1, #22
 80017b2:	4851      	ldr	r0, [pc, #324]	@ (80018f8 <MX_GPIO_Init+0x240>)
 80017b4:	f003 fc5c 	bl	8005070 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 80017b8:	2200      	movs	r2, #0
 80017ba:	2180      	movs	r1, #128	@ 0x80
 80017bc:	484f      	ldr	r0, [pc, #316]	@ (80018fc <MX_GPIO_Init+0x244>)
 80017be:	f003 fc57 	bl	8005070 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 80017c2:	2200      	movs	r2, #0
 80017c4:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80017c8:	484d      	ldr	r0, [pc, #308]	@ (8001900 <MX_GPIO_Init+0x248>)
 80017ca:	f003 fc51 	bl	8005070 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80017ce:	2200      	movs	r2, #0
 80017d0:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 80017d4:	484b      	ldr	r0, [pc, #300]	@ (8001904 <MX_GPIO_Init+0x24c>)
 80017d6:	f003 fc4b 	bl	8005070 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : NCS_MEMS_SPI_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin;
 80017da:	2302      	movs	r3, #2
 80017dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017de:	2301      	movs	r3, #1
 80017e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017e2:	2301      	movs	r3, #1
 80017e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e6:	2300      	movs	r3, #0
 80017e8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(NCS_MEMS_SPI_GPIO_Port, &GPIO_InitStruct);
 80017ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ee:	4619      	mov	r1, r3
 80017f0:	4841      	ldr	r0, [pc, #260]	@ (80018f8 <MX_GPIO_Init+0x240>)
 80017f2:	f003 fa79 	bl	8004ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = CSX_Pin|OTG_FS_PSO_Pin;
 80017f6:	2314      	movs	r3, #20
 80017f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017fa:	2301      	movs	r3, #1
 80017fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001802:	2300      	movs	r3, #0
 8001804:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001806:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800180a:	4619      	mov	r1, r3
 800180c:	483a      	ldr	r0, [pc, #232]	@ (80018f8 <MX_GPIO_Init+0x240>)
 800180e:	f003 fa6b 	bl	8004ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B2_Pin */
  GPIO_InitStruct.Pin = B2_Pin;
 8001812:	2301      	movs	r3, #1
 8001814:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001816:	2300      	movs	r3, #0
 8001818:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(B2_GPIO_Port, &GPIO_InitStruct);
 800181e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001822:	4619      	mov	r1, r3
 8001824:	4835      	ldr	r0, [pc, #212]	@ (80018fc <MX_GPIO_Init+0x244>)
 8001826:	f003 fa5f 	bl	8004ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 800182a:	f248 0306 	movw	r3, #32774	@ 0x8006
 800182e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001830:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001834:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001836:	2300      	movs	r3, #0
 8001838:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800183a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800183e:	4619      	mov	r1, r3
 8001840:	482e      	ldr	r0, [pc, #184]	@ (80018fc <MX_GPIO_Init+0x244>)
 8001842:	f003 fa51 	bl	8004ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8001846:	2380      	movs	r3, #128	@ 0x80
 8001848:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184a:	2301      	movs	r3, #1
 800184c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184e:	2300      	movs	r3, #0
 8001850:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001852:	2300      	movs	r3, #0
 8001854:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8001856:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800185a:	4619      	mov	r1, r3
 800185c:	4827      	ldr	r0, [pc, #156]	@ (80018fc <MX_GPIO_Init+0x244>)
 800185e:	f003 fa43 	bl	8004ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001862:	2320      	movs	r3, #32
 8001864:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001866:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800186a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186c:	2300      	movs	r3, #0
 800186e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001870:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001874:	4619      	mov	r1, r3
 8001876:	4820      	ldr	r0, [pc, #128]	@ (80018f8 <MX_GPIO_Init+0x240>)
 8001878:	f003 fa36 	bl	8004ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800187c:	2304      	movs	r3, #4
 800187e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001880:	2300      	movs	r3, #0
 8001882:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001884:	2300      	movs	r3, #0
 8001886:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001888:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800188c:	4619      	mov	r1, r3
 800188e:	481e      	ldr	r0, [pc, #120]	@ (8001908 <MX_GPIO_Init+0x250>)
 8001890:	f003 fa2a 	bl	8004ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8001894:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001898:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800189a:	2300      	movs	r3, #0
 800189c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 80018a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018a6:	4619      	mov	r1, r3
 80018a8:	4815      	ldr	r0, [pc, #84]	@ (8001900 <MX_GPIO_Init+0x248>)
 80018aa:	f003 fa1d 	bl	8004ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 80018ae:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80018b2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b4:	2301      	movs	r3, #1
 80018b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b8:	2300      	movs	r3, #0
 80018ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018bc:	2300      	movs	r3, #0
 80018be:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018c4:	4619      	mov	r1, r3
 80018c6:	480e      	ldr	r0, [pc, #56]	@ (8001900 <MX_GPIO_Init+0x248>)
 80018c8:	f003 fa0e 	bl	8004ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 80018cc:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80018d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d2:	2301      	movs	r3, #1
 80018d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018da:	2300      	movs	r3, #0
 80018dc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80018de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018e2:	4619      	mov	r1, r3
 80018e4:	4807      	ldr	r0, [pc, #28]	@ (8001904 <MX_GPIO_Init+0x24c>)
 80018e6:	f003 f9ff 	bl	8004ce8 <HAL_GPIO_Init>

}
 80018ea:	bf00      	nop
 80018ec:	3738      	adds	r7, #56	@ 0x38
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40023800 	.word	0x40023800
 80018f8:	40020800 	.word	0x40020800
 80018fc:	40020000 	.word	0x40020000
 8001900:	40020c00 	.word	0x40020c00
 8001904:	40021800 	.word	0x40021800
 8001908:	40020400 	.word	0x40020400

0800190c <_write>:
static int16_t x_data[MOVING_AVERAGE_WINDOW];
static int16_t y_data[MOVING_AVERAGE_WINDOW];
static int16_t z_data[MOVING_AVERAGE_WINDOW];
static uint8_t data_index = 0;

ssize_t _write(int file, const char *data, size_t len) {
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) data, len, HAL_MAX_DELAY); // Wysyanie danych przez UART
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	b29a      	uxth	r2, r3
 800191c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001920:	68b9      	ldr	r1, [r7, #8]
 8001922:	4804      	ldr	r0, [pc, #16]	@ (8001934 <_write+0x28>)
 8001924:	f008 f972 	bl	8009c0c <HAL_UART_Transmit>
	return len;
 8001928:	687b      	ldr	r3, [r7, #4]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	20026094 	.word	0x20026094

08001938 <gyro_init>:

void gyro_init(void) {
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
	uint8_t configData[2] = { CTRL_REG1, 0x0F }; // PD=1, Zen=1, Yen=1, Xen=1;
 800193e:	f44f 6372 	mov.w	r3, #3872	@ 0xf20
 8001942:	80bb      	strh	r3, [r7, #4]

	while (!spi5_acquire())
 8001944:	bf00      	nop
 8001946:	f001 ff23 	bl	8003790 <spi5_acquire>
 800194a:	4603      	mov	r3, r0
 800194c:	f083 0301 	eor.w	r3, r3, #1
 8001950:	b2db      	uxtb	r3, r3
 8001952:	2b00      	cmp	r3, #0
 8001954:	d116      	bne.n	8001984 <gyro_init+0x4c>
		return;

	GYRO_CS_LOW();
 8001956:	2200      	movs	r2, #0
 8001958:	2102      	movs	r1, #2
 800195a:	480c      	ldr	r0, [pc, #48]	@ (800198c <gyro_init+0x54>)
 800195c:	f003 fb88 	bl	8005070 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, configData, 2, 100);
 8001960:	1d39      	adds	r1, r7, #4
 8001962:	2364      	movs	r3, #100	@ 0x64
 8001964:	2202      	movs	r2, #2
 8001966:	480a      	ldr	r0, [pc, #40]	@ (8001990 <gyro_init+0x58>)
 8001968:	f006 fdcb 	bl	8008502 <HAL_SPI_Transmit>
	GYRO_CS_HIGH();
 800196c:	2201      	movs	r2, #1
 800196e:	2102      	movs	r1, #2
 8001970:	4806      	ldr	r0, [pc, #24]	@ (800198c <gyro_init+0x54>)
 8001972:	f003 fb7d 	bl	8005070 <HAL_GPIO_WritePin>

	spi5_release();
 8001976:	f001 ff1f 	bl	80037b8 <spi5_release>

	gyro_set_sensitivity();
 800197a:	f000 f80b 	bl	8001994 <gyro_set_sensitivity>

	// Weryfikacja poczenia
	gyro_ReadWhoAmI();
 800197e:	f000 f8bb 	bl	8001af8 <gyro_ReadWhoAmI>
 8001982:	e000      	b.n	8001986 <gyro_init+0x4e>
		return;
 8001984:	bf00      	nop
}
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40020800 	.word	0x40020800
 8001990:	20025f00 	.word	0x20025f00

08001994 <gyro_set_sensitivity>:

void gyro_set_sensitivity() {
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
	uint8_t configData[2] = { CTRL_REG4, SENSITIVITY };
 800199a:	f243 0323 	movw	r3, #12323	@ 0x3023
 800199e:	80bb      	strh	r3, [r7, #4]

	while (!spi5_acquire())
 80019a0:	bf00      	nop
 80019a2:	f001 fef5 	bl	8003790 <spi5_acquire>
 80019a6:	4603      	mov	r3, r0
 80019a8:	f083 0301 	eor.w	r3, r3, #1
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d112      	bne.n	80019d8 <gyro_set_sensitivity+0x44>
		return;

	GYRO_CS_LOW();
 80019b2:	2200      	movs	r2, #0
 80019b4:	2102      	movs	r1, #2
 80019b6:	480a      	ldr	r0, [pc, #40]	@ (80019e0 <gyro_set_sensitivity+0x4c>)
 80019b8:	f003 fb5a 	bl	8005070 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, configData, 2, 100);
 80019bc:	1d39      	adds	r1, r7, #4
 80019be:	2364      	movs	r3, #100	@ 0x64
 80019c0:	2202      	movs	r2, #2
 80019c2:	4808      	ldr	r0, [pc, #32]	@ (80019e4 <gyro_set_sensitivity+0x50>)
 80019c4:	f006 fd9d 	bl	8008502 <HAL_SPI_Transmit>
	GYRO_CS_HIGH();
 80019c8:	2201      	movs	r2, #1
 80019ca:	2102      	movs	r1, #2
 80019cc:	4804      	ldr	r0, [pc, #16]	@ (80019e0 <gyro_set_sensitivity+0x4c>)
 80019ce:	f003 fb4f 	bl	8005070 <HAL_GPIO_WritePin>

	spi5_release();
 80019d2:	f001 fef1 	bl	80037b8 <spi5_release>
 80019d6:	e000      	b.n	80019da <gyro_set_sensitivity+0x46>
		return;
 80019d8:	bf00      	nop
}
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40020800 	.word	0x40020800
 80019e4:	20025f00 	.word	0x20025f00

080019e8 <gyro_get_filtered_data>:

void gyro_get_filtered_data(Gyro_Int_Data *gyro_data) {
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b088      	sub	sp, #32
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]

	int32_t x_sum = 0, y_sum = 0, z_sum = 0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	61fb      	str	r3, [r7, #28]
 80019f4:	2300      	movs	r3, #0
 80019f6:	61bb      	str	r3, [r7, #24]
 80019f8:	2300      	movs	r3, #0
 80019fa:	617b      	str	r3, [r7, #20]
	Gyro_Int_Data raw_data;
	data_index = 0;
 80019fc:	4b39      	ldr	r3, [pc, #228]	@ (8001ae4 <gyro_get_filtered_data+0xfc>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	701a      	strb	r2, [r3, #0]

	gyro_get_data(&raw_data);
 8001a02:	f107 030c 	add.w	r3, r7, #12
 8001a06:	4618      	mov	r0, r3
 8001a08:	f000 f8bc 	bl	8001b84 <gyro_get_data>

	// Aktualizacja bufora
	x_data[data_index] = raw_data.x;
 8001a0c:	4b35      	ldr	r3, [pc, #212]	@ (8001ae4 <gyro_get_filtered_data+0xfc>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	461a      	mov	r2, r3
 8001a12:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001a16:	4b34      	ldr	r3, [pc, #208]	@ (8001ae8 <gyro_get_filtered_data+0x100>)
 8001a18:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	y_data[data_index] = raw_data.y;
 8001a1c:	4b31      	ldr	r3, [pc, #196]	@ (8001ae4 <gyro_get_filtered_data+0xfc>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	461a      	mov	r2, r3
 8001a22:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8001a26:	4b31      	ldr	r3, [pc, #196]	@ (8001aec <gyro_get_filtered_data+0x104>)
 8001a28:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	z_data[data_index] = raw_data.z;
 8001a2c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ae4 <gyro_get_filtered_data+0xfc>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	461a      	mov	r2, r3
 8001a32:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8001a36:	4b2e      	ldr	r3, [pc, #184]	@ (8001af0 <gyro_get_filtered_data+0x108>)
 8001a38:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	//rednia
	for (uint8_t i = 0; i < MOVING_AVERAGE_WINDOW; i++) {
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	74fb      	strb	r3, [r7, #19]
 8001a40:	e01a      	b.n	8001a78 <gyro_get_filtered_data+0x90>
		x_sum += x_data[i];
 8001a42:	7cfb      	ldrb	r3, [r7, #19]
 8001a44:	4a28      	ldr	r2, [pc, #160]	@ (8001ae8 <gyro_get_filtered_data+0x100>)
 8001a46:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	4413      	add	r3, r2
 8001a50:	61fb      	str	r3, [r7, #28]
		y_sum += y_data[i];
 8001a52:	7cfb      	ldrb	r3, [r7, #19]
 8001a54:	4a25      	ldr	r2, [pc, #148]	@ (8001aec <gyro_get_filtered_data+0x104>)
 8001a56:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	69bb      	ldr	r3, [r7, #24]
 8001a5e:	4413      	add	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
		z_sum += z_data[i];
 8001a62:	7cfb      	ldrb	r3, [r7, #19]
 8001a64:	4a22      	ldr	r2, [pc, #136]	@ (8001af0 <gyro_get_filtered_data+0x108>)
 8001a66:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	4413      	add	r3, r2
 8001a70:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0; i < MOVING_AVERAGE_WINDOW; i++) {
 8001a72:	7cfb      	ldrb	r3, [r7, #19]
 8001a74:	3301      	adds	r3, #1
 8001a76:	74fb      	strb	r3, [r7, #19]
 8001a78:	7cfb      	ldrb	r3, [r7, #19]
 8001a7a:	2b04      	cmp	r3, #4
 8001a7c:	d9e1      	bls.n	8001a42 <gyro_get_filtered_data+0x5a>
	}

	gyro_data->x = x_sum / MOVING_AVERAGE_WINDOW;
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	4a1c      	ldr	r2, [pc, #112]	@ (8001af4 <gyro_get_filtered_data+0x10c>)
 8001a82:	fb82 1203 	smull	r1, r2, r2, r3
 8001a86:	1052      	asrs	r2, r2, #1
 8001a88:	17db      	asrs	r3, r3, #31
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	b21a      	sxth	r2, r3
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	801a      	strh	r2, [r3, #0]
	gyro_data->y = y_sum / MOVING_AVERAGE_WINDOW;
 8001a92:	69bb      	ldr	r3, [r7, #24]
 8001a94:	4a17      	ldr	r2, [pc, #92]	@ (8001af4 <gyro_get_filtered_data+0x10c>)
 8001a96:	fb82 1203 	smull	r1, r2, r2, r3
 8001a9a:	1052      	asrs	r2, r2, #1
 8001a9c:	17db      	asrs	r3, r3, #31
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	b21a      	sxth	r2, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	805a      	strh	r2, [r3, #2]
	gyro_data->z = z_sum / MOVING_AVERAGE_WINDOW;
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	4a12      	ldr	r2, [pc, #72]	@ (8001af4 <gyro_get_filtered_data+0x10c>)
 8001aaa:	fb82 1203 	smull	r1, r2, r2, r3
 8001aae:	1052      	asrs	r2, r2, #1
 8001ab0:	17db      	asrs	r3, r3, #31
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	b21a      	sxth	r2, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	809a      	strh	r2, [r3, #4]

	// Aktualizuj indeks
	data_index = (data_index + 1) % MOVING_AVERAGE_WINDOW;
 8001aba:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae4 <gyro_get_filtered_data+0xfc>)
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	1c5a      	adds	r2, r3, #1
 8001ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8001af4 <gyro_get_filtered_data+0x10c>)
 8001ac2:	fb83 1302 	smull	r1, r3, r3, r2
 8001ac6:	1059      	asrs	r1, r3, #1
 8001ac8:	17d3      	asrs	r3, r2, #31
 8001aca:	1ac9      	subs	r1, r1, r3
 8001acc:	460b      	mov	r3, r1
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	440b      	add	r3, r1
 8001ad2:	1ad1      	subs	r1, r2, r3
 8001ad4:	b2ca      	uxtb	r2, r1
 8001ad6:	4b03      	ldr	r3, [pc, #12]	@ (8001ae4 <gyro_get_filtered_data+0xfc>)
 8001ad8:	701a      	strb	r2, [r3, #0]
}
 8001ada:	bf00      	nop
 8001adc:	3720      	adds	r7, #32
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	2000029e 	.word	0x2000029e
 8001ae8:	2000027c 	.word	0x2000027c
 8001aec:	20000288 	.word	0x20000288
 8001af0:	20000294 	.word	0x20000294
 8001af4:	66666667 	.word	0x66666667

08001af8 <gyro_ReadWhoAmI>:

void gyro_ReadWhoAmI(void) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
	uint8_t tx = WHO_AM_I | 0x80;
 8001afe:	238f      	movs	r3, #143	@ 0x8f
 8001b00:	71fb      	strb	r3, [r7, #7]
	uint8_t rx = 0;
 8001b02:	2300      	movs	r3, #0
 8001b04:	71bb      	strb	r3, [r7, #6]

	if (!spi5_acquire())
 8001b06:	f001 fe43 	bl	8003790 <spi5_acquire>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	f083 0301 	eor.w	r3, r3, #1
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d129      	bne.n	8001b6a <gyro_ReadWhoAmI+0x72>
		return;

	GYRO_CS_LOW();
 8001b16:	2200      	movs	r2, #0
 8001b18:	2102      	movs	r1, #2
 8001b1a:	4816      	ldr	r0, [pc, #88]	@ (8001b74 <gyro_ReadWhoAmI+0x7c>)
 8001b1c:	f003 faa8 	bl	8005070 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, &tx, 1, 10);
 8001b20:	1df9      	adds	r1, r7, #7
 8001b22:	230a      	movs	r3, #10
 8001b24:	2201      	movs	r2, #1
 8001b26:	4814      	ldr	r0, [pc, #80]	@ (8001b78 <gyro_ReadWhoAmI+0x80>)
 8001b28:	f006 fceb 	bl	8008502 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi5, &rx, 1, 10);
 8001b2c:	1db9      	adds	r1, r7, #6
 8001b2e:	230a      	movs	r3, #10
 8001b30:	2201      	movs	r2, #1
 8001b32:	4811      	ldr	r0, [pc, #68]	@ (8001b78 <gyro_ReadWhoAmI+0x80>)
 8001b34:	f006 fe29 	bl	800878a <HAL_SPI_Receive>
	GYRO_CS_HIGH();
 8001b38:	2201      	movs	r2, #1
 8001b3a:	2102      	movs	r1, #2
 8001b3c:	480d      	ldr	r0, [pc, #52]	@ (8001b74 <gyro_ReadWhoAmI+0x7c>)
 8001b3e:	f003 fa97 	bl	8005070 <HAL_GPIO_WritePin>

	spi5_release();
 8001b42:	f001 fe39 	bl	80037b8 <spi5_release>

	if ((rx != 0xD3) && (rx != 0xD4)) {
 8001b46:	79bb      	ldrb	r3, [r7, #6]
 8001b48:	2bd3      	cmp	r3, #211	@ 0xd3
 8001b4a:	d008      	beq.n	8001b5e <gyro_ReadWhoAmI+0x66>
 8001b4c:	79bb      	ldrb	r3, [r7, #6]
 8001b4e:	2bd4      	cmp	r3, #212	@ 0xd4
 8001b50:	d005      	beq.n	8001b5e <gyro_ReadWhoAmI+0x66>
		printf("WHO_AM_I error: 0x%02X (expected 0xD3 or 0xD4)\r\n", rx);
 8001b52:	79bb      	ldrb	r3, [r7, #6]
 8001b54:	4619      	mov	r1, r3
 8001b56:	4809      	ldr	r0, [pc, #36]	@ (8001b7c <gyro_ReadWhoAmI+0x84>)
 8001b58:	f00a ff98 	bl	800ca8c <iprintf>
 8001b5c:	e006      	b.n	8001b6c <gyro_ReadWhoAmI+0x74>
	}
	else {
		printf("WHO_AM_I OK: 0x%02X\r\n", rx);
 8001b5e:	79bb      	ldrb	r3, [r7, #6]
 8001b60:	4619      	mov	r1, r3
 8001b62:	4807      	ldr	r0, [pc, #28]	@ (8001b80 <gyro_ReadWhoAmI+0x88>)
 8001b64:	f00a ff92 	bl	800ca8c <iprintf>
 8001b68:	e000      	b.n	8001b6c <gyro_ReadWhoAmI+0x74>
		return;
 8001b6a:	bf00      	nop
	}
}
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	40020800 	.word	0x40020800
 8001b78:	20025f00 	.word	0x20025f00
 8001b7c:	0800e8f0 	.word	0x0800e8f0
 8001b80:	0800e924 	.word	0x0800e924

08001b84 <gyro_get_data>:

void gyro_get_data(Gyro_Int_Data *gyro_data) {
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]

	uint8_t tx = OUT_X_L | 0x80 | 0x40;
 8001b8c:	23e8      	movs	r3, #232	@ 0xe8
 8001b8e:	73fb      	strb	r3, [r7, #15]
	uint8_t rx[6];
	if (gyro_is_data_ready()==false) {
 8001b90:	f000 f852 	bl	8001c38 <gyro_is_data_ready>
 8001b94:	4603      	mov	r3, r0
 8001b96:	f083 0301 	eor.w	r3, r3, #1
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d140      	bne.n	8001c22 <gyro_get_data+0x9e>
//		printf("Data not ready\r\n");
		return;
	}

	if (!spi5_acquire())
 8001ba0:	f001 fdf6 	bl	8003790 <spi5_acquire>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	f083 0301 	eor.w	r3, r3, #1
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d13a      	bne.n	8001c26 <gyro_get_data+0xa2>
		return;

	GYRO_CS_LOW();
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	2102      	movs	r1, #2
 8001bb4:	481e      	ldr	r0, [pc, #120]	@ (8001c30 <gyro_get_data+0xac>)
 8001bb6:	f003 fa5b 	bl	8005070 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, &tx, 1, 10);
 8001bba:	f107 010f 	add.w	r1, r7, #15
 8001bbe:	230a      	movs	r3, #10
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	481c      	ldr	r0, [pc, #112]	@ (8001c34 <gyro_get_data+0xb0>)
 8001bc4:	f006 fc9d 	bl	8008502 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi5, rx, 6, 10);
 8001bc8:	f107 0108 	add.w	r1, r7, #8
 8001bcc:	230a      	movs	r3, #10
 8001bce:	2206      	movs	r2, #6
 8001bd0:	4818      	ldr	r0, [pc, #96]	@ (8001c34 <gyro_get_data+0xb0>)
 8001bd2:	f006 fdda 	bl	800878a <HAL_SPI_Receive>
	GYRO_CS_HIGH();
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	2102      	movs	r1, #2
 8001bda:	4815      	ldr	r0, [pc, #84]	@ (8001c30 <gyro_get_data+0xac>)
 8001bdc:	f003 fa48 	bl	8005070 <HAL_GPIO_WritePin>

	spi5_release();
 8001be0:	f001 fdea 	bl	80037b8 <spi5_release>

	gyro_data->x = (int16_t) (rx[1] << 8 | rx[0]);
 8001be4:	7a7b      	ldrb	r3, [r7, #9]
 8001be6:	b21b      	sxth	r3, r3
 8001be8:	021b      	lsls	r3, r3, #8
 8001bea:	b21a      	sxth	r2, r3
 8001bec:	7a3b      	ldrb	r3, [r7, #8]
 8001bee:	b21b      	sxth	r3, r3
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	b21a      	sxth	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	801a      	strh	r2, [r3, #0]
	gyro_data->y = (int16_t) (rx[3] << 8 | rx[2]);
 8001bf8:	7afb      	ldrb	r3, [r7, #11]
 8001bfa:	b21b      	sxth	r3, r3
 8001bfc:	021b      	lsls	r3, r3, #8
 8001bfe:	b21a      	sxth	r2, r3
 8001c00:	7abb      	ldrb	r3, [r7, #10]
 8001c02:	b21b      	sxth	r3, r3
 8001c04:	4313      	orrs	r3, r2
 8001c06:	b21a      	sxth	r2, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	805a      	strh	r2, [r3, #2]
	gyro_data->z = (int16_t) (rx[5] << 8 | rx[4]);
 8001c0c:	7b7b      	ldrb	r3, [r7, #13]
 8001c0e:	b21b      	sxth	r3, r3
 8001c10:	021b      	lsls	r3, r3, #8
 8001c12:	b21a      	sxth	r2, r3
 8001c14:	7b3b      	ldrb	r3, [r7, #12]
 8001c16:	b21b      	sxth	r3, r3
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	b21a      	sxth	r2, r3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	809a      	strh	r2, [r3, #4]
 8001c20:	e002      	b.n	8001c28 <gyro_get_data+0xa4>
		return;
 8001c22:	bf00      	nop
 8001c24:	e000      	b.n	8001c28 <gyro_get_data+0xa4>
		return;
 8001c26:	bf00      	nop

}
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40020800 	.word	0x40020800
 8001c34:	20025f00 	.word	0x20025f00

08001c38 <gyro_is_data_ready>:

bool gyro_is_data_ready(void) {
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
	uint8_t tx = STATUS_REG | 0x80;
 8001c3e:	23a7      	movs	r3, #167	@ 0xa7
 8001c40:	71fb      	strb	r3, [r7, #7]
	uint8_t rx = 0;
 8001c42:	2300      	movs	r3, #0
 8001c44:	71bb      	strb	r3, [r7, #6]

	if (!spi5_acquire())
 8001c46:	f001 fda3 	bl	8003790 <spi5_acquire>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	f083 0301 	eor.w	r3, r3, #1
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <gyro_is_data_ready+0x22>
		return false;
 8001c56:	2300      	movs	r3, #0
 8001c58:	e01f      	b.n	8001c9a <gyro_is_data_ready+0x62>

	GYRO_CS_LOW();
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	2102      	movs	r1, #2
 8001c5e:	4811      	ldr	r0, [pc, #68]	@ (8001ca4 <gyro_is_data_ready+0x6c>)
 8001c60:	f003 fa06 	bl	8005070 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, &tx, 1, 10);
 8001c64:	1df9      	adds	r1, r7, #7
 8001c66:	230a      	movs	r3, #10
 8001c68:	2201      	movs	r2, #1
 8001c6a:	480f      	ldr	r0, [pc, #60]	@ (8001ca8 <gyro_is_data_ready+0x70>)
 8001c6c:	f006 fc49 	bl	8008502 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi5, &rx, 1, 10);
 8001c70:	1db9      	adds	r1, r7, #6
 8001c72:	230a      	movs	r3, #10
 8001c74:	2201      	movs	r2, #1
 8001c76:	480c      	ldr	r0, [pc, #48]	@ (8001ca8 <gyro_is_data_ready+0x70>)
 8001c78:	f006 fd87 	bl	800878a <HAL_SPI_Receive>
	GYRO_CS_HIGH();
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	2102      	movs	r1, #2
 8001c80:	4808      	ldr	r0, [pc, #32]	@ (8001ca4 <gyro_is_data_ready+0x6c>)
 8001c82:	f003 f9f5 	bl	8005070 <HAL_GPIO_WritePin>

	spi5_release();
 8001c86:	f001 fd97 	bl	80037b8 <spi5_release>

	return (rx & 0x08);
 8001c8a:	79bb      	ldrb	r3, [r7, #6]
 8001c8c:	f003 0308 	and.w	r3, r3, #8
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	bf14      	ite	ne
 8001c94:	2301      	movne	r3, #1
 8001c96:	2300      	moveq	r3, #0
 8001c98:	b2db      	uxtb	r3, r3
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40020800 	.word	0x40020800
 8001ca8:	20025f00 	.word	0x20025f00

08001cac <gyro_calculate_offset>:

void gyro_calculate_offset(Gyro_Int_Data *offset) {
 8001cac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001cb0:	b098      	sub	sp, #96	@ 0x60
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6378      	str	r0, [r7, #52]	@ 0x34
	int64_t sum_x = 0, sum_y = 0, sum_z = 0;
 8001cb6:	f04f 0200 	mov.w	r2, #0
 8001cba:	f04f 0300 	mov.w	r3, #0
 8001cbe:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 8001cc2:	f04f 0200 	mov.w	r2, #0
 8001cc6:	f04f 0300 	mov.w	r3, #0
 8001cca:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
 8001cce:	f04f 0200 	mov.w	r2, #0
 8001cd2:	f04f 0300 	mov.w	r3, #0
 8001cd6:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
	const uint16_t samples = 500;
 8001cda:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001cde:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	Gyro_Int_Data raw_data;

	printf("Starting calibration...\r\n");
 8001ce2:	484f      	ldr	r0, [pc, #316]	@ (8001e20 <gyro_calculate_offset+0x174>)
 8001ce4:	f00a ff3a 	bl	800cb5c <puts>

	for (uint16_t i = 0; i < samples; i++) {
 8001ce8:	2300      	movs	r3, #0
 8001cea:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001cee:	e04e      	b.n	8001d8e <gyro_calculate_offset+0xe2>
		gyro_get_data(&raw_data);
 8001cf0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff ff45 	bl	8001b84 <gyro_get_data>
		sum_x += raw_data.x;
 8001cfa:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 8001cfe:	b21b      	sxth	r3, r3
 8001d00:	17da      	asrs	r2, r3, #31
 8001d02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d04:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001d06:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001d0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001d0c:	1851      	adds	r1, r2, r1
 8001d0e:	60b9      	str	r1, [r7, #8]
 8001d10:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001d12:	414b      	adcs	r3, r1
 8001d14:	60fb      	str	r3, [r7, #12]
 8001d16:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d1a:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
		sum_y += raw_data.y;
 8001d1e:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8001d22:	b21b      	sxth	r3, r3
 8001d24:	17da      	asrs	r2, r3, #31
 8001d26:	469a      	mov	sl, r3
 8001d28:	4693      	mov	fp, r2
 8001d2a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001d2e:	eb12 010a 	adds.w	r1, r2, sl
 8001d32:	6039      	str	r1, [r7, #0]
 8001d34:	eb43 030b 	adc.w	r3, r3, fp
 8001d38:	607b      	str	r3, [r7, #4]
 8001d3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d3e:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
		sum_z += raw_data.z;
 8001d42:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8001d46:	b21b      	sxth	r3, r3
 8001d48:	17da      	asrs	r2, r3, #31
 8001d4a:	461c      	mov	r4, r3
 8001d4c:	4615      	mov	r5, r2
 8001d4e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001d52:	eb12 0804 	adds.w	r8, r2, r4
 8001d56:	eb43 0905 	adc.w	r9, r3, r5
 8001d5a:	e9c7 8912 	strd	r8, r9, [r7, #72]	@ 0x48
		HAL_Delay(10);
 8001d5e:	200a      	movs	r0, #10
 8001d60:	f002 f944 	bl	8003fec <HAL_Delay>

		if (i % 100 == 0)
 8001d64:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8001d68:	4b2e      	ldr	r3, [pc, #184]	@ (8001e24 <gyro_calculate_offset+0x178>)
 8001d6a:	fba3 2301 	umull	r2, r3, r3, r1
 8001d6e:	095a      	lsrs	r2, r3, #5
 8001d70:	2364      	movs	r3, #100	@ 0x64
 8001d72:	fb02 f303 	mul.w	r3, r2, r3
 8001d76:	1acb      	subs	r3, r1, r3
 8001d78:	b29b      	uxth	r3, r3
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d102      	bne.n	8001d84 <gyro_calculate_offset+0xd8>
			printf(".\r\n");
 8001d7e:	482a      	ldr	r0, [pc, #168]	@ (8001e28 <gyro_calculate_offset+0x17c>)
 8001d80:	f00a feec 	bl	800cb5c <puts>
	for (uint16_t i = 0; i < samples; i++) {
 8001d84:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001d88:	3301      	adds	r3, #1
 8001d8a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001d8e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001d92:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d3aa      	bcc.n	8001cf0 <gyro_calculate_offset+0x44>
	}

	offset->x = sum_x / samples;
 8001d9a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001d9e:	2200      	movs	r2, #0
 8001da0:	623b      	str	r3, [r7, #32]
 8001da2:	627a      	str	r2, [r7, #36]	@ 0x24
 8001da4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001da8:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001dac:	f7fe ff0c 	bl	8000bc8 <__aeabi_ldivmod>
 8001db0:	4602      	mov	r2, r0
 8001db2:	460b      	mov	r3, r1
 8001db4:	b212      	sxth	r2, r2
 8001db6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001db8:	801a      	strh	r2, [r3, #0]
	offset->y = sum_y / samples;
 8001dba:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	61bb      	str	r3, [r7, #24]
 8001dc2:	61fa      	str	r2, [r7, #28]
 8001dc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001dc8:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001dcc:	f7fe fefc 	bl	8000bc8 <__aeabi_ldivmod>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	b212      	sxth	r2, r2
 8001dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dd8:	805a      	strh	r2, [r3, #2]
	offset->z = sum_z / samples;
 8001dda:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001dde:	2200      	movs	r2, #0
 8001de0:	613b      	str	r3, [r7, #16]
 8001de2:	617a      	str	r2, [r7, #20]
 8001de4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001de8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8001dec:	f7fe feec 	bl	8000bc8 <__aeabi_ldivmod>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	b212      	sxth	r2, r2
 8001df6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001df8:	809a      	strh	r2, [r3, #4]

	printf("\nCalibration complete. Offsets: X=%d, Y=%d, Z=%d\r\n", offset->x,
 8001dfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dfc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e00:	4619      	mov	r1, r3
			offset->y, offset->z);
 8001e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e04:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
	printf("\nCalibration complete. Offsets: X=%d, Y=%d, Z=%d\r\n", offset->x,
 8001e08:	461a      	mov	r2, r3
			offset->y, offset->z);
 8001e0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e0c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
	printf("\nCalibration complete. Offsets: X=%d, Y=%d, Z=%d\r\n", offset->x,
 8001e10:	4806      	ldr	r0, [pc, #24]	@ (8001e2c <gyro_calculate_offset+0x180>)
 8001e12:	f00a fe3b 	bl	800ca8c <iprintf>
}
 8001e16:	bf00      	nop
 8001e18:	3760      	adds	r7, #96	@ 0x60
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e20:	0800e93c 	.word	0x0800e93c
 8001e24:	51eb851f 	.word	0x51eb851f
 8001e28:	0800e958 	.word	0x0800e958
 8001e2c:	0800e95c 	.word	0x0800e95c

08001e30 <gyro_compensate_and_scale>:

void gyro_compensate_and_scale(Gyro_Int_Data *gyro_data, Gyro_Int_Data *offset, Gyro_Int_Data *gyro_calibrated_dat) {
 8001e30:	b480      	push	{r7}
 8001e32:	b087      	sub	sp, #28
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	60f8      	str	r0, [r7, #12]
 8001e38:	60b9      	str	r1, [r7, #8]
 8001e3a:	607a      	str	r2, [r7, #4]

	// uwzgldenienie kalibracji
	gyro_data->x -= offset->x;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	b21a      	sxth	r2, r3
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	801a      	strh	r2, [r3, #0]
	gyro_data->y -= offset->y;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e5c:	b29a      	uxth	r2, r3
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	1ad3      	subs	r3, r2, r3
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	b21a      	sxth	r2, r3
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	805a      	strh	r2, [r3, #2]
	gyro_data->z -= offset->z;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e76:	b29a      	uxth	r2, r3
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	b29b      	uxth	r3, r3
 8001e84:	b21a      	sxth	r2, r3
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	809a      	strh	r2, [r3, #4]

	float scale = 1.0f;
 8001e8a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001e8e:	617b      	str	r3, [r7, #20]

	if (SENSITIVITY == 0x30)
		scale = 2000.0f / 32768.0f;
 8001e90:	4b1e      	ldr	r3, [pc, #120]	@ (8001f0c <gyro_compensate_and_scale+0xdc>)
 8001e92:	617b      	str	r3, [r7, #20]

	if (SENSITIVITY == 0x00)
		scale = 250.0f / 32768.0f;

	// Konwersja do dps (dla skali 2000dps)
	gyro_calibrated_dat->x = gyro_data->x * scale;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e9a:	ee07 3a90 	vmov	s15, r3
 8001e9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ea2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ea6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eaa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001eae:	ee17 3a90 	vmov	r3, s15
 8001eb2:	b21a      	sxth	r2, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	801a      	strh	r2, [r3, #0]
	gyro_calibrated_dat->y = gyro_data->y * scale;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ebe:	ee07 3a90 	vmov	s15, r3
 8001ec2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ec6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001eca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ece:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ed2:	ee17 3a90 	vmov	r3, s15
 8001ed6:	b21a      	sxth	r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	805a      	strh	r2, [r3, #2]
	gyro_calibrated_dat->z = gyro_data->z * scale;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ee2:	ee07 3a90 	vmov	s15, r3
 8001ee6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001eea:	edd7 7a05 	vldr	s15, [r7, #20]
 8001eee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ef2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ef6:	ee17 3a90 	vmov	r3, s15
 8001efa:	b21a      	sxth	r2, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	809a      	strh	r2, [r3, #4]

	//printf("X: %d dps, Y: %d dps, Z: %d dps\r\n", gyro_calibrated_dat->x, gyro_calibrated_dat->y, gyro_calibrated_dat->z);
}
 8001f00:	bf00      	nop
 8001f02:	371c      	adds	r7, #28
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	3d7a0000 	.word	0x3d7a0000

08001f10 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001f14:	4b1b      	ldr	r3, [pc, #108]	@ (8001f84 <MX_I2C3_Init+0x74>)
 8001f16:	4a1c      	ldr	r2, [pc, #112]	@ (8001f88 <MX_I2C3_Init+0x78>)
 8001f18:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001f1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001f84 <MX_I2C3_Init+0x74>)
 8001f1c:	4a1b      	ldr	r2, [pc, #108]	@ (8001f8c <MX_I2C3_Init+0x7c>)
 8001f1e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f20:	4b18      	ldr	r3, [pc, #96]	@ (8001f84 <MX_I2C3_Init+0x74>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001f26:	4b17      	ldr	r3, [pc, #92]	@ (8001f84 <MX_I2C3_Init+0x74>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f2c:	4b15      	ldr	r3, [pc, #84]	@ (8001f84 <MX_I2C3_Init+0x74>)
 8001f2e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f32:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f34:	4b13      	ldr	r3, [pc, #76]	@ (8001f84 <MX_I2C3_Init+0x74>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001f3a:	4b12      	ldr	r3, [pc, #72]	@ (8001f84 <MX_I2C3_Init+0x74>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f40:	4b10      	ldr	r3, [pc, #64]	@ (8001f84 <MX_I2C3_Init+0x74>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f46:	4b0f      	ldr	r3, [pc, #60]	@ (8001f84 <MX_I2C3_Init+0x74>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001f4c:	480d      	ldr	r0, [pc, #52]	@ (8001f84 <MX_I2C3_Init+0x74>)
 8001f4e:	f004 fe69 	bl	8006c24 <HAL_I2C_Init>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001f58:	f001 fc14 	bl	8003784 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	4809      	ldr	r0, [pc, #36]	@ (8001f84 <MX_I2C3_Init+0x74>)
 8001f60:	f004 ffa4 	bl	8006eac <HAL_I2CEx_ConfigAnalogFilter>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001f6a:	f001 fc0b 	bl	8003784 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001f6e:	2100      	movs	r1, #0
 8001f70:	4804      	ldr	r0, [pc, #16]	@ (8001f84 <MX_I2C3_Init+0x74>)
 8001f72:	f004 ffd7 	bl	8006f24 <HAL_I2CEx_ConfigDigitalFilter>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001f7c:	f001 fc02 	bl	8003784 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001f80:	bf00      	nop
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	200002a0 	.word	0x200002a0
 8001f88:	40005c00 	.word	0x40005c00
 8001f8c:	000186a0 	.word	0x000186a0

08001f90 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b08a      	sub	sp, #40	@ 0x28
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f98:	f107 0314 	add.w	r3, r7, #20
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
 8001fa0:	605a      	str	r2, [r3, #4]
 8001fa2:	609a      	str	r2, [r3, #8]
 8001fa4:	60da      	str	r2, [r3, #12]
 8001fa6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a29      	ldr	r2, [pc, #164]	@ (8002054 <HAL_I2C_MspInit+0xc4>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d14b      	bne.n	800204a <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	613b      	str	r3, [r7, #16]
 8001fb6:	4b28      	ldr	r3, [pc, #160]	@ (8002058 <HAL_I2C_MspInit+0xc8>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fba:	4a27      	ldr	r2, [pc, #156]	@ (8002058 <HAL_I2C_MspInit+0xc8>)
 8001fbc:	f043 0304 	orr.w	r3, r3, #4
 8001fc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fc2:	4b25      	ldr	r3, [pc, #148]	@ (8002058 <HAL_I2C_MspInit+0xc8>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc6:	f003 0304 	and.w	r3, r3, #4
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	60fb      	str	r3, [r7, #12]
 8001fd2:	4b21      	ldr	r3, [pc, #132]	@ (8002058 <HAL_I2C_MspInit+0xc8>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd6:	4a20      	ldr	r2, [pc, #128]	@ (8002058 <HAL_I2C_MspInit+0xc8>)
 8001fd8:	f043 0301 	orr.w	r3, r3, #1
 8001fdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fde:	4b1e      	ldr	r3, [pc, #120]	@ (8002058 <HAL_I2C_MspInit+0xc8>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001fea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001fee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ff0:	2312      	movs	r3, #18
 8001ff2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001ffc:	2304      	movs	r3, #4
 8001ffe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002000:	f107 0314 	add.w	r3, r7, #20
 8002004:	4619      	mov	r1, r3
 8002006:	4815      	ldr	r0, [pc, #84]	@ (800205c <HAL_I2C_MspInit+0xcc>)
 8002008:	f002 fe6e 	bl	8004ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 800200c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002010:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002012:	2312      	movs	r3, #18
 8002014:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002016:	2301      	movs	r3, #1
 8002018:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201a:	2300      	movs	r3, #0
 800201c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800201e:	2304      	movs	r3, #4
 8002020:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8002022:	f107 0314 	add.w	r3, r7, #20
 8002026:	4619      	mov	r1, r3
 8002028:	480d      	ldr	r0, [pc, #52]	@ (8002060 <HAL_I2C_MspInit+0xd0>)
 800202a:	f002 fe5d 	bl	8004ce8 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	60bb      	str	r3, [r7, #8]
 8002032:	4b09      	ldr	r3, [pc, #36]	@ (8002058 <HAL_I2C_MspInit+0xc8>)
 8002034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002036:	4a08      	ldr	r2, [pc, #32]	@ (8002058 <HAL_I2C_MspInit+0xc8>)
 8002038:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800203c:	6413      	str	r3, [r2, #64]	@ 0x40
 800203e:	4b06      	ldr	r3, [pc, #24]	@ (8002058 <HAL_I2C_MspInit+0xc8>)
 8002040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002042:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002046:	60bb      	str	r3, [r7, #8]
 8002048:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800204a:	bf00      	nop
 800204c:	3728      	adds	r7, #40	@ 0x28
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	40005c00 	.word	0x40005c00
 8002058:	40023800 	.word	0x40023800
 800205c:	40020800 	.word	0x40020800
 8002060:	40020000 	.word	0x40020000

08002064 <lcd_cmd>:
		CMD(COLMOD), 0x05, // chosen 16-bit, R5, G6, B5
		CMD(MAC), 0x48, //in documentation this means BGR but it turned out to be RGB, also it set (0,0) to up left corner
		CMD(POS_GAMMA_COR), 0x1F, 0x1A, 0x18, 0x0A, 0x0F, 0x06, 0x45, 0x87, 0x32, 0x0A, 0x07, 0x02, 0x07, 0x05, 0x00,
		CMD(NEG_GAMMA_COR), 0x00, 0x25, 0x27, 0x05, 0x10, 0x09, 0x3A, 0x56, 0x4C, 0x05, 0x0D, 0x0C, 0x2E, 0x2F, 0x0F,
};
static void lcd_cmd(uint8_t cmd){
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	4603      	mov	r3, r0
 800206c:	71fb      	strb	r3, [r7, #7]

	if (!spi5_acquire()) return;  // SPI jest zajte, zwr
 800206e:	f001 fb8f 	bl	8003790 <spi5_acquire>
 8002072:	4603      	mov	r3, r0
 8002074:	f083 0301 	eor.w	r3, r3, #1
 8002078:	b2db      	uxtb	r3, r3
 800207a:	2b00      	cmp	r3, #0
 800207c:	d119      	bne.n	80020b2 <lcd_cmd+0x4e>

	HAL_GPIO_WritePin(WRX_DCX_GPIO_Port, WRX_DCX_Pin, GPIO_PIN_RESET); //teraz komendy
 800207e:	2200      	movs	r2, #0
 8002080:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002084:	480d      	ldr	r0, [pc, #52]	@ (80020bc <lcd_cmd+0x58>)
 8002086:	f002 fff3 	bl	8005070 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CSX_GPIO_Port, CSX_Pin, GPIO_PIN_RESET);
 800208a:	2200      	movs	r2, #0
 800208c:	2104      	movs	r1, #4
 800208e:	480c      	ldr	r0, [pc, #48]	@ (80020c0 <lcd_cmd+0x5c>)
 8002090:	f002 ffee 	bl	8005070 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, &cmd, 1, HAL_MAX_DELAY);
 8002094:	1df9      	adds	r1, r7, #7
 8002096:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800209a:	2201      	movs	r2, #1
 800209c:	4809      	ldr	r0, [pc, #36]	@ (80020c4 <lcd_cmd+0x60>)
 800209e:	f006 fa30 	bl	8008502 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CSX_GPIO_Port, CSX_Pin, GPIO_PIN_SET);
 80020a2:	2201      	movs	r2, #1
 80020a4:	2104      	movs	r1, #4
 80020a6:	4806      	ldr	r0, [pc, #24]	@ (80020c0 <lcd_cmd+0x5c>)
 80020a8:	f002 ffe2 	bl	8005070 <HAL_GPIO_WritePin>

	spi5_release();
 80020ac:	f001 fb84 	bl	80037b8 <spi5_release>
 80020b0:	e000      	b.n	80020b4 <lcd_cmd+0x50>
	if (!spi5_acquire()) return;  // SPI jest zajte, zwr
 80020b2:	bf00      	nop

}
 80020b4:	3708      	adds	r7, #8
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	40020c00 	.word	0x40020c00
 80020c0:	40020800 	.word	0x40020800
 80020c4:	20025f00 	.word	0x20025f00

080020c8 <lcd_data>:
static void lcd_data(uint8_t data){
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(WRX_DCX_GPIO_Port, WRX_DCX_Pin, GPIO_PIN_SET); //teraz dane
 80020d2:	2201      	movs	r2, #1
 80020d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80020d8:	480b      	ldr	r0, [pc, #44]	@ (8002108 <lcd_data+0x40>)
 80020da:	f002 ffc9 	bl	8005070 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CSX_GPIO_Port, CSX_Pin, GPIO_PIN_RESET);
 80020de:	2200      	movs	r2, #0
 80020e0:	2104      	movs	r1, #4
 80020e2:	480a      	ldr	r0, [pc, #40]	@ (800210c <lcd_data+0x44>)
 80020e4:	f002 ffc4 	bl	8005070 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, &data, 1, HAL_MAX_DELAY);
 80020e8:	1df9      	adds	r1, r7, #7
 80020ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020ee:	2201      	movs	r2, #1
 80020f0:	4807      	ldr	r0, [pc, #28]	@ (8002110 <lcd_data+0x48>)
 80020f2:	f006 fa06 	bl	8008502 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CSX_GPIO_Port, CSX_Pin, GPIO_PIN_SET);
 80020f6:	2201      	movs	r2, #1
 80020f8:	2104      	movs	r1, #4
 80020fa:	4804      	ldr	r0, [pc, #16]	@ (800210c <lcd_data+0x44>)
 80020fc:	f002 ffb8 	bl	8005070 <HAL_GPIO_WritePin>
}
 8002100:	bf00      	nop
 8002102:	3708      	adds	r7, #8
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}
 8002108:	40020c00 	.word	0x40020c00
 800210c:	40020800 	.word	0x40020800
 8002110:	20025f00 	.word	0x20025f00

08002114 <lcd_data16>:
static void lcd_data16(uint16_t value){
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	4603      	mov	r3, r0
 800211c:	80fb      	strh	r3, [r7, #6]
	lcd_data(value >> 8);
 800211e:	88fb      	ldrh	r3, [r7, #6]
 8002120:	0a1b      	lsrs	r3, r3, #8
 8002122:	b29b      	uxth	r3, r3
 8002124:	b2db      	uxtb	r3, r3
 8002126:	4618      	mov	r0, r3
 8002128:	f7ff ffce 	bl	80020c8 <lcd_data>
	lcd_data(value);
 800212c:	88fb      	ldrh	r3, [r7, #6]
 800212e:	b2db      	uxtb	r3, r3
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff ffc9 	bl	80020c8 <lcd_data>
}
 8002136:	bf00      	nop
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <lcd_send>:
static void lcd_send(uint16_t value){
 800213e:	b580      	push	{r7, lr}
 8002140:	b082      	sub	sp, #8
 8002142:	af00      	add	r7, sp, #0
 8002144:	4603      	mov	r3, r0
 8002146:	80fb      	strh	r3, [r7, #6]
	if (value & 0x100) {
 8002148:	88fb      	ldrh	r3, [r7, #6]
 800214a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800214e:	2b00      	cmp	r3, #0
 8002150:	d005      	beq.n	800215e <lcd_send+0x20>
		lcd_cmd(value);
 8002152:	88fb      	ldrh	r3, [r7, #6]
 8002154:	b2db      	uxtb	r3, r3
 8002156:	4618      	mov	r0, r3
 8002158:	f7ff ff84 	bl	8002064 <lcd_cmd>
	} else {
		lcd_data(value);
	}
}
 800215c:	e004      	b.n	8002168 <lcd_send+0x2a>
		lcd_data(value);
 800215e:	88fb      	ldrh	r3, [r7, #6]
 8002160:	b2db      	uxtb	r3, r3
 8002162:	4618      	mov	r0, r3
 8002164:	f7ff ffb0 	bl	80020c8 <lcd_data>
}
 8002168:	bf00      	nop
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <lcd_init>:
void lcd_init(void){
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
  chunk_size = (LCD_HEIGHT * LCD_WIDTH) / how_many_chunks;
 8002176:	4b23      	ldr	r3, [pc, #140]	@ (8002204 <lcd_init+0x94>)
 8002178:	881b      	ldrh	r3, [r3, #0]
 800217a:	461a      	mov	r2, r3
 800217c:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8002180:	fb93 f3f2 	sdiv	r3, r3, r2
 8002184:	b29a      	uxth	r2, r3
 8002186:	4b20      	ldr	r3, [pc, #128]	@ (8002208 <lcd_init+0x98>)
 8002188:	801a      	strh	r2, [r3, #0]
  y_per_chunk = LCD_HEIGHT / how_many_chunks;
 800218a:	4b1e      	ldr	r3, [pc, #120]	@ (8002204 <lcd_init+0x94>)
 800218c:	881b      	ldrh	r3, [r3, #0]
 800218e:	461a      	mov	r2, r3
 8002190:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8002194:	fb93 f3f2 	sdiv	r3, r3, r2
 8002198:	b29a      	uxth	r2, r3
 800219a:	4b1c      	ldr	r3, [pc, #112]	@ (800220c <lcd_init+0x9c>)
 800219c:	801a      	strh	r2, [r3, #0]

  int i;
  HAL_GPIO_WritePin(RDX_GPIO_Port, RDX_Pin, GPIO_PIN_RESET);
 800219e:	2200      	movs	r2, #0
 80021a0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80021a4:	481a      	ldr	r0, [pc, #104]	@ (8002210 <lcd_init+0xa0>)
 80021a6:	f002 ff63 	bl	8005070 <HAL_GPIO_WritePin>
  HAL_Delay(100); // w nocie 10 mikro sec
 80021aa:	2064      	movs	r0, #100	@ 0x64
 80021ac:	f001 ff1e 	bl	8003fec <HAL_Delay>
  HAL_GPIO_WritePin(RDX_GPIO_Port, RDX_Pin, GPIO_PIN_SET);
 80021b0:	2201      	movs	r2, #1
 80021b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80021b6:	4816      	ldr	r0, [pc, #88]	@ (8002210 <lcd_init+0xa0>)
 80021b8:	f002 ff5a 	bl	8005070 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 80021bc:	2064      	movs	r0, #100	@ 0x64
 80021be:	f001 ff15 	bl	8003fec <HAL_Delay>
  for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 80021c2:	2300      	movs	r3, #0
 80021c4:	607b      	str	r3, [r7, #4]
 80021c6:	e009      	b.n	80021dc <lcd_init+0x6c>
    lcd_send(init_table[i]);
 80021c8:	4a12      	ldr	r2, [pc, #72]	@ (8002214 <lcd_init+0xa4>)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7ff ffb4 	bl	800213e <lcd_send>
  for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	3301      	adds	r3, #1
 80021da:	607b      	str	r3, [r7, #4]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2b35      	cmp	r3, #53	@ 0x35
 80021e0:	d9f2      	bls.n	80021c8 <lcd_init+0x58>
  }
  HAL_Delay(200);
 80021e2:	20c8      	movs	r0, #200	@ 0xc8
 80021e4:	f001 ff02 	bl	8003fec <HAL_Delay>
  lcd_cmd(SLEEP_OUT);
 80021e8:	2011      	movs	r0, #17
 80021ea:	f7ff ff3b 	bl	8002064 <lcd_cmd>
  HAL_Delay(120);
 80021ee:	2078      	movs	r0, #120	@ 0x78
 80021f0:	f001 fefc 	bl	8003fec <HAL_Delay>
  lcd_cmd(DISPLAY_ON);
 80021f4:	2029      	movs	r0, #41	@ 0x29
 80021f6:	f7ff ff35 	bl	8002064 <lcd_cmd>
}
 80021fa:	bf00      	nop
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	20000002 	.word	0x20000002
 8002208:	20025af6 	.word	0x20025af6
 800220c:	20025af8 	.word	0x20025af8
 8002210:	40020c00 	.word	0x40020c00
 8002214:	0800ede8 	.word	0x0800ede8

08002218 <lcd_set_window>:

static void lcd_set_window(int x, int y, int width, int height){
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	607a      	str	r2, [r7, #4]
 8002224:	603b      	str	r3, [r7, #0]
	lcd_cmd(COL_ADR_SET);
 8002226:	202a      	movs	r0, #42	@ 0x2a
 8002228:	f7ff ff1c 	bl	8002064 <lcd_cmd>
	lcd_data16(x);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	b29b      	uxth	r3, r3
 8002230:	4618      	mov	r0, r3
 8002232:	f7ff ff6f 	bl	8002114 <lcd_data16>
	lcd_data16(x+width-1);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	b29a      	uxth	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	b29b      	uxth	r3, r3
 800223e:	4413      	add	r3, r2
 8002240:	b29b      	uxth	r3, r3
 8002242:	3b01      	subs	r3, #1
 8002244:	b29b      	uxth	r3, r3
 8002246:	4618      	mov	r0, r3
 8002248:	f7ff ff64 	bl	8002114 <lcd_data16>
	lcd_cmd(PAGE_ADR_SET);
 800224c:	202b      	movs	r0, #43	@ 0x2b
 800224e:	f7ff ff09 	bl	8002064 <lcd_cmd>
	lcd_data16(y);
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	b29b      	uxth	r3, r3
 8002256:	4618      	mov	r0, r3
 8002258:	f7ff ff5c 	bl	8002114 <lcd_data16>
	lcd_data16(y+height-1);
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	b29a      	uxth	r2, r3
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	b29b      	uxth	r3, r3
 8002264:	4413      	add	r3, r2
 8002266:	b29b      	uxth	r3, r3
 8002268:	3b01      	subs	r3, #1
 800226a:	b29b      	uxth	r3, r3
 800226c:	4618      	mov	r0, r3
 800226e:	f7ff ff51 	bl	8002114 <lcd_data16>
}
 8002272:	bf00      	nop
 8002274:	3710      	adds	r7, #16
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
	...

0800227c <lcd_set_rectangle>:
void lcd_set_rectangle(uint16_t idx,int x,int y,int width,int height,uint16_t color){
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	60b9      	str	r1, [r7, #8]
 8002284:	607a      	str	r2, [r7, #4]
 8002286:	603b      	str	r3, [r7, #0]
 8002288:	4603      	mov	r3, r0
 800228a:	81fb      	strh	r3, [r7, #14]
	rects[idx].x = x;
 800228c:	89fa      	ldrh	r2, [r7, #14]
 800228e:	491b      	ldr	r1, [pc, #108]	@ (80022fc <lcd_set_rectangle+0x80>)
 8002290:	4613      	mov	r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	4413      	add	r3, r2
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	440b      	add	r3, r1
 800229a:	68ba      	ldr	r2, [r7, #8]
 800229c:	601a      	str	r2, [r3, #0]
	rects[idx].y = y;
 800229e:	89fa      	ldrh	r2, [r7, #14]
 80022a0:	4916      	ldr	r1, [pc, #88]	@ (80022fc <lcd_set_rectangle+0x80>)
 80022a2:	4613      	mov	r3, r2
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	4413      	add	r3, r2
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	440b      	add	r3, r1
 80022ac:	3304      	adds	r3, #4
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	601a      	str	r2, [r3, #0]
	rects[idx].width = width;
 80022b2:	89fa      	ldrh	r2, [r7, #14]
 80022b4:	4911      	ldr	r1, [pc, #68]	@ (80022fc <lcd_set_rectangle+0x80>)
 80022b6:	4613      	mov	r3, r2
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	4413      	add	r3, r2
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	440b      	add	r3, r1
 80022c0:	3308      	adds	r3, #8
 80022c2:	683a      	ldr	r2, [r7, #0]
 80022c4:	601a      	str	r2, [r3, #0]
	rects[idx].height = height;
 80022c6:	89fa      	ldrh	r2, [r7, #14]
 80022c8:	490c      	ldr	r1, [pc, #48]	@ (80022fc <lcd_set_rectangle+0x80>)
 80022ca:	4613      	mov	r3, r2
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	4413      	add	r3, r2
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	440b      	add	r3, r1
 80022d4:	330c      	adds	r3, #12
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	601a      	str	r2, [r3, #0]
	rects[idx].color = color;
 80022da:	89fa      	ldrh	r2, [r7, #14]
 80022dc:	4907      	ldr	r1, [pc, #28]	@ (80022fc <lcd_set_rectangle+0x80>)
 80022de:	4613      	mov	r3, r2
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	4413      	add	r3, r2
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	440b      	add	r3, r1
 80022e8:	3310      	adds	r3, #16
 80022ea:	8bba      	ldrh	r2, [r7, #28]
 80022ec:	801a      	strh	r2, [r3, #0]
}
 80022ee:	bf00      	nop
 80022f0:	3714      	adds	r7, #20
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	20025afc 	.word	0x20025afc

08002300 <lcd_set_char>:
void lcd_set_char(uint16_t idx, int x, int y, char znak, uint16_t color){
 8002300:	b480      	push	{r7}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	60b9      	str	r1, [r7, #8]
 8002308:	607a      	str	r2, [r7, #4]
 800230a:	461a      	mov	r2, r3
 800230c:	4603      	mov	r3, r0
 800230e:	81fb      	strh	r3, [r7, #14]
 8002310:	4613      	mov	r3, r2
 8002312:	737b      	strb	r3, [r7, #13]
	text[idx].x = x;
 8002314:	89fa      	ldrh	r2, [r7, #14]
 8002316:	4916      	ldr	r1, [pc, #88]	@ (8002370 <lcd_set_char+0x70>)
 8002318:	4613      	mov	r3, r2
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	4413      	add	r3, r2
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	440b      	add	r3, r1
 8002322:	68ba      	ldr	r2, [r7, #8]
 8002324:	601a      	str	r2, [r3, #0]
	text[idx].y = y;
 8002326:	89fa      	ldrh	r2, [r7, #14]
 8002328:	4911      	ldr	r1, [pc, #68]	@ (8002370 <lcd_set_char+0x70>)
 800232a:	4613      	mov	r3, r2
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	4413      	add	r3, r2
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	440b      	add	r3, r1
 8002334:	3304      	adds	r3, #4
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	601a      	str	r2, [r3, #0]
	text[idx].c = znak;
 800233a:	89fa      	ldrh	r2, [r7, #14]
 800233c:	490c      	ldr	r1, [pc, #48]	@ (8002370 <lcd_set_char+0x70>)
 800233e:	4613      	mov	r3, r2
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	4413      	add	r3, r2
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	440b      	add	r3, r1
 8002348:	3308      	adds	r3, #8
 800234a:	7b7a      	ldrb	r2, [r7, #13]
 800234c:	701a      	strb	r2, [r3, #0]
	text[idx].color = color;
 800234e:	89fa      	ldrh	r2, [r7, #14]
 8002350:	4907      	ldr	r1, [pc, #28]	@ (8002370 <lcd_set_char+0x70>)
 8002352:	4613      	mov	r3, r2
 8002354:	005b      	lsls	r3, r3, #1
 8002356:	4413      	add	r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	440b      	add	r3, r1
 800235c:	330a      	adds	r3, #10
 800235e:	8b3a      	ldrh	r2, [r7, #24]
 8002360:	801a      	strh	r2, [r3, #0]
}
 8002362:	bf00      	nop
 8002364:	3714      	adds	r7, #20
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	20025bd4 	.word	0x20025bd4

08002374 <lcd_set_circle>:

void lcd_set_circle(int x,int y,int radius,uint16_t color){
 8002374:	b480      	push	{r7}
 8002376:	b085      	sub	sp, #20
 8002378:	af00      	add	r7, sp, #0
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	60b9      	str	r1, [r7, #8]
 800237e:	607a      	str	r2, [r7, #4]
 8002380:	807b      	strh	r3, [r7, #2]
	player.x = x;
 8002382:	4a09      	ldr	r2, [pc, #36]	@ (80023a8 <lcd_set_circle+0x34>)
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	6013      	str	r3, [r2, #0]
	player.y = y;
 8002388:	4a07      	ldr	r2, [pc, #28]	@ (80023a8 <lcd_set_circle+0x34>)
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	6053      	str	r3, [r2, #4]
	player.r = radius;
 800238e:	4a06      	ldr	r2, [pc, #24]	@ (80023a8 <lcd_set_circle+0x34>)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6093      	str	r3, [r2, #8]
	player.color = color;
 8002394:	4a04      	ldr	r2, [pc, #16]	@ (80023a8 <lcd_set_circle+0x34>)
 8002396:	887b      	ldrh	r3, [r7, #2]
 8002398:	8193      	strh	r3, [r2, #12]
}
 800239a:	bf00      	nop
 800239c:	3714      	adds	r7, #20
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	20025bc4 	.word	0x20025bc4

080023ac <send_circle>:
static void send_circle(uint16_t circle_color){
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	4603      	mov	r3, r0
 80023b4:	80fb      	strh	r3, [r7, #6]
	lcd_set_window(player.x - player.r, player.y-player.r, 2*player.r,2*player.r);
 80023b6:	4b36      	ldr	r3, [pc, #216]	@ (8002490 <send_circle+0xe4>)
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	4b35      	ldr	r3, [pc, #212]	@ (8002490 <send_circle+0xe4>)
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	1ad0      	subs	r0, r2, r3
 80023c0:	4b33      	ldr	r3, [pc, #204]	@ (8002490 <send_circle+0xe4>)
 80023c2:	685a      	ldr	r2, [r3, #4]
 80023c4:	4b32      	ldr	r3, [pc, #200]	@ (8002490 <send_circle+0xe4>)
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	1ad1      	subs	r1, r2, r3
 80023ca:	4b31      	ldr	r3, [pc, #196]	@ (8002490 <send_circle+0xe4>)
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	005a      	lsls	r2, r3, #1
 80023d0:	4b2f      	ldr	r3, [pc, #188]	@ (8002490 <send_circle+0xe4>)
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	005b      	lsls	r3, r3, #1
 80023d6:	f7ff ff1f 	bl	8002218 <lcd_set_window>
	lcd_cmd(MEM_WRITE);
 80023da:	202c      	movs	r0, #44	@ 0x2c
 80023dc:	f7ff fe42 	bl	8002064 <lcd_cmd>
	if(!spi5_acquire())return;
 80023e0:	f001 f9d6 	bl	8003790 <spi5_acquire>
 80023e4:	4603      	mov	r3, r0
 80023e6:	f083 0301 	eor.w	r3, r3, #1
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d14b      	bne.n	8002488 <send_circle+0xdc>
	for(int y=player.y-player.r;y<player.y+player.r;y++){
 80023f0:	4b27      	ldr	r3, [pc, #156]	@ (8002490 <send_circle+0xe4>)
 80023f2:	685a      	ldr	r2, [r3, #4]
 80023f4:	4b26      	ldr	r3, [pc, #152]	@ (8002490 <send_circle+0xe4>)
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	60fb      	str	r3, [r7, #12]
 80023fc:	e039      	b.n	8002472 <send_circle+0xc6>
		for(int x=player.x-player.r;x<player.x+player.r;x++){
 80023fe:	4b24      	ldr	r3, [pc, #144]	@ (8002490 <send_circle+0xe4>)
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	4b23      	ldr	r3, [pc, #140]	@ (8002490 <send_circle+0xe4>)
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	60bb      	str	r3, [r7, #8]
 800240a:	e027      	b.n	800245c <send_circle+0xb0>
			if( ( (x-player.x)*(x-player.x)+(y-player.y)*(y-player.y)) <= (player.r*player.r)){
 800240c:	4b20      	ldr	r3, [pc, #128]	@ (8002490 <send_circle+0xe4>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	68ba      	ldr	r2, [r7, #8]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	4a1e      	ldr	r2, [pc, #120]	@ (8002490 <send_circle+0xe4>)
 8002416:	6812      	ldr	r2, [r2, #0]
 8002418:	68b9      	ldr	r1, [r7, #8]
 800241a:	1a8a      	subs	r2, r1, r2
 800241c:	fb03 f202 	mul.w	r2, r3, r2
 8002420:	4b1b      	ldr	r3, [pc, #108]	@ (8002490 <send_circle+0xe4>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	68f9      	ldr	r1, [r7, #12]
 8002426:	1acb      	subs	r3, r1, r3
 8002428:	4919      	ldr	r1, [pc, #100]	@ (8002490 <send_circle+0xe4>)
 800242a:	6849      	ldr	r1, [r1, #4]
 800242c:	68f8      	ldr	r0, [r7, #12]
 800242e:	1a41      	subs	r1, r0, r1
 8002430:	fb01 f303 	mul.w	r3, r1, r3
 8002434:	441a      	add	r2, r3
 8002436:	4b16      	ldr	r3, [pc, #88]	@ (8002490 <send_circle+0xe4>)
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	4915      	ldr	r1, [pc, #84]	@ (8002490 <send_circle+0xe4>)
 800243c:	6889      	ldr	r1, [r1, #8]
 800243e:	fb01 f303 	mul.w	r3, r1, r3
 8002442:	429a      	cmp	r2, r3
 8002444:	dc04      	bgt.n	8002450 <send_circle+0xa4>
				lcd_data16(circle_color);
 8002446:	88fb      	ldrh	r3, [r7, #6]
 8002448:	4618      	mov	r0, r3
 800244a:	f7ff fe63 	bl	8002114 <lcd_data16>
 800244e:	e002      	b.n	8002456 <send_circle+0xaa>
			} else{
				lcd_data16(BACKGROUND); // zle
 8002450:	201f      	movs	r0, #31
 8002452:	f7ff fe5f 	bl	8002114 <lcd_data16>
		for(int x=player.x-player.r;x<player.x+player.r;x++){
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	3301      	adds	r3, #1
 800245a:	60bb      	str	r3, [r7, #8]
 800245c:	4b0c      	ldr	r3, [pc, #48]	@ (8002490 <send_circle+0xe4>)
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	4b0b      	ldr	r3, [pc, #44]	@ (8002490 <send_circle+0xe4>)
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	4413      	add	r3, r2
 8002466:	68ba      	ldr	r2, [r7, #8]
 8002468:	429a      	cmp	r2, r3
 800246a:	dbcf      	blt.n	800240c <send_circle+0x60>
	for(int y=player.y-player.r;y<player.y+player.r;y++){
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	3301      	adds	r3, #1
 8002470:	60fb      	str	r3, [r7, #12]
 8002472:	4b07      	ldr	r3, [pc, #28]	@ (8002490 <send_circle+0xe4>)
 8002474:	685a      	ldr	r2, [r3, #4]
 8002476:	4b06      	ldr	r3, [pc, #24]	@ (8002490 <send_circle+0xe4>)
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	4413      	add	r3, r2
 800247c:	68fa      	ldr	r2, [r7, #12]
 800247e:	429a      	cmp	r2, r3
 8002480:	dbbd      	blt.n	80023fe <send_circle+0x52>
			}
		}
	}
	spi5_release();
 8002482:	f001 f999 	bl	80037b8 <spi5_release>
 8002486:	e000      	b.n	800248a <send_circle+0xde>
	if(!spi5_acquire())return;
 8002488:	bf00      	nop
}
 800248a:	3710      	adds	r7, #16
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	20025bc4 	.word	0x20025bc4

08002494 <clear_former_horizontal>:
//
//	HAL_SPI_Transmit_DMA(&hspi5, (uint8_t*)circle_buffer, 2*4*player.r*player.r);
//
//	spi5_release();
//}
static void clear_former_horizontal(Circle former){
 8002494:	b590      	push	{r4, r7, lr}
 8002496:	b08b      	sub	sp, #44	@ 0x2c
 8002498:	af00      	add	r7, sp, #0
 800249a:	463c      	mov	r4, r7
 800249c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	int min_y,max_y;

	if(former.y-former.r < player.y - player.r){
 80024a0:	687a      	ldr	r2, [r7, #4]
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	1ad2      	subs	r2, r2, r3
 80024a6:	4b29      	ldr	r3, [pc, #164]	@ (800254c <clear_former_horizontal+0xb8>)
 80024a8:	6859      	ldr	r1, [r3, #4]
 80024aa:	4b28      	ldr	r3, [pc, #160]	@ (800254c <clear_former_horizontal+0xb8>)
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	1acb      	subs	r3, r1, r3
 80024b0:	429a      	cmp	r2, r3
 80024b2:	da0a      	bge.n	80024ca <clear_former_horizontal+0x36>
		min_y = former.y-former.r;
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	627b      	str	r3, [r7, #36]	@ 0x24
		max_y = player.y-player.r;
 80024bc:	4b23      	ldr	r3, [pc, #140]	@ (800254c <clear_former_horizontal+0xb8>)
 80024be:	685a      	ldr	r2, [r3, #4]
 80024c0:	4b22      	ldr	r3, [pc, #136]	@ (800254c <clear_former_horizontal+0xb8>)
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	623b      	str	r3, [r7, #32]
 80024c8:	e009      	b.n	80024de <clear_former_horizontal+0x4a>
	} else{
		min_y = player.y+player.r;
 80024ca:	4b20      	ldr	r3, [pc, #128]	@ (800254c <clear_former_horizontal+0xb8>)
 80024cc:	685a      	ldr	r2, [r3, #4]
 80024ce:	4b1f      	ldr	r3, [pc, #124]	@ (800254c <clear_former_horizontal+0xb8>)
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	4413      	add	r3, r2
 80024d4:	627b      	str	r3, [r7, #36]	@ 0x24
		max_y = former.y+former.r;
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	4413      	add	r3, r2
 80024dc:	623b      	str	r3, [r7, #32]
	}

	int height = max_y-min_y;
 80024de:	6a3a      	ldr	r2, [r7, #32]
 80024e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	61fb      	str	r3, [r7, #28]
	int d_wh = 2*former.r;
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	617b      	str	r3, [r7, #20]
	if(height>d_wh)height=d_wh;
 80024ec:	69fa      	ldr	r2, [r7, #28]
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	dd01      	ble.n	80024f8 <clear_former_horizontal+0x64>
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	61fb      	str	r3, [r7, #28]

	lcd_set_window(former.x-former.r, min_y, d_wh, height);
 80024f8:	683a      	ldr	r2, [r7, #0]
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	1ad0      	subs	r0, r2, r3
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	697a      	ldr	r2, [r7, #20]
 8002502:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002504:	f7ff fe88 	bl	8002218 <lcd_set_window>
	lcd_cmd(MEM_WRITE);
 8002508:	202c      	movs	r0, #44	@ 0x2c
 800250a:	f7ff fdab 	bl	8002064 <lcd_cmd>
	if(!spi5_acquire()){return;}
 800250e:	f001 f93f 	bl	8003790 <spi5_acquire>
 8002512:	4603      	mov	r3, r0
 8002514:	f083 0301 	eor.w	r3, r3, #1
 8002518:	b2db      	uxtb	r3, r3
 800251a:	2b00      	cmp	r3, #0
 800251c:	d112      	bne.n	8002544 <clear_former_horizontal+0xb0>
	for(int i=0;i<d_wh*height;i++){
 800251e:	2300      	movs	r3, #0
 8002520:	61bb      	str	r3, [r7, #24]
 8002522:	e005      	b.n	8002530 <clear_former_horizontal+0x9c>
		lcd_data16(BACKGROUND);
 8002524:	201f      	movs	r0, #31
 8002526:	f7ff fdf5 	bl	8002114 <lcd_data16>
	for(int i=0;i<d_wh*height;i++){
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	3301      	adds	r3, #1
 800252e:	61bb      	str	r3, [r7, #24]
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	69fa      	ldr	r2, [r7, #28]
 8002534:	fb02 f303 	mul.w	r3, r2, r3
 8002538:	69ba      	ldr	r2, [r7, #24]
 800253a:	429a      	cmp	r2, r3
 800253c:	dbf2      	blt.n	8002524 <clear_former_horizontal+0x90>
	}
	spi5_release();
 800253e:	f001 f93b 	bl	80037b8 <spi5_release>
 8002542:	e000      	b.n	8002546 <clear_former_horizontal+0xb2>
	if(!spi5_acquire()){return;}
 8002544:	bf00      	nop
}
 8002546:	372c      	adds	r7, #44	@ 0x2c
 8002548:	46bd      	mov	sp, r7
 800254a:	bd90      	pop	{r4, r7, pc}
 800254c:	20025bc4 	.word	0x20025bc4

08002550 <clear_former_vertical>:
static void clear_former_vertical(Circle former){
 8002550:	b590      	push	{r4, r7, lr}
 8002552:	b08b      	sub	sp, #44	@ 0x2c
 8002554:	af00      	add	r7, sp, #0
 8002556:	463c      	mov	r4, r7
 8002558:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	int min_x,max_x;

	if(former.x-former.r < player.x - player.r){
 800255c:	683a      	ldr	r2, [r7, #0]
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	1ad2      	subs	r2, r2, r3
 8002562:	4b2a      	ldr	r3, [pc, #168]	@ (800260c <clear_former_vertical+0xbc>)
 8002564:	6819      	ldr	r1, [r3, #0]
 8002566:	4b29      	ldr	r3, [pc, #164]	@ (800260c <clear_former_vertical+0xbc>)
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	1acb      	subs	r3, r1, r3
 800256c:	429a      	cmp	r2, r3
 800256e:	da0a      	bge.n	8002586 <clear_former_vertical+0x36>
		min_x = former.x-former.r;
 8002570:	683a      	ldr	r2, [r7, #0]
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	627b      	str	r3, [r7, #36]	@ 0x24
		max_x = player.x-player.r;
 8002578:	4b24      	ldr	r3, [pc, #144]	@ (800260c <clear_former_vertical+0xbc>)
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	4b23      	ldr	r3, [pc, #140]	@ (800260c <clear_former_vertical+0xbc>)
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	623b      	str	r3, [r7, #32]
 8002584:	e009      	b.n	800259a <clear_former_vertical+0x4a>
	} else{
		min_x = player.x+player.r;
 8002586:	4b21      	ldr	r3, [pc, #132]	@ (800260c <clear_former_vertical+0xbc>)
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	4b20      	ldr	r3, [pc, #128]	@ (800260c <clear_former_vertical+0xbc>)
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	4413      	add	r3, r2
 8002590:	627b      	str	r3, [r7, #36]	@ 0x24
		max_x = former.x+former.r;
 8002592:	683a      	ldr	r2, [r7, #0]
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	4413      	add	r3, r2
 8002598:	623b      	str	r3, [r7, #32]
	}

	int width = max_x-min_x;
 800259a:	6a3a      	ldr	r2, [r7, #32]
 800259c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	61fb      	str	r3, [r7, #28]
	int d_wh = 2*former.r;
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	005b      	lsls	r3, r3, #1
 80025a6:	617b      	str	r3, [r7, #20]
	if(width>d_wh)width=2*d_wh;
 80025a8:	69fa      	ldr	r2, [r7, #28]
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	dd02      	ble.n	80025b6 <clear_former_vertical+0x66>
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	61fb      	str	r3, [r7, #28]

	lcd_set_window(min_x, former.y-former.r, width, d_wh);
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	1ad1      	subs	r1, r2, r3
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	69fa      	ldr	r2, [r7, #28]
 80025c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80025c2:	f7ff fe29 	bl	8002218 <lcd_set_window>
	lcd_cmd(MEM_WRITE);
 80025c6:	202c      	movs	r0, #44	@ 0x2c
 80025c8:	f7ff fd4c 	bl	8002064 <lcd_cmd>
	if(!spi5_acquire()){return;}
 80025cc:	f001 f8e0 	bl	8003790 <spi5_acquire>
 80025d0:	4603      	mov	r3, r0
 80025d2:	f083 0301 	eor.w	r3, r3, #1
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d112      	bne.n	8002602 <clear_former_vertical+0xb2>
	for(int i=0;i<d_wh*width;i++){
 80025dc:	2300      	movs	r3, #0
 80025de:	61bb      	str	r3, [r7, #24]
 80025e0:	e005      	b.n	80025ee <clear_former_vertical+0x9e>
		lcd_data16(BACKGROUND);
 80025e2:	201f      	movs	r0, #31
 80025e4:	f7ff fd96 	bl	8002114 <lcd_data16>
	for(int i=0;i<d_wh*width;i++){
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	3301      	adds	r3, #1
 80025ec:	61bb      	str	r3, [r7, #24]
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	69fa      	ldr	r2, [r7, #28]
 80025f2:	fb02 f303 	mul.w	r3, r2, r3
 80025f6:	69ba      	ldr	r2, [r7, #24]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	dbf2      	blt.n	80025e2 <clear_former_vertical+0x92>
	}
	spi5_release();
 80025fc:	f001 f8dc 	bl	80037b8 <spi5_release>
 8002600:	e000      	b.n	8002604 <clear_former_vertical+0xb4>
	if(!spi5_acquire()){return;}
 8002602:	bf00      	nop
}
 8002604:	372c      	adds	r7, #44	@ 0x2c
 8002606:	46bd      	mov	sp, r7
 8002608:	bd90      	pop	{r4, r7, pc}
 800260a:	bf00      	nop
 800260c:	20025bc4 	.word	0x20025bc4

08002610 <clear_former_circle>:
static void clear_former_circle(Circle former){
 8002610:	b590      	push	{r4, r7, lr}
 8002612:	b085      	sub	sp, #20
 8002614:	af00      	add	r7, sp, #0
 8002616:	463c      	mov	r4, r7
 8002618:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	clear_former_horizontal(former);
 800261c:	463b      	mov	r3, r7
 800261e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002620:	f7ff ff38 	bl	8002494 <clear_former_horizontal>
	clear_former_vertical(former);
 8002624:	463b      	mov	r3, r7
 8002626:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002628:	f7ff ff92 	bl	8002550 <clear_former_vertical>
}
 800262c:	bf00      	nop
 800262e:	3714      	adds	r7, #20
 8002630:	46bd      	mov	sp, r7
 8002632:	bd90      	pop	{r4, r7, pc}

08002634 <lcd_delta_circle>:
void lcd_delta_circle(int dx,int dy,int dradius){
 8002634:	b480      	push	{r7}
 8002636:	b085      	sub	sp, #20
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
	player.x += dx;
 8002640:	4b2c      	ldr	r3, [pc, #176]	@ (80026f4 <lcd_delta_circle+0xc0>)
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	4413      	add	r3, r2
 8002648:	4a2a      	ldr	r2, [pc, #168]	@ (80026f4 <lcd_delta_circle+0xc0>)
 800264a:	6013      	str	r3, [r2, #0]
	player.y += dy;
 800264c:	4b29      	ldr	r3, [pc, #164]	@ (80026f4 <lcd_delta_circle+0xc0>)
 800264e:	685a      	ldr	r2, [r3, #4]
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	4413      	add	r3, r2
 8002654:	4a27      	ldr	r2, [pc, #156]	@ (80026f4 <lcd_delta_circle+0xc0>)
 8002656:	6053      	str	r3, [r2, #4]
	player.r += dradius;
 8002658:	4b26      	ldr	r3, [pc, #152]	@ (80026f4 <lcd_delta_circle+0xc0>)
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	4413      	add	r3, r2
 8002660:	4a24      	ldr	r2, [pc, #144]	@ (80026f4 <lcd_delta_circle+0xc0>)
 8002662:	6093      	str	r3, [r2, #8]



	if(player.r<0 || player.r > LCD_WIDTH/6 || player.r>LCD_HEIGHT/6)player.r = 5;
 8002664:	4b23      	ldr	r3, [pc, #140]	@ (80026f4 <lcd_delta_circle+0xc0>)
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	2b00      	cmp	r3, #0
 800266a:	db07      	blt.n	800267c <lcd_delta_circle+0x48>
 800266c:	4b21      	ldr	r3, [pc, #132]	@ (80026f4 <lcd_delta_circle+0xc0>)
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	2b28      	cmp	r3, #40	@ 0x28
 8002672:	dc03      	bgt.n	800267c <lcd_delta_circle+0x48>
 8002674:	4b1f      	ldr	r3, [pc, #124]	@ (80026f4 <lcd_delta_circle+0xc0>)
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	2b35      	cmp	r3, #53	@ 0x35
 800267a:	dd02      	ble.n	8002682 <lcd_delta_circle+0x4e>
 800267c:	4b1d      	ldr	r3, [pc, #116]	@ (80026f4 <lcd_delta_circle+0xc0>)
 800267e:	2205      	movs	r2, #5
 8002680:	609a      	str	r2, [r3, #8]

	if (player.x-player.r < 0) player.x = player.r;
 8002682:	4b1c      	ldr	r3, [pc, #112]	@ (80026f4 <lcd_delta_circle+0xc0>)
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	4b1b      	ldr	r3, [pc, #108]	@ (80026f4 <lcd_delta_circle+0xc0>)
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	2b00      	cmp	r3, #0
 800268e:	da04      	bge.n	800269a <lcd_delta_circle+0x66>
 8002690:	4b18      	ldr	r3, [pc, #96]	@ (80026f4 <lcd_delta_circle+0xc0>)
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	4a17      	ldr	r2, [pc, #92]	@ (80026f4 <lcd_delta_circle+0xc0>)
 8002696:	6013      	str	r3, [r2, #0]
 8002698:	e00c      	b.n	80026b4 <lcd_delta_circle+0x80>
	else if (player.x+player.r > LCD_WIDTH) player.x = LCD_WIDTH-player.r;
 800269a:	4b16      	ldr	r3, [pc, #88]	@ (80026f4 <lcd_delta_circle+0xc0>)
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	4b15      	ldr	r3, [pc, #84]	@ (80026f4 <lcd_delta_circle+0xc0>)
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	4413      	add	r3, r2
 80026a4:	2bf0      	cmp	r3, #240	@ 0xf0
 80026a6:	dd05      	ble.n	80026b4 <lcd_delta_circle+0x80>
 80026a8:	4b12      	ldr	r3, [pc, #72]	@ (80026f4 <lcd_delta_circle+0xc0>)
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 80026b0:	4a10      	ldr	r2, [pc, #64]	@ (80026f4 <lcd_delta_circle+0xc0>)
 80026b2:	6013      	str	r3, [r2, #0]
	if (player.y-player.r < 0) player.y = player.r;
 80026b4:	4b0f      	ldr	r3, [pc, #60]	@ (80026f4 <lcd_delta_circle+0xc0>)
 80026b6:	685a      	ldr	r2, [r3, #4]
 80026b8:	4b0e      	ldr	r3, [pc, #56]	@ (80026f4 <lcd_delta_circle+0xc0>)
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	2b00      	cmp	r3, #0
 80026c0:	da04      	bge.n	80026cc <lcd_delta_circle+0x98>
 80026c2:	4b0c      	ldr	r3, [pc, #48]	@ (80026f4 <lcd_delta_circle+0xc0>)
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	4a0b      	ldr	r2, [pc, #44]	@ (80026f4 <lcd_delta_circle+0xc0>)
 80026c8:	6053      	str	r3, [r2, #4]
	else if (player.y+player.r > LCD_HEIGHT) player.y = LCD_HEIGHT-player.r;
}
 80026ca:	e00d      	b.n	80026e8 <lcd_delta_circle+0xb4>
	else if (player.y+player.r > LCD_HEIGHT) player.y = LCD_HEIGHT-player.r;
 80026cc:	4b09      	ldr	r3, [pc, #36]	@ (80026f4 <lcd_delta_circle+0xc0>)
 80026ce:	685a      	ldr	r2, [r3, #4]
 80026d0:	4b08      	ldr	r3, [pc, #32]	@ (80026f4 <lcd_delta_circle+0xc0>)
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	4413      	add	r3, r2
 80026d6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80026da:	dd05      	ble.n	80026e8 <lcd_delta_circle+0xb4>
 80026dc:	4b05      	ldr	r3, [pc, #20]	@ (80026f4 <lcd_delta_circle+0xc0>)
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80026e4:	4a03      	ldr	r2, [pc, #12]	@ (80026f4 <lcd_delta_circle+0xc0>)
 80026e6:	6053      	str	r3, [r2, #4]
}
 80026e8:	bf00      	nop
 80026ea:	3714      	adds	r7, #20
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr
 80026f4:	20025bc4 	.word	0x20025bc4

080026f8 <lcd_update_circle>:
void lcd_update_circle(int dx,int dy,int dradius){
 80026f8:	b590      	push	{r4, r7, lr}
 80026fa:	b089      	sub	sp, #36	@ 0x24
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
	Circle former = player;
 8002704:	4b0f      	ldr	r3, [pc, #60]	@ (8002744 <lcd_update_circle+0x4c>)
 8002706:	f107 0410 	add.w	r4, r7, #16
 800270a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800270c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	lcd_delta_circle(dx, dy, dradius);
 8002710:	687a      	ldr	r2, [r7, #4]
 8002712:	68b9      	ldr	r1, [r7, #8]
 8002714:	68f8      	ldr	r0, [r7, #12]
 8002716:	f7ff ff8d 	bl	8002634 <lcd_delta_circle>
	if(dx!=0 ||  dy!=0)clear_former_circle(former);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d102      	bne.n	8002726 <lcd_update_circle+0x2e>
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d004      	beq.n	8002730 <lcd_update_circle+0x38>
 8002726:	f107 0310 	add.w	r3, r7, #16
 800272a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800272c:	f7ff ff70 	bl	8002610 <clear_former_circle>
	send_circle(player.color);
 8002730:	4b04      	ldr	r3, [pc, #16]	@ (8002744 <lcd_update_circle+0x4c>)
 8002732:	899b      	ldrh	r3, [r3, #12]
 8002734:	b29b      	uxth	r3, r3
 8002736:	4618      	mov	r0, r3
 8002738:	f7ff fe38 	bl	80023ac <send_circle>
	//	send_circle_buffer();
}
 800273c:	bf00      	nop
 800273e:	3724      	adds	r7, #36	@ 0x24
 8002740:	46bd      	mov	sp, r7
 8002742:	bd90      	pop	{r4, r7, pc}
 8002744:	20025bc4 	.word	0x20025bc4

08002748 <lcd_put_pixel>:
void lcd_put_pixel(int x, int y, uint16_t color){
 8002748:	b480      	push	{r7}
 800274a:	b087      	sub	sp, #28
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	4613      	mov	r3, r2
 8002754:	80fb      	strh	r3, [r7, #6]
	screen_buffer[ (LCD_WIDTH*y) + x] = __REV16(color); //to make send most significant bit first
 8002756:	88fb      	ldrh	r3, [r7, #6]
 8002758:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
{
  uint32_t result;

  __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	ba5b      	rev16	r3, r3
 800275e:	613b      	str	r3, [r7, #16]
  return result;
 8002760:	6939      	ldr	r1, [r7, #16]
 8002762:	68ba      	ldr	r2, [r7, #8]
 8002764:	4613      	mov	r3, r2
 8002766:	011b      	lsls	r3, r3, #4
 8002768:	1a9b      	subs	r3, r3, r2
 800276a:	011b      	lsls	r3, r3, #4
 800276c:	461a      	mov	r2, r3
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	4413      	add	r3, r2
 8002772:	b289      	uxth	r1, r1
 8002774:	4a04      	ldr	r2, [pc, #16]	@ (8002788 <lcd_put_pixel+0x40>)
 8002776:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 800277a:	bf00      	nop
 800277c:	371c      	adds	r7, #28
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	200002f4 	.word	0x200002f4

0800278c <lcd_put_rect_to_buffer>:
static void lcd_put_rect_to_buffer(Rectangle rect){
 800278c:	b084      	sub	sp, #16
 800278e:	b580      	push	{r7, lr}
 8002790:	b082      	sub	sp, #8
 8002792:	af00      	add	r7, sp, #0
 8002794:	f107 0c10 	add.w	ip, r7, #16
 8002798:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	for(int y=rect.y;y<rect.y+rect.height;y++){
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	607b      	str	r3, [r7, #4]
 80027a0:	e021      	b.n	80027e6 <lcd_put_rect_to_buffer+0x5a>
		for(int x=rect.x;x<rect.x+rect.width;x++){
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	603b      	str	r3, [r7, #0]
 80027a6:	e015      	b.n	80027d4 <lcd_put_rect_to_buffer+0x48>
			if(x>=0 && x<LCD_WIDTH && y>=0 && y<LCD_HEIGHT){
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	db0f      	blt.n	80027ce <lcd_put_rect_to_buffer+0x42>
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	2bef      	cmp	r3, #239	@ 0xef
 80027b2:	dc0c      	bgt.n	80027ce <lcd_put_rect_to_buffer+0x42>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	db09      	blt.n	80027ce <lcd_put_rect_to_buffer+0x42>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80027c0:	da05      	bge.n	80027ce <lcd_put_rect_to_buffer+0x42>
				lcd_put_pixel(x, y, rect.color);
 80027c2:	8c3b      	ldrh	r3, [r7, #32]
 80027c4:	461a      	mov	r2, r3
 80027c6:	6879      	ldr	r1, [r7, #4]
 80027c8:	6838      	ldr	r0, [r7, #0]
 80027ca:	f7ff ffbd 	bl	8002748 <lcd_put_pixel>
		for(int x=rect.x;x<rect.x+rect.width;x++){
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	3301      	adds	r3, #1
 80027d2:	603b      	str	r3, [r7, #0]
 80027d4:	693a      	ldr	r2, [r7, #16]
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	4413      	add	r3, r2
 80027da:	683a      	ldr	r2, [r7, #0]
 80027dc:	429a      	cmp	r2, r3
 80027de:	dbe3      	blt.n	80027a8 <lcd_put_rect_to_buffer+0x1c>
	for(int y=rect.y;y<rect.y+rect.height;y++){
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	3301      	adds	r3, #1
 80027e4:	607b      	str	r3, [r7, #4]
 80027e6:	697a      	ldr	r2, [r7, #20]
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	4413      	add	r3, r2
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	dbd7      	blt.n	80027a2 <lcd_put_rect_to_buffer+0x16>
			}
		}
	}
}
 80027f2:	bf00      	nop
 80027f4:	bf00      	nop
 80027f6:	3708      	adds	r7, #8
 80027f8:	46bd      	mov	sp, r7
 80027fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80027fe:	b004      	add	sp, #16
 8002800:	4770      	bx	lr

08002802 <lcd_put_circ_to_buffer>:
static void lcd_put_circ_to_buffer(Circle circle){
 8002802:	b590      	push	{r4, r7, lr}
 8002804:	b087      	sub	sp, #28
 8002806:	af00      	add	r7, sp, #0
 8002808:	463c      	mov	r4, r7
 800280a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	for(int y=circle.y-circle.r;y<circle.y+circle.r;y++){
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	617b      	str	r3, [r7, #20]
 8002816:	e03a      	b.n	800288e <lcd_put_circ_to_buffer+0x8c>
		for(int x=circle.x-circle.r;x<circle.x+circle.r;x++){
 8002818:	683a      	ldr	r2, [r7, #0]
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	613b      	str	r3, [r7, #16]
 8002820:	e02c      	b.n	800287c <lcd_put_circ_to_buffer+0x7a>
			if(x>=0 && x<LCD_WIDTH && y>=0 && y<LCD_HEIGHT){
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	2b00      	cmp	r3, #0
 8002826:	db26      	blt.n	8002876 <lcd_put_circ_to_buffer+0x74>
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	2bef      	cmp	r3, #239	@ 0xef
 800282c:	dc23      	bgt.n	8002876 <lcd_put_circ_to_buffer+0x74>
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	2b00      	cmp	r3, #0
 8002832:	db20      	blt.n	8002876 <lcd_put_circ_to_buffer+0x74>
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800283a:	da1c      	bge.n	8002876 <lcd_put_circ_to_buffer+0x74>
				if( ( (x-circle.x)*(x-circle.x)+(y-circle.y)*(y-circle.y)) <= (circle.r*circle.r)){
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	693a      	ldr	r2, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	683a      	ldr	r2, [r7, #0]
 8002844:	6939      	ldr	r1, [r7, #16]
 8002846:	1a8a      	subs	r2, r1, r2
 8002848:	fb03 f202 	mul.w	r2, r3, r2
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6979      	ldr	r1, [r7, #20]
 8002850:	1acb      	subs	r3, r1, r3
 8002852:	6879      	ldr	r1, [r7, #4]
 8002854:	6978      	ldr	r0, [r7, #20]
 8002856:	1a41      	subs	r1, r0, r1
 8002858:	fb01 f303 	mul.w	r3, r1, r3
 800285c:	441a      	add	r2, r3
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	68b9      	ldr	r1, [r7, #8]
 8002862:	fb01 f303 	mul.w	r3, r1, r3
 8002866:	429a      	cmp	r2, r3
 8002868:	dc05      	bgt.n	8002876 <lcd_put_circ_to_buffer+0x74>
					lcd_put_pixel(x, y, circle.color);
 800286a:	89bb      	ldrh	r3, [r7, #12]
 800286c:	461a      	mov	r2, r3
 800286e:	6979      	ldr	r1, [r7, #20]
 8002870:	6938      	ldr	r0, [r7, #16]
 8002872:	f7ff ff69 	bl	8002748 <lcd_put_pixel>
		for(int x=circle.x-circle.r;x<circle.x+circle.r;x++){
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	3301      	adds	r3, #1
 800287a:	613b      	str	r3, [r7, #16]
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	4413      	add	r3, r2
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	429a      	cmp	r2, r3
 8002886:	dbcc      	blt.n	8002822 <lcd_put_circ_to_buffer+0x20>
	for(int y=circle.y-circle.r;y<circle.y+circle.r;y++){
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	3301      	adds	r3, #1
 800288c:	617b      	str	r3, [r7, #20]
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	4413      	add	r3, r2
 8002894:	697a      	ldr	r2, [r7, #20]
 8002896:	429a      	cmp	r2, r3
 8002898:	dbbe      	blt.n	8002818 <lcd_put_circ_to_buffer+0x16>
				}
			}
		}
	}
}
 800289a:	bf00      	nop
 800289c:	bf00      	nop
 800289e:	371c      	adds	r7, #28
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd90      	pop	{r4, r7, pc}

080028a4 <get_char_bitmap>:
const uint16_t* get_char_bitmap(char c) {
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	4603      	mov	r3, r0
 80028ac:	71fb      	strb	r3, [r7, #7]
    if (c >= '0' && c <= '9') {
 80028ae:	79fb      	ldrb	r3, [r7, #7]
 80028b0:	2b2f      	cmp	r3, #47	@ 0x2f
 80028b2:	d90c      	bls.n	80028ce <get_char_bitmap+0x2a>
 80028b4:	79fb      	ldrb	r3, [r7, #7]
 80028b6:	2b39      	cmp	r3, #57	@ 0x39
 80028b8:	d809      	bhi.n	80028ce <get_char_bitmap+0x2a>
        return font_10x14[c - '0'];  // indeksy 0-9
 80028ba:	79fb      	ldrb	r3, [r7, #7]
 80028bc:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 80028c0:	4613      	mov	r3, r2
 80028c2:	00db      	lsls	r3, r3, #3
 80028c4:	1a9b      	subs	r3, r3, r2
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	4a0c      	ldr	r2, [pc, #48]	@ (80028fc <get_char_bitmap+0x58>)
 80028ca:	4413      	add	r3, r2
 80028cc:	e010      	b.n	80028f0 <get_char_bitmap+0x4c>
    }
    else if (c >= 'A' && c <= 'Z') {
 80028ce:	79fb      	ldrb	r3, [r7, #7]
 80028d0:	2b40      	cmp	r3, #64	@ 0x40
 80028d2:	d90c      	bls.n	80028ee <get_char_bitmap+0x4a>
 80028d4:	79fb      	ldrb	r3, [r7, #7]
 80028d6:	2b5a      	cmp	r3, #90	@ 0x5a
 80028d8:	d809      	bhi.n	80028ee <get_char_bitmap+0x4a>
        return font_10x14[10 + (c - 'A')];  // indeksy 10-35 (po cyfrach)
 80028da:	79fb      	ldrb	r3, [r7, #7]
 80028dc:	f1a3 0237 	sub.w	r2, r3, #55	@ 0x37
 80028e0:	4613      	mov	r3, r2
 80028e2:	00db      	lsls	r3, r3, #3
 80028e4:	1a9b      	subs	r3, r3, r2
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	4a04      	ldr	r2, [pc, #16]	@ (80028fc <get_char_bitmap+0x58>)
 80028ea:	4413      	add	r3, r2
 80028ec:	e000      	b.n	80028f0 <get_char_bitmap+0x4c>
    }
    return NULL;  // znak nieobsugiwany
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	370c      	adds	r7, #12
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr
 80028fc:	0800e9f8 	.word	0x0800e9f8

08002900 <lcd_put_char_to_buffer>:
void lcd_put_char_to_buffer(Buf_Char ch) {
 8002900:	b580      	push	{r7, lr}
 8002902:	b08c      	sub	sp, #48	@ 0x30
 8002904:	af00      	add	r7, sp, #0
 8002906:	1d3b      	adds	r3, r7, #4
 8002908:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    const uint16_t* bitmap = get_char_bitmap(ch.c);
 800290c:	7b3b      	ldrb	r3, [r7, #12]
 800290e:	4618      	mov	r0, r3
 8002910:	f7ff ffc8 	bl	80028a4 <get_char_bitmap>
 8002914:	6278      	str	r0, [r7, #36]	@ 0x24
    if (!bitmap) return;
 8002916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002918:	2b00      	cmp	r3, #0
 800291a:	d048      	beq.n	80029ae <lcd_put_char_to_buffer+0xae>

    for (int row = 0; row < 14; row++) {
 800291c:	2300      	movs	r3, #0
 800291e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002920:	e041      	b.n	80029a6 <lcd_put_char_to_buffer+0xa6>
        for (int col = 0; col < 10; col++) {
 8002922:	2300      	movs	r3, #0
 8002924:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002926:	e038      	b.n	800299a <lcd_put_char_to_buffer+0x9a>
            if (bitmap[row] & (1 << (9 - col))) {
 8002928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800292a:	005b      	lsls	r3, r3, #1
 800292c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800292e:	4413      	add	r3, r2
 8002930:	881b      	ldrh	r3, [r3, #0]
 8002932:	461a      	mov	r2, r3
 8002934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002936:	f1c3 0309 	rsb	r3, r3, #9
 800293a:	fa42 f303 	asr.w	r3, r2, r3
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	2b00      	cmp	r3, #0
 8002944:	d026      	beq.n	8002994 <lcd_put_char_to_buffer+0x94>
                int px = ch.x + col;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800294a:	4413      	add	r3, r2
 800294c:	623b      	str	r3, [r7, #32]
                int py = ch.y + row;
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002952:	4413      	add	r3, r2
 8002954:	61fb      	str	r3, [r7, #28]
                if (px >= 0 && px < LCD_WIDTH && py >= 0 && py < LCD_HEIGHT) {
 8002956:	6a3b      	ldr	r3, [r7, #32]
 8002958:	2b00      	cmp	r3, #0
 800295a:	db1b      	blt.n	8002994 <lcd_put_char_to_buffer+0x94>
 800295c:	6a3b      	ldr	r3, [r7, #32]
 800295e:	2bef      	cmp	r3, #239	@ 0xef
 8002960:	dc18      	bgt.n	8002994 <lcd_put_char_to_buffer+0x94>
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	2b00      	cmp	r3, #0
 8002966:	db15      	blt.n	8002994 <lcd_put_char_to_buffer+0x94>
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800296e:	da11      	bge.n	8002994 <lcd_put_char_to_buffer+0x94>
                    screen_buffer[py * LCD_WIDTH + px] = __REV16(ch.color);
 8002970:	89fb      	ldrh	r3, [r7, #14]
 8002972:	61bb      	str	r3, [r7, #24]
  __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 8002974:	69bb      	ldr	r3, [r7, #24]
 8002976:	ba5b      	rev16	r3, r3
 8002978:	617b      	str	r3, [r7, #20]
  return result;
 800297a:	6979      	ldr	r1, [r7, #20]
 800297c:	69fa      	ldr	r2, [r7, #28]
 800297e:	4613      	mov	r3, r2
 8002980:	011b      	lsls	r3, r3, #4
 8002982:	1a9b      	subs	r3, r3, r2
 8002984:	011b      	lsls	r3, r3, #4
 8002986:	461a      	mov	r2, r3
 8002988:	6a3b      	ldr	r3, [r7, #32]
 800298a:	4413      	add	r3, r2
 800298c:	b289      	uxth	r1, r1
 800298e:	4a0a      	ldr	r2, [pc, #40]	@ (80029b8 <lcd_put_char_to_buffer+0xb8>)
 8002990:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (int col = 0; col < 10; col++) {
 8002994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002996:	3301      	adds	r3, #1
 8002998:	62bb      	str	r3, [r7, #40]	@ 0x28
 800299a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800299c:	2b09      	cmp	r3, #9
 800299e:	ddc3      	ble.n	8002928 <lcd_put_char_to_buffer+0x28>
    for (int row = 0; row < 14; row++) {
 80029a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029a2:	3301      	adds	r3, #1
 80029a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029a8:	2b0d      	cmp	r3, #13
 80029aa:	ddba      	ble.n	8002922 <lcd_put_char_to_buffer+0x22>
 80029ac:	e000      	b.n	80029b0 <lcd_put_char_to_buffer+0xb0>
    if (!bitmap) return;
 80029ae:	bf00      	nop
                }
            }
        }
    }
}
 80029b0:	3730      	adds	r7, #48	@ 0x30
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	200002f4 	.word	0x200002f4

080029bc <put_text_to_buff>:
void put_text_to_buff(){
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
	for(int i=0;i<MAX_CHARS_ON_SCREEN;i++){
 80029c2:	2300      	movs	r3, #0
 80029c4:	607b      	str	r3, [r7, #4]
 80029c6:	e00d      	b.n	80029e4 <put_text_to_buff+0x28>
		lcd_put_char_to_buffer(text[i]);
 80029c8:	490a      	ldr	r1, [pc, #40]	@ (80029f4 <put_text_to_buff+0x38>)
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	4613      	mov	r3, r2
 80029ce:	005b      	lsls	r3, r3, #1
 80029d0:	4413      	add	r3, r2
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	440b      	add	r3, r1
 80029d6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80029da:	f7ff ff91 	bl	8002900 <lcd_put_char_to_buffer>
	for(int i=0;i<MAX_CHARS_ON_SCREEN;i++){
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	3301      	adds	r3, #1
 80029e2:	607b      	str	r3, [r7, #4]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2b31      	cmp	r3, #49	@ 0x31
 80029e8:	ddee      	ble.n	80029c8 <put_text_to_buff+0xc>
	}
}
 80029ea:	bf00      	nop
 80029ec:	bf00      	nop
 80029ee:	3708      	adds	r7, #8
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	20025bd4 	.word	0x20025bd4

080029f8 <put_figures_to_buffer>:
static void put_figures_to_buffer(void){
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af02      	add	r7, sp, #8
	for(int i=0; i<LCD_WIDTH*LCD_HEIGHT;i++) {
 80029fe:	2300      	movs	r3, #0
 8002a00:	60fb      	str	r3, [r7, #12]
 8002a02:	e00d      	b.n	8002a20 <put_figures_to_buffer+0x28>
 8002a04:	231f      	movs	r3, #31
 8002a06:	607b      	str	r3, [r7, #4]
  __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	ba5b      	rev16	r3, r3
 8002a0c:	603b      	str	r3, [r7, #0]
  return result;
 8002a0e:	683b      	ldr	r3, [r7, #0]
		screen_buffer[i] = __REV16(BLUE);
 8002a10:	b299      	uxth	r1, r3
 8002a12:	4a15      	ldr	r2, [pc, #84]	@ (8002a68 <put_figures_to_buffer+0x70>)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=0; i<LCD_WIDTH*LCD_HEIGHT;i++) {
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	3301      	adds	r3, #1
 8002a1e:	60fb      	str	r3, [r7, #12]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8002a26:	dbed      	blt.n	8002a04 <put_figures_to_buffer+0xc>
	}

	for(int i=0;i<RECTS_AMOUNT;i++){
 8002a28:	2300      	movs	r3, #0
 8002a2a:	60bb      	str	r3, [r7, #8]
 8002a2c:	e00e      	b.n	8002a4c <put_figures_to_buffer+0x54>
		lcd_put_rect_to_buffer(rects[i]);
 8002a2e:	490f      	ldr	r1, [pc, #60]	@ (8002a6c <put_figures_to_buffer+0x74>)
 8002a30:	68ba      	ldr	r2, [r7, #8]
 8002a32:	4613      	mov	r3, r2
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	4413      	add	r3, r2
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	440b      	add	r3, r1
 8002a3c:	691a      	ldr	r2, [r3, #16]
 8002a3e:	9200      	str	r2, [sp, #0]
 8002a40:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a42:	f7ff fea3 	bl	800278c <lcd_put_rect_to_buffer>
	for(int i=0;i<RECTS_AMOUNT;i++){
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	3301      	adds	r3, #1
 8002a4a:	60bb      	str	r3, [r7, #8]
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	2b09      	cmp	r3, #9
 8002a50:	dded      	ble.n	8002a2e <put_figures_to_buffer+0x36>
	}
	put_text_to_buff();
 8002a52:	f7ff ffb3 	bl	80029bc <put_text_to_buff>
	lcd_put_circ_to_buffer(player);
 8002a56:	4b06      	ldr	r3, [pc, #24]	@ (8002a70 <put_figures_to_buffer+0x78>)
 8002a58:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a5a:	f7ff fed2 	bl	8002802 <lcd_put_circ_to_buffer>
}
 8002a5e:	bf00      	nop
 8002a60:	3710      	adds	r7, #16
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	200002f4 	.word	0x200002f4
 8002a6c:	20025afc 	.word	0x20025afc
 8002a70:	20025bc4 	.word	0x20025bc4

08002a74 <lcd_update>:

void lcd_update(uint8_t only_text){
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	71fb      	strb	r3, [r7, #7]
	if(only_text==0)put_figures_to_buffer();
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d102      	bne.n	8002a8a <lcd_update+0x16>
 8002a84:	f7ff ffb8 	bl	80029f8 <put_figures_to_buffer>
 8002a88:	e001      	b.n	8002a8e <lcd_update+0x1a>
	else put_text_to_buff();
 8002a8a:	f7ff ff97 	bl	80029bc <put_text_to_buff>

	current_chunk = 0;
 8002a8e:	4b22      	ldr	r3, [pc, #136]	@ (8002b18 <lcd_update+0xa4>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	801a      	strh	r2, [r3, #0]
	lcd_set_window(0, current_chunk*y_per_chunk, LCD_WIDTH, LCD_HEIGHT/how_many_chunks);
 8002a94:	4b20      	ldr	r3, [pc, #128]	@ (8002b18 <lcd_update+0xa4>)
 8002a96:	881b      	ldrh	r3, [r3, #0]
 8002a98:	461a      	mov	r2, r3
 8002a9a:	4b20      	ldr	r3, [pc, #128]	@ (8002b1c <lcd_update+0xa8>)
 8002a9c:	881b      	ldrh	r3, [r3, #0]
 8002a9e:	fb03 f102 	mul.w	r1, r3, r2
 8002aa2:	4b1f      	ldr	r3, [pc, #124]	@ (8002b20 <lcd_update+0xac>)
 8002aa4:	881b      	ldrh	r3, [r3, #0]
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8002aac:	fb93 f3f2 	sdiv	r3, r3, r2
 8002ab0:	22f0      	movs	r2, #240	@ 0xf0
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	f7ff fbb0 	bl	8002218 <lcd_set_window>
	lcd_cmd(MEM_WRITE);
 8002ab8:	202c      	movs	r0, #44	@ 0x2c
 8002aba:	f7ff fad3 	bl	8002064 <lcd_cmd>
	HAL_GPIO_WritePin(WRX_DCX_GPIO_Port, WRX_DCX_Pin, GPIO_PIN_SET);
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002ac4:	4817      	ldr	r0, [pc, #92]	@ (8002b24 <lcd_update+0xb0>)
 8002ac6:	f002 fad3 	bl	8005070 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CSX_GPIO_Port, CSX_Pin, GPIO_PIN_RESET);
 8002aca:	2200      	movs	r2, #0
 8002acc:	2104      	movs	r1, #4
 8002ace:	4816      	ldr	r0, [pc, #88]	@ (8002b28 <lcd_update+0xb4>)
 8002ad0:	f002 face 	bl	8005070 <HAL_GPIO_WritePin>

	if (!spi5_acquire()) return;
 8002ad4:	f000 fe5c 	bl	8003790 <spi5_acquire>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	f083 0301 	eor.w	r3, r3, #1
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d114      	bne.n	8002b0e <lcd_update+0x9a>

	HAL_SPI_Transmit_DMA(&hspi5, (uint8_t*)(screen_buffer + (current_chunk * chunk_size)), 2*chunk_size);
 8002ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8002b18 <lcd_update+0xa4>)
 8002ae6:	881b      	ldrh	r3, [r3, #0]
 8002ae8:	461a      	mov	r2, r3
 8002aea:	4b10      	ldr	r3, [pc, #64]	@ (8002b2c <lcd_update+0xb8>)
 8002aec:	881b      	ldrh	r3, [r3, #0]
 8002aee:	fb02 f303 	mul.w	r3, r2, r3
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	4a0e      	ldr	r2, [pc, #56]	@ (8002b30 <lcd_update+0xbc>)
 8002af6:	1899      	adds	r1, r3, r2
 8002af8:	4b0c      	ldr	r3, [pc, #48]	@ (8002b2c <lcd_update+0xb8>)
 8002afa:	881b      	ldrh	r3, [r3, #0]
 8002afc:	005b      	lsls	r3, r3, #1
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	461a      	mov	r2, r3
 8002b02:	480c      	ldr	r0, [pc, #48]	@ (8002b34 <lcd_update+0xc0>)
 8002b04:	f006 f904 	bl	8008d10 <HAL_SPI_Transmit_DMA>

	spi5_release();
 8002b08:	f000 fe56 	bl	80037b8 <spi5_release>
 8002b0c:	e000      	b.n	8002b10 <lcd_update+0x9c>
	if (!spi5_acquire()) return;
 8002b0e:	bf00      	nop
}
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	20025af4 	.word	0x20025af4
 8002b1c:	20025af8 	.word	0x20025af8
 8002b20:	20000002 	.word	0x20000002
 8002b24:	40020c00 	.word	0x40020c00
 8002b28:	40020800 	.word	0x40020800
 8002b2c:	20025af6 	.word	0x20025af6
 8002b30:	200002f4 	.word	0x200002f4
 8002b34:	20025f00 	.word	0x20025f00

08002b38 <lcd_transfer_done>:
void lcd_transfer_done(void){
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CSX_GPIO_Port, CSX_Pin, GPIO_PIN_SET);
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	2104      	movs	r1, #4
 8002b40:	4802      	ldr	r0, [pc, #8]	@ (8002b4c <lcd_transfer_done+0x14>)
 8002b42:	f002 fa95 	bl	8005070 <HAL_GPIO_WritePin>
}
 8002b46:	bf00      	nop
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	40020800 	.word	0x40020800

08002b50 <send_next_chunk>:
bool lcd_is_busy(void){
	if (HAL_SPI_GetState(&hspi5) == HAL_SPI_STATE_BUSY) return true;
	else return false;
}
static void send_next_chunk(void){
 8002b50:	b580      	push	{r7, lr}
 8002b52:	af00      	add	r7, sp, #0
	lcd_set_window(0, current_chunk*y_per_chunk, LCD_WIDTH, LCD_HEIGHT/how_many_chunks);
 8002b54:	4b20      	ldr	r3, [pc, #128]	@ (8002bd8 <send_next_chunk+0x88>)
 8002b56:	881b      	ldrh	r3, [r3, #0]
 8002b58:	461a      	mov	r2, r3
 8002b5a:	4b20      	ldr	r3, [pc, #128]	@ (8002bdc <send_next_chunk+0x8c>)
 8002b5c:	881b      	ldrh	r3, [r3, #0]
 8002b5e:	fb03 f102 	mul.w	r1, r3, r2
 8002b62:	4b1f      	ldr	r3, [pc, #124]	@ (8002be0 <send_next_chunk+0x90>)
 8002b64:	881b      	ldrh	r3, [r3, #0]
 8002b66:	461a      	mov	r2, r3
 8002b68:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8002b6c:	fb93 f3f2 	sdiv	r3, r3, r2
 8002b70:	22f0      	movs	r2, #240	@ 0xf0
 8002b72:	2000      	movs	r0, #0
 8002b74:	f7ff fb50 	bl	8002218 <lcd_set_window>
	lcd_cmd(MEM_WRITE);
 8002b78:	202c      	movs	r0, #44	@ 0x2c
 8002b7a:	f7ff fa73 	bl	8002064 <lcd_cmd>
	HAL_GPIO_WritePin(WRX_DCX_GPIO_Port, WRX_DCX_Pin, GPIO_PIN_SET);
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002b84:	4817      	ldr	r0, [pc, #92]	@ (8002be4 <send_next_chunk+0x94>)
 8002b86:	f002 fa73 	bl	8005070 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CSX_GPIO_Port, CSX_Pin, GPIO_PIN_RESET);
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	2104      	movs	r1, #4
 8002b8e:	4816      	ldr	r0, [pc, #88]	@ (8002be8 <send_next_chunk+0x98>)
 8002b90:	f002 fa6e 	bl	8005070 <HAL_GPIO_WritePin>
	lcd_ready = false;
 8002b94:	4b15      	ldr	r3, [pc, #84]	@ (8002bec <send_next_chunk+0x9c>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	701a      	strb	r2, [r3, #0]
	if (!spi5_acquire()) return;
 8002b9a:	f000 fdf9 	bl	8003790 <spi5_acquire>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	f083 0301 	eor.w	r3, r3, #1
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d114      	bne.n	8002bd4 <send_next_chunk+0x84>
	HAL_SPI_Transmit_DMA(&hspi5, (uint8_t*)(screen_buffer + (current_chunk * chunk_size)), 2*chunk_size);
 8002baa:	4b0b      	ldr	r3, [pc, #44]	@ (8002bd8 <send_next_chunk+0x88>)
 8002bac:	881b      	ldrh	r3, [r3, #0]
 8002bae:	461a      	mov	r2, r3
 8002bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8002bf0 <send_next_chunk+0xa0>)
 8002bb2:	881b      	ldrh	r3, [r3, #0]
 8002bb4:	fb02 f303 	mul.w	r3, r2, r3
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	4a0e      	ldr	r2, [pc, #56]	@ (8002bf4 <send_next_chunk+0xa4>)
 8002bbc:	1899      	adds	r1, r3, r2
 8002bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8002bf0 <send_next_chunk+0xa0>)
 8002bc0:	881b      	ldrh	r3, [r3, #0]
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	480b      	ldr	r0, [pc, #44]	@ (8002bf8 <send_next_chunk+0xa8>)
 8002bca:	f006 f8a1 	bl	8008d10 <HAL_SPI_Transmit_DMA>

	spi5_release();
 8002bce:	f000 fdf3 	bl	80037b8 <spi5_release>
 8002bd2:	e000      	b.n	8002bd6 <send_next_chunk+0x86>
	if (!spi5_acquire()) return;
 8002bd4:	bf00      	nop
}
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	20025af4 	.word	0x20025af4
 8002bdc:	20025af8 	.word	0x20025af8
 8002be0:	20000002 	.word	0x20000002
 8002be4:	40020c00 	.word	0x40020c00
 8002be8:	40020800 	.word	0x40020800
 8002bec:	20000004 	.word	0x20000004
 8002bf0:	20025af6 	.word	0x20025af6
 8002bf4:	200002f4 	.word	0x200002f4
 8002bf8:	20025f00 	.word	0x20025f00

08002bfc <go_for_next_chunk>:
void go_for_next_chunk(void){
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
	current_chunk++;
 8002c00:	4b0a      	ldr	r3, [pc, #40]	@ (8002c2c <go_for_next_chunk+0x30>)
 8002c02:	881b      	ldrh	r3, [r3, #0]
 8002c04:	3301      	adds	r3, #1
 8002c06:	b29a      	uxth	r2, r3
 8002c08:	4b08      	ldr	r3, [pc, #32]	@ (8002c2c <go_for_next_chunk+0x30>)
 8002c0a:	801a      	strh	r2, [r3, #0]
	if (current_chunk < how_many_chunks) {
 8002c0c:	4b07      	ldr	r3, [pc, #28]	@ (8002c2c <go_for_next_chunk+0x30>)
 8002c0e:	881a      	ldrh	r2, [r3, #0]
 8002c10:	4b07      	ldr	r3, [pc, #28]	@ (8002c30 <go_for_next_chunk+0x34>)
 8002c12:	881b      	ldrh	r3, [r3, #0]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d202      	bcs.n	8002c1e <go_for_next_chunk+0x22>
		send_next_chunk();
 8002c18:	f7ff ff9a 	bl	8002b50 <send_next_chunk>
	}
	else {
		lcd_ready=true;
		lcd_transfer_done();
	}
}
 8002c1c:	e004      	b.n	8002c28 <go_for_next_chunk+0x2c>
		lcd_ready=true;
 8002c1e:	4b05      	ldr	r3, [pc, #20]	@ (8002c34 <go_for_next_chunk+0x38>)
 8002c20:	2201      	movs	r2, #1
 8002c22:	701a      	strb	r2, [r3, #0]
		lcd_transfer_done();
 8002c24:	f7ff ff88 	bl	8002b38 <lcd_transfer_done>
}
 8002c28:	bf00      	nop
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	20025af4 	.word	0x20025af4
 8002c30:	20000002 	.word	0x20000002
 8002c34:	20000004 	.word	0x20000004

08002c38 <lcd_change_ball_color>:
void lcd_change_ball_color(uint16_t speed_x, uint16_t speed_y){
 8002c38:	b480      	push	{r7}
 8002c3a:	b089      	sub	sp, #36	@ 0x24
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	4603      	mov	r3, r0
 8002c40:	460a      	mov	r2, r1
 8002c42:	80fb      	strh	r3, [r7, #6]
 8002c44:	4613      	mov	r3, r2
 8002c46:	80bb      	strh	r3, [r7, #4]
	uint32_t speed_sq = speed_x * speed_x + speed_y * speed_y;
 8002c48:	88fb      	ldrh	r3, [r7, #6]
 8002c4a:	88fa      	ldrh	r2, [r7, #6]
 8002c4c:	fb03 f202 	mul.w	r2, r3, r2
 8002c50:	88bb      	ldrh	r3, [r7, #4]
 8002c52:	88b9      	ldrh	r1, [r7, #4]
 8002c54:	fb01 f303 	mul.w	r3, r1, r3
 8002c58:	4413      	add	r3, r2
 8002c5a:	61fb      	str	r3, [r7, #28]
	uint32_t sq_max_speed = max_speed*max_speed;
 8002c5c:	4b27      	ldr	r3, [pc, #156]	@ (8002cfc <lcd_change_ball_color+0xc4>)
 8002c5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c62:	461a      	mov	r2, r3
 8002c64:	4b25      	ldr	r3, [pc, #148]	@ (8002cfc <lcd_change_ball_color+0xc4>)
 8002c66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c6a:	fb02 f303 	mul.w	r3, r2, r3
 8002c6e:	61bb      	str	r3, [r7, #24]
	if (speed_sq > sq_max_speed) {
 8002c70:	69fa      	ldr	r2, [r7, #28]
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d901      	bls.n	8002c7c <lcd_change_ball_color+0x44>
		speed_sq = sq_max_speed;
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	61fb      	str	r3, [r7, #28]
	}
	float ratio = (float)speed_sq/sq_max_speed;
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	ee07 3a90 	vmov	s15, r3
 8002c82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	ee07 3a90 	vmov	s15, r3
 8002c8c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c94:	edc7 7a05 	vstr	s15, [r7, #20]

	// Kolor startowy: zielony (R=0, G=63, B=0)
	// Kolor docelowy: biay (R=31, G=63, B=31)

	uint8_t red   = (uint8_t)(31 * ratio);
 8002c98:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c9c:	eeb3 7a0f 	vmov.f32	s14, #63	@ 0x41f80000  31.0
 8002ca0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ca4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ca8:	edc7 7a00 	vstr	s15, [r7]
 8002cac:	783b      	ldrb	r3, [r7, #0]
 8002cae:	74fb      	strb	r3, [r7, #19]
	uint8_t green = 63;
 8002cb0:	233f      	movs	r3, #63	@ 0x3f
 8002cb2:	74bb      	strb	r3, [r7, #18]
	uint8_t blue  = (uint8_t)(31 * ratio);
 8002cb4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002cb8:	eeb3 7a0f 	vmov.f32	s14, #63	@ 0x41f80000  31.0
 8002cbc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cc4:	edc7 7a00 	vstr	s15, [r7]
 8002cc8:	783b      	ldrb	r3, [r7, #0]
 8002cca:	747b      	strb	r3, [r7, #17]

	uint16_t color = (red << 11) | (green << 5) | blue;
 8002ccc:	7cfb      	ldrb	r3, [r7, #19]
 8002cce:	b21b      	sxth	r3, r3
 8002cd0:	02db      	lsls	r3, r3, #11
 8002cd2:	b21a      	sxth	r2, r3
 8002cd4:	7cbb      	ldrb	r3, [r7, #18]
 8002cd6:	b21b      	sxth	r3, r3
 8002cd8:	015b      	lsls	r3, r3, #5
 8002cda:	b21b      	sxth	r3, r3
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	b21a      	sxth	r2, r3
 8002ce0:	7c7b      	ldrb	r3, [r7, #17]
 8002ce2:	b21b      	sxth	r3, r3
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	b21b      	sxth	r3, r3
 8002ce8:	81fb      	strh	r3, [r7, #14]
	player.color = color;
 8002cea:	4a05      	ldr	r2, [pc, #20]	@ (8002d00 <lcd_change_ball_color+0xc8>)
 8002cec:	89fb      	ldrh	r3, [r7, #14]
 8002cee:	8193      	strh	r3, [r2, #12]
}
 8002cf0:	bf00      	nop
 8002cf2:	3724      	adds	r7, #36	@ 0x24
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr
 8002cfc:	20000000 	.word	0x20000000
 8002d00:	20025bc4 	.word	0x20025bc4

08002d04 <lcd_clear_screen>:
void lcd_clear_screen(){
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
	for (int y = 0; y < LCD_HEIGHT; y++) {
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	607b      	str	r3, [r7, #4]
 8002d0e:	e010      	b.n	8002d32 <lcd_clear_screen+0x2e>
		for (int x = 0; x < LCD_WIDTH; x++) {
 8002d10:	2300      	movs	r3, #0
 8002d12:	603b      	str	r3, [r7, #0]
 8002d14:	e007      	b.n	8002d26 <lcd_clear_screen+0x22>
			lcd_put_pixel(x, y, BLUE);
 8002d16:	221f      	movs	r2, #31
 8002d18:	6879      	ldr	r1, [r7, #4]
 8002d1a:	6838      	ldr	r0, [r7, #0]
 8002d1c:	f7ff fd14 	bl	8002748 <lcd_put_pixel>
		for (int x = 0; x < LCD_WIDTH; x++) {
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	3301      	adds	r3, #1
 8002d24:	603b      	str	r3, [r7, #0]
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	2bef      	cmp	r3, #239	@ 0xef
 8002d2a:	ddf4      	ble.n	8002d16 <lcd_clear_screen+0x12>
	for (int y = 0; y < LCD_HEIGHT; y++) {
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	3301      	adds	r3, #1
 8002d30:	607b      	str	r3, [r7, #4]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002d38:	dbea      	blt.n	8002d10 <lcd_clear_screen+0xc>
		}
	}
}
 8002d3a:	bf00      	nop
 8002d3c:	bf00      	nop
 8002d3e:	3708      	adds	r7, #8
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <lcd_clear_text>:
void lcd_clear_text(){
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
	for(int i=0;i<MAX_CHARS_ON_SCREEN;i++){
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	607b      	str	r3, [r7, #4]
 8002d4e:	e00c      	b.n	8002d6a <lcd_clear_text+0x26>
		text[i].c='\n';
 8002d50:	490b      	ldr	r1, [pc, #44]	@ (8002d80 <lcd_clear_text+0x3c>)
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	4613      	mov	r3, r2
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	4413      	add	r3, r2
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	440b      	add	r3, r1
 8002d5e:	3308      	adds	r3, #8
 8002d60:	220a      	movs	r2, #10
 8002d62:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<MAX_CHARS_ON_SCREEN;i++){
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	3301      	adds	r3, #1
 8002d68:	607b      	str	r3, [r7, #4]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2b31      	cmp	r3, #49	@ 0x31
 8002d6e:	ddef      	ble.n	8002d50 <lcd_clear_text+0xc>
	}
}
 8002d70:	bf00      	nop
 8002d72:	bf00      	nop
 8002d74:	370c      	adds	r7, #12
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr
 8002d7e:	bf00      	nop
 8002d80:	20025bd4 	.word	0x20025bd4

08002d84 <clear_rectangles>:
void clear_rectangles(){
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
	for (int i = 0; i < RECTS_AMOUNT; i++) {
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	607b      	str	r3, [r7, #4]
 8002d8e:	e033      	b.n	8002df8 <clear_rectangles+0x74>
	    rects[i].x = 0;
 8002d90:	491e      	ldr	r1, [pc, #120]	@ (8002e0c <clear_rectangles+0x88>)
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	4613      	mov	r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	4413      	add	r3, r2
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	440b      	add	r3, r1
 8002d9e:	2200      	movs	r2, #0
 8002da0:	601a      	str	r2, [r3, #0]
	    rects[i].y = 0;
 8002da2:	491a      	ldr	r1, [pc, #104]	@ (8002e0c <clear_rectangles+0x88>)
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	4613      	mov	r3, r2
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	4413      	add	r3, r2
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	440b      	add	r3, r1
 8002db0:	3304      	adds	r3, #4
 8002db2:	2200      	movs	r2, #0
 8002db4:	601a      	str	r2, [r3, #0]
	    rects[i].width = 0;
 8002db6:	4915      	ldr	r1, [pc, #84]	@ (8002e0c <clear_rectangles+0x88>)
 8002db8:	687a      	ldr	r2, [r7, #4]
 8002dba:	4613      	mov	r3, r2
 8002dbc:	009b      	lsls	r3, r3, #2
 8002dbe:	4413      	add	r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	440b      	add	r3, r1
 8002dc4:	3308      	adds	r3, #8
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	601a      	str	r2, [r3, #0]
	    rects[i].height = 0;
 8002dca:	4910      	ldr	r1, [pc, #64]	@ (8002e0c <clear_rectangles+0x88>)
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	4613      	mov	r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	4413      	add	r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	440b      	add	r3, r1
 8002dd8:	330c      	adds	r3, #12
 8002dda:	2200      	movs	r2, #0
 8002ddc:	601a      	str	r2, [r3, #0]
	    rects[i].color = 0;
 8002dde:	490b      	ldr	r1, [pc, #44]	@ (8002e0c <clear_rectangles+0x88>)
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	4613      	mov	r3, r2
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	4413      	add	r3, r2
 8002de8:	009b      	lsls	r3, r3, #2
 8002dea:	440b      	add	r3, r1
 8002dec:	3310      	adds	r3, #16
 8002dee:	2200      	movs	r2, #0
 8002df0:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < RECTS_AMOUNT; i++) {
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	3301      	adds	r3, #1
 8002df6:	607b      	str	r3, [r7, #4]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2b09      	cmp	r3, #9
 8002dfc:	ddc8      	ble.n	8002d90 <clear_rectangles+0xc>
	}
}
 8002dfe:	bf00      	nop
 8002e00:	bf00      	nop
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr
 8002e0c:	20025afc 	.word	0x20025afc

08002e10 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b08e      	sub	sp, #56	@ 0x38
 8002e14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8002e16:	1d3b      	adds	r3, r7, #4
 8002e18:	2234      	movs	r2, #52	@ 0x34
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f009 ff7d 	bl	800cd1c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8002e22:	4b39      	ldr	r3, [pc, #228]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002e24:	4a39      	ldr	r2, [pc, #228]	@ (8002f0c <MX_LTDC_Init+0xfc>)
 8002e26:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002e28:	4b37      	ldr	r3, [pc, #220]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002e2e:	4b36      	ldr	r3, [pc, #216]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002e34:	4b34      	ldr	r3, [pc, #208]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002e3a:	4b33      	ldr	r3, [pc, #204]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 8002e40:	4b31      	ldr	r3, [pc, #196]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002e42:	2209      	movs	r2, #9
 8002e44:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 8002e46:	4b30      	ldr	r3, [pc, #192]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002e48:	2201      	movs	r2, #1
 8002e4a:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 8002e4c:	4b2e      	ldr	r3, [pc, #184]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002e4e:	221d      	movs	r2, #29
 8002e50:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 8002e52:	4b2d      	ldr	r3, [pc, #180]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002e54:	2203      	movs	r2, #3
 8002e56:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8002e58:	4b2b      	ldr	r3, [pc, #172]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002e5a:	f240 120d 	movw	r2, #269	@ 0x10d
 8002e5e:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 8002e60:	4b29      	ldr	r3, [pc, #164]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002e62:	f240 1243 	movw	r2, #323	@ 0x143
 8002e66:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 279;
 8002e68:	4b27      	ldr	r3, [pc, #156]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002e6a:	f240 1217 	movw	r2, #279	@ 0x117
 8002e6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 327;
 8002e70:	4b25      	ldr	r3, [pc, #148]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002e72:	f240 1247 	movw	r2, #327	@ 0x147
 8002e76:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8002e78:	4b23      	ldr	r3, [pc, #140]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8002e80:	4b21      	ldr	r3, [pc, #132]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8002e88:	4b1f      	ldr	r3, [pc, #124]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8002e90:	481d      	ldr	r0, [pc, #116]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002e92:	f004 f887 	bl	8006fa4 <HAL_LTDC_Init>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d001      	beq.n	8002ea0 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8002e9c:	f000 fc72 	bl	8003784 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8002ea4:	23f0      	movs	r3, #240	@ 0xf0
 8002ea6:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8002eac:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8002eb0:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8002eb6:	23ff      	movs	r3, #255	@ 0xff
 8002eb8:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002ebe:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002ec2:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002ec4:	2307      	movs	r3, #7
 8002ec6:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8002ec8:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 8002ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 240;
 8002ece:	23f0      	movs	r3, #240	@ 0xf0
 8002ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 320;
 8002ed2:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8002ed6:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8002eea:	1d3b      	adds	r3, r7, #4
 8002eec:	2200      	movs	r2, #0
 8002eee:	4619      	mov	r1, r3
 8002ef0:	4805      	ldr	r0, [pc, #20]	@ (8002f08 <MX_LTDC_Init+0xf8>)
 8002ef2:	f004 f9e9 	bl	80072c8 <HAL_LTDC_ConfigLayer>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d001      	beq.n	8002f00 <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 8002efc:	f000 fc42 	bl	8003784 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8002f00:	bf00      	nop
 8002f02:	3738      	adds	r7, #56	@ 0x38
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	20025e2c 	.word	0x20025e2c
 8002f0c:	40016800 	.word	0x40016800

08002f10 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b09a      	sub	sp, #104	@ 0x68
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f18:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	601a      	str	r2, [r3, #0]
 8002f20:	605a      	str	r2, [r3, #4]
 8002f22:	609a      	str	r2, [r3, #8]
 8002f24:	60da      	str	r2, [r3, #12]
 8002f26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f2c:	2230      	movs	r2, #48	@ 0x30
 8002f2e:	2100      	movs	r1, #0
 8002f30:	4618      	mov	r0, r3
 8002f32:	f009 fef3 	bl	800cd1c <memset>
  if(ltdcHandle->Instance==LTDC)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a85      	ldr	r2, [pc, #532]	@ (8003150 <HAL_LTDC_MspInit+0x240>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	f040 8102 	bne.w	8003146 <HAL_LTDC_MspInit+0x236>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002f42:	2308      	movs	r3, #8
 8002f44:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8002f46:	2332      	movs	r3, #50	@ 0x32
 8002f48:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8002f4a:	2302      	movs	r3, #2
 8002f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f56:	4618      	mov	r0, r3
 8002f58:	f005 f856 	bl	8008008 <HAL_RCCEx_PeriphCLKConfig>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8002f62:	f000 fc0f 	bl	8003784 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002f66:	2300      	movs	r3, #0
 8002f68:	623b      	str	r3, [r7, #32]
 8002f6a:	4b7a      	ldr	r3, [pc, #488]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8002f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f6e:	4a79      	ldr	r2, [pc, #484]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8002f70:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002f74:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f76:	4b77      	ldr	r3, [pc, #476]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8002f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f7a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f7e:	623b      	str	r3, [r7, #32]
 8002f80:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002f82:	2300      	movs	r3, #0
 8002f84:	61fb      	str	r3, [r7, #28]
 8002f86:	4b73      	ldr	r3, [pc, #460]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8002f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8a:	4a72      	ldr	r2, [pc, #456]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8002f8c:	f043 0320 	orr.w	r3, r3, #32
 8002f90:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f92:	4b70      	ldr	r3, [pc, #448]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8002f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f96:	f003 0320 	and.w	r3, r3, #32
 8002f9a:	61fb      	str	r3, [r7, #28]
 8002f9c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	61bb      	str	r3, [r7, #24]
 8002fa2:	4b6c      	ldr	r3, [pc, #432]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa6:	4a6b      	ldr	r2, [pc, #428]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8002fa8:	f043 0301 	orr.w	r3, r3, #1
 8002fac:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fae:	4b69      	ldr	r3, [pc, #420]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb2:	f003 0301 	and.w	r3, r3, #1
 8002fb6:	61bb      	str	r3, [r7, #24]
 8002fb8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fba:	2300      	movs	r3, #0
 8002fbc:	617b      	str	r3, [r7, #20]
 8002fbe:	4b65      	ldr	r3, [pc, #404]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc2:	4a64      	ldr	r2, [pc, #400]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8002fc4:	f043 0302 	orr.w	r3, r3, #2
 8002fc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fca:	4b62      	ldr	r3, [pc, #392]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8002fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fce:	f003 0302 	and.w	r3, r3, #2
 8002fd2:	617b      	str	r3, [r7, #20]
 8002fd4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	613b      	str	r3, [r7, #16]
 8002fda:	4b5e      	ldr	r3, [pc, #376]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fde:	4a5d      	ldr	r2, [pc, #372]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8002fe0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fe6:	4b5b      	ldr	r3, [pc, #364]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8002fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fee:	613b      	str	r3, [r7, #16]
 8002ff0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	60fb      	str	r3, [r7, #12]
 8002ff6:	4b57      	ldr	r3, [pc, #348]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ffa:	4a56      	ldr	r2, [pc, #344]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8002ffc:	f043 0304 	orr.w	r3, r3, #4
 8003000:	6313      	str	r3, [r2, #48]	@ 0x30
 8003002:	4b54      	ldr	r3, [pc, #336]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8003004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003006:	f003 0304 	and.w	r3, r3, #4
 800300a:	60fb      	str	r3, [r7, #12]
 800300c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800300e:	2300      	movs	r3, #0
 8003010:	60bb      	str	r3, [r7, #8]
 8003012:	4b50      	ldr	r3, [pc, #320]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8003014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003016:	4a4f      	ldr	r2, [pc, #316]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8003018:	f043 0308 	orr.w	r3, r3, #8
 800301c:	6313      	str	r3, [r2, #48]	@ 0x30
 800301e:	4b4d      	ldr	r3, [pc, #308]	@ (8003154 <HAL_LTDC_MspInit+0x244>)
 8003020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003022:	f003 0308 	and.w	r3, r3, #8
 8003026:	60bb      	str	r3, [r7, #8]
 8003028:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 800302a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800302e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003030:	2302      	movs	r3, #2
 8003032:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003034:	2300      	movs	r3, #0
 8003036:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003038:	2300      	movs	r3, #0
 800303a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800303c:	230e      	movs	r3, #14
 800303e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8003040:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003044:	4619      	mov	r1, r3
 8003046:	4844      	ldr	r0, [pc, #272]	@ (8003158 <HAL_LTDC_MspInit+0x248>)
 8003048:	f001 fe4e 	bl	8004ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 800304c:	f641 0358 	movw	r3, #6232	@ 0x1858
 8003050:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003052:	2302      	movs	r3, #2
 8003054:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003056:	2300      	movs	r3, #0
 8003058:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800305a:	2300      	movs	r3, #0
 800305c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800305e:	230e      	movs	r3, #14
 8003060:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003062:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003066:	4619      	mov	r1, r3
 8003068:	483c      	ldr	r0, [pc, #240]	@ (800315c <HAL_LTDC_MspInit+0x24c>)
 800306a:	f001 fe3d 	bl	8004ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 800306e:	2303      	movs	r3, #3
 8003070:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003072:	2302      	movs	r3, #2
 8003074:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003076:	2300      	movs	r3, #0
 8003078:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800307a:	2300      	movs	r3, #0
 800307c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800307e:	2309      	movs	r3, #9
 8003080:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003082:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003086:	4619      	mov	r1, r3
 8003088:	4835      	ldr	r0, [pc, #212]	@ (8003160 <HAL_LTDC_MspInit+0x250>)
 800308a:	f001 fe2d 	bl	8004ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 800308e:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8003092:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003094:	2302      	movs	r3, #2
 8003096:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003098:	2300      	movs	r3, #0
 800309a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800309c:	2300      	movs	r3, #0
 800309e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80030a0:	230e      	movs	r3, #14
 80030a2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030a4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80030a8:	4619      	mov	r1, r3
 80030aa:	482d      	ldr	r0, [pc, #180]	@ (8003160 <HAL_LTDC_MspInit+0x250>)
 80030ac:	f001 fe1c 	bl	8004ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80030b0:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80030b4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030b6:	2302      	movs	r3, #2
 80030b8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ba:	2300      	movs	r3, #0
 80030bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030be:	2300      	movs	r3, #0
 80030c0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80030c2:	230e      	movs	r3, #14
 80030c4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80030c6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80030ca:	4619      	mov	r1, r3
 80030cc:	4825      	ldr	r0, [pc, #148]	@ (8003164 <HAL_LTDC_MspInit+0x254>)
 80030ce:	f001 fe0b 	bl	8004ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80030d2:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80030d6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030d8:	2302      	movs	r3, #2
 80030da:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030dc:	2300      	movs	r3, #0
 80030de:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e0:	2300      	movs	r3, #0
 80030e2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80030e4:	230e      	movs	r3, #14
 80030e6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030e8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80030ec:	4619      	mov	r1, r3
 80030ee:	481e      	ldr	r0, [pc, #120]	@ (8003168 <HAL_LTDC_MspInit+0x258>)
 80030f0:	f001 fdfa 	bl	8004ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2D6_Pin;
 80030f4:	2348      	movs	r3, #72	@ 0x48
 80030f6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030f8:	2302      	movs	r3, #2
 80030fa:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030fc:	2300      	movs	r3, #0
 80030fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003100:	2300      	movs	r3, #0
 8003102:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003104:	230e      	movs	r3, #14
 8003106:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003108:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800310c:	4619      	mov	r1, r3
 800310e:	4817      	ldr	r0, [pc, #92]	@ (800316c <HAL_LTDC_MspInit+0x25c>)
 8003110:	f001 fdea 	bl	8004ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8003114:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003118:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800311a:	2302      	movs	r3, #2
 800311c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800311e:	2300      	movs	r3, #0
 8003120:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003122:	2300      	movs	r3, #0
 8003124:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8003126:	2309      	movs	r3, #9
 8003128:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800312a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800312e:	4619      	mov	r1, r3
 8003130:	480c      	ldr	r0, [pc, #48]	@ (8003164 <HAL_LTDC_MspInit+0x254>)
 8003132:	f001 fdd9 	bl	8004ce8 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8003136:	2200      	movs	r2, #0
 8003138:	2105      	movs	r1, #5
 800313a:	2058      	movs	r0, #88	@ 0x58
 800313c:	f001 f832 	bl	80041a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8003140:	2058      	movs	r0, #88	@ 0x58
 8003142:	f001 f84b 	bl	80041dc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8003146:	bf00      	nop
 8003148:	3768      	adds	r7, #104	@ 0x68
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	40016800 	.word	0x40016800
 8003154:	40023800 	.word	0x40023800
 8003158:	40021400 	.word	0x40021400
 800315c:	40020000 	.word	0x40020000
 8003160:	40020400 	.word	0x40020400
 8003164:	40021800 	.word	0x40021800
 8003168:	40020800 	.word	0x40020800
 800316c:	40020c00 	.word	0x40020c00

08003170 <click_led>:
int screen_id=0;
uint8_t change_screen_flag=0;

void set_screen();

void click_led() {
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
	static uint8_t clicked;
	static uint32_t time;
	if (HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin) == GPIO_PIN_SET) {
 8003174:	2101      	movs	r1, #1
 8003176:	481f      	ldr	r0, [pc, #124]	@ (80031f4 <click_led+0x84>)
 8003178:	f001 ff62 	bl	8005040 <HAL_GPIO_ReadPin>
 800317c:	4603      	mov	r3, r0
 800317e:	2b01      	cmp	r3, #1
 8003180:	d133      	bne.n	80031ea <click_led+0x7a>
		if ((HAL_GetTick() - time) > 50) {
 8003182:	f000 ff27 	bl	8003fd4 <HAL_GetTick>
 8003186:	4602      	mov	r2, r0
 8003188:	4b1b      	ldr	r3, [pc, #108]	@ (80031f8 <click_led+0x88>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	2b32      	cmp	r3, #50	@ 0x32
 8003190:	d92e      	bls.n	80031f0 <click_led+0x80>
			time = HAL_GetTick();
 8003192:	f000 ff1f 	bl	8003fd4 <HAL_GetTick>
 8003196:	4603      	mov	r3, r0
 8003198:	4a17      	ldr	r2, [pc, #92]	@ (80031f8 <click_led+0x88>)
 800319a:	6013      	str	r3, [r2, #0]
			if (clicked == 0) {
 800319c:	4b17      	ldr	r3, [pc, #92]	@ (80031fc <click_led+0x8c>)
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d125      	bne.n	80031f0 <click_led+0x80>
				clicked = 1;
 80031a4:	4b15      	ldr	r3, [pc, #84]	@ (80031fc <click_led+0x8c>)
 80031a6:	2201      	movs	r2, #1
 80031a8:	701a      	strb	r2, [r3, #0]
				if(screen_id==0){
 80031aa:	4b15      	ldr	r3, [pc, #84]	@ (8003200 <click_led+0x90>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d106      	bne.n	80031c0 <click_led+0x50>
					screen_id=1;
 80031b2:	4b13      	ldr	r3, [pc, #76]	@ (8003200 <click_led+0x90>)
 80031b4:	2201      	movs	r2, #1
 80031b6:	601a      	str	r2, [r3, #0]
					change_screen_flag =1;
 80031b8:	4b12      	ldr	r3, [pc, #72]	@ (8003204 <click_led+0x94>)
 80031ba:	2201      	movs	r2, #1
 80031bc:	701a      	strb	r2, [r3, #0]
 80031be:	e009      	b.n	80031d4 <click_led+0x64>
				} else if(screen_id==1){
 80031c0:	4b0f      	ldr	r3, [pc, #60]	@ (8003200 <click_led+0x90>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d105      	bne.n	80031d4 <click_led+0x64>
					screen_id=2;
 80031c8:	4b0d      	ldr	r3, [pc, #52]	@ (8003200 <click_led+0x90>)
 80031ca:	2202      	movs	r2, #2
 80031cc:	601a      	str	r2, [r3, #0]
					change_screen_flag =1;
 80031ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003204 <click_led+0x94>)
 80031d0:	2201      	movs	r2, #1
 80031d2:	701a      	strb	r2, [r3, #0]
				}
				HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80031d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80031d8:	480b      	ldr	r0, [pc, #44]	@ (8003208 <click_led+0x98>)
 80031da:	f001 ff62 	bl	80050a2 <HAL_GPIO_TogglePin>
				time = HAL_GetTick();
 80031de:	f000 fef9 	bl	8003fd4 <HAL_GetTick>
 80031e2:	4603      	mov	r3, r0
 80031e4:	4a04      	ldr	r2, [pc, #16]	@ (80031f8 <click_led+0x88>)
 80031e6:	6013      	str	r3, [r2, #0]
			}
		}
	} else {
		clicked = 0;
	}
}
 80031e8:	e002      	b.n	80031f0 <click_led+0x80>
		clicked = 0;
 80031ea:	4b04      	ldr	r3, [pc, #16]	@ (80031fc <click_led+0x8c>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	701a      	strb	r2, [r3, #0]
}
 80031f0:	bf00      	nop
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	40020000 	.word	0x40020000
 80031f8:	20025ef8 	.word	0x20025ef8
 80031fc:	20025efc 	.word	0x20025efc
 8003200:	20025ef0 	.word	0x20025ef0
 8003204:	20025ef4 	.word	0x20025ef4
 8003208:	40021800 	.word	0x40021800

0800320c <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi5) {
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a04      	ldr	r2, [pc, #16]	@ (8003228 <HAL_SPI_TxCpltCallback+0x1c>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d101      	bne.n	8003220 <HAL_SPI_TxCpltCallback+0x14>
		go_for_next_chunk();
 800321c:	f7ff fcee 	bl	8002bfc <go_for_next_chunk>
	}
}
 8003220:	bf00      	nop
 8003222:	3708      	adds	r7, #8
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	20025f00 	.word	0x20025f00

0800322c <lcd_print_all_chars>:
void lcd_print_all_chars(void) {
 800322c:	b5b0      	push	{r4, r5, r7, lr}
 800322e:	b090      	sub	sp, #64	@ 0x40
 8003230:	af02      	add	r7, sp, #8
    const char znaczki[] = "0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ";
 8003232:	4b1f      	ldr	r3, [pc, #124]	@ (80032b0 <lcd_print_all_chars+0x84>)
 8003234:	1d3c      	adds	r4, r7, #4
 8003236:	461d      	mov	r5, r3
 8003238:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800323a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800323c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800323e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003240:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003244:	6020      	str	r0, [r4, #0]
 8003246:	3404      	adds	r4, #4
 8003248:	7021      	strb	r1, [r4, #0]

    int i = 0;
 800324a:	2300      	movs	r3, #0
 800324c:	637b      	str	r3, [r7, #52]	@ 0x34

    for (int y = 0; y < LCD_HEIGHT && i < 36; y += znak_wys) {
 800324e:	2300      	movs	r3, #0
 8003250:	633b      	str	r3, [r7, #48]	@ 0x30
 8003252:	e022      	b.n	800329a <lcd_print_all_chars+0x6e>
        for (int x = znak_szer; x + znak_szer <= LCD_WIDTH && i < 36; x += znak_szer) {
 8003254:	2310      	movs	r3, #16
 8003256:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003258:	e013      	b.n	8003282 <lcd_print_all_chars+0x56>
            lcd_set_char(i, x, y, znaczki[i], GREEN);
 800325a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800325c:	b298      	uxth	r0, r3
 800325e:	1d3a      	adds	r2, r7, #4
 8003260:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003262:	4413      	add	r3, r2
 8003264:	781b      	ldrb	r3, [r3, #0]
 8003266:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800326a:	9200      	str	r2, [sp, #0]
 800326c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800326e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003270:	f7ff f846 	bl	8002300 <lcd_set_char>
            i++;
 8003274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003276:	3301      	adds	r3, #1
 8003278:	637b      	str	r3, [r7, #52]	@ 0x34
        for (int x = znak_szer; x + znak_szer <= LCD_WIDTH && i < 36; x += znak_szer) {
 800327a:	2210      	movs	r2, #16
 800327c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800327e:	4413      	add	r3, r2
 8003280:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003282:	2210      	movs	r2, #16
 8003284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003286:	4413      	add	r3, r2
 8003288:	2bf0      	cmp	r3, #240	@ 0xf0
 800328a:	dc02      	bgt.n	8003292 <lcd_print_all_chars+0x66>
 800328c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800328e:	2b23      	cmp	r3, #35	@ 0x23
 8003290:	dde3      	ble.n	800325a <lcd_print_all_chars+0x2e>
    for (int y = 0; y < LCD_HEIGHT && i < 36; y += znak_wys) {
 8003292:	2210      	movs	r2, #16
 8003294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003296:	4413      	add	r3, r2
 8003298:	633b      	str	r3, [r7, #48]	@ 0x30
 800329a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800329c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80032a0:	da02      	bge.n	80032a8 <lcd_print_all_chars+0x7c>
 80032a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032a4:	2b23      	cmp	r3, #35	@ 0x23
 80032a6:	ddd5      	ble.n	8003254 <lcd_print_all_chars+0x28>
        }
    }
}
 80032a8:	bf00      	nop
 80032aa:	3738      	adds	r7, #56	@ 0x38
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bdb0      	pop	{r4, r5, r7, pc}
 80032b0:	0800e990 	.word	0x0800e990

080032b4 <set_up_menu>:
	lcd_set_rectangle(2, 0, 250, 200, 30, RED);
	lcd_set_circle(LCD_WIDTH/2, LCD_HEIGHT/2, 10, GREEN);

	lcd_print_all_chars();
}
void set_up_menu(){
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b094      	sub	sp, #80	@ 0x50
 80032b8:	af02      	add	r7, sp, #8
	lcd_clear_text();
 80032ba:	f7ff fd43 	bl	8002d44 <lcd_clear_text>
	const char str1[12] = "BALANCE BALL";
 80032be:	4a63      	ldr	r2, [pc, #396]	@ (800344c <set_up_menu+0x198>)
 80032c0:	f107 0320 	add.w	r3, r7, #32
 80032c4:	ca07      	ldmia	r2, {r0, r1, r2}
 80032c6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	const char str12[5] = "PRESS";
 80032ca:	4a61      	ldr	r2, [pc, #388]	@ (8003450 <set_up_menu+0x19c>)
 80032cc:	f107 0318 	add.w	r3, r7, #24
 80032d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80032d4:	6018      	str	r0, [r3, #0]
 80032d6:	3304      	adds	r3, #4
 80032d8:	7019      	strb	r1, [r3, #0]
	const char str2[11] = "BLUE BUTTON";
 80032da:	4a5e      	ldr	r2, [pc, #376]	@ (8003454 <set_up_menu+0x1a0>)
 80032dc:	f107 030c 	add.w	r3, r7, #12
 80032e0:	ca07      	ldmia	r2, {r0, r1, r2}
 80032e2:	c303      	stmia	r3!, {r0, r1}
 80032e4:	801a      	strh	r2, [r3, #0]
 80032e6:	3302      	adds	r3, #2
 80032e8:	0c12      	lsrs	r2, r2, #16
 80032ea:	701a      	strb	r2, [r3, #0]
	const char str3[8] = "TO START";
 80032ec:	4a5a      	ldr	r2, [pc, #360]	@ (8003458 <set_up_menu+0x1a4>)
 80032ee:	1d3b      	adds	r3, r7, #4
 80032f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80032f4:	e883 0003 	stmia.w	r3, {r0, r1}

	int x;
	int j=1;
 80032f8:	2301      	movs	r3, #1
 80032fa:	637b      	str	r3, [r7, #52]	@ 0x34
	int last_idx;
	for(int i=0;i<12;i++){
 80032fc:	2300      	movs	r3, #0
 80032fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8003300:	e01a      	b.n	8003338 <set_up_menu+0x84>
		x = znak_szer * (i+1);
 8003302:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003304:	3301      	adds	r3, #1
 8003306:	2210      	movs	r2, #16
 8003308:	fb02 f303 	mul.w	r3, r2, r3
 800330c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		lcd_set_char(i, x, j*znak_szer, str1[i], GREEN);
 800330e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003310:	b298      	uxth	r0, r3
 8003312:	2210      	movs	r2, #16
 8003314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003316:	fb03 f102 	mul.w	r1, r3, r2
 800331a:	f107 0220 	add.w	r2, r7, #32
 800331e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003320:	4413      	add	r3, r2
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003328:	9200      	str	r2, [sp, #0]
 800332a:	460a      	mov	r2, r1
 800332c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800332e:	f7fe ffe7 	bl	8002300 <lcd_set_char>
	for(int i=0;i<12;i++){
 8003332:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003334:	3301      	adds	r3, #1
 8003336:	647b      	str	r3, [r7, #68]	@ 0x44
 8003338:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800333a:	2b0b      	cmp	r3, #11
 800333c:	dde1      	ble.n	8003302 <set_up_menu+0x4e>
	}
	j++;
 800333e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003340:	3301      	adds	r3, #1
 8003342:	637b      	str	r3, [r7, #52]	@ 0x34
	last_idx = 11;
 8003344:	230b      	movs	r3, #11
 8003346:	633b      	str	r3, [r7, #48]	@ 0x30
	for(int i=0;i<5;i++){
 8003348:	2300      	movs	r3, #0
 800334a:	643b      	str	r3, [r7, #64]	@ 0x40
 800334c:	e01e      	b.n	800338c <set_up_menu+0xd8>
		x = znak_szer * (i+1);
 800334e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003350:	3301      	adds	r3, #1
 8003352:	2210      	movs	r2, #16
 8003354:	fb02 f303 	mul.w	r3, r2, r3
 8003358:	62fb      	str	r3, [r7, #44]	@ 0x2c
		lcd_set_char(i+last_idx, x, j*znak_szer, str12[i], GREEN);
 800335a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800335c:	b29a      	uxth	r2, r3
 800335e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003360:	b29b      	uxth	r3, r3
 8003362:	4413      	add	r3, r2
 8003364:	b298      	uxth	r0, r3
 8003366:	2210      	movs	r2, #16
 8003368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800336a:	fb03 f102 	mul.w	r1, r3, r2
 800336e:	f107 0218 	add.w	r2, r7, #24
 8003372:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003374:	4413      	add	r3, r2
 8003376:	781b      	ldrb	r3, [r3, #0]
 8003378:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800337c:	9200      	str	r2, [sp, #0]
 800337e:	460a      	mov	r2, r1
 8003380:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003382:	f7fe ffbd 	bl	8002300 <lcd_set_char>
	for(int i=0;i<5;i++){
 8003386:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003388:	3301      	adds	r3, #1
 800338a:	643b      	str	r3, [r7, #64]	@ 0x40
 800338c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800338e:	2b04      	cmp	r3, #4
 8003390:	dddd      	ble.n	800334e <set_up_menu+0x9a>
	}
	j++;
 8003392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003394:	3301      	adds	r3, #1
 8003396:	637b      	str	r3, [r7, #52]	@ 0x34
	last_idx += 5;
 8003398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800339a:	3305      	adds	r3, #5
 800339c:	633b      	str	r3, [r7, #48]	@ 0x30
	for(int i=0;i<11;i++){
 800339e:	2300      	movs	r3, #0
 80033a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033a2:	e01e      	b.n	80033e2 <set_up_menu+0x12e>
		x = znak_szer * (i+1);
 80033a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033a6:	3301      	adds	r3, #1
 80033a8:	2210      	movs	r2, #16
 80033aa:	fb02 f303 	mul.w	r3, r2, r3
 80033ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
		lcd_set_char(i+last_idx, x, j*znak_szer, str2[i], GREEN);
 80033b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	4413      	add	r3, r2
 80033ba:	b298      	uxth	r0, r3
 80033bc:	2210      	movs	r2, #16
 80033be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033c0:	fb03 f102 	mul.w	r1, r3, r2
 80033c4:	f107 020c 	add.w	r2, r7, #12
 80033c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033ca:	4413      	add	r3, r2
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80033d2:	9200      	str	r2, [sp, #0]
 80033d4:	460a      	mov	r2, r1
 80033d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80033d8:	f7fe ff92 	bl	8002300 <lcd_set_char>
	for(int i=0;i<11;i++){
 80033dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033de:	3301      	adds	r3, #1
 80033e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033e4:	2b0a      	cmp	r3, #10
 80033e6:	dddd      	ble.n	80033a4 <set_up_menu+0xf0>
	}
	j++;
 80033e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033ea:	3301      	adds	r3, #1
 80033ec:	637b      	str	r3, [r7, #52]	@ 0x34
	last_idx+=11;
 80033ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033f0:	330b      	adds	r3, #11
 80033f2:	633b      	str	r3, [r7, #48]	@ 0x30
	for(int i=0;i<8;i++){
 80033f4:	2300      	movs	r3, #0
 80033f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80033f8:	e01d      	b.n	8003436 <set_up_menu+0x182>
		x = znak_szer * (i+1);
 80033fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033fc:	3301      	adds	r3, #1
 80033fe:	2210      	movs	r2, #16
 8003400:	fb02 f303 	mul.w	r3, r2, r3
 8003404:	62fb      	str	r3, [r7, #44]	@ 0x2c
		lcd_set_char(i+last_idx, x, j*znak_szer, str3[i], GREEN);
 8003406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003408:	b29a      	uxth	r2, r3
 800340a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800340c:	b29b      	uxth	r3, r3
 800340e:	4413      	add	r3, r2
 8003410:	b298      	uxth	r0, r3
 8003412:	2210      	movs	r2, #16
 8003414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003416:	fb03 f102 	mul.w	r1, r3, r2
 800341a:	1d3a      	adds	r2, r7, #4
 800341c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800341e:	4413      	add	r3, r2
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003426:	9200      	str	r2, [sp, #0]
 8003428:	460a      	mov	r2, r1
 800342a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800342c:	f7fe ff68 	bl	8002300 <lcd_set_char>
	for(int i=0;i<8;i++){
 8003430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003432:	3301      	adds	r3, #1
 8003434:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003438:	2b07      	cmp	r3, #7
 800343a:	ddde      	ble.n	80033fa <set_up_menu+0x146>
	}
	j++;
 800343c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800343e:	3301      	adds	r3, #1
 8003440:	637b      	str	r3, [r7, #52]	@ 0x34
}
 8003442:	bf00      	nop
 8003444:	3748      	adds	r7, #72	@ 0x48
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	0800e9b8 	.word	0x0800e9b8
 8003450:	0800e9c4 	.word	0x0800e9c4
 8003454:	0800e9cc 	.word	0x0800e9cc
 8003458:	0800e9d8 	.word	0x0800e9d8

0800345c <setup_first_lvl>:
void setup_first_lvl(){
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af02      	add	r7, sp, #8
	lcd_set_rectangle(0, 100, 0, 50, 100, RED);
 8003462:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003466:	9301      	str	r3, [sp, #4]
 8003468:	2364      	movs	r3, #100	@ 0x64
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	2332      	movs	r3, #50	@ 0x32
 800346e:	2200      	movs	r2, #0
 8003470:	2164      	movs	r1, #100	@ 0x64
 8003472:	2000      	movs	r0, #0
 8003474:	f7fe ff02 	bl	800227c <lcd_set_rectangle>
	lcd_set_rectangle(1, 150, 190, 60, 15, YELLOW);
 8003478:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800347c:	9301      	str	r3, [sp, #4]
 800347e:	230f      	movs	r3, #15
 8003480:	9300      	str	r3, [sp, #0]
 8003482:	233c      	movs	r3, #60	@ 0x3c
 8003484:	22be      	movs	r2, #190	@ 0xbe
 8003486:	2196      	movs	r1, #150	@ 0x96
 8003488:	2001      	movs	r0, #1
 800348a:	f7fe fef7 	bl	800227c <lcd_set_rectangle>
	lcd_set_rectangle(2, 0, 250, 200, 30, RED);
 800348e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003492:	9301      	str	r3, [sp, #4]
 8003494:	231e      	movs	r3, #30
 8003496:	9300      	str	r3, [sp, #0]
 8003498:	23c8      	movs	r3, #200	@ 0xc8
 800349a:	22fa      	movs	r2, #250	@ 0xfa
 800349c:	2100      	movs	r1, #0
 800349e:	2002      	movs	r0, #2
 80034a0:	f7fe feec 	bl	800227c <lcd_set_rectangle>
	lcd_set_circle(LCD_WIDTH/2, LCD_HEIGHT/2, 10, GREEN);
 80034a4:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80034a8:	220a      	movs	r2, #10
 80034aa:	21a0      	movs	r1, #160	@ 0xa0
 80034ac:	2078      	movs	r0, #120	@ 0x78
 80034ae:	f7fe ff61 	bl	8002374 <lcd_set_circle>

	lcd_print_all_chars();
 80034b2:	f7ff febb 	bl	800322c <lcd_print_all_chars>
}
 80034b6:	bf00      	nop
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}

080034bc <setup_end>:
void setup_end(){
 80034bc:	b580      	push	{r7, lr}
 80034be:	b088      	sub	sp, #32
 80034c0:	af02      	add	r7, sp, #8
	clear_rectangles();
 80034c2:	f7ff fc5f 	bl	8002d84 <clear_rectangles>
	lcd_clear_text();
 80034c6:	f7ff fc3d 	bl	8002d44 <lcd_clear_text>
	const char str1[7] = "THE END";
 80034ca:	4a18      	ldr	r2, [pc, #96]	@ (800352c <setup_end+0x70>)
 80034cc:	1d3b      	adds	r3, r7, #4
 80034ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80034d2:	6018      	str	r0, [r3, #0]
 80034d4:	3304      	adds	r3, #4
 80034d6:	8019      	strh	r1, [r3, #0]
 80034d8:	3302      	adds	r3, #2
 80034da:	0c0a      	lsrs	r2, r1, #16
 80034dc:	701a      	strb	r2, [r3, #0]
	int x;
	int j=1;
 80034de:	2301      	movs	r3, #1
 80034e0:	613b      	str	r3, [r7, #16]
	for(int i=0;i<7;i++){
 80034e2:	2300      	movs	r3, #0
 80034e4:	617b      	str	r3, [r7, #20]
 80034e6:	e019      	b.n	800351c <setup_end+0x60>
		x = znak_szer * (i+1);
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	3301      	adds	r3, #1
 80034ec:	2210      	movs	r2, #16
 80034ee:	fb02 f303 	mul.w	r3, r2, r3
 80034f2:	60fb      	str	r3, [r7, #12]
		lcd_set_char(i, x, j*znak_szer, str1[i], GREEN);
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	b298      	uxth	r0, r3
 80034f8:	2210      	movs	r2, #16
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	fb03 f102 	mul.w	r1, r3, r2
 8003500:	1d3a      	adds	r2, r7, #4
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	4413      	add	r3, r2
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800350c:	9200      	str	r2, [sp, #0]
 800350e:	460a      	mov	r2, r1
 8003510:	68f9      	ldr	r1, [r7, #12]
 8003512:	f7fe fef5 	bl	8002300 <lcd_set_char>
	for(int i=0;i<7;i++){
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	3301      	adds	r3, #1
 800351a:	617b      	str	r3, [r7, #20]
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	2b06      	cmp	r3, #6
 8003520:	dde2      	ble.n	80034e8 <setup_end+0x2c>
	}
}
 8003522:	bf00      	nop
 8003524:	bf00      	nop
 8003526:	3718      	adds	r7, #24
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}
 800352c:	0800e9e0 	.word	0x0800e9e0

08003530 <set_screen>:
void set_screen(){
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim7);
 8003534:	4818      	ldr	r0, [pc, #96]	@ (8003598 <set_screen+0x68>)
 8003536:	f005 ff35 	bl	80093a4 <HAL_TIM_Base_Stop_IT>
	lcd_clear_screen();
 800353a:	f7ff fbe3 	bl	8002d04 <lcd_clear_screen>
	if(screen_id==0){
 800353e:	4b17      	ldr	r3, [pc, #92]	@ (800359c <set_screen+0x6c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d102      	bne.n	800354c <set_screen+0x1c>
		set_up_menu();
 8003546:	f7ff feb5 	bl	80032b4 <set_up_menu>
 800354a:	e00c      	b.n	8003566 <set_screen+0x36>
	} else if (screen_id == 1){
 800354c:	4b13      	ldr	r3, [pc, #76]	@ (800359c <set_screen+0x6c>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2b01      	cmp	r3, #1
 8003552:	d102      	bne.n	800355a <set_screen+0x2a>
		setup_first_lvl();
 8003554:	f7ff ff82 	bl	800345c <setup_first_lvl>
 8003558:	e005      	b.n	8003566 <set_screen+0x36>
	} else if(screen_id == 2){
 800355a:	4b10      	ldr	r3, [pc, #64]	@ (800359c <set_screen+0x6c>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2b02      	cmp	r3, #2
 8003560:	d101      	bne.n	8003566 <set_screen+0x36>
		setup_end();
 8003562:	f7ff ffab 	bl	80034bc <setup_end>
	}
	if(screen_id!=0 && screen_id!=2)lcd_update(0);
 8003566:	4b0d      	ldr	r3, [pc, #52]	@ (800359c <set_screen+0x6c>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d007      	beq.n	800357e <set_screen+0x4e>
 800356e:	4b0b      	ldr	r3, [pc, #44]	@ (800359c <set_screen+0x6c>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	2b02      	cmp	r3, #2
 8003574:	d003      	beq.n	800357e <set_screen+0x4e>
 8003576:	2000      	movs	r0, #0
 8003578:	f7ff fa7c 	bl	8002a74 <lcd_update>
 800357c:	e002      	b.n	8003584 <set_screen+0x54>
	else lcd_update(1);
 800357e:	2001      	movs	r0, #1
 8003580:	f7ff fa78 	bl	8002a74 <lcd_update>
	HAL_Delay(500);
 8003584:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003588:	f000 fd30 	bl	8003fec <HAL_Delay>
	HAL_TIM_Base_Start_IT(&htim7);
 800358c:	4802      	ldr	r0, [pc, #8]	@ (8003598 <set_screen+0x68>)
 800358e:	f005 fe99 	bl	80092c4 <HAL_TIM_Base_Start_IT>
}
 8003592:	bf00      	nop
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	2002604c 	.word	0x2002604c
 800359c:	20025ef0 	.word	0x20025ef0

080035a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80035a4:	f000 fce0 	bl	8003f68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80035a8:	f000 f84e 	bl	8003648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80035ac:	f7fe f884 	bl	80016b8 <MX_GPIO_Init>
  MX_DMA_Init();
 80035b0:	f7fd ff1c 	bl	80013ec <MX_DMA_Init>
  MX_CRC_Init();
 80035b4:	f7fd fee4 	bl	8001380 <MX_CRC_Init>
  MX_DMA2D_Init();
 80035b8:	f7fd ff38 	bl	800142c <MX_DMA2D_Init>
  MX_FMC_Init();
 80035bc:	f7fd ff90 	bl	80014e0 <MX_FMC_Init>
  MX_I2C3_Init();
 80035c0:	f7fe fca6 	bl	8001f10 <MX_I2C3_Init>
  MX_LTDC_Init();
 80035c4:	f7ff fc24 	bl	8002e10 <MX_LTDC_Init>
  MX_SPI5_Init();
 80035c8:	f000 f902 	bl	80037d0 <MX_SPI5_Init>
  MX_TIM1_Init();
 80035cc:	f000 fb6c 	bl	8003ca8 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80035d0:	f000 fc2e 	bl	8003e30 <MX_USART1_UART_Init>
  MX_TIM7_Init();
 80035d4:	f000 fbb8 	bl	8003d48 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
	lcd_init();
 80035d8:	f7fe fdca 	bl	8002170 <lcd_init>
	lcd_clear_screen();
 80035dc:	f7ff fb92 	bl	8002d04 <lcd_clear_screen>
	set_screen();
 80035e0:	f7ff ffa6 	bl	8003530 <set_screen>

	while(!spi5_acquire()){}
 80035e4:	bf00      	nop
 80035e6:	f000 f8d3 	bl	8003790 <spi5_acquire>
 80035ea:	4603      	mov	r3, r0
 80035ec:	f083 0301 	eor.w	r3, r3, #1
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d1f7      	bne.n	80035e6 <main+0x46>
	spi5_release();
 80035f6:	f000 f8df 	bl	80037b8 <spi5_release>


	HAL_Delay(500); //eby LCD skoczy swoje przesyanie
 80035fa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80035fe:	f000 fcf5 	bl	8003fec <HAL_Delay>
	gyro_init();
 8003602:	f7fe f999 	bl	8001938 <gyro_init>
	HAL_Delay(2000);
 8003606:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800360a:	f000 fcef 	bl	8003fec <HAL_Delay>
	gyro_calculate_offset(&gyro_offset_s);
 800360e:	480b      	ldr	r0, [pc, #44]	@ (800363c <main+0x9c>)
 8003610:	f7fe fb4c 	bl	8001cac <gyro_calculate_offset>
	HAL_Delay(1000);
 8003614:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003618:	f000 fce8 	bl	8003fec <HAL_Delay>
//		gyro_get_filtered_data(&gyro_raw_data_s);
//		gyro_compensate_and_scale(&gyro_raw_data_s, &gyro_offset_s, &gyro_scaled_data_s);
//		ball_set_speed();

//		lcd_update();
		click_led();
 800361c:	f7ff fda8 	bl	8003170 <click_led>
		if(change_screen_flag==1){
 8003620:	4b07      	ldr	r3, [pc, #28]	@ (8003640 <main+0xa0>)
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	2b01      	cmp	r3, #1
 8003626:	d1f9      	bne.n	800361c <main+0x7c>
			change_screen_flag=0;
 8003628:	4b05      	ldr	r3, [pc, #20]	@ (8003640 <main+0xa0>)
 800362a:	2200      	movs	r2, #0
 800362c:	701a      	strb	r2, [r3, #0]
			printf("Changing scene\r\n");
 800362e:	4805      	ldr	r0, [pc, #20]	@ (8003644 <main+0xa4>)
 8003630:	f009 fa94 	bl	800cb5c <puts>
			set_screen();
 8003634:	f7ff ff7c 	bl	8003530 <set_screen>
		click_led();
 8003638:	e7f0      	b.n	800361c <main+0x7c>
 800363a:	bf00      	nop
 800363c:	20025ee4 	.word	0x20025ee4
 8003640:	20025ef4 	.word	0x20025ef4
 8003644:	0800e9e8 	.word	0x0800e9e8

08003648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b094      	sub	sp, #80	@ 0x50
 800364c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800364e:	f107 0320 	add.w	r3, r7, #32
 8003652:	2230      	movs	r2, #48	@ 0x30
 8003654:	2100      	movs	r1, #0
 8003656:	4618      	mov	r0, r3
 8003658:	f009 fb60 	bl	800cd1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800365c:	f107 030c 	add.w	r3, r7, #12
 8003660:	2200      	movs	r2, #0
 8003662:	601a      	str	r2, [r3, #0]
 8003664:	605a      	str	r2, [r3, #4]
 8003666:	609a      	str	r2, [r3, #8]
 8003668:	60da      	str	r2, [r3, #12]
 800366a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800366c:	2300      	movs	r3, #0
 800366e:	60bb      	str	r3, [r7, #8]
 8003670:	4b28      	ldr	r3, [pc, #160]	@ (8003714 <SystemClock_Config+0xcc>)
 8003672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003674:	4a27      	ldr	r2, [pc, #156]	@ (8003714 <SystemClock_Config+0xcc>)
 8003676:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800367a:	6413      	str	r3, [r2, #64]	@ 0x40
 800367c:	4b25      	ldr	r3, [pc, #148]	@ (8003714 <SystemClock_Config+0xcc>)
 800367e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003680:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003684:	60bb      	str	r3, [r7, #8]
 8003686:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003688:	2300      	movs	r3, #0
 800368a:	607b      	str	r3, [r7, #4]
 800368c:	4b22      	ldr	r3, [pc, #136]	@ (8003718 <SystemClock_Config+0xd0>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003694:	4a20      	ldr	r2, [pc, #128]	@ (8003718 <SystemClock_Config+0xd0>)
 8003696:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800369a:	6013      	str	r3, [r2, #0]
 800369c:	4b1e      	ldr	r3, [pc, #120]	@ (8003718 <SystemClock_Config+0xd0>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80036a4:	607b      	str	r3, [r7, #4]
 80036a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80036a8:	2301      	movs	r3, #1
 80036aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80036ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80036b0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80036b2:	2302      	movs	r3, #2
 80036b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80036b6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80036ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80036bc:	2304      	movs	r3, #4
 80036be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80036c0:	2348      	movs	r3, #72	@ 0x48
 80036c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80036c4:	2302      	movs	r3, #2
 80036c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80036c8:	2303      	movs	r3, #3
 80036ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80036cc:	f107 0320 	add.w	r3, r7, #32
 80036d0:	4618      	mov	r0, r3
 80036d2:	f003 ffcf 	bl	8007674 <HAL_RCC_OscConfig>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d001      	beq.n	80036e0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80036dc:	f000 f852 	bl	8003784 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80036e0:	230f      	movs	r3, #15
 80036e2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80036e4:	2302      	movs	r3, #2
 80036e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036e8:	2300      	movs	r3, #0
 80036ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80036ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80036f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80036f2:	2300      	movs	r3, #0
 80036f4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80036f6:	f107 030c 	add.w	r3, r7, #12
 80036fa:	2102      	movs	r1, #2
 80036fc:	4618      	mov	r0, r3
 80036fe:	f004 fa31 	bl	8007b64 <HAL_RCC_ClockConfig>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d001      	beq.n	800370c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8003708:	f000 f83c 	bl	8003784 <Error_Handler>
  }
}
 800370c:	bf00      	nop
 800370e:	3750      	adds	r7, #80	@ 0x50
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}
 8003714:	40023800 	.word	0x40023800
 8003718:	40007000 	.word	0x40007000

0800371c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a0f      	ldr	r2, [pc, #60]	@ (8003768 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d102      	bne.n	8003734 <HAL_TIM_PeriodElapsedCallback+0x18>
  {
    HAL_IncTick();
 800372e:	f000 fc3d 	bl	8003fac <HAL_IncTick>

	 ball_set_speed(&speed_x,&speed_y);
	 ball_move(&speed_x,&speed_y);
  }
  /* USER CODE END Callback 1 */
}
 8003732:	e014      	b.n	800375e <HAL_TIM_PeriodElapsedCallback+0x42>
  else if(htim->Instance == TIM7) {
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a0c      	ldr	r2, [pc, #48]	@ (800376c <HAL_TIM_PeriodElapsedCallback+0x50>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d10f      	bne.n	800375e <HAL_TIM_PeriodElapsedCallback+0x42>
	 gyro_get_filtered_data(&gyro_raw_data_s);
 800373e:	480c      	ldr	r0, [pc, #48]	@ (8003770 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8003740:	f7fe f952 	bl	80019e8 <gyro_get_filtered_data>
	 gyro_compensate_and_scale(&gyro_raw_data_s, &gyro_offset_s, &gyro_scaled_data_s);
 8003744:	4a0b      	ldr	r2, [pc, #44]	@ (8003774 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8003746:	490c      	ldr	r1, [pc, #48]	@ (8003778 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8003748:	4809      	ldr	r0, [pc, #36]	@ (8003770 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800374a:	f7fe fb71 	bl	8001e30 <gyro_compensate_and_scale>
	 ball_set_speed(&speed_x,&speed_y);
 800374e:	490b      	ldr	r1, [pc, #44]	@ (800377c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8003750:	480b      	ldr	r0, [pc, #44]	@ (8003780 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8003752:	f7fd fc21 	bl	8000f98 <ball_set_speed>
	 ball_move(&speed_x,&speed_y);
 8003756:	4909      	ldr	r1, [pc, #36]	@ (800377c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8003758:	4809      	ldr	r0, [pc, #36]	@ (8003780 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800375a:	f7fd fd11 	bl	8001180 <ball_move>
}
 800375e:	bf00      	nop
 8003760:	3708      	adds	r7, #8
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	40001000 	.word	0x40001000
 800376c:	40001400 	.word	0x40001400
 8003770:	20025ed4 	.word	0x20025ed4
 8003774:	20025edc 	.word	0x20025edc
 8003778:	20025ee4 	.word	0x20025ee4
 800377c:	20025eec 	.word	0x20025eec
 8003780:	20025eea 	.word	0x20025eea

08003784 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003784:	b480      	push	{r7}
 8003786:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003788:	b672      	cpsid	i
}
 800378a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800378c:	bf00      	nop
 800378e:	e7fd      	b.n	800378c <Error_Handler+0x8>

08003790 <spi5_acquire>:
/* USER CODE BEGIN 0 */


static volatile bool spi5_busy = false;  //flaga informujca czy SPI5 jest zajte

bool spi5_acquire(void) {  //zajmij SPI, gdy jest wolne
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0

	if (spi5_busy) return false;
 8003794:	4b07      	ldr	r3, [pc, #28]	@ (80037b4 <spi5_acquire+0x24>)
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b00      	cmp	r3, #0
 800379c:	d001      	beq.n	80037a2 <spi5_acquire+0x12>
 800379e:	2300      	movs	r3, #0
 80037a0:	e003      	b.n	80037aa <spi5_acquire+0x1a>

    spi5_busy = true;
 80037a2:	4b04      	ldr	r3, [pc, #16]	@ (80037b4 <spi5_acquire+0x24>)
 80037a4:	2201      	movs	r2, #1
 80037a6:	701a      	strb	r2, [r3, #0]
    return true;
 80037a8:	2301      	movs	r3, #1
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr
 80037b4:	20025efd 	.word	0x20025efd

080037b8 <spi5_release>:

void spi5_release(void) { //zwolnij SPI
 80037b8:	b480      	push	{r7}
 80037ba:	af00      	add	r7, sp, #0
    spi5_busy = false;
 80037bc:	4b03      	ldr	r3, [pc, #12]	@ (80037cc <spi5_release+0x14>)
 80037be:	2200      	movs	r2, #0
 80037c0:	701a      	strb	r2, [r3, #0]
}
 80037c2:	bf00      	nop
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr
 80037cc:	20025efd 	.word	0x20025efd

080037d0 <MX_SPI5_Init>:
SPI_HandleTypeDef hspi5;
DMA_HandleTypeDef hdma_spi5_tx;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 80037d4:	4b17      	ldr	r3, [pc, #92]	@ (8003834 <MX_SPI5_Init+0x64>)
 80037d6:	4a18      	ldr	r2, [pc, #96]	@ (8003838 <MX_SPI5_Init+0x68>)
 80037d8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80037da:	4b16      	ldr	r3, [pc, #88]	@ (8003834 <MX_SPI5_Init+0x64>)
 80037dc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80037e0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80037e2:	4b14      	ldr	r3, [pc, #80]	@ (8003834 <MX_SPI5_Init+0x64>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80037e8:	4b12      	ldr	r3, [pc, #72]	@ (8003834 <MX_SPI5_Init+0x64>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80037ee:	4b11      	ldr	r3, [pc, #68]	@ (8003834 <MX_SPI5_Init+0x64>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80037f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003834 <MX_SPI5_Init+0x64>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80037fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003834 <MX_SPI5_Init+0x64>)
 80037fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003800:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003802:	4b0c      	ldr	r3, [pc, #48]	@ (8003834 <MX_SPI5_Init+0x64>)
 8003804:	2218      	movs	r2, #24
 8003806:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003808:	4b0a      	ldr	r3, [pc, #40]	@ (8003834 <MX_SPI5_Init+0x64>)
 800380a:	2200      	movs	r2, #0
 800380c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800380e:	4b09      	ldr	r3, [pc, #36]	@ (8003834 <MX_SPI5_Init+0x64>)
 8003810:	2200      	movs	r2, #0
 8003812:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003814:	4b07      	ldr	r3, [pc, #28]	@ (8003834 <MX_SPI5_Init+0x64>)
 8003816:	2200      	movs	r2, #0
 8003818:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 800381a:	4b06      	ldr	r3, [pc, #24]	@ (8003834 <MX_SPI5_Init+0x64>)
 800381c:	220a      	movs	r2, #10
 800381e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8003820:	4804      	ldr	r0, [pc, #16]	@ (8003834 <MX_SPI5_Init+0x64>)
 8003822:	f004 fde5 	bl	80083f0 <HAL_SPI_Init>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d001      	beq.n	8003830 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 800382c:	f7ff ffaa 	bl	8003784 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8003830:	bf00      	nop
 8003832:	bd80      	pop	{r7, pc}
 8003834:	20025f00 	.word	0x20025f00
 8003838:	40015000 	.word	0x40015000

0800383c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b08a      	sub	sp, #40	@ 0x28
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003844:	f107 0314 	add.w	r3, r7, #20
 8003848:	2200      	movs	r2, #0
 800384a:	601a      	str	r2, [r3, #0]
 800384c:	605a      	str	r2, [r3, #4]
 800384e:	609a      	str	r2, [r3, #8]
 8003850:	60da      	str	r2, [r3, #12]
 8003852:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a30      	ldr	r2, [pc, #192]	@ (800391c <HAL_SPI_MspInit+0xe0>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d15a      	bne.n	8003914 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800385e:	2300      	movs	r3, #0
 8003860:	613b      	str	r3, [r7, #16]
 8003862:	4b2f      	ldr	r3, [pc, #188]	@ (8003920 <HAL_SPI_MspInit+0xe4>)
 8003864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003866:	4a2e      	ldr	r2, [pc, #184]	@ (8003920 <HAL_SPI_MspInit+0xe4>)
 8003868:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800386c:	6453      	str	r3, [r2, #68]	@ 0x44
 800386e:	4b2c      	ldr	r3, [pc, #176]	@ (8003920 <HAL_SPI_MspInit+0xe4>)
 8003870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003872:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003876:	613b      	str	r3, [r7, #16]
 8003878:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800387a:	2300      	movs	r3, #0
 800387c:	60fb      	str	r3, [r7, #12]
 800387e:	4b28      	ldr	r3, [pc, #160]	@ (8003920 <HAL_SPI_MspInit+0xe4>)
 8003880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003882:	4a27      	ldr	r2, [pc, #156]	@ (8003920 <HAL_SPI_MspInit+0xe4>)
 8003884:	f043 0320 	orr.w	r3, r3, #32
 8003888:	6313      	str	r3, [r2, #48]	@ 0x30
 800388a:	4b25      	ldr	r3, [pc, #148]	@ (8003920 <HAL_SPI_MspInit+0xe4>)
 800388c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800388e:	f003 0320 	and.w	r3, r3, #32
 8003892:	60fb      	str	r3, [r7, #12]
 8003894:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8003896:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800389a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800389c:	2302      	movs	r3, #2
 800389e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038a0:	2300      	movs	r3, #0
 80038a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038a4:	2300      	movs	r3, #0
 80038a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80038a8:	2305      	movs	r3, #5
 80038aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80038ac:	f107 0314 	add.w	r3, r7, #20
 80038b0:	4619      	mov	r1, r3
 80038b2:	481c      	ldr	r0, [pc, #112]	@ (8003924 <HAL_SPI_MspInit+0xe8>)
 80038b4:	f001 fa18 	bl	8004ce8 <HAL_GPIO_Init>

    /* SPI5 DMA Init */
    /* SPI5_TX Init */
    hdma_spi5_tx.Instance = DMA2_Stream4;
 80038b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003928 <HAL_SPI_MspInit+0xec>)
 80038ba:	4a1c      	ldr	r2, [pc, #112]	@ (800392c <HAL_SPI_MspInit+0xf0>)
 80038bc:	601a      	str	r2, [r3, #0]
    hdma_spi5_tx.Init.Channel = DMA_CHANNEL_2;
 80038be:	4b1a      	ldr	r3, [pc, #104]	@ (8003928 <HAL_SPI_MspInit+0xec>)
 80038c0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80038c4:	605a      	str	r2, [r3, #4]
    hdma_spi5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80038c6:	4b18      	ldr	r3, [pc, #96]	@ (8003928 <HAL_SPI_MspInit+0xec>)
 80038c8:	2240      	movs	r2, #64	@ 0x40
 80038ca:	609a      	str	r2, [r3, #8]
    hdma_spi5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80038cc:	4b16      	ldr	r3, [pc, #88]	@ (8003928 <HAL_SPI_MspInit+0xec>)
 80038ce:	2200      	movs	r2, #0
 80038d0:	60da      	str	r2, [r3, #12]
    hdma_spi5_tx.Init.MemInc = DMA_MINC_ENABLE;
 80038d2:	4b15      	ldr	r3, [pc, #84]	@ (8003928 <HAL_SPI_MspInit+0xec>)
 80038d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80038d8:	611a      	str	r2, [r3, #16]
    hdma_spi5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80038da:	4b13      	ldr	r3, [pc, #76]	@ (8003928 <HAL_SPI_MspInit+0xec>)
 80038dc:	2200      	movs	r2, #0
 80038de:	615a      	str	r2, [r3, #20]
    hdma_spi5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80038e0:	4b11      	ldr	r3, [pc, #68]	@ (8003928 <HAL_SPI_MspInit+0xec>)
 80038e2:	2200      	movs	r2, #0
 80038e4:	619a      	str	r2, [r3, #24]
    hdma_spi5_tx.Init.Mode = DMA_NORMAL;
 80038e6:	4b10      	ldr	r3, [pc, #64]	@ (8003928 <HAL_SPI_MspInit+0xec>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	61da      	str	r2, [r3, #28]
    hdma_spi5_tx.Init.Priority = DMA_PRIORITY_LOW;
 80038ec:	4b0e      	ldr	r3, [pc, #56]	@ (8003928 <HAL_SPI_MspInit+0xec>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	621a      	str	r2, [r3, #32]
    hdma_spi5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80038f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003928 <HAL_SPI_MspInit+0xec>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi5_tx) != HAL_OK)
 80038f8:	480b      	ldr	r0, [pc, #44]	@ (8003928 <HAL_SPI_MspInit+0xec>)
 80038fa:	f000 fc99 	bl	8004230 <HAL_DMA_Init>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d001      	beq.n	8003908 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8003904:	f7ff ff3e 	bl	8003784 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi5_tx);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a07      	ldr	r2, [pc, #28]	@ (8003928 <HAL_SPI_MspInit+0xec>)
 800390c:	649a      	str	r2, [r3, #72]	@ 0x48
 800390e:	4a06      	ldr	r2, [pc, #24]	@ (8003928 <HAL_SPI_MspInit+0xec>)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8003914:	bf00      	nop
 8003916:	3728      	adds	r7, #40	@ 0x28
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	40015000 	.word	0x40015000
 8003920:	40023800 	.word	0x40023800
 8003924:	40021400 	.word	0x40021400
 8003928:	20025f58 	.word	0x20025f58
 800392c:	40026470 	.word	0x40026470

08003930 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003936:	2300      	movs	r3, #0
 8003938:	607b      	str	r3, [r7, #4]
 800393a:	4b12      	ldr	r3, [pc, #72]	@ (8003984 <HAL_MspInit+0x54>)
 800393c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800393e:	4a11      	ldr	r2, [pc, #68]	@ (8003984 <HAL_MspInit+0x54>)
 8003940:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003944:	6453      	str	r3, [r2, #68]	@ 0x44
 8003946:	4b0f      	ldr	r3, [pc, #60]	@ (8003984 <HAL_MspInit+0x54>)
 8003948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800394a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800394e:	607b      	str	r3, [r7, #4]
 8003950:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003952:	2300      	movs	r3, #0
 8003954:	603b      	str	r3, [r7, #0]
 8003956:	4b0b      	ldr	r3, [pc, #44]	@ (8003984 <HAL_MspInit+0x54>)
 8003958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395a:	4a0a      	ldr	r2, [pc, #40]	@ (8003984 <HAL_MspInit+0x54>)
 800395c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003960:	6413      	str	r3, [r2, #64]	@ 0x40
 8003962:	4b08      	ldr	r3, [pc, #32]	@ (8003984 <HAL_MspInit+0x54>)
 8003964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003966:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800396a:	603b      	str	r3, [r7, #0]
 800396c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800396e:	2200      	movs	r2, #0
 8003970:	210f      	movs	r1, #15
 8003972:	f06f 0001 	mvn.w	r0, #1
 8003976:	f000 fc15 	bl	80041a4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800397a:	bf00      	nop
 800397c:	3708      	adds	r7, #8
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	40023800 	.word	0x40023800

08003988 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b08e      	sub	sp, #56	@ 0x38
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003990:	2300      	movs	r3, #0
 8003992:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003994:	2300      	movs	r3, #0
 8003996:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003998:	2300      	movs	r3, #0
 800399a:	60fb      	str	r3, [r7, #12]
 800399c:	4b33      	ldr	r3, [pc, #204]	@ (8003a6c <HAL_InitTick+0xe4>)
 800399e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a0:	4a32      	ldr	r2, [pc, #200]	@ (8003a6c <HAL_InitTick+0xe4>)
 80039a2:	f043 0310 	orr.w	r3, r3, #16
 80039a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80039a8:	4b30      	ldr	r3, [pc, #192]	@ (8003a6c <HAL_InitTick+0xe4>)
 80039aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ac:	f003 0310 	and.w	r3, r3, #16
 80039b0:	60fb      	str	r3, [r7, #12]
 80039b2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80039b4:	f107 0210 	add.w	r2, r7, #16
 80039b8:	f107 0314 	add.w	r3, r7, #20
 80039bc:	4611      	mov	r1, r2
 80039be:	4618      	mov	r0, r3
 80039c0:	f004 faf0 	bl	8007fa4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80039c4:	6a3b      	ldr	r3, [r7, #32]
 80039c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80039c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d103      	bne.n	80039d6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80039ce:	f004 fac1 	bl	8007f54 <HAL_RCC_GetPCLK1Freq>
 80039d2:	6378      	str	r0, [r7, #52]	@ 0x34
 80039d4:	e004      	b.n	80039e0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80039d6:	f004 fabd 	bl	8007f54 <HAL_RCC_GetPCLK1Freq>
 80039da:	4603      	mov	r3, r0
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80039e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039e2:	4a23      	ldr	r2, [pc, #140]	@ (8003a70 <HAL_InitTick+0xe8>)
 80039e4:	fba2 2303 	umull	r2, r3, r2, r3
 80039e8:	0c9b      	lsrs	r3, r3, #18
 80039ea:	3b01      	subs	r3, #1
 80039ec:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80039ee:	4b21      	ldr	r3, [pc, #132]	@ (8003a74 <HAL_InitTick+0xec>)
 80039f0:	4a21      	ldr	r2, [pc, #132]	@ (8003a78 <HAL_InitTick+0xf0>)
 80039f2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80039f4:	4b1f      	ldr	r3, [pc, #124]	@ (8003a74 <HAL_InitTick+0xec>)
 80039f6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80039fa:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80039fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003a74 <HAL_InitTick+0xec>)
 80039fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a00:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003a02:	4b1c      	ldr	r3, [pc, #112]	@ (8003a74 <HAL_InitTick+0xec>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a08:	4b1a      	ldr	r3, [pc, #104]	@ (8003a74 <HAL_InitTick+0xec>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a0e:	4b19      	ldr	r3, [pc, #100]	@ (8003a74 <HAL_InitTick+0xec>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003a14:	4817      	ldr	r0, [pc, #92]	@ (8003a74 <HAL_InitTick+0xec>)
 8003a16:	f005 fc05 	bl	8009224 <HAL_TIM_Base_Init>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003a20:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d11b      	bne.n	8003a60 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003a28:	4812      	ldr	r0, [pc, #72]	@ (8003a74 <HAL_InitTick+0xec>)
 8003a2a:	f005 fc4b 	bl	80092c4 <HAL_TIM_Base_Start_IT>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003a34:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d111      	bne.n	8003a60 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003a3c:	2036      	movs	r0, #54	@ 0x36
 8003a3e:	f000 fbcd 	bl	80041dc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2b0f      	cmp	r3, #15
 8003a46:	d808      	bhi.n	8003a5a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003a48:	2200      	movs	r2, #0
 8003a4a:	6879      	ldr	r1, [r7, #4]
 8003a4c:	2036      	movs	r0, #54	@ 0x36
 8003a4e:	f000 fba9 	bl	80041a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003a52:	4a0a      	ldr	r2, [pc, #40]	@ (8003a7c <HAL_InitTick+0xf4>)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6013      	str	r3, [r2, #0]
 8003a58:	e002      	b.n	8003a60 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003a60:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3738      	adds	r7, #56	@ 0x38
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	40023800 	.word	0x40023800
 8003a70:	431bde83 	.word	0x431bde83
 8003a74:	20025fb8 	.word	0x20025fb8
 8003a78:	40001000 	.word	0x40001000
 8003a7c:	2000000c 	.word	0x2000000c

08003a80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a80:	b480      	push	{r7}
 8003a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003a84:	bf00      	nop
 8003a86:	e7fd      	b.n	8003a84 <NMI_Handler+0x4>

08003a88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a8c:	bf00      	nop
 8003a8e:	e7fd      	b.n	8003a8c <HardFault_Handler+0x4>

08003a90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a90:	b480      	push	{r7}
 8003a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a94:	bf00      	nop
 8003a96:	e7fd      	b.n	8003a94 <MemManage_Handler+0x4>

08003a98 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a9c:	bf00      	nop
 8003a9e:	e7fd      	b.n	8003a9c <BusFault_Handler+0x4>

08003aa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003aa4:	bf00      	nop
 8003aa6:	e7fd      	b.n	8003aa4 <UsageFault_Handler+0x4>

08003aa8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003aac:	bf00      	nop
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
	...

08003ab8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003abc:	4802      	ldr	r0, [pc, #8]	@ (8003ac8 <TIM6_DAC_IRQHandler+0x10>)
 8003abe:	f005 fca0 	bl	8009402 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003ac2:	bf00      	nop
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	20025fb8 	.word	0x20025fb8

08003acc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003ad0:	4802      	ldr	r0, [pc, #8]	@ (8003adc <TIM7_IRQHandler+0x10>)
 8003ad2:	f005 fc96 	bl	8009402 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003ad6:	bf00      	nop
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	2002604c 	.word	0x2002604c

08003ae0 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_tx);
 8003ae4:	4802      	ldr	r0, [pc, #8]	@ (8003af0 <DMA2_Stream4_IRQHandler+0x10>)
 8003ae6:	f000 fca9 	bl	800443c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8003aea:	bf00      	nop
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	20025f58 	.word	0x20025f58

08003af4 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8003af8:	4802      	ldr	r0, [pc, #8]	@ (8003b04 <OTG_HS_IRQHandler+0x10>)
 8003afa:	f001 faec 	bl	80050d6 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8003afe:	bf00      	nop
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	200261cc 	.word	0x200261cc

08003b08 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8003b0c:	4802      	ldr	r0, [pc, #8]	@ (8003b18 <LTDC_IRQHandler+0x10>)
 8003b0e:	f003 fb19 	bl	8007144 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8003b12:	bf00      	nop
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	20025e2c 	.word	0x20025e2c

08003b1c <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8003b20:	4802      	ldr	r0, [pc, #8]	@ (8003b2c <DMA2D_IRQHandler+0x10>)
 8003b22:	f000 ff3e 	bl	80049a2 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8003b26:	bf00      	nop
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	20000204 	.word	0x20000204

08003b30 <_getpid>:
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	2301      	movs	r3, #1
 8003b36:	4618      	mov	r0, r3
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <_kill>:
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	6039      	str	r1, [r7, #0]
 8003b4a:	f009 f949 	bl	800cde0 <__errno>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2216      	movs	r2, #22
 8003b52:	601a      	str	r2, [r3, #0]
 8003b54:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3708      	adds	r7, #8
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <_exit>:
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f7ff ffe7 	bl	8003b40 <_kill>
 8003b72:	bf00      	nop
 8003b74:	e7fd      	b.n	8003b72 <_exit+0x12>

08003b76 <_read>:
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b086      	sub	sp, #24
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	60f8      	str	r0, [r7, #12]
 8003b7e:	60b9      	str	r1, [r7, #8]
 8003b80:	607a      	str	r2, [r7, #4]
 8003b82:	2300      	movs	r3, #0
 8003b84:	617b      	str	r3, [r7, #20]
 8003b86:	e00a      	b.n	8003b9e <_read+0x28>
 8003b88:	f3af 8000 	nop.w
 8003b8c:	4601      	mov	r1, r0
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	1c5a      	adds	r2, r3, #1
 8003b92:	60ba      	str	r2, [r7, #8]
 8003b94:	b2ca      	uxtb	r2, r1
 8003b96:	701a      	strb	r2, [r3, #0]
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	617b      	str	r3, [r7, #20]
 8003b9e:	697a      	ldr	r2, [r7, #20]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	dbf0      	blt.n	8003b88 <_read+0x12>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3718      	adds	r7, #24
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <_close>:
 8003bb0:	b480      	push	{r7}
 8003bb2:	b083      	sub	sp, #12
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	370c      	adds	r7, #12
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr

08003bc8 <_fstat>:
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	6039      	str	r1, [r7, #0]
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003bd8:	605a      	str	r2, [r3, #4]
 8003bda:	2300      	movs	r3, #0
 8003bdc:	4618      	mov	r0, r3
 8003bde:	370c      	adds	r7, #12
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <_isatty>:
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	370c      	adds	r7, #12
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr

08003bfe <_lseek>:
 8003bfe:	b480      	push	{r7}
 8003c00:	b085      	sub	sp, #20
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	60f8      	str	r0, [r7, #12]
 8003c06:	60b9      	str	r1, [r7, #8]
 8003c08:	607a      	str	r2, [r7, #4]
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	3714      	adds	r7, #20
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr

08003c18 <_sbrk>:
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b086      	sub	sp, #24
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
 8003c20:	4a14      	ldr	r2, [pc, #80]	@ (8003c74 <_sbrk+0x5c>)
 8003c22:	4b15      	ldr	r3, [pc, #84]	@ (8003c78 <_sbrk+0x60>)
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	617b      	str	r3, [r7, #20]
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	613b      	str	r3, [r7, #16]
 8003c2c:	4b13      	ldr	r3, [pc, #76]	@ (8003c7c <_sbrk+0x64>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d102      	bne.n	8003c3a <_sbrk+0x22>
 8003c34:	4b11      	ldr	r3, [pc, #68]	@ (8003c7c <_sbrk+0x64>)
 8003c36:	4a12      	ldr	r2, [pc, #72]	@ (8003c80 <_sbrk+0x68>)
 8003c38:	601a      	str	r2, [r3, #0]
 8003c3a:	4b10      	ldr	r3, [pc, #64]	@ (8003c7c <_sbrk+0x64>)
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4413      	add	r3, r2
 8003c42:	693a      	ldr	r2, [r7, #16]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d207      	bcs.n	8003c58 <_sbrk+0x40>
 8003c48:	f009 f8ca 	bl	800cde0 <__errno>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	220c      	movs	r2, #12
 8003c50:	601a      	str	r2, [r3, #0]
 8003c52:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003c56:	e009      	b.n	8003c6c <_sbrk+0x54>
 8003c58:	4b08      	ldr	r3, [pc, #32]	@ (8003c7c <_sbrk+0x64>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	60fb      	str	r3, [r7, #12]
 8003c5e:	4b07      	ldr	r3, [pc, #28]	@ (8003c7c <_sbrk+0x64>)
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4413      	add	r3, r2
 8003c66:	4a05      	ldr	r2, [pc, #20]	@ (8003c7c <_sbrk+0x64>)
 8003c68:	6013      	str	r3, [r2, #0]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3718      	adds	r7, #24
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	20030000 	.word	0x20030000
 8003c78:	00000400 	.word	0x00000400
 8003c7c:	20026000 	.word	0x20026000
 8003c80:	200266f8 	.word	0x200266f8

08003c84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c84:	b480      	push	{r7}
 8003c86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c88:	4b06      	ldr	r3, [pc, #24]	@ (8003ca4 <SystemInit+0x20>)
 8003c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c8e:	4a05      	ldr	r2, [pc, #20]	@ (8003ca4 <SystemInit+0x20>)
 8003c90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c98:	bf00      	nop
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	e000ed00 	.word	0xe000ed00

08003ca8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b086      	sub	sp, #24
 8003cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003cae:	f107 0308 	add.w	r3, r7, #8
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	601a      	str	r2, [r3, #0]
 8003cb6:	605a      	str	r2, [r3, #4]
 8003cb8:	609a      	str	r2, [r3, #8]
 8003cba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003cbc:	463b      	mov	r3, r7
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	601a      	str	r2, [r3, #0]
 8003cc2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003cc4:	4b1e      	ldr	r3, [pc, #120]	@ (8003d40 <MX_TIM1_Init+0x98>)
 8003cc6:	4a1f      	ldr	r2, [pc, #124]	@ (8003d44 <MX_TIM1_Init+0x9c>)
 8003cc8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003cca:	4b1d      	ldr	r3, [pc, #116]	@ (8003d40 <MX_TIM1_Init+0x98>)
 8003ccc:	2200      	movs	r2, #0
 8003cce:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cd0:	4b1b      	ldr	r3, [pc, #108]	@ (8003d40 <MX_TIM1_Init+0x98>)
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003cd6:	4b1a      	ldr	r3, [pc, #104]	@ (8003d40 <MX_TIM1_Init+0x98>)
 8003cd8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003cdc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003cde:	4b18      	ldr	r3, [pc, #96]	@ (8003d40 <MX_TIM1_Init+0x98>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003ce4:	4b16      	ldr	r3, [pc, #88]	@ (8003d40 <MX_TIM1_Init+0x98>)
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003cea:	4b15      	ldr	r3, [pc, #84]	@ (8003d40 <MX_TIM1_Init+0x98>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003cf0:	4813      	ldr	r0, [pc, #76]	@ (8003d40 <MX_TIM1_Init+0x98>)
 8003cf2:	f005 fa97 	bl	8009224 <HAL_TIM_Base_Init>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d001      	beq.n	8003d00 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8003cfc:	f7ff fd42 	bl	8003784 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003d04:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003d06:	f107 0308 	add.w	r3, r7, #8
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	480c      	ldr	r0, [pc, #48]	@ (8003d40 <MX_TIM1_Init+0x98>)
 8003d0e:	f005 fc68 	bl	80095e2 <HAL_TIM_ConfigClockSource>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d001      	beq.n	8003d1c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8003d18:	f7ff fd34 	bl	8003784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d20:	2300      	movs	r3, #0
 8003d22:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003d24:	463b      	mov	r3, r7
 8003d26:	4619      	mov	r1, r3
 8003d28:	4805      	ldr	r0, [pc, #20]	@ (8003d40 <MX_TIM1_Init+0x98>)
 8003d2a:	f005 fe8f 	bl	8009a4c <HAL_TIMEx_MasterConfigSynchronization>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d001      	beq.n	8003d38 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8003d34:	f7ff fd26 	bl	8003784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003d38:	bf00      	nop
 8003d3a:	3718      	adds	r7, #24
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	20026004 	.word	0x20026004
 8003d44:	40010000 	.word	0x40010000

08003d48 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b082      	sub	sp, #8
 8003d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d4e:	463b      	mov	r3, r7
 8003d50:	2200      	movs	r2, #0
 8003d52:	601a      	str	r2, [r3, #0]
 8003d54:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003d56:	4b15      	ldr	r3, [pc, #84]	@ (8003dac <MX_TIM7_Init+0x64>)
 8003d58:	4a15      	ldr	r2, [pc, #84]	@ (8003db0 <MX_TIM7_Init+0x68>)
 8003d5a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = TIM7_PRESCALER;
 8003d5c:	4b13      	ldr	r3, [pc, #76]	@ (8003dac <MX_TIM7_Init+0x64>)
 8003d5e:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8003d62:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d64:	4b11      	ldr	r3, [pc, #68]	@ (8003dac <MX_TIM7_Init+0x64>)
 8003d66:	2200      	movs	r2, #0
 8003d68:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = TIM7_PERIOD;
 8003d6a:	4b10      	ldr	r3, [pc, #64]	@ (8003dac <MX_TIM7_Init+0x64>)
 8003d6c:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8003d70:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d72:	4b0e      	ldr	r3, [pc, #56]	@ (8003dac <MX_TIM7_Init+0x64>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003d78:	480c      	ldr	r0, [pc, #48]	@ (8003dac <MX_TIM7_Init+0x64>)
 8003d7a:	f005 fa53 	bl	8009224 <HAL_TIM_Base_Init>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d001      	beq.n	8003d88 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003d84:	f7ff fcfe 	bl	8003784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003d90:	463b      	mov	r3, r7
 8003d92:	4619      	mov	r1, r3
 8003d94:	4805      	ldr	r0, [pc, #20]	@ (8003dac <MX_TIM7_Init+0x64>)
 8003d96:	f005 fe59 	bl	8009a4c <HAL_TIMEx_MasterConfigSynchronization>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d001      	beq.n	8003da4 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8003da0:	f7ff fcf0 	bl	8003784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003da4:	bf00      	nop
 8003da6:	3708      	adds	r7, #8
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}
 8003dac:	2002604c 	.word	0x2002604c
 8003db0:	40001400 	.word	0x40001400

08003db4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a18      	ldr	r2, [pc, #96]	@ (8003e24 <HAL_TIM_Base_MspInit+0x70>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d10e      	bne.n	8003de4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	60fb      	str	r3, [r7, #12]
 8003dca:	4b17      	ldr	r3, [pc, #92]	@ (8003e28 <HAL_TIM_Base_MspInit+0x74>)
 8003dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dce:	4a16      	ldr	r2, [pc, #88]	@ (8003e28 <HAL_TIM_Base_MspInit+0x74>)
 8003dd0:	f043 0301 	orr.w	r3, r3, #1
 8003dd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003dd6:	4b14      	ldr	r3, [pc, #80]	@ (8003e28 <HAL_TIM_Base_MspInit+0x74>)
 8003dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dda:	f003 0301 	and.w	r3, r3, #1
 8003dde:	60fb      	str	r3, [r7, #12]
 8003de0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8003de2:	e01a      	b.n	8003e1a <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM7)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a10      	ldr	r2, [pc, #64]	@ (8003e2c <HAL_TIM_Base_MspInit+0x78>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d115      	bne.n	8003e1a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003dee:	2300      	movs	r3, #0
 8003df0:	60bb      	str	r3, [r7, #8]
 8003df2:	4b0d      	ldr	r3, [pc, #52]	@ (8003e28 <HAL_TIM_Base_MspInit+0x74>)
 8003df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df6:	4a0c      	ldr	r2, [pc, #48]	@ (8003e28 <HAL_TIM_Base_MspInit+0x74>)
 8003df8:	f043 0320 	orr.w	r3, r3, #32
 8003dfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8003e28 <HAL_TIM_Base_MspInit+0x74>)
 8003e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e02:	f003 0320 	and.w	r3, r3, #32
 8003e06:	60bb      	str	r3, [r7, #8]
 8003e08:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	2105      	movs	r1, #5
 8003e0e:	2037      	movs	r0, #55	@ 0x37
 8003e10:	f000 f9c8 	bl	80041a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003e14:	2037      	movs	r0, #55	@ 0x37
 8003e16:	f000 f9e1 	bl	80041dc <HAL_NVIC_EnableIRQ>
}
 8003e1a:	bf00      	nop
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	40010000 	.word	0x40010000
 8003e28:	40023800 	.word	0x40023800
 8003e2c:	40001400 	.word	0x40001400

08003e30 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003e34:	4b11      	ldr	r3, [pc, #68]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e36:	4a12      	ldr	r2, [pc, #72]	@ (8003e80 <MX_USART1_UART_Init+0x50>)
 8003e38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003e3a:	4b10      	ldr	r3, [pc, #64]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003e40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003e42:	4b0e      	ldr	r3, [pc, #56]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003e48:	4b0c      	ldr	r3, [pc, #48]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e50:	2200      	movs	r2, #0
 8003e52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003e54:	4b09      	ldr	r3, [pc, #36]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e56:	220c      	movs	r2, #12
 8003e58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e5a:	4b08      	ldr	r3, [pc, #32]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e60:	4b06      	ldr	r3, [pc, #24]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e62:	2200      	movs	r2, #0
 8003e64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003e66:	4805      	ldr	r0, [pc, #20]	@ (8003e7c <MX_USART1_UART_Init+0x4c>)
 8003e68:	f005 fe80 	bl	8009b6c <HAL_UART_Init>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d001      	beq.n	8003e76 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003e72:	f7ff fc87 	bl	8003784 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003e76:	bf00      	nop
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	20026094 	.word	0x20026094
 8003e80:	40011000 	.word	0x40011000

08003e84 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b08a      	sub	sp, #40	@ 0x28
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e8c:	f107 0314 	add.w	r3, r7, #20
 8003e90:	2200      	movs	r2, #0
 8003e92:	601a      	str	r2, [r3, #0]
 8003e94:	605a      	str	r2, [r3, #4]
 8003e96:	609a      	str	r2, [r3, #8]
 8003e98:	60da      	str	r2, [r3, #12]
 8003e9a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a19      	ldr	r2, [pc, #100]	@ (8003f08 <HAL_UART_MspInit+0x84>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d12c      	bne.n	8003f00 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	613b      	str	r3, [r7, #16]
 8003eaa:	4b18      	ldr	r3, [pc, #96]	@ (8003f0c <HAL_UART_MspInit+0x88>)
 8003eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eae:	4a17      	ldr	r2, [pc, #92]	@ (8003f0c <HAL_UART_MspInit+0x88>)
 8003eb0:	f043 0310 	orr.w	r3, r3, #16
 8003eb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003eb6:	4b15      	ldr	r3, [pc, #84]	@ (8003f0c <HAL_UART_MspInit+0x88>)
 8003eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eba:	f003 0310 	and.w	r3, r3, #16
 8003ebe:	613b      	str	r3, [r7, #16]
 8003ec0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	60fb      	str	r3, [r7, #12]
 8003ec6:	4b11      	ldr	r3, [pc, #68]	@ (8003f0c <HAL_UART_MspInit+0x88>)
 8003ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eca:	4a10      	ldr	r2, [pc, #64]	@ (8003f0c <HAL_UART_MspInit+0x88>)
 8003ecc:	f043 0301 	orr.w	r3, r3, #1
 8003ed0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8003f0c <HAL_UART_MspInit+0x88>)
 8003ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed6:	f003 0301 	and.w	r3, r3, #1
 8003eda:	60fb      	str	r3, [r7, #12]
 8003edc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8003ede:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003ee2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ee4:	2302      	movs	r3, #2
 8003ee6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003eec:	2303      	movs	r3, #3
 8003eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003ef0:	2307      	movs	r3, #7
 8003ef2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ef4:	f107 0314 	add.w	r3, r7, #20
 8003ef8:	4619      	mov	r1, r3
 8003efa:	4805      	ldr	r0, [pc, #20]	@ (8003f10 <HAL_UART_MspInit+0x8c>)
 8003efc:	f000 fef4 	bl	8004ce8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003f00:	bf00      	nop
 8003f02:	3728      	adds	r7, #40	@ 0x28
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	40011000 	.word	0x40011000
 8003f0c:	40023800 	.word	0x40023800
 8003f10:	40020000 	.word	0x40020000

08003f14 <Reset_Handler>:
 8003f14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003f4c <LoopFillZerobss+0xe>
 8003f18:	f7ff feb4 	bl	8003c84 <SystemInit>
 8003f1c:	480c      	ldr	r0, [pc, #48]	@ (8003f50 <LoopFillZerobss+0x12>)
 8003f1e:	490d      	ldr	r1, [pc, #52]	@ (8003f54 <LoopFillZerobss+0x16>)
 8003f20:	4a0d      	ldr	r2, [pc, #52]	@ (8003f58 <LoopFillZerobss+0x1a>)
 8003f22:	2300      	movs	r3, #0
 8003f24:	e002      	b.n	8003f2c <LoopCopyDataInit>

08003f26 <CopyDataInit>:
 8003f26:	58d4      	ldr	r4, [r2, r3]
 8003f28:	50c4      	str	r4, [r0, r3]
 8003f2a:	3304      	adds	r3, #4

08003f2c <LoopCopyDataInit>:
 8003f2c:	18c4      	adds	r4, r0, r3
 8003f2e:	428c      	cmp	r4, r1
 8003f30:	d3f9      	bcc.n	8003f26 <CopyDataInit>
 8003f32:	4a0a      	ldr	r2, [pc, #40]	@ (8003f5c <LoopFillZerobss+0x1e>)
 8003f34:	4c0a      	ldr	r4, [pc, #40]	@ (8003f60 <LoopFillZerobss+0x22>)
 8003f36:	2300      	movs	r3, #0
 8003f38:	e001      	b.n	8003f3e <LoopFillZerobss>

08003f3a <FillZerobss>:
 8003f3a:	6013      	str	r3, [r2, #0]
 8003f3c:	3204      	adds	r2, #4

08003f3e <LoopFillZerobss>:
 8003f3e:	42a2      	cmp	r2, r4
 8003f40:	d3fb      	bcc.n	8003f3a <FillZerobss>
 8003f42:	f008 ff53 	bl	800cdec <__libc_init_array>
 8003f46:	f7ff fb2b 	bl	80035a0 <main>
 8003f4a:	4770      	bx	lr
 8003f4c:	20030000 	.word	0x20030000
 8003f50:	20000000 	.word	0x20000000
 8003f54:	200001e0 	.word	0x200001e0
 8003f58:	0800f1fc 	.word	0x0800f1fc
 8003f5c:	200001e0 	.word	0x200001e0
 8003f60:	200266f8 	.word	0x200266f8

08003f64 <ADC_IRQHandler>:
 8003f64:	e7fe      	b.n	8003f64 <ADC_IRQHandler>
	...

08003f68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8003fa8 <HAL_Init+0x40>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a0d      	ldr	r2, [pc, #52]	@ (8003fa8 <HAL_Init+0x40>)
 8003f72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003f78:	4b0b      	ldr	r3, [pc, #44]	@ (8003fa8 <HAL_Init+0x40>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a0a      	ldr	r2, [pc, #40]	@ (8003fa8 <HAL_Init+0x40>)
 8003f7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f84:	4b08      	ldr	r3, [pc, #32]	@ (8003fa8 <HAL_Init+0x40>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a07      	ldr	r2, [pc, #28]	@ (8003fa8 <HAL_Init+0x40>)
 8003f8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f90:	2003      	movs	r0, #3
 8003f92:	f000 f8fc 	bl	800418e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f96:	200f      	movs	r0, #15
 8003f98:	f7ff fcf6 	bl	8003988 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f9c:	f7ff fcc8 	bl	8003930 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	40023c00 	.word	0x40023c00

08003fac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003fac:	b480      	push	{r7}
 8003fae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003fb0:	4b06      	ldr	r3, [pc, #24]	@ (8003fcc <HAL_IncTick+0x20>)
 8003fb2:	781b      	ldrb	r3, [r3, #0]
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	4b06      	ldr	r3, [pc, #24]	@ (8003fd0 <HAL_IncTick+0x24>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4413      	add	r3, r2
 8003fbc:	4a04      	ldr	r2, [pc, #16]	@ (8003fd0 <HAL_IncTick+0x24>)
 8003fbe:	6013      	str	r3, [r2, #0]
}
 8003fc0:	bf00      	nop
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	20000010 	.word	0x20000010
 8003fd0:	200260dc 	.word	0x200260dc

08003fd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	af00      	add	r7, sp, #0
  return uwTick;
 8003fd8:	4b03      	ldr	r3, [pc, #12]	@ (8003fe8 <HAL_GetTick+0x14>)
 8003fda:	681b      	ldr	r3, [r3, #0]
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	200260dc 	.word	0x200260dc

08003fec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ff4:	f7ff ffee 	bl	8003fd4 <HAL_GetTick>
 8003ff8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004004:	d005      	beq.n	8004012 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004006:	4b0a      	ldr	r3, [pc, #40]	@ (8004030 <HAL_Delay+0x44>)
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	461a      	mov	r2, r3
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	4413      	add	r3, r2
 8004010:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004012:	bf00      	nop
 8004014:	f7ff ffde 	bl	8003fd4 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	68fa      	ldr	r2, [r7, #12]
 8004020:	429a      	cmp	r2, r3
 8004022:	d8f7      	bhi.n	8004014 <HAL_Delay+0x28>
  {
  }
}
 8004024:	bf00      	nop
 8004026:	bf00      	nop
 8004028:	3710      	adds	r7, #16
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	20000010 	.word	0x20000010

08004034 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004034:	b480      	push	{r7}
 8004036:	b085      	sub	sp, #20
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f003 0307 	and.w	r3, r3, #7
 8004042:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004044:	4b0c      	ldr	r3, [pc, #48]	@ (8004078 <__NVIC_SetPriorityGrouping+0x44>)
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800404a:	68ba      	ldr	r2, [r7, #8]
 800404c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004050:	4013      	ands	r3, r2
 8004052:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800405c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004060:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004064:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004066:	4a04      	ldr	r2, [pc, #16]	@ (8004078 <__NVIC_SetPriorityGrouping+0x44>)
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	60d3      	str	r3, [r2, #12]
}
 800406c:	bf00      	nop
 800406e:	3714      	adds	r7, #20
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr
 8004078:	e000ed00 	.word	0xe000ed00

0800407c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800407c:	b480      	push	{r7}
 800407e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004080:	4b04      	ldr	r3, [pc, #16]	@ (8004094 <__NVIC_GetPriorityGrouping+0x18>)
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	0a1b      	lsrs	r3, r3, #8
 8004086:	f003 0307 	and.w	r3, r3, #7
}
 800408a:	4618      	mov	r0, r3
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr
 8004094:	e000ed00 	.word	0xe000ed00

08004098 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	4603      	mov	r3, r0
 80040a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	db0b      	blt.n	80040c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040aa:	79fb      	ldrb	r3, [r7, #7]
 80040ac:	f003 021f 	and.w	r2, r3, #31
 80040b0:	4907      	ldr	r1, [pc, #28]	@ (80040d0 <__NVIC_EnableIRQ+0x38>)
 80040b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040b6:	095b      	lsrs	r3, r3, #5
 80040b8:	2001      	movs	r0, #1
 80040ba:	fa00 f202 	lsl.w	r2, r0, r2
 80040be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80040c2:	bf00      	nop
 80040c4:	370c      	adds	r7, #12
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop
 80040d0:	e000e100 	.word	0xe000e100

080040d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	4603      	mov	r3, r0
 80040dc:	6039      	str	r1, [r7, #0]
 80040de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	db0a      	blt.n	80040fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	b2da      	uxtb	r2, r3
 80040ec:	490c      	ldr	r1, [pc, #48]	@ (8004120 <__NVIC_SetPriority+0x4c>)
 80040ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040f2:	0112      	lsls	r2, r2, #4
 80040f4:	b2d2      	uxtb	r2, r2
 80040f6:	440b      	add	r3, r1
 80040f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040fc:	e00a      	b.n	8004114 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	b2da      	uxtb	r2, r3
 8004102:	4908      	ldr	r1, [pc, #32]	@ (8004124 <__NVIC_SetPriority+0x50>)
 8004104:	79fb      	ldrb	r3, [r7, #7]
 8004106:	f003 030f 	and.w	r3, r3, #15
 800410a:	3b04      	subs	r3, #4
 800410c:	0112      	lsls	r2, r2, #4
 800410e:	b2d2      	uxtb	r2, r2
 8004110:	440b      	add	r3, r1
 8004112:	761a      	strb	r2, [r3, #24]
}
 8004114:	bf00      	nop
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr
 8004120:	e000e100 	.word	0xe000e100
 8004124:	e000ed00 	.word	0xe000ed00

08004128 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004128:	b480      	push	{r7}
 800412a:	b089      	sub	sp, #36	@ 0x24
 800412c:	af00      	add	r7, sp, #0
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f003 0307 	and.w	r3, r3, #7
 800413a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800413c:	69fb      	ldr	r3, [r7, #28]
 800413e:	f1c3 0307 	rsb	r3, r3, #7
 8004142:	2b04      	cmp	r3, #4
 8004144:	bf28      	it	cs
 8004146:	2304      	movcs	r3, #4
 8004148:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	3304      	adds	r3, #4
 800414e:	2b06      	cmp	r3, #6
 8004150:	d902      	bls.n	8004158 <NVIC_EncodePriority+0x30>
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	3b03      	subs	r3, #3
 8004156:	e000      	b.n	800415a <NVIC_EncodePriority+0x32>
 8004158:	2300      	movs	r3, #0
 800415a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800415c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	fa02 f303 	lsl.w	r3, r2, r3
 8004166:	43da      	mvns	r2, r3
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	401a      	ands	r2, r3
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004170:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	fa01 f303 	lsl.w	r3, r1, r3
 800417a:	43d9      	mvns	r1, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004180:	4313      	orrs	r3, r2
         );
}
 8004182:	4618      	mov	r0, r3
 8004184:	3724      	adds	r7, #36	@ 0x24
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr

0800418e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800418e:	b580      	push	{r7, lr}
 8004190:	b082      	sub	sp, #8
 8004192:	af00      	add	r7, sp, #0
 8004194:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f7ff ff4c 	bl	8004034 <__NVIC_SetPriorityGrouping>
}
 800419c:	bf00      	nop
 800419e:	3708      	adds	r7, #8
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}

080041a4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b086      	sub	sp, #24
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	4603      	mov	r3, r0
 80041ac:	60b9      	str	r1, [r7, #8]
 80041ae:	607a      	str	r2, [r7, #4]
 80041b0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80041b2:	2300      	movs	r3, #0
 80041b4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80041b6:	f7ff ff61 	bl	800407c <__NVIC_GetPriorityGrouping>
 80041ba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	68b9      	ldr	r1, [r7, #8]
 80041c0:	6978      	ldr	r0, [r7, #20]
 80041c2:	f7ff ffb1 	bl	8004128 <NVIC_EncodePriority>
 80041c6:	4602      	mov	r2, r0
 80041c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041cc:	4611      	mov	r1, r2
 80041ce:	4618      	mov	r0, r3
 80041d0:	f7ff ff80 	bl	80040d4 <__NVIC_SetPriority>
}
 80041d4:	bf00      	nop
 80041d6:	3718      	adds	r7, #24
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b082      	sub	sp, #8
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	4603      	mov	r3, r0
 80041e4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7ff ff54 	bl	8004098 <__NVIC_EnableIRQ>
}
 80041f0:	bf00      	nop
 80041f2:	3708      	adds	r7, #8
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b082      	sub	sp, #8
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d101      	bne.n	800420a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e00e      	b.n	8004228 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	795b      	ldrb	r3, [r3, #5]
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b00      	cmp	r3, #0
 8004212:	d105      	bne.n	8004220 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f7fd f8c4 	bl	80013a8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004226:	2300      	movs	r3, #0
}
 8004228:	4618      	mov	r0, r3
 800422a:	3708      	adds	r7, #8
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}

08004230 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b086      	sub	sp, #24
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004238:	2300      	movs	r3, #0
 800423a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800423c:	f7ff feca 	bl	8003fd4 <HAL_GetTick>
 8004240:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d101      	bne.n	800424c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e099      	b.n	8004380 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2202      	movs	r2, #2
 8004250:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2200      	movs	r2, #0
 8004258:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f022 0201 	bic.w	r2, r2, #1
 800426a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800426c:	e00f      	b.n	800428e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800426e:	f7ff feb1 	bl	8003fd4 <HAL_GetTick>
 8004272:	4602      	mov	r2, r0
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	1ad3      	subs	r3, r2, r3
 8004278:	2b05      	cmp	r3, #5
 800427a:	d908      	bls.n	800428e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2220      	movs	r2, #32
 8004280:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2203      	movs	r2, #3
 8004286:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e078      	b.n	8004380 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 0301 	and.w	r3, r3, #1
 8004298:	2b00      	cmp	r3, #0
 800429a:	d1e8      	bne.n	800426e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80042a4:	697a      	ldr	r2, [r7, #20]
 80042a6:	4b38      	ldr	r3, [pc, #224]	@ (8004388 <HAL_DMA_Init+0x158>)
 80042a8:	4013      	ands	r3, r2
 80042aa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	685a      	ldr	r2, [r3, #4]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80042ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	691b      	ldr	r3, [r3, #16]
 80042c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	699b      	ldr	r3, [r3, #24]
 80042cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a1b      	ldr	r3, [r3, #32]
 80042d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80042da:	697a      	ldr	r2, [r7, #20]
 80042dc:	4313      	orrs	r3, r2
 80042de:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e4:	2b04      	cmp	r3, #4
 80042e6:	d107      	bne.n	80042f8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f0:	4313      	orrs	r3, r2
 80042f2:	697a      	ldr	r2, [r7, #20]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	697a      	ldr	r2, [r7, #20]
 80042fe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	695b      	ldr	r3, [r3, #20]
 8004306:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	f023 0307 	bic.w	r3, r3, #7
 800430e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004314:	697a      	ldr	r2, [r7, #20]
 8004316:	4313      	orrs	r3, r2
 8004318:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431e:	2b04      	cmp	r3, #4
 8004320:	d117      	bne.n	8004352 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004326:	697a      	ldr	r2, [r7, #20]
 8004328:	4313      	orrs	r3, r2
 800432a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004330:	2b00      	cmp	r3, #0
 8004332:	d00e      	beq.n	8004352 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f000 fa6f 	bl	8004818 <DMA_CheckFifoParam>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d008      	beq.n	8004352 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2240      	movs	r2, #64	@ 0x40
 8004344:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2201      	movs	r2, #1
 800434a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800434e:	2301      	movs	r3, #1
 8004350:	e016      	b.n	8004380 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f000 fa26 	bl	80047ac <DMA_CalcBaseAndBitshift>
 8004360:	4603      	mov	r3, r0
 8004362:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004368:	223f      	movs	r2, #63	@ 0x3f
 800436a:	409a      	lsls	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2201      	movs	r2, #1
 800437a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800437e:	2300      	movs	r3, #0
}
 8004380:	4618      	mov	r0, r3
 8004382:	3718      	adds	r7, #24
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}
 8004388:	f010803f 	.word	0xf010803f

0800438c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b086      	sub	sp, #24
 8004390:	af00      	add	r7, sp, #0
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	60b9      	str	r1, [r7, #8]
 8004396:	607a      	str	r2, [r7, #4]
 8004398:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800439a:	2300      	movs	r3, #0
 800439c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d101      	bne.n	80043b2 <HAL_DMA_Start_IT+0x26>
 80043ae:	2302      	movs	r3, #2
 80043b0:	e040      	b.n	8004434 <HAL_DMA_Start_IT+0xa8>
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2201      	movs	r2, #1
 80043b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d12f      	bne.n	8004426 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2202      	movs	r2, #2
 80043ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2200      	movs	r2, #0
 80043d2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	68b9      	ldr	r1, [r7, #8]
 80043da:	68f8      	ldr	r0, [r7, #12]
 80043dc:	f000 f9b8 	bl	8004750 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043e4:	223f      	movs	r2, #63	@ 0x3f
 80043e6:	409a      	lsls	r2, r3
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f042 0216 	orr.w	r2, r2, #22
 80043fa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004400:	2b00      	cmp	r3, #0
 8004402:	d007      	beq.n	8004414 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f042 0208 	orr.w	r2, r2, #8
 8004412:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f042 0201 	orr.w	r2, r2, #1
 8004422:	601a      	str	r2, [r3, #0]
 8004424:	e005      	b.n	8004432 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800442e:	2302      	movs	r3, #2
 8004430:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004432:	7dfb      	ldrb	r3, [r7, #23]
}
 8004434:	4618      	mov	r0, r3
 8004436:	3718      	adds	r7, #24
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}

0800443c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b086      	sub	sp, #24
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004444:	2300      	movs	r3, #0
 8004446:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004448:	4b8e      	ldr	r3, [pc, #568]	@ (8004684 <HAL_DMA_IRQHandler+0x248>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a8e      	ldr	r2, [pc, #568]	@ (8004688 <HAL_DMA_IRQHandler+0x24c>)
 800444e:	fba2 2303 	umull	r2, r3, r2, r3
 8004452:	0a9b      	lsrs	r3, r3, #10
 8004454:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800445a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004466:	2208      	movs	r2, #8
 8004468:	409a      	lsls	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	4013      	ands	r3, r2
 800446e:	2b00      	cmp	r3, #0
 8004470:	d01a      	beq.n	80044a8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0304 	and.w	r3, r3, #4
 800447c:	2b00      	cmp	r3, #0
 800447e:	d013      	beq.n	80044a8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f022 0204 	bic.w	r2, r2, #4
 800448e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004494:	2208      	movs	r2, #8
 8004496:	409a      	lsls	r2, r3
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044a0:	f043 0201 	orr.w	r2, r3, #1
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ac:	2201      	movs	r2, #1
 80044ae:	409a      	lsls	r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	4013      	ands	r3, r2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d012      	beq.n	80044de <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00b      	beq.n	80044de <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ca:	2201      	movs	r2, #1
 80044cc:	409a      	lsls	r2, r3
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044d6:	f043 0202 	orr.w	r2, r3, #2
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044e2:	2204      	movs	r2, #4
 80044e4:	409a      	lsls	r2, r3
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	4013      	ands	r3, r2
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d012      	beq.n	8004514 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 0302 	and.w	r3, r3, #2
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d00b      	beq.n	8004514 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004500:	2204      	movs	r2, #4
 8004502:	409a      	lsls	r2, r3
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800450c:	f043 0204 	orr.w	r2, r3, #4
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004518:	2210      	movs	r2, #16
 800451a:	409a      	lsls	r2, r3
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	4013      	ands	r3, r2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d043      	beq.n	80045ac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 0308 	and.w	r3, r3, #8
 800452e:	2b00      	cmp	r3, #0
 8004530:	d03c      	beq.n	80045ac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004536:	2210      	movs	r2, #16
 8004538:	409a      	lsls	r2, r3
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004548:	2b00      	cmp	r3, #0
 800454a:	d018      	beq.n	800457e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d108      	bne.n	800456c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800455e:	2b00      	cmp	r3, #0
 8004560:	d024      	beq.n	80045ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	4798      	blx	r3
 800456a:	e01f      	b.n	80045ac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004570:	2b00      	cmp	r3, #0
 8004572:	d01b      	beq.n	80045ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	4798      	blx	r3
 800457c:	e016      	b.n	80045ac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004588:	2b00      	cmp	r3, #0
 800458a:	d107      	bne.n	800459c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f022 0208 	bic.w	r2, r2, #8
 800459a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d003      	beq.n	80045ac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045b0:	2220      	movs	r2, #32
 80045b2:	409a      	lsls	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	4013      	ands	r3, r2
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f000 808f 	beq.w	80046dc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0310 	and.w	r3, r3, #16
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	f000 8087 	beq.w	80046dc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045d2:	2220      	movs	r2, #32
 80045d4:	409a      	lsls	r2, r3
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	2b05      	cmp	r3, #5
 80045e4:	d136      	bne.n	8004654 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f022 0216 	bic.w	r2, r2, #22
 80045f4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	695a      	ldr	r2, [r3, #20]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004604:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800460a:	2b00      	cmp	r3, #0
 800460c:	d103      	bne.n	8004616 <HAL_DMA_IRQHandler+0x1da>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004612:	2b00      	cmp	r3, #0
 8004614:	d007      	beq.n	8004626 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f022 0208 	bic.w	r2, r2, #8
 8004624:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800462a:	223f      	movs	r2, #63	@ 0x3f
 800462c:	409a      	lsls	r2, r3
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2201      	movs	r2, #1
 8004636:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004646:	2b00      	cmp	r3, #0
 8004648:	d07e      	beq.n	8004748 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	4798      	blx	r3
        }
        return;
 8004652:	e079      	b.n	8004748 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d01d      	beq.n	800469e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800466c:	2b00      	cmp	r3, #0
 800466e:	d10d      	bne.n	800468c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004674:	2b00      	cmp	r3, #0
 8004676:	d031      	beq.n	80046dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	4798      	blx	r3
 8004680:	e02c      	b.n	80046dc <HAL_DMA_IRQHandler+0x2a0>
 8004682:	bf00      	nop
 8004684:	20000008 	.word	0x20000008
 8004688:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004690:	2b00      	cmp	r3, #0
 8004692:	d023      	beq.n	80046dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	4798      	blx	r3
 800469c:	e01e      	b.n	80046dc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d10f      	bne.n	80046cc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f022 0210 	bic.w	r2, r2, #16
 80046ba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d003      	beq.n	80046dc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d032      	beq.n	800474a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046e8:	f003 0301 	and.w	r3, r3, #1
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d022      	beq.n	8004736 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2205      	movs	r2, #5
 80046f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f022 0201 	bic.w	r2, r2, #1
 8004706:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	3301      	adds	r3, #1
 800470c:	60bb      	str	r3, [r7, #8]
 800470e:	697a      	ldr	r2, [r7, #20]
 8004710:	429a      	cmp	r2, r3
 8004712:	d307      	bcc.n	8004724 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0301 	and.w	r3, r3, #1
 800471e:	2b00      	cmp	r3, #0
 8004720:	d1f2      	bne.n	8004708 <HAL_DMA_IRQHandler+0x2cc>
 8004722:	e000      	b.n	8004726 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004724:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2201      	movs	r2, #1
 800472a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2200      	movs	r2, #0
 8004732:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800473a:	2b00      	cmp	r3, #0
 800473c:	d005      	beq.n	800474a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	4798      	blx	r3
 8004746:	e000      	b.n	800474a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004748:	bf00      	nop
    }
  }
}
 800474a:	3718      	adds	r7, #24
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}

08004750 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004750:	b480      	push	{r7}
 8004752:	b085      	sub	sp, #20
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	607a      	str	r2, [r7, #4]
 800475c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800476c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	683a      	ldr	r2, [r7, #0]
 8004774:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	2b40      	cmp	r3, #64	@ 0x40
 800477c:	d108      	bne.n	8004790 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	68ba      	ldr	r2, [r7, #8]
 800478c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800478e:	e007      	b.n	80047a0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	68ba      	ldr	r2, [r7, #8]
 8004796:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	60da      	str	r2, [r3, #12]
}
 80047a0:	bf00      	nop
 80047a2:	3714      	adds	r7, #20
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr

080047ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b085      	sub	sp, #20
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	3b10      	subs	r3, #16
 80047bc:	4a14      	ldr	r2, [pc, #80]	@ (8004810 <DMA_CalcBaseAndBitshift+0x64>)
 80047be:	fba2 2303 	umull	r2, r3, r2, r3
 80047c2:	091b      	lsrs	r3, r3, #4
 80047c4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80047c6:	4a13      	ldr	r2, [pc, #76]	@ (8004814 <DMA_CalcBaseAndBitshift+0x68>)
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	4413      	add	r3, r2
 80047cc:	781b      	ldrb	r3, [r3, #0]
 80047ce:	461a      	mov	r2, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2b03      	cmp	r3, #3
 80047d8:	d909      	bls.n	80047ee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80047e2:	f023 0303 	bic.w	r3, r3, #3
 80047e6:	1d1a      	adds	r2, r3, #4
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	659a      	str	r2, [r3, #88]	@ 0x58
 80047ec:	e007      	b.n	80047fe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80047f6:	f023 0303 	bic.w	r3, r3, #3
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004802:	4618      	mov	r0, r3
 8004804:	3714      	adds	r7, #20
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop
 8004810:	aaaaaaab 	.word	0xaaaaaaab
 8004814:	0800ee6c 	.word	0x0800ee6c

08004818 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004818:	b480      	push	{r7}
 800481a:	b085      	sub	sp, #20
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004820:	2300      	movs	r3, #0
 8004822:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004828:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	699b      	ldr	r3, [r3, #24]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d11f      	bne.n	8004872 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	2b03      	cmp	r3, #3
 8004836:	d856      	bhi.n	80048e6 <DMA_CheckFifoParam+0xce>
 8004838:	a201      	add	r2, pc, #4	@ (adr r2, 8004840 <DMA_CheckFifoParam+0x28>)
 800483a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800483e:	bf00      	nop
 8004840:	08004851 	.word	0x08004851
 8004844:	08004863 	.word	0x08004863
 8004848:	08004851 	.word	0x08004851
 800484c:	080048e7 	.word	0x080048e7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004854:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d046      	beq.n	80048ea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004860:	e043      	b.n	80048ea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004866:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800486a:	d140      	bne.n	80048ee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004870:	e03d      	b.n	80048ee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800487a:	d121      	bne.n	80048c0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	2b03      	cmp	r3, #3
 8004880:	d837      	bhi.n	80048f2 <DMA_CheckFifoParam+0xda>
 8004882:	a201      	add	r2, pc, #4	@ (adr r2, 8004888 <DMA_CheckFifoParam+0x70>)
 8004884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004888:	08004899 	.word	0x08004899
 800488c:	0800489f 	.word	0x0800489f
 8004890:	08004899 	.word	0x08004899
 8004894:	080048b1 	.word	0x080048b1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	73fb      	strb	r3, [r7, #15]
      break;
 800489c:	e030      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d025      	beq.n	80048f6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048ae:	e022      	b.n	80048f6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048b4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80048b8:	d11f      	bne.n	80048fa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80048be:	e01c      	b.n	80048fa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	2b02      	cmp	r3, #2
 80048c4:	d903      	bls.n	80048ce <DMA_CheckFifoParam+0xb6>
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	2b03      	cmp	r3, #3
 80048ca:	d003      	beq.n	80048d4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80048cc:	e018      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	73fb      	strb	r3, [r7, #15]
      break;
 80048d2:	e015      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d00e      	beq.n	80048fe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	73fb      	strb	r3, [r7, #15]
      break;
 80048e4:	e00b      	b.n	80048fe <DMA_CheckFifoParam+0xe6>
      break;
 80048e6:	bf00      	nop
 80048e8:	e00a      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
      break;
 80048ea:	bf00      	nop
 80048ec:	e008      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
      break;
 80048ee:	bf00      	nop
 80048f0:	e006      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
      break;
 80048f2:	bf00      	nop
 80048f4:	e004      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
      break;
 80048f6:	bf00      	nop
 80048f8:	e002      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
      break;   
 80048fa:	bf00      	nop
 80048fc:	e000      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
      break;
 80048fe:	bf00      	nop
    }
  } 
  
  return status; 
 8004900:	7bfb      	ldrb	r3, [r7, #15]
}
 8004902:	4618      	mov	r0, r3
 8004904:	3714      	adds	r7, #20
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop

08004910 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b082      	sub	sp, #8
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d101      	bne.n	8004922 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e03b      	b.n	800499a <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004928:	b2db      	uxtb	r3, r3
 800492a:	2b00      	cmp	r3, #0
 800492c:	d106      	bne.n	800493c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f7fc fdaa 	bl	8001490 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2202      	movs	r2, #2
 8004940:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	685a      	ldr	r2, [r3, #4]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	430a      	orrs	r2, r1
 8004958:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004960:	f023 0107 	bic.w	r1, r3, #7
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	689a      	ldr	r2, [r3, #8]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	430a      	orrs	r2, r1
 800496e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004976:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800497a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	68d1      	ldr	r1, [r2, #12]
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	6812      	ldr	r2, [r2, #0]
 8004986:	430b      	orrs	r3, r1
 8004988:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3708      	adds	r7, #8
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}

080049a2 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 80049a2:	b580      	push	{r7, lr}
 80049a4:	b084      	sub	sp, #16
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d026      	beq.n	8004a12 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d021      	beq.n	8004a12 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80049dc:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049e2:	f043 0201 	orr.w	r2, r3, #1
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2201      	movs	r2, #1
 80049f0:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2204      	movs	r2, #4
 80049f6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2200      	movs	r2, #0
 80049fe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	695b      	ldr	r3, [r3, #20]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d003      	beq.n	8004a12 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f003 0320 	and.w	r3, r3, #32
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d026      	beq.n	8004a6a <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d021      	beq.n	8004a6a <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a34:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	2220      	movs	r2, #32
 8004a3c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a42:	f043 0202 	orr.w	r2, r3, #2
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2204      	movs	r2, #4
 8004a4e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	695b      	ldr	r3, [r3, #20]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d003      	beq.n	8004a6a <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	695b      	ldr	r3, [r3, #20]
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f003 0308 	and.w	r3, r3, #8
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d026      	beq.n	8004ac2 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d021      	beq.n	8004ac2 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a8c:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	2208      	movs	r2, #8
 8004a94:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a9a:	f043 0204 	orr.w	r2, r3, #4
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2204      	movs	r2, #4
 8004aa6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d003      	beq.n	8004ac2 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	695b      	ldr	r3, [r3, #20]
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f003 0304 	and.w	r3, r3, #4
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d013      	beq.n	8004af4 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d00e      	beq.n	8004af4 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ae4:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2204      	movs	r2, #4
 8004aec:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f000 f853 	bl	8004b9a <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d024      	beq.n	8004b48 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d01f      	beq.n	8004b48 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004b16:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2202      	movs	r2, #2
 8004b1e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	691b      	ldr	r3, [r3, #16]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d003      	beq.n	8004b48 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f003 0310 	and.w	r3, r3, #16
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d01f      	beq.n	8004b92 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d01a      	beq.n	8004b92 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004b6a:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2210      	movs	r2, #16
 8004b72:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f000 f80e 	bl	8004bae <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8004b92:	bf00      	nop
 8004b94:	3710      	adds	r7, #16
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}

08004b9a <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004b9a:	b480      	push	{r7}
 8004b9c:	b083      	sub	sp, #12
 8004b9e:	af00      	add	r7, sp, #0
 8004ba0:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8004ba2:	bf00      	nop
 8004ba4:	370c      	adds	r7, #12
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr

08004bae <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004bae:	b480      	push	{r7}
 8004bb0:	b083      	sub	sp, #12
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8004bb6:	bf00      	nop
 8004bb8:	370c      	adds	r7, #12
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr
	...

08004bc4 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b087      	sub	sp, #28
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d101      	bne.n	8004be4 <HAL_DMA2D_ConfigLayer+0x20>
 8004be0:	2302      	movs	r3, #2
 8004be2:	e079      	b.n	8004cd8 <HAL_DMA2D_ConfigLayer+0x114>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2202      	movs	r2, #2
 8004bf0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	011b      	lsls	r3, r3, #4
 8004bf8:	3318      	adds	r3, #24
 8004bfa:	687a      	ldr	r2, [r7, #4]
 8004bfc:	4413      	add	r3, r2
 8004bfe:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	685a      	ldr	r2, [r3, #4]
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	041b      	lsls	r3, r3, #16
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8004c0e:	4b35      	ldr	r3, [pc, #212]	@ (8004ce4 <HAL_DMA2D_ConfigLayer+0x120>)
 8004c10:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	2b0a      	cmp	r3, #10
 8004c18:	d003      	beq.n	8004c22 <HAL_DMA2D_ConfigLayer+0x5e>
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	2b09      	cmp	r3, #9
 8004c20:	d107      	bne.n	8004c32 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8004c2a:	697a      	ldr	r2, [r7, #20]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	617b      	str	r3, [r7, #20]
 8004c30:	e005      	b.n	8004c3e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	061b      	lsls	r3, r3, #24
 8004c38:	697a      	ldr	r2, [r7, #20]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d120      	bne.n	8004c86 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	43db      	mvns	r3, r3
 8004c4e:	ea02 0103 	and.w	r1, r2, r3
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	697a      	ldr	r2, [r7, #20]
 8004c58:	430a      	orrs	r2, r1
 8004c5a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	693a      	ldr	r2, [r7, #16]
 8004c62:	6812      	ldr	r2, [r2, #0]
 8004c64:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	2b0a      	cmp	r3, #10
 8004c6c:	d003      	beq.n	8004c76 <HAL_DMA2D_ConfigLayer+0xb2>
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	2b09      	cmp	r3, #9
 8004c74:	d127      	bne.n	8004cc6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	68da      	ldr	r2, [r3, #12]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8004c82:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c84:	e01f      	b.n	8004cc6 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	69da      	ldr	r2, [r3, #28]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	43db      	mvns	r3, r3
 8004c90:	ea02 0103 	and.w	r1, r2, r3
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	697a      	ldr	r2, [r7, #20]
 8004c9a:	430a      	orrs	r2, r1
 8004c9c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	693a      	ldr	r2, [r7, #16]
 8004ca4:	6812      	ldr	r2, [r2, #0]
 8004ca6:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	2b0a      	cmp	r3, #10
 8004cae:	d003      	beq.n	8004cb8 <HAL_DMA2D_ConfigLayer+0xf4>
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	2b09      	cmp	r3, #9
 8004cb6:	d106      	bne.n	8004cc6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	68da      	ldr	r2, [r3, #12]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8004cc4:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8004cd6:	2300      	movs	r3, #0
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	371c      	adds	r7, #28
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr
 8004ce4:	ff03000f 	.word	0xff03000f

08004ce8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b089      	sub	sp, #36	@ 0x24
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004cfe:	2300      	movs	r3, #0
 8004d00:	61fb      	str	r3, [r7, #28]
 8004d02:	e177      	b.n	8004ff4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004d04:	2201      	movs	r2, #1
 8004d06:	69fb      	ldr	r3, [r7, #28]
 8004d08:	fa02 f303 	lsl.w	r3, r2, r3
 8004d0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	697a      	ldr	r2, [r7, #20]
 8004d14:	4013      	ands	r3, r2
 8004d16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004d18:	693a      	ldr	r2, [r7, #16]
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	f040 8166 	bne.w	8004fee <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	f003 0303 	and.w	r3, r3, #3
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d005      	beq.n	8004d3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004d36:	2b02      	cmp	r3, #2
 8004d38:	d130      	bne.n	8004d9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004d40:	69fb      	ldr	r3, [r7, #28]
 8004d42:	005b      	lsls	r3, r3, #1
 8004d44:	2203      	movs	r2, #3
 8004d46:	fa02 f303 	lsl.w	r3, r2, r3
 8004d4a:	43db      	mvns	r3, r3
 8004d4c:	69ba      	ldr	r2, [r7, #24]
 8004d4e:	4013      	ands	r3, r2
 8004d50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	68da      	ldr	r2, [r3, #12]
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	005b      	lsls	r3, r3, #1
 8004d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5e:	69ba      	ldr	r2, [r7, #24]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	69ba      	ldr	r2, [r7, #24]
 8004d68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d70:	2201      	movs	r2, #1
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	fa02 f303 	lsl.w	r3, r2, r3
 8004d78:	43db      	mvns	r3, r3
 8004d7a:	69ba      	ldr	r2, [r7, #24]
 8004d7c:	4013      	ands	r3, r2
 8004d7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	091b      	lsrs	r3, r3, #4
 8004d86:	f003 0201 	and.w	r2, r3, #1
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d90:	69ba      	ldr	r2, [r7, #24]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	69ba      	ldr	r2, [r7, #24]
 8004d9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	f003 0303 	and.w	r3, r3, #3
 8004da4:	2b03      	cmp	r3, #3
 8004da6:	d017      	beq.n	8004dd8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	005b      	lsls	r3, r3, #1
 8004db2:	2203      	movs	r2, #3
 8004db4:	fa02 f303 	lsl.w	r3, r2, r3
 8004db8:	43db      	mvns	r3, r3
 8004dba:	69ba      	ldr	r2, [r7, #24]
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	689a      	ldr	r2, [r3, #8]
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	005b      	lsls	r3, r3, #1
 8004dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dcc:	69ba      	ldr	r2, [r7, #24]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	69ba      	ldr	r2, [r7, #24]
 8004dd6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	f003 0303 	and.w	r3, r3, #3
 8004de0:	2b02      	cmp	r3, #2
 8004de2:	d123      	bne.n	8004e2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	08da      	lsrs	r2, r3, #3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	3208      	adds	r2, #8
 8004dec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004df0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	f003 0307 	and.w	r3, r3, #7
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	220f      	movs	r2, #15
 8004dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8004e00:	43db      	mvns	r3, r3
 8004e02:	69ba      	ldr	r2, [r7, #24]
 8004e04:	4013      	ands	r3, r2
 8004e06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	691a      	ldr	r2, [r3, #16]
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	f003 0307 	and.w	r3, r3, #7
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	fa02 f303 	lsl.w	r3, r2, r3
 8004e18:	69ba      	ldr	r2, [r7, #24]
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004e1e:	69fb      	ldr	r3, [r7, #28]
 8004e20:	08da      	lsrs	r2, r3, #3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	3208      	adds	r2, #8
 8004e26:	69b9      	ldr	r1, [r7, #24]
 8004e28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004e32:	69fb      	ldr	r3, [r7, #28]
 8004e34:	005b      	lsls	r3, r3, #1
 8004e36:	2203      	movs	r2, #3
 8004e38:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3c:	43db      	mvns	r3, r3
 8004e3e:	69ba      	ldr	r2, [r7, #24]
 8004e40:	4013      	ands	r3, r2
 8004e42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	f003 0203 	and.w	r2, r3, #3
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	005b      	lsls	r3, r3, #1
 8004e50:	fa02 f303 	lsl.w	r3, r2, r3
 8004e54:	69ba      	ldr	r2, [r7, #24]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	69ba      	ldr	r2, [r7, #24]
 8004e5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	f000 80c0 	beq.w	8004fee <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e6e:	2300      	movs	r3, #0
 8004e70:	60fb      	str	r3, [r7, #12]
 8004e72:	4b66      	ldr	r3, [pc, #408]	@ (800500c <HAL_GPIO_Init+0x324>)
 8004e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e76:	4a65      	ldr	r2, [pc, #404]	@ (800500c <HAL_GPIO_Init+0x324>)
 8004e78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004e7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e7e:	4b63      	ldr	r3, [pc, #396]	@ (800500c <HAL_GPIO_Init+0x324>)
 8004e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e86:	60fb      	str	r3, [r7, #12]
 8004e88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e8a:	4a61      	ldr	r2, [pc, #388]	@ (8005010 <HAL_GPIO_Init+0x328>)
 8004e8c:	69fb      	ldr	r3, [r7, #28]
 8004e8e:	089b      	lsrs	r3, r3, #2
 8004e90:	3302      	adds	r3, #2
 8004e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	f003 0303 	and.w	r3, r3, #3
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	220f      	movs	r2, #15
 8004ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea6:	43db      	mvns	r3, r3
 8004ea8:	69ba      	ldr	r2, [r7, #24]
 8004eaa:	4013      	ands	r3, r2
 8004eac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a58      	ldr	r2, [pc, #352]	@ (8005014 <HAL_GPIO_Init+0x32c>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d037      	beq.n	8004f26 <HAL_GPIO_Init+0x23e>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	4a57      	ldr	r2, [pc, #348]	@ (8005018 <HAL_GPIO_Init+0x330>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d031      	beq.n	8004f22 <HAL_GPIO_Init+0x23a>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a56      	ldr	r2, [pc, #344]	@ (800501c <HAL_GPIO_Init+0x334>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d02b      	beq.n	8004f1e <HAL_GPIO_Init+0x236>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a55      	ldr	r2, [pc, #340]	@ (8005020 <HAL_GPIO_Init+0x338>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d025      	beq.n	8004f1a <HAL_GPIO_Init+0x232>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a54      	ldr	r2, [pc, #336]	@ (8005024 <HAL_GPIO_Init+0x33c>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d01f      	beq.n	8004f16 <HAL_GPIO_Init+0x22e>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a53      	ldr	r2, [pc, #332]	@ (8005028 <HAL_GPIO_Init+0x340>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d019      	beq.n	8004f12 <HAL_GPIO_Init+0x22a>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a52      	ldr	r2, [pc, #328]	@ (800502c <HAL_GPIO_Init+0x344>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d013      	beq.n	8004f0e <HAL_GPIO_Init+0x226>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a51      	ldr	r2, [pc, #324]	@ (8005030 <HAL_GPIO_Init+0x348>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d00d      	beq.n	8004f0a <HAL_GPIO_Init+0x222>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a50      	ldr	r2, [pc, #320]	@ (8005034 <HAL_GPIO_Init+0x34c>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d007      	beq.n	8004f06 <HAL_GPIO_Init+0x21e>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a4f      	ldr	r2, [pc, #316]	@ (8005038 <HAL_GPIO_Init+0x350>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d101      	bne.n	8004f02 <HAL_GPIO_Init+0x21a>
 8004efe:	2309      	movs	r3, #9
 8004f00:	e012      	b.n	8004f28 <HAL_GPIO_Init+0x240>
 8004f02:	230a      	movs	r3, #10
 8004f04:	e010      	b.n	8004f28 <HAL_GPIO_Init+0x240>
 8004f06:	2308      	movs	r3, #8
 8004f08:	e00e      	b.n	8004f28 <HAL_GPIO_Init+0x240>
 8004f0a:	2307      	movs	r3, #7
 8004f0c:	e00c      	b.n	8004f28 <HAL_GPIO_Init+0x240>
 8004f0e:	2306      	movs	r3, #6
 8004f10:	e00a      	b.n	8004f28 <HAL_GPIO_Init+0x240>
 8004f12:	2305      	movs	r3, #5
 8004f14:	e008      	b.n	8004f28 <HAL_GPIO_Init+0x240>
 8004f16:	2304      	movs	r3, #4
 8004f18:	e006      	b.n	8004f28 <HAL_GPIO_Init+0x240>
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	e004      	b.n	8004f28 <HAL_GPIO_Init+0x240>
 8004f1e:	2302      	movs	r3, #2
 8004f20:	e002      	b.n	8004f28 <HAL_GPIO_Init+0x240>
 8004f22:	2301      	movs	r3, #1
 8004f24:	e000      	b.n	8004f28 <HAL_GPIO_Init+0x240>
 8004f26:	2300      	movs	r3, #0
 8004f28:	69fa      	ldr	r2, [r7, #28]
 8004f2a:	f002 0203 	and.w	r2, r2, #3
 8004f2e:	0092      	lsls	r2, r2, #2
 8004f30:	4093      	lsls	r3, r2
 8004f32:	69ba      	ldr	r2, [r7, #24]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004f38:	4935      	ldr	r1, [pc, #212]	@ (8005010 <HAL_GPIO_Init+0x328>)
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	089b      	lsrs	r3, r3, #2
 8004f3e:	3302      	adds	r3, #2
 8004f40:	69ba      	ldr	r2, [r7, #24]
 8004f42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004f46:	4b3d      	ldr	r3, [pc, #244]	@ (800503c <HAL_GPIO_Init+0x354>)
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	43db      	mvns	r3, r3
 8004f50:	69ba      	ldr	r2, [r7, #24]
 8004f52:	4013      	ands	r3, r2
 8004f54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d003      	beq.n	8004f6a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004f62:	69ba      	ldr	r2, [r7, #24]
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004f6a:	4a34      	ldr	r2, [pc, #208]	@ (800503c <HAL_GPIO_Init+0x354>)
 8004f6c:	69bb      	ldr	r3, [r7, #24]
 8004f6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004f70:	4b32      	ldr	r3, [pc, #200]	@ (800503c <HAL_GPIO_Init+0x354>)
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	43db      	mvns	r3, r3
 8004f7a:	69ba      	ldr	r2, [r7, #24]
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d003      	beq.n	8004f94 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004f8c:	69ba      	ldr	r2, [r7, #24]
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004f94:	4a29      	ldr	r2, [pc, #164]	@ (800503c <HAL_GPIO_Init+0x354>)
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004f9a:	4b28      	ldr	r3, [pc, #160]	@ (800503c <HAL_GPIO_Init+0x354>)
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	43db      	mvns	r3, r3
 8004fa4:	69ba      	ldr	r2, [r7, #24]
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d003      	beq.n	8004fbe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004fb6:	69ba      	ldr	r2, [r7, #24]
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004fbe:	4a1f      	ldr	r2, [pc, #124]	@ (800503c <HAL_GPIO_Init+0x354>)
 8004fc0:	69bb      	ldr	r3, [r7, #24]
 8004fc2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800503c <HAL_GPIO_Init+0x354>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	43db      	mvns	r3, r3
 8004fce:	69ba      	ldr	r2, [r7, #24]
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d003      	beq.n	8004fe8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004fe0:	69ba      	ldr	r2, [r7, #24]
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004fe8:	4a14      	ldr	r2, [pc, #80]	@ (800503c <HAL_GPIO_Init+0x354>)
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004fee:	69fb      	ldr	r3, [r7, #28]
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	61fb      	str	r3, [r7, #28]
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	2b0f      	cmp	r3, #15
 8004ff8:	f67f ae84 	bls.w	8004d04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004ffc:	bf00      	nop
 8004ffe:	bf00      	nop
 8005000:	3724      	adds	r7, #36	@ 0x24
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	40023800 	.word	0x40023800
 8005010:	40013800 	.word	0x40013800
 8005014:	40020000 	.word	0x40020000
 8005018:	40020400 	.word	0x40020400
 800501c:	40020800 	.word	0x40020800
 8005020:	40020c00 	.word	0x40020c00
 8005024:	40021000 	.word	0x40021000
 8005028:	40021400 	.word	0x40021400
 800502c:	40021800 	.word	0x40021800
 8005030:	40021c00 	.word	0x40021c00
 8005034:	40022000 	.word	0x40022000
 8005038:	40022400 	.word	0x40022400
 800503c:	40013c00 	.word	0x40013c00

08005040 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005040:	b480      	push	{r7}
 8005042:	b085      	sub	sp, #20
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
 8005048:	460b      	mov	r3, r1
 800504a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	691a      	ldr	r2, [r3, #16]
 8005050:	887b      	ldrh	r3, [r7, #2]
 8005052:	4013      	ands	r3, r2
 8005054:	2b00      	cmp	r3, #0
 8005056:	d002      	beq.n	800505e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005058:	2301      	movs	r3, #1
 800505a:	73fb      	strb	r3, [r7, #15]
 800505c:	e001      	b.n	8005062 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800505e:	2300      	movs	r3, #0
 8005060:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005062:	7bfb      	ldrb	r3, [r7, #15]
}
 8005064:	4618      	mov	r0, r3
 8005066:	3714      	adds	r7, #20
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	460b      	mov	r3, r1
 800507a:	807b      	strh	r3, [r7, #2]
 800507c:	4613      	mov	r3, r2
 800507e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005080:	787b      	ldrb	r3, [r7, #1]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d003      	beq.n	800508e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005086:	887a      	ldrh	r2, [r7, #2]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800508c:	e003      	b.n	8005096 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800508e:	887b      	ldrh	r3, [r7, #2]
 8005090:	041a      	lsls	r2, r3, #16
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	619a      	str	r2, [r3, #24]
}
 8005096:	bf00      	nop
 8005098:	370c      	adds	r7, #12
 800509a:	46bd      	mov	sp, r7
 800509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a0:	4770      	bx	lr

080050a2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80050a2:	b480      	push	{r7}
 80050a4:	b085      	sub	sp, #20
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	6078      	str	r0, [r7, #4]
 80050aa:	460b      	mov	r3, r1
 80050ac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80050b4:	887a      	ldrh	r2, [r7, #2]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	4013      	ands	r3, r2
 80050ba:	041a      	lsls	r2, r3, #16
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	43d9      	mvns	r1, r3
 80050c0:	887b      	ldrh	r3, [r7, #2]
 80050c2:	400b      	ands	r3, r1
 80050c4:	431a      	orrs	r2, r3
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	619a      	str	r2, [r3, #24]
}
 80050ca:	bf00      	nop
 80050cc:	3714      	adds	r7, #20
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr

080050d6 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80050d6:	b580      	push	{r7, lr}
 80050d8:	b086      	sub	sp, #24
 80050da:	af00      	add	r7, sp, #0
 80050dc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4618      	mov	r0, r3
 80050ee:	f005 fb1d 	bl	800a72c <USB_GetMode>
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	f040 80fb 	bne.w	80052f0 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4618      	mov	r0, r3
 8005100:	f005 fae0 	bl	800a6c4 <USB_ReadInterrupts>
 8005104:	4603      	mov	r3, r0
 8005106:	2b00      	cmp	r3, #0
 8005108:	f000 80f1 	beq.w	80052ee <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4618      	mov	r0, r3
 8005112:	f005 fad7 	bl	800a6c4 <USB_ReadInterrupts>
 8005116:	4603      	mov	r3, r0
 8005118:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800511c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005120:	d104      	bne.n	800512c <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800512a:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4618      	mov	r0, r3
 8005132:	f005 fac7 	bl	800a6c4 <USB_ReadInterrupts>
 8005136:	4603      	mov	r3, r0
 8005138:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800513c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005140:	d104      	bne.n	800514c <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800514a:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4618      	mov	r0, r3
 8005152:	f005 fab7 	bl	800a6c4 <USB_ReadInterrupts>
 8005156:	4603      	mov	r3, r0
 8005158:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800515c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005160:	d104      	bne.n	800516c <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800516a:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4618      	mov	r0, r3
 8005172:	f005 faa7 	bl	800a6c4 <USB_ReadInterrupts>
 8005176:	4603      	mov	r3, r0
 8005178:	f003 0302 	and.w	r3, r3, #2
 800517c:	2b02      	cmp	r3, #2
 800517e:	d103      	bne.n	8005188 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2202      	movs	r2, #2
 8005186:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4618      	mov	r0, r3
 800518e:	f005 fa99 	bl	800a6c4 <USB_ReadInterrupts>
 8005192:	4603      	mov	r3, r0
 8005194:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005198:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800519c:	d120      	bne.n	80051e0 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80051a6:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0301 	and.w	r3, r3, #1
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d113      	bne.n	80051e0 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80051b8:	2110      	movs	r1, #16
 80051ba:	6938      	ldr	r0, [r7, #16]
 80051bc:	f005 f9ca 	bl	800a554 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80051c0:	6938      	ldr	r0, [r7, #16]
 80051c2:	f005 f9f9 	bl	800a5b8 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	7a5b      	ldrb	r3, [r3, #9]
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d105      	bne.n	80051da <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	2101      	movs	r1, #1
 80051d4:	4618      	mov	r0, r3
 80051d6:	f005 fab7 	bl	800a748 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f006 fe04 	bl	800bde8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4618      	mov	r0, r3
 80051e6:	f005 fa6d 	bl	800a6c4 <USB_ReadInterrupts>
 80051ea:	4603      	mov	r3, r0
 80051ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051f4:	d102      	bne.n	80051fc <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f001 fca1 	bl	8006b3e <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4618      	mov	r0, r3
 8005202:	f005 fa5f 	bl	800a6c4 <USB_ReadInterrupts>
 8005206:	4603      	mov	r3, r0
 8005208:	f003 0308 	and.w	r3, r3, #8
 800520c:	2b08      	cmp	r3, #8
 800520e:	d106      	bne.n	800521e <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8005210:	6878      	ldr	r0, [r7, #4]
 8005212:	f006 fdcd 	bl	800bdb0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2208      	movs	r2, #8
 800521c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4618      	mov	r0, r3
 8005224:	f005 fa4e 	bl	800a6c4 <USB_ReadInterrupts>
 8005228:	4603      	mov	r3, r0
 800522a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800522e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005232:	d139      	bne.n	80052a8 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4618      	mov	r0, r3
 800523a:	f005 fac2 	bl	800a7c2 <USB_HC_ReadInterrupt>
 800523e:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005240:	2300      	movs	r3, #0
 8005242:	617b      	str	r3, [r7, #20]
 8005244:	e025      	b.n	8005292 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	f003 030f 	and.w	r3, r3, #15
 800524c:	68ba      	ldr	r2, [r7, #8]
 800524e:	fa22 f303 	lsr.w	r3, r2, r3
 8005252:	f003 0301 	and.w	r3, r3, #1
 8005256:	2b00      	cmp	r3, #0
 8005258:	d018      	beq.n	800528c <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	015a      	lsls	r2, r3, #5
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	4413      	add	r3, r2
 8005262:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800526c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005270:	d106      	bne.n	8005280 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	b2db      	uxtb	r3, r3
 8005276:	4619      	mov	r1, r3
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f000 f859 	bl	8005330 <HCD_HC_IN_IRQHandler>
 800527e:	e005      	b.n	800528c <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	b2db      	uxtb	r3, r3
 8005284:	4619      	mov	r1, r3
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 febb 	bl	8006002 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	3301      	adds	r3, #1
 8005290:	617b      	str	r3, [r7, #20]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	795b      	ldrb	r3, [r3, #5]
 8005296:	461a      	mov	r2, r3
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	4293      	cmp	r3, r2
 800529c:	d3d3      	bcc.n	8005246 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80052a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4618      	mov	r0, r3
 80052ae:	f005 fa09 	bl	800a6c4 <USB_ReadInterrupts>
 80052b2:	4603      	mov	r3, r0
 80052b4:	f003 0310 	and.w	r3, r3, #16
 80052b8:	2b10      	cmp	r3, #16
 80052ba:	d101      	bne.n	80052c0 <HAL_HCD_IRQHandler+0x1ea>
 80052bc:	2301      	movs	r3, #1
 80052be:	e000      	b.n	80052c2 <HAL_HCD_IRQHandler+0x1ec>
 80052c0:	2300      	movs	r3, #0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d014      	beq.n	80052f0 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	699a      	ldr	r2, [r3, #24]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f022 0210 	bic.w	r2, r2, #16
 80052d4:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f001 fb52 	bl	8006980 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	699a      	ldr	r2, [r3, #24]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f042 0210 	orr.w	r2, r2, #16
 80052ea:	619a      	str	r2, [r3, #24]
 80052ec:	e000      	b.n	80052f0 <HAL_HCD_IRQHandler+0x21a>
      return;
 80052ee:	bf00      	nop
    }
  }
}
 80052f0:	3718      	adds	r7, #24
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}

080052f6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80052f6:	b580      	push	{r7, lr}
 80052f8:	b082      	sub	sp, #8
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8005304:	2b01      	cmp	r3, #1
 8005306:	d101      	bne.n	800530c <HAL_HCD_Stop+0x16>
 8005308:	2302      	movs	r3, #2
 800530a:	e00d      	b.n	8005328 <HAL_HCD_Stop+0x32>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4618      	mov	r0, r3
 800531a:	f005 fb83 	bl	800aa24 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8005326:	2300      	movs	r3, #0
}
 8005328:	4618      	mov	r0, r3
 800532a:	3708      	adds	r7, #8
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}

08005330 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b086      	sub	sp, #24
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	460b      	mov	r3, r1
 800533a:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	78fa      	ldrb	r2, [r7, #3]
 800534c:	4611      	mov	r1, r2
 800534e:	4618      	mov	r0, r3
 8005350:	f005 f9cb 	bl	800a6ea <USB_ReadChInterrupts>
 8005354:	4603      	mov	r3, r0
 8005356:	f003 0304 	and.w	r3, r3, #4
 800535a:	2b04      	cmp	r3, #4
 800535c:	d11a      	bne.n	8005394 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800535e:	78fb      	ldrb	r3, [r7, #3]
 8005360:	015a      	lsls	r2, r3, #5
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	4413      	add	r3, r2
 8005366:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800536a:	461a      	mov	r2, r3
 800536c:	2304      	movs	r3, #4
 800536e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8005370:	78fa      	ldrb	r2, [r7, #3]
 8005372:	6879      	ldr	r1, [r7, #4]
 8005374:	4613      	mov	r3, r2
 8005376:	011b      	lsls	r3, r3, #4
 8005378:	1a9b      	subs	r3, r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	440b      	add	r3, r1
 800537e:	334d      	adds	r3, #77	@ 0x4d
 8005380:	2207      	movs	r2, #7
 8005382:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	78fa      	ldrb	r2, [r7, #3]
 800538a:	4611      	mov	r1, r2
 800538c:	4618      	mov	r0, r3
 800538e:	f005 fa29 	bl	800a7e4 <USB_HC_Halt>
 8005392:	e09e      	b.n	80054d2 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	78fa      	ldrb	r2, [r7, #3]
 800539a:	4611      	mov	r1, r2
 800539c:	4618      	mov	r0, r3
 800539e:	f005 f9a4 	bl	800a6ea <USB_ReadChInterrupts>
 80053a2:	4603      	mov	r3, r0
 80053a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053ac:	d11b      	bne.n	80053e6 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80053ae:	78fb      	ldrb	r3, [r7, #3]
 80053b0:	015a      	lsls	r2, r3, #5
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	4413      	add	r3, r2
 80053b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053ba:	461a      	mov	r2, r3
 80053bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80053c0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80053c2:	78fa      	ldrb	r2, [r7, #3]
 80053c4:	6879      	ldr	r1, [r7, #4]
 80053c6:	4613      	mov	r3, r2
 80053c8:	011b      	lsls	r3, r3, #4
 80053ca:	1a9b      	subs	r3, r3, r2
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	440b      	add	r3, r1
 80053d0:	334d      	adds	r3, #77	@ 0x4d
 80053d2:	2208      	movs	r2, #8
 80053d4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	78fa      	ldrb	r2, [r7, #3]
 80053dc:	4611      	mov	r1, r2
 80053de:	4618      	mov	r0, r3
 80053e0:	f005 fa00 	bl	800a7e4 <USB_HC_Halt>
 80053e4:	e075      	b.n	80054d2 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	78fa      	ldrb	r2, [r7, #3]
 80053ec:	4611      	mov	r1, r2
 80053ee:	4618      	mov	r0, r3
 80053f0:	f005 f97b 	bl	800a6ea <USB_ReadChInterrupts>
 80053f4:	4603      	mov	r3, r0
 80053f6:	f003 0308 	and.w	r3, r3, #8
 80053fa:	2b08      	cmp	r3, #8
 80053fc:	d11a      	bne.n	8005434 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80053fe:	78fb      	ldrb	r3, [r7, #3]
 8005400:	015a      	lsls	r2, r3, #5
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	4413      	add	r3, r2
 8005406:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800540a:	461a      	mov	r2, r3
 800540c:	2308      	movs	r3, #8
 800540e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8005410:	78fa      	ldrb	r2, [r7, #3]
 8005412:	6879      	ldr	r1, [r7, #4]
 8005414:	4613      	mov	r3, r2
 8005416:	011b      	lsls	r3, r3, #4
 8005418:	1a9b      	subs	r3, r3, r2
 800541a:	009b      	lsls	r3, r3, #2
 800541c:	440b      	add	r3, r1
 800541e:	334d      	adds	r3, #77	@ 0x4d
 8005420:	2206      	movs	r2, #6
 8005422:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	78fa      	ldrb	r2, [r7, #3]
 800542a:	4611      	mov	r1, r2
 800542c:	4618      	mov	r0, r3
 800542e:	f005 f9d9 	bl	800a7e4 <USB_HC_Halt>
 8005432:	e04e      	b.n	80054d2 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	78fa      	ldrb	r2, [r7, #3]
 800543a:	4611      	mov	r1, r2
 800543c:	4618      	mov	r0, r3
 800543e:	f005 f954 	bl	800a6ea <USB_ReadChInterrupts>
 8005442:	4603      	mov	r3, r0
 8005444:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005448:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800544c:	d11b      	bne.n	8005486 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800544e:	78fb      	ldrb	r3, [r7, #3]
 8005450:	015a      	lsls	r2, r3, #5
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	4413      	add	r3, r2
 8005456:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800545a:	461a      	mov	r2, r3
 800545c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005460:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8005462:	78fa      	ldrb	r2, [r7, #3]
 8005464:	6879      	ldr	r1, [r7, #4]
 8005466:	4613      	mov	r3, r2
 8005468:	011b      	lsls	r3, r3, #4
 800546a:	1a9b      	subs	r3, r3, r2
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	440b      	add	r3, r1
 8005470:	334d      	adds	r3, #77	@ 0x4d
 8005472:	2209      	movs	r2, #9
 8005474:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	78fa      	ldrb	r2, [r7, #3]
 800547c:	4611      	mov	r1, r2
 800547e:	4618      	mov	r0, r3
 8005480:	f005 f9b0 	bl	800a7e4 <USB_HC_Halt>
 8005484:	e025      	b.n	80054d2 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	78fa      	ldrb	r2, [r7, #3]
 800548c:	4611      	mov	r1, r2
 800548e:	4618      	mov	r0, r3
 8005490:	f005 f92b 	bl	800a6ea <USB_ReadChInterrupts>
 8005494:	4603      	mov	r3, r0
 8005496:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800549a:	2b80      	cmp	r3, #128	@ 0x80
 800549c:	d119      	bne.n	80054d2 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800549e:	78fb      	ldrb	r3, [r7, #3]
 80054a0:	015a      	lsls	r2, r3, #5
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	4413      	add	r3, r2
 80054a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054aa:	461a      	mov	r2, r3
 80054ac:	2380      	movs	r3, #128	@ 0x80
 80054ae:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80054b0:	78fa      	ldrb	r2, [r7, #3]
 80054b2:	6879      	ldr	r1, [r7, #4]
 80054b4:	4613      	mov	r3, r2
 80054b6:	011b      	lsls	r3, r3, #4
 80054b8:	1a9b      	subs	r3, r3, r2
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	440b      	add	r3, r1
 80054be:	334d      	adds	r3, #77	@ 0x4d
 80054c0:	2207      	movs	r2, #7
 80054c2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	78fa      	ldrb	r2, [r7, #3]
 80054ca:	4611      	mov	r1, r2
 80054cc:	4618      	mov	r0, r3
 80054ce:	f005 f989 	bl	800a7e4 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	78fa      	ldrb	r2, [r7, #3]
 80054d8:	4611      	mov	r1, r2
 80054da:	4618      	mov	r0, r3
 80054dc:	f005 f905 	bl	800a6ea <USB_ReadChInterrupts>
 80054e0:	4603      	mov	r3, r0
 80054e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054ea:	d112      	bne.n	8005512 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	78fa      	ldrb	r2, [r7, #3]
 80054f2:	4611      	mov	r1, r2
 80054f4:	4618      	mov	r0, r3
 80054f6:	f005 f975 	bl	800a7e4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80054fa:	78fb      	ldrb	r3, [r7, #3]
 80054fc:	015a      	lsls	r2, r3, #5
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	4413      	add	r3, r2
 8005502:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005506:	461a      	mov	r2, r3
 8005508:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800550c:	6093      	str	r3, [r2, #8]
 800550e:	f000 bd75 	b.w	8005ffc <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	78fa      	ldrb	r2, [r7, #3]
 8005518:	4611      	mov	r1, r2
 800551a:	4618      	mov	r0, r3
 800551c:	f005 f8e5 	bl	800a6ea <USB_ReadChInterrupts>
 8005520:	4603      	mov	r3, r0
 8005522:	f003 0301 	and.w	r3, r3, #1
 8005526:	2b01      	cmp	r3, #1
 8005528:	f040 8128 	bne.w	800577c <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800552c:	78fb      	ldrb	r3, [r7, #3]
 800552e:	015a      	lsls	r2, r3, #5
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	4413      	add	r3, r2
 8005534:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005538:	461a      	mov	r2, r3
 800553a:	2320      	movs	r3, #32
 800553c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 800553e:	78fa      	ldrb	r2, [r7, #3]
 8005540:	6879      	ldr	r1, [r7, #4]
 8005542:	4613      	mov	r3, r2
 8005544:	011b      	lsls	r3, r3, #4
 8005546:	1a9b      	subs	r3, r3, r2
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	440b      	add	r3, r1
 800554c:	331b      	adds	r3, #27
 800554e:	781b      	ldrb	r3, [r3, #0]
 8005550:	2b01      	cmp	r3, #1
 8005552:	d119      	bne.n	8005588 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8005554:	78fa      	ldrb	r2, [r7, #3]
 8005556:	6879      	ldr	r1, [r7, #4]
 8005558:	4613      	mov	r3, r2
 800555a:	011b      	lsls	r3, r3, #4
 800555c:	1a9b      	subs	r3, r3, r2
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	440b      	add	r3, r1
 8005562:	331b      	adds	r3, #27
 8005564:	2200      	movs	r2, #0
 8005566:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005568:	78fb      	ldrb	r3, [r7, #3]
 800556a:	015a      	lsls	r2, r3, #5
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	4413      	add	r3, r2
 8005570:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	78fa      	ldrb	r2, [r7, #3]
 8005578:	0151      	lsls	r1, r2, #5
 800557a:	693a      	ldr	r2, [r7, #16]
 800557c:	440a      	add	r2, r1
 800557e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005582:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005586:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	799b      	ldrb	r3, [r3, #6]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d01b      	beq.n	80055c8 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8005590:	78fa      	ldrb	r2, [r7, #3]
 8005592:	6879      	ldr	r1, [r7, #4]
 8005594:	4613      	mov	r3, r2
 8005596:	011b      	lsls	r3, r3, #4
 8005598:	1a9b      	subs	r3, r3, r2
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	440b      	add	r3, r1
 800559e:	3330      	adds	r3, #48	@ 0x30
 80055a0:	6819      	ldr	r1, [r3, #0]
 80055a2:	78fb      	ldrb	r3, [r7, #3]
 80055a4:	015a      	lsls	r2, r3, #5
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	4413      	add	r3, r2
 80055aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055ae:	691b      	ldr	r3, [r3, #16]
 80055b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055b4:	78fa      	ldrb	r2, [r7, #3]
 80055b6:	1ac9      	subs	r1, r1, r3
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	4613      	mov	r3, r2
 80055bc:	011b      	lsls	r3, r3, #4
 80055be:	1a9b      	subs	r3, r3, r2
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	4403      	add	r3, r0
 80055c4:	3338      	adds	r3, #56	@ 0x38
 80055c6:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80055c8:	78fa      	ldrb	r2, [r7, #3]
 80055ca:	6879      	ldr	r1, [r7, #4]
 80055cc:	4613      	mov	r3, r2
 80055ce:	011b      	lsls	r3, r3, #4
 80055d0:	1a9b      	subs	r3, r3, r2
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	440b      	add	r3, r1
 80055d6:	334d      	adds	r3, #77	@ 0x4d
 80055d8:	2201      	movs	r2, #1
 80055da:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80055dc:	78fa      	ldrb	r2, [r7, #3]
 80055de:	6879      	ldr	r1, [r7, #4]
 80055e0:	4613      	mov	r3, r2
 80055e2:	011b      	lsls	r3, r3, #4
 80055e4:	1a9b      	subs	r3, r3, r2
 80055e6:	009b      	lsls	r3, r3, #2
 80055e8:	440b      	add	r3, r1
 80055ea:	3344      	adds	r3, #68	@ 0x44
 80055ec:	2200      	movs	r2, #0
 80055ee:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80055f0:	78fb      	ldrb	r3, [r7, #3]
 80055f2:	015a      	lsls	r2, r3, #5
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	4413      	add	r3, r2
 80055f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055fc:	461a      	mov	r2, r3
 80055fe:	2301      	movs	r3, #1
 8005600:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005602:	78fa      	ldrb	r2, [r7, #3]
 8005604:	6879      	ldr	r1, [r7, #4]
 8005606:	4613      	mov	r3, r2
 8005608:	011b      	lsls	r3, r3, #4
 800560a:	1a9b      	subs	r3, r3, r2
 800560c:	009b      	lsls	r3, r3, #2
 800560e:	440b      	add	r3, r1
 8005610:	3326      	adds	r3, #38	@ 0x26
 8005612:	781b      	ldrb	r3, [r3, #0]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d00a      	beq.n	800562e <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005618:	78fa      	ldrb	r2, [r7, #3]
 800561a:	6879      	ldr	r1, [r7, #4]
 800561c:	4613      	mov	r3, r2
 800561e:	011b      	lsls	r3, r3, #4
 8005620:	1a9b      	subs	r3, r3, r2
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	440b      	add	r3, r1
 8005626:	3326      	adds	r3, #38	@ 0x26
 8005628:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800562a:	2b02      	cmp	r3, #2
 800562c:	d110      	bne.n	8005650 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	78fa      	ldrb	r2, [r7, #3]
 8005634:	4611      	mov	r1, r2
 8005636:	4618      	mov	r0, r3
 8005638:	f005 f8d4 	bl	800a7e4 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800563c:	78fb      	ldrb	r3, [r7, #3]
 800563e:	015a      	lsls	r2, r3, #5
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	4413      	add	r3, r2
 8005644:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005648:	461a      	mov	r2, r3
 800564a:	2310      	movs	r3, #16
 800564c:	6093      	str	r3, [r2, #8]
 800564e:	e03d      	b.n	80056cc <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8005650:	78fa      	ldrb	r2, [r7, #3]
 8005652:	6879      	ldr	r1, [r7, #4]
 8005654:	4613      	mov	r3, r2
 8005656:	011b      	lsls	r3, r3, #4
 8005658:	1a9b      	subs	r3, r3, r2
 800565a:	009b      	lsls	r3, r3, #2
 800565c:	440b      	add	r3, r1
 800565e:	3326      	adds	r3, #38	@ 0x26
 8005660:	781b      	ldrb	r3, [r3, #0]
 8005662:	2b03      	cmp	r3, #3
 8005664:	d00a      	beq.n	800567c <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8005666:	78fa      	ldrb	r2, [r7, #3]
 8005668:	6879      	ldr	r1, [r7, #4]
 800566a:	4613      	mov	r3, r2
 800566c:	011b      	lsls	r3, r3, #4
 800566e:	1a9b      	subs	r3, r3, r2
 8005670:	009b      	lsls	r3, r3, #2
 8005672:	440b      	add	r3, r1
 8005674:	3326      	adds	r3, #38	@ 0x26
 8005676:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8005678:	2b01      	cmp	r3, #1
 800567a:	d127      	bne.n	80056cc <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800567c:	78fb      	ldrb	r3, [r7, #3]
 800567e:	015a      	lsls	r2, r3, #5
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	4413      	add	r3, r2
 8005684:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	78fa      	ldrb	r2, [r7, #3]
 800568c:	0151      	lsls	r1, r2, #5
 800568e:	693a      	ldr	r2, [r7, #16]
 8005690:	440a      	add	r2, r1
 8005692:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005696:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800569a:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800569c:	78fa      	ldrb	r2, [r7, #3]
 800569e:	6879      	ldr	r1, [r7, #4]
 80056a0:	4613      	mov	r3, r2
 80056a2:	011b      	lsls	r3, r3, #4
 80056a4:	1a9b      	subs	r3, r3, r2
 80056a6:	009b      	lsls	r3, r3, #2
 80056a8:	440b      	add	r3, r1
 80056aa:	334c      	adds	r3, #76	@ 0x4c
 80056ac:	2201      	movs	r2, #1
 80056ae:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80056b0:	78fa      	ldrb	r2, [r7, #3]
 80056b2:	6879      	ldr	r1, [r7, #4]
 80056b4:	4613      	mov	r3, r2
 80056b6:	011b      	lsls	r3, r3, #4
 80056b8:	1a9b      	subs	r3, r3, r2
 80056ba:	009b      	lsls	r3, r3, #2
 80056bc:	440b      	add	r3, r1
 80056be:	334c      	adds	r3, #76	@ 0x4c
 80056c0:	781a      	ldrb	r2, [r3, #0]
 80056c2:	78fb      	ldrb	r3, [r7, #3]
 80056c4:	4619      	mov	r1, r3
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f006 fb9c 	bl	800be04 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	799b      	ldrb	r3, [r3, #6]
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d13b      	bne.n	800574c <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80056d4:	78fa      	ldrb	r2, [r7, #3]
 80056d6:	6879      	ldr	r1, [r7, #4]
 80056d8:	4613      	mov	r3, r2
 80056da:	011b      	lsls	r3, r3, #4
 80056dc:	1a9b      	subs	r3, r3, r2
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	440b      	add	r3, r1
 80056e2:	3338      	adds	r3, #56	@ 0x38
 80056e4:	6819      	ldr	r1, [r3, #0]
 80056e6:	78fa      	ldrb	r2, [r7, #3]
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	4613      	mov	r3, r2
 80056ec:	011b      	lsls	r3, r3, #4
 80056ee:	1a9b      	subs	r3, r3, r2
 80056f0:	009b      	lsls	r3, r3, #2
 80056f2:	4403      	add	r3, r0
 80056f4:	3328      	adds	r3, #40	@ 0x28
 80056f6:	881b      	ldrh	r3, [r3, #0]
 80056f8:	440b      	add	r3, r1
 80056fa:	1e59      	subs	r1, r3, #1
 80056fc:	78fa      	ldrb	r2, [r7, #3]
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	4613      	mov	r3, r2
 8005702:	011b      	lsls	r3, r3, #4
 8005704:	1a9b      	subs	r3, r3, r2
 8005706:	009b      	lsls	r3, r3, #2
 8005708:	4403      	add	r3, r0
 800570a:	3328      	adds	r3, #40	@ 0x28
 800570c:	881b      	ldrh	r3, [r3, #0]
 800570e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005712:	f003 0301 	and.w	r3, r3, #1
 8005716:	2b00      	cmp	r3, #0
 8005718:	f000 8470 	beq.w	8005ffc <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800571c:	78fa      	ldrb	r2, [r7, #3]
 800571e:	6879      	ldr	r1, [r7, #4]
 8005720:	4613      	mov	r3, r2
 8005722:	011b      	lsls	r3, r3, #4
 8005724:	1a9b      	subs	r3, r3, r2
 8005726:	009b      	lsls	r3, r3, #2
 8005728:	440b      	add	r3, r1
 800572a:	333c      	adds	r3, #60	@ 0x3c
 800572c:	781b      	ldrb	r3, [r3, #0]
 800572e:	78fa      	ldrb	r2, [r7, #3]
 8005730:	f083 0301 	eor.w	r3, r3, #1
 8005734:	b2d8      	uxtb	r0, r3
 8005736:	6879      	ldr	r1, [r7, #4]
 8005738:	4613      	mov	r3, r2
 800573a:	011b      	lsls	r3, r3, #4
 800573c:	1a9b      	subs	r3, r3, r2
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	440b      	add	r3, r1
 8005742:	333c      	adds	r3, #60	@ 0x3c
 8005744:	4602      	mov	r2, r0
 8005746:	701a      	strb	r2, [r3, #0]
 8005748:	f000 bc58 	b.w	8005ffc <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800574c:	78fa      	ldrb	r2, [r7, #3]
 800574e:	6879      	ldr	r1, [r7, #4]
 8005750:	4613      	mov	r3, r2
 8005752:	011b      	lsls	r3, r3, #4
 8005754:	1a9b      	subs	r3, r3, r2
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	440b      	add	r3, r1
 800575a:	333c      	adds	r3, #60	@ 0x3c
 800575c:	781b      	ldrb	r3, [r3, #0]
 800575e:	78fa      	ldrb	r2, [r7, #3]
 8005760:	f083 0301 	eor.w	r3, r3, #1
 8005764:	b2d8      	uxtb	r0, r3
 8005766:	6879      	ldr	r1, [r7, #4]
 8005768:	4613      	mov	r3, r2
 800576a:	011b      	lsls	r3, r3, #4
 800576c:	1a9b      	subs	r3, r3, r2
 800576e:	009b      	lsls	r3, r3, #2
 8005770:	440b      	add	r3, r1
 8005772:	333c      	adds	r3, #60	@ 0x3c
 8005774:	4602      	mov	r2, r0
 8005776:	701a      	strb	r2, [r3, #0]
 8005778:	f000 bc40 	b.w	8005ffc <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	78fa      	ldrb	r2, [r7, #3]
 8005782:	4611      	mov	r1, r2
 8005784:	4618      	mov	r0, r3
 8005786:	f004 ffb0 	bl	800a6ea <USB_ReadChInterrupts>
 800578a:	4603      	mov	r3, r0
 800578c:	f003 0320 	and.w	r3, r3, #32
 8005790:	2b20      	cmp	r3, #32
 8005792:	d131      	bne.n	80057f8 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005794:	78fb      	ldrb	r3, [r7, #3]
 8005796:	015a      	lsls	r2, r3, #5
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	4413      	add	r3, r2
 800579c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057a0:	461a      	mov	r2, r3
 80057a2:	2320      	movs	r3, #32
 80057a4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80057a6:	78fa      	ldrb	r2, [r7, #3]
 80057a8:	6879      	ldr	r1, [r7, #4]
 80057aa:	4613      	mov	r3, r2
 80057ac:	011b      	lsls	r3, r3, #4
 80057ae:	1a9b      	subs	r3, r3, r2
 80057b0:	009b      	lsls	r3, r3, #2
 80057b2:	440b      	add	r3, r1
 80057b4:	331a      	adds	r3, #26
 80057b6:	781b      	ldrb	r3, [r3, #0]
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	f040 841f 	bne.w	8005ffc <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80057be:	78fa      	ldrb	r2, [r7, #3]
 80057c0:	6879      	ldr	r1, [r7, #4]
 80057c2:	4613      	mov	r3, r2
 80057c4:	011b      	lsls	r3, r3, #4
 80057c6:	1a9b      	subs	r3, r3, r2
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	440b      	add	r3, r1
 80057cc:	331b      	adds	r3, #27
 80057ce:	2201      	movs	r2, #1
 80057d0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80057d2:	78fa      	ldrb	r2, [r7, #3]
 80057d4:	6879      	ldr	r1, [r7, #4]
 80057d6:	4613      	mov	r3, r2
 80057d8:	011b      	lsls	r3, r3, #4
 80057da:	1a9b      	subs	r3, r3, r2
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	440b      	add	r3, r1
 80057e0:	334d      	adds	r3, #77	@ 0x4d
 80057e2:	2203      	movs	r2, #3
 80057e4:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	78fa      	ldrb	r2, [r7, #3]
 80057ec:	4611      	mov	r1, r2
 80057ee:	4618      	mov	r0, r3
 80057f0:	f004 fff8 	bl	800a7e4 <USB_HC_Halt>
 80057f4:	f000 bc02 	b.w	8005ffc <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	78fa      	ldrb	r2, [r7, #3]
 80057fe:	4611      	mov	r1, r2
 8005800:	4618      	mov	r0, r3
 8005802:	f004 ff72 	bl	800a6ea <USB_ReadChInterrupts>
 8005806:	4603      	mov	r3, r0
 8005808:	f003 0302 	and.w	r3, r3, #2
 800580c:	2b02      	cmp	r3, #2
 800580e:	f040 8305 	bne.w	8005e1c <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005812:	78fb      	ldrb	r3, [r7, #3]
 8005814:	015a      	lsls	r2, r3, #5
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	4413      	add	r3, r2
 800581a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800581e:	461a      	mov	r2, r3
 8005820:	2302      	movs	r3, #2
 8005822:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005824:	78fa      	ldrb	r2, [r7, #3]
 8005826:	6879      	ldr	r1, [r7, #4]
 8005828:	4613      	mov	r3, r2
 800582a:	011b      	lsls	r3, r3, #4
 800582c:	1a9b      	subs	r3, r3, r2
 800582e:	009b      	lsls	r3, r3, #2
 8005830:	440b      	add	r3, r1
 8005832:	334d      	adds	r3, #77	@ 0x4d
 8005834:	781b      	ldrb	r3, [r3, #0]
 8005836:	2b01      	cmp	r3, #1
 8005838:	d114      	bne.n	8005864 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800583a:	78fa      	ldrb	r2, [r7, #3]
 800583c:	6879      	ldr	r1, [r7, #4]
 800583e:	4613      	mov	r3, r2
 8005840:	011b      	lsls	r3, r3, #4
 8005842:	1a9b      	subs	r3, r3, r2
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	440b      	add	r3, r1
 8005848:	334d      	adds	r3, #77	@ 0x4d
 800584a:	2202      	movs	r2, #2
 800584c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800584e:	78fa      	ldrb	r2, [r7, #3]
 8005850:	6879      	ldr	r1, [r7, #4]
 8005852:	4613      	mov	r3, r2
 8005854:	011b      	lsls	r3, r3, #4
 8005856:	1a9b      	subs	r3, r3, r2
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	440b      	add	r3, r1
 800585c:	334c      	adds	r3, #76	@ 0x4c
 800585e:	2201      	movs	r2, #1
 8005860:	701a      	strb	r2, [r3, #0]
 8005862:	e2cc      	b.n	8005dfe <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005864:	78fa      	ldrb	r2, [r7, #3]
 8005866:	6879      	ldr	r1, [r7, #4]
 8005868:	4613      	mov	r3, r2
 800586a:	011b      	lsls	r3, r3, #4
 800586c:	1a9b      	subs	r3, r3, r2
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	440b      	add	r3, r1
 8005872:	334d      	adds	r3, #77	@ 0x4d
 8005874:	781b      	ldrb	r3, [r3, #0]
 8005876:	2b06      	cmp	r3, #6
 8005878:	d114      	bne.n	80058a4 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800587a:	78fa      	ldrb	r2, [r7, #3]
 800587c:	6879      	ldr	r1, [r7, #4]
 800587e:	4613      	mov	r3, r2
 8005880:	011b      	lsls	r3, r3, #4
 8005882:	1a9b      	subs	r3, r3, r2
 8005884:	009b      	lsls	r3, r3, #2
 8005886:	440b      	add	r3, r1
 8005888:	334d      	adds	r3, #77	@ 0x4d
 800588a:	2202      	movs	r2, #2
 800588c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 800588e:	78fa      	ldrb	r2, [r7, #3]
 8005890:	6879      	ldr	r1, [r7, #4]
 8005892:	4613      	mov	r3, r2
 8005894:	011b      	lsls	r3, r3, #4
 8005896:	1a9b      	subs	r3, r3, r2
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	440b      	add	r3, r1
 800589c:	334c      	adds	r3, #76	@ 0x4c
 800589e:	2205      	movs	r2, #5
 80058a0:	701a      	strb	r2, [r3, #0]
 80058a2:	e2ac      	b.n	8005dfe <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80058a4:	78fa      	ldrb	r2, [r7, #3]
 80058a6:	6879      	ldr	r1, [r7, #4]
 80058a8:	4613      	mov	r3, r2
 80058aa:	011b      	lsls	r3, r3, #4
 80058ac:	1a9b      	subs	r3, r3, r2
 80058ae:	009b      	lsls	r3, r3, #2
 80058b0:	440b      	add	r3, r1
 80058b2:	334d      	adds	r3, #77	@ 0x4d
 80058b4:	781b      	ldrb	r3, [r3, #0]
 80058b6:	2b07      	cmp	r3, #7
 80058b8:	d00b      	beq.n	80058d2 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80058ba:	78fa      	ldrb	r2, [r7, #3]
 80058bc:	6879      	ldr	r1, [r7, #4]
 80058be:	4613      	mov	r3, r2
 80058c0:	011b      	lsls	r3, r3, #4
 80058c2:	1a9b      	subs	r3, r3, r2
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	440b      	add	r3, r1
 80058c8:	334d      	adds	r3, #77	@ 0x4d
 80058ca:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80058cc:	2b09      	cmp	r3, #9
 80058ce:	f040 80a6 	bne.w	8005a1e <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80058d2:	78fa      	ldrb	r2, [r7, #3]
 80058d4:	6879      	ldr	r1, [r7, #4]
 80058d6:	4613      	mov	r3, r2
 80058d8:	011b      	lsls	r3, r3, #4
 80058da:	1a9b      	subs	r3, r3, r2
 80058dc:	009b      	lsls	r3, r3, #2
 80058de:	440b      	add	r3, r1
 80058e0:	334d      	adds	r3, #77	@ 0x4d
 80058e2:	2202      	movs	r2, #2
 80058e4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80058e6:	78fa      	ldrb	r2, [r7, #3]
 80058e8:	6879      	ldr	r1, [r7, #4]
 80058ea:	4613      	mov	r3, r2
 80058ec:	011b      	lsls	r3, r3, #4
 80058ee:	1a9b      	subs	r3, r3, r2
 80058f0:	009b      	lsls	r3, r3, #2
 80058f2:	440b      	add	r3, r1
 80058f4:	3344      	adds	r3, #68	@ 0x44
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	1c59      	adds	r1, r3, #1
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	4613      	mov	r3, r2
 80058fe:	011b      	lsls	r3, r3, #4
 8005900:	1a9b      	subs	r3, r3, r2
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	4403      	add	r3, r0
 8005906:	3344      	adds	r3, #68	@ 0x44
 8005908:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800590a:	78fa      	ldrb	r2, [r7, #3]
 800590c:	6879      	ldr	r1, [r7, #4]
 800590e:	4613      	mov	r3, r2
 8005910:	011b      	lsls	r3, r3, #4
 8005912:	1a9b      	subs	r3, r3, r2
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	440b      	add	r3, r1
 8005918:	3344      	adds	r3, #68	@ 0x44
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	2b02      	cmp	r3, #2
 800591e:	d943      	bls.n	80059a8 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005920:	78fa      	ldrb	r2, [r7, #3]
 8005922:	6879      	ldr	r1, [r7, #4]
 8005924:	4613      	mov	r3, r2
 8005926:	011b      	lsls	r3, r3, #4
 8005928:	1a9b      	subs	r3, r3, r2
 800592a:	009b      	lsls	r3, r3, #2
 800592c:	440b      	add	r3, r1
 800592e:	3344      	adds	r3, #68	@ 0x44
 8005930:	2200      	movs	r2, #0
 8005932:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8005934:	78fa      	ldrb	r2, [r7, #3]
 8005936:	6879      	ldr	r1, [r7, #4]
 8005938:	4613      	mov	r3, r2
 800593a:	011b      	lsls	r3, r3, #4
 800593c:	1a9b      	subs	r3, r3, r2
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	440b      	add	r3, r1
 8005942:	331a      	adds	r3, #26
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	2b01      	cmp	r3, #1
 8005948:	d123      	bne.n	8005992 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 800594a:	78fa      	ldrb	r2, [r7, #3]
 800594c:	6879      	ldr	r1, [r7, #4]
 800594e:	4613      	mov	r3, r2
 8005950:	011b      	lsls	r3, r3, #4
 8005952:	1a9b      	subs	r3, r3, r2
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	440b      	add	r3, r1
 8005958:	331b      	adds	r3, #27
 800595a:	2200      	movs	r2, #0
 800595c:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 800595e:	78fa      	ldrb	r2, [r7, #3]
 8005960:	6879      	ldr	r1, [r7, #4]
 8005962:	4613      	mov	r3, r2
 8005964:	011b      	lsls	r3, r3, #4
 8005966:	1a9b      	subs	r3, r3, r2
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	440b      	add	r3, r1
 800596c:	331c      	adds	r3, #28
 800596e:	2200      	movs	r2, #0
 8005970:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005972:	78fb      	ldrb	r3, [r7, #3]
 8005974:	015a      	lsls	r2, r3, #5
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	4413      	add	r3, r2
 800597a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	78fa      	ldrb	r2, [r7, #3]
 8005982:	0151      	lsls	r1, r2, #5
 8005984:	693a      	ldr	r2, [r7, #16]
 8005986:	440a      	add	r2, r1
 8005988:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800598c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005990:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005992:	78fa      	ldrb	r2, [r7, #3]
 8005994:	6879      	ldr	r1, [r7, #4]
 8005996:	4613      	mov	r3, r2
 8005998:	011b      	lsls	r3, r3, #4
 800599a:	1a9b      	subs	r3, r3, r2
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	440b      	add	r3, r1
 80059a0:	334c      	adds	r3, #76	@ 0x4c
 80059a2:	2204      	movs	r2, #4
 80059a4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80059a6:	e229      	b.n	8005dfc <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80059a8:	78fa      	ldrb	r2, [r7, #3]
 80059aa:	6879      	ldr	r1, [r7, #4]
 80059ac:	4613      	mov	r3, r2
 80059ae:	011b      	lsls	r3, r3, #4
 80059b0:	1a9b      	subs	r3, r3, r2
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	440b      	add	r3, r1
 80059b6:	334c      	adds	r3, #76	@ 0x4c
 80059b8:	2202      	movs	r2, #2
 80059ba:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80059bc:	78fa      	ldrb	r2, [r7, #3]
 80059be:	6879      	ldr	r1, [r7, #4]
 80059c0:	4613      	mov	r3, r2
 80059c2:	011b      	lsls	r3, r3, #4
 80059c4:	1a9b      	subs	r3, r3, r2
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	440b      	add	r3, r1
 80059ca:	3326      	adds	r3, #38	@ 0x26
 80059cc:	781b      	ldrb	r3, [r3, #0]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d00b      	beq.n	80059ea <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80059d2:	78fa      	ldrb	r2, [r7, #3]
 80059d4:	6879      	ldr	r1, [r7, #4]
 80059d6:	4613      	mov	r3, r2
 80059d8:	011b      	lsls	r3, r3, #4
 80059da:	1a9b      	subs	r3, r3, r2
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	440b      	add	r3, r1
 80059e0:	3326      	adds	r3, #38	@ 0x26
 80059e2:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80059e4:	2b02      	cmp	r3, #2
 80059e6:	f040 8209 	bne.w	8005dfc <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80059ea:	78fb      	ldrb	r3, [r7, #3]
 80059ec:	015a      	lsls	r2, r3, #5
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	4413      	add	r3, r2
 80059f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005a00:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005a08:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8005a0a:	78fb      	ldrb	r3, [r7, #3]
 8005a0c:	015a      	lsls	r2, r3, #5
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	4413      	add	r3, r2
 8005a12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a16:	461a      	mov	r2, r3
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005a1c:	e1ee      	b.n	8005dfc <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8005a1e:	78fa      	ldrb	r2, [r7, #3]
 8005a20:	6879      	ldr	r1, [r7, #4]
 8005a22:	4613      	mov	r3, r2
 8005a24:	011b      	lsls	r3, r3, #4
 8005a26:	1a9b      	subs	r3, r3, r2
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	440b      	add	r3, r1
 8005a2c:	334d      	adds	r3, #77	@ 0x4d
 8005a2e:	781b      	ldrb	r3, [r3, #0]
 8005a30:	2b05      	cmp	r3, #5
 8005a32:	f040 80c8 	bne.w	8005bc6 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005a36:	78fa      	ldrb	r2, [r7, #3]
 8005a38:	6879      	ldr	r1, [r7, #4]
 8005a3a:	4613      	mov	r3, r2
 8005a3c:	011b      	lsls	r3, r3, #4
 8005a3e:	1a9b      	subs	r3, r3, r2
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	440b      	add	r3, r1
 8005a44:	334d      	adds	r3, #77	@ 0x4d
 8005a46:	2202      	movs	r2, #2
 8005a48:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005a4a:	78fa      	ldrb	r2, [r7, #3]
 8005a4c:	6879      	ldr	r1, [r7, #4]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	011b      	lsls	r3, r3, #4
 8005a52:	1a9b      	subs	r3, r3, r2
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	440b      	add	r3, r1
 8005a58:	331b      	adds	r3, #27
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	f040 81ce 	bne.w	8005dfe <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8005a62:	78fa      	ldrb	r2, [r7, #3]
 8005a64:	6879      	ldr	r1, [r7, #4]
 8005a66:	4613      	mov	r3, r2
 8005a68:	011b      	lsls	r3, r3, #4
 8005a6a:	1a9b      	subs	r3, r3, r2
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	440b      	add	r3, r1
 8005a70:	3326      	adds	r3, #38	@ 0x26
 8005a72:	781b      	ldrb	r3, [r3, #0]
 8005a74:	2b03      	cmp	r3, #3
 8005a76:	d16b      	bne.n	8005b50 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8005a78:	78fa      	ldrb	r2, [r7, #3]
 8005a7a:	6879      	ldr	r1, [r7, #4]
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	011b      	lsls	r3, r3, #4
 8005a80:	1a9b      	subs	r3, r3, r2
 8005a82:	009b      	lsls	r3, r3, #2
 8005a84:	440b      	add	r3, r1
 8005a86:	3348      	adds	r3, #72	@ 0x48
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	1c59      	adds	r1, r3, #1
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	4613      	mov	r3, r2
 8005a90:	011b      	lsls	r3, r3, #4
 8005a92:	1a9b      	subs	r3, r3, r2
 8005a94:	009b      	lsls	r3, r3, #2
 8005a96:	4403      	add	r3, r0
 8005a98:	3348      	adds	r3, #72	@ 0x48
 8005a9a:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8005a9c:	78fa      	ldrb	r2, [r7, #3]
 8005a9e:	6879      	ldr	r1, [r7, #4]
 8005aa0:	4613      	mov	r3, r2
 8005aa2:	011b      	lsls	r3, r3, #4
 8005aa4:	1a9b      	subs	r3, r3, r2
 8005aa6:	009b      	lsls	r3, r3, #2
 8005aa8:	440b      	add	r3, r1
 8005aaa:	3348      	adds	r3, #72	@ 0x48
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	2b02      	cmp	r3, #2
 8005ab0:	d943      	bls.n	8005b3a <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8005ab2:	78fa      	ldrb	r2, [r7, #3]
 8005ab4:	6879      	ldr	r1, [r7, #4]
 8005ab6:	4613      	mov	r3, r2
 8005ab8:	011b      	lsls	r3, r3, #4
 8005aba:	1a9b      	subs	r3, r3, r2
 8005abc:	009b      	lsls	r3, r3, #2
 8005abe:	440b      	add	r3, r1
 8005ac0:	3348      	adds	r3, #72	@ 0x48
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8005ac6:	78fa      	ldrb	r2, [r7, #3]
 8005ac8:	6879      	ldr	r1, [r7, #4]
 8005aca:	4613      	mov	r3, r2
 8005acc:	011b      	lsls	r3, r3, #4
 8005ace:	1a9b      	subs	r3, r3, r2
 8005ad0:	009b      	lsls	r3, r3, #2
 8005ad2:	440b      	add	r3, r1
 8005ad4:	331b      	adds	r3, #27
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8005ada:	78fa      	ldrb	r2, [r7, #3]
 8005adc:	6879      	ldr	r1, [r7, #4]
 8005ade:	4613      	mov	r3, r2
 8005ae0:	011b      	lsls	r3, r3, #4
 8005ae2:	1a9b      	subs	r3, r3, r2
 8005ae4:	009b      	lsls	r3, r3, #2
 8005ae6:	440b      	add	r3, r1
 8005ae8:	3344      	adds	r3, #68	@ 0x44
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	2b02      	cmp	r3, #2
 8005aee:	d809      	bhi.n	8005b04 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8005af0:	78fa      	ldrb	r2, [r7, #3]
 8005af2:	6879      	ldr	r1, [r7, #4]
 8005af4:	4613      	mov	r3, r2
 8005af6:	011b      	lsls	r3, r3, #4
 8005af8:	1a9b      	subs	r3, r3, r2
 8005afa:	009b      	lsls	r3, r3, #2
 8005afc:	440b      	add	r3, r1
 8005afe:	331c      	adds	r3, #28
 8005b00:	2201      	movs	r2, #1
 8005b02:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005b04:	78fb      	ldrb	r3, [r7, #3]
 8005b06:	015a      	lsls	r2, r3, #5
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	4413      	add	r3, r2
 8005b0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	78fa      	ldrb	r2, [r7, #3]
 8005b14:	0151      	lsls	r1, r2, #5
 8005b16:	693a      	ldr	r2, [r7, #16]
 8005b18:	440a      	add	r2, r1
 8005b1a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005b1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b22:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8005b24:	78fa      	ldrb	r2, [r7, #3]
 8005b26:	6879      	ldr	r1, [r7, #4]
 8005b28:	4613      	mov	r3, r2
 8005b2a:	011b      	lsls	r3, r3, #4
 8005b2c:	1a9b      	subs	r3, r3, r2
 8005b2e:	009b      	lsls	r3, r3, #2
 8005b30:	440b      	add	r3, r1
 8005b32:	334c      	adds	r3, #76	@ 0x4c
 8005b34:	2204      	movs	r2, #4
 8005b36:	701a      	strb	r2, [r3, #0]
 8005b38:	e014      	b.n	8005b64 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005b3a:	78fa      	ldrb	r2, [r7, #3]
 8005b3c:	6879      	ldr	r1, [r7, #4]
 8005b3e:	4613      	mov	r3, r2
 8005b40:	011b      	lsls	r3, r3, #4
 8005b42:	1a9b      	subs	r3, r3, r2
 8005b44:	009b      	lsls	r3, r3, #2
 8005b46:	440b      	add	r3, r1
 8005b48:	334c      	adds	r3, #76	@ 0x4c
 8005b4a:	2202      	movs	r2, #2
 8005b4c:	701a      	strb	r2, [r3, #0]
 8005b4e:	e009      	b.n	8005b64 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005b50:	78fa      	ldrb	r2, [r7, #3]
 8005b52:	6879      	ldr	r1, [r7, #4]
 8005b54:	4613      	mov	r3, r2
 8005b56:	011b      	lsls	r3, r3, #4
 8005b58:	1a9b      	subs	r3, r3, r2
 8005b5a:	009b      	lsls	r3, r3, #2
 8005b5c:	440b      	add	r3, r1
 8005b5e:	334c      	adds	r3, #76	@ 0x4c
 8005b60:	2202      	movs	r2, #2
 8005b62:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005b64:	78fa      	ldrb	r2, [r7, #3]
 8005b66:	6879      	ldr	r1, [r7, #4]
 8005b68:	4613      	mov	r3, r2
 8005b6a:	011b      	lsls	r3, r3, #4
 8005b6c:	1a9b      	subs	r3, r3, r2
 8005b6e:	009b      	lsls	r3, r3, #2
 8005b70:	440b      	add	r3, r1
 8005b72:	3326      	adds	r3, #38	@ 0x26
 8005b74:	781b      	ldrb	r3, [r3, #0]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d00b      	beq.n	8005b92 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005b7a:	78fa      	ldrb	r2, [r7, #3]
 8005b7c:	6879      	ldr	r1, [r7, #4]
 8005b7e:	4613      	mov	r3, r2
 8005b80:	011b      	lsls	r3, r3, #4
 8005b82:	1a9b      	subs	r3, r3, r2
 8005b84:	009b      	lsls	r3, r3, #2
 8005b86:	440b      	add	r3, r1
 8005b88:	3326      	adds	r3, #38	@ 0x26
 8005b8a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005b8c:	2b02      	cmp	r3, #2
 8005b8e:	f040 8136 	bne.w	8005dfe <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8005b92:	78fb      	ldrb	r3, [r7, #3]
 8005b94:	015a      	lsls	r2, r3, #5
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	4413      	add	r3, r2
 8005b9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005ba8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005bb0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8005bb2:	78fb      	ldrb	r3, [r7, #3]
 8005bb4:	015a      	lsls	r2, r3, #5
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	4413      	add	r3, r2
 8005bba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6013      	str	r3, [r2, #0]
 8005bc4:	e11b      	b.n	8005dfe <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8005bc6:	78fa      	ldrb	r2, [r7, #3]
 8005bc8:	6879      	ldr	r1, [r7, #4]
 8005bca:	4613      	mov	r3, r2
 8005bcc:	011b      	lsls	r3, r3, #4
 8005bce:	1a9b      	subs	r3, r3, r2
 8005bd0:	009b      	lsls	r3, r3, #2
 8005bd2:	440b      	add	r3, r1
 8005bd4:	334d      	adds	r3, #77	@ 0x4d
 8005bd6:	781b      	ldrb	r3, [r3, #0]
 8005bd8:	2b03      	cmp	r3, #3
 8005bda:	f040 8081 	bne.w	8005ce0 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005bde:	78fa      	ldrb	r2, [r7, #3]
 8005be0:	6879      	ldr	r1, [r7, #4]
 8005be2:	4613      	mov	r3, r2
 8005be4:	011b      	lsls	r3, r3, #4
 8005be6:	1a9b      	subs	r3, r3, r2
 8005be8:	009b      	lsls	r3, r3, #2
 8005bea:	440b      	add	r3, r1
 8005bec:	334d      	adds	r3, #77	@ 0x4d
 8005bee:	2202      	movs	r2, #2
 8005bf0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005bf2:	78fa      	ldrb	r2, [r7, #3]
 8005bf4:	6879      	ldr	r1, [r7, #4]
 8005bf6:	4613      	mov	r3, r2
 8005bf8:	011b      	lsls	r3, r3, #4
 8005bfa:	1a9b      	subs	r3, r3, r2
 8005bfc:	009b      	lsls	r3, r3, #2
 8005bfe:	440b      	add	r3, r1
 8005c00:	331b      	adds	r3, #27
 8005c02:	781b      	ldrb	r3, [r3, #0]
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	f040 80fa 	bne.w	8005dfe <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005c0a:	78fa      	ldrb	r2, [r7, #3]
 8005c0c:	6879      	ldr	r1, [r7, #4]
 8005c0e:	4613      	mov	r3, r2
 8005c10:	011b      	lsls	r3, r3, #4
 8005c12:	1a9b      	subs	r3, r3, r2
 8005c14:	009b      	lsls	r3, r3, #2
 8005c16:	440b      	add	r3, r1
 8005c18:	334c      	adds	r3, #76	@ 0x4c
 8005c1a:	2202      	movs	r2, #2
 8005c1c:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8005c1e:	78fb      	ldrb	r3, [r7, #3]
 8005c20:	015a      	lsls	r2, r3, #5
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	4413      	add	r3, r2
 8005c26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	78fa      	ldrb	r2, [r7, #3]
 8005c2e:	0151      	lsls	r1, r2, #5
 8005c30:	693a      	ldr	r2, [r7, #16]
 8005c32:	440a      	add	r2, r1
 8005c34:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c3c:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8005c3e:	78fb      	ldrb	r3, [r7, #3]
 8005c40:	015a      	lsls	r2, r3, #5
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	4413      	add	r3, r2
 8005c46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	78fa      	ldrb	r2, [r7, #3]
 8005c4e:	0151      	lsls	r1, r2, #5
 8005c50:	693a      	ldr	r2, [r7, #16]
 8005c52:	440a      	add	r2, r1
 8005c54:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c5c:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8005c5e:	78fb      	ldrb	r3, [r7, #3]
 8005c60:	015a      	lsls	r2, r3, #5
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	4413      	add	r3, r2
 8005c66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	78fa      	ldrb	r2, [r7, #3]
 8005c6e:	0151      	lsls	r1, r2, #5
 8005c70:	693a      	ldr	r2, [r7, #16]
 8005c72:	440a      	add	r2, r1
 8005c74:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c78:	f023 0320 	bic.w	r3, r3, #32
 8005c7c:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005c7e:	78fa      	ldrb	r2, [r7, #3]
 8005c80:	6879      	ldr	r1, [r7, #4]
 8005c82:	4613      	mov	r3, r2
 8005c84:	011b      	lsls	r3, r3, #4
 8005c86:	1a9b      	subs	r3, r3, r2
 8005c88:	009b      	lsls	r3, r3, #2
 8005c8a:	440b      	add	r3, r1
 8005c8c:	3326      	adds	r3, #38	@ 0x26
 8005c8e:	781b      	ldrb	r3, [r3, #0]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d00b      	beq.n	8005cac <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005c94:	78fa      	ldrb	r2, [r7, #3]
 8005c96:	6879      	ldr	r1, [r7, #4]
 8005c98:	4613      	mov	r3, r2
 8005c9a:	011b      	lsls	r3, r3, #4
 8005c9c:	1a9b      	subs	r3, r3, r2
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	440b      	add	r3, r1
 8005ca2:	3326      	adds	r3, #38	@ 0x26
 8005ca4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005ca6:	2b02      	cmp	r3, #2
 8005ca8:	f040 80a9 	bne.w	8005dfe <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8005cac:	78fb      	ldrb	r3, [r7, #3]
 8005cae:	015a      	lsls	r2, r3, #5
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005cc2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005cca:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8005ccc:	78fb      	ldrb	r3, [r7, #3]
 8005cce:	015a      	lsls	r2, r3, #5
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	4413      	add	r3, r2
 8005cd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cd8:	461a      	mov	r2, r3
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6013      	str	r3, [r2, #0]
 8005cde:	e08e      	b.n	8005dfe <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005ce0:	78fa      	ldrb	r2, [r7, #3]
 8005ce2:	6879      	ldr	r1, [r7, #4]
 8005ce4:	4613      	mov	r3, r2
 8005ce6:	011b      	lsls	r3, r3, #4
 8005ce8:	1a9b      	subs	r3, r3, r2
 8005cea:	009b      	lsls	r3, r3, #2
 8005cec:	440b      	add	r3, r1
 8005cee:	334d      	adds	r3, #77	@ 0x4d
 8005cf0:	781b      	ldrb	r3, [r3, #0]
 8005cf2:	2b04      	cmp	r3, #4
 8005cf4:	d143      	bne.n	8005d7e <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005cf6:	78fa      	ldrb	r2, [r7, #3]
 8005cf8:	6879      	ldr	r1, [r7, #4]
 8005cfa:	4613      	mov	r3, r2
 8005cfc:	011b      	lsls	r3, r3, #4
 8005cfe:	1a9b      	subs	r3, r3, r2
 8005d00:	009b      	lsls	r3, r3, #2
 8005d02:	440b      	add	r3, r1
 8005d04:	334d      	adds	r3, #77	@ 0x4d
 8005d06:	2202      	movs	r2, #2
 8005d08:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005d0a:	78fa      	ldrb	r2, [r7, #3]
 8005d0c:	6879      	ldr	r1, [r7, #4]
 8005d0e:	4613      	mov	r3, r2
 8005d10:	011b      	lsls	r3, r3, #4
 8005d12:	1a9b      	subs	r3, r3, r2
 8005d14:	009b      	lsls	r3, r3, #2
 8005d16:	440b      	add	r3, r1
 8005d18:	334c      	adds	r3, #76	@ 0x4c
 8005d1a:	2202      	movs	r2, #2
 8005d1c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005d1e:	78fa      	ldrb	r2, [r7, #3]
 8005d20:	6879      	ldr	r1, [r7, #4]
 8005d22:	4613      	mov	r3, r2
 8005d24:	011b      	lsls	r3, r3, #4
 8005d26:	1a9b      	subs	r3, r3, r2
 8005d28:	009b      	lsls	r3, r3, #2
 8005d2a:	440b      	add	r3, r1
 8005d2c:	3326      	adds	r3, #38	@ 0x26
 8005d2e:	781b      	ldrb	r3, [r3, #0]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d00a      	beq.n	8005d4a <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005d34:	78fa      	ldrb	r2, [r7, #3]
 8005d36:	6879      	ldr	r1, [r7, #4]
 8005d38:	4613      	mov	r3, r2
 8005d3a:	011b      	lsls	r3, r3, #4
 8005d3c:	1a9b      	subs	r3, r3, r2
 8005d3e:	009b      	lsls	r3, r3, #2
 8005d40:	440b      	add	r3, r1
 8005d42:	3326      	adds	r3, #38	@ 0x26
 8005d44:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005d46:	2b02      	cmp	r3, #2
 8005d48:	d159      	bne.n	8005dfe <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005d4a:	78fb      	ldrb	r3, [r7, #3]
 8005d4c:	015a      	lsls	r2, r3, #5
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	4413      	add	r3, r2
 8005d52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005d60:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005d68:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005d6a:	78fb      	ldrb	r3, [r7, #3]
 8005d6c:	015a      	lsls	r2, r3, #5
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	4413      	add	r3, r2
 8005d72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d76:	461a      	mov	r2, r3
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	6013      	str	r3, [r2, #0]
 8005d7c:	e03f      	b.n	8005dfe <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8005d7e:	78fa      	ldrb	r2, [r7, #3]
 8005d80:	6879      	ldr	r1, [r7, #4]
 8005d82:	4613      	mov	r3, r2
 8005d84:	011b      	lsls	r3, r3, #4
 8005d86:	1a9b      	subs	r3, r3, r2
 8005d88:	009b      	lsls	r3, r3, #2
 8005d8a:	440b      	add	r3, r1
 8005d8c:	334d      	adds	r3, #77	@ 0x4d
 8005d8e:	781b      	ldrb	r3, [r3, #0]
 8005d90:	2b08      	cmp	r3, #8
 8005d92:	d126      	bne.n	8005de2 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005d94:	78fa      	ldrb	r2, [r7, #3]
 8005d96:	6879      	ldr	r1, [r7, #4]
 8005d98:	4613      	mov	r3, r2
 8005d9a:	011b      	lsls	r3, r3, #4
 8005d9c:	1a9b      	subs	r3, r3, r2
 8005d9e:	009b      	lsls	r3, r3, #2
 8005da0:	440b      	add	r3, r1
 8005da2:	334d      	adds	r3, #77	@ 0x4d
 8005da4:	2202      	movs	r2, #2
 8005da6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005da8:	78fa      	ldrb	r2, [r7, #3]
 8005daa:	6879      	ldr	r1, [r7, #4]
 8005dac:	4613      	mov	r3, r2
 8005dae:	011b      	lsls	r3, r3, #4
 8005db0:	1a9b      	subs	r3, r3, r2
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	440b      	add	r3, r1
 8005db6:	3344      	adds	r3, #68	@ 0x44
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	1c59      	adds	r1, r3, #1
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	011b      	lsls	r3, r3, #4
 8005dc2:	1a9b      	subs	r3, r3, r2
 8005dc4:	009b      	lsls	r3, r3, #2
 8005dc6:	4403      	add	r3, r0
 8005dc8:	3344      	adds	r3, #68	@ 0x44
 8005dca:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8005dcc:	78fa      	ldrb	r2, [r7, #3]
 8005dce:	6879      	ldr	r1, [r7, #4]
 8005dd0:	4613      	mov	r3, r2
 8005dd2:	011b      	lsls	r3, r3, #4
 8005dd4:	1a9b      	subs	r3, r3, r2
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	440b      	add	r3, r1
 8005dda:	334c      	adds	r3, #76	@ 0x4c
 8005ddc:	2204      	movs	r2, #4
 8005dde:	701a      	strb	r2, [r3, #0]
 8005de0:	e00d      	b.n	8005dfe <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8005de2:	78fa      	ldrb	r2, [r7, #3]
 8005de4:	6879      	ldr	r1, [r7, #4]
 8005de6:	4613      	mov	r3, r2
 8005de8:	011b      	lsls	r3, r3, #4
 8005dea:	1a9b      	subs	r3, r3, r2
 8005dec:	009b      	lsls	r3, r3, #2
 8005dee:	440b      	add	r3, r1
 8005df0:	334d      	adds	r3, #77	@ 0x4d
 8005df2:	781b      	ldrb	r3, [r3, #0]
 8005df4:	2b02      	cmp	r3, #2
 8005df6:	f000 8100 	beq.w	8005ffa <HCD_HC_IN_IRQHandler+0xcca>
 8005dfa:	e000      	b.n	8005dfe <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005dfc:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005dfe:	78fa      	ldrb	r2, [r7, #3]
 8005e00:	6879      	ldr	r1, [r7, #4]
 8005e02:	4613      	mov	r3, r2
 8005e04:	011b      	lsls	r3, r3, #4
 8005e06:	1a9b      	subs	r3, r3, r2
 8005e08:	009b      	lsls	r3, r3, #2
 8005e0a:	440b      	add	r3, r1
 8005e0c:	334c      	adds	r3, #76	@ 0x4c
 8005e0e:	781a      	ldrb	r2, [r3, #0]
 8005e10:	78fb      	ldrb	r3, [r7, #3]
 8005e12:	4619      	mov	r1, r3
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f005 fff5 	bl	800be04 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005e1a:	e0ef      	b.n	8005ffc <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	78fa      	ldrb	r2, [r7, #3]
 8005e22:	4611      	mov	r1, r2
 8005e24:	4618      	mov	r0, r3
 8005e26:	f004 fc60 	bl	800a6ea <USB_ReadChInterrupts>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e30:	2b40      	cmp	r3, #64	@ 0x40
 8005e32:	d12f      	bne.n	8005e94 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005e34:	78fb      	ldrb	r3, [r7, #3]
 8005e36:	015a      	lsls	r2, r3, #5
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	4413      	add	r3, r2
 8005e3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e40:	461a      	mov	r2, r3
 8005e42:	2340      	movs	r3, #64	@ 0x40
 8005e44:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8005e46:	78fa      	ldrb	r2, [r7, #3]
 8005e48:	6879      	ldr	r1, [r7, #4]
 8005e4a:	4613      	mov	r3, r2
 8005e4c:	011b      	lsls	r3, r3, #4
 8005e4e:	1a9b      	subs	r3, r3, r2
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	440b      	add	r3, r1
 8005e54:	334d      	adds	r3, #77	@ 0x4d
 8005e56:	2205      	movs	r2, #5
 8005e58:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8005e5a:	78fa      	ldrb	r2, [r7, #3]
 8005e5c:	6879      	ldr	r1, [r7, #4]
 8005e5e:	4613      	mov	r3, r2
 8005e60:	011b      	lsls	r3, r3, #4
 8005e62:	1a9b      	subs	r3, r3, r2
 8005e64:	009b      	lsls	r3, r3, #2
 8005e66:	440b      	add	r3, r1
 8005e68:	331a      	adds	r3, #26
 8005e6a:	781b      	ldrb	r3, [r3, #0]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d109      	bne.n	8005e84 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005e70:	78fa      	ldrb	r2, [r7, #3]
 8005e72:	6879      	ldr	r1, [r7, #4]
 8005e74:	4613      	mov	r3, r2
 8005e76:	011b      	lsls	r3, r3, #4
 8005e78:	1a9b      	subs	r3, r3, r2
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	440b      	add	r3, r1
 8005e7e:	3344      	adds	r3, #68	@ 0x44
 8005e80:	2200      	movs	r2, #0
 8005e82:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	78fa      	ldrb	r2, [r7, #3]
 8005e8a:	4611      	mov	r1, r2
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f004 fca9 	bl	800a7e4 <USB_HC_Halt>
 8005e92:	e0b3      	b.n	8005ffc <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	78fa      	ldrb	r2, [r7, #3]
 8005e9a:	4611      	mov	r1, r2
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f004 fc24 	bl	800a6ea <USB_ReadChInterrupts>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	f003 0310 	and.w	r3, r3, #16
 8005ea8:	2b10      	cmp	r3, #16
 8005eaa:	f040 80a7 	bne.w	8005ffc <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8005eae:	78fa      	ldrb	r2, [r7, #3]
 8005eb0:	6879      	ldr	r1, [r7, #4]
 8005eb2:	4613      	mov	r3, r2
 8005eb4:	011b      	lsls	r3, r3, #4
 8005eb6:	1a9b      	subs	r3, r3, r2
 8005eb8:	009b      	lsls	r3, r3, #2
 8005eba:	440b      	add	r3, r1
 8005ebc:	3326      	adds	r3, #38	@ 0x26
 8005ebe:	781b      	ldrb	r3, [r3, #0]
 8005ec0:	2b03      	cmp	r3, #3
 8005ec2:	d11b      	bne.n	8005efc <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005ec4:	78fa      	ldrb	r2, [r7, #3]
 8005ec6:	6879      	ldr	r1, [r7, #4]
 8005ec8:	4613      	mov	r3, r2
 8005eca:	011b      	lsls	r3, r3, #4
 8005ecc:	1a9b      	subs	r3, r3, r2
 8005ece:	009b      	lsls	r3, r3, #2
 8005ed0:	440b      	add	r3, r1
 8005ed2:	3344      	adds	r3, #68	@ 0x44
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8005ed8:	78fa      	ldrb	r2, [r7, #3]
 8005eda:	6879      	ldr	r1, [r7, #4]
 8005edc:	4613      	mov	r3, r2
 8005ede:	011b      	lsls	r3, r3, #4
 8005ee0:	1a9b      	subs	r3, r3, r2
 8005ee2:	009b      	lsls	r3, r3, #2
 8005ee4:	440b      	add	r3, r1
 8005ee6:	334d      	adds	r3, #77	@ 0x4d
 8005ee8:	2204      	movs	r2, #4
 8005eea:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	78fa      	ldrb	r2, [r7, #3]
 8005ef2:	4611      	mov	r1, r2
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f004 fc75 	bl	800a7e4 <USB_HC_Halt>
 8005efa:	e03f      	b.n	8005f7c <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005efc:	78fa      	ldrb	r2, [r7, #3]
 8005efe:	6879      	ldr	r1, [r7, #4]
 8005f00:	4613      	mov	r3, r2
 8005f02:	011b      	lsls	r3, r3, #4
 8005f04:	1a9b      	subs	r3, r3, r2
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	440b      	add	r3, r1
 8005f0a:	3326      	adds	r3, #38	@ 0x26
 8005f0c:	781b      	ldrb	r3, [r3, #0]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00a      	beq.n	8005f28 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005f12:	78fa      	ldrb	r2, [r7, #3]
 8005f14:	6879      	ldr	r1, [r7, #4]
 8005f16:	4613      	mov	r3, r2
 8005f18:	011b      	lsls	r3, r3, #4
 8005f1a:	1a9b      	subs	r3, r3, r2
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	440b      	add	r3, r1
 8005f20:	3326      	adds	r3, #38	@ 0x26
 8005f22:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005f24:	2b02      	cmp	r3, #2
 8005f26:	d129      	bne.n	8005f7c <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005f28:	78fa      	ldrb	r2, [r7, #3]
 8005f2a:	6879      	ldr	r1, [r7, #4]
 8005f2c:	4613      	mov	r3, r2
 8005f2e:	011b      	lsls	r3, r3, #4
 8005f30:	1a9b      	subs	r3, r3, r2
 8005f32:	009b      	lsls	r3, r3, #2
 8005f34:	440b      	add	r3, r1
 8005f36:	3344      	adds	r3, #68	@ 0x44
 8005f38:	2200      	movs	r2, #0
 8005f3a:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	799b      	ldrb	r3, [r3, #6]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d00a      	beq.n	8005f5a <HCD_HC_IN_IRQHandler+0xc2a>
 8005f44:	78fa      	ldrb	r2, [r7, #3]
 8005f46:	6879      	ldr	r1, [r7, #4]
 8005f48:	4613      	mov	r3, r2
 8005f4a:	011b      	lsls	r3, r3, #4
 8005f4c:	1a9b      	subs	r3, r3, r2
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	440b      	add	r3, r1
 8005f52:	331b      	adds	r3, #27
 8005f54:	781b      	ldrb	r3, [r3, #0]
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d110      	bne.n	8005f7c <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8005f5a:	78fa      	ldrb	r2, [r7, #3]
 8005f5c:	6879      	ldr	r1, [r7, #4]
 8005f5e:	4613      	mov	r3, r2
 8005f60:	011b      	lsls	r3, r3, #4
 8005f62:	1a9b      	subs	r3, r3, r2
 8005f64:	009b      	lsls	r3, r3, #2
 8005f66:	440b      	add	r3, r1
 8005f68:	334d      	adds	r3, #77	@ 0x4d
 8005f6a:	2204      	movs	r2, #4
 8005f6c:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	78fa      	ldrb	r2, [r7, #3]
 8005f74:	4611      	mov	r1, r2
 8005f76:	4618      	mov	r0, r3
 8005f78:	f004 fc34 	bl	800a7e4 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8005f7c:	78fa      	ldrb	r2, [r7, #3]
 8005f7e:	6879      	ldr	r1, [r7, #4]
 8005f80:	4613      	mov	r3, r2
 8005f82:	011b      	lsls	r3, r3, #4
 8005f84:	1a9b      	subs	r3, r3, r2
 8005f86:	009b      	lsls	r3, r3, #2
 8005f88:	440b      	add	r3, r1
 8005f8a:	331b      	adds	r3, #27
 8005f8c:	781b      	ldrb	r3, [r3, #0]
 8005f8e:	2b01      	cmp	r3, #1
 8005f90:	d129      	bne.n	8005fe6 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8005f92:	78fa      	ldrb	r2, [r7, #3]
 8005f94:	6879      	ldr	r1, [r7, #4]
 8005f96:	4613      	mov	r3, r2
 8005f98:	011b      	lsls	r3, r3, #4
 8005f9a:	1a9b      	subs	r3, r3, r2
 8005f9c:	009b      	lsls	r3, r3, #2
 8005f9e:	440b      	add	r3, r1
 8005fa0:	331b      	adds	r3, #27
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005fa6:	78fb      	ldrb	r3, [r7, #3]
 8005fa8:	015a      	lsls	r2, r3, #5
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	4413      	add	r3, r2
 8005fae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	78fa      	ldrb	r2, [r7, #3]
 8005fb6:	0151      	lsls	r1, r2, #5
 8005fb8:	693a      	ldr	r2, [r7, #16]
 8005fba:	440a      	add	r2, r1
 8005fbc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005fc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fc4:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8005fc6:	78fb      	ldrb	r3, [r7, #3]
 8005fc8:	015a      	lsls	r2, r3, #5
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	4413      	add	r3, r2
 8005fce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	78fa      	ldrb	r2, [r7, #3]
 8005fd6:	0151      	lsls	r1, r2, #5
 8005fd8:	693a      	ldr	r2, [r7, #16]
 8005fda:	440a      	add	r2, r1
 8005fdc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005fe0:	f043 0320 	orr.w	r3, r3, #32
 8005fe4:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005fe6:	78fb      	ldrb	r3, [r7, #3]
 8005fe8:	015a      	lsls	r2, r3, #5
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	4413      	add	r3, r2
 8005fee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	2310      	movs	r3, #16
 8005ff6:	6093      	str	r3, [r2, #8]
 8005ff8:	e000      	b.n	8005ffc <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8005ffa:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8005ffc:	3718      	adds	r7, #24
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b086      	sub	sp, #24
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
 800600a:	460b      	mov	r3, r1
 800600c:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	78fa      	ldrb	r2, [r7, #3]
 800601e:	4611      	mov	r1, r2
 8006020:	4618      	mov	r0, r3
 8006022:	f004 fb62 	bl	800a6ea <USB_ReadChInterrupts>
 8006026:	4603      	mov	r3, r0
 8006028:	f003 0304 	and.w	r3, r3, #4
 800602c:	2b04      	cmp	r3, #4
 800602e:	d11b      	bne.n	8006068 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8006030:	78fb      	ldrb	r3, [r7, #3]
 8006032:	015a      	lsls	r2, r3, #5
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	4413      	add	r3, r2
 8006038:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800603c:	461a      	mov	r2, r3
 800603e:	2304      	movs	r3, #4
 8006040:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8006042:	78fa      	ldrb	r2, [r7, #3]
 8006044:	6879      	ldr	r1, [r7, #4]
 8006046:	4613      	mov	r3, r2
 8006048:	011b      	lsls	r3, r3, #4
 800604a:	1a9b      	subs	r3, r3, r2
 800604c:	009b      	lsls	r3, r3, #2
 800604e:	440b      	add	r3, r1
 8006050:	334d      	adds	r3, #77	@ 0x4d
 8006052:	2207      	movs	r2, #7
 8006054:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	78fa      	ldrb	r2, [r7, #3]
 800605c:	4611      	mov	r1, r2
 800605e:	4618      	mov	r0, r3
 8006060:	f004 fbc0 	bl	800a7e4 <USB_HC_Halt>
 8006064:	f000 bc89 	b.w	800697a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	78fa      	ldrb	r2, [r7, #3]
 800606e:	4611      	mov	r1, r2
 8006070:	4618      	mov	r0, r3
 8006072:	f004 fb3a 	bl	800a6ea <USB_ReadChInterrupts>
 8006076:	4603      	mov	r3, r0
 8006078:	f003 0320 	and.w	r3, r3, #32
 800607c:	2b20      	cmp	r3, #32
 800607e:	f040 8082 	bne.w	8006186 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8006082:	78fb      	ldrb	r3, [r7, #3]
 8006084:	015a      	lsls	r2, r3, #5
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	4413      	add	r3, r2
 800608a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800608e:	461a      	mov	r2, r3
 8006090:	2320      	movs	r3, #32
 8006092:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8006094:	78fa      	ldrb	r2, [r7, #3]
 8006096:	6879      	ldr	r1, [r7, #4]
 8006098:	4613      	mov	r3, r2
 800609a:	011b      	lsls	r3, r3, #4
 800609c:	1a9b      	subs	r3, r3, r2
 800609e:	009b      	lsls	r3, r3, #2
 80060a0:	440b      	add	r3, r1
 80060a2:	3319      	adds	r3, #25
 80060a4:	781b      	ldrb	r3, [r3, #0]
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d124      	bne.n	80060f4 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80060aa:	78fa      	ldrb	r2, [r7, #3]
 80060ac:	6879      	ldr	r1, [r7, #4]
 80060ae:	4613      	mov	r3, r2
 80060b0:	011b      	lsls	r3, r3, #4
 80060b2:	1a9b      	subs	r3, r3, r2
 80060b4:	009b      	lsls	r3, r3, #2
 80060b6:	440b      	add	r3, r1
 80060b8:	3319      	adds	r3, #25
 80060ba:	2200      	movs	r2, #0
 80060bc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80060be:	78fa      	ldrb	r2, [r7, #3]
 80060c0:	6879      	ldr	r1, [r7, #4]
 80060c2:	4613      	mov	r3, r2
 80060c4:	011b      	lsls	r3, r3, #4
 80060c6:	1a9b      	subs	r3, r3, r2
 80060c8:	009b      	lsls	r3, r3, #2
 80060ca:	440b      	add	r3, r1
 80060cc:	334c      	adds	r3, #76	@ 0x4c
 80060ce:	2202      	movs	r2, #2
 80060d0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80060d2:	78fa      	ldrb	r2, [r7, #3]
 80060d4:	6879      	ldr	r1, [r7, #4]
 80060d6:	4613      	mov	r3, r2
 80060d8:	011b      	lsls	r3, r3, #4
 80060da:	1a9b      	subs	r3, r3, r2
 80060dc:	009b      	lsls	r3, r3, #2
 80060de:	440b      	add	r3, r1
 80060e0:	334d      	adds	r3, #77	@ 0x4d
 80060e2:	2203      	movs	r2, #3
 80060e4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	78fa      	ldrb	r2, [r7, #3]
 80060ec:	4611      	mov	r1, r2
 80060ee:	4618      	mov	r0, r3
 80060f0:	f004 fb78 	bl	800a7e4 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80060f4:	78fa      	ldrb	r2, [r7, #3]
 80060f6:	6879      	ldr	r1, [r7, #4]
 80060f8:	4613      	mov	r3, r2
 80060fa:	011b      	lsls	r3, r3, #4
 80060fc:	1a9b      	subs	r3, r3, r2
 80060fe:	009b      	lsls	r3, r3, #2
 8006100:	440b      	add	r3, r1
 8006102:	331a      	adds	r3, #26
 8006104:	781b      	ldrb	r3, [r3, #0]
 8006106:	2b01      	cmp	r3, #1
 8006108:	f040 8437 	bne.w	800697a <HCD_HC_OUT_IRQHandler+0x978>
 800610c:	78fa      	ldrb	r2, [r7, #3]
 800610e:	6879      	ldr	r1, [r7, #4]
 8006110:	4613      	mov	r3, r2
 8006112:	011b      	lsls	r3, r3, #4
 8006114:	1a9b      	subs	r3, r3, r2
 8006116:	009b      	lsls	r3, r3, #2
 8006118:	440b      	add	r3, r1
 800611a:	331b      	adds	r3, #27
 800611c:	781b      	ldrb	r3, [r3, #0]
 800611e:	2b00      	cmp	r3, #0
 8006120:	f040 842b 	bne.w	800697a <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8006124:	78fa      	ldrb	r2, [r7, #3]
 8006126:	6879      	ldr	r1, [r7, #4]
 8006128:	4613      	mov	r3, r2
 800612a:	011b      	lsls	r3, r3, #4
 800612c:	1a9b      	subs	r3, r3, r2
 800612e:	009b      	lsls	r3, r3, #2
 8006130:	440b      	add	r3, r1
 8006132:	3326      	adds	r3, #38	@ 0x26
 8006134:	781b      	ldrb	r3, [r3, #0]
 8006136:	2b01      	cmp	r3, #1
 8006138:	d009      	beq.n	800614e <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 800613a:	78fa      	ldrb	r2, [r7, #3]
 800613c:	6879      	ldr	r1, [r7, #4]
 800613e:	4613      	mov	r3, r2
 8006140:	011b      	lsls	r3, r3, #4
 8006142:	1a9b      	subs	r3, r3, r2
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	440b      	add	r3, r1
 8006148:	331b      	adds	r3, #27
 800614a:	2201      	movs	r2, #1
 800614c:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 800614e:	78fa      	ldrb	r2, [r7, #3]
 8006150:	6879      	ldr	r1, [r7, #4]
 8006152:	4613      	mov	r3, r2
 8006154:	011b      	lsls	r3, r3, #4
 8006156:	1a9b      	subs	r3, r3, r2
 8006158:	009b      	lsls	r3, r3, #2
 800615a:	440b      	add	r3, r1
 800615c:	334d      	adds	r3, #77	@ 0x4d
 800615e:	2203      	movs	r2, #3
 8006160:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	78fa      	ldrb	r2, [r7, #3]
 8006168:	4611      	mov	r1, r2
 800616a:	4618      	mov	r0, r3
 800616c:	f004 fb3a 	bl	800a7e4 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8006170:	78fa      	ldrb	r2, [r7, #3]
 8006172:	6879      	ldr	r1, [r7, #4]
 8006174:	4613      	mov	r3, r2
 8006176:	011b      	lsls	r3, r3, #4
 8006178:	1a9b      	subs	r3, r3, r2
 800617a:	009b      	lsls	r3, r3, #2
 800617c:	440b      	add	r3, r1
 800617e:	3344      	adds	r3, #68	@ 0x44
 8006180:	2200      	movs	r2, #0
 8006182:	601a      	str	r2, [r3, #0]
 8006184:	e3f9      	b.n	800697a <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	78fa      	ldrb	r2, [r7, #3]
 800618c:	4611      	mov	r1, r2
 800618e:	4618      	mov	r0, r3
 8006190:	f004 faab 	bl	800a6ea <USB_ReadChInterrupts>
 8006194:	4603      	mov	r3, r0
 8006196:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800619a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800619e:	d111      	bne.n	80061c4 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80061a0:	78fb      	ldrb	r3, [r7, #3]
 80061a2:	015a      	lsls	r2, r3, #5
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	4413      	add	r3, r2
 80061a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061ac:	461a      	mov	r2, r3
 80061ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80061b2:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	78fa      	ldrb	r2, [r7, #3]
 80061ba:	4611      	mov	r1, r2
 80061bc:	4618      	mov	r0, r3
 80061be:	f004 fb11 	bl	800a7e4 <USB_HC_Halt>
 80061c2:	e3da      	b.n	800697a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	78fa      	ldrb	r2, [r7, #3]
 80061ca:	4611      	mov	r1, r2
 80061cc:	4618      	mov	r0, r3
 80061ce:	f004 fa8c 	bl	800a6ea <USB_ReadChInterrupts>
 80061d2:	4603      	mov	r3, r0
 80061d4:	f003 0301 	and.w	r3, r3, #1
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d168      	bne.n	80062ae <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80061dc:	78fa      	ldrb	r2, [r7, #3]
 80061de:	6879      	ldr	r1, [r7, #4]
 80061e0:	4613      	mov	r3, r2
 80061e2:	011b      	lsls	r3, r3, #4
 80061e4:	1a9b      	subs	r3, r3, r2
 80061e6:	009b      	lsls	r3, r3, #2
 80061e8:	440b      	add	r3, r1
 80061ea:	3344      	adds	r3, #68	@ 0x44
 80061ec:	2200      	movs	r2, #0
 80061ee:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	78fa      	ldrb	r2, [r7, #3]
 80061f6:	4611      	mov	r1, r2
 80061f8:	4618      	mov	r0, r3
 80061fa:	f004 fa76 	bl	800a6ea <USB_ReadChInterrupts>
 80061fe:	4603      	mov	r3, r0
 8006200:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006204:	2b40      	cmp	r3, #64	@ 0x40
 8006206:	d112      	bne.n	800622e <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8006208:	78fa      	ldrb	r2, [r7, #3]
 800620a:	6879      	ldr	r1, [r7, #4]
 800620c:	4613      	mov	r3, r2
 800620e:	011b      	lsls	r3, r3, #4
 8006210:	1a9b      	subs	r3, r3, r2
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	440b      	add	r3, r1
 8006216:	3319      	adds	r3, #25
 8006218:	2201      	movs	r2, #1
 800621a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800621c:	78fb      	ldrb	r3, [r7, #3]
 800621e:	015a      	lsls	r2, r3, #5
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	4413      	add	r3, r2
 8006224:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006228:	461a      	mov	r2, r3
 800622a:	2340      	movs	r3, #64	@ 0x40
 800622c:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 800622e:	78fa      	ldrb	r2, [r7, #3]
 8006230:	6879      	ldr	r1, [r7, #4]
 8006232:	4613      	mov	r3, r2
 8006234:	011b      	lsls	r3, r3, #4
 8006236:	1a9b      	subs	r3, r3, r2
 8006238:	009b      	lsls	r3, r3, #2
 800623a:	440b      	add	r3, r1
 800623c:	331b      	adds	r3, #27
 800623e:	781b      	ldrb	r3, [r3, #0]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d019      	beq.n	8006278 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8006244:	78fa      	ldrb	r2, [r7, #3]
 8006246:	6879      	ldr	r1, [r7, #4]
 8006248:	4613      	mov	r3, r2
 800624a:	011b      	lsls	r3, r3, #4
 800624c:	1a9b      	subs	r3, r3, r2
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	440b      	add	r3, r1
 8006252:	331b      	adds	r3, #27
 8006254:	2200      	movs	r2, #0
 8006256:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006258:	78fb      	ldrb	r3, [r7, #3]
 800625a:	015a      	lsls	r2, r3, #5
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	4413      	add	r3, r2
 8006260:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	78fa      	ldrb	r2, [r7, #3]
 8006268:	0151      	lsls	r1, r2, #5
 800626a:	693a      	ldr	r2, [r7, #16]
 800626c:	440a      	add	r2, r1
 800626e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006272:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006276:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8006278:	78fb      	ldrb	r3, [r7, #3]
 800627a:	015a      	lsls	r2, r3, #5
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	4413      	add	r3, r2
 8006280:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006284:	461a      	mov	r2, r3
 8006286:	2301      	movs	r3, #1
 8006288:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800628a:	78fa      	ldrb	r2, [r7, #3]
 800628c:	6879      	ldr	r1, [r7, #4]
 800628e:	4613      	mov	r3, r2
 8006290:	011b      	lsls	r3, r3, #4
 8006292:	1a9b      	subs	r3, r3, r2
 8006294:	009b      	lsls	r3, r3, #2
 8006296:	440b      	add	r3, r1
 8006298:	334d      	adds	r3, #77	@ 0x4d
 800629a:	2201      	movs	r2, #1
 800629c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	78fa      	ldrb	r2, [r7, #3]
 80062a4:	4611      	mov	r1, r2
 80062a6:	4618      	mov	r0, r3
 80062a8:	f004 fa9c 	bl	800a7e4 <USB_HC_Halt>
 80062ac:	e365      	b.n	800697a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	78fa      	ldrb	r2, [r7, #3]
 80062b4:	4611      	mov	r1, r2
 80062b6:	4618      	mov	r0, r3
 80062b8:	f004 fa17 	bl	800a6ea <USB_ReadChInterrupts>
 80062bc:	4603      	mov	r3, r0
 80062be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062c2:	2b40      	cmp	r3, #64	@ 0x40
 80062c4:	d139      	bne.n	800633a <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80062c6:	78fa      	ldrb	r2, [r7, #3]
 80062c8:	6879      	ldr	r1, [r7, #4]
 80062ca:	4613      	mov	r3, r2
 80062cc:	011b      	lsls	r3, r3, #4
 80062ce:	1a9b      	subs	r3, r3, r2
 80062d0:	009b      	lsls	r3, r3, #2
 80062d2:	440b      	add	r3, r1
 80062d4:	334d      	adds	r3, #77	@ 0x4d
 80062d6:	2205      	movs	r2, #5
 80062d8:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80062da:	78fa      	ldrb	r2, [r7, #3]
 80062dc:	6879      	ldr	r1, [r7, #4]
 80062de:	4613      	mov	r3, r2
 80062e0:	011b      	lsls	r3, r3, #4
 80062e2:	1a9b      	subs	r3, r3, r2
 80062e4:	009b      	lsls	r3, r3, #2
 80062e6:	440b      	add	r3, r1
 80062e8:	331a      	adds	r3, #26
 80062ea:	781b      	ldrb	r3, [r3, #0]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d109      	bne.n	8006304 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80062f0:	78fa      	ldrb	r2, [r7, #3]
 80062f2:	6879      	ldr	r1, [r7, #4]
 80062f4:	4613      	mov	r3, r2
 80062f6:	011b      	lsls	r3, r3, #4
 80062f8:	1a9b      	subs	r3, r3, r2
 80062fa:	009b      	lsls	r3, r3, #2
 80062fc:	440b      	add	r3, r1
 80062fe:	3319      	adds	r3, #25
 8006300:	2201      	movs	r2, #1
 8006302:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8006304:	78fa      	ldrb	r2, [r7, #3]
 8006306:	6879      	ldr	r1, [r7, #4]
 8006308:	4613      	mov	r3, r2
 800630a:	011b      	lsls	r3, r3, #4
 800630c:	1a9b      	subs	r3, r3, r2
 800630e:	009b      	lsls	r3, r3, #2
 8006310:	440b      	add	r3, r1
 8006312:	3344      	adds	r3, #68	@ 0x44
 8006314:	2200      	movs	r2, #0
 8006316:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	78fa      	ldrb	r2, [r7, #3]
 800631e:	4611      	mov	r1, r2
 8006320:	4618      	mov	r0, r3
 8006322:	f004 fa5f 	bl	800a7e4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8006326:	78fb      	ldrb	r3, [r7, #3]
 8006328:	015a      	lsls	r2, r3, #5
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	4413      	add	r3, r2
 800632e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006332:	461a      	mov	r2, r3
 8006334:	2340      	movs	r3, #64	@ 0x40
 8006336:	6093      	str	r3, [r2, #8]
 8006338:	e31f      	b.n	800697a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	78fa      	ldrb	r2, [r7, #3]
 8006340:	4611      	mov	r1, r2
 8006342:	4618      	mov	r0, r3
 8006344:	f004 f9d1 	bl	800a6ea <USB_ReadChInterrupts>
 8006348:	4603      	mov	r3, r0
 800634a:	f003 0308 	and.w	r3, r3, #8
 800634e:	2b08      	cmp	r3, #8
 8006350:	d11a      	bne.n	8006388 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8006352:	78fb      	ldrb	r3, [r7, #3]
 8006354:	015a      	lsls	r2, r3, #5
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	4413      	add	r3, r2
 800635a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800635e:	461a      	mov	r2, r3
 8006360:	2308      	movs	r3, #8
 8006362:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8006364:	78fa      	ldrb	r2, [r7, #3]
 8006366:	6879      	ldr	r1, [r7, #4]
 8006368:	4613      	mov	r3, r2
 800636a:	011b      	lsls	r3, r3, #4
 800636c:	1a9b      	subs	r3, r3, r2
 800636e:	009b      	lsls	r3, r3, #2
 8006370:	440b      	add	r3, r1
 8006372:	334d      	adds	r3, #77	@ 0x4d
 8006374:	2206      	movs	r2, #6
 8006376:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	78fa      	ldrb	r2, [r7, #3]
 800637e:	4611      	mov	r1, r2
 8006380:	4618      	mov	r0, r3
 8006382:	f004 fa2f 	bl	800a7e4 <USB_HC_Halt>
 8006386:	e2f8      	b.n	800697a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	78fa      	ldrb	r2, [r7, #3]
 800638e:	4611      	mov	r1, r2
 8006390:	4618      	mov	r0, r3
 8006392:	f004 f9aa 	bl	800a6ea <USB_ReadChInterrupts>
 8006396:	4603      	mov	r3, r0
 8006398:	f003 0310 	and.w	r3, r3, #16
 800639c:	2b10      	cmp	r3, #16
 800639e:	d144      	bne.n	800642a <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80063a0:	78fa      	ldrb	r2, [r7, #3]
 80063a2:	6879      	ldr	r1, [r7, #4]
 80063a4:	4613      	mov	r3, r2
 80063a6:	011b      	lsls	r3, r3, #4
 80063a8:	1a9b      	subs	r3, r3, r2
 80063aa:	009b      	lsls	r3, r3, #2
 80063ac:	440b      	add	r3, r1
 80063ae:	3344      	adds	r3, #68	@ 0x44
 80063b0:	2200      	movs	r2, #0
 80063b2:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80063b4:	78fa      	ldrb	r2, [r7, #3]
 80063b6:	6879      	ldr	r1, [r7, #4]
 80063b8:	4613      	mov	r3, r2
 80063ba:	011b      	lsls	r3, r3, #4
 80063bc:	1a9b      	subs	r3, r3, r2
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	440b      	add	r3, r1
 80063c2:	334d      	adds	r3, #77	@ 0x4d
 80063c4:	2204      	movs	r2, #4
 80063c6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80063c8:	78fa      	ldrb	r2, [r7, #3]
 80063ca:	6879      	ldr	r1, [r7, #4]
 80063cc:	4613      	mov	r3, r2
 80063ce:	011b      	lsls	r3, r3, #4
 80063d0:	1a9b      	subs	r3, r3, r2
 80063d2:	009b      	lsls	r3, r3, #2
 80063d4:	440b      	add	r3, r1
 80063d6:	3319      	adds	r3, #25
 80063d8:	781b      	ldrb	r3, [r3, #0]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d114      	bne.n	8006408 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80063de:	78fa      	ldrb	r2, [r7, #3]
 80063e0:	6879      	ldr	r1, [r7, #4]
 80063e2:	4613      	mov	r3, r2
 80063e4:	011b      	lsls	r3, r3, #4
 80063e6:	1a9b      	subs	r3, r3, r2
 80063e8:	009b      	lsls	r3, r3, #2
 80063ea:	440b      	add	r3, r1
 80063ec:	3318      	adds	r3, #24
 80063ee:	781b      	ldrb	r3, [r3, #0]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d109      	bne.n	8006408 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80063f4:	78fa      	ldrb	r2, [r7, #3]
 80063f6:	6879      	ldr	r1, [r7, #4]
 80063f8:	4613      	mov	r3, r2
 80063fa:	011b      	lsls	r3, r3, #4
 80063fc:	1a9b      	subs	r3, r3, r2
 80063fe:	009b      	lsls	r3, r3, #2
 8006400:	440b      	add	r3, r1
 8006402:	3319      	adds	r3, #25
 8006404:	2201      	movs	r2, #1
 8006406:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	78fa      	ldrb	r2, [r7, #3]
 800640e:	4611      	mov	r1, r2
 8006410:	4618      	mov	r0, r3
 8006412:	f004 f9e7 	bl	800a7e4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8006416:	78fb      	ldrb	r3, [r7, #3]
 8006418:	015a      	lsls	r2, r3, #5
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	4413      	add	r3, r2
 800641e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006422:	461a      	mov	r2, r3
 8006424:	2310      	movs	r3, #16
 8006426:	6093      	str	r3, [r2, #8]
 8006428:	e2a7      	b.n	800697a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	78fa      	ldrb	r2, [r7, #3]
 8006430:	4611      	mov	r1, r2
 8006432:	4618      	mov	r0, r3
 8006434:	f004 f959 	bl	800a6ea <USB_ReadChInterrupts>
 8006438:	4603      	mov	r3, r0
 800643a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800643e:	2b80      	cmp	r3, #128	@ 0x80
 8006440:	f040 8083 	bne.w	800654a <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	799b      	ldrb	r3, [r3, #6]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d111      	bne.n	8006470 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800644c:	78fa      	ldrb	r2, [r7, #3]
 800644e:	6879      	ldr	r1, [r7, #4]
 8006450:	4613      	mov	r3, r2
 8006452:	011b      	lsls	r3, r3, #4
 8006454:	1a9b      	subs	r3, r3, r2
 8006456:	009b      	lsls	r3, r3, #2
 8006458:	440b      	add	r3, r1
 800645a:	334d      	adds	r3, #77	@ 0x4d
 800645c:	2207      	movs	r2, #7
 800645e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	78fa      	ldrb	r2, [r7, #3]
 8006466:	4611      	mov	r1, r2
 8006468:	4618      	mov	r0, r3
 800646a:	f004 f9bb 	bl	800a7e4 <USB_HC_Halt>
 800646e:	e062      	b.n	8006536 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8006470:	78fa      	ldrb	r2, [r7, #3]
 8006472:	6879      	ldr	r1, [r7, #4]
 8006474:	4613      	mov	r3, r2
 8006476:	011b      	lsls	r3, r3, #4
 8006478:	1a9b      	subs	r3, r3, r2
 800647a:	009b      	lsls	r3, r3, #2
 800647c:	440b      	add	r3, r1
 800647e:	3344      	adds	r3, #68	@ 0x44
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	1c59      	adds	r1, r3, #1
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	4613      	mov	r3, r2
 8006488:	011b      	lsls	r3, r3, #4
 800648a:	1a9b      	subs	r3, r3, r2
 800648c:	009b      	lsls	r3, r3, #2
 800648e:	4403      	add	r3, r0
 8006490:	3344      	adds	r3, #68	@ 0x44
 8006492:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006494:	78fa      	ldrb	r2, [r7, #3]
 8006496:	6879      	ldr	r1, [r7, #4]
 8006498:	4613      	mov	r3, r2
 800649a:	011b      	lsls	r3, r3, #4
 800649c:	1a9b      	subs	r3, r3, r2
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	440b      	add	r3, r1
 80064a2:	3344      	adds	r3, #68	@ 0x44
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2b02      	cmp	r3, #2
 80064a8:	d922      	bls.n	80064f0 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80064aa:	78fa      	ldrb	r2, [r7, #3]
 80064ac:	6879      	ldr	r1, [r7, #4]
 80064ae:	4613      	mov	r3, r2
 80064b0:	011b      	lsls	r3, r3, #4
 80064b2:	1a9b      	subs	r3, r3, r2
 80064b4:	009b      	lsls	r3, r3, #2
 80064b6:	440b      	add	r3, r1
 80064b8:	3344      	adds	r3, #68	@ 0x44
 80064ba:	2200      	movs	r2, #0
 80064bc:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80064be:	78fa      	ldrb	r2, [r7, #3]
 80064c0:	6879      	ldr	r1, [r7, #4]
 80064c2:	4613      	mov	r3, r2
 80064c4:	011b      	lsls	r3, r3, #4
 80064c6:	1a9b      	subs	r3, r3, r2
 80064c8:	009b      	lsls	r3, r3, #2
 80064ca:	440b      	add	r3, r1
 80064cc:	334c      	adds	r3, #76	@ 0x4c
 80064ce:	2204      	movs	r2, #4
 80064d0:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80064d2:	78fa      	ldrb	r2, [r7, #3]
 80064d4:	6879      	ldr	r1, [r7, #4]
 80064d6:	4613      	mov	r3, r2
 80064d8:	011b      	lsls	r3, r3, #4
 80064da:	1a9b      	subs	r3, r3, r2
 80064dc:	009b      	lsls	r3, r3, #2
 80064de:	440b      	add	r3, r1
 80064e0:	334c      	adds	r3, #76	@ 0x4c
 80064e2:	781a      	ldrb	r2, [r3, #0]
 80064e4:	78fb      	ldrb	r3, [r7, #3]
 80064e6:	4619      	mov	r1, r3
 80064e8:	6878      	ldr	r0, [r7, #4]
 80064ea:	f005 fc8b 	bl	800be04 <HAL_HCD_HC_NotifyURBChange_Callback>
 80064ee:	e022      	b.n	8006536 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80064f0:	78fa      	ldrb	r2, [r7, #3]
 80064f2:	6879      	ldr	r1, [r7, #4]
 80064f4:	4613      	mov	r3, r2
 80064f6:	011b      	lsls	r3, r3, #4
 80064f8:	1a9b      	subs	r3, r3, r2
 80064fa:	009b      	lsls	r3, r3, #2
 80064fc:	440b      	add	r3, r1
 80064fe:	334c      	adds	r3, #76	@ 0x4c
 8006500:	2202      	movs	r2, #2
 8006502:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006504:	78fb      	ldrb	r3, [r7, #3]
 8006506:	015a      	lsls	r2, r3, #5
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	4413      	add	r3, r2
 800650c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800651a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006522:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006524:	78fb      	ldrb	r3, [r7, #3]
 8006526:	015a      	lsls	r2, r3, #5
 8006528:	693b      	ldr	r3, [r7, #16]
 800652a:	4413      	add	r3, r2
 800652c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006530:	461a      	mov	r2, r3
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8006536:	78fb      	ldrb	r3, [r7, #3]
 8006538:	015a      	lsls	r2, r3, #5
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	4413      	add	r3, r2
 800653e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006542:	461a      	mov	r2, r3
 8006544:	2380      	movs	r3, #128	@ 0x80
 8006546:	6093      	str	r3, [r2, #8]
 8006548:	e217      	b.n	800697a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	78fa      	ldrb	r2, [r7, #3]
 8006550:	4611      	mov	r1, r2
 8006552:	4618      	mov	r0, r3
 8006554:	f004 f8c9 	bl	800a6ea <USB_ReadChInterrupts>
 8006558:	4603      	mov	r3, r0
 800655a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800655e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006562:	d11b      	bne.n	800659c <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8006564:	78fa      	ldrb	r2, [r7, #3]
 8006566:	6879      	ldr	r1, [r7, #4]
 8006568:	4613      	mov	r3, r2
 800656a:	011b      	lsls	r3, r3, #4
 800656c:	1a9b      	subs	r3, r3, r2
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	440b      	add	r3, r1
 8006572:	334d      	adds	r3, #77	@ 0x4d
 8006574:	2209      	movs	r2, #9
 8006576:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	78fa      	ldrb	r2, [r7, #3]
 800657e:	4611      	mov	r1, r2
 8006580:	4618      	mov	r0, r3
 8006582:	f004 f92f 	bl	800a7e4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8006586:	78fb      	ldrb	r3, [r7, #3]
 8006588:	015a      	lsls	r2, r3, #5
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	4413      	add	r3, r2
 800658e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006592:	461a      	mov	r2, r3
 8006594:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006598:	6093      	str	r3, [r2, #8]
 800659a:	e1ee      	b.n	800697a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	78fa      	ldrb	r2, [r7, #3]
 80065a2:	4611      	mov	r1, r2
 80065a4:	4618      	mov	r0, r3
 80065a6:	f004 f8a0 	bl	800a6ea <USB_ReadChInterrupts>
 80065aa:	4603      	mov	r3, r0
 80065ac:	f003 0302 	and.w	r3, r3, #2
 80065b0:	2b02      	cmp	r3, #2
 80065b2:	f040 81df 	bne.w	8006974 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80065b6:	78fb      	ldrb	r3, [r7, #3]
 80065b8:	015a      	lsls	r2, r3, #5
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	4413      	add	r3, r2
 80065be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065c2:	461a      	mov	r2, r3
 80065c4:	2302      	movs	r3, #2
 80065c6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80065c8:	78fa      	ldrb	r2, [r7, #3]
 80065ca:	6879      	ldr	r1, [r7, #4]
 80065cc:	4613      	mov	r3, r2
 80065ce:	011b      	lsls	r3, r3, #4
 80065d0:	1a9b      	subs	r3, r3, r2
 80065d2:	009b      	lsls	r3, r3, #2
 80065d4:	440b      	add	r3, r1
 80065d6:	334d      	adds	r3, #77	@ 0x4d
 80065d8:	781b      	ldrb	r3, [r3, #0]
 80065da:	2b01      	cmp	r3, #1
 80065dc:	f040 8093 	bne.w	8006706 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80065e0:	78fa      	ldrb	r2, [r7, #3]
 80065e2:	6879      	ldr	r1, [r7, #4]
 80065e4:	4613      	mov	r3, r2
 80065e6:	011b      	lsls	r3, r3, #4
 80065e8:	1a9b      	subs	r3, r3, r2
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	440b      	add	r3, r1
 80065ee:	334d      	adds	r3, #77	@ 0x4d
 80065f0:	2202      	movs	r2, #2
 80065f2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80065f4:	78fa      	ldrb	r2, [r7, #3]
 80065f6:	6879      	ldr	r1, [r7, #4]
 80065f8:	4613      	mov	r3, r2
 80065fa:	011b      	lsls	r3, r3, #4
 80065fc:	1a9b      	subs	r3, r3, r2
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	440b      	add	r3, r1
 8006602:	334c      	adds	r3, #76	@ 0x4c
 8006604:	2201      	movs	r2, #1
 8006606:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8006608:	78fa      	ldrb	r2, [r7, #3]
 800660a:	6879      	ldr	r1, [r7, #4]
 800660c:	4613      	mov	r3, r2
 800660e:	011b      	lsls	r3, r3, #4
 8006610:	1a9b      	subs	r3, r3, r2
 8006612:	009b      	lsls	r3, r3, #2
 8006614:	440b      	add	r3, r1
 8006616:	3326      	adds	r3, #38	@ 0x26
 8006618:	781b      	ldrb	r3, [r3, #0]
 800661a:	2b02      	cmp	r3, #2
 800661c:	d00b      	beq.n	8006636 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 800661e:	78fa      	ldrb	r2, [r7, #3]
 8006620:	6879      	ldr	r1, [r7, #4]
 8006622:	4613      	mov	r3, r2
 8006624:	011b      	lsls	r3, r3, #4
 8006626:	1a9b      	subs	r3, r3, r2
 8006628:	009b      	lsls	r3, r3, #2
 800662a:	440b      	add	r3, r1
 800662c:	3326      	adds	r3, #38	@ 0x26
 800662e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8006630:	2b03      	cmp	r3, #3
 8006632:	f040 8190 	bne.w	8006956 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	799b      	ldrb	r3, [r3, #6]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d115      	bne.n	800666a <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800663e:	78fa      	ldrb	r2, [r7, #3]
 8006640:	6879      	ldr	r1, [r7, #4]
 8006642:	4613      	mov	r3, r2
 8006644:	011b      	lsls	r3, r3, #4
 8006646:	1a9b      	subs	r3, r3, r2
 8006648:	009b      	lsls	r3, r3, #2
 800664a:	440b      	add	r3, r1
 800664c:	333d      	adds	r3, #61	@ 0x3d
 800664e:	781b      	ldrb	r3, [r3, #0]
 8006650:	78fa      	ldrb	r2, [r7, #3]
 8006652:	f083 0301 	eor.w	r3, r3, #1
 8006656:	b2d8      	uxtb	r0, r3
 8006658:	6879      	ldr	r1, [r7, #4]
 800665a:	4613      	mov	r3, r2
 800665c:	011b      	lsls	r3, r3, #4
 800665e:	1a9b      	subs	r3, r3, r2
 8006660:	009b      	lsls	r3, r3, #2
 8006662:	440b      	add	r3, r1
 8006664:	333d      	adds	r3, #61	@ 0x3d
 8006666:	4602      	mov	r2, r0
 8006668:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	799b      	ldrb	r3, [r3, #6]
 800666e:	2b01      	cmp	r3, #1
 8006670:	f040 8171 	bne.w	8006956 <HCD_HC_OUT_IRQHandler+0x954>
 8006674:	78fa      	ldrb	r2, [r7, #3]
 8006676:	6879      	ldr	r1, [r7, #4]
 8006678:	4613      	mov	r3, r2
 800667a:	011b      	lsls	r3, r3, #4
 800667c:	1a9b      	subs	r3, r3, r2
 800667e:	009b      	lsls	r3, r3, #2
 8006680:	440b      	add	r3, r1
 8006682:	3334      	adds	r3, #52	@ 0x34
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	2b00      	cmp	r3, #0
 8006688:	f000 8165 	beq.w	8006956 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800668c:	78fa      	ldrb	r2, [r7, #3]
 800668e:	6879      	ldr	r1, [r7, #4]
 8006690:	4613      	mov	r3, r2
 8006692:	011b      	lsls	r3, r3, #4
 8006694:	1a9b      	subs	r3, r3, r2
 8006696:	009b      	lsls	r3, r3, #2
 8006698:	440b      	add	r3, r1
 800669a:	3334      	adds	r3, #52	@ 0x34
 800669c:	6819      	ldr	r1, [r3, #0]
 800669e:	78fa      	ldrb	r2, [r7, #3]
 80066a0:	6878      	ldr	r0, [r7, #4]
 80066a2:	4613      	mov	r3, r2
 80066a4:	011b      	lsls	r3, r3, #4
 80066a6:	1a9b      	subs	r3, r3, r2
 80066a8:	009b      	lsls	r3, r3, #2
 80066aa:	4403      	add	r3, r0
 80066ac:	3328      	adds	r3, #40	@ 0x28
 80066ae:	881b      	ldrh	r3, [r3, #0]
 80066b0:	440b      	add	r3, r1
 80066b2:	1e59      	subs	r1, r3, #1
 80066b4:	78fa      	ldrb	r2, [r7, #3]
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	4613      	mov	r3, r2
 80066ba:	011b      	lsls	r3, r3, #4
 80066bc:	1a9b      	subs	r3, r3, r2
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	4403      	add	r3, r0
 80066c2:	3328      	adds	r3, #40	@ 0x28
 80066c4:	881b      	ldrh	r3, [r3, #0]
 80066c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80066ca:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	f003 0301 	and.w	r3, r3, #1
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	f000 813f 	beq.w	8006956 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80066d8:	78fa      	ldrb	r2, [r7, #3]
 80066da:	6879      	ldr	r1, [r7, #4]
 80066dc:	4613      	mov	r3, r2
 80066de:	011b      	lsls	r3, r3, #4
 80066e0:	1a9b      	subs	r3, r3, r2
 80066e2:	009b      	lsls	r3, r3, #2
 80066e4:	440b      	add	r3, r1
 80066e6:	333d      	adds	r3, #61	@ 0x3d
 80066e8:	781b      	ldrb	r3, [r3, #0]
 80066ea:	78fa      	ldrb	r2, [r7, #3]
 80066ec:	f083 0301 	eor.w	r3, r3, #1
 80066f0:	b2d8      	uxtb	r0, r3
 80066f2:	6879      	ldr	r1, [r7, #4]
 80066f4:	4613      	mov	r3, r2
 80066f6:	011b      	lsls	r3, r3, #4
 80066f8:	1a9b      	subs	r3, r3, r2
 80066fa:	009b      	lsls	r3, r3, #2
 80066fc:	440b      	add	r3, r1
 80066fe:	333d      	adds	r3, #61	@ 0x3d
 8006700:	4602      	mov	r2, r0
 8006702:	701a      	strb	r2, [r3, #0]
 8006704:	e127      	b.n	8006956 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8006706:	78fa      	ldrb	r2, [r7, #3]
 8006708:	6879      	ldr	r1, [r7, #4]
 800670a:	4613      	mov	r3, r2
 800670c:	011b      	lsls	r3, r3, #4
 800670e:	1a9b      	subs	r3, r3, r2
 8006710:	009b      	lsls	r3, r3, #2
 8006712:	440b      	add	r3, r1
 8006714:	334d      	adds	r3, #77	@ 0x4d
 8006716:	781b      	ldrb	r3, [r3, #0]
 8006718:	2b03      	cmp	r3, #3
 800671a:	d120      	bne.n	800675e <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800671c:	78fa      	ldrb	r2, [r7, #3]
 800671e:	6879      	ldr	r1, [r7, #4]
 8006720:	4613      	mov	r3, r2
 8006722:	011b      	lsls	r3, r3, #4
 8006724:	1a9b      	subs	r3, r3, r2
 8006726:	009b      	lsls	r3, r3, #2
 8006728:	440b      	add	r3, r1
 800672a:	334d      	adds	r3, #77	@ 0x4d
 800672c:	2202      	movs	r2, #2
 800672e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006730:	78fa      	ldrb	r2, [r7, #3]
 8006732:	6879      	ldr	r1, [r7, #4]
 8006734:	4613      	mov	r3, r2
 8006736:	011b      	lsls	r3, r3, #4
 8006738:	1a9b      	subs	r3, r3, r2
 800673a:	009b      	lsls	r3, r3, #2
 800673c:	440b      	add	r3, r1
 800673e:	331b      	adds	r3, #27
 8006740:	781b      	ldrb	r3, [r3, #0]
 8006742:	2b01      	cmp	r3, #1
 8006744:	f040 8107 	bne.w	8006956 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006748:	78fa      	ldrb	r2, [r7, #3]
 800674a:	6879      	ldr	r1, [r7, #4]
 800674c:	4613      	mov	r3, r2
 800674e:	011b      	lsls	r3, r3, #4
 8006750:	1a9b      	subs	r3, r3, r2
 8006752:	009b      	lsls	r3, r3, #2
 8006754:	440b      	add	r3, r1
 8006756:	334c      	adds	r3, #76	@ 0x4c
 8006758:	2202      	movs	r2, #2
 800675a:	701a      	strb	r2, [r3, #0]
 800675c:	e0fb      	b.n	8006956 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800675e:	78fa      	ldrb	r2, [r7, #3]
 8006760:	6879      	ldr	r1, [r7, #4]
 8006762:	4613      	mov	r3, r2
 8006764:	011b      	lsls	r3, r3, #4
 8006766:	1a9b      	subs	r3, r3, r2
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	440b      	add	r3, r1
 800676c:	334d      	adds	r3, #77	@ 0x4d
 800676e:	781b      	ldrb	r3, [r3, #0]
 8006770:	2b04      	cmp	r3, #4
 8006772:	d13a      	bne.n	80067ea <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006774:	78fa      	ldrb	r2, [r7, #3]
 8006776:	6879      	ldr	r1, [r7, #4]
 8006778:	4613      	mov	r3, r2
 800677a:	011b      	lsls	r3, r3, #4
 800677c:	1a9b      	subs	r3, r3, r2
 800677e:	009b      	lsls	r3, r3, #2
 8006780:	440b      	add	r3, r1
 8006782:	334d      	adds	r3, #77	@ 0x4d
 8006784:	2202      	movs	r2, #2
 8006786:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006788:	78fa      	ldrb	r2, [r7, #3]
 800678a:	6879      	ldr	r1, [r7, #4]
 800678c:	4613      	mov	r3, r2
 800678e:	011b      	lsls	r3, r3, #4
 8006790:	1a9b      	subs	r3, r3, r2
 8006792:	009b      	lsls	r3, r3, #2
 8006794:	440b      	add	r3, r1
 8006796:	334c      	adds	r3, #76	@ 0x4c
 8006798:	2202      	movs	r2, #2
 800679a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800679c:	78fa      	ldrb	r2, [r7, #3]
 800679e:	6879      	ldr	r1, [r7, #4]
 80067a0:	4613      	mov	r3, r2
 80067a2:	011b      	lsls	r3, r3, #4
 80067a4:	1a9b      	subs	r3, r3, r2
 80067a6:	009b      	lsls	r3, r3, #2
 80067a8:	440b      	add	r3, r1
 80067aa:	331b      	adds	r3, #27
 80067ac:	781b      	ldrb	r3, [r3, #0]
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	f040 80d1 	bne.w	8006956 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80067b4:	78fa      	ldrb	r2, [r7, #3]
 80067b6:	6879      	ldr	r1, [r7, #4]
 80067b8:	4613      	mov	r3, r2
 80067ba:	011b      	lsls	r3, r3, #4
 80067bc:	1a9b      	subs	r3, r3, r2
 80067be:	009b      	lsls	r3, r3, #2
 80067c0:	440b      	add	r3, r1
 80067c2:	331b      	adds	r3, #27
 80067c4:	2200      	movs	r2, #0
 80067c6:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80067c8:	78fb      	ldrb	r3, [r7, #3]
 80067ca:	015a      	lsls	r2, r3, #5
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	4413      	add	r3, r2
 80067d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	78fa      	ldrb	r2, [r7, #3]
 80067d8:	0151      	lsls	r1, r2, #5
 80067da:	693a      	ldr	r2, [r7, #16]
 80067dc:	440a      	add	r2, r1
 80067de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80067e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067e6:	6053      	str	r3, [r2, #4]
 80067e8:	e0b5      	b.n	8006956 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80067ea:	78fa      	ldrb	r2, [r7, #3]
 80067ec:	6879      	ldr	r1, [r7, #4]
 80067ee:	4613      	mov	r3, r2
 80067f0:	011b      	lsls	r3, r3, #4
 80067f2:	1a9b      	subs	r3, r3, r2
 80067f4:	009b      	lsls	r3, r3, #2
 80067f6:	440b      	add	r3, r1
 80067f8:	334d      	adds	r3, #77	@ 0x4d
 80067fa:	781b      	ldrb	r3, [r3, #0]
 80067fc:	2b05      	cmp	r3, #5
 80067fe:	d114      	bne.n	800682a <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006800:	78fa      	ldrb	r2, [r7, #3]
 8006802:	6879      	ldr	r1, [r7, #4]
 8006804:	4613      	mov	r3, r2
 8006806:	011b      	lsls	r3, r3, #4
 8006808:	1a9b      	subs	r3, r3, r2
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	440b      	add	r3, r1
 800680e:	334d      	adds	r3, #77	@ 0x4d
 8006810:	2202      	movs	r2, #2
 8006812:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8006814:	78fa      	ldrb	r2, [r7, #3]
 8006816:	6879      	ldr	r1, [r7, #4]
 8006818:	4613      	mov	r3, r2
 800681a:	011b      	lsls	r3, r3, #4
 800681c:	1a9b      	subs	r3, r3, r2
 800681e:	009b      	lsls	r3, r3, #2
 8006820:	440b      	add	r3, r1
 8006822:	334c      	adds	r3, #76	@ 0x4c
 8006824:	2202      	movs	r2, #2
 8006826:	701a      	strb	r2, [r3, #0]
 8006828:	e095      	b.n	8006956 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800682a:	78fa      	ldrb	r2, [r7, #3]
 800682c:	6879      	ldr	r1, [r7, #4]
 800682e:	4613      	mov	r3, r2
 8006830:	011b      	lsls	r3, r3, #4
 8006832:	1a9b      	subs	r3, r3, r2
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	440b      	add	r3, r1
 8006838:	334d      	adds	r3, #77	@ 0x4d
 800683a:	781b      	ldrb	r3, [r3, #0]
 800683c:	2b06      	cmp	r3, #6
 800683e:	d114      	bne.n	800686a <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006840:	78fa      	ldrb	r2, [r7, #3]
 8006842:	6879      	ldr	r1, [r7, #4]
 8006844:	4613      	mov	r3, r2
 8006846:	011b      	lsls	r3, r3, #4
 8006848:	1a9b      	subs	r3, r3, r2
 800684a:	009b      	lsls	r3, r3, #2
 800684c:	440b      	add	r3, r1
 800684e:	334d      	adds	r3, #77	@ 0x4d
 8006850:	2202      	movs	r2, #2
 8006852:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8006854:	78fa      	ldrb	r2, [r7, #3]
 8006856:	6879      	ldr	r1, [r7, #4]
 8006858:	4613      	mov	r3, r2
 800685a:	011b      	lsls	r3, r3, #4
 800685c:	1a9b      	subs	r3, r3, r2
 800685e:	009b      	lsls	r3, r3, #2
 8006860:	440b      	add	r3, r1
 8006862:	334c      	adds	r3, #76	@ 0x4c
 8006864:	2205      	movs	r2, #5
 8006866:	701a      	strb	r2, [r3, #0]
 8006868:	e075      	b.n	8006956 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800686a:	78fa      	ldrb	r2, [r7, #3]
 800686c:	6879      	ldr	r1, [r7, #4]
 800686e:	4613      	mov	r3, r2
 8006870:	011b      	lsls	r3, r3, #4
 8006872:	1a9b      	subs	r3, r3, r2
 8006874:	009b      	lsls	r3, r3, #2
 8006876:	440b      	add	r3, r1
 8006878:	334d      	adds	r3, #77	@ 0x4d
 800687a:	781b      	ldrb	r3, [r3, #0]
 800687c:	2b07      	cmp	r3, #7
 800687e:	d00a      	beq.n	8006896 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8006880:	78fa      	ldrb	r2, [r7, #3]
 8006882:	6879      	ldr	r1, [r7, #4]
 8006884:	4613      	mov	r3, r2
 8006886:	011b      	lsls	r3, r3, #4
 8006888:	1a9b      	subs	r3, r3, r2
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	440b      	add	r3, r1
 800688e:	334d      	adds	r3, #77	@ 0x4d
 8006890:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006892:	2b09      	cmp	r3, #9
 8006894:	d170      	bne.n	8006978 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006896:	78fa      	ldrb	r2, [r7, #3]
 8006898:	6879      	ldr	r1, [r7, #4]
 800689a:	4613      	mov	r3, r2
 800689c:	011b      	lsls	r3, r3, #4
 800689e:	1a9b      	subs	r3, r3, r2
 80068a0:	009b      	lsls	r3, r3, #2
 80068a2:	440b      	add	r3, r1
 80068a4:	334d      	adds	r3, #77	@ 0x4d
 80068a6:	2202      	movs	r2, #2
 80068a8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80068aa:	78fa      	ldrb	r2, [r7, #3]
 80068ac:	6879      	ldr	r1, [r7, #4]
 80068ae:	4613      	mov	r3, r2
 80068b0:	011b      	lsls	r3, r3, #4
 80068b2:	1a9b      	subs	r3, r3, r2
 80068b4:	009b      	lsls	r3, r3, #2
 80068b6:	440b      	add	r3, r1
 80068b8:	3344      	adds	r3, #68	@ 0x44
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	1c59      	adds	r1, r3, #1
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	4613      	mov	r3, r2
 80068c2:	011b      	lsls	r3, r3, #4
 80068c4:	1a9b      	subs	r3, r3, r2
 80068c6:	009b      	lsls	r3, r3, #2
 80068c8:	4403      	add	r3, r0
 80068ca:	3344      	adds	r3, #68	@ 0x44
 80068cc:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80068ce:	78fa      	ldrb	r2, [r7, #3]
 80068d0:	6879      	ldr	r1, [r7, #4]
 80068d2:	4613      	mov	r3, r2
 80068d4:	011b      	lsls	r3, r3, #4
 80068d6:	1a9b      	subs	r3, r3, r2
 80068d8:	009b      	lsls	r3, r3, #2
 80068da:	440b      	add	r3, r1
 80068dc:	3344      	adds	r3, #68	@ 0x44
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	2b02      	cmp	r3, #2
 80068e2:	d914      	bls.n	800690e <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80068e4:	78fa      	ldrb	r2, [r7, #3]
 80068e6:	6879      	ldr	r1, [r7, #4]
 80068e8:	4613      	mov	r3, r2
 80068ea:	011b      	lsls	r3, r3, #4
 80068ec:	1a9b      	subs	r3, r3, r2
 80068ee:	009b      	lsls	r3, r3, #2
 80068f0:	440b      	add	r3, r1
 80068f2:	3344      	adds	r3, #68	@ 0x44
 80068f4:	2200      	movs	r2, #0
 80068f6:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80068f8:	78fa      	ldrb	r2, [r7, #3]
 80068fa:	6879      	ldr	r1, [r7, #4]
 80068fc:	4613      	mov	r3, r2
 80068fe:	011b      	lsls	r3, r3, #4
 8006900:	1a9b      	subs	r3, r3, r2
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	440b      	add	r3, r1
 8006906:	334c      	adds	r3, #76	@ 0x4c
 8006908:	2204      	movs	r2, #4
 800690a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800690c:	e022      	b.n	8006954 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800690e:	78fa      	ldrb	r2, [r7, #3]
 8006910:	6879      	ldr	r1, [r7, #4]
 8006912:	4613      	mov	r3, r2
 8006914:	011b      	lsls	r3, r3, #4
 8006916:	1a9b      	subs	r3, r3, r2
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	440b      	add	r3, r1
 800691c:	334c      	adds	r3, #76	@ 0x4c
 800691e:	2202      	movs	r2, #2
 8006920:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006922:	78fb      	ldrb	r3, [r7, #3]
 8006924:	015a      	lsls	r2, r3, #5
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	4413      	add	r3, r2
 800692a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006938:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006940:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006942:	78fb      	ldrb	r3, [r7, #3]
 8006944:	015a      	lsls	r2, r3, #5
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	4413      	add	r3, r2
 800694a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800694e:	461a      	mov	r2, r3
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006954:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006956:	78fa      	ldrb	r2, [r7, #3]
 8006958:	6879      	ldr	r1, [r7, #4]
 800695a:	4613      	mov	r3, r2
 800695c:	011b      	lsls	r3, r3, #4
 800695e:	1a9b      	subs	r3, r3, r2
 8006960:	009b      	lsls	r3, r3, #2
 8006962:	440b      	add	r3, r1
 8006964:	334c      	adds	r3, #76	@ 0x4c
 8006966:	781a      	ldrb	r2, [r3, #0]
 8006968:	78fb      	ldrb	r3, [r7, #3]
 800696a:	4619      	mov	r1, r3
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f005 fa49 	bl	800be04 <HAL_HCD_HC_NotifyURBChange_Callback>
 8006972:	e002      	b.n	800697a <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8006974:	bf00      	nop
 8006976:	e000      	b.n	800697a <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8006978:	bf00      	nop
  }
}
 800697a:	3718      	adds	r7, #24
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}

08006980 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b08a      	sub	sp, #40	@ 0x28
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800698e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006990:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	6a1b      	ldr	r3, [r3, #32]
 8006998:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800699a:	69fb      	ldr	r3, [r7, #28]
 800699c:	f003 030f 	and.w	r3, r3, #15
 80069a0:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80069a2:	69fb      	ldr	r3, [r7, #28]
 80069a4:	0c5b      	lsrs	r3, r3, #17
 80069a6:	f003 030f 	and.w	r3, r3, #15
 80069aa:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80069ac:	69fb      	ldr	r3, [r7, #28]
 80069ae:	091b      	lsrs	r3, r3, #4
 80069b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80069b4:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	2b02      	cmp	r3, #2
 80069ba:	d004      	beq.n	80069c6 <HCD_RXQLVL_IRQHandler+0x46>
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	2b05      	cmp	r3, #5
 80069c0:	f000 80b6 	beq.w	8006b30 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80069c4:	e0b7      	b.n	8006b36 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	f000 80b3 	beq.w	8006b34 <HCD_RXQLVL_IRQHandler+0x1b4>
 80069ce:	6879      	ldr	r1, [r7, #4]
 80069d0:	69ba      	ldr	r2, [r7, #24]
 80069d2:	4613      	mov	r3, r2
 80069d4:	011b      	lsls	r3, r3, #4
 80069d6:	1a9b      	subs	r3, r3, r2
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	440b      	add	r3, r1
 80069dc:	332c      	adds	r3, #44	@ 0x2c
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	f000 80a7 	beq.w	8006b34 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80069e6:	6879      	ldr	r1, [r7, #4]
 80069e8:	69ba      	ldr	r2, [r7, #24]
 80069ea:	4613      	mov	r3, r2
 80069ec:	011b      	lsls	r3, r3, #4
 80069ee:	1a9b      	subs	r3, r3, r2
 80069f0:	009b      	lsls	r3, r3, #2
 80069f2:	440b      	add	r3, r1
 80069f4:	3338      	adds	r3, #56	@ 0x38
 80069f6:	681a      	ldr	r2, [r3, #0]
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	18d1      	adds	r1, r2, r3
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	69ba      	ldr	r2, [r7, #24]
 8006a00:	4613      	mov	r3, r2
 8006a02:	011b      	lsls	r3, r3, #4
 8006a04:	1a9b      	subs	r3, r3, r2
 8006a06:	009b      	lsls	r3, r3, #2
 8006a08:	4403      	add	r3, r0
 8006a0a:	3334      	adds	r3, #52	@ 0x34
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4299      	cmp	r1, r3
 8006a10:	f200 8083 	bhi.w	8006b1a <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6818      	ldr	r0, [r3, #0]
 8006a18:	6879      	ldr	r1, [r7, #4]
 8006a1a:	69ba      	ldr	r2, [r7, #24]
 8006a1c:	4613      	mov	r3, r2
 8006a1e:	011b      	lsls	r3, r3, #4
 8006a20:	1a9b      	subs	r3, r3, r2
 8006a22:	009b      	lsls	r3, r3, #2
 8006a24:	440b      	add	r3, r1
 8006a26:	332c      	adds	r3, #44	@ 0x2c
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	693a      	ldr	r2, [r7, #16]
 8006a2c:	b292      	uxth	r2, r2
 8006a2e:	4619      	mov	r1, r3
 8006a30:	f003 fdf0 	bl	800a614 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8006a34:	6879      	ldr	r1, [r7, #4]
 8006a36:	69ba      	ldr	r2, [r7, #24]
 8006a38:	4613      	mov	r3, r2
 8006a3a:	011b      	lsls	r3, r3, #4
 8006a3c:	1a9b      	subs	r3, r3, r2
 8006a3e:	009b      	lsls	r3, r3, #2
 8006a40:	440b      	add	r3, r1
 8006a42:	332c      	adds	r3, #44	@ 0x2c
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	18d1      	adds	r1, r2, r3
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	69ba      	ldr	r2, [r7, #24]
 8006a4e:	4613      	mov	r3, r2
 8006a50:	011b      	lsls	r3, r3, #4
 8006a52:	1a9b      	subs	r3, r3, r2
 8006a54:	009b      	lsls	r3, r3, #2
 8006a56:	4403      	add	r3, r0
 8006a58:	332c      	adds	r3, #44	@ 0x2c
 8006a5a:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8006a5c:	6879      	ldr	r1, [r7, #4]
 8006a5e:	69ba      	ldr	r2, [r7, #24]
 8006a60:	4613      	mov	r3, r2
 8006a62:	011b      	lsls	r3, r3, #4
 8006a64:	1a9b      	subs	r3, r3, r2
 8006a66:	009b      	lsls	r3, r3, #2
 8006a68:	440b      	add	r3, r1
 8006a6a:	3338      	adds	r3, #56	@ 0x38
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	18d1      	adds	r1, r2, r3
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	69ba      	ldr	r2, [r7, #24]
 8006a76:	4613      	mov	r3, r2
 8006a78:	011b      	lsls	r3, r3, #4
 8006a7a:	1a9b      	subs	r3, r3, r2
 8006a7c:	009b      	lsls	r3, r3, #2
 8006a7e:	4403      	add	r3, r0
 8006a80:	3338      	adds	r3, #56	@ 0x38
 8006a82:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8006a84:	69bb      	ldr	r3, [r7, #24]
 8006a86:	015a      	lsls	r2, r3, #5
 8006a88:	6a3b      	ldr	r3, [r7, #32]
 8006a8a:	4413      	add	r3, r2
 8006a8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a90:	691b      	ldr	r3, [r3, #16]
 8006a92:	0cdb      	lsrs	r3, r3, #19
 8006a94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a98:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8006a9a:	6879      	ldr	r1, [r7, #4]
 8006a9c:	69ba      	ldr	r2, [r7, #24]
 8006a9e:	4613      	mov	r3, r2
 8006aa0:	011b      	lsls	r3, r3, #4
 8006aa2:	1a9b      	subs	r3, r3, r2
 8006aa4:	009b      	lsls	r3, r3, #2
 8006aa6:	440b      	add	r3, r1
 8006aa8:	3328      	adds	r3, #40	@ 0x28
 8006aaa:	881b      	ldrh	r3, [r3, #0]
 8006aac:	461a      	mov	r2, r3
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d13f      	bne.n	8006b34 <HCD_RXQLVL_IRQHandler+0x1b4>
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d03c      	beq.n	8006b34 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	015a      	lsls	r2, r3, #5
 8006abe:	6a3b      	ldr	r3, [r7, #32]
 8006ac0:	4413      	add	r3, r2
 8006ac2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006ad0:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006ad8:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8006ada:	69bb      	ldr	r3, [r7, #24]
 8006adc:	015a      	lsls	r2, r3, #5
 8006ade:	6a3b      	ldr	r3, [r7, #32]
 8006ae0:	4413      	add	r3, r2
 8006ae2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8006aec:	6879      	ldr	r1, [r7, #4]
 8006aee:	69ba      	ldr	r2, [r7, #24]
 8006af0:	4613      	mov	r3, r2
 8006af2:	011b      	lsls	r3, r3, #4
 8006af4:	1a9b      	subs	r3, r3, r2
 8006af6:	009b      	lsls	r3, r3, #2
 8006af8:	440b      	add	r3, r1
 8006afa:	333c      	adds	r3, #60	@ 0x3c
 8006afc:	781b      	ldrb	r3, [r3, #0]
 8006afe:	f083 0301 	eor.w	r3, r3, #1
 8006b02:	b2d8      	uxtb	r0, r3
 8006b04:	6879      	ldr	r1, [r7, #4]
 8006b06:	69ba      	ldr	r2, [r7, #24]
 8006b08:	4613      	mov	r3, r2
 8006b0a:	011b      	lsls	r3, r3, #4
 8006b0c:	1a9b      	subs	r3, r3, r2
 8006b0e:	009b      	lsls	r3, r3, #2
 8006b10:	440b      	add	r3, r1
 8006b12:	333c      	adds	r3, #60	@ 0x3c
 8006b14:	4602      	mov	r2, r0
 8006b16:	701a      	strb	r2, [r3, #0]
      break;
 8006b18:	e00c      	b.n	8006b34 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8006b1a:	6879      	ldr	r1, [r7, #4]
 8006b1c:	69ba      	ldr	r2, [r7, #24]
 8006b1e:	4613      	mov	r3, r2
 8006b20:	011b      	lsls	r3, r3, #4
 8006b22:	1a9b      	subs	r3, r3, r2
 8006b24:	009b      	lsls	r3, r3, #2
 8006b26:	440b      	add	r3, r1
 8006b28:	334c      	adds	r3, #76	@ 0x4c
 8006b2a:	2204      	movs	r2, #4
 8006b2c:	701a      	strb	r2, [r3, #0]
      break;
 8006b2e:	e001      	b.n	8006b34 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8006b30:	bf00      	nop
 8006b32:	e000      	b.n	8006b36 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8006b34:	bf00      	nop
  }
}
 8006b36:	bf00      	nop
 8006b38:	3728      	adds	r7, #40	@ 0x28
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}

08006b3e <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006b3e:	b580      	push	{r7, lr}
 8006b40:	b086      	sub	sp, #24
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006b6a:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f003 0302 	and.w	r3, r3, #2
 8006b72:	2b02      	cmp	r3, #2
 8006b74:	d10b      	bne.n	8006b8e <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	f003 0301 	and.w	r3, r3, #1
 8006b7c:	2b01      	cmp	r3, #1
 8006b7e:	d102      	bne.n	8006b86 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	f005 f923 	bl	800bdcc <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	f043 0302 	orr.w	r3, r3, #2
 8006b8c:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	f003 0308 	and.w	r3, r3, #8
 8006b94:	2b08      	cmp	r3, #8
 8006b96:	d132      	bne.n	8006bfe <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	f043 0308 	orr.w	r3, r3, #8
 8006b9e:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f003 0304 	and.w	r3, r3, #4
 8006ba6:	2b04      	cmp	r3, #4
 8006ba8:	d126      	bne.n	8006bf8 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	7a5b      	ldrb	r3, [r3, #9]
 8006bae:	2b02      	cmp	r3, #2
 8006bb0:	d113      	bne.n	8006bda <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8006bb8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006bbc:	d106      	bne.n	8006bcc <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	2102      	movs	r1, #2
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f003 fdbf 	bl	800a748 <USB_InitFSLSPClkSel>
 8006bca:	e011      	b.n	8006bf0 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	2101      	movs	r1, #1
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f003 fdb8 	bl	800a748 <USB_InitFSLSPClkSel>
 8006bd8:	e00a      	b.n	8006bf0 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	79db      	ldrb	r3, [r3, #7]
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d106      	bne.n	8006bf0 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006be8:	461a      	mov	r2, r3
 8006bea:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8006bee:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f005 f919 	bl	800be28 <HAL_HCD_PortEnabled_Callback>
 8006bf6:	e002      	b.n	8006bfe <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f005 f923 	bl	800be44 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f003 0320 	and.w	r3, r3, #32
 8006c04:	2b20      	cmp	r3, #32
 8006c06:	d103      	bne.n	8006c10 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	f043 0320 	orr.w	r3, r3, #32
 8006c0e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006c16:	461a      	mov	r2, r3
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	6013      	str	r3, [r2, #0]
}
 8006c1c:	bf00      	nop
 8006c1e:	3718      	adds	r7, #24
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}

08006c24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b084      	sub	sp, #16
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d101      	bne.n	8006c36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006c32:	2301      	movs	r3, #1
 8006c34:	e12b      	b.n	8006e8e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c3c:	b2db      	uxtb	r3, r3
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d106      	bne.n	8006c50 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2200      	movs	r2, #0
 8006c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f7fb f9a0 	bl	8001f90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2224      	movs	r2, #36	@ 0x24
 8006c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f022 0201 	bic.w	r2, r2, #1
 8006c66:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006c76:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006c86:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006c88:	f001 f964 	bl	8007f54 <HAL_RCC_GetPCLK1Freq>
 8006c8c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	4a81      	ldr	r2, [pc, #516]	@ (8006e98 <HAL_I2C_Init+0x274>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d807      	bhi.n	8006ca8 <HAL_I2C_Init+0x84>
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	4a80      	ldr	r2, [pc, #512]	@ (8006e9c <HAL_I2C_Init+0x278>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	bf94      	ite	ls
 8006ca0:	2301      	movls	r3, #1
 8006ca2:	2300      	movhi	r3, #0
 8006ca4:	b2db      	uxtb	r3, r3
 8006ca6:	e006      	b.n	8006cb6 <HAL_I2C_Init+0x92>
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	4a7d      	ldr	r2, [pc, #500]	@ (8006ea0 <HAL_I2C_Init+0x27c>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	bf94      	ite	ls
 8006cb0:	2301      	movls	r3, #1
 8006cb2:	2300      	movhi	r3, #0
 8006cb4:	b2db      	uxtb	r3, r3
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d001      	beq.n	8006cbe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e0e7      	b.n	8006e8e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	4a78      	ldr	r2, [pc, #480]	@ (8006ea4 <HAL_I2C_Init+0x280>)
 8006cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8006cc6:	0c9b      	lsrs	r3, r3, #18
 8006cc8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	68ba      	ldr	r2, [r7, #8]
 8006cda:	430a      	orrs	r2, r1
 8006cdc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	6a1b      	ldr	r3, [r3, #32]
 8006ce4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	4a6a      	ldr	r2, [pc, #424]	@ (8006e98 <HAL_I2C_Init+0x274>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d802      	bhi.n	8006cf8 <HAL_I2C_Init+0xd4>
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	3301      	adds	r3, #1
 8006cf6:	e009      	b.n	8006d0c <HAL_I2C_Init+0xe8>
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006cfe:	fb02 f303 	mul.w	r3, r2, r3
 8006d02:	4a69      	ldr	r2, [pc, #420]	@ (8006ea8 <HAL_I2C_Init+0x284>)
 8006d04:	fba2 2303 	umull	r2, r3, r2, r3
 8006d08:	099b      	lsrs	r3, r3, #6
 8006d0a:	3301      	adds	r3, #1
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	6812      	ldr	r2, [r2, #0]
 8006d10:	430b      	orrs	r3, r1
 8006d12:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	69db      	ldr	r3, [r3, #28]
 8006d1a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006d1e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	495c      	ldr	r1, [pc, #368]	@ (8006e98 <HAL_I2C_Init+0x274>)
 8006d28:	428b      	cmp	r3, r1
 8006d2a:	d819      	bhi.n	8006d60 <HAL_I2C_Init+0x13c>
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	1e59      	subs	r1, r3, #1
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	685b      	ldr	r3, [r3, #4]
 8006d34:	005b      	lsls	r3, r3, #1
 8006d36:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d3a:	1c59      	adds	r1, r3, #1
 8006d3c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006d40:	400b      	ands	r3, r1
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d00a      	beq.n	8006d5c <HAL_I2C_Init+0x138>
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	1e59      	subs	r1, r3, #1
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	005b      	lsls	r3, r3, #1
 8006d50:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d54:	3301      	adds	r3, #1
 8006d56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d5a:	e051      	b.n	8006e00 <HAL_I2C_Init+0x1dc>
 8006d5c:	2304      	movs	r3, #4
 8006d5e:	e04f      	b.n	8006e00 <HAL_I2C_Init+0x1dc>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d111      	bne.n	8006d8c <HAL_I2C_Init+0x168>
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	1e58      	subs	r0, r3, #1
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6859      	ldr	r1, [r3, #4]
 8006d70:	460b      	mov	r3, r1
 8006d72:	005b      	lsls	r3, r3, #1
 8006d74:	440b      	add	r3, r1
 8006d76:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	bf0c      	ite	eq
 8006d84:	2301      	moveq	r3, #1
 8006d86:	2300      	movne	r3, #0
 8006d88:	b2db      	uxtb	r3, r3
 8006d8a:	e012      	b.n	8006db2 <HAL_I2C_Init+0x18e>
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	1e58      	subs	r0, r3, #1
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6859      	ldr	r1, [r3, #4]
 8006d94:	460b      	mov	r3, r1
 8006d96:	009b      	lsls	r3, r3, #2
 8006d98:	440b      	add	r3, r1
 8006d9a:	0099      	lsls	r1, r3, #2
 8006d9c:	440b      	add	r3, r1
 8006d9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006da2:	3301      	adds	r3, #1
 8006da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	bf0c      	ite	eq
 8006dac:	2301      	moveq	r3, #1
 8006dae:	2300      	movne	r3, #0
 8006db0:	b2db      	uxtb	r3, r3
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d001      	beq.n	8006dba <HAL_I2C_Init+0x196>
 8006db6:	2301      	movs	r3, #1
 8006db8:	e022      	b.n	8006e00 <HAL_I2C_Init+0x1dc>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d10e      	bne.n	8006de0 <HAL_I2C_Init+0x1bc>
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	1e58      	subs	r0, r3, #1
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6859      	ldr	r1, [r3, #4]
 8006dca:	460b      	mov	r3, r1
 8006dcc:	005b      	lsls	r3, r3, #1
 8006dce:	440b      	add	r3, r1
 8006dd0:	fbb0 f3f3 	udiv	r3, r0, r3
 8006dd4:	3301      	adds	r3, #1
 8006dd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006dda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006dde:	e00f      	b.n	8006e00 <HAL_I2C_Init+0x1dc>
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	1e58      	subs	r0, r3, #1
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6859      	ldr	r1, [r3, #4]
 8006de8:	460b      	mov	r3, r1
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	440b      	add	r3, r1
 8006dee:	0099      	lsls	r1, r3, #2
 8006df0:	440b      	add	r3, r1
 8006df2:	fbb0 f3f3 	udiv	r3, r0, r3
 8006df6:	3301      	adds	r3, #1
 8006df8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006dfc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006e00:	6879      	ldr	r1, [r7, #4]
 8006e02:	6809      	ldr	r1, [r1, #0]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	69da      	ldr	r2, [r3, #28]
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6a1b      	ldr	r3, [r3, #32]
 8006e1a:	431a      	orrs	r2, r3
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	430a      	orrs	r2, r1
 8006e22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	689b      	ldr	r3, [r3, #8]
 8006e2a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006e2e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	6911      	ldr	r1, [r2, #16]
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	68d2      	ldr	r2, [r2, #12]
 8006e3a:	4311      	orrs	r1, r2
 8006e3c:	687a      	ldr	r2, [r7, #4]
 8006e3e:	6812      	ldr	r2, [r2, #0]
 8006e40:	430b      	orrs	r3, r1
 8006e42:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	68db      	ldr	r3, [r3, #12]
 8006e4a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	695a      	ldr	r2, [r3, #20]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	699b      	ldr	r3, [r3, #24]
 8006e56:	431a      	orrs	r2, r3
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	430a      	orrs	r2, r1
 8006e5e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f042 0201 	orr.w	r2, r2, #1
 8006e6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2200      	movs	r2, #0
 8006e74:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2220      	movs	r2, #32
 8006e7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2200      	movs	r2, #0
 8006e82:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2200      	movs	r2, #0
 8006e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006e8c:	2300      	movs	r3, #0
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	3710      	adds	r7, #16
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bd80      	pop	{r7, pc}
 8006e96:	bf00      	nop
 8006e98:	000186a0 	.word	0x000186a0
 8006e9c:	001e847f 	.word	0x001e847f
 8006ea0:	003d08ff 	.word	0x003d08ff
 8006ea4:	431bde83 	.word	0x431bde83
 8006ea8:	10624dd3 	.word	0x10624dd3

08006eac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b083      	sub	sp, #12
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
 8006eb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	2b20      	cmp	r3, #32
 8006ec0:	d129      	bne.n	8006f16 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2224      	movs	r2, #36	@ 0x24
 8006ec6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f022 0201 	bic.w	r2, r2, #1
 8006ed8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f022 0210 	bic.w	r2, r2, #16
 8006ee8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	683a      	ldr	r2, [r7, #0]
 8006ef6:	430a      	orrs	r2, r1
 8006ef8:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f042 0201 	orr.w	r2, r2, #1
 8006f08:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2220      	movs	r2, #32
 8006f0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8006f12:	2300      	movs	r3, #0
 8006f14:	e000      	b.n	8006f18 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8006f16:	2302      	movs	r3, #2
  }
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	370c      	adds	r7, #12
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr

08006f24 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b085      	sub	sp, #20
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
 8006f2c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f38:	b2db      	uxtb	r3, r3
 8006f3a:	2b20      	cmp	r3, #32
 8006f3c:	d12a      	bne.n	8006f94 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2224      	movs	r2, #36	@ 0x24
 8006f42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f022 0201 	bic.w	r2, r2, #1
 8006f54:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f5c:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8006f5e:	89fb      	ldrh	r3, [r7, #14]
 8006f60:	f023 030f 	bic.w	r3, r3, #15
 8006f64:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	b29a      	uxth	r2, r3
 8006f6a:	89fb      	ldrh	r3, [r7, #14]
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	89fa      	ldrh	r2, [r7, #14]
 8006f76:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	681a      	ldr	r2, [r3, #0]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f042 0201 	orr.w	r2, r2, #1
 8006f86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2220      	movs	r2, #32
 8006f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8006f90:	2300      	movs	r3, #0
 8006f92:	e000      	b.n	8006f96 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8006f94:	2302      	movs	r3, #2
  }
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3714      	adds	r7, #20
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa0:	4770      	bx	lr
	...

08006fa4 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b084      	sub	sp, #16
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d101      	bne.n	8006fb6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e0bf      	b.n	8007136 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d106      	bne.n	8006fd0 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f7fb ffa0 	bl	8002f10 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2202      	movs	r2, #2
 8006fd4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	699a      	ldr	r2, [r3, #24]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8006fe6:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	6999      	ldr	r1, [r3, #24]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	685a      	ldr	r2, [r3, #4]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006ffc:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	691b      	ldr	r3, [r3, #16]
 8007002:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	430a      	orrs	r2, r1
 800700a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	6899      	ldr	r1, [r3, #8]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681a      	ldr	r2, [r3, #0]
 8007016:	4b4a      	ldr	r3, [pc, #296]	@ (8007140 <HAL_LTDC_Init+0x19c>)
 8007018:	400b      	ands	r3, r1
 800701a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	695b      	ldr	r3, [r3, #20]
 8007020:	041b      	lsls	r3, r3, #16
 8007022:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	6899      	ldr	r1, [r3, #8]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	699a      	ldr	r2, [r3, #24]
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	431a      	orrs	r2, r3
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	430a      	orrs	r2, r1
 8007038:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	68d9      	ldr	r1, [r3, #12]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681a      	ldr	r2, [r3, #0]
 8007044:	4b3e      	ldr	r3, [pc, #248]	@ (8007140 <HAL_LTDC_Init+0x19c>)
 8007046:	400b      	ands	r3, r1
 8007048:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	69db      	ldr	r3, [r3, #28]
 800704e:	041b      	lsls	r3, r3, #16
 8007050:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	68d9      	ldr	r1, [r3, #12]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6a1a      	ldr	r2, [r3, #32]
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	431a      	orrs	r2, r3
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	430a      	orrs	r2, r1
 8007066:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	6919      	ldr	r1, [r3, #16]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	4b33      	ldr	r3, [pc, #204]	@ (8007140 <HAL_LTDC_Init+0x19c>)
 8007074:	400b      	ands	r3, r1
 8007076:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800707c:	041b      	lsls	r3, r3, #16
 800707e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	6919      	ldr	r1, [r3, #16]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	431a      	orrs	r2, r3
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	430a      	orrs	r2, r1
 8007094:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	6959      	ldr	r1, [r3, #20]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681a      	ldr	r2, [r3, #0]
 80070a0:	4b27      	ldr	r3, [pc, #156]	@ (8007140 <HAL_LTDC_Init+0x19c>)
 80070a2:	400b      	ands	r3, r1
 80070a4:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070aa:	041b      	lsls	r3, r3, #16
 80070ac:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	6959      	ldr	r1, [r3, #20]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	431a      	orrs	r2, r3
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	430a      	orrs	r2, r1
 80070c2:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80070ca:	021b      	lsls	r3, r3, #8
 80070cc:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80070d4:	041b      	lsls	r3, r3, #16
 80070d6:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80070e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80070ee:	68ba      	ldr	r2, [r7, #8]
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	4313      	orrs	r3, r2
 80070f4:	687a      	ldr	r2, [r7, #4]
 80070f6:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80070fa:	431a      	orrs	r2, r3
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	430a      	orrs	r2, r1
 8007102:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f042 0206 	orr.w	r2, r2, #6
 8007112:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	699a      	ldr	r2, [r3, #24]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f042 0201 	orr.w	r2, r2, #1
 8007122:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2200      	movs	r2, #0
 8007128:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8007134:	2300      	movs	r3, #0
}
 8007136:	4618      	mov	r0, r3
 8007138:	3710      	adds	r7, #16
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	f000f800 	.word	0xf000f800

08007144 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b084      	sub	sp, #16
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007152:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800715a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	f003 0304 	and.w	r3, r3, #4
 8007162:	2b00      	cmp	r3, #0
 8007164:	d023      	beq.n	80071ae <HAL_LTDC_IRQHandler+0x6a>
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	f003 0304 	and.w	r3, r3, #4
 800716c:	2b00      	cmp	r3, #0
 800716e:	d01e      	beq.n	80071ae <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f022 0204 	bic.w	r2, r2, #4
 800717e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2204      	movs	r2, #4
 8007186:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800718e:	f043 0201 	orr.w	r2, r3, #1
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2204      	movs	r2, #4
 800719c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2200      	movs	r2, #0
 80071a4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f000 f86f 	bl	800728c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	f003 0302 	and.w	r3, r3, #2
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d023      	beq.n	8007200 <HAL_LTDC_IRQHandler+0xbc>
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	f003 0302 	and.w	r3, r3, #2
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d01e      	beq.n	8007200 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f022 0202 	bic.w	r2, r2, #2
 80071d0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	2202      	movs	r2, #2
 80071d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80071e0:	f043 0202 	orr.w	r2, r3, #2
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2204      	movs	r2, #4
 80071ee:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2200      	movs	r2, #0
 80071f6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f000 f846 	bl	800728c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f003 0301 	and.w	r3, r3, #1
 8007206:	2b00      	cmp	r3, #0
 8007208:	d01b      	beq.n	8007242 <HAL_LTDC_IRQHandler+0xfe>
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	f003 0301 	and.w	r3, r3, #1
 8007210:	2b00      	cmp	r3, #0
 8007212:	d016      	beq.n	8007242 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f022 0201 	bic.w	r2, r2, #1
 8007222:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	2201      	movs	r2, #1
 800722a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2201      	movs	r2, #1
 8007230:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f000 f82f 	bl	80072a0 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	f003 0308 	and.w	r3, r3, #8
 8007248:	2b00      	cmp	r3, #0
 800724a:	d01b      	beq.n	8007284 <HAL_LTDC_IRQHandler+0x140>
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	f003 0308 	and.w	r3, r3, #8
 8007252:	2b00      	cmp	r3, #0
 8007254:	d016      	beq.n	8007284 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f022 0208 	bic.w	r2, r2, #8
 8007264:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	2208      	movs	r2, #8
 800726c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2201      	movs	r2, #1
 8007272:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2200      	movs	r2, #0
 800727a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f000 f818 	bl	80072b4 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8007284:	bf00      	nop
 8007286:	3710      	adds	r7, #16
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}

0800728c <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800728c:	b480      	push	{r7}
 800728e:	b083      	sub	sp, #12
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8007294:	bf00      	nop
 8007296:	370c      	adds	r7, #12
 8007298:	46bd      	mov	sp, r7
 800729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729e:	4770      	bx	lr

080072a0 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b083      	sub	sp, #12
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 80072a8:	bf00      	nop
 80072aa:	370c      	adds	r7, #12
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr

080072b4 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b083      	sub	sp, #12
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 80072bc:	bf00      	nop
 80072be:	370c      	adds	r7, #12
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr

080072c8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80072c8:	b5b0      	push	{r4, r5, r7, lr}
 80072ca:	b084      	sub	sp, #16
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	60f8      	str	r0, [r7, #12]
 80072d0:	60b9      	str	r1, [r7, #8]
 80072d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d101      	bne.n	80072e2 <HAL_LTDC_ConfigLayer+0x1a>
 80072de:	2302      	movs	r3, #2
 80072e0:	e02c      	b.n	800733c <HAL_LTDC_ConfigLayer+0x74>
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2201      	movs	r2, #1
 80072e6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2202      	movs	r2, #2
 80072ee:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80072f2:	68fa      	ldr	r2, [r7, #12]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2134      	movs	r1, #52	@ 0x34
 80072f8:	fb01 f303 	mul.w	r3, r1, r3
 80072fc:	4413      	add	r3, r2
 80072fe:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	4614      	mov	r4, r2
 8007306:	461d      	mov	r5, r3
 8007308:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800730a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800730c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800730e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007310:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007312:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007314:	682b      	ldr	r3, [r5, #0]
 8007316:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007318:	687a      	ldr	r2, [r7, #4]
 800731a:	68b9      	ldr	r1, [r7, #8]
 800731c:	68f8      	ldr	r0, [r7, #12]
 800731e:	f000 f811 	bl	8007344 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2201      	movs	r2, #1
 8007328:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2201      	movs	r2, #1
 800732e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2200      	movs	r2, #0
 8007336:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800733a:	2300      	movs	r3, #0
}
 800733c:	4618      	mov	r0, r3
 800733e:	3710      	adds	r7, #16
 8007340:	46bd      	mov	sp, r7
 8007342:	bdb0      	pop	{r4, r5, r7, pc}

08007344 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007344:	b480      	push	{r7}
 8007346:	b089      	sub	sp, #36	@ 0x24
 8007348:	af00      	add	r7, sp, #0
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	685a      	ldr	r2, [r3, #4]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	68db      	ldr	r3, [r3, #12]
 800735a:	0c1b      	lsrs	r3, r3, #16
 800735c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007360:	4413      	add	r3, r2
 8007362:	041b      	lsls	r3, r3, #16
 8007364:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	461a      	mov	r2, r3
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	01db      	lsls	r3, r3, #7
 8007370:	4413      	add	r3, r2
 8007372:	3384      	adds	r3, #132	@ 0x84
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	68fa      	ldr	r2, [r7, #12]
 8007378:	6812      	ldr	r2, [r2, #0]
 800737a:	4611      	mov	r1, r2
 800737c:	687a      	ldr	r2, [r7, #4]
 800737e:	01d2      	lsls	r2, r2, #7
 8007380:	440a      	add	r2, r1
 8007382:	3284      	adds	r2, #132	@ 0x84
 8007384:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8007388:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	68db      	ldr	r3, [r3, #12]
 8007394:	0c1b      	lsrs	r3, r3, #16
 8007396:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800739a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800739c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4619      	mov	r1, r3
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	01db      	lsls	r3, r3, #7
 80073a8:	440b      	add	r3, r1
 80073aa:	3384      	adds	r3, #132	@ 0x84
 80073ac:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80073ae:	69fb      	ldr	r3, [r7, #28]
 80073b0:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80073b2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	68da      	ldr	r2, [r3, #12]
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	68db      	ldr	r3, [r3, #12]
 80073be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80073c2:	4413      	add	r3, r2
 80073c4:	041b      	lsls	r3, r3, #16
 80073c6:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	461a      	mov	r2, r3
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	01db      	lsls	r3, r3, #7
 80073d2:	4413      	add	r3, r2
 80073d4:	3384      	adds	r3, #132	@ 0x84
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	68fa      	ldr	r2, [r7, #12]
 80073da:	6812      	ldr	r2, [r2, #0]
 80073dc:	4611      	mov	r1, r2
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	01d2      	lsls	r2, r2, #7
 80073e2:	440a      	add	r2, r1
 80073e4:	3284      	adds	r2, #132	@ 0x84
 80073e6:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80073ea:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	689a      	ldr	r2, [r3, #8]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	68db      	ldr	r3, [r3, #12]
 80073f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80073fa:	4413      	add	r3, r2
 80073fc:	1c5a      	adds	r2, r3, #1
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4619      	mov	r1, r3
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	01db      	lsls	r3, r3, #7
 8007408:	440b      	add	r3, r1
 800740a:	3384      	adds	r3, #132	@ 0x84
 800740c:	4619      	mov	r1, r3
 800740e:	69fb      	ldr	r3, [r7, #28]
 8007410:	4313      	orrs	r3, r2
 8007412:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	461a      	mov	r2, r3
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	01db      	lsls	r3, r3, #7
 800741e:	4413      	add	r3, r2
 8007420:	3384      	adds	r3, #132	@ 0x84
 8007422:	691b      	ldr	r3, [r3, #16]
 8007424:	68fa      	ldr	r2, [r7, #12]
 8007426:	6812      	ldr	r2, [r2, #0]
 8007428:	4611      	mov	r1, r2
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	01d2      	lsls	r2, r2, #7
 800742e:	440a      	add	r2, r1
 8007430:	3284      	adds	r2, #132	@ 0x84
 8007432:	f023 0307 	bic.w	r3, r3, #7
 8007436:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	461a      	mov	r2, r3
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	01db      	lsls	r3, r3, #7
 8007442:	4413      	add	r3, r2
 8007444:	3384      	adds	r3, #132	@ 0x84
 8007446:	461a      	mov	r2, r3
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	691b      	ldr	r3, [r3, #16]
 800744c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8007454:	021b      	lsls	r3, r3, #8
 8007456:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800745e:	041b      	lsls	r3, r3, #16
 8007460:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	699b      	ldr	r3, [r3, #24]
 8007466:	061b      	lsls	r3, r3, #24
 8007468:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	461a      	mov	r2, r3
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	01db      	lsls	r3, r3, #7
 8007474:	4413      	add	r3, r2
 8007476:	3384      	adds	r3, #132	@ 0x84
 8007478:	699b      	ldr	r3, [r3, #24]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	461a      	mov	r2, r3
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	01db      	lsls	r3, r3, #7
 8007484:	4413      	add	r3, r2
 8007486:	3384      	adds	r3, #132	@ 0x84
 8007488:	461a      	mov	r2, r3
 800748a:	2300      	movs	r3, #0
 800748c:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007494:	461a      	mov	r2, r3
 8007496:	69fb      	ldr	r3, [r7, #28]
 8007498:	431a      	orrs	r2, r3
 800749a:	69bb      	ldr	r3, [r7, #24]
 800749c:	431a      	orrs	r2, r3
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4619      	mov	r1, r3
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	01db      	lsls	r3, r3, #7
 80074a8:	440b      	add	r3, r1
 80074aa:	3384      	adds	r3, #132	@ 0x84
 80074ac:	4619      	mov	r1, r3
 80074ae:	697b      	ldr	r3, [r7, #20]
 80074b0:	4313      	orrs	r3, r2
 80074b2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	461a      	mov	r2, r3
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	01db      	lsls	r3, r3, #7
 80074be:	4413      	add	r3, r2
 80074c0:	3384      	adds	r3, #132	@ 0x84
 80074c2:	695b      	ldr	r3, [r3, #20]
 80074c4:	68fa      	ldr	r2, [r7, #12]
 80074c6:	6812      	ldr	r2, [r2, #0]
 80074c8:	4611      	mov	r1, r2
 80074ca:	687a      	ldr	r2, [r7, #4]
 80074cc:	01d2      	lsls	r2, r2, #7
 80074ce:	440a      	add	r2, r1
 80074d0:	3284      	adds	r2, #132	@ 0x84
 80074d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80074d6:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	461a      	mov	r2, r3
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	01db      	lsls	r3, r3, #7
 80074e2:	4413      	add	r3, r2
 80074e4:	3384      	adds	r3, #132	@ 0x84
 80074e6:	461a      	mov	r2, r3
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	695b      	ldr	r3, [r3, #20]
 80074ec:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	461a      	mov	r2, r3
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	01db      	lsls	r3, r3, #7
 80074f8:	4413      	add	r3, r2
 80074fa:	3384      	adds	r3, #132	@ 0x84
 80074fc:	69db      	ldr	r3, [r3, #28]
 80074fe:	68fa      	ldr	r2, [r7, #12]
 8007500:	6812      	ldr	r2, [r2, #0]
 8007502:	4611      	mov	r1, r2
 8007504:	687a      	ldr	r2, [r7, #4]
 8007506:	01d2      	lsls	r2, r2, #7
 8007508:	440a      	add	r2, r1
 800750a:	3284      	adds	r2, #132	@ 0x84
 800750c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8007510:	f023 0307 	bic.w	r3, r3, #7
 8007514:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	69da      	ldr	r2, [r3, #28]
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	6a1b      	ldr	r3, [r3, #32]
 800751e:	68f9      	ldr	r1, [r7, #12]
 8007520:	6809      	ldr	r1, [r1, #0]
 8007522:	4608      	mov	r0, r1
 8007524:	6879      	ldr	r1, [r7, #4]
 8007526:	01c9      	lsls	r1, r1, #7
 8007528:	4401      	add	r1, r0
 800752a:	3184      	adds	r1, #132	@ 0x84
 800752c:	4313      	orrs	r3, r2
 800752e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	461a      	mov	r2, r3
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	01db      	lsls	r3, r3, #7
 800753a:	4413      	add	r3, r2
 800753c:	3384      	adds	r3, #132	@ 0x84
 800753e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	461a      	mov	r2, r3
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	01db      	lsls	r3, r3, #7
 800754a:	4413      	add	r3, r2
 800754c:	3384      	adds	r3, #132	@ 0x84
 800754e:	461a      	mov	r2, r3
 8007550:	2300      	movs	r3, #0
 8007552:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	461a      	mov	r2, r3
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	01db      	lsls	r3, r3, #7
 800755e:	4413      	add	r3, r2
 8007560:	3384      	adds	r3, #132	@ 0x84
 8007562:	461a      	mov	r2, r3
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007568:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	691b      	ldr	r3, [r3, #16]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d102      	bne.n	8007578 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8007572:	2304      	movs	r3, #4
 8007574:	61fb      	str	r3, [r7, #28]
 8007576:	e01b      	b.n	80075b0 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	691b      	ldr	r3, [r3, #16]
 800757c:	2b01      	cmp	r3, #1
 800757e:	d102      	bne.n	8007586 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8007580:	2303      	movs	r3, #3
 8007582:	61fb      	str	r3, [r7, #28]
 8007584:	e014      	b.n	80075b0 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	691b      	ldr	r3, [r3, #16]
 800758a:	2b04      	cmp	r3, #4
 800758c:	d00b      	beq.n	80075a6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007592:	2b02      	cmp	r3, #2
 8007594:	d007      	beq.n	80075a6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800759a:	2b03      	cmp	r3, #3
 800759c:	d003      	beq.n	80075a6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80075a2:	2b07      	cmp	r3, #7
 80075a4:	d102      	bne.n	80075ac <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 80075a6:	2302      	movs	r3, #2
 80075a8:	61fb      	str	r3, [r7, #28]
 80075aa:	e001      	b.n	80075b0 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 80075ac:	2301      	movs	r3, #1
 80075ae:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	461a      	mov	r2, r3
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	01db      	lsls	r3, r3, #7
 80075ba:	4413      	add	r3, r2
 80075bc:	3384      	adds	r3, #132	@ 0x84
 80075be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075c0:	68fa      	ldr	r2, [r7, #12]
 80075c2:	6812      	ldr	r2, [r2, #0]
 80075c4:	4611      	mov	r1, r2
 80075c6:	687a      	ldr	r2, [r7, #4]
 80075c8:	01d2      	lsls	r2, r2, #7
 80075ca:	440a      	add	r2, r1
 80075cc:	3284      	adds	r2, #132	@ 0x84
 80075ce:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80075d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075d8:	69fa      	ldr	r2, [r7, #28]
 80075da:	fb02 f303 	mul.w	r3, r2, r3
 80075de:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	6859      	ldr	r1, [r3, #4]
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	1acb      	subs	r3, r1, r3
 80075ea:	69f9      	ldr	r1, [r7, #28]
 80075ec:	fb01 f303 	mul.w	r3, r1, r3
 80075f0:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80075f2:	68f9      	ldr	r1, [r7, #12]
 80075f4:	6809      	ldr	r1, [r1, #0]
 80075f6:	4608      	mov	r0, r1
 80075f8:	6879      	ldr	r1, [r7, #4]
 80075fa:	01c9      	lsls	r1, r1, #7
 80075fc:	4401      	add	r1, r0
 80075fe:	3184      	adds	r1, #132	@ 0x84
 8007600:	4313      	orrs	r3, r2
 8007602:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	461a      	mov	r2, r3
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	01db      	lsls	r3, r3, #7
 800760e:	4413      	add	r3, r2
 8007610:	3384      	adds	r3, #132	@ 0x84
 8007612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007614:	68fa      	ldr	r2, [r7, #12]
 8007616:	6812      	ldr	r2, [r2, #0]
 8007618:	4611      	mov	r1, r2
 800761a:	687a      	ldr	r2, [r7, #4]
 800761c:	01d2      	lsls	r2, r2, #7
 800761e:	440a      	add	r2, r1
 8007620:	3284      	adds	r2, #132	@ 0x84
 8007622:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007626:	f023 0307 	bic.w	r3, r3, #7
 800762a:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	461a      	mov	r2, r3
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	01db      	lsls	r3, r3, #7
 8007636:	4413      	add	r3, r2
 8007638:	3384      	adds	r3, #132	@ 0x84
 800763a:	461a      	mov	r2, r3
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007640:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	461a      	mov	r2, r3
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	01db      	lsls	r3, r3, #7
 800764c:	4413      	add	r3, r2
 800764e:	3384      	adds	r3, #132	@ 0x84
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	68fa      	ldr	r2, [r7, #12]
 8007654:	6812      	ldr	r2, [r2, #0]
 8007656:	4611      	mov	r1, r2
 8007658:	687a      	ldr	r2, [r7, #4]
 800765a:	01d2      	lsls	r2, r2, #7
 800765c:	440a      	add	r2, r1
 800765e:	3284      	adds	r2, #132	@ 0x84
 8007660:	f043 0301 	orr.w	r3, r3, #1
 8007664:	6013      	str	r3, [r2, #0]
}
 8007666:	bf00      	nop
 8007668:	3724      	adds	r7, #36	@ 0x24
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr
	...

08007674 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b086      	sub	sp, #24
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d101      	bne.n	8007686 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	e267      	b.n	8007b56 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f003 0301 	and.w	r3, r3, #1
 800768e:	2b00      	cmp	r3, #0
 8007690:	d075      	beq.n	800777e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007692:	4b88      	ldr	r3, [pc, #544]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	f003 030c 	and.w	r3, r3, #12
 800769a:	2b04      	cmp	r3, #4
 800769c:	d00c      	beq.n	80076b8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800769e:	4b85      	ldr	r3, [pc, #532]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80076a6:	2b08      	cmp	r3, #8
 80076a8:	d112      	bne.n	80076d0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80076aa:	4b82      	ldr	r3, [pc, #520]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80076b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80076b6:	d10b      	bne.n	80076d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80076b8:	4b7e      	ldr	r3, [pc, #504]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d05b      	beq.n	800777c <HAL_RCC_OscConfig+0x108>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d157      	bne.n	800777c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80076cc:	2301      	movs	r3, #1
 80076ce:	e242      	b.n	8007b56 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076d8:	d106      	bne.n	80076e8 <HAL_RCC_OscConfig+0x74>
 80076da:	4b76      	ldr	r3, [pc, #472]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4a75      	ldr	r2, [pc, #468]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 80076e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076e4:	6013      	str	r3, [r2, #0]
 80076e6:	e01d      	b.n	8007724 <HAL_RCC_OscConfig+0xb0>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80076f0:	d10c      	bne.n	800770c <HAL_RCC_OscConfig+0x98>
 80076f2:	4b70      	ldr	r3, [pc, #448]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a6f      	ldr	r2, [pc, #444]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 80076f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80076fc:	6013      	str	r3, [r2, #0]
 80076fe:	4b6d      	ldr	r3, [pc, #436]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a6c      	ldr	r2, [pc, #432]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 8007704:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007708:	6013      	str	r3, [r2, #0]
 800770a:	e00b      	b.n	8007724 <HAL_RCC_OscConfig+0xb0>
 800770c:	4b69      	ldr	r3, [pc, #420]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a68      	ldr	r2, [pc, #416]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 8007712:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007716:	6013      	str	r3, [r2, #0]
 8007718:	4b66      	ldr	r3, [pc, #408]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4a65      	ldr	r2, [pc, #404]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 800771e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007722:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d013      	beq.n	8007754 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800772c:	f7fc fc52 	bl	8003fd4 <HAL_GetTick>
 8007730:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007732:	e008      	b.n	8007746 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007734:	f7fc fc4e 	bl	8003fd4 <HAL_GetTick>
 8007738:	4602      	mov	r2, r0
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	1ad3      	subs	r3, r2, r3
 800773e:	2b64      	cmp	r3, #100	@ 0x64
 8007740:	d901      	bls.n	8007746 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007742:	2303      	movs	r3, #3
 8007744:	e207      	b.n	8007b56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007746:	4b5b      	ldr	r3, [pc, #364]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800774e:	2b00      	cmp	r3, #0
 8007750:	d0f0      	beq.n	8007734 <HAL_RCC_OscConfig+0xc0>
 8007752:	e014      	b.n	800777e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007754:	f7fc fc3e 	bl	8003fd4 <HAL_GetTick>
 8007758:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800775a:	e008      	b.n	800776e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800775c:	f7fc fc3a 	bl	8003fd4 <HAL_GetTick>
 8007760:	4602      	mov	r2, r0
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	1ad3      	subs	r3, r2, r3
 8007766:	2b64      	cmp	r3, #100	@ 0x64
 8007768:	d901      	bls.n	800776e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800776a:	2303      	movs	r3, #3
 800776c:	e1f3      	b.n	8007b56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800776e:	4b51      	ldr	r3, [pc, #324]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007776:	2b00      	cmp	r3, #0
 8007778:	d1f0      	bne.n	800775c <HAL_RCC_OscConfig+0xe8>
 800777a:	e000      	b.n	800777e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800777c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f003 0302 	and.w	r3, r3, #2
 8007786:	2b00      	cmp	r3, #0
 8007788:	d063      	beq.n	8007852 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800778a:	4b4a      	ldr	r3, [pc, #296]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	f003 030c 	and.w	r3, r3, #12
 8007792:	2b00      	cmp	r3, #0
 8007794:	d00b      	beq.n	80077ae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007796:	4b47      	ldr	r3, [pc, #284]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 8007798:	689b      	ldr	r3, [r3, #8]
 800779a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800779e:	2b08      	cmp	r3, #8
 80077a0:	d11c      	bne.n	80077dc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80077a2:	4b44      	ldr	r3, [pc, #272]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 80077a4:	685b      	ldr	r3, [r3, #4]
 80077a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d116      	bne.n	80077dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80077ae:	4b41      	ldr	r3, [pc, #260]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f003 0302 	and.w	r3, r3, #2
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d005      	beq.n	80077c6 <HAL_RCC_OscConfig+0x152>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	68db      	ldr	r3, [r3, #12]
 80077be:	2b01      	cmp	r3, #1
 80077c0:	d001      	beq.n	80077c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80077c2:	2301      	movs	r3, #1
 80077c4:	e1c7      	b.n	8007b56 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077c6:	4b3b      	ldr	r3, [pc, #236]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	691b      	ldr	r3, [r3, #16]
 80077d2:	00db      	lsls	r3, r3, #3
 80077d4:	4937      	ldr	r1, [pc, #220]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 80077d6:	4313      	orrs	r3, r2
 80077d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80077da:	e03a      	b.n	8007852 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	68db      	ldr	r3, [r3, #12]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d020      	beq.n	8007826 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80077e4:	4b34      	ldr	r3, [pc, #208]	@ (80078b8 <HAL_RCC_OscConfig+0x244>)
 80077e6:	2201      	movs	r2, #1
 80077e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077ea:	f7fc fbf3 	bl	8003fd4 <HAL_GetTick>
 80077ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077f0:	e008      	b.n	8007804 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077f2:	f7fc fbef 	bl	8003fd4 <HAL_GetTick>
 80077f6:	4602      	mov	r2, r0
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	1ad3      	subs	r3, r2, r3
 80077fc:	2b02      	cmp	r3, #2
 80077fe:	d901      	bls.n	8007804 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007800:	2303      	movs	r3, #3
 8007802:	e1a8      	b.n	8007b56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007804:	4b2b      	ldr	r3, [pc, #172]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f003 0302 	and.w	r3, r3, #2
 800780c:	2b00      	cmp	r3, #0
 800780e:	d0f0      	beq.n	80077f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007810:	4b28      	ldr	r3, [pc, #160]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	691b      	ldr	r3, [r3, #16]
 800781c:	00db      	lsls	r3, r3, #3
 800781e:	4925      	ldr	r1, [pc, #148]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 8007820:	4313      	orrs	r3, r2
 8007822:	600b      	str	r3, [r1, #0]
 8007824:	e015      	b.n	8007852 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007826:	4b24      	ldr	r3, [pc, #144]	@ (80078b8 <HAL_RCC_OscConfig+0x244>)
 8007828:	2200      	movs	r2, #0
 800782a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800782c:	f7fc fbd2 	bl	8003fd4 <HAL_GetTick>
 8007830:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007832:	e008      	b.n	8007846 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007834:	f7fc fbce 	bl	8003fd4 <HAL_GetTick>
 8007838:	4602      	mov	r2, r0
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	1ad3      	subs	r3, r2, r3
 800783e:	2b02      	cmp	r3, #2
 8007840:	d901      	bls.n	8007846 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007842:	2303      	movs	r3, #3
 8007844:	e187      	b.n	8007b56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007846:	4b1b      	ldr	r3, [pc, #108]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f003 0302 	and.w	r3, r3, #2
 800784e:	2b00      	cmp	r3, #0
 8007850:	d1f0      	bne.n	8007834 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f003 0308 	and.w	r3, r3, #8
 800785a:	2b00      	cmp	r3, #0
 800785c:	d036      	beq.n	80078cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	695b      	ldr	r3, [r3, #20]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d016      	beq.n	8007894 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007866:	4b15      	ldr	r3, [pc, #84]	@ (80078bc <HAL_RCC_OscConfig+0x248>)
 8007868:	2201      	movs	r2, #1
 800786a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800786c:	f7fc fbb2 	bl	8003fd4 <HAL_GetTick>
 8007870:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007872:	e008      	b.n	8007886 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007874:	f7fc fbae 	bl	8003fd4 <HAL_GetTick>
 8007878:	4602      	mov	r2, r0
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	1ad3      	subs	r3, r2, r3
 800787e:	2b02      	cmp	r3, #2
 8007880:	d901      	bls.n	8007886 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007882:	2303      	movs	r3, #3
 8007884:	e167      	b.n	8007b56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007886:	4b0b      	ldr	r3, [pc, #44]	@ (80078b4 <HAL_RCC_OscConfig+0x240>)
 8007888:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800788a:	f003 0302 	and.w	r3, r3, #2
 800788e:	2b00      	cmp	r3, #0
 8007890:	d0f0      	beq.n	8007874 <HAL_RCC_OscConfig+0x200>
 8007892:	e01b      	b.n	80078cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007894:	4b09      	ldr	r3, [pc, #36]	@ (80078bc <HAL_RCC_OscConfig+0x248>)
 8007896:	2200      	movs	r2, #0
 8007898:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800789a:	f7fc fb9b 	bl	8003fd4 <HAL_GetTick>
 800789e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80078a0:	e00e      	b.n	80078c0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80078a2:	f7fc fb97 	bl	8003fd4 <HAL_GetTick>
 80078a6:	4602      	mov	r2, r0
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	1ad3      	subs	r3, r2, r3
 80078ac:	2b02      	cmp	r3, #2
 80078ae:	d907      	bls.n	80078c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80078b0:	2303      	movs	r3, #3
 80078b2:	e150      	b.n	8007b56 <HAL_RCC_OscConfig+0x4e2>
 80078b4:	40023800 	.word	0x40023800
 80078b8:	42470000 	.word	0x42470000
 80078bc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80078c0:	4b88      	ldr	r3, [pc, #544]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 80078c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078c4:	f003 0302 	and.w	r3, r3, #2
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d1ea      	bne.n	80078a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f003 0304 	and.w	r3, r3, #4
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	f000 8097 	beq.w	8007a08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80078da:	2300      	movs	r3, #0
 80078dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80078de:	4b81      	ldr	r3, [pc, #516]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 80078e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d10f      	bne.n	800790a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80078ea:	2300      	movs	r3, #0
 80078ec:	60bb      	str	r3, [r7, #8]
 80078ee:	4b7d      	ldr	r3, [pc, #500]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 80078f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078f2:	4a7c      	ldr	r2, [pc, #496]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 80078f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80078fa:	4b7a      	ldr	r3, [pc, #488]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 80078fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007902:	60bb      	str	r3, [r7, #8]
 8007904:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007906:	2301      	movs	r3, #1
 8007908:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800790a:	4b77      	ldr	r3, [pc, #476]	@ (8007ae8 <HAL_RCC_OscConfig+0x474>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007912:	2b00      	cmp	r3, #0
 8007914:	d118      	bne.n	8007948 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007916:	4b74      	ldr	r3, [pc, #464]	@ (8007ae8 <HAL_RCC_OscConfig+0x474>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4a73      	ldr	r2, [pc, #460]	@ (8007ae8 <HAL_RCC_OscConfig+0x474>)
 800791c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007920:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007922:	f7fc fb57 	bl	8003fd4 <HAL_GetTick>
 8007926:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007928:	e008      	b.n	800793c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800792a:	f7fc fb53 	bl	8003fd4 <HAL_GetTick>
 800792e:	4602      	mov	r2, r0
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	1ad3      	subs	r3, r2, r3
 8007934:	2b02      	cmp	r3, #2
 8007936:	d901      	bls.n	800793c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007938:	2303      	movs	r3, #3
 800793a:	e10c      	b.n	8007b56 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800793c:	4b6a      	ldr	r3, [pc, #424]	@ (8007ae8 <HAL_RCC_OscConfig+0x474>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007944:	2b00      	cmp	r3, #0
 8007946:	d0f0      	beq.n	800792a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	2b01      	cmp	r3, #1
 800794e:	d106      	bne.n	800795e <HAL_RCC_OscConfig+0x2ea>
 8007950:	4b64      	ldr	r3, [pc, #400]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 8007952:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007954:	4a63      	ldr	r2, [pc, #396]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 8007956:	f043 0301 	orr.w	r3, r3, #1
 800795a:	6713      	str	r3, [r2, #112]	@ 0x70
 800795c:	e01c      	b.n	8007998 <HAL_RCC_OscConfig+0x324>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	689b      	ldr	r3, [r3, #8]
 8007962:	2b05      	cmp	r3, #5
 8007964:	d10c      	bne.n	8007980 <HAL_RCC_OscConfig+0x30c>
 8007966:	4b5f      	ldr	r3, [pc, #380]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 8007968:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800796a:	4a5e      	ldr	r2, [pc, #376]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 800796c:	f043 0304 	orr.w	r3, r3, #4
 8007970:	6713      	str	r3, [r2, #112]	@ 0x70
 8007972:	4b5c      	ldr	r3, [pc, #368]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 8007974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007976:	4a5b      	ldr	r2, [pc, #364]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 8007978:	f043 0301 	orr.w	r3, r3, #1
 800797c:	6713      	str	r3, [r2, #112]	@ 0x70
 800797e:	e00b      	b.n	8007998 <HAL_RCC_OscConfig+0x324>
 8007980:	4b58      	ldr	r3, [pc, #352]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 8007982:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007984:	4a57      	ldr	r2, [pc, #348]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 8007986:	f023 0301 	bic.w	r3, r3, #1
 800798a:	6713      	str	r3, [r2, #112]	@ 0x70
 800798c:	4b55      	ldr	r3, [pc, #340]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 800798e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007990:	4a54      	ldr	r2, [pc, #336]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 8007992:	f023 0304 	bic.w	r3, r3, #4
 8007996:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d015      	beq.n	80079cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079a0:	f7fc fb18 	bl	8003fd4 <HAL_GetTick>
 80079a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80079a6:	e00a      	b.n	80079be <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079a8:	f7fc fb14 	bl	8003fd4 <HAL_GetTick>
 80079ac:	4602      	mov	r2, r0
 80079ae:	693b      	ldr	r3, [r7, #16]
 80079b0:	1ad3      	subs	r3, r2, r3
 80079b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d901      	bls.n	80079be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80079ba:	2303      	movs	r3, #3
 80079bc:	e0cb      	b.n	8007b56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80079be:	4b49      	ldr	r3, [pc, #292]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 80079c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079c2:	f003 0302 	and.w	r3, r3, #2
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d0ee      	beq.n	80079a8 <HAL_RCC_OscConfig+0x334>
 80079ca:	e014      	b.n	80079f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80079cc:	f7fc fb02 	bl	8003fd4 <HAL_GetTick>
 80079d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80079d2:	e00a      	b.n	80079ea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079d4:	f7fc fafe 	bl	8003fd4 <HAL_GetTick>
 80079d8:	4602      	mov	r2, r0
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	1ad3      	subs	r3, r2, r3
 80079de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d901      	bls.n	80079ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80079e6:	2303      	movs	r3, #3
 80079e8:	e0b5      	b.n	8007b56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80079ea:	4b3e      	ldr	r3, [pc, #248]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 80079ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079ee:	f003 0302 	and.w	r3, r3, #2
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d1ee      	bne.n	80079d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80079f6:	7dfb      	ldrb	r3, [r7, #23]
 80079f8:	2b01      	cmp	r3, #1
 80079fa:	d105      	bne.n	8007a08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80079fc:	4b39      	ldr	r3, [pc, #228]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 80079fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a00:	4a38      	ldr	r2, [pc, #224]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 8007a02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007a06:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	699b      	ldr	r3, [r3, #24]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	f000 80a1 	beq.w	8007b54 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007a12:	4b34      	ldr	r3, [pc, #208]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	f003 030c 	and.w	r3, r3, #12
 8007a1a:	2b08      	cmp	r3, #8
 8007a1c:	d05c      	beq.n	8007ad8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	699b      	ldr	r3, [r3, #24]
 8007a22:	2b02      	cmp	r3, #2
 8007a24:	d141      	bne.n	8007aaa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a26:	4b31      	ldr	r3, [pc, #196]	@ (8007aec <HAL_RCC_OscConfig+0x478>)
 8007a28:	2200      	movs	r2, #0
 8007a2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a2c:	f7fc fad2 	bl	8003fd4 <HAL_GetTick>
 8007a30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a32:	e008      	b.n	8007a46 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a34:	f7fc face 	bl	8003fd4 <HAL_GetTick>
 8007a38:	4602      	mov	r2, r0
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	1ad3      	subs	r3, r2, r3
 8007a3e:	2b02      	cmp	r3, #2
 8007a40:	d901      	bls.n	8007a46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007a42:	2303      	movs	r3, #3
 8007a44:	e087      	b.n	8007b56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a46:	4b27      	ldr	r3, [pc, #156]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d1f0      	bne.n	8007a34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	69da      	ldr	r2, [r3, #28]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6a1b      	ldr	r3, [r3, #32]
 8007a5a:	431a      	orrs	r2, r3
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a60:	019b      	lsls	r3, r3, #6
 8007a62:	431a      	orrs	r2, r3
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a68:	085b      	lsrs	r3, r3, #1
 8007a6a:	3b01      	subs	r3, #1
 8007a6c:	041b      	lsls	r3, r3, #16
 8007a6e:	431a      	orrs	r2, r3
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a74:	061b      	lsls	r3, r3, #24
 8007a76:	491b      	ldr	r1, [pc, #108]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007a7c:	4b1b      	ldr	r3, [pc, #108]	@ (8007aec <HAL_RCC_OscConfig+0x478>)
 8007a7e:	2201      	movs	r2, #1
 8007a80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a82:	f7fc faa7 	bl	8003fd4 <HAL_GetTick>
 8007a86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a88:	e008      	b.n	8007a9c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a8a:	f7fc faa3 	bl	8003fd4 <HAL_GetTick>
 8007a8e:	4602      	mov	r2, r0
 8007a90:	693b      	ldr	r3, [r7, #16]
 8007a92:	1ad3      	subs	r3, r2, r3
 8007a94:	2b02      	cmp	r3, #2
 8007a96:	d901      	bls.n	8007a9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007a98:	2303      	movs	r3, #3
 8007a9a:	e05c      	b.n	8007b56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a9c:	4b11      	ldr	r3, [pc, #68]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d0f0      	beq.n	8007a8a <HAL_RCC_OscConfig+0x416>
 8007aa8:	e054      	b.n	8007b54 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007aaa:	4b10      	ldr	r3, [pc, #64]	@ (8007aec <HAL_RCC_OscConfig+0x478>)
 8007aac:	2200      	movs	r2, #0
 8007aae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ab0:	f7fc fa90 	bl	8003fd4 <HAL_GetTick>
 8007ab4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ab6:	e008      	b.n	8007aca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ab8:	f7fc fa8c 	bl	8003fd4 <HAL_GetTick>
 8007abc:	4602      	mov	r2, r0
 8007abe:	693b      	ldr	r3, [r7, #16]
 8007ac0:	1ad3      	subs	r3, r2, r3
 8007ac2:	2b02      	cmp	r3, #2
 8007ac4:	d901      	bls.n	8007aca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007ac6:	2303      	movs	r3, #3
 8007ac8:	e045      	b.n	8007b56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007aca:	4b06      	ldr	r3, [pc, #24]	@ (8007ae4 <HAL_RCC_OscConfig+0x470>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d1f0      	bne.n	8007ab8 <HAL_RCC_OscConfig+0x444>
 8007ad6:	e03d      	b.n	8007b54 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	699b      	ldr	r3, [r3, #24]
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	d107      	bne.n	8007af0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	e038      	b.n	8007b56 <HAL_RCC_OscConfig+0x4e2>
 8007ae4:	40023800 	.word	0x40023800
 8007ae8:	40007000 	.word	0x40007000
 8007aec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007af0:	4b1b      	ldr	r3, [pc, #108]	@ (8007b60 <HAL_RCC_OscConfig+0x4ec>)
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	699b      	ldr	r3, [r3, #24]
 8007afa:	2b01      	cmp	r3, #1
 8007afc:	d028      	beq.n	8007b50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007b08:	429a      	cmp	r2, r3
 8007b0a:	d121      	bne.n	8007b50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b16:	429a      	cmp	r2, r3
 8007b18:	d11a      	bne.n	8007b50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007b1a:	68fa      	ldr	r2, [r7, #12]
 8007b1c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007b20:	4013      	ands	r3, r2
 8007b22:	687a      	ldr	r2, [r7, #4]
 8007b24:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007b26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d111      	bne.n	8007b50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b36:	085b      	lsrs	r3, r3, #1
 8007b38:	3b01      	subs	r3, #1
 8007b3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007b3c:	429a      	cmp	r2, r3
 8007b3e:	d107      	bne.n	8007b50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007b4c:	429a      	cmp	r2, r3
 8007b4e:	d001      	beq.n	8007b54 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007b50:	2301      	movs	r3, #1
 8007b52:	e000      	b.n	8007b56 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007b54:	2300      	movs	r3, #0
}
 8007b56:	4618      	mov	r0, r3
 8007b58:	3718      	adds	r7, #24
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}
 8007b5e:	bf00      	nop
 8007b60:	40023800 	.word	0x40023800

08007b64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b084      	sub	sp, #16
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
 8007b6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d101      	bne.n	8007b78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007b74:	2301      	movs	r3, #1
 8007b76:	e0cc      	b.n	8007d12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007b78:	4b68      	ldr	r3, [pc, #416]	@ (8007d1c <HAL_RCC_ClockConfig+0x1b8>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f003 030f 	and.w	r3, r3, #15
 8007b80:	683a      	ldr	r2, [r7, #0]
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d90c      	bls.n	8007ba0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b86:	4b65      	ldr	r3, [pc, #404]	@ (8007d1c <HAL_RCC_ClockConfig+0x1b8>)
 8007b88:	683a      	ldr	r2, [r7, #0]
 8007b8a:	b2d2      	uxtb	r2, r2
 8007b8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b8e:	4b63      	ldr	r3, [pc, #396]	@ (8007d1c <HAL_RCC_ClockConfig+0x1b8>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f003 030f 	and.w	r3, r3, #15
 8007b96:	683a      	ldr	r2, [r7, #0]
 8007b98:	429a      	cmp	r2, r3
 8007b9a:	d001      	beq.n	8007ba0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	e0b8      	b.n	8007d12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f003 0302 	and.w	r3, r3, #2
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d020      	beq.n	8007bee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f003 0304 	and.w	r3, r3, #4
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d005      	beq.n	8007bc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007bb8:	4b59      	ldr	r3, [pc, #356]	@ (8007d20 <HAL_RCC_ClockConfig+0x1bc>)
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	4a58      	ldr	r2, [pc, #352]	@ (8007d20 <HAL_RCC_ClockConfig+0x1bc>)
 8007bbe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007bc2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f003 0308 	and.w	r3, r3, #8
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d005      	beq.n	8007bdc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007bd0:	4b53      	ldr	r3, [pc, #332]	@ (8007d20 <HAL_RCC_ClockConfig+0x1bc>)
 8007bd2:	689b      	ldr	r3, [r3, #8]
 8007bd4:	4a52      	ldr	r2, [pc, #328]	@ (8007d20 <HAL_RCC_ClockConfig+0x1bc>)
 8007bd6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007bda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007bdc:	4b50      	ldr	r3, [pc, #320]	@ (8007d20 <HAL_RCC_ClockConfig+0x1bc>)
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	494d      	ldr	r1, [pc, #308]	@ (8007d20 <HAL_RCC_ClockConfig+0x1bc>)
 8007bea:	4313      	orrs	r3, r2
 8007bec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f003 0301 	and.w	r3, r3, #1
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d044      	beq.n	8007c84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	2b01      	cmp	r3, #1
 8007c00:	d107      	bne.n	8007c12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c02:	4b47      	ldr	r3, [pc, #284]	@ (8007d20 <HAL_RCC_ClockConfig+0x1bc>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d119      	bne.n	8007c42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	e07f      	b.n	8007d12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	2b02      	cmp	r3, #2
 8007c18:	d003      	beq.n	8007c22 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007c1e:	2b03      	cmp	r3, #3
 8007c20:	d107      	bne.n	8007c32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c22:	4b3f      	ldr	r3, [pc, #252]	@ (8007d20 <HAL_RCC_ClockConfig+0x1bc>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d109      	bne.n	8007c42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	e06f      	b.n	8007d12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c32:	4b3b      	ldr	r3, [pc, #236]	@ (8007d20 <HAL_RCC_ClockConfig+0x1bc>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f003 0302 	and.w	r3, r3, #2
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d101      	bne.n	8007c42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	e067      	b.n	8007d12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007c42:	4b37      	ldr	r3, [pc, #220]	@ (8007d20 <HAL_RCC_ClockConfig+0x1bc>)
 8007c44:	689b      	ldr	r3, [r3, #8]
 8007c46:	f023 0203 	bic.w	r2, r3, #3
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	685b      	ldr	r3, [r3, #4]
 8007c4e:	4934      	ldr	r1, [pc, #208]	@ (8007d20 <HAL_RCC_ClockConfig+0x1bc>)
 8007c50:	4313      	orrs	r3, r2
 8007c52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007c54:	f7fc f9be 	bl	8003fd4 <HAL_GetTick>
 8007c58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c5a:	e00a      	b.n	8007c72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c5c:	f7fc f9ba 	bl	8003fd4 <HAL_GetTick>
 8007c60:	4602      	mov	r2, r0
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	1ad3      	subs	r3, r2, r3
 8007c66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d901      	bls.n	8007c72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007c6e:	2303      	movs	r3, #3
 8007c70:	e04f      	b.n	8007d12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c72:	4b2b      	ldr	r3, [pc, #172]	@ (8007d20 <HAL_RCC_ClockConfig+0x1bc>)
 8007c74:	689b      	ldr	r3, [r3, #8]
 8007c76:	f003 020c 	and.w	r2, r3, #12
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	009b      	lsls	r3, r3, #2
 8007c80:	429a      	cmp	r2, r3
 8007c82:	d1eb      	bne.n	8007c5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007c84:	4b25      	ldr	r3, [pc, #148]	@ (8007d1c <HAL_RCC_ClockConfig+0x1b8>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f003 030f 	and.w	r3, r3, #15
 8007c8c:	683a      	ldr	r2, [r7, #0]
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d20c      	bcs.n	8007cac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c92:	4b22      	ldr	r3, [pc, #136]	@ (8007d1c <HAL_RCC_ClockConfig+0x1b8>)
 8007c94:	683a      	ldr	r2, [r7, #0]
 8007c96:	b2d2      	uxtb	r2, r2
 8007c98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c9a:	4b20      	ldr	r3, [pc, #128]	@ (8007d1c <HAL_RCC_ClockConfig+0x1b8>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f003 030f 	and.w	r3, r3, #15
 8007ca2:	683a      	ldr	r2, [r7, #0]
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d001      	beq.n	8007cac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	e032      	b.n	8007d12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f003 0304 	and.w	r3, r3, #4
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d008      	beq.n	8007cca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007cb8:	4b19      	ldr	r3, [pc, #100]	@ (8007d20 <HAL_RCC_ClockConfig+0x1bc>)
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	68db      	ldr	r3, [r3, #12]
 8007cc4:	4916      	ldr	r1, [pc, #88]	@ (8007d20 <HAL_RCC_ClockConfig+0x1bc>)
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f003 0308 	and.w	r3, r3, #8
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d009      	beq.n	8007cea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007cd6:	4b12      	ldr	r3, [pc, #72]	@ (8007d20 <HAL_RCC_ClockConfig+0x1bc>)
 8007cd8:	689b      	ldr	r3, [r3, #8]
 8007cda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	691b      	ldr	r3, [r3, #16]
 8007ce2:	00db      	lsls	r3, r3, #3
 8007ce4:	490e      	ldr	r1, [pc, #56]	@ (8007d20 <HAL_RCC_ClockConfig+0x1bc>)
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007cea:	f000 f821 	bl	8007d30 <HAL_RCC_GetSysClockFreq>
 8007cee:	4602      	mov	r2, r0
 8007cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8007d20 <HAL_RCC_ClockConfig+0x1bc>)
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	091b      	lsrs	r3, r3, #4
 8007cf6:	f003 030f 	and.w	r3, r3, #15
 8007cfa:	490a      	ldr	r1, [pc, #40]	@ (8007d24 <HAL_RCC_ClockConfig+0x1c0>)
 8007cfc:	5ccb      	ldrb	r3, [r1, r3]
 8007cfe:	fa22 f303 	lsr.w	r3, r2, r3
 8007d02:	4a09      	ldr	r2, [pc, #36]	@ (8007d28 <HAL_RCC_ClockConfig+0x1c4>)
 8007d04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007d06:	4b09      	ldr	r3, [pc, #36]	@ (8007d2c <HAL_RCC_ClockConfig+0x1c8>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	f7fb fe3c 	bl	8003988 <HAL_InitTick>

  return HAL_OK;
 8007d10:	2300      	movs	r3, #0
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3710      	adds	r7, #16
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}
 8007d1a:	bf00      	nop
 8007d1c:	40023c00 	.word	0x40023c00
 8007d20:	40023800 	.word	0x40023800
 8007d24:	0800ee54 	.word	0x0800ee54
 8007d28:	20000008 	.word	0x20000008
 8007d2c:	2000000c 	.word	0x2000000c

08007d30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d34:	b094      	sub	sp, #80	@ 0x50
 8007d36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007d38:	2300      	movs	r3, #0
 8007d3a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8007d40:	2300      	movs	r3, #0
 8007d42:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007d44:	2300      	movs	r3, #0
 8007d46:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007d48:	4b79      	ldr	r3, [pc, #484]	@ (8007f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8007d4a:	689b      	ldr	r3, [r3, #8]
 8007d4c:	f003 030c 	and.w	r3, r3, #12
 8007d50:	2b08      	cmp	r3, #8
 8007d52:	d00d      	beq.n	8007d70 <HAL_RCC_GetSysClockFreq+0x40>
 8007d54:	2b08      	cmp	r3, #8
 8007d56:	f200 80e1 	bhi.w	8007f1c <HAL_RCC_GetSysClockFreq+0x1ec>
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d002      	beq.n	8007d64 <HAL_RCC_GetSysClockFreq+0x34>
 8007d5e:	2b04      	cmp	r3, #4
 8007d60:	d003      	beq.n	8007d6a <HAL_RCC_GetSysClockFreq+0x3a>
 8007d62:	e0db      	b.n	8007f1c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007d64:	4b73      	ldr	r3, [pc, #460]	@ (8007f34 <HAL_RCC_GetSysClockFreq+0x204>)
 8007d66:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007d68:	e0db      	b.n	8007f22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007d6a:	4b73      	ldr	r3, [pc, #460]	@ (8007f38 <HAL_RCC_GetSysClockFreq+0x208>)
 8007d6c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007d6e:	e0d8      	b.n	8007f22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007d70:	4b6f      	ldr	r3, [pc, #444]	@ (8007f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d78:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007d7a:	4b6d      	ldr	r3, [pc, #436]	@ (8007f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d063      	beq.n	8007e4e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007d86:	4b6a      	ldr	r3, [pc, #424]	@ (8007f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	099b      	lsrs	r3, r3, #6
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007d90:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d98:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d9e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007da2:	4622      	mov	r2, r4
 8007da4:	462b      	mov	r3, r5
 8007da6:	f04f 0000 	mov.w	r0, #0
 8007daa:	f04f 0100 	mov.w	r1, #0
 8007dae:	0159      	lsls	r1, r3, #5
 8007db0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007db4:	0150      	lsls	r0, r2, #5
 8007db6:	4602      	mov	r2, r0
 8007db8:	460b      	mov	r3, r1
 8007dba:	4621      	mov	r1, r4
 8007dbc:	1a51      	subs	r1, r2, r1
 8007dbe:	6139      	str	r1, [r7, #16]
 8007dc0:	4629      	mov	r1, r5
 8007dc2:	eb63 0301 	sbc.w	r3, r3, r1
 8007dc6:	617b      	str	r3, [r7, #20]
 8007dc8:	f04f 0200 	mov.w	r2, #0
 8007dcc:	f04f 0300 	mov.w	r3, #0
 8007dd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007dd4:	4659      	mov	r1, fp
 8007dd6:	018b      	lsls	r3, r1, #6
 8007dd8:	4651      	mov	r1, sl
 8007dda:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007dde:	4651      	mov	r1, sl
 8007de0:	018a      	lsls	r2, r1, #6
 8007de2:	4651      	mov	r1, sl
 8007de4:	ebb2 0801 	subs.w	r8, r2, r1
 8007de8:	4659      	mov	r1, fp
 8007dea:	eb63 0901 	sbc.w	r9, r3, r1
 8007dee:	f04f 0200 	mov.w	r2, #0
 8007df2:	f04f 0300 	mov.w	r3, #0
 8007df6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007dfa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007dfe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007e02:	4690      	mov	r8, r2
 8007e04:	4699      	mov	r9, r3
 8007e06:	4623      	mov	r3, r4
 8007e08:	eb18 0303 	adds.w	r3, r8, r3
 8007e0c:	60bb      	str	r3, [r7, #8]
 8007e0e:	462b      	mov	r3, r5
 8007e10:	eb49 0303 	adc.w	r3, r9, r3
 8007e14:	60fb      	str	r3, [r7, #12]
 8007e16:	f04f 0200 	mov.w	r2, #0
 8007e1a:	f04f 0300 	mov.w	r3, #0
 8007e1e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007e22:	4629      	mov	r1, r5
 8007e24:	024b      	lsls	r3, r1, #9
 8007e26:	4621      	mov	r1, r4
 8007e28:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007e2c:	4621      	mov	r1, r4
 8007e2e:	024a      	lsls	r2, r1, #9
 8007e30:	4610      	mov	r0, r2
 8007e32:	4619      	mov	r1, r3
 8007e34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e36:	2200      	movs	r2, #0
 8007e38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007e3c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007e40:	f7f8 ff12 	bl	8000c68 <__aeabi_uldivmod>
 8007e44:	4602      	mov	r2, r0
 8007e46:	460b      	mov	r3, r1
 8007e48:	4613      	mov	r3, r2
 8007e4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e4c:	e058      	b.n	8007f00 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e4e:	4b38      	ldr	r3, [pc, #224]	@ (8007f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8007e50:	685b      	ldr	r3, [r3, #4]
 8007e52:	099b      	lsrs	r3, r3, #6
 8007e54:	2200      	movs	r2, #0
 8007e56:	4618      	mov	r0, r3
 8007e58:	4611      	mov	r1, r2
 8007e5a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007e5e:	623b      	str	r3, [r7, #32]
 8007e60:	2300      	movs	r3, #0
 8007e62:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e64:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007e68:	4642      	mov	r2, r8
 8007e6a:	464b      	mov	r3, r9
 8007e6c:	f04f 0000 	mov.w	r0, #0
 8007e70:	f04f 0100 	mov.w	r1, #0
 8007e74:	0159      	lsls	r1, r3, #5
 8007e76:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007e7a:	0150      	lsls	r0, r2, #5
 8007e7c:	4602      	mov	r2, r0
 8007e7e:	460b      	mov	r3, r1
 8007e80:	4641      	mov	r1, r8
 8007e82:	ebb2 0a01 	subs.w	sl, r2, r1
 8007e86:	4649      	mov	r1, r9
 8007e88:	eb63 0b01 	sbc.w	fp, r3, r1
 8007e8c:	f04f 0200 	mov.w	r2, #0
 8007e90:	f04f 0300 	mov.w	r3, #0
 8007e94:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007e98:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007e9c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007ea0:	ebb2 040a 	subs.w	r4, r2, sl
 8007ea4:	eb63 050b 	sbc.w	r5, r3, fp
 8007ea8:	f04f 0200 	mov.w	r2, #0
 8007eac:	f04f 0300 	mov.w	r3, #0
 8007eb0:	00eb      	lsls	r3, r5, #3
 8007eb2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007eb6:	00e2      	lsls	r2, r4, #3
 8007eb8:	4614      	mov	r4, r2
 8007eba:	461d      	mov	r5, r3
 8007ebc:	4643      	mov	r3, r8
 8007ebe:	18e3      	adds	r3, r4, r3
 8007ec0:	603b      	str	r3, [r7, #0]
 8007ec2:	464b      	mov	r3, r9
 8007ec4:	eb45 0303 	adc.w	r3, r5, r3
 8007ec8:	607b      	str	r3, [r7, #4]
 8007eca:	f04f 0200 	mov.w	r2, #0
 8007ece:	f04f 0300 	mov.w	r3, #0
 8007ed2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007ed6:	4629      	mov	r1, r5
 8007ed8:	028b      	lsls	r3, r1, #10
 8007eda:	4621      	mov	r1, r4
 8007edc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007ee0:	4621      	mov	r1, r4
 8007ee2:	028a      	lsls	r2, r1, #10
 8007ee4:	4610      	mov	r0, r2
 8007ee6:	4619      	mov	r1, r3
 8007ee8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007eea:	2200      	movs	r2, #0
 8007eec:	61bb      	str	r3, [r7, #24]
 8007eee:	61fa      	str	r2, [r7, #28]
 8007ef0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007ef4:	f7f8 feb8 	bl	8000c68 <__aeabi_uldivmod>
 8007ef8:	4602      	mov	r2, r0
 8007efa:	460b      	mov	r3, r1
 8007efc:	4613      	mov	r3, r2
 8007efe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007f00:	4b0b      	ldr	r3, [pc, #44]	@ (8007f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	0c1b      	lsrs	r3, r3, #16
 8007f06:	f003 0303 	and.w	r3, r3, #3
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	005b      	lsls	r3, r3, #1
 8007f0e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007f10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007f12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f18:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007f1a:	e002      	b.n	8007f22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007f1c:	4b05      	ldr	r3, [pc, #20]	@ (8007f34 <HAL_RCC_GetSysClockFreq+0x204>)
 8007f1e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007f20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007f22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3750      	adds	r7, #80	@ 0x50
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007f2e:	bf00      	nop
 8007f30:	40023800 	.word	0x40023800
 8007f34:	00f42400 	.word	0x00f42400
 8007f38:	007a1200 	.word	0x007a1200

08007f3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007f40:	4b03      	ldr	r3, [pc, #12]	@ (8007f50 <HAL_RCC_GetHCLKFreq+0x14>)
 8007f42:	681b      	ldr	r3, [r3, #0]
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr
 8007f4e:	bf00      	nop
 8007f50:	20000008 	.word	0x20000008

08007f54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007f58:	f7ff fff0 	bl	8007f3c <HAL_RCC_GetHCLKFreq>
 8007f5c:	4602      	mov	r2, r0
 8007f5e:	4b05      	ldr	r3, [pc, #20]	@ (8007f74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007f60:	689b      	ldr	r3, [r3, #8]
 8007f62:	0a9b      	lsrs	r3, r3, #10
 8007f64:	f003 0307 	and.w	r3, r3, #7
 8007f68:	4903      	ldr	r1, [pc, #12]	@ (8007f78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007f6a:	5ccb      	ldrb	r3, [r1, r3]
 8007f6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007f70:	4618      	mov	r0, r3
 8007f72:	bd80      	pop	{r7, pc}
 8007f74:	40023800 	.word	0x40023800
 8007f78:	0800ee64 	.word	0x0800ee64

08007f7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007f80:	f7ff ffdc 	bl	8007f3c <HAL_RCC_GetHCLKFreq>
 8007f84:	4602      	mov	r2, r0
 8007f86:	4b05      	ldr	r3, [pc, #20]	@ (8007f9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007f88:	689b      	ldr	r3, [r3, #8]
 8007f8a:	0b5b      	lsrs	r3, r3, #13
 8007f8c:	f003 0307 	and.w	r3, r3, #7
 8007f90:	4903      	ldr	r1, [pc, #12]	@ (8007fa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007f92:	5ccb      	ldrb	r3, [r1, r3]
 8007f94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	bd80      	pop	{r7, pc}
 8007f9c:	40023800 	.word	0x40023800
 8007fa0:	0800ee64 	.word	0x0800ee64

08007fa4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b083      	sub	sp, #12
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
 8007fac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	220f      	movs	r2, #15
 8007fb2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007fb4:	4b12      	ldr	r3, [pc, #72]	@ (8008000 <HAL_RCC_GetClockConfig+0x5c>)
 8007fb6:	689b      	ldr	r3, [r3, #8]
 8007fb8:	f003 0203 	and.w	r2, r3, #3
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007fc0:	4b0f      	ldr	r3, [pc, #60]	@ (8008000 <HAL_RCC_GetClockConfig+0x5c>)
 8007fc2:	689b      	ldr	r3, [r3, #8]
 8007fc4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8008000 <HAL_RCC_GetClockConfig+0x5c>)
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007fd8:	4b09      	ldr	r3, [pc, #36]	@ (8008000 <HAL_RCC_GetClockConfig+0x5c>)
 8007fda:	689b      	ldr	r3, [r3, #8]
 8007fdc:	08db      	lsrs	r3, r3, #3
 8007fde:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007fe6:	4b07      	ldr	r3, [pc, #28]	@ (8008004 <HAL_RCC_GetClockConfig+0x60>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f003 020f 	and.w	r2, r3, #15
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	601a      	str	r2, [r3, #0]
}
 8007ff2:	bf00      	nop
 8007ff4:	370c      	adds	r7, #12
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffc:	4770      	bx	lr
 8007ffe:	bf00      	nop
 8008000:	40023800 	.word	0x40023800
 8008004:	40023c00 	.word	0x40023c00

08008008 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b086      	sub	sp, #24
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008010:	2300      	movs	r3, #0
 8008012:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8008014:	2300      	movs	r3, #0
 8008016:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f003 0301 	and.w	r3, r3, #1
 8008020:	2b00      	cmp	r3, #0
 8008022:	d10b      	bne.n	800803c <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800802c:	2b00      	cmp	r3, #0
 800802e:	d105      	bne.n	800803c <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8008038:	2b00      	cmp	r3, #0
 800803a:	d075      	beq.n	8008128 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800803c:	4b91      	ldr	r3, [pc, #580]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800803e:	2200      	movs	r2, #0
 8008040:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008042:	f7fb ffc7 	bl	8003fd4 <HAL_GetTick>
 8008046:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008048:	e008      	b.n	800805c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800804a:	f7fb ffc3 	bl	8003fd4 <HAL_GetTick>
 800804e:	4602      	mov	r2, r0
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	1ad3      	subs	r3, r2, r3
 8008054:	2b02      	cmp	r3, #2
 8008056:	d901      	bls.n	800805c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008058:	2303      	movs	r3, #3
 800805a:	e189      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800805c:	4b8a      	ldr	r3, [pc, #552]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008064:	2b00      	cmp	r3, #0
 8008066:	d1f0      	bne.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f003 0301 	and.w	r3, r3, #1
 8008070:	2b00      	cmp	r3, #0
 8008072:	d009      	beq.n	8008088 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	685b      	ldr	r3, [r3, #4]
 8008078:	019a      	lsls	r2, r3, #6
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	689b      	ldr	r3, [r3, #8]
 800807e:	071b      	lsls	r3, r3, #28
 8008080:	4981      	ldr	r1, [pc, #516]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008082:	4313      	orrs	r3, r2
 8008084:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f003 0302 	and.w	r3, r3, #2
 8008090:	2b00      	cmp	r3, #0
 8008092:	d01f      	beq.n	80080d4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008094:	4b7c      	ldr	r3, [pc, #496]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008096:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800809a:	0f1b      	lsrs	r3, r3, #28
 800809c:	f003 0307 	and.w	r3, r3, #7
 80080a0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	685b      	ldr	r3, [r3, #4]
 80080a6:	019a      	lsls	r2, r3, #6
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	68db      	ldr	r3, [r3, #12]
 80080ac:	061b      	lsls	r3, r3, #24
 80080ae:	431a      	orrs	r2, r3
 80080b0:	693b      	ldr	r3, [r7, #16]
 80080b2:	071b      	lsls	r3, r3, #28
 80080b4:	4974      	ldr	r1, [pc, #464]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80080b6:	4313      	orrs	r3, r2
 80080b8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80080bc:	4b72      	ldr	r3, [pc, #456]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80080be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080c2:	f023 021f 	bic.w	r2, r3, #31
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	69db      	ldr	r3, [r3, #28]
 80080ca:	3b01      	subs	r3, #1
 80080cc:	496e      	ldr	r1, [pc, #440]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80080ce:	4313      	orrs	r3, r2
 80080d0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d00d      	beq.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	685b      	ldr	r3, [r3, #4]
 80080e4:	019a      	lsls	r2, r3, #6
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	68db      	ldr	r3, [r3, #12]
 80080ea:	061b      	lsls	r3, r3, #24
 80080ec:	431a      	orrs	r2, r3
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	689b      	ldr	r3, [r3, #8]
 80080f2:	071b      	lsls	r3, r3, #28
 80080f4:	4964      	ldr	r1, [pc, #400]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80080f6:	4313      	orrs	r3, r2
 80080f8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80080fc:	4b61      	ldr	r3, [pc, #388]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80080fe:	2201      	movs	r2, #1
 8008100:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008102:	f7fb ff67 	bl	8003fd4 <HAL_GetTick>
 8008106:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008108:	e008      	b.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800810a:	f7fb ff63 	bl	8003fd4 <HAL_GetTick>
 800810e:	4602      	mov	r2, r0
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	1ad3      	subs	r3, r2, r3
 8008114:	2b02      	cmp	r3, #2
 8008116:	d901      	bls.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008118:	2303      	movs	r3, #3
 800811a:	e129      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800811c:	4b5a      	ldr	r3, [pc, #360]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008124:	2b00      	cmp	r3, #0
 8008126:	d0f0      	beq.n	800810a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f003 0304 	and.w	r3, r3, #4
 8008130:	2b00      	cmp	r3, #0
 8008132:	d105      	bne.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800813c:	2b00      	cmp	r3, #0
 800813e:	d079      	beq.n	8008234 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008140:	4b52      	ldr	r3, [pc, #328]	@ (800828c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8008142:	2200      	movs	r2, #0
 8008144:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008146:	f7fb ff45 	bl	8003fd4 <HAL_GetTick>
 800814a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800814c:	e008      	b.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800814e:	f7fb ff41 	bl	8003fd4 <HAL_GetTick>
 8008152:	4602      	mov	r2, r0
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	1ad3      	subs	r3, r2, r3
 8008158:	2b02      	cmp	r3, #2
 800815a:	d901      	bls.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800815c:	2303      	movs	r3, #3
 800815e:	e107      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008160:	4b49      	ldr	r3, [pc, #292]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008168:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800816c:	d0ef      	beq.n	800814e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f003 0304 	and.w	r3, r3, #4
 8008176:	2b00      	cmp	r3, #0
 8008178:	d020      	beq.n	80081bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800817a:	4b43      	ldr	r3, [pc, #268]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800817c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008180:	0f1b      	lsrs	r3, r3, #28
 8008182:	f003 0307 	and.w	r3, r3, #7
 8008186:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	691b      	ldr	r3, [r3, #16]
 800818c:	019a      	lsls	r2, r3, #6
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	695b      	ldr	r3, [r3, #20]
 8008192:	061b      	lsls	r3, r3, #24
 8008194:	431a      	orrs	r2, r3
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	071b      	lsls	r3, r3, #28
 800819a:	493b      	ldr	r1, [pc, #236]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800819c:	4313      	orrs	r3, r2
 800819e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80081a2:	4b39      	ldr	r3, [pc, #228]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80081a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081a8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6a1b      	ldr	r3, [r3, #32]
 80081b0:	3b01      	subs	r3, #1
 80081b2:	021b      	lsls	r3, r3, #8
 80081b4:	4934      	ldr	r1, [pc, #208]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80081b6:	4313      	orrs	r3, r2
 80081b8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f003 0308 	and.w	r3, r3, #8
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d01e      	beq.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80081c8:	4b2f      	ldr	r3, [pc, #188]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80081ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081ce:	0e1b      	lsrs	r3, r3, #24
 80081d0:	f003 030f 	and.w	r3, r3, #15
 80081d4:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	691b      	ldr	r3, [r3, #16]
 80081da:	019a      	lsls	r2, r3, #6
 80081dc:	693b      	ldr	r3, [r7, #16]
 80081de:	061b      	lsls	r3, r3, #24
 80081e0:	431a      	orrs	r2, r3
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	699b      	ldr	r3, [r3, #24]
 80081e6:	071b      	lsls	r3, r3, #28
 80081e8:	4927      	ldr	r1, [pc, #156]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80081ea:	4313      	orrs	r3, r2
 80081ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80081f0:	4b25      	ldr	r3, [pc, #148]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80081f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081f6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081fe:	4922      	ldr	r1, [pc, #136]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008200:	4313      	orrs	r3, r2
 8008202:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008206:	4b21      	ldr	r3, [pc, #132]	@ (800828c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8008208:	2201      	movs	r2, #1
 800820a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800820c:	f7fb fee2 	bl	8003fd4 <HAL_GetTick>
 8008210:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008212:	e008      	b.n	8008226 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008214:	f7fb fede 	bl	8003fd4 <HAL_GetTick>
 8008218:	4602      	mov	r2, r0
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	1ad3      	subs	r3, r2, r3
 800821e:	2b02      	cmp	r3, #2
 8008220:	d901      	bls.n	8008226 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008222:	2303      	movs	r3, #3
 8008224:	e0a4      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008226:	4b18      	ldr	r3, [pc, #96]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800822e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008232:	d1ef      	bne.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f003 0320 	and.w	r3, r3, #32
 800823c:	2b00      	cmp	r3, #0
 800823e:	f000 808b 	beq.w	8008358 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008242:	2300      	movs	r3, #0
 8008244:	60fb      	str	r3, [r7, #12]
 8008246:	4b10      	ldr	r3, [pc, #64]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800824a:	4a0f      	ldr	r2, [pc, #60]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800824c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008250:	6413      	str	r3, [r2, #64]	@ 0x40
 8008252:	4b0d      	ldr	r3, [pc, #52]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800825a:	60fb      	str	r3, [r7, #12]
 800825c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800825e:	4b0c      	ldr	r3, [pc, #48]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	4a0b      	ldr	r2, [pc, #44]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8008264:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008268:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800826a:	f7fb feb3 	bl	8003fd4 <HAL_GetTick>
 800826e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008270:	e010      	b.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008272:	f7fb feaf 	bl	8003fd4 <HAL_GetTick>
 8008276:	4602      	mov	r2, r0
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	1ad3      	subs	r3, r2, r3
 800827c:	2b02      	cmp	r3, #2
 800827e:	d909      	bls.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8008280:	2303      	movs	r3, #3
 8008282:	e075      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8008284:	42470068 	.word	0x42470068
 8008288:	40023800 	.word	0x40023800
 800828c:	42470070 	.word	0x42470070
 8008290:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008294:	4b38      	ldr	r3, [pc, #224]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800829c:	2b00      	cmp	r3, #0
 800829e:	d0e8      	beq.n	8008272 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80082a0:	4b36      	ldr	r3, [pc, #216]	@ (800837c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80082a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80082a8:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d02f      	beq.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80082b8:	693a      	ldr	r2, [r7, #16]
 80082ba:	429a      	cmp	r2, r3
 80082bc:	d028      	beq.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80082be:	4b2f      	ldr	r3, [pc, #188]	@ (800837c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80082c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80082c6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80082c8:	4b2d      	ldr	r3, [pc, #180]	@ (8008380 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80082ca:	2201      	movs	r2, #1
 80082cc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80082ce:	4b2c      	ldr	r3, [pc, #176]	@ (8008380 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80082d0:	2200      	movs	r2, #0
 80082d2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80082d4:	4a29      	ldr	r2, [pc, #164]	@ (800837c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80082da:	4b28      	ldr	r3, [pc, #160]	@ (800837c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80082dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082de:	f003 0301 	and.w	r3, r3, #1
 80082e2:	2b01      	cmp	r3, #1
 80082e4:	d114      	bne.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80082e6:	f7fb fe75 	bl	8003fd4 <HAL_GetTick>
 80082ea:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082ec:	e00a      	b.n	8008304 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082ee:	f7fb fe71 	bl	8003fd4 <HAL_GetTick>
 80082f2:	4602      	mov	r2, r0
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	1ad3      	subs	r3, r2, r3
 80082f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d901      	bls.n	8008304 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8008300:	2303      	movs	r3, #3
 8008302:	e035      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008304:	4b1d      	ldr	r3, [pc, #116]	@ (800837c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008306:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008308:	f003 0302 	and.w	r3, r3, #2
 800830c:	2b00      	cmp	r3, #0
 800830e:	d0ee      	beq.n	80082ee <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008314:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008318:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800831c:	d10d      	bne.n	800833a <HAL_RCCEx_PeriphCLKConfig+0x332>
 800831e:	4b17      	ldr	r3, [pc, #92]	@ (800837c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008320:	689b      	ldr	r3, [r3, #8]
 8008322:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800832a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800832e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008332:	4912      	ldr	r1, [pc, #72]	@ (800837c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008334:	4313      	orrs	r3, r2
 8008336:	608b      	str	r3, [r1, #8]
 8008338:	e005      	b.n	8008346 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800833a:	4b10      	ldr	r3, [pc, #64]	@ (800837c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800833c:	689b      	ldr	r3, [r3, #8]
 800833e:	4a0f      	ldr	r2, [pc, #60]	@ (800837c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008340:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008344:	6093      	str	r3, [r2, #8]
 8008346:	4b0d      	ldr	r3, [pc, #52]	@ (800837c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008348:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800834e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008352:	490a      	ldr	r1, [pc, #40]	@ (800837c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008354:	4313      	orrs	r3, r2
 8008356:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f003 0310 	and.w	r3, r3, #16
 8008360:	2b00      	cmp	r3, #0
 8008362:	d004      	beq.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 800836a:	4b06      	ldr	r3, [pc, #24]	@ (8008384 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 800836c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800836e:	2300      	movs	r3, #0
}
 8008370:	4618      	mov	r0, r3
 8008372:	3718      	adds	r7, #24
 8008374:	46bd      	mov	sp, r7
 8008376:	bd80      	pop	{r7, pc}
 8008378:	40007000 	.word	0x40007000
 800837c:	40023800 	.word	0x40023800
 8008380:	42470e40 	.word	0x42470e40
 8008384:	424711e0 	.word	0x424711e0

08008388 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b082      	sub	sp, #8
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
 8008390:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d101      	bne.n	800839c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8008398:	2301      	movs	r3, #1
 800839a:	e025      	b.n	80083e8 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80083a2:	b2db      	uxtb	r3, r3
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d106      	bne.n	80083b6 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2200      	movs	r2, #0
 80083ac:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80083b0:	6878      	ldr	r0, [r7, #4]
 80083b2:	f7f9 f977 	bl	80016a4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2202      	movs	r2, #2
 80083ba:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681a      	ldr	r2, [r3, #0]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	3304      	adds	r3, #4
 80083c6:	4619      	mov	r1, r3
 80083c8:	4610      	mov	r0, r2
 80083ca:	f001 ffdb 	bl	800a384 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6818      	ldr	r0, [r3, #0]
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	685b      	ldr	r3, [r3, #4]
 80083d6:	461a      	mov	r2, r3
 80083d8:	6839      	ldr	r1, [r7, #0]
 80083da:	f002 f830 	bl	800a43e <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2201      	movs	r2, #1
 80083e2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80083e6:	2300      	movs	r3, #0
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3708      	adds	r7, #8
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}

080083f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b082      	sub	sp, #8
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d101      	bne.n	8008402 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80083fe:	2301      	movs	r3, #1
 8008400:	e07b      	b.n	80084fa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008406:	2b00      	cmp	r3, #0
 8008408:	d108      	bne.n	800841c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	685b      	ldr	r3, [r3, #4]
 800840e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008412:	d009      	beq.n	8008428 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2200      	movs	r2, #0
 8008418:	61da      	str	r2, [r3, #28]
 800841a:	e005      	b.n	8008428 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2200      	movs	r2, #0
 8008420:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2200      	movs	r2, #0
 8008426:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2200      	movs	r2, #0
 800842c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008434:	b2db      	uxtb	r3, r3
 8008436:	2b00      	cmp	r3, #0
 8008438:	d106      	bne.n	8008448 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2200      	movs	r2, #0
 800843e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f7fb f9fa 	bl	800383c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2202      	movs	r2, #2
 800844c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	681a      	ldr	r2, [r3, #0]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800845e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	689b      	ldr	r3, [r3, #8]
 800846c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008470:	431a      	orrs	r2, r3
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	68db      	ldr	r3, [r3, #12]
 8008476:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800847a:	431a      	orrs	r2, r3
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	691b      	ldr	r3, [r3, #16]
 8008480:	f003 0302 	and.w	r3, r3, #2
 8008484:	431a      	orrs	r2, r3
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	695b      	ldr	r3, [r3, #20]
 800848a:	f003 0301 	and.w	r3, r3, #1
 800848e:	431a      	orrs	r2, r3
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	699b      	ldr	r3, [r3, #24]
 8008494:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008498:	431a      	orrs	r2, r3
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	69db      	ldr	r3, [r3, #28]
 800849e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80084a2:	431a      	orrs	r2, r3
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6a1b      	ldr	r3, [r3, #32]
 80084a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084ac:	ea42 0103 	orr.w	r1, r2, r3
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084b4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	430a      	orrs	r2, r1
 80084be:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	699b      	ldr	r3, [r3, #24]
 80084c4:	0c1b      	lsrs	r3, r3, #16
 80084c6:	f003 0104 	and.w	r1, r3, #4
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084ce:	f003 0210 	and.w	r2, r3, #16
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	430a      	orrs	r2, r1
 80084d8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	69da      	ldr	r2, [r3, #28]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80084e8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2200      	movs	r2, #0
 80084ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2201      	movs	r2, #1
 80084f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80084f8:	2300      	movs	r3, #0
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	3708      	adds	r7, #8
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}

08008502 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008502:	b580      	push	{r7, lr}
 8008504:	b088      	sub	sp, #32
 8008506:	af00      	add	r7, sp, #0
 8008508:	60f8      	str	r0, [r7, #12]
 800850a:	60b9      	str	r1, [r7, #8]
 800850c:	603b      	str	r3, [r7, #0]
 800850e:	4613      	mov	r3, r2
 8008510:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008512:	f7fb fd5f 	bl	8003fd4 <HAL_GetTick>
 8008516:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008518:	88fb      	ldrh	r3, [r7, #6]
 800851a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008522:	b2db      	uxtb	r3, r3
 8008524:	2b01      	cmp	r3, #1
 8008526:	d001      	beq.n	800852c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008528:	2302      	movs	r3, #2
 800852a:	e12a      	b.n	8008782 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d002      	beq.n	8008538 <HAL_SPI_Transmit+0x36>
 8008532:	88fb      	ldrh	r3, [r7, #6]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d101      	bne.n	800853c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008538:	2301      	movs	r3, #1
 800853a:	e122      	b.n	8008782 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008542:	2b01      	cmp	r3, #1
 8008544:	d101      	bne.n	800854a <HAL_SPI_Transmit+0x48>
 8008546:	2302      	movs	r3, #2
 8008548:	e11b      	b.n	8008782 <HAL_SPI_Transmit+0x280>
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	2201      	movs	r2, #1
 800854e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	2203      	movs	r2, #3
 8008556:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2200      	movs	r2, #0
 800855e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	68ba      	ldr	r2, [r7, #8]
 8008564:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	88fa      	ldrh	r2, [r7, #6]
 800856a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	88fa      	ldrh	r2, [r7, #6]
 8008570:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	2200      	movs	r2, #0
 8008576:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	2200      	movs	r2, #0
 800857c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	2200      	movs	r2, #0
 8008582:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2200      	movs	r2, #0
 8008588:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2200      	movs	r2, #0
 800858e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	689b      	ldr	r3, [r3, #8]
 8008594:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008598:	d10f      	bne.n	80085ba <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	681a      	ldr	r2, [r3, #0]
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80085a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	681a      	ldr	r2, [r3, #0]
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80085b8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085c4:	2b40      	cmp	r3, #64	@ 0x40
 80085c6:	d007      	beq.n	80085d8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	681a      	ldr	r2, [r3, #0]
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80085d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	68db      	ldr	r3, [r3, #12]
 80085dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80085e0:	d152      	bne.n	8008688 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	685b      	ldr	r3, [r3, #4]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d002      	beq.n	80085f0 <HAL_SPI_Transmit+0xee>
 80085ea:	8b7b      	ldrh	r3, [r7, #26]
 80085ec:	2b01      	cmp	r3, #1
 80085ee:	d145      	bne.n	800867c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085f4:	881a      	ldrh	r2, [r3, #0]
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008600:	1c9a      	adds	r2, r3, #2
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800860a:	b29b      	uxth	r3, r3
 800860c:	3b01      	subs	r3, #1
 800860e:	b29a      	uxth	r2, r3
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008614:	e032      	b.n	800867c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	f003 0302 	and.w	r3, r3, #2
 8008620:	2b02      	cmp	r3, #2
 8008622:	d112      	bne.n	800864a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008628:	881a      	ldrh	r2, [r3, #0]
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008634:	1c9a      	adds	r2, r3, #2
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800863e:	b29b      	uxth	r3, r3
 8008640:	3b01      	subs	r3, #1
 8008642:	b29a      	uxth	r2, r3
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008648:	e018      	b.n	800867c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800864a:	f7fb fcc3 	bl	8003fd4 <HAL_GetTick>
 800864e:	4602      	mov	r2, r0
 8008650:	69fb      	ldr	r3, [r7, #28]
 8008652:	1ad3      	subs	r3, r2, r3
 8008654:	683a      	ldr	r2, [r7, #0]
 8008656:	429a      	cmp	r2, r3
 8008658:	d803      	bhi.n	8008662 <HAL_SPI_Transmit+0x160>
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008660:	d102      	bne.n	8008668 <HAL_SPI_Transmit+0x166>
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d109      	bne.n	800867c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2201      	movs	r2, #1
 800866c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	2200      	movs	r2, #0
 8008674:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008678:	2303      	movs	r3, #3
 800867a:	e082      	b.n	8008782 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008680:	b29b      	uxth	r3, r3
 8008682:	2b00      	cmp	r3, #0
 8008684:	d1c7      	bne.n	8008616 <HAL_SPI_Transmit+0x114>
 8008686:	e053      	b.n	8008730 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d002      	beq.n	8008696 <HAL_SPI_Transmit+0x194>
 8008690:	8b7b      	ldrh	r3, [r7, #26]
 8008692:	2b01      	cmp	r3, #1
 8008694:	d147      	bne.n	8008726 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	330c      	adds	r3, #12
 80086a0:	7812      	ldrb	r2, [r2, #0]
 80086a2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086a8:	1c5a      	adds	r2, r3, #1
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80086b2:	b29b      	uxth	r3, r3
 80086b4:	3b01      	subs	r3, #1
 80086b6:	b29a      	uxth	r2, r3
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80086bc:	e033      	b.n	8008726 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	689b      	ldr	r3, [r3, #8]
 80086c4:	f003 0302 	and.w	r3, r3, #2
 80086c8:	2b02      	cmp	r3, #2
 80086ca:	d113      	bne.n	80086f4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	330c      	adds	r3, #12
 80086d6:	7812      	ldrb	r2, [r2, #0]
 80086d8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086de:	1c5a      	adds	r2, r3, #1
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80086e8:	b29b      	uxth	r3, r3
 80086ea:	3b01      	subs	r3, #1
 80086ec:	b29a      	uxth	r2, r3
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80086f2:	e018      	b.n	8008726 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80086f4:	f7fb fc6e 	bl	8003fd4 <HAL_GetTick>
 80086f8:	4602      	mov	r2, r0
 80086fa:	69fb      	ldr	r3, [r7, #28]
 80086fc:	1ad3      	subs	r3, r2, r3
 80086fe:	683a      	ldr	r2, [r7, #0]
 8008700:	429a      	cmp	r2, r3
 8008702:	d803      	bhi.n	800870c <HAL_SPI_Transmit+0x20a>
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800870a:	d102      	bne.n	8008712 <HAL_SPI_Transmit+0x210>
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d109      	bne.n	8008726 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	2201      	movs	r2, #1
 8008716:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2200      	movs	r2, #0
 800871e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008722:	2303      	movs	r3, #3
 8008724:	e02d      	b.n	8008782 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800872a:	b29b      	uxth	r3, r3
 800872c:	2b00      	cmp	r3, #0
 800872e:	d1c6      	bne.n	80086be <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008730:	69fa      	ldr	r2, [r7, #28]
 8008732:	6839      	ldr	r1, [r7, #0]
 8008734:	68f8      	ldr	r0, [r7, #12]
 8008736:	f000 fd21 	bl	800917c <SPI_EndRxTxTransaction>
 800873a:	4603      	mov	r3, r0
 800873c:	2b00      	cmp	r3, #0
 800873e:	d002      	beq.n	8008746 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2220      	movs	r2, #32
 8008744:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	689b      	ldr	r3, [r3, #8]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d10a      	bne.n	8008764 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800874e:	2300      	movs	r3, #0
 8008750:	617b      	str	r3, [r7, #20]
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	68db      	ldr	r3, [r3, #12]
 8008758:	617b      	str	r3, [r7, #20]
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	689b      	ldr	r3, [r3, #8]
 8008760:	617b      	str	r3, [r7, #20]
 8008762:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2201      	movs	r2, #1
 8008768:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	2200      	movs	r2, #0
 8008770:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008778:	2b00      	cmp	r3, #0
 800877a:	d001      	beq.n	8008780 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800877c:	2301      	movs	r3, #1
 800877e:	e000      	b.n	8008782 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8008780:	2300      	movs	r3, #0
  }
}
 8008782:	4618      	mov	r0, r3
 8008784:	3720      	adds	r7, #32
 8008786:	46bd      	mov	sp, r7
 8008788:	bd80      	pop	{r7, pc}

0800878a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800878a:	b580      	push	{r7, lr}
 800878c:	b088      	sub	sp, #32
 800878e:	af02      	add	r7, sp, #8
 8008790:	60f8      	str	r0, [r7, #12]
 8008792:	60b9      	str	r1, [r7, #8]
 8008794:	603b      	str	r3, [r7, #0]
 8008796:	4613      	mov	r3, r2
 8008798:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80087a0:	b2db      	uxtb	r3, r3
 80087a2:	2b01      	cmp	r3, #1
 80087a4:	d001      	beq.n	80087aa <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80087a6:	2302      	movs	r3, #2
 80087a8:	e104      	b.n	80089b4 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	685b      	ldr	r3, [r3, #4]
 80087ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80087b2:	d112      	bne.n	80087da <HAL_SPI_Receive+0x50>
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	689b      	ldr	r3, [r3, #8]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d10e      	bne.n	80087da <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	2204      	movs	r2, #4
 80087c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80087c4:	88fa      	ldrh	r2, [r7, #6]
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	9300      	str	r3, [sp, #0]
 80087ca:	4613      	mov	r3, r2
 80087cc:	68ba      	ldr	r2, [r7, #8]
 80087ce:	68b9      	ldr	r1, [r7, #8]
 80087d0:	68f8      	ldr	r0, [r7, #12]
 80087d2:	f000 f8f3 	bl	80089bc <HAL_SPI_TransmitReceive>
 80087d6:	4603      	mov	r3, r0
 80087d8:	e0ec      	b.n	80089b4 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80087da:	f7fb fbfb 	bl	8003fd4 <HAL_GetTick>
 80087de:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d002      	beq.n	80087ec <HAL_SPI_Receive+0x62>
 80087e6:	88fb      	ldrh	r3, [r7, #6]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d101      	bne.n	80087f0 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80087ec:	2301      	movs	r3, #1
 80087ee:	e0e1      	b.n	80089b4 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80087f6:	2b01      	cmp	r3, #1
 80087f8:	d101      	bne.n	80087fe <HAL_SPI_Receive+0x74>
 80087fa:	2302      	movs	r3, #2
 80087fc:	e0da      	b.n	80089b4 <HAL_SPI_Receive+0x22a>
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	2201      	movs	r2, #1
 8008802:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2204      	movs	r2, #4
 800880a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2200      	movs	r2, #0
 8008812:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	68ba      	ldr	r2, [r7, #8]
 8008818:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	88fa      	ldrh	r2, [r7, #6]
 800881e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	88fa      	ldrh	r2, [r7, #6]
 8008824:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	2200      	movs	r2, #0
 800882a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	2200      	movs	r2, #0
 8008830:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	2200      	movs	r2, #0
 8008836:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2200      	movs	r2, #0
 800883c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2200      	movs	r2, #0
 8008842:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	689b      	ldr	r3, [r3, #8]
 8008848:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800884c:	d10f      	bne.n	800886e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	681a      	ldr	r2, [r3, #0]
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800885c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	681a      	ldr	r2, [r3, #0]
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800886c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008878:	2b40      	cmp	r3, #64	@ 0x40
 800887a:	d007      	beq.n	800888c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	681a      	ldr	r2, [r3, #0]
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800888a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	68db      	ldr	r3, [r3, #12]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d170      	bne.n	8008976 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008894:	e035      	b.n	8008902 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	689b      	ldr	r3, [r3, #8]
 800889c:	f003 0301 	and.w	r3, r3, #1
 80088a0:	2b01      	cmp	r3, #1
 80088a2:	d115      	bne.n	80088d0 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	f103 020c 	add.w	r2, r3, #12
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088b0:	7812      	ldrb	r2, [r2, #0]
 80088b2:	b2d2      	uxtb	r2, r2
 80088b4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ba:	1c5a      	adds	r2, r3, #1
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80088c4:	b29b      	uxth	r3, r3
 80088c6:	3b01      	subs	r3, #1
 80088c8:	b29a      	uxth	r2, r3
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80088ce:	e018      	b.n	8008902 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80088d0:	f7fb fb80 	bl	8003fd4 <HAL_GetTick>
 80088d4:	4602      	mov	r2, r0
 80088d6:	697b      	ldr	r3, [r7, #20]
 80088d8:	1ad3      	subs	r3, r2, r3
 80088da:	683a      	ldr	r2, [r7, #0]
 80088dc:	429a      	cmp	r2, r3
 80088de:	d803      	bhi.n	80088e8 <HAL_SPI_Receive+0x15e>
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80088e6:	d102      	bne.n	80088ee <HAL_SPI_Receive+0x164>
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d109      	bne.n	8008902 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	2201      	movs	r2, #1
 80088f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	2200      	movs	r2, #0
 80088fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80088fe:	2303      	movs	r3, #3
 8008900:	e058      	b.n	80089b4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008906:	b29b      	uxth	r3, r3
 8008908:	2b00      	cmp	r3, #0
 800890a:	d1c4      	bne.n	8008896 <HAL_SPI_Receive+0x10c>
 800890c:	e038      	b.n	8008980 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	689b      	ldr	r3, [r3, #8]
 8008914:	f003 0301 	and.w	r3, r3, #1
 8008918:	2b01      	cmp	r3, #1
 800891a:	d113      	bne.n	8008944 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	68da      	ldr	r2, [r3, #12]
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008926:	b292      	uxth	r2, r2
 8008928:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800892e:	1c9a      	adds	r2, r3, #2
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008938:	b29b      	uxth	r3, r3
 800893a:	3b01      	subs	r3, #1
 800893c:	b29a      	uxth	r2, r3
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008942:	e018      	b.n	8008976 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008944:	f7fb fb46 	bl	8003fd4 <HAL_GetTick>
 8008948:	4602      	mov	r2, r0
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	1ad3      	subs	r3, r2, r3
 800894e:	683a      	ldr	r2, [r7, #0]
 8008950:	429a      	cmp	r2, r3
 8008952:	d803      	bhi.n	800895c <HAL_SPI_Receive+0x1d2>
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800895a:	d102      	bne.n	8008962 <HAL_SPI_Receive+0x1d8>
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d109      	bne.n	8008976 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	2201      	movs	r2, #1
 8008966:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2200      	movs	r2, #0
 800896e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008972:	2303      	movs	r3, #3
 8008974:	e01e      	b.n	80089b4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800897a:	b29b      	uxth	r3, r3
 800897c:	2b00      	cmp	r3, #0
 800897e:	d1c6      	bne.n	800890e <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008980:	697a      	ldr	r2, [r7, #20]
 8008982:	6839      	ldr	r1, [r7, #0]
 8008984:	68f8      	ldr	r0, [r7, #12]
 8008986:	f000 fb93 	bl	80090b0 <SPI_EndRxTransaction>
 800898a:	4603      	mov	r3, r0
 800898c:	2b00      	cmp	r3, #0
 800898e:	d002      	beq.n	8008996 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	2220      	movs	r2, #32
 8008994:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	2201      	movs	r2, #1
 800899a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	2200      	movs	r2, #0
 80089a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d001      	beq.n	80089b2 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80089ae:	2301      	movs	r3, #1
 80089b0:	e000      	b.n	80089b4 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80089b2:	2300      	movs	r3, #0
  }
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	3718      	adds	r7, #24
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}

080089bc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b08a      	sub	sp, #40	@ 0x28
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	60f8      	str	r0, [r7, #12]
 80089c4:	60b9      	str	r1, [r7, #8]
 80089c6:	607a      	str	r2, [r7, #4]
 80089c8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80089ca:	2301      	movs	r3, #1
 80089cc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80089ce:	f7fb fb01 	bl	8003fd4 <HAL_GetTick>
 80089d2:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80089da:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80089e2:	887b      	ldrh	r3, [r7, #2]
 80089e4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80089e6:	7ffb      	ldrb	r3, [r7, #31]
 80089e8:	2b01      	cmp	r3, #1
 80089ea:	d00c      	beq.n	8008a06 <HAL_SPI_TransmitReceive+0x4a>
 80089ec:	69bb      	ldr	r3, [r7, #24]
 80089ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80089f2:	d106      	bne.n	8008a02 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	689b      	ldr	r3, [r3, #8]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d102      	bne.n	8008a02 <HAL_SPI_TransmitReceive+0x46>
 80089fc:	7ffb      	ldrb	r3, [r7, #31]
 80089fe:	2b04      	cmp	r3, #4
 8008a00:	d001      	beq.n	8008a06 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8008a02:	2302      	movs	r3, #2
 8008a04:	e17f      	b.n	8008d06 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008a06:	68bb      	ldr	r3, [r7, #8]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d005      	beq.n	8008a18 <HAL_SPI_TransmitReceive+0x5c>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d002      	beq.n	8008a18 <HAL_SPI_TransmitReceive+0x5c>
 8008a12:	887b      	ldrh	r3, [r7, #2]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d101      	bne.n	8008a1c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8008a18:	2301      	movs	r3, #1
 8008a1a:	e174      	b.n	8008d06 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008a22:	2b01      	cmp	r3, #1
 8008a24:	d101      	bne.n	8008a2a <HAL_SPI_TransmitReceive+0x6e>
 8008a26:	2302      	movs	r3, #2
 8008a28:	e16d      	b.n	8008d06 <HAL_SPI_TransmitReceive+0x34a>
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008a38:	b2db      	uxtb	r3, r3
 8008a3a:	2b04      	cmp	r3, #4
 8008a3c:	d003      	beq.n	8008a46 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2205      	movs	r2, #5
 8008a42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	687a      	ldr	r2, [r7, #4]
 8008a50:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	887a      	ldrh	r2, [r7, #2]
 8008a56:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	887a      	ldrh	r2, [r7, #2]
 8008a5c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	68ba      	ldr	r2, [r7, #8]
 8008a62:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	887a      	ldrh	r2, [r7, #2]
 8008a68:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	887a      	ldrh	r2, [r7, #2]
 8008a6e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	2200      	movs	r2, #0
 8008a74:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a86:	2b40      	cmp	r3, #64	@ 0x40
 8008a88:	d007      	beq.n	8008a9a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	681a      	ldr	r2, [r3, #0]
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a98:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	68db      	ldr	r3, [r3, #12]
 8008a9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008aa2:	d17e      	bne.n	8008ba2 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	685b      	ldr	r3, [r3, #4]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d002      	beq.n	8008ab2 <HAL_SPI_TransmitReceive+0xf6>
 8008aac:	8afb      	ldrh	r3, [r7, #22]
 8008aae:	2b01      	cmp	r3, #1
 8008ab0:	d16c      	bne.n	8008b8c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ab6:	881a      	ldrh	r2, [r3, #0]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ac2:	1c9a      	adds	r2, r3, #2
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008acc:	b29b      	uxth	r3, r3
 8008ace:	3b01      	subs	r3, #1
 8008ad0:	b29a      	uxth	r2, r3
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ad6:	e059      	b.n	8008b8c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	f003 0302 	and.w	r3, r3, #2
 8008ae2:	2b02      	cmp	r3, #2
 8008ae4:	d11b      	bne.n	8008b1e <HAL_SPI_TransmitReceive+0x162>
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008aea:	b29b      	uxth	r3, r3
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d016      	beq.n	8008b1e <HAL_SPI_TransmitReceive+0x162>
 8008af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af2:	2b01      	cmp	r3, #1
 8008af4:	d113      	bne.n	8008b1e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008afa:	881a      	ldrh	r2, [r3, #0]
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b06:	1c9a      	adds	r2, r3, #2
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008b10:	b29b      	uxth	r3, r3
 8008b12:	3b01      	subs	r3, #1
 8008b14:	b29a      	uxth	r2, r3
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	689b      	ldr	r3, [r3, #8]
 8008b24:	f003 0301 	and.w	r3, r3, #1
 8008b28:	2b01      	cmp	r3, #1
 8008b2a:	d119      	bne.n	8008b60 <HAL_SPI_TransmitReceive+0x1a4>
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b30:	b29b      	uxth	r3, r3
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d014      	beq.n	8008b60 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	68da      	ldr	r2, [r3, #12]
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b40:	b292      	uxth	r2, r2
 8008b42:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b48:	1c9a      	adds	r2, r3, #2
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b52:	b29b      	uxth	r3, r3
 8008b54:	3b01      	subs	r3, #1
 8008b56:	b29a      	uxth	r2, r3
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008b60:	f7fb fa38 	bl	8003fd4 <HAL_GetTick>
 8008b64:	4602      	mov	r2, r0
 8008b66:	6a3b      	ldr	r3, [r7, #32]
 8008b68:	1ad3      	subs	r3, r2, r3
 8008b6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	d80d      	bhi.n	8008b8c <HAL_SPI_TransmitReceive+0x1d0>
 8008b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b72:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b76:	d009      	beq.n	8008b8c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	2201      	movs	r2, #1
 8008b7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2200      	movs	r2, #0
 8008b84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008b88:	2303      	movs	r3, #3
 8008b8a:	e0bc      	b.n	8008d06 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008b90:	b29b      	uxth	r3, r3
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d1a0      	bne.n	8008ad8 <HAL_SPI_TransmitReceive+0x11c>
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b9a:	b29b      	uxth	r3, r3
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d19b      	bne.n	8008ad8 <HAL_SPI_TransmitReceive+0x11c>
 8008ba0:	e082      	b.n	8008ca8 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d002      	beq.n	8008bb0 <HAL_SPI_TransmitReceive+0x1f4>
 8008baa:	8afb      	ldrh	r3, [r7, #22]
 8008bac:	2b01      	cmp	r3, #1
 8008bae:	d171      	bne.n	8008c94 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	330c      	adds	r3, #12
 8008bba:	7812      	ldrb	r2, [r2, #0]
 8008bbc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bc2:	1c5a      	adds	r2, r3, #1
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008bcc:	b29b      	uxth	r3, r3
 8008bce:	3b01      	subs	r3, #1
 8008bd0:	b29a      	uxth	r2, r3
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008bd6:	e05d      	b.n	8008c94 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	689b      	ldr	r3, [r3, #8]
 8008bde:	f003 0302 	and.w	r3, r3, #2
 8008be2:	2b02      	cmp	r3, #2
 8008be4:	d11c      	bne.n	8008c20 <HAL_SPI_TransmitReceive+0x264>
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008bea:	b29b      	uxth	r3, r3
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d017      	beq.n	8008c20 <HAL_SPI_TransmitReceive+0x264>
 8008bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bf2:	2b01      	cmp	r3, #1
 8008bf4:	d114      	bne.n	8008c20 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	330c      	adds	r3, #12
 8008c00:	7812      	ldrb	r2, [r2, #0]
 8008c02:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c08:	1c5a      	adds	r2, r3, #1
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008c12:	b29b      	uxth	r3, r3
 8008c14:	3b01      	subs	r3, #1
 8008c16:	b29a      	uxth	r2, r3
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	689b      	ldr	r3, [r3, #8]
 8008c26:	f003 0301 	and.w	r3, r3, #1
 8008c2a:	2b01      	cmp	r3, #1
 8008c2c:	d119      	bne.n	8008c62 <HAL_SPI_TransmitReceive+0x2a6>
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d014      	beq.n	8008c62 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	68da      	ldr	r2, [r3, #12]
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c42:	b2d2      	uxtb	r2, r2
 8008c44:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c4a:	1c5a      	adds	r2, r3, #1
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c54:	b29b      	uxth	r3, r3
 8008c56:	3b01      	subs	r3, #1
 8008c58:	b29a      	uxth	r2, r3
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008c62:	f7fb f9b7 	bl	8003fd4 <HAL_GetTick>
 8008c66:	4602      	mov	r2, r0
 8008c68:	6a3b      	ldr	r3, [r7, #32]
 8008c6a:	1ad3      	subs	r3, r2, r3
 8008c6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d803      	bhi.n	8008c7a <HAL_SPI_TransmitReceive+0x2be>
 8008c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c78:	d102      	bne.n	8008c80 <HAL_SPI_TransmitReceive+0x2c4>
 8008c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d109      	bne.n	8008c94 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	2201      	movs	r2, #1
 8008c84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008c90:	2303      	movs	r3, #3
 8008c92:	e038      	b.n	8008d06 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008c98:	b29b      	uxth	r3, r3
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d19c      	bne.n	8008bd8 <HAL_SPI_TransmitReceive+0x21c>
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ca2:	b29b      	uxth	r3, r3
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d197      	bne.n	8008bd8 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008ca8:	6a3a      	ldr	r2, [r7, #32]
 8008caa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008cac:	68f8      	ldr	r0, [r7, #12]
 8008cae:	f000 fa65 	bl	800917c <SPI_EndRxTxTransaction>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d008      	beq.n	8008cca <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	2220      	movs	r2, #32
 8008cbc:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	e01d      	b.n	8008d06 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	689b      	ldr	r3, [r3, #8]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d10a      	bne.n	8008ce8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	613b      	str	r3, [r7, #16]
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	68db      	ldr	r3, [r3, #12]
 8008cdc:	613b      	str	r3, [r7, #16]
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	689b      	ldr	r3, [r3, #8]
 8008ce4:	613b      	str	r3, [r7, #16]
 8008ce6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	2201      	movs	r2, #1
 8008cec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d001      	beq.n	8008d04 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8008d00:	2301      	movs	r3, #1
 8008d02:	e000      	b.n	8008d06 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8008d04:	2300      	movs	r3, #0
  }
}
 8008d06:	4618      	mov	r0, r3
 8008d08:	3728      	adds	r7, #40	@ 0x28
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bd80      	pop	{r7, pc}
	...

08008d10 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b084      	sub	sp, #16
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	60f8      	str	r0, [r7, #12]
 8008d18:	60b9      	str	r1, [r7, #8]
 8008d1a:	4613      	mov	r3, r2
 8008d1c:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008d24:	b2db      	uxtb	r3, r3
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d001      	beq.n	8008d2e <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8008d2a:	2302      	movs	r3, #2
 8008d2c:	e097      	b.n	8008e5e <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008d2e:	68bb      	ldr	r3, [r7, #8]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d002      	beq.n	8008d3a <HAL_SPI_Transmit_DMA+0x2a>
 8008d34:	88fb      	ldrh	r3, [r7, #6]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d101      	bne.n	8008d3e <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	e08f      	b.n	8008e5e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008d44:	2b01      	cmp	r3, #1
 8008d46:	d101      	bne.n	8008d4c <HAL_SPI_Transmit_DMA+0x3c>
 8008d48:	2302      	movs	r3, #2
 8008d4a:	e088      	b.n	8008e5e <HAL_SPI_Transmit_DMA+0x14e>
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	2201      	movs	r2, #1
 8008d50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	2203      	movs	r2, #3
 8008d58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	2200      	movs	r2, #0
 8008d60:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	68ba      	ldr	r2, [r7, #8]
 8008d66:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	88fa      	ldrh	r2, [r7, #6]
 8008d6c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	88fa      	ldrh	r2, [r7, #6]
 8008d72:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	2200      	movs	r2, #0
 8008d78:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	2200      	movs	r2, #0
 8008d84:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	2200      	movs	r2, #0
 8008d8a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	689b      	ldr	r3, [r3, #8]
 8008d96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008d9a:	d10f      	bne.n	8008dbc <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	681a      	ldr	r2, [r3, #0]
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008daa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	681a      	ldr	r2, [r3, #0]
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008dba:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008dc0:	4a29      	ldr	r2, [pc, #164]	@ (8008e68 <HAL_SPI_Transmit_DMA+0x158>)
 8008dc2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008dc8:	4a28      	ldr	r2, [pc, #160]	@ (8008e6c <HAL_SPI_Transmit_DMA+0x15c>)
 8008dca:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008dd0:	4a27      	ldr	r2, [pc, #156]	@ (8008e70 <HAL_SPI_Transmit_DMA+0x160>)
 8008dd2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008dd8:	2200      	movs	r2, #0
 8008dda:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008de4:	4619      	mov	r1, r3
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	330c      	adds	r3, #12
 8008dec:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008df2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008df4:	f7fb faca 	bl	800438c <HAL_DMA_Start_IT>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d00b      	beq.n	8008e16 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e02:	f043 0210 	orr.w	r2, r3, #16
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8008e12:	2301      	movs	r3, #1
 8008e14:	e023      	b.n	8008e5e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e20:	2b40      	cmp	r3, #64	@ 0x40
 8008e22:	d007      	beq.n	8008e34 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	681a      	ldr	r2, [r3, #0]
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e32:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	2200      	movs	r2, #0
 8008e38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	685a      	ldr	r2, [r3, #4]
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f042 0220 	orr.w	r2, r2, #32
 8008e4a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	685a      	ldr	r2, [r3, #4]
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	f042 0202 	orr.w	r2, r2, #2
 8008e5a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008e5c:	2300      	movs	r3, #0
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	3710      	adds	r7, #16
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
 8008e66:	bf00      	nop
 8008e68:	08008f45 	.word	0x08008f45
 8008e6c:	08008e9d 	.word	0x08008e9d
 8008e70:	08008f61 	.word	0x08008f61

08008e74 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b083      	sub	sp, #12
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8008e7c:	bf00      	nop
 8008e7e:	370c      	adds	r7, #12
 8008e80:	46bd      	mov	sp, r7
 8008e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e86:	4770      	bx	lr

08008e88 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b083      	sub	sp, #12
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008e90:	bf00      	nop
 8008e92:	370c      	adds	r7, #12
 8008e94:	46bd      	mov	sp, r7
 8008e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9a:	4770      	bx	lr

08008e9c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b086      	sub	sp, #24
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ea8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008eaa:	f7fb f893 	bl	8003fd4 <HAL_GetTick>
 8008eae:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008eba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ebe:	d03b      	beq.n	8008f38 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	685a      	ldr	r2, [r3, #4]
 8008ec6:	697b      	ldr	r3, [r7, #20]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f022 0220 	bic.w	r2, r2, #32
 8008ece:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	685a      	ldr	r2, [r3, #4]
 8008ed6:	697b      	ldr	r3, [r7, #20]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	f022 0202 	bic.w	r2, r2, #2
 8008ede:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008ee0:	693a      	ldr	r2, [r7, #16]
 8008ee2:	2164      	movs	r1, #100	@ 0x64
 8008ee4:	6978      	ldr	r0, [r7, #20]
 8008ee6:	f000 f949 	bl	800917c <SPI_EndRxTxTransaction>
 8008eea:	4603      	mov	r3, r0
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d005      	beq.n	8008efc <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ef4:	f043 0220 	orr.w	r2, r3, #32
 8008ef8:	697b      	ldr	r3, [r7, #20]
 8008efa:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d10a      	bne.n	8008f1a <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008f04:	2300      	movs	r3, #0
 8008f06:	60fb      	str	r3, [r7, #12]
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	68db      	ldr	r3, [r3, #12]
 8008f0e:	60fb      	str	r3, [r7, #12]
 8008f10:	697b      	ldr	r3, [r7, #20]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	689b      	ldr	r3, [r3, #8]
 8008f16:	60fb      	str	r3, [r7, #12]
 8008f18:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8008f1a:	697b      	ldr	r3, [r7, #20]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	2201      	movs	r2, #1
 8008f24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f28:	697b      	ldr	r3, [r7, #20]
 8008f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d003      	beq.n	8008f38 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008f30:	6978      	ldr	r0, [r7, #20]
 8008f32:	f7ff ffa9 	bl	8008e88 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008f36:	e002      	b.n	8008f3e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8008f38:	6978      	ldr	r0, [r7, #20]
 8008f3a:	f7fa f967 	bl	800320c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008f3e:	3718      	adds	r7, #24
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}

08008f44 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b084      	sub	sp, #16
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f50:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8008f52:	68f8      	ldr	r0, [r7, #12]
 8008f54:	f7ff ff8e 	bl	8008e74 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008f58:	bf00      	nop
 8008f5a:	3710      	adds	r7, #16
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}

08008f60 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b084      	sub	sp, #16
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f6c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	685a      	ldr	r2, [r3, #4]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f022 0203 	bic.w	r2, r2, #3
 8008f7c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f82:	f043 0210 	orr.w	r2, r3, #16
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2201      	movs	r2, #1
 8008f8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008f92:	68f8      	ldr	r0, [r7, #12]
 8008f94:	f7ff ff78 	bl	8008e88 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008f98:	bf00      	nop
 8008f9a:	3710      	adds	r7, #16
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bd80      	pop	{r7, pc}

08008fa0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b088      	sub	sp, #32
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	60f8      	str	r0, [r7, #12]
 8008fa8:	60b9      	str	r1, [r7, #8]
 8008faa:	603b      	str	r3, [r7, #0]
 8008fac:	4613      	mov	r3, r2
 8008fae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008fb0:	f7fb f810 	bl	8003fd4 <HAL_GetTick>
 8008fb4:	4602      	mov	r2, r0
 8008fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fb8:	1a9b      	subs	r3, r3, r2
 8008fba:	683a      	ldr	r2, [r7, #0]
 8008fbc:	4413      	add	r3, r2
 8008fbe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008fc0:	f7fb f808 	bl	8003fd4 <HAL_GetTick>
 8008fc4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008fc6:	4b39      	ldr	r3, [pc, #228]	@ (80090ac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	015b      	lsls	r3, r3, #5
 8008fcc:	0d1b      	lsrs	r3, r3, #20
 8008fce:	69fa      	ldr	r2, [r7, #28]
 8008fd0:	fb02 f303 	mul.w	r3, r2, r3
 8008fd4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008fd6:	e054      	b.n	8009082 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008fde:	d050      	beq.n	8009082 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008fe0:	f7fa fff8 	bl	8003fd4 <HAL_GetTick>
 8008fe4:	4602      	mov	r2, r0
 8008fe6:	69bb      	ldr	r3, [r7, #24]
 8008fe8:	1ad3      	subs	r3, r2, r3
 8008fea:	69fa      	ldr	r2, [r7, #28]
 8008fec:	429a      	cmp	r2, r3
 8008fee:	d902      	bls.n	8008ff6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008ff0:	69fb      	ldr	r3, [r7, #28]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d13d      	bne.n	8009072 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	685a      	ldr	r2, [r3, #4]
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009004:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	685b      	ldr	r3, [r3, #4]
 800900a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800900e:	d111      	bne.n	8009034 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009018:	d004      	beq.n	8009024 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	689b      	ldr	r3, [r3, #8]
 800901e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009022:	d107      	bne.n	8009034 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	681a      	ldr	r2, [r3, #0]
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009032:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009038:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800903c:	d10f      	bne.n	800905e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	681a      	ldr	r2, [r3, #0]
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800904c:	601a      	str	r2, [r3, #0]
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	681a      	ldr	r2, [r3, #0]
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800905c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2201      	movs	r2, #1
 8009062:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	2200      	movs	r2, #0
 800906a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800906e:	2303      	movs	r3, #3
 8009070:	e017      	b.n	80090a2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009072:	697b      	ldr	r3, [r7, #20]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d101      	bne.n	800907c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009078:	2300      	movs	r3, #0
 800907a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	3b01      	subs	r3, #1
 8009080:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	689a      	ldr	r2, [r3, #8]
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	4013      	ands	r3, r2
 800908c:	68ba      	ldr	r2, [r7, #8]
 800908e:	429a      	cmp	r2, r3
 8009090:	bf0c      	ite	eq
 8009092:	2301      	moveq	r3, #1
 8009094:	2300      	movne	r3, #0
 8009096:	b2db      	uxtb	r3, r3
 8009098:	461a      	mov	r2, r3
 800909a:	79fb      	ldrb	r3, [r7, #7]
 800909c:	429a      	cmp	r2, r3
 800909e:	d19b      	bne.n	8008fd8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80090a0:	2300      	movs	r3, #0
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3720      	adds	r7, #32
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}
 80090aa:	bf00      	nop
 80090ac:	20000008 	.word	0x20000008

080090b0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b086      	sub	sp, #24
 80090b4:	af02      	add	r7, sp, #8
 80090b6:	60f8      	str	r0, [r7, #12]
 80090b8:	60b9      	str	r1, [r7, #8]
 80090ba:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	685b      	ldr	r3, [r3, #4]
 80090c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80090c4:	d111      	bne.n	80090ea <SPI_EndRxTransaction+0x3a>
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	689b      	ldr	r3, [r3, #8]
 80090ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090ce:	d004      	beq.n	80090da <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	689b      	ldr	r3, [r3, #8]
 80090d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090d8:	d107      	bne.n	80090ea <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	681a      	ldr	r2, [r3, #0]
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80090e8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	685b      	ldr	r3, [r3, #4]
 80090ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80090f2:	d12a      	bne.n	800914a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	689b      	ldr	r3, [r3, #8]
 80090f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090fc:	d012      	beq.n	8009124 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	9300      	str	r3, [sp, #0]
 8009102:	68bb      	ldr	r3, [r7, #8]
 8009104:	2200      	movs	r2, #0
 8009106:	2180      	movs	r1, #128	@ 0x80
 8009108:	68f8      	ldr	r0, [r7, #12]
 800910a:	f7ff ff49 	bl	8008fa0 <SPI_WaitFlagStateUntilTimeout>
 800910e:	4603      	mov	r3, r0
 8009110:	2b00      	cmp	r3, #0
 8009112:	d02d      	beq.n	8009170 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009118:	f043 0220 	orr.w	r2, r3, #32
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8009120:	2303      	movs	r3, #3
 8009122:	e026      	b.n	8009172 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	9300      	str	r3, [sp, #0]
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	2200      	movs	r2, #0
 800912c:	2101      	movs	r1, #1
 800912e:	68f8      	ldr	r0, [r7, #12]
 8009130:	f7ff ff36 	bl	8008fa0 <SPI_WaitFlagStateUntilTimeout>
 8009134:	4603      	mov	r3, r0
 8009136:	2b00      	cmp	r3, #0
 8009138:	d01a      	beq.n	8009170 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800913e:	f043 0220 	orr.w	r2, r3, #32
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8009146:	2303      	movs	r3, #3
 8009148:	e013      	b.n	8009172 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	9300      	str	r3, [sp, #0]
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	2200      	movs	r2, #0
 8009152:	2101      	movs	r1, #1
 8009154:	68f8      	ldr	r0, [r7, #12]
 8009156:	f7ff ff23 	bl	8008fa0 <SPI_WaitFlagStateUntilTimeout>
 800915a:	4603      	mov	r3, r0
 800915c:	2b00      	cmp	r3, #0
 800915e:	d007      	beq.n	8009170 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009164:	f043 0220 	orr.w	r2, r3, #32
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800916c:	2303      	movs	r3, #3
 800916e:	e000      	b.n	8009172 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8009170:	2300      	movs	r3, #0
}
 8009172:	4618      	mov	r0, r3
 8009174:	3710      	adds	r7, #16
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}
	...

0800917c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b088      	sub	sp, #32
 8009180:	af02      	add	r7, sp, #8
 8009182:	60f8      	str	r0, [r7, #12]
 8009184:	60b9      	str	r1, [r7, #8]
 8009186:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	9300      	str	r3, [sp, #0]
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	2201      	movs	r2, #1
 8009190:	2102      	movs	r1, #2
 8009192:	68f8      	ldr	r0, [r7, #12]
 8009194:	f7ff ff04 	bl	8008fa0 <SPI_WaitFlagStateUntilTimeout>
 8009198:	4603      	mov	r3, r0
 800919a:	2b00      	cmp	r3, #0
 800919c:	d007      	beq.n	80091ae <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091a2:	f043 0220 	orr.w	r2, r3, #32
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80091aa:	2303      	movs	r3, #3
 80091ac:	e032      	b.n	8009214 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80091ae:	4b1b      	ldr	r3, [pc, #108]	@ (800921c <SPI_EndRxTxTransaction+0xa0>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	4a1b      	ldr	r2, [pc, #108]	@ (8009220 <SPI_EndRxTxTransaction+0xa4>)
 80091b4:	fba2 2303 	umull	r2, r3, r2, r3
 80091b8:	0d5b      	lsrs	r3, r3, #21
 80091ba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80091be:	fb02 f303 	mul.w	r3, r2, r3
 80091c2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	685b      	ldr	r3, [r3, #4]
 80091c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80091cc:	d112      	bne.n	80091f4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	9300      	str	r3, [sp, #0]
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	2200      	movs	r2, #0
 80091d6:	2180      	movs	r1, #128	@ 0x80
 80091d8:	68f8      	ldr	r0, [r7, #12]
 80091da:	f7ff fee1 	bl	8008fa0 <SPI_WaitFlagStateUntilTimeout>
 80091de:	4603      	mov	r3, r0
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d016      	beq.n	8009212 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091e8:	f043 0220 	orr.w	r2, r3, #32
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80091f0:	2303      	movs	r3, #3
 80091f2:	e00f      	b.n	8009214 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80091f4:	697b      	ldr	r3, [r7, #20]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d00a      	beq.n	8009210 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	3b01      	subs	r3, #1
 80091fe:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	689b      	ldr	r3, [r3, #8]
 8009206:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800920a:	2b80      	cmp	r3, #128	@ 0x80
 800920c:	d0f2      	beq.n	80091f4 <SPI_EndRxTxTransaction+0x78>
 800920e:	e000      	b.n	8009212 <SPI_EndRxTxTransaction+0x96>
        break;
 8009210:	bf00      	nop
  }

  return HAL_OK;
 8009212:	2300      	movs	r3, #0
}
 8009214:	4618      	mov	r0, r3
 8009216:	3718      	adds	r7, #24
 8009218:	46bd      	mov	sp, r7
 800921a:	bd80      	pop	{r7, pc}
 800921c:	20000008 	.word	0x20000008
 8009220:	165e9f81 	.word	0x165e9f81

08009224 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b082      	sub	sp, #8
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d101      	bne.n	8009236 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009232:	2301      	movs	r3, #1
 8009234:	e041      	b.n	80092ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800923c:	b2db      	uxtb	r3, r3
 800923e:	2b00      	cmp	r3, #0
 8009240:	d106      	bne.n	8009250 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2200      	movs	r2, #0
 8009246:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	f7fa fdb2 	bl	8003db4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2202      	movs	r2, #2
 8009254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681a      	ldr	r2, [r3, #0]
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	3304      	adds	r3, #4
 8009260:	4619      	mov	r1, r3
 8009262:	4610      	mov	r0, r2
 8009264:	f000 faac 	bl	80097c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2201      	movs	r2, #1
 800926c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2201      	movs	r2, #1
 8009274:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2201      	movs	r2, #1
 800927c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2201      	movs	r2, #1
 8009284:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2201      	movs	r2, #1
 800928c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2201      	movs	r2, #1
 8009294:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2201      	movs	r2, #1
 800929c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2201      	movs	r2, #1
 80092a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2201      	movs	r2, #1
 80092ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2201      	movs	r2, #1
 80092b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80092b8:	2300      	movs	r3, #0
}
 80092ba:	4618      	mov	r0, r3
 80092bc:	3708      	adds	r7, #8
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}
	...

080092c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b085      	sub	sp, #20
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80092d2:	b2db      	uxtb	r3, r3
 80092d4:	2b01      	cmp	r3, #1
 80092d6:	d001      	beq.n	80092dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80092d8:	2301      	movs	r3, #1
 80092da:	e04e      	b.n	800937a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2202      	movs	r2, #2
 80092e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	68da      	ldr	r2, [r3, #12]
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f042 0201 	orr.w	r2, r2, #1
 80092f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	4a23      	ldr	r2, [pc, #140]	@ (8009388 <HAL_TIM_Base_Start_IT+0xc4>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d022      	beq.n	8009344 <HAL_TIM_Base_Start_IT+0x80>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009306:	d01d      	beq.n	8009344 <HAL_TIM_Base_Start_IT+0x80>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4a1f      	ldr	r2, [pc, #124]	@ (800938c <HAL_TIM_Base_Start_IT+0xc8>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d018      	beq.n	8009344 <HAL_TIM_Base_Start_IT+0x80>
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	4a1e      	ldr	r2, [pc, #120]	@ (8009390 <HAL_TIM_Base_Start_IT+0xcc>)
 8009318:	4293      	cmp	r3, r2
 800931a:	d013      	beq.n	8009344 <HAL_TIM_Base_Start_IT+0x80>
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	4a1c      	ldr	r2, [pc, #112]	@ (8009394 <HAL_TIM_Base_Start_IT+0xd0>)
 8009322:	4293      	cmp	r3, r2
 8009324:	d00e      	beq.n	8009344 <HAL_TIM_Base_Start_IT+0x80>
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	4a1b      	ldr	r2, [pc, #108]	@ (8009398 <HAL_TIM_Base_Start_IT+0xd4>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d009      	beq.n	8009344 <HAL_TIM_Base_Start_IT+0x80>
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4a19      	ldr	r2, [pc, #100]	@ (800939c <HAL_TIM_Base_Start_IT+0xd8>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d004      	beq.n	8009344 <HAL_TIM_Base_Start_IT+0x80>
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	4a18      	ldr	r2, [pc, #96]	@ (80093a0 <HAL_TIM_Base_Start_IT+0xdc>)
 8009340:	4293      	cmp	r3, r2
 8009342:	d111      	bne.n	8009368 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	689b      	ldr	r3, [r3, #8]
 800934a:	f003 0307 	and.w	r3, r3, #7
 800934e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	2b06      	cmp	r3, #6
 8009354:	d010      	beq.n	8009378 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	681a      	ldr	r2, [r3, #0]
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f042 0201 	orr.w	r2, r2, #1
 8009364:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009366:	e007      	b.n	8009378 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	681a      	ldr	r2, [r3, #0]
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f042 0201 	orr.w	r2, r2, #1
 8009376:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009378:	2300      	movs	r3, #0
}
 800937a:	4618      	mov	r0, r3
 800937c:	3714      	adds	r7, #20
 800937e:	46bd      	mov	sp, r7
 8009380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009384:	4770      	bx	lr
 8009386:	bf00      	nop
 8009388:	40010000 	.word	0x40010000
 800938c:	40000400 	.word	0x40000400
 8009390:	40000800 	.word	0x40000800
 8009394:	40000c00 	.word	0x40000c00
 8009398:	40010400 	.word	0x40010400
 800939c:	40014000 	.word	0x40014000
 80093a0:	40001800 	.word	0x40001800

080093a4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80093a4:	b480      	push	{r7}
 80093a6:	b083      	sub	sp, #12
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	68da      	ldr	r2, [r3, #12]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f022 0201 	bic.w	r2, r2, #1
 80093ba:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	6a1a      	ldr	r2, [r3, #32]
 80093c2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80093c6:	4013      	ands	r3, r2
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d10f      	bne.n	80093ec <HAL_TIM_Base_Stop_IT+0x48>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	6a1a      	ldr	r2, [r3, #32]
 80093d2:	f240 4344 	movw	r3, #1092	@ 0x444
 80093d6:	4013      	ands	r3, r2
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d107      	bne.n	80093ec <HAL_TIM_Base_Stop_IT+0x48>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	681a      	ldr	r2, [r3, #0]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f022 0201 	bic.w	r2, r2, #1
 80093ea:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2201      	movs	r2, #1
 80093f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80093f4:	2300      	movs	r3, #0
}
 80093f6:	4618      	mov	r0, r3
 80093f8:	370c      	adds	r7, #12
 80093fa:	46bd      	mov	sp, r7
 80093fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009400:	4770      	bx	lr

08009402 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009402:	b580      	push	{r7, lr}
 8009404:	b084      	sub	sp, #16
 8009406:	af00      	add	r7, sp, #0
 8009408:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	68db      	ldr	r3, [r3, #12]
 8009410:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	691b      	ldr	r3, [r3, #16]
 8009418:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	f003 0302 	and.w	r3, r3, #2
 8009420:	2b00      	cmp	r3, #0
 8009422:	d020      	beq.n	8009466 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	f003 0302 	and.w	r3, r3, #2
 800942a:	2b00      	cmp	r3, #0
 800942c:	d01b      	beq.n	8009466 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	f06f 0202 	mvn.w	r2, #2
 8009436:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2201      	movs	r2, #1
 800943c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	699b      	ldr	r3, [r3, #24]
 8009444:	f003 0303 	and.w	r3, r3, #3
 8009448:	2b00      	cmp	r3, #0
 800944a:	d003      	beq.n	8009454 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800944c:	6878      	ldr	r0, [r7, #4]
 800944e:	f000 f999 	bl	8009784 <HAL_TIM_IC_CaptureCallback>
 8009452:	e005      	b.n	8009460 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f000 f98b 	bl	8009770 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f000 f99c 	bl	8009798 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2200      	movs	r2, #0
 8009464:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	f003 0304 	and.w	r3, r3, #4
 800946c:	2b00      	cmp	r3, #0
 800946e:	d020      	beq.n	80094b2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	f003 0304 	and.w	r3, r3, #4
 8009476:	2b00      	cmp	r3, #0
 8009478:	d01b      	beq.n	80094b2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	f06f 0204 	mvn.w	r2, #4
 8009482:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2202      	movs	r2, #2
 8009488:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	699b      	ldr	r3, [r3, #24]
 8009490:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009494:	2b00      	cmp	r3, #0
 8009496:	d003      	beq.n	80094a0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f000 f973 	bl	8009784 <HAL_TIM_IC_CaptureCallback>
 800949e:	e005      	b.n	80094ac <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f000 f965 	bl	8009770 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f000 f976 	bl	8009798 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2200      	movs	r2, #0
 80094b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	f003 0308 	and.w	r3, r3, #8
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d020      	beq.n	80094fe <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	f003 0308 	and.w	r3, r3, #8
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d01b      	beq.n	80094fe <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f06f 0208 	mvn.w	r2, #8
 80094ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2204      	movs	r2, #4
 80094d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	69db      	ldr	r3, [r3, #28]
 80094dc:	f003 0303 	and.w	r3, r3, #3
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d003      	beq.n	80094ec <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80094e4:	6878      	ldr	r0, [r7, #4]
 80094e6:	f000 f94d 	bl	8009784 <HAL_TIM_IC_CaptureCallback>
 80094ea:	e005      	b.n	80094f8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80094ec:	6878      	ldr	r0, [r7, #4]
 80094ee:	f000 f93f 	bl	8009770 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f000 f950 	bl	8009798 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	2200      	movs	r2, #0
 80094fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80094fe:	68bb      	ldr	r3, [r7, #8]
 8009500:	f003 0310 	and.w	r3, r3, #16
 8009504:	2b00      	cmp	r3, #0
 8009506:	d020      	beq.n	800954a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	f003 0310 	and.w	r3, r3, #16
 800950e:	2b00      	cmp	r3, #0
 8009510:	d01b      	beq.n	800954a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f06f 0210 	mvn.w	r2, #16
 800951a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2208      	movs	r2, #8
 8009520:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	69db      	ldr	r3, [r3, #28]
 8009528:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800952c:	2b00      	cmp	r3, #0
 800952e:	d003      	beq.n	8009538 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009530:	6878      	ldr	r0, [r7, #4]
 8009532:	f000 f927 	bl	8009784 <HAL_TIM_IC_CaptureCallback>
 8009536:	e005      	b.n	8009544 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	f000 f919 	bl	8009770 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f000 f92a 	bl	8009798 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2200      	movs	r2, #0
 8009548:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	f003 0301 	and.w	r3, r3, #1
 8009550:	2b00      	cmp	r3, #0
 8009552:	d00c      	beq.n	800956e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	f003 0301 	and.w	r3, r3, #1
 800955a:	2b00      	cmp	r3, #0
 800955c:	d007      	beq.n	800956e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f06f 0201 	mvn.w	r2, #1
 8009566:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009568:	6878      	ldr	r0, [r7, #4]
 800956a:	f7fa f8d7 	bl	800371c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009574:	2b00      	cmp	r3, #0
 8009576:	d00c      	beq.n	8009592 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800957e:	2b00      	cmp	r3, #0
 8009580:	d007      	beq.n	8009592 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800958a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f000 fae3 	bl	8009b58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009598:	2b00      	cmp	r3, #0
 800959a:	d00c      	beq.n	80095b6 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d007      	beq.n	80095b6 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80095ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80095b0:	6878      	ldr	r0, [r7, #4]
 80095b2:	f000 f8fb 	bl	80097ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	f003 0320 	and.w	r3, r3, #32
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d00c      	beq.n	80095da <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	f003 0320 	and.w	r3, r3, #32
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d007      	beq.n	80095da <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f06f 0220 	mvn.w	r2, #32
 80095d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f000 fab5 	bl	8009b44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80095da:	bf00      	nop
 80095dc:	3710      	adds	r7, #16
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}

080095e2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80095e2:	b580      	push	{r7, lr}
 80095e4:	b084      	sub	sp, #16
 80095e6:	af00      	add	r7, sp, #0
 80095e8:	6078      	str	r0, [r7, #4]
 80095ea:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80095ec:	2300      	movs	r3, #0
 80095ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80095f6:	2b01      	cmp	r3, #1
 80095f8:	d101      	bne.n	80095fe <HAL_TIM_ConfigClockSource+0x1c>
 80095fa:	2302      	movs	r3, #2
 80095fc:	e0b4      	b.n	8009768 <HAL_TIM_ConfigClockSource+0x186>
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	2201      	movs	r2, #1
 8009602:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	2202      	movs	r2, #2
 800960a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	689b      	ldr	r3, [r3, #8]
 8009614:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800961c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009624:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	68ba      	ldr	r2, [r7, #8]
 800962c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009636:	d03e      	beq.n	80096b6 <HAL_TIM_ConfigClockSource+0xd4>
 8009638:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800963c:	f200 8087 	bhi.w	800974e <HAL_TIM_ConfigClockSource+0x16c>
 8009640:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009644:	f000 8086 	beq.w	8009754 <HAL_TIM_ConfigClockSource+0x172>
 8009648:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800964c:	d87f      	bhi.n	800974e <HAL_TIM_ConfigClockSource+0x16c>
 800964e:	2b70      	cmp	r3, #112	@ 0x70
 8009650:	d01a      	beq.n	8009688 <HAL_TIM_ConfigClockSource+0xa6>
 8009652:	2b70      	cmp	r3, #112	@ 0x70
 8009654:	d87b      	bhi.n	800974e <HAL_TIM_ConfigClockSource+0x16c>
 8009656:	2b60      	cmp	r3, #96	@ 0x60
 8009658:	d050      	beq.n	80096fc <HAL_TIM_ConfigClockSource+0x11a>
 800965a:	2b60      	cmp	r3, #96	@ 0x60
 800965c:	d877      	bhi.n	800974e <HAL_TIM_ConfigClockSource+0x16c>
 800965e:	2b50      	cmp	r3, #80	@ 0x50
 8009660:	d03c      	beq.n	80096dc <HAL_TIM_ConfigClockSource+0xfa>
 8009662:	2b50      	cmp	r3, #80	@ 0x50
 8009664:	d873      	bhi.n	800974e <HAL_TIM_ConfigClockSource+0x16c>
 8009666:	2b40      	cmp	r3, #64	@ 0x40
 8009668:	d058      	beq.n	800971c <HAL_TIM_ConfigClockSource+0x13a>
 800966a:	2b40      	cmp	r3, #64	@ 0x40
 800966c:	d86f      	bhi.n	800974e <HAL_TIM_ConfigClockSource+0x16c>
 800966e:	2b30      	cmp	r3, #48	@ 0x30
 8009670:	d064      	beq.n	800973c <HAL_TIM_ConfigClockSource+0x15a>
 8009672:	2b30      	cmp	r3, #48	@ 0x30
 8009674:	d86b      	bhi.n	800974e <HAL_TIM_ConfigClockSource+0x16c>
 8009676:	2b20      	cmp	r3, #32
 8009678:	d060      	beq.n	800973c <HAL_TIM_ConfigClockSource+0x15a>
 800967a:	2b20      	cmp	r3, #32
 800967c:	d867      	bhi.n	800974e <HAL_TIM_ConfigClockSource+0x16c>
 800967e:	2b00      	cmp	r3, #0
 8009680:	d05c      	beq.n	800973c <HAL_TIM_ConfigClockSource+0x15a>
 8009682:	2b10      	cmp	r3, #16
 8009684:	d05a      	beq.n	800973c <HAL_TIM_ConfigClockSource+0x15a>
 8009686:	e062      	b.n	800974e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009698:	f000 f9b8 	bl	8009a0c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	689b      	ldr	r3, [r3, #8]
 80096a2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80096aa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	68ba      	ldr	r2, [r7, #8]
 80096b2:	609a      	str	r2, [r3, #8]
      break;
 80096b4:	e04f      	b.n	8009756 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80096c6:	f000 f9a1 	bl	8009a0c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	689a      	ldr	r2, [r3, #8]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80096d8:	609a      	str	r2, [r3, #8]
      break;
 80096da:	e03c      	b.n	8009756 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80096e8:	461a      	mov	r2, r3
 80096ea:	f000 f915 	bl	8009918 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	2150      	movs	r1, #80	@ 0x50
 80096f4:	4618      	mov	r0, r3
 80096f6:	f000 f96e 	bl	80099d6 <TIM_ITRx_SetConfig>
      break;
 80096fa:	e02c      	b.n	8009756 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009708:	461a      	mov	r2, r3
 800970a:	f000 f934 	bl	8009976 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	2160      	movs	r1, #96	@ 0x60
 8009714:	4618      	mov	r0, r3
 8009716:	f000 f95e 	bl	80099d6 <TIM_ITRx_SetConfig>
      break;
 800971a:	e01c      	b.n	8009756 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009728:	461a      	mov	r2, r3
 800972a:	f000 f8f5 	bl	8009918 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	2140      	movs	r1, #64	@ 0x40
 8009734:	4618      	mov	r0, r3
 8009736:	f000 f94e 	bl	80099d6 <TIM_ITRx_SetConfig>
      break;
 800973a:	e00c      	b.n	8009756 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681a      	ldr	r2, [r3, #0]
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	4619      	mov	r1, r3
 8009746:	4610      	mov	r0, r2
 8009748:	f000 f945 	bl	80099d6 <TIM_ITRx_SetConfig>
      break;
 800974c:	e003      	b.n	8009756 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800974e:	2301      	movs	r3, #1
 8009750:	73fb      	strb	r3, [r7, #15]
      break;
 8009752:	e000      	b.n	8009756 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009754:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2201      	movs	r2, #1
 800975a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2200      	movs	r2, #0
 8009762:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009766:	7bfb      	ldrb	r3, [r7, #15]
}
 8009768:	4618      	mov	r0, r3
 800976a:	3710      	adds	r7, #16
 800976c:	46bd      	mov	sp, r7
 800976e:	bd80      	pop	{r7, pc}

08009770 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009770:	b480      	push	{r7}
 8009772:	b083      	sub	sp, #12
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009778:	bf00      	nop
 800977a:	370c      	adds	r7, #12
 800977c:	46bd      	mov	sp, r7
 800977e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009782:	4770      	bx	lr

08009784 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009784:	b480      	push	{r7}
 8009786:	b083      	sub	sp, #12
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800978c:	bf00      	nop
 800978e:	370c      	adds	r7, #12
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr

08009798 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009798:	b480      	push	{r7}
 800979a:	b083      	sub	sp, #12
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80097a0:	bf00      	nop
 80097a2:	370c      	adds	r7, #12
 80097a4:	46bd      	mov	sp, r7
 80097a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097aa:	4770      	bx	lr

080097ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80097ac:	b480      	push	{r7}
 80097ae:	b083      	sub	sp, #12
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80097b4:	bf00      	nop
 80097b6:	370c      	adds	r7, #12
 80097b8:	46bd      	mov	sp, r7
 80097ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097be:	4770      	bx	lr

080097c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80097c0:	b480      	push	{r7}
 80097c2:	b085      	sub	sp, #20
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
 80097c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	4a46      	ldr	r2, [pc, #280]	@ (80098ec <TIM_Base_SetConfig+0x12c>)
 80097d4:	4293      	cmp	r3, r2
 80097d6:	d013      	beq.n	8009800 <TIM_Base_SetConfig+0x40>
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097de:	d00f      	beq.n	8009800 <TIM_Base_SetConfig+0x40>
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	4a43      	ldr	r2, [pc, #268]	@ (80098f0 <TIM_Base_SetConfig+0x130>)
 80097e4:	4293      	cmp	r3, r2
 80097e6:	d00b      	beq.n	8009800 <TIM_Base_SetConfig+0x40>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	4a42      	ldr	r2, [pc, #264]	@ (80098f4 <TIM_Base_SetConfig+0x134>)
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d007      	beq.n	8009800 <TIM_Base_SetConfig+0x40>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	4a41      	ldr	r2, [pc, #260]	@ (80098f8 <TIM_Base_SetConfig+0x138>)
 80097f4:	4293      	cmp	r3, r2
 80097f6:	d003      	beq.n	8009800 <TIM_Base_SetConfig+0x40>
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	4a40      	ldr	r2, [pc, #256]	@ (80098fc <TIM_Base_SetConfig+0x13c>)
 80097fc:	4293      	cmp	r3, r2
 80097fe:	d108      	bne.n	8009812 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009806:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	685b      	ldr	r3, [r3, #4]
 800980c:	68fa      	ldr	r2, [r7, #12]
 800980e:	4313      	orrs	r3, r2
 8009810:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	4a35      	ldr	r2, [pc, #212]	@ (80098ec <TIM_Base_SetConfig+0x12c>)
 8009816:	4293      	cmp	r3, r2
 8009818:	d02b      	beq.n	8009872 <TIM_Base_SetConfig+0xb2>
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009820:	d027      	beq.n	8009872 <TIM_Base_SetConfig+0xb2>
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	4a32      	ldr	r2, [pc, #200]	@ (80098f0 <TIM_Base_SetConfig+0x130>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d023      	beq.n	8009872 <TIM_Base_SetConfig+0xb2>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	4a31      	ldr	r2, [pc, #196]	@ (80098f4 <TIM_Base_SetConfig+0x134>)
 800982e:	4293      	cmp	r3, r2
 8009830:	d01f      	beq.n	8009872 <TIM_Base_SetConfig+0xb2>
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	4a30      	ldr	r2, [pc, #192]	@ (80098f8 <TIM_Base_SetConfig+0x138>)
 8009836:	4293      	cmp	r3, r2
 8009838:	d01b      	beq.n	8009872 <TIM_Base_SetConfig+0xb2>
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	4a2f      	ldr	r2, [pc, #188]	@ (80098fc <TIM_Base_SetConfig+0x13c>)
 800983e:	4293      	cmp	r3, r2
 8009840:	d017      	beq.n	8009872 <TIM_Base_SetConfig+0xb2>
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	4a2e      	ldr	r2, [pc, #184]	@ (8009900 <TIM_Base_SetConfig+0x140>)
 8009846:	4293      	cmp	r3, r2
 8009848:	d013      	beq.n	8009872 <TIM_Base_SetConfig+0xb2>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	4a2d      	ldr	r2, [pc, #180]	@ (8009904 <TIM_Base_SetConfig+0x144>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d00f      	beq.n	8009872 <TIM_Base_SetConfig+0xb2>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	4a2c      	ldr	r2, [pc, #176]	@ (8009908 <TIM_Base_SetConfig+0x148>)
 8009856:	4293      	cmp	r3, r2
 8009858:	d00b      	beq.n	8009872 <TIM_Base_SetConfig+0xb2>
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	4a2b      	ldr	r2, [pc, #172]	@ (800990c <TIM_Base_SetConfig+0x14c>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d007      	beq.n	8009872 <TIM_Base_SetConfig+0xb2>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	4a2a      	ldr	r2, [pc, #168]	@ (8009910 <TIM_Base_SetConfig+0x150>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d003      	beq.n	8009872 <TIM_Base_SetConfig+0xb2>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	4a29      	ldr	r2, [pc, #164]	@ (8009914 <TIM_Base_SetConfig+0x154>)
 800986e:	4293      	cmp	r3, r2
 8009870:	d108      	bne.n	8009884 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009878:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	68db      	ldr	r3, [r3, #12]
 800987e:	68fa      	ldr	r2, [r7, #12]
 8009880:	4313      	orrs	r3, r2
 8009882:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	695b      	ldr	r3, [r3, #20]
 800988e:	4313      	orrs	r3, r2
 8009890:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	68fa      	ldr	r2, [r7, #12]
 8009896:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	689a      	ldr	r2, [r3, #8]
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	681a      	ldr	r2, [r3, #0]
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	4a10      	ldr	r2, [pc, #64]	@ (80098ec <TIM_Base_SetConfig+0x12c>)
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d003      	beq.n	80098b8 <TIM_Base_SetConfig+0xf8>
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	4a12      	ldr	r2, [pc, #72]	@ (80098fc <TIM_Base_SetConfig+0x13c>)
 80098b4:	4293      	cmp	r3, r2
 80098b6:	d103      	bne.n	80098c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	691a      	ldr	r2, [r3, #16]
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2201      	movs	r2, #1
 80098c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	691b      	ldr	r3, [r3, #16]
 80098ca:	f003 0301 	and.w	r3, r3, #1
 80098ce:	2b01      	cmp	r3, #1
 80098d0:	d105      	bne.n	80098de <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	691b      	ldr	r3, [r3, #16]
 80098d6:	f023 0201 	bic.w	r2, r3, #1
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	611a      	str	r2, [r3, #16]
  }
}
 80098de:	bf00      	nop
 80098e0:	3714      	adds	r7, #20
 80098e2:	46bd      	mov	sp, r7
 80098e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e8:	4770      	bx	lr
 80098ea:	bf00      	nop
 80098ec:	40010000 	.word	0x40010000
 80098f0:	40000400 	.word	0x40000400
 80098f4:	40000800 	.word	0x40000800
 80098f8:	40000c00 	.word	0x40000c00
 80098fc:	40010400 	.word	0x40010400
 8009900:	40014000 	.word	0x40014000
 8009904:	40014400 	.word	0x40014400
 8009908:	40014800 	.word	0x40014800
 800990c:	40001800 	.word	0x40001800
 8009910:	40001c00 	.word	0x40001c00
 8009914:	40002000 	.word	0x40002000

08009918 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009918:	b480      	push	{r7}
 800991a:	b087      	sub	sp, #28
 800991c:	af00      	add	r7, sp, #0
 800991e:	60f8      	str	r0, [r7, #12]
 8009920:	60b9      	str	r1, [r7, #8]
 8009922:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	6a1b      	ldr	r3, [r3, #32]
 8009928:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	6a1b      	ldr	r3, [r3, #32]
 800992e:	f023 0201 	bic.w	r2, r3, #1
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	699b      	ldr	r3, [r3, #24]
 800993a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800993c:	693b      	ldr	r3, [r7, #16]
 800993e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009942:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	011b      	lsls	r3, r3, #4
 8009948:	693a      	ldr	r2, [r7, #16]
 800994a:	4313      	orrs	r3, r2
 800994c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800994e:	697b      	ldr	r3, [r7, #20]
 8009950:	f023 030a 	bic.w	r3, r3, #10
 8009954:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009956:	697a      	ldr	r2, [r7, #20]
 8009958:	68bb      	ldr	r3, [r7, #8]
 800995a:	4313      	orrs	r3, r2
 800995c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	693a      	ldr	r2, [r7, #16]
 8009962:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	697a      	ldr	r2, [r7, #20]
 8009968:	621a      	str	r2, [r3, #32]
}
 800996a:	bf00      	nop
 800996c:	371c      	adds	r7, #28
 800996e:	46bd      	mov	sp, r7
 8009970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009974:	4770      	bx	lr

08009976 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009976:	b480      	push	{r7}
 8009978:	b087      	sub	sp, #28
 800997a:	af00      	add	r7, sp, #0
 800997c:	60f8      	str	r0, [r7, #12]
 800997e:	60b9      	str	r1, [r7, #8]
 8009980:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	6a1b      	ldr	r3, [r3, #32]
 8009986:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	6a1b      	ldr	r3, [r3, #32]
 800998c:	f023 0210 	bic.w	r2, r3, #16
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	699b      	ldr	r3, [r3, #24]
 8009998:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80099a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	031b      	lsls	r3, r3, #12
 80099a6:	693a      	ldr	r2, [r7, #16]
 80099a8:	4313      	orrs	r3, r2
 80099aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80099ac:	697b      	ldr	r3, [r7, #20]
 80099ae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80099b2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	011b      	lsls	r3, r3, #4
 80099b8:	697a      	ldr	r2, [r7, #20]
 80099ba:	4313      	orrs	r3, r2
 80099bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	693a      	ldr	r2, [r7, #16]
 80099c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	697a      	ldr	r2, [r7, #20]
 80099c8:	621a      	str	r2, [r3, #32]
}
 80099ca:	bf00      	nop
 80099cc:	371c      	adds	r7, #28
 80099ce:	46bd      	mov	sp, r7
 80099d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d4:	4770      	bx	lr

080099d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80099d6:	b480      	push	{r7}
 80099d8:	b085      	sub	sp, #20
 80099da:	af00      	add	r7, sp, #0
 80099dc:	6078      	str	r0, [r7, #4]
 80099de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	689b      	ldr	r3, [r3, #8]
 80099e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80099ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80099ee:	683a      	ldr	r2, [r7, #0]
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	4313      	orrs	r3, r2
 80099f4:	f043 0307 	orr.w	r3, r3, #7
 80099f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	68fa      	ldr	r2, [r7, #12]
 80099fe:	609a      	str	r2, [r3, #8]
}
 8009a00:	bf00      	nop
 8009a02:	3714      	adds	r7, #20
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr

08009a0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009a0c:	b480      	push	{r7}
 8009a0e:	b087      	sub	sp, #28
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	60f8      	str	r0, [r7, #12]
 8009a14:	60b9      	str	r1, [r7, #8]
 8009a16:	607a      	str	r2, [r7, #4]
 8009a18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	689b      	ldr	r3, [r3, #8]
 8009a1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009a26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	021a      	lsls	r2, r3, #8
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	431a      	orrs	r2, r3
 8009a30:	68bb      	ldr	r3, [r7, #8]
 8009a32:	4313      	orrs	r3, r2
 8009a34:	697a      	ldr	r2, [r7, #20]
 8009a36:	4313      	orrs	r3, r2
 8009a38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	697a      	ldr	r2, [r7, #20]
 8009a3e:	609a      	str	r2, [r3, #8]
}
 8009a40:	bf00      	nop
 8009a42:	371c      	adds	r7, #28
 8009a44:	46bd      	mov	sp, r7
 8009a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4a:	4770      	bx	lr

08009a4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009a4c:	b480      	push	{r7}
 8009a4e:	b085      	sub	sp, #20
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
 8009a54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	d101      	bne.n	8009a64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009a60:	2302      	movs	r3, #2
 8009a62:	e05a      	b.n	8009b1a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2201      	movs	r2, #1
 8009a68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2202      	movs	r2, #2
 8009a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	685b      	ldr	r3, [r3, #4]
 8009a7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	689b      	ldr	r3, [r3, #8]
 8009a82:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	68fa      	ldr	r2, [r7, #12]
 8009a92:	4313      	orrs	r3, r2
 8009a94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	68fa      	ldr	r2, [r7, #12]
 8009a9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	4a21      	ldr	r2, [pc, #132]	@ (8009b28 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d022      	beq.n	8009aee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ab0:	d01d      	beq.n	8009aee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4a1d      	ldr	r2, [pc, #116]	@ (8009b2c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d018      	beq.n	8009aee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	4a1b      	ldr	r2, [pc, #108]	@ (8009b30 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009ac2:	4293      	cmp	r3, r2
 8009ac4:	d013      	beq.n	8009aee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	4a1a      	ldr	r2, [pc, #104]	@ (8009b34 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d00e      	beq.n	8009aee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	4a18      	ldr	r2, [pc, #96]	@ (8009b38 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d009      	beq.n	8009aee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	4a17      	ldr	r2, [pc, #92]	@ (8009b3c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009ae0:	4293      	cmp	r3, r2
 8009ae2:	d004      	beq.n	8009aee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	4a15      	ldr	r2, [pc, #84]	@ (8009b40 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009aea:	4293      	cmp	r3, r2
 8009aec:	d10c      	bne.n	8009b08 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009af4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009af6:	683b      	ldr	r3, [r7, #0]
 8009af8:	685b      	ldr	r3, [r3, #4]
 8009afa:	68ba      	ldr	r2, [r7, #8]
 8009afc:	4313      	orrs	r3, r2
 8009afe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	68ba      	ldr	r2, [r7, #8]
 8009b06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2201      	movs	r2, #1
 8009b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2200      	movs	r2, #0
 8009b14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009b18:	2300      	movs	r3, #0
}
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	3714      	adds	r7, #20
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b24:	4770      	bx	lr
 8009b26:	bf00      	nop
 8009b28:	40010000 	.word	0x40010000
 8009b2c:	40000400 	.word	0x40000400
 8009b30:	40000800 	.word	0x40000800
 8009b34:	40000c00 	.word	0x40000c00
 8009b38:	40010400 	.word	0x40010400
 8009b3c:	40014000 	.word	0x40014000
 8009b40:	40001800 	.word	0x40001800

08009b44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009b44:	b480      	push	{r7}
 8009b46:	b083      	sub	sp, #12
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009b4c:	bf00      	nop
 8009b4e:	370c      	adds	r7, #12
 8009b50:	46bd      	mov	sp, r7
 8009b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b56:	4770      	bx	lr

08009b58 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009b58:	b480      	push	{r7}
 8009b5a:	b083      	sub	sp, #12
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009b60:	bf00      	nop
 8009b62:	370c      	adds	r7, #12
 8009b64:	46bd      	mov	sp, r7
 8009b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6a:	4770      	bx	lr

08009b6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b082      	sub	sp, #8
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d101      	bne.n	8009b7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	e042      	b.n	8009c04 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b84:	b2db      	uxtb	r3, r3
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d106      	bne.n	8009b98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009b92:	6878      	ldr	r0, [r7, #4]
 8009b94:	f7fa f976 	bl	8003e84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2224      	movs	r2, #36	@ 0x24
 8009b9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	68da      	ldr	r2, [r3, #12]
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009bae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f000 f973 	bl	8009e9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	691a      	ldr	r2, [r3, #16]
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009bc4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	695a      	ldr	r2, [r3, #20]
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009bd4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	68da      	ldr	r2, [r3, #12]
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009be4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2200      	movs	r2, #0
 8009bea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2220      	movs	r2, #32
 8009bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2220      	movs	r2, #32
 8009bf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009c02:	2300      	movs	r3, #0
}
 8009c04:	4618      	mov	r0, r3
 8009c06:	3708      	adds	r7, #8
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	bd80      	pop	{r7, pc}

08009c0c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b08a      	sub	sp, #40	@ 0x28
 8009c10:	af02      	add	r7, sp, #8
 8009c12:	60f8      	str	r0, [r7, #12]
 8009c14:	60b9      	str	r1, [r7, #8]
 8009c16:	603b      	str	r3, [r7, #0]
 8009c18:	4613      	mov	r3, r2
 8009c1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c26:	b2db      	uxtb	r3, r3
 8009c28:	2b20      	cmp	r3, #32
 8009c2a:	d175      	bne.n	8009d18 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d002      	beq.n	8009c38 <HAL_UART_Transmit+0x2c>
 8009c32:	88fb      	ldrh	r3, [r7, #6]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d101      	bne.n	8009c3c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009c38:	2301      	movs	r3, #1
 8009c3a:	e06e      	b.n	8009d1a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	2200      	movs	r2, #0
 8009c40:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	2221      	movs	r2, #33	@ 0x21
 8009c46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009c4a:	f7fa f9c3 	bl	8003fd4 <HAL_GetTick>
 8009c4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	88fa      	ldrh	r2, [r7, #6]
 8009c54:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	88fa      	ldrh	r2, [r7, #6]
 8009c5a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	689b      	ldr	r3, [r3, #8]
 8009c60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c64:	d108      	bne.n	8009c78 <HAL_UART_Transmit+0x6c>
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	691b      	ldr	r3, [r3, #16]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d104      	bne.n	8009c78 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009c6e:	2300      	movs	r3, #0
 8009c70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009c72:	68bb      	ldr	r3, [r7, #8]
 8009c74:	61bb      	str	r3, [r7, #24]
 8009c76:	e003      	b.n	8009c80 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009c80:	e02e      	b.n	8009ce0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	9300      	str	r3, [sp, #0]
 8009c86:	697b      	ldr	r3, [r7, #20]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	2180      	movs	r1, #128	@ 0x80
 8009c8c:	68f8      	ldr	r0, [r7, #12]
 8009c8e:	f000 f848 	bl	8009d22 <UART_WaitOnFlagUntilTimeout>
 8009c92:	4603      	mov	r3, r0
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d005      	beq.n	8009ca4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	2220      	movs	r2, #32
 8009c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009ca0:	2303      	movs	r3, #3
 8009ca2:	e03a      	b.n	8009d1a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009ca4:	69fb      	ldr	r3, [r7, #28]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d10b      	bne.n	8009cc2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009caa:	69bb      	ldr	r3, [r7, #24]
 8009cac:	881b      	ldrh	r3, [r3, #0]
 8009cae:	461a      	mov	r2, r3
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009cb8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009cba:	69bb      	ldr	r3, [r7, #24]
 8009cbc:	3302      	adds	r3, #2
 8009cbe:	61bb      	str	r3, [r7, #24]
 8009cc0:	e007      	b.n	8009cd2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009cc2:	69fb      	ldr	r3, [r7, #28]
 8009cc4:	781a      	ldrb	r2, [r3, #0]
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009ccc:	69fb      	ldr	r3, [r7, #28]
 8009cce:	3301      	adds	r3, #1
 8009cd0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009cd6:	b29b      	uxth	r3, r3
 8009cd8:	3b01      	subs	r3, #1
 8009cda:	b29a      	uxth	r2, r3
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009ce4:	b29b      	uxth	r3, r3
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d1cb      	bne.n	8009c82 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009cea:	683b      	ldr	r3, [r7, #0]
 8009cec:	9300      	str	r3, [sp, #0]
 8009cee:	697b      	ldr	r3, [r7, #20]
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	2140      	movs	r1, #64	@ 0x40
 8009cf4:	68f8      	ldr	r0, [r7, #12]
 8009cf6:	f000 f814 	bl	8009d22 <UART_WaitOnFlagUntilTimeout>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d005      	beq.n	8009d0c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	2220      	movs	r2, #32
 8009d04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009d08:	2303      	movs	r3, #3
 8009d0a:	e006      	b.n	8009d1a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	2220      	movs	r2, #32
 8009d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009d14:	2300      	movs	r3, #0
 8009d16:	e000      	b.n	8009d1a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009d18:	2302      	movs	r3, #2
  }
}
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	3720      	adds	r7, #32
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bd80      	pop	{r7, pc}

08009d22 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009d22:	b580      	push	{r7, lr}
 8009d24:	b086      	sub	sp, #24
 8009d26:	af00      	add	r7, sp, #0
 8009d28:	60f8      	str	r0, [r7, #12]
 8009d2a:	60b9      	str	r1, [r7, #8]
 8009d2c:	603b      	str	r3, [r7, #0]
 8009d2e:	4613      	mov	r3, r2
 8009d30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d32:	e03b      	b.n	8009dac <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d34:	6a3b      	ldr	r3, [r7, #32]
 8009d36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d3a:	d037      	beq.n	8009dac <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d3c:	f7fa f94a 	bl	8003fd4 <HAL_GetTick>
 8009d40:	4602      	mov	r2, r0
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	1ad3      	subs	r3, r2, r3
 8009d46:	6a3a      	ldr	r2, [r7, #32]
 8009d48:	429a      	cmp	r2, r3
 8009d4a:	d302      	bcc.n	8009d52 <UART_WaitOnFlagUntilTimeout+0x30>
 8009d4c:	6a3b      	ldr	r3, [r7, #32]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d101      	bne.n	8009d56 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009d52:	2303      	movs	r3, #3
 8009d54:	e03a      	b.n	8009dcc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	68db      	ldr	r3, [r3, #12]
 8009d5c:	f003 0304 	and.w	r3, r3, #4
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d023      	beq.n	8009dac <UART_WaitOnFlagUntilTimeout+0x8a>
 8009d64:	68bb      	ldr	r3, [r7, #8]
 8009d66:	2b80      	cmp	r3, #128	@ 0x80
 8009d68:	d020      	beq.n	8009dac <UART_WaitOnFlagUntilTimeout+0x8a>
 8009d6a:	68bb      	ldr	r3, [r7, #8]
 8009d6c:	2b40      	cmp	r3, #64	@ 0x40
 8009d6e:	d01d      	beq.n	8009dac <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f003 0308 	and.w	r3, r3, #8
 8009d7a:	2b08      	cmp	r3, #8
 8009d7c:	d116      	bne.n	8009dac <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009d7e:	2300      	movs	r3, #0
 8009d80:	617b      	str	r3, [r7, #20]
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	617b      	str	r3, [r7, #20]
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	685b      	ldr	r3, [r3, #4]
 8009d90:	617b      	str	r3, [r7, #20]
 8009d92:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009d94:	68f8      	ldr	r0, [r7, #12]
 8009d96:	f000 f81d 	bl	8009dd4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	2208      	movs	r2, #8
 8009d9e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	2200      	movs	r2, #0
 8009da4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009da8:	2301      	movs	r3, #1
 8009daa:	e00f      	b.n	8009dcc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	681a      	ldr	r2, [r3, #0]
 8009db2:	68bb      	ldr	r3, [r7, #8]
 8009db4:	4013      	ands	r3, r2
 8009db6:	68ba      	ldr	r2, [r7, #8]
 8009db8:	429a      	cmp	r2, r3
 8009dba:	bf0c      	ite	eq
 8009dbc:	2301      	moveq	r3, #1
 8009dbe:	2300      	movne	r3, #0
 8009dc0:	b2db      	uxtb	r3, r3
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	79fb      	ldrb	r3, [r7, #7]
 8009dc6:	429a      	cmp	r2, r3
 8009dc8:	d0b4      	beq.n	8009d34 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009dca:	2300      	movs	r3, #0
}
 8009dcc:	4618      	mov	r0, r3
 8009dce:	3718      	adds	r7, #24
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}

08009dd4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009dd4:	b480      	push	{r7}
 8009dd6:	b095      	sub	sp, #84	@ 0x54
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	330c      	adds	r3, #12
 8009de2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009de4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009de6:	e853 3f00 	ldrex	r3, [r3]
 8009dea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009df2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	330c      	adds	r3, #12
 8009dfa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009dfc:	643a      	str	r2, [r7, #64]	@ 0x40
 8009dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009e02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009e04:	e841 2300 	strex	r3, r2, [r1]
 8009e08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d1e5      	bne.n	8009ddc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	3314      	adds	r3, #20
 8009e16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e18:	6a3b      	ldr	r3, [r7, #32]
 8009e1a:	e853 3f00 	ldrex	r3, [r3]
 8009e1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e20:	69fb      	ldr	r3, [r7, #28]
 8009e22:	f023 0301 	bic.w	r3, r3, #1
 8009e26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	3314      	adds	r3, #20
 8009e2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009e30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009e32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e38:	e841 2300 	strex	r3, r2, [r1]
 8009e3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d1e5      	bne.n	8009e10 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e48:	2b01      	cmp	r3, #1
 8009e4a:	d119      	bne.n	8009e80 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	330c      	adds	r3, #12
 8009e52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	e853 3f00 	ldrex	r3, [r3]
 8009e5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e5c:	68bb      	ldr	r3, [r7, #8]
 8009e5e:	f023 0310 	bic.w	r3, r3, #16
 8009e62:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	330c      	adds	r3, #12
 8009e6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e6c:	61ba      	str	r2, [r7, #24]
 8009e6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e70:	6979      	ldr	r1, [r7, #20]
 8009e72:	69ba      	ldr	r2, [r7, #24]
 8009e74:	e841 2300 	strex	r3, r2, [r1]
 8009e78:	613b      	str	r3, [r7, #16]
   return(result);
 8009e7a:	693b      	ldr	r3, [r7, #16]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d1e5      	bne.n	8009e4c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2220      	movs	r2, #32
 8009e84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009e8e:	bf00      	nop
 8009e90:	3754      	adds	r7, #84	@ 0x54
 8009e92:	46bd      	mov	sp, r7
 8009e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e98:	4770      	bx	lr
	...

08009e9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009e9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009ea0:	b0c0      	sub	sp, #256	@ 0x100
 8009ea2:	af00      	add	r7, sp, #0
 8009ea4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	691b      	ldr	r3, [r3, #16]
 8009eb0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009eb8:	68d9      	ldr	r1, [r3, #12]
 8009eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ebe:	681a      	ldr	r2, [r3, #0]
 8009ec0:	ea40 0301 	orr.w	r3, r0, r1
 8009ec4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009ec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009eca:	689a      	ldr	r2, [r3, #8]
 8009ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ed0:	691b      	ldr	r3, [r3, #16]
 8009ed2:	431a      	orrs	r2, r3
 8009ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ed8:	695b      	ldr	r3, [r3, #20]
 8009eda:	431a      	orrs	r2, r3
 8009edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ee0:	69db      	ldr	r3, [r3, #28]
 8009ee2:	4313      	orrs	r3, r2
 8009ee4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	68db      	ldr	r3, [r3, #12]
 8009ef0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009ef4:	f021 010c 	bic.w	r1, r1, #12
 8009ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009efc:	681a      	ldr	r2, [r3, #0]
 8009efe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009f02:	430b      	orrs	r3, r1
 8009f04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	695b      	ldr	r3, [r3, #20]
 8009f0e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f16:	6999      	ldr	r1, [r3, #24]
 8009f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f1c:	681a      	ldr	r2, [r3, #0]
 8009f1e:	ea40 0301 	orr.w	r3, r0, r1
 8009f22:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f28:	681a      	ldr	r2, [r3, #0]
 8009f2a:	4b8f      	ldr	r3, [pc, #572]	@ (800a168 <UART_SetConfig+0x2cc>)
 8009f2c:	429a      	cmp	r2, r3
 8009f2e:	d005      	beq.n	8009f3c <UART_SetConfig+0xa0>
 8009f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f34:	681a      	ldr	r2, [r3, #0]
 8009f36:	4b8d      	ldr	r3, [pc, #564]	@ (800a16c <UART_SetConfig+0x2d0>)
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d104      	bne.n	8009f46 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009f3c:	f7fe f81e 	bl	8007f7c <HAL_RCC_GetPCLK2Freq>
 8009f40:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009f44:	e003      	b.n	8009f4e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009f46:	f7fe f805 	bl	8007f54 <HAL_RCC_GetPCLK1Freq>
 8009f4a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f52:	69db      	ldr	r3, [r3, #28]
 8009f54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009f58:	f040 810c 	bne.w	800a174 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009f5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009f60:	2200      	movs	r2, #0
 8009f62:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009f66:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009f6a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009f6e:	4622      	mov	r2, r4
 8009f70:	462b      	mov	r3, r5
 8009f72:	1891      	adds	r1, r2, r2
 8009f74:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009f76:	415b      	adcs	r3, r3
 8009f78:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009f7a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009f7e:	4621      	mov	r1, r4
 8009f80:	eb12 0801 	adds.w	r8, r2, r1
 8009f84:	4629      	mov	r1, r5
 8009f86:	eb43 0901 	adc.w	r9, r3, r1
 8009f8a:	f04f 0200 	mov.w	r2, #0
 8009f8e:	f04f 0300 	mov.w	r3, #0
 8009f92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009f96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009f9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009f9e:	4690      	mov	r8, r2
 8009fa0:	4699      	mov	r9, r3
 8009fa2:	4623      	mov	r3, r4
 8009fa4:	eb18 0303 	adds.w	r3, r8, r3
 8009fa8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009fac:	462b      	mov	r3, r5
 8009fae:	eb49 0303 	adc.w	r3, r9, r3
 8009fb2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fba:	685b      	ldr	r3, [r3, #4]
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009fc2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009fc6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009fca:	460b      	mov	r3, r1
 8009fcc:	18db      	adds	r3, r3, r3
 8009fce:	653b      	str	r3, [r7, #80]	@ 0x50
 8009fd0:	4613      	mov	r3, r2
 8009fd2:	eb42 0303 	adc.w	r3, r2, r3
 8009fd6:	657b      	str	r3, [r7, #84]	@ 0x54
 8009fd8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009fdc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009fe0:	f7f6 fe42 	bl	8000c68 <__aeabi_uldivmod>
 8009fe4:	4602      	mov	r2, r0
 8009fe6:	460b      	mov	r3, r1
 8009fe8:	4b61      	ldr	r3, [pc, #388]	@ (800a170 <UART_SetConfig+0x2d4>)
 8009fea:	fba3 2302 	umull	r2, r3, r3, r2
 8009fee:	095b      	lsrs	r3, r3, #5
 8009ff0:	011c      	lsls	r4, r3, #4
 8009ff2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009ffc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a000:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a004:	4642      	mov	r2, r8
 800a006:	464b      	mov	r3, r9
 800a008:	1891      	adds	r1, r2, r2
 800a00a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a00c:	415b      	adcs	r3, r3
 800a00e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a010:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a014:	4641      	mov	r1, r8
 800a016:	eb12 0a01 	adds.w	sl, r2, r1
 800a01a:	4649      	mov	r1, r9
 800a01c:	eb43 0b01 	adc.w	fp, r3, r1
 800a020:	f04f 0200 	mov.w	r2, #0
 800a024:	f04f 0300 	mov.w	r3, #0
 800a028:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a02c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a030:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a034:	4692      	mov	sl, r2
 800a036:	469b      	mov	fp, r3
 800a038:	4643      	mov	r3, r8
 800a03a:	eb1a 0303 	adds.w	r3, sl, r3
 800a03e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a042:	464b      	mov	r3, r9
 800a044:	eb4b 0303 	adc.w	r3, fp, r3
 800a048:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a04c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a050:	685b      	ldr	r3, [r3, #4]
 800a052:	2200      	movs	r2, #0
 800a054:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a058:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a05c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a060:	460b      	mov	r3, r1
 800a062:	18db      	adds	r3, r3, r3
 800a064:	643b      	str	r3, [r7, #64]	@ 0x40
 800a066:	4613      	mov	r3, r2
 800a068:	eb42 0303 	adc.w	r3, r2, r3
 800a06c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a06e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a072:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a076:	f7f6 fdf7 	bl	8000c68 <__aeabi_uldivmod>
 800a07a:	4602      	mov	r2, r0
 800a07c:	460b      	mov	r3, r1
 800a07e:	4611      	mov	r1, r2
 800a080:	4b3b      	ldr	r3, [pc, #236]	@ (800a170 <UART_SetConfig+0x2d4>)
 800a082:	fba3 2301 	umull	r2, r3, r3, r1
 800a086:	095b      	lsrs	r3, r3, #5
 800a088:	2264      	movs	r2, #100	@ 0x64
 800a08a:	fb02 f303 	mul.w	r3, r2, r3
 800a08e:	1acb      	subs	r3, r1, r3
 800a090:	00db      	lsls	r3, r3, #3
 800a092:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a096:	4b36      	ldr	r3, [pc, #216]	@ (800a170 <UART_SetConfig+0x2d4>)
 800a098:	fba3 2302 	umull	r2, r3, r3, r2
 800a09c:	095b      	lsrs	r3, r3, #5
 800a09e:	005b      	lsls	r3, r3, #1
 800a0a0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a0a4:	441c      	add	r4, r3
 800a0a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a0b0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a0b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a0b8:	4642      	mov	r2, r8
 800a0ba:	464b      	mov	r3, r9
 800a0bc:	1891      	adds	r1, r2, r2
 800a0be:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a0c0:	415b      	adcs	r3, r3
 800a0c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a0c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a0c8:	4641      	mov	r1, r8
 800a0ca:	1851      	adds	r1, r2, r1
 800a0cc:	6339      	str	r1, [r7, #48]	@ 0x30
 800a0ce:	4649      	mov	r1, r9
 800a0d0:	414b      	adcs	r3, r1
 800a0d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0d4:	f04f 0200 	mov.w	r2, #0
 800a0d8:	f04f 0300 	mov.w	r3, #0
 800a0dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a0e0:	4659      	mov	r1, fp
 800a0e2:	00cb      	lsls	r3, r1, #3
 800a0e4:	4651      	mov	r1, sl
 800a0e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a0ea:	4651      	mov	r1, sl
 800a0ec:	00ca      	lsls	r2, r1, #3
 800a0ee:	4610      	mov	r0, r2
 800a0f0:	4619      	mov	r1, r3
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	4642      	mov	r2, r8
 800a0f6:	189b      	adds	r3, r3, r2
 800a0f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a0fc:	464b      	mov	r3, r9
 800a0fe:	460a      	mov	r2, r1
 800a100:	eb42 0303 	adc.w	r3, r2, r3
 800a104:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a10c:	685b      	ldr	r3, [r3, #4]
 800a10e:	2200      	movs	r2, #0
 800a110:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a114:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a118:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a11c:	460b      	mov	r3, r1
 800a11e:	18db      	adds	r3, r3, r3
 800a120:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a122:	4613      	mov	r3, r2
 800a124:	eb42 0303 	adc.w	r3, r2, r3
 800a128:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a12a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a12e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a132:	f7f6 fd99 	bl	8000c68 <__aeabi_uldivmod>
 800a136:	4602      	mov	r2, r0
 800a138:	460b      	mov	r3, r1
 800a13a:	4b0d      	ldr	r3, [pc, #52]	@ (800a170 <UART_SetConfig+0x2d4>)
 800a13c:	fba3 1302 	umull	r1, r3, r3, r2
 800a140:	095b      	lsrs	r3, r3, #5
 800a142:	2164      	movs	r1, #100	@ 0x64
 800a144:	fb01 f303 	mul.w	r3, r1, r3
 800a148:	1ad3      	subs	r3, r2, r3
 800a14a:	00db      	lsls	r3, r3, #3
 800a14c:	3332      	adds	r3, #50	@ 0x32
 800a14e:	4a08      	ldr	r2, [pc, #32]	@ (800a170 <UART_SetConfig+0x2d4>)
 800a150:	fba2 2303 	umull	r2, r3, r2, r3
 800a154:	095b      	lsrs	r3, r3, #5
 800a156:	f003 0207 	and.w	r2, r3, #7
 800a15a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	4422      	add	r2, r4
 800a162:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a164:	e106      	b.n	800a374 <UART_SetConfig+0x4d8>
 800a166:	bf00      	nop
 800a168:	40011000 	.word	0x40011000
 800a16c:	40011400 	.word	0x40011400
 800a170:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a174:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a178:	2200      	movs	r2, #0
 800a17a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a17e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a182:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a186:	4642      	mov	r2, r8
 800a188:	464b      	mov	r3, r9
 800a18a:	1891      	adds	r1, r2, r2
 800a18c:	6239      	str	r1, [r7, #32]
 800a18e:	415b      	adcs	r3, r3
 800a190:	627b      	str	r3, [r7, #36]	@ 0x24
 800a192:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a196:	4641      	mov	r1, r8
 800a198:	1854      	adds	r4, r2, r1
 800a19a:	4649      	mov	r1, r9
 800a19c:	eb43 0501 	adc.w	r5, r3, r1
 800a1a0:	f04f 0200 	mov.w	r2, #0
 800a1a4:	f04f 0300 	mov.w	r3, #0
 800a1a8:	00eb      	lsls	r3, r5, #3
 800a1aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a1ae:	00e2      	lsls	r2, r4, #3
 800a1b0:	4614      	mov	r4, r2
 800a1b2:	461d      	mov	r5, r3
 800a1b4:	4643      	mov	r3, r8
 800a1b6:	18e3      	adds	r3, r4, r3
 800a1b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a1bc:	464b      	mov	r3, r9
 800a1be:	eb45 0303 	adc.w	r3, r5, r3
 800a1c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a1c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a1ca:	685b      	ldr	r3, [r3, #4]
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a1d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a1d6:	f04f 0200 	mov.w	r2, #0
 800a1da:	f04f 0300 	mov.w	r3, #0
 800a1de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a1e2:	4629      	mov	r1, r5
 800a1e4:	008b      	lsls	r3, r1, #2
 800a1e6:	4621      	mov	r1, r4
 800a1e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a1ec:	4621      	mov	r1, r4
 800a1ee:	008a      	lsls	r2, r1, #2
 800a1f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a1f4:	f7f6 fd38 	bl	8000c68 <__aeabi_uldivmod>
 800a1f8:	4602      	mov	r2, r0
 800a1fa:	460b      	mov	r3, r1
 800a1fc:	4b60      	ldr	r3, [pc, #384]	@ (800a380 <UART_SetConfig+0x4e4>)
 800a1fe:	fba3 2302 	umull	r2, r3, r3, r2
 800a202:	095b      	lsrs	r3, r3, #5
 800a204:	011c      	lsls	r4, r3, #4
 800a206:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a20a:	2200      	movs	r2, #0
 800a20c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a210:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a214:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a218:	4642      	mov	r2, r8
 800a21a:	464b      	mov	r3, r9
 800a21c:	1891      	adds	r1, r2, r2
 800a21e:	61b9      	str	r1, [r7, #24]
 800a220:	415b      	adcs	r3, r3
 800a222:	61fb      	str	r3, [r7, #28]
 800a224:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a228:	4641      	mov	r1, r8
 800a22a:	1851      	adds	r1, r2, r1
 800a22c:	6139      	str	r1, [r7, #16]
 800a22e:	4649      	mov	r1, r9
 800a230:	414b      	adcs	r3, r1
 800a232:	617b      	str	r3, [r7, #20]
 800a234:	f04f 0200 	mov.w	r2, #0
 800a238:	f04f 0300 	mov.w	r3, #0
 800a23c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a240:	4659      	mov	r1, fp
 800a242:	00cb      	lsls	r3, r1, #3
 800a244:	4651      	mov	r1, sl
 800a246:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a24a:	4651      	mov	r1, sl
 800a24c:	00ca      	lsls	r2, r1, #3
 800a24e:	4610      	mov	r0, r2
 800a250:	4619      	mov	r1, r3
 800a252:	4603      	mov	r3, r0
 800a254:	4642      	mov	r2, r8
 800a256:	189b      	adds	r3, r3, r2
 800a258:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a25c:	464b      	mov	r3, r9
 800a25e:	460a      	mov	r2, r1
 800a260:	eb42 0303 	adc.w	r3, r2, r3
 800a264:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a26c:	685b      	ldr	r3, [r3, #4]
 800a26e:	2200      	movs	r2, #0
 800a270:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a272:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a274:	f04f 0200 	mov.w	r2, #0
 800a278:	f04f 0300 	mov.w	r3, #0
 800a27c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a280:	4649      	mov	r1, r9
 800a282:	008b      	lsls	r3, r1, #2
 800a284:	4641      	mov	r1, r8
 800a286:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a28a:	4641      	mov	r1, r8
 800a28c:	008a      	lsls	r2, r1, #2
 800a28e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a292:	f7f6 fce9 	bl	8000c68 <__aeabi_uldivmod>
 800a296:	4602      	mov	r2, r0
 800a298:	460b      	mov	r3, r1
 800a29a:	4611      	mov	r1, r2
 800a29c:	4b38      	ldr	r3, [pc, #224]	@ (800a380 <UART_SetConfig+0x4e4>)
 800a29e:	fba3 2301 	umull	r2, r3, r3, r1
 800a2a2:	095b      	lsrs	r3, r3, #5
 800a2a4:	2264      	movs	r2, #100	@ 0x64
 800a2a6:	fb02 f303 	mul.w	r3, r2, r3
 800a2aa:	1acb      	subs	r3, r1, r3
 800a2ac:	011b      	lsls	r3, r3, #4
 800a2ae:	3332      	adds	r3, #50	@ 0x32
 800a2b0:	4a33      	ldr	r2, [pc, #204]	@ (800a380 <UART_SetConfig+0x4e4>)
 800a2b2:	fba2 2303 	umull	r2, r3, r2, r3
 800a2b6:	095b      	lsrs	r3, r3, #5
 800a2b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a2bc:	441c      	add	r4, r3
 800a2be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	673b      	str	r3, [r7, #112]	@ 0x70
 800a2c6:	677a      	str	r2, [r7, #116]	@ 0x74
 800a2c8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a2cc:	4642      	mov	r2, r8
 800a2ce:	464b      	mov	r3, r9
 800a2d0:	1891      	adds	r1, r2, r2
 800a2d2:	60b9      	str	r1, [r7, #8]
 800a2d4:	415b      	adcs	r3, r3
 800a2d6:	60fb      	str	r3, [r7, #12]
 800a2d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a2dc:	4641      	mov	r1, r8
 800a2de:	1851      	adds	r1, r2, r1
 800a2e0:	6039      	str	r1, [r7, #0]
 800a2e2:	4649      	mov	r1, r9
 800a2e4:	414b      	adcs	r3, r1
 800a2e6:	607b      	str	r3, [r7, #4]
 800a2e8:	f04f 0200 	mov.w	r2, #0
 800a2ec:	f04f 0300 	mov.w	r3, #0
 800a2f0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a2f4:	4659      	mov	r1, fp
 800a2f6:	00cb      	lsls	r3, r1, #3
 800a2f8:	4651      	mov	r1, sl
 800a2fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a2fe:	4651      	mov	r1, sl
 800a300:	00ca      	lsls	r2, r1, #3
 800a302:	4610      	mov	r0, r2
 800a304:	4619      	mov	r1, r3
 800a306:	4603      	mov	r3, r0
 800a308:	4642      	mov	r2, r8
 800a30a:	189b      	adds	r3, r3, r2
 800a30c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a30e:	464b      	mov	r3, r9
 800a310:	460a      	mov	r2, r1
 800a312:	eb42 0303 	adc.w	r3, r2, r3
 800a316:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a31c:	685b      	ldr	r3, [r3, #4]
 800a31e:	2200      	movs	r2, #0
 800a320:	663b      	str	r3, [r7, #96]	@ 0x60
 800a322:	667a      	str	r2, [r7, #100]	@ 0x64
 800a324:	f04f 0200 	mov.w	r2, #0
 800a328:	f04f 0300 	mov.w	r3, #0
 800a32c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a330:	4649      	mov	r1, r9
 800a332:	008b      	lsls	r3, r1, #2
 800a334:	4641      	mov	r1, r8
 800a336:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a33a:	4641      	mov	r1, r8
 800a33c:	008a      	lsls	r2, r1, #2
 800a33e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a342:	f7f6 fc91 	bl	8000c68 <__aeabi_uldivmod>
 800a346:	4602      	mov	r2, r0
 800a348:	460b      	mov	r3, r1
 800a34a:	4b0d      	ldr	r3, [pc, #52]	@ (800a380 <UART_SetConfig+0x4e4>)
 800a34c:	fba3 1302 	umull	r1, r3, r3, r2
 800a350:	095b      	lsrs	r3, r3, #5
 800a352:	2164      	movs	r1, #100	@ 0x64
 800a354:	fb01 f303 	mul.w	r3, r1, r3
 800a358:	1ad3      	subs	r3, r2, r3
 800a35a:	011b      	lsls	r3, r3, #4
 800a35c:	3332      	adds	r3, #50	@ 0x32
 800a35e:	4a08      	ldr	r2, [pc, #32]	@ (800a380 <UART_SetConfig+0x4e4>)
 800a360:	fba2 2303 	umull	r2, r3, r2, r3
 800a364:	095b      	lsrs	r3, r3, #5
 800a366:	f003 020f 	and.w	r2, r3, #15
 800a36a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	4422      	add	r2, r4
 800a372:	609a      	str	r2, [r3, #8]
}
 800a374:	bf00      	nop
 800a376:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a37a:	46bd      	mov	sp, r7
 800a37c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a380:	51eb851f 	.word	0x51eb851f

0800a384 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800a384:	b480      	push	{r7}
 800a386:	b083      	sub	sp, #12
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
 800a38c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d123      	bne.n	800a3de <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800a39e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a3a2:	683a      	ldr	r2, [r7, #0]
 800a3a4:	6851      	ldr	r1, [r2, #4]
 800a3a6:	683a      	ldr	r2, [r7, #0]
 800a3a8:	6892      	ldr	r2, [r2, #8]
 800a3aa:	4311      	orrs	r1, r2
 800a3ac:	683a      	ldr	r2, [r7, #0]
 800a3ae:	68d2      	ldr	r2, [r2, #12]
 800a3b0:	4311      	orrs	r1, r2
 800a3b2:	683a      	ldr	r2, [r7, #0]
 800a3b4:	6912      	ldr	r2, [r2, #16]
 800a3b6:	4311      	orrs	r1, r2
 800a3b8:	683a      	ldr	r2, [r7, #0]
 800a3ba:	6952      	ldr	r2, [r2, #20]
 800a3bc:	4311      	orrs	r1, r2
 800a3be:	683a      	ldr	r2, [r7, #0]
 800a3c0:	6992      	ldr	r2, [r2, #24]
 800a3c2:	4311      	orrs	r1, r2
 800a3c4:	683a      	ldr	r2, [r7, #0]
 800a3c6:	69d2      	ldr	r2, [r2, #28]
 800a3c8:	4311      	orrs	r1, r2
 800a3ca:	683a      	ldr	r2, [r7, #0]
 800a3cc:	6a12      	ldr	r2, [r2, #32]
 800a3ce:	4311      	orrs	r1, r2
 800a3d0:	683a      	ldr	r2, [r7, #0]
 800a3d2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a3d4:	430a      	orrs	r2, r1
 800a3d6:	431a      	orrs	r2, r3
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	601a      	str	r2, [r3, #0]
 800a3dc:	e028      	b.n	800a430 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	69d9      	ldr	r1, [r3, #28]
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	6a1b      	ldr	r3, [r3, #32]
 800a3ee:	4319      	orrs	r1, r3
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3f4:	430b      	orrs	r3, r1
 800a3f6:	431a      	orrs	r2, r3
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	685b      	ldr	r3, [r3, #4]
 800a400:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800a404:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a408:	683a      	ldr	r2, [r7, #0]
 800a40a:	6851      	ldr	r1, [r2, #4]
 800a40c:	683a      	ldr	r2, [r7, #0]
 800a40e:	6892      	ldr	r2, [r2, #8]
 800a410:	4311      	orrs	r1, r2
 800a412:	683a      	ldr	r2, [r7, #0]
 800a414:	68d2      	ldr	r2, [r2, #12]
 800a416:	4311      	orrs	r1, r2
 800a418:	683a      	ldr	r2, [r7, #0]
 800a41a:	6912      	ldr	r2, [r2, #16]
 800a41c:	4311      	orrs	r1, r2
 800a41e:	683a      	ldr	r2, [r7, #0]
 800a420:	6952      	ldr	r2, [r2, #20]
 800a422:	4311      	orrs	r1, r2
 800a424:	683a      	ldr	r2, [r7, #0]
 800a426:	6992      	ldr	r2, [r2, #24]
 800a428:	430a      	orrs	r2, r1
 800a42a:	431a      	orrs	r2, r3
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800a430:	2300      	movs	r3, #0
}
 800a432:	4618      	mov	r0, r3
 800a434:	370c      	adds	r7, #12
 800a436:	46bd      	mov	sp, r7
 800a438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43c:	4770      	bx	lr

0800a43e <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a43e:	b480      	push	{r7}
 800a440:	b085      	sub	sp, #20
 800a442:	af00      	add	r7, sp, #0
 800a444:	60f8      	str	r0, [r7, #12]
 800a446:	60b9      	str	r1, [r7, #8]
 800a448:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d128      	bne.n	800a4a2 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	689b      	ldr	r3, [r3, #8]
 800a454:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800a458:	68bb      	ldr	r3, [r7, #8]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	1e59      	subs	r1, r3, #1
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	685b      	ldr	r3, [r3, #4]
 800a462:	3b01      	subs	r3, #1
 800a464:	011b      	lsls	r3, r3, #4
 800a466:	4319      	orrs	r1, r3
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	689b      	ldr	r3, [r3, #8]
 800a46c:	3b01      	subs	r3, #1
 800a46e:	021b      	lsls	r3, r3, #8
 800a470:	4319      	orrs	r1, r3
 800a472:	68bb      	ldr	r3, [r7, #8]
 800a474:	68db      	ldr	r3, [r3, #12]
 800a476:	3b01      	subs	r3, #1
 800a478:	031b      	lsls	r3, r3, #12
 800a47a:	4319      	orrs	r1, r3
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	691b      	ldr	r3, [r3, #16]
 800a480:	3b01      	subs	r3, #1
 800a482:	041b      	lsls	r3, r3, #16
 800a484:	4319      	orrs	r1, r3
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	695b      	ldr	r3, [r3, #20]
 800a48a:	3b01      	subs	r3, #1
 800a48c:	051b      	lsls	r3, r3, #20
 800a48e:	4319      	orrs	r1, r3
 800a490:	68bb      	ldr	r3, [r7, #8]
 800a492:	699b      	ldr	r3, [r3, #24]
 800a494:	3b01      	subs	r3, #1
 800a496:	061b      	lsls	r3, r3, #24
 800a498:	430b      	orrs	r3, r1
 800a49a:	431a      	orrs	r2, r3
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	609a      	str	r2, [r3, #8]
 800a4a0:	e02f      	b.n	800a502 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	689b      	ldr	r3, [r3, #8]
 800a4a6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a4aa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a4ae:	68ba      	ldr	r2, [r7, #8]
 800a4b0:	68d2      	ldr	r2, [r2, #12]
 800a4b2:	3a01      	subs	r2, #1
 800a4b4:	0311      	lsls	r1, r2, #12
 800a4b6:	68ba      	ldr	r2, [r7, #8]
 800a4b8:	6952      	ldr	r2, [r2, #20]
 800a4ba:	3a01      	subs	r2, #1
 800a4bc:	0512      	lsls	r2, r2, #20
 800a4be:	430a      	orrs	r2, r1
 800a4c0:	431a      	orrs	r2, r3
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	68db      	ldr	r3, [r3, #12]
 800a4ca:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	1e59      	subs	r1, r3, #1
 800a4d4:	68bb      	ldr	r3, [r7, #8]
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	3b01      	subs	r3, #1
 800a4da:	011b      	lsls	r3, r3, #4
 800a4dc:	4319      	orrs	r1, r3
 800a4de:	68bb      	ldr	r3, [r7, #8]
 800a4e0:	689b      	ldr	r3, [r3, #8]
 800a4e2:	3b01      	subs	r3, #1
 800a4e4:	021b      	lsls	r3, r3, #8
 800a4e6:	4319      	orrs	r1, r3
 800a4e8:	68bb      	ldr	r3, [r7, #8]
 800a4ea:	691b      	ldr	r3, [r3, #16]
 800a4ec:	3b01      	subs	r3, #1
 800a4ee:	041b      	lsls	r3, r3, #16
 800a4f0:	4319      	orrs	r1, r3
 800a4f2:	68bb      	ldr	r3, [r7, #8]
 800a4f4:	699b      	ldr	r3, [r3, #24]
 800a4f6:	3b01      	subs	r3, #1
 800a4f8:	061b      	lsls	r3, r3, #24
 800a4fa:	430b      	orrs	r3, r1
 800a4fc:	431a      	orrs	r2, r3
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800a502:	2300      	movs	r3, #0
}
 800a504:	4618      	mov	r0, r3
 800a506:	3714      	adds	r7, #20
 800a508:	46bd      	mov	sp, r7
 800a50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50e:	4770      	bx	lr

0800a510 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a510:	b480      	push	{r7}
 800a512:	b083      	sub	sp, #12
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	689b      	ldr	r3, [r3, #8]
 800a51c:	f043 0201 	orr.w	r2, r3, #1
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a524:	2300      	movs	r3, #0
}
 800a526:	4618      	mov	r0, r3
 800a528:	370c      	adds	r7, #12
 800a52a:	46bd      	mov	sp, r7
 800a52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a530:	4770      	bx	lr

0800a532 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a532:	b480      	push	{r7}
 800a534:	b083      	sub	sp, #12
 800a536:	af00      	add	r7, sp, #0
 800a538:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	689b      	ldr	r3, [r3, #8]
 800a53e:	f023 0201 	bic.w	r2, r3, #1
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a546:	2300      	movs	r3, #0
}
 800a548:	4618      	mov	r0, r3
 800a54a:	370c      	adds	r7, #12
 800a54c:	46bd      	mov	sp, r7
 800a54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a552:	4770      	bx	lr

0800a554 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a554:	b480      	push	{r7}
 800a556:	b085      	sub	sp, #20
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
 800a55c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a55e:	2300      	movs	r3, #0
 800a560:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	3301      	adds	r3, #1
 800a566:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a56e:	d901      	bls.n	800a574 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a570:	2303      	movs	r3, #3
 800a572:	e01b      	b.n	800a5ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	691b      	ldr	r3, [r3, #16]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	daf2      	bge.n	800a562 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a57c:	2300      	movs	r3, #0
 800a57e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a580:	683b      	ldr	r3, [r7, #0]
 800a582:	019b      	lsls	r3, r3, #6
 800a584:	f043 0220 	orr.w	r2, r3, #32
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	3301      	adds	r3, #1
 800a590:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a598:	d901      	bls.n	800a59e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a59a:	2303      	movs	r3, #3
 800a59c:	e006      	b.n	800a5ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	691b      	ldr	r3, [r3, #16]
 800a5a2:	f003 0320 	and.w	r3, r3, #32
 800a5a6:	2b20      	cmp	r3, #32
 800a5a8:	d0f0      	beq.n	800a58c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a5aa:	2300      	movs	r3, #0
}
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	3714      	adds	r7, #20
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b6:	4770      	bx	lr

0800a5b8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a5b8:	b480      	push	{r7}
 800a5ba:	b085      	sub	sp, #20
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	3301      	adds	r3, #1
 800a5c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5d0:	d901      	bls.n	800a5d6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a5d2:	2303      	movs	r3, #3
 800a5d4:	e018      	b.n	800a608 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	691b      	ldr	r3, [r3, #16]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	daf2      	bge.n	800a5c4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a5de:	2300      	movs	r3, #0
 800a5e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2210      	movs	r2, #16
 800a5e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	3301      	adds	r3, #1
 800a5ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5f4:	d901      	bls.n	800a5fa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a5f6:	2303      	movs	r3, #3
 800a5f8:	e006      	b.n	800a608 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	691b      	ldr	r3, [r3, #16]
 800a5fe:	f003 0310 	and.w	r3, r3, #16
 800a602:	2b10      	cmp	r3, #16
 800a604:	d0f0      	beq.n	800a5e8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a606:	2300      	movs	r3, #0
}
 800a608:	4618      	mov	r0, r3
 800a60a:	3714      	adds	r7, #20
 800a60c:	46bd      	mov	sp, r7
 800a60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a612:	4770      	bx	lr

0800a614 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a614:	b480      	push	{r7}
 800a616:	b08b      	sub	sp, #44	@ 0x2c
 800a618:	af00      	add	r7, sp, #0
 800a61a:	60f8      	str	r0, [r7, #12]
 800a61c:	60b9      	str	r1, [r7, #8]
 800a61e:	4613      	mov	r3, r2
 800a620:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a62a:	88fb      	ldrh	r3, [r7, #6]
 800a62c:	089b      	lsrs	r3, r3, #2
 800a62e:	b29b      	uxth	r3, r3
 800a630:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a632:	88fb      	ldrh	r3, [r7, #6]
 800a634:	f003 0303 	and.w	r3, r3, #3
 800a638:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a63a:	2300      	movs	r3, #0
 800a63c:	623b      	str	r3, [r7, #32]
 800a63e:	e014      	b.n	800a66a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a640:	69bb      	ldr	r3, [r7, #24]
 800a642:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a646:	681a      	ldr	r2, [r3, #0]
 800a648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a64a:	601a      	str	r2, [r3, #0]
    pDest++;
 800a64c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a64e:	3301      	adds	r3, #1
 800a650:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a654:	3301      	adds	r3, #1
 800a656:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a65a:	3301      	adds	r3, #1
 800a65c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a65e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a660:	3301      	adds	r3, #1
 800a662:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a664:	6a3b      	ldr	r3, [r7, #32]
 800a666:	3301      	adds	r3, #1
 800a668:	623b      	str	r3, [r7, #32]
 800a66a:	6a3a      	ldr	r2, [r7, #32]
 800a66c:	697b      	ldr	r3, [r7, #20]
 800a66e:	429a      	cmp	r2, r3
 800a670:	d3e6      	bcc.n	800a640 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a672:	8bfb      	ldrh	r3, [r7, #30]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d01e      	beq.n	800a6b6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a678:	2300      	movs	r3, #0
 800a67a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a67c:	69bb      	ldr	r3, [r7, #24]
 800a67e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a682:	461a      	mov	r2, r3
 800a684:	f107 0310 	add.w	r3, r7, #16
 800a688:	6812      	ldr	r2, [r2, #0]
 800a68a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a68c:	693a      	ldr	r2, [r7, #16]
 800a68e:	6a3b      	ldr	r3, [r7, #32]
 800a690:	b2db      	uxtb	r3, r3
 800a692:	00db      	lsls	r3, r3, #3
 800a694:	fa22 f303 	lsr.w	r3, r2, r3
 800a698:	b2da      	uxtb	r2, r3
 800a69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a69c:	701a      	strb	r2, [r3, #0]
      i++;
 800a69e:	6a3b      	ldr	r3, [r7, #32]
 800a6a0:	3301      	adds	r3, #1
 800a6a2:	623b      	str	r3, [r7, #32]
      pDest++;
 800a6a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6a6:	3301      	adds	r3, #1
 800a6a8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a6aa:	8bfb      	ldrh	r3, [r7, #30]
 800a6ac:	3b01      	subs	r3, #1
 800a6ae:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a6b0:	8bfb      	ldrh	r3, [r7, #30]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d1ea      	bne.n	800a68c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	372c      	adds	r7, #44	@ 0x2c
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c2:	4770      	bx	lr

0800a6c4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b085      	sub	sp, #20
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	695b      	ldr	r3, [r3, #20]
 800a6d0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	699b      	ldr	r3, [r3, #24]
 800a6d6:	68fa      	ldr	r2, [r7, #12]
 800a6d8:	4013      	ands	r3, r2
 800a6da:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
}
 800a6de:	4618      	mov	r0, r3
 800a6e0:	3714      	adds	r7, #20
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e8:	4770      	bx	lr

0800a6ea <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800a6ea:	b480      	push	{r7}
 800a6ec:	b085      	sub	sp, #20
 800a6ee:	af00      	add	r7, sp, #0
 800a6f0:	6078      	str	r0, [r7, #4]
 800a6f2:	460b      	mov	r3, r1
 800a6f4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800a6fa:	78fb      	ldrb	r3, [r7, #3]
 800a6fc:	015a      	lsls	r2, r3, #5
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	4413      	add	r3, r2
 800a702:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a706:	689b      	ldr	r3, [r3, #8]
 800a708:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800a70a:	78fb      	ldrb	r3, [r7, #3]
 800a70c:	015a      	lsls	r2, r3, #5
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	4413      	add	r3, r2
 800a712:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a716:	68db      	ldr	r3, [r3, #12]
 800a718:	68ba      	ldr	r2, [r7, #8]
 800a71a:	4013      	ands	r3, r2
 800a71c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a71e:	68bb      	ldr	r3, [r7, #8]
}
 800a720:	4618      	mov	r0, r3
 800a722:	3714      	adds	r7, #20
 800a724:	46bd      	mov	sp, r7
 800a726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72a:	4770      	bx	lr

0800a72c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a72c:	b480      	push	{r7}
 800a72e:	b083      	sub	sp, #12
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	695b      	ldr	r3, [r3, #20]
 800a738:	f003 0301 	and.w	r3, r3, #1
}
 800a73c:	4618      	mov	r0, r3
 800a73e:	370c      	adds	r7, #12
 800a740:	46bd      	mov	sp, r7
 800a742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a746:	4770      	bx	lr

0800a748 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a748:	b480      	push	{r7}
 800a74a:	b085      	sub	sp, #20
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
 800a750:	460b      	mov	r3, r1
 800a752:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	68fa      	ldr	r2, [r7, #12]
 800a762:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a766:	f023 0303 	bic.w	r3, r3, #3
 800a76a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a772:	681a      	ldr	r2, [r3, #0]
 800a774:	78fb      	ldrb	r3, [r7, #3]
 800a776:	f003 0303 	and.w	r3, r3, #3
 800a77a:	68f9      	ldr	r1, [r7, #12]
 800a77c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800a780:	4313      	orrs	r3, r2
 800a782:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a784:	78fb      	ldrb	r3, [r7, #3]
 800a786:	2b01      	cmp	r3, #1
 800a788:	d107      	bne.n	800a79a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a790:	461a      	mov	r2, r3
 800a792:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800a796:	6053      	str	r3, [r2, #4]
 800a798:	e00c      	b.n	800a7b4 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800a79a:	78fb      	ldrb	r3, [r7, #3]
 800a79c:	2b02      	cmp	r3, #2
 800a79e:	d107      	bne.n	800a7b0 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a7a6:	461a      	mov	r2, r3
 800a7a8:	f241 7370 	movw	r3, #6000	@ 0x1770
 800a7ac:	6053      	str	r3, [r2, #4]
 800a7ae:	e001      	b.n	800a7b4 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800a7b0:	2301      	movs	r3, #1
 800a7b2:	e000      	b.n	800a7b6 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800a7b4:	2300      	movs	r3, #0
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3714      	adds	r7, #20
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c0:	4770      	bx	lr

0800a7c2 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a7c2:	b480      	push	{r7}
 800a7c4:	b085      	sub	sp, #20
 800a7c6:	af00      	add	r7, sp, #0
 800a7c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a7d4:	695b      	ldr	r3, [r3, #20]
 800a7d6:	b29b      	uxth	r3, r3
}
 800a7d8:	4618      	mov	r0, r3
 800a7da:	3714      	adds	r7, #20
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e2:	4770      	bx	lr

0800a7e4 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a7e4:	b480      	push	{r7}
 800a7e6:	b089      	sub	sp, #36	@ 0x24
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	6078      	str	r0, [r7, #4]
 800a7ec:	460b      	mov	r3, r1
 800a7ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800a7f4:	78fb      	ldrb	r3, [r7, #3]
 800a7f6:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a7fc:	69bb      	ldr	r3, [r7, #24]
 800a7fe:	015a      	lsls	r2, r3, #5
 800a800:	69fb      	ldr	r3, [r7, #28]
 800a802:	4413      	add	r3, r2
 800a804:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	0c9b      	lsrs	r3, r3, #18
 800a80c:	f003 0303 	and.w	r3, r3, #3
 800a810:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800a812:	69bb      	ldr	r3, [r7, #24]
 800a814:	015a      	lsls	r2, r3, #5
 800a816:	69fb      	ldr	r3, [r7, #28]
 800a818:	4413      	add	r3, r2
 800a81a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	0fdb      	lsrs	r3, r3, #31
 800a822:	f003 0301 	and.w	r3, r3, #1
 800a826:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800a828:	69bb      	ldr	r3, [r7, #24]
 800a82a:	015a      	lsls	r2, r3, #5
 800a82c:	69fb      	ldr	r3, [r7, #28]
 800a82e:	4413      	add	r3, r2
 800a830:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a834:	685b      	ldr	r3, [r3, #4]
 800a836:	0fdb      	lsrs	r3, r3, #31
 800a838:	f003 0301 	and.w	r3, r3, #1
 800a83c:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	689b      	ldr	r3, [r3, #8]
 800a842:	f003 0320 	and.w	r3, r3, #32
 800a846:	2b20      	cmp	r3, #32
 800a848:	d10d      	bne.n	800a866 <USB_HC_Halt+0x82>
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d10a      	bne.n	800a866 <USB_HC_Halt+0x82>
 800a850:	693b      	ldr	r3, [r7, #16]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d005      	beq.n	800a862 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800a856:	697b      	ldr	r3, [r7, #20]
 800a858:	2b01      	cmp	r3, #1
 800a85a:	d002      	beq.n	800a862 <USB_HC_Halt+0x7e>
 800a85c:	697b      	ldr	r3, [r7, #20]
 800a85e:	2b03      	cmp	r3, #3
 800a860:	d101      	bne.n	800a866 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800a862:	2300      	movs	r3, #0
 800a864:	e0d8      	b.n	800aa18 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a866:	697b      	ldr	r3, [r7, #20]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d002      	beq.n	800a872 <USB_HC_Halt+0x8e>
 800a86c:	697b      	ldr	r3, [r7, #20]
 800a86e:	2b02      	cmp	r3, #2
 800a870:	d173      	bne.n	800a95a <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a872:	69bb      	ldr	r3, [r7, #24]
 800a874:	015a      	lsls	r2, r3, #5
 800a876:	69fb      	ldr	r3, [r7, #28]
 800a878:	4413      	add	r3, r2
 800a87a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	69ba      	ldr	r2, [r7, #24]
 800a882:	0151      	lsls	r1, r2, #5
 800a884:	69fa      	ldr	r2, [r7, #28]
 800a886:	440a      	add	r2, r1
 800a888:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a88c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a890:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	689b      	ldr	r3, [r3, #8]
 800a896:	f003 0320 	and.w	r3, r3, #32
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d14a      	bne.n	800a934 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8a2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d133      	bne.n	800a912 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a8aa:	69bb      	ldr	r3, [r7, #24]
 800a8ac:	015a      	lsls	r2, r3, #5
 800a8ae:	69fb      	ldr	r3, [r7, #28]
 800a8b0:	4413      	add	r3, r2
 800a8b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	69ba      	ldr	r2, [r7, #24]
 800a8ba:	0151      	lsls	r1, r2, #5
 800a8bc:	69fa      	ldr	r2, [r7, #28]
 800a8be:	440a      	add	r2, r1
 800a8c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a8c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a8c8:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a8ca:	69bb      	ldr	r3, [r7, #24]
 800a8cc:	015a      	lsls	r2, r3, #5
 800a8ce:	69fb      	ldr	r3, [r7, #28]
 800a8d0:	4413      	add	r3, r2
 800a8d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	69ba      	ldr	r2, [r7, #24]
 800a8da:	0151      	lsls	r1, r2, #5
 800a8dc:	69fa      	ldr	r2, [r7, #28]
 800a8de:	440a      	add	r2, r1
 800a8e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a8e4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a8e8:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	3301      	adds	r3, #1
 800a8ee:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800a8f0:	68bb      	ldr	r3, [r7, #8]
 800a8f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a8f6:	d82e      	bhi.n	800a956 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a8f8:	69bb      	ldr	r3, [r7, #24]
 800a8fa:	015a      	lsls	r2, r3, #5
 800a8fc:	69fb      	ldr	r3, [r7, #28]
 800a8fe:	4413      	add	r3, r2
 800a900:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a90a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a90e:	d0ec      	beq.n	800a8ea <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a910:	e081      	b.n	800aa16 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a912:	69bb      	ldr	r3, [r7, #24]
 800a914:	015a      	lsls	r2, r3, #5
 800a916:	69fb      	ldr	r3, [r7, #28]
 800a918:	4413      	add	r3, r2
 800a91a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	69ba      	ldr	r2, [r7, #24]
 800a922:	0151      	lsls	r1, r2, #5
 800a924:	69fa      	ldr	r2, [r7, #28]
 800a926:	440a      	add	r2, r1
 800a928:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a92c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a930:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a932:	e070      	b.n	800aa16 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a934:	69bb      	ldr	r3, [r7, #24]
 800a936:	015a      	lsls	r2, r3, #5
 800a938:	69fb      	ldr	r3, [r7, #28]
 800a93a:	4413      	add	r3, r2
 800a93c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	69ba      	ldr	r2, [r7, #24]
 800a944:	0151      	lsls	r1, r2, #5
 800a946:	69fa      	ldr	r2, [r7, #28]
 800a948:	440a      	add	r2, r1
 800a94a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a94e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a952:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a954:	e05f      	b.n	800aa16 <USB_HC_Halt+0x232>
            break;
 800a956:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a958:	e05d      	b.n	800aa16 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a95a:	69bb      	ldr	r3, [r7, #24]
 800a95c:	015a      	lsls	r2, r3, #5
 800a95e:	69fb      	ldr	r3, [r7, #28]
 800a960:	4413      	add	r3, r2
 800a962:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	69ba      	ldr	r2, [r7, #24]
 800a96a:	0151      	lsls	r1, r2, #5
 800a96c:	69fa      	ldr	r2, [r7, #28]
 800a96e:	440a      	add	r2, r1
 800a970:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a974:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a978:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a97a:	69fb      	ldr	r3, [r7, #28]
 800a97c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a980:	691b      	ldr	r3, [r3, #16]
 800a982:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a986:	2b00      	cmp	r3, #0
 800a988:	d133      	bne.n	800a9f2 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a98a:	69bb      	ldr	r3, [r7, #24]
 800a98c:	015a      	lsls	r2, r3, #5
 800a98e:	69fb      	ldr	r3, [r7, #28]
 800a990:	4413      	add	r3, r2
 800a992:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	69ba      	ldr	r2, [r7, #24]
 800a99a:	0151      	lsls	r1, r2, #5
 800a99c:	69fa      	ldr	r2, [r7, #28]
 800a99e:	440a      	add	r2, r1
 800a9a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a9a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a9a8:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a9aa:	69bb      	ldr	r3, [r7, #24]
 800a9ac:	015a      	lsls	r2, r3, #5
 800a9ae:	69fb      	ldr	r3, [r7, #28]
 800a9b0:	4413      	add	r3, r2
 800a9b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	69ba      	ldr	r2, [r7, #24]
 800a9ba:	0151      	lsls	r1, r2, #5
 800a9bc:	69fa      	ldr	r2, [r7, #28]
 800a9be:	440a      	add	r2, r1
 800a9c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a9c4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a9c8:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800a9ca:	68bb      	ldr	r3, [r7, #8]
 800a9cc:	3301      	adds	r3, #1
 800a9ce:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800a9d0:	68bb      	ldr	r3, [r7, #8]
 800a9d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a9d6:	d81d      	bhi.n	800aa14 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a9d8:	69bb      	ldr	r3, [r7, #24]
 800a9da:	015a      	lsls	r2, r3, #5
 800a9dc:	69fb      	ldr	r3, [r7, #28]
 800a9de:	4413      	add	r3, r2
 800a9e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a9ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a9ee:	d0ec      	beq.n	800a9ca <USB_HC_Halt+0x1e6>
 800a9f0:	e011      	b.n	800aa16 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a9f2:	69bb      	ldr	r3, [r7, #24]
 800a9f4:	015a      	lsls	r2, r3, #5
 800a9f6:	69fb      	ldr	r3, [r7, #28]
 800a9f8:	4413      	add	r3, r2
 800a9fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	69ba      	ldr	r2, [r7, #24]
 800aa02:	0151      	lsls	r1, r2, #5
 800aa04:	69fa      	ldr	r2, [r7, #28]
 800aa06:	440a      	add	r2, r1
 800aa08:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800aa0c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800aa10:	6013      	str	r3, [r2, #0]
 800aa12:	e000      	b.n	800aa16 <USB_HC_Halt+0x232>
          break;
 800aa14:	bf00      	nop
    }
  }

  return HAL_OK;
 800aa16:	2300      	movs	r3, #0
}
 800aa18:	4618      	mov	r0, r3
 800aa1a:	3724      	adds	r7, #36	@ 0x24
 800aa1c:	46bd      	mov	sp, r7
 800aa1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa22:	4770      	bx	lr

0800aa24 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b088      	sub	sp, #32
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800aa34:	2300      	movs	r3, #0
 800aa36:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800aa38:	6878      	ldr	r0, [r7, #4]
 800aa3a:	f7ff fd7a 	bl	800a532 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800aa3e:	2110      	movs	r1, #16
 800aa40:	6878      	ldr	r0, [r7, #4]
 800aa42:	f7ff fd87 	bl	800a554 <USB_FlushTxFifo>
 800aa46:	4603      	mov	r3, r0
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d001      	beq.n	800aa50 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800aa50:	6878      	ldr	r0, [r7, #4]
 800aa52:	f7ff fdb1 	bl	800a5b8 <USB_FlushRxFifo>
 800aa56:	4603      	mov	r3, r0
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d001      	beq.n	800aa60 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800aa5c:	2301      	movs	r3, #1
 800aa5e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800aa60:	2300      	movs	r3, #0
 800aa62:	61bb      	str	r3, [r7, #24]
 800aa64:	e01f      	b.n	800aaa6 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800aa66:	69bb      	ldr	r3, [r7, #24]
 800aa68:	015a      	lsls	r2, r3, #5
 800aa6a:	697b      	ldr	r3, [r7, #20]
 800aa6c:	4413      	add	r3, r2
 800aa6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800aa76:	693b      	ldr	r3, [r7, #16]
 800aa78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800aa7c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800aa7e:	693b      	ldr	r3, [r7, #16]
 800aa80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aa84:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800aa86:	693b      	ldr	r3, [r7, #16]
 800aa88:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800aa8c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800aa8e:	69bb      	ldr	r3, [r7, #24]
 800aa90:	015a      	lsls	r2, r3, #5
 800aa92:	697b      	ldr	r3, [r7, #20]
 800aa94:	4413      	add	r3, r2
 800aa96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aa9a:	461a      	mov	r2, r3
 800aa9c:	693b      	ldr	r3, [r7, #16]
 800aa9e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800aaa0:	69bb      	ldr	r3, [r7, #24]
 800aaa2:	3301      	adds	r3, #1
 800aaa4:	61bb      	str	r3, [r7, #24]
 800aaa6:	69bb      	ldr	r3, [r7, #24]
 800aaa8:	2b0f      	cmp	r3, #15
 800aaaa:	d9dc      	bls.n	800aa66 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800aaac:	2300      	movs	r3, #0
 800aaae:	61bb      	str	r3, [r7, #24]
 800aab0:	e034      	b.n	800ab1c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800aab2:	69bb      	ldr	r3, [r7, #24]
 800aab4:	015a      	lsls	r2, r3, #5
 800aab6:	697b      	ldr	r3, [r7, #20]
 800aab8:	4413      	add	r3, r2
 800aaba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800aac2:	693b      	ldr	r3, [r7, #16]
 800aac4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800aac8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800aaca:	693b      	ldr	r3, [r7, #16]
 800aacc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800aad0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800aad2:	693b      	ldr	r3, [r7, #16]
 800aad4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800aad8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800aada:	69bb      	ldr	r3, [r7, #24]
 800aadc:	015a      	lsls	r2, r3, #5
 800aade:	697b      	ldr	r3, [r7, #20]
 800aae0:	4413      	add	r3, r2
 800aae2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aae6:	461a      	mov	r2, r3
 800aae8:	693b      	ldr	r3, [r7, #16]
 800aaea:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	3301      	adds	r3, #1
 800aaf0:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800aaf8:	d80c      	bhi.n	800ab14 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800aafa:	69bb      	ldr	r3, [r7, #24]
 800aafc:	015a      	lsls	r2, r3, #5
 800aafe:	697b      	ldr	r3, [r7, #20]
 800ab00:	4413      	add	r3, r2
 800ab02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ab0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ab10:	d0ec      	beq.n	800aaec <USB_StopHost+0xc8>
 800ab12:	e000      	b.n	800ab16 <USB_StopHost+0xf2>
        break;
 800ab14:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800ab16:	69bb      	ldr	r3, [r7, #24]
 800ab18:	3301      	adds	r3, #1
 800ab1a:	61bb      	str	r3, [r7, #24]
 800ab1c:	69bb      	ldr	r3, [r7, #24]
 800ab1e:	2b0f      	cmp	r3, #15
 800ab20:	d9c7      	bls.n	800aab2 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800ab22:	697b      	ldr	r3, [r7, #20]
 800ab24:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ab28:	461a      	mov	r2, r3
 800ab2a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ab2e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ab36:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800ab38:	6878      	ldr	r0, [r7, #4]
 800ab3a:	f7ff fce9 	bl	800a510 <USB_EnableGlobalInt>

  return ret;
 800ab3e:	7ffb      	ldrb	r3, [r7, #31]
}
 800ab40:	4618      	mov	r0, r3
 800ab42:	3720      	adds	r7, #32
 800ab44:	46bd      	mov	sp, r7
 800ab46:	bd80      	pop	{r7, pc}

0800ab48 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b082      	sub	sp, #8
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800ab56:	1c5a      	adds	r2, r3, #1
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800ab5e:	6878      	ldr	r0, [r7, #4]
 800ab60:	f000 f804 	bl	800ab6c <USBH_HandleSof>
}
 800ab64:	bf00      	nop
 800ab66:	3708      	adds	r7, #8
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	bd80      	pop	{r7, pc}

0800ab6c <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b082      	sub	sp, #8
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	781b      	ldrb	r3, [r3, #0]
 800ab78:	b2db      	uxtb	r3, r3
 800ab7a:	2b0b      	cmp	r3, #11
 800ab7c:	d10a      	bne.n	800ab94 <USBH_HandleSof+0x28>
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d005      	beq.n	800ab94 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ab8e:	699b      	ldr	r3, [r3, #24]
 800ab90:	6878      	ldr	r0, [r7, #4]
 800ab92:	4798      	blx	r3
  }
}
 800ab94:	bf00      	nop
 800ab96:	3708      	adds	r7, #8
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bd80      	pop	{r7, pc}

0800ab9c <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b082      	sub	sp, #8
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2201      	movs	r2, #1
 800aba8:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	2201      	movs	r2, #1
 800abb0:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800abc0:	2200      	movs	r2, #0
 800abc2:	4619      	mov	r1, r3
 800abc4:	f000 f8ae 	bl	800ad24 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800abc8:	bf00      	nop
}
 800abca:	3708      	adds	r7, #8
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}

0800abd0 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800abd0:	b480      	push	{r7}
 800abd2:	b083      	sub	sp, #12
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2200      	movs	r2, #0
 800abdc:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 800abe0:	bf00      	nop
}
 800abe2:	370c      	adds	r7, #12
 800abe4:	46bd      	mov	sp, r7
 800abe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abea:	4770      	bx	lr

0800abec <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b082      	sub	sp, #8
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	2201      	movs	r2, #1
 800abf8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	2200      	movs	r2, #0
 800ac00:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	2200      	movs	r2, #0
 800ac08:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2201      	movs	r2, #1
 800ac10:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800ac20:	2200      	movs	r2, #0
 800ac22:	4619      	mov	r1, r3
 800ac24:	f000 f87e 	bl	800ad24 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800ac28:	2300      	movs	r3, #0
}
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	3708      	adds	r7, #8
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	bd80      	pop	{r7, pc}

0800ac32 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800ac32:	b580      	push	{r7, lr}
 800ac34:	b082      	sub	sp, #8
 800ac36:	af00      	add	r7, sp, #0
 800ac38:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	2201      	movs	r2, #1
 800ac3e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	2200      	movs	r2, #0
 800ac46:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	f001 f904 	bl	800be60 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	791b      	ldrb	r3, [r3, #4]
 800ac5c:	4619      	mov	r1, r3
 800ac5e:	6878      	ldr	r0, [r7, #4]
 800ac60:	f000 f830 	bl	800acc4 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	795b      	ldrb	r3, [r3, #5]
 800ac68:	4619      	mov	r1, r3
 800ac6a:	6878      	ldr	r0, [r7, #4]
 800ac6c:	f000 f82a 	bl	800acc4 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2201      	movs	r2, #1
 800ac74:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800ac84:	2200      	movs	r2, #0
 800ac86:	4619      	mov	r1, r3
 800ac88:	f000 f84c 	bl	800ad24 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800ac8c:	2300      	movs	r3, #0
}
 800ac8e:	4618      	mov	r0, r3
 800ac90:	3708      	adds	r7, #8
 800ac92:	46bd      	mov	sp, r7
 800ac94:	bd80      	pop	{r7, pc}

0800ac96 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800ac96:	b580      	push	{r7, lr}
 800ac98:	b082      	sub	sp, #8
 800ac9a:	af00      	add	r7, sp, #0
 800ac9c:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2201      	movs	r2, #1
 800aca2:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800acb2:	2200      	movs	r2, #0
 800acb4:	4619      	mov	r1, r3
 800acb6:	f000 f835 	bl	800ad24 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif

  return USBH_OK;
 800acba:	2300      	movs	r3, #0
}
 800acbc:	4618      	mov	r0, r3
 800acbe:	3708      	adds	r7, #8
 800acc0:	46bd      	mov	sp, r7
 800acc2:	bd80      	pop	{r7, pc}

0800acc4 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800acc4:	b480      	push	{r7}
 800acc6:	b083      	sub	sp, #12
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
 800accc:	460b      	mov	r3, r1
 800acce:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800acd0:	78fb      	ldrb	r3, [r7, #3]
 800acd2:	2b0f      	cmp	r3, #15
 800acd4:	d80d      	bhi.n	800acf2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800acd6:	78fb      	ldrb	r3, [r7, #3]
 800acd8:	687a      	ldr	r2, [r7, #4]
 800acda:	33e0      	adds	r3, #224	@ 0xe0
 800acdc:	009b      	lsls	r3, r3, #2
 800acde:	4413      	add	r3, r2
 800ace0:	685a      	ldr	r2, [r3, #4]
 800ace2:	78fb      	ldrb	r3, [r7, #3]
 800ace4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800ace8:	6879      	ldr	r1, [r7, #4]
 800acea:	33e0      	adds	r3, #224	@ 0xe0
 800acec:	009b      	lsls	r3, r3, #2
 800acee:	440b      	add	r3, r1
 800acf0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800acf2:	2300      	movs	r3, #0
}
 800acf4:	4618      	mov	r0, r3
 800acf6:	370c      	adds	r7, #12
 800acf8:	46bd      	mov	sp, r7
 800acfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfe:	4770      	bx	lr

0800ad00 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800ad00:	b480      	push	{r7}
 800ad02:	b083      	sub	sp, #12
 800ad04:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ad06:	f3ef 8305 	mrs	r3, IPSR
 800ad0a:	607b      	str	r3, [r7, #4]
  return(result);
 800ad0c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	bf14      	ite	ne
 800ad12:	2301      	movne	r3, #1
 800ad14:	2300      	moveq	r3, #0
 800ad16:	b2db      	uxtb	r3, r3
}
 800ad18:	4618      	mov	r0, r3
 800ad1a:	370c      	adds	r7, #12
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad22:	4770      	bx	lr

0800ad24 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	b086      	sub	sp, #24
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	60f8      	str	r0, [r7, #12]
 800ad2c:	60b9      	str	r1, [r7, #8]
 800ad2e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800ad30:	2300      	movs	r3, #0
 800ad32:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800ad38:	697b      	ldr	r3, [r7, #20]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d101      	bne.n	800ad42 <osMessagePut+0x1e>
    ticks = 1;
 800ad3e:	2301      	movs	r3, #1
 800ad40:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800ad42:	f7ff ffdd 	bl	800ad00 <inHandlerMode>
 800ad46:	4603      	mov	r3, r0
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d018      	beq.n	800ad7e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800ad4c:	f107 0210 	add.w	r2, r7, #16
 800ad50:	f107 0108 	add.w	r1, r7, #8
 800ad54:	2300      	movs	r3, #0
 800ad56:	68f8      	ldr	r0, [r7, #12]
 800ad58:	f000 f9ae 	bl	800b0b8 <xQueueGenericSendFromISR>
 800ad5c:	4603      	mov	r3, r0
 800ad5e:	2b01      	cmp	r3, #1
 800ad60:	d001      	beq.n	800ad66 <osMessagePut+0x42>
      return osErrorOS;
 800ad62:	23ff      	movs	r3, #255	@ 0xff
 800ad64:	e018      	b.n	800ad98 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ad66:	693b      	ldr	r3, [r7, #16]
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d014      	beq.n	800ad96 <osMessagePut+0x72>
 800ad6c:	4b0c      	ldr	r3, [pc, #48]	@ (800ada0 <osMessagePut+0x7c>)
 800ad6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad72:	601a      	str	r2, [r3, #0]
 800ad74:	f3bf 8f4f 	dsb	sy
 800ad78:	f3bf 8f6f 	isb	sy
 800ad7c:	e00b      	b.n	800ad96 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800ad7e:	f107 0108 	add.w	r1, r7, #8
 800ad82:	2300      	movs	r3, #0
 800ad84:	697a      	ldr	r2, [r7, #20]
 800ad86:	68f8      	ldr	r0, [r7, #12]
 800ad88:	f000 f894 	bl	800aeb4 <xQueueGenericSend>
 800ad8c:	4603      	mov	r3, r0
 800ad8e:	2b01      	cmp	r3, #1
 800ad90:	d001      	beq.n	800ad96 <osMessagePut+0x72>
      return osErrorOS;
 800ad92:	23ff      	movs	r3, #255	@ 0xff
 800ad94:	e000      	b.n	800ad98 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800ad96:	2300      	movs	r3, #0
}
 800ad98:	4618      	mov	r0, r3
 800ad9a:	3718      	adds	r7, #24
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	bd80      	pop	{r7, pc}
 800ada0:	e000ed04 	.word	0xe000ed04

0800ada4 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ada4:	b480      	push	{r7}
 800ada6:	b085      	sub	sp, #20
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
 800adac:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	685b      	ldr	r3, [r3, #4]
 800adb2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	68fa      	ldr	r2, [r7, #12]
 800adb8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	689a      	ldr	r2, [r3, #8]
 800adbe:	683b      	ldr	r3, [r7, #0]
 800adc0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	689b      	ldr	r3, [r3, #8]
 800adc6:	683a      	ldr	r2, [r7, #0]
 800adc8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	683a      	ldr	r2, [r7, #0]
 800adce:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	687a      	ldr	r2, [r7, #4]
 800add4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	1c5a      	adds	r2, r3, #1
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	601a      	str	r2, [r3, #0]
}
 800ade0:	bf00      	nop
 800ade2:	3714      	adds	r7, #20
 800ade4:	46bd      	mov	sp, r7
 800ade6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adea:	4770      	bx	lr

0800adec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800adec:	b480      	push	{r7}
 800adee:	b085      	sub	sp, #20
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
 800adf4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800adf6:	683b      	ldr	r3, [r7, #0]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ae02:	d103      	bne.n	800ae0c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	691b      	ldr	r3, [r3, #16]
 800ae08:	60fb      	str	r3, [r7, #12]
 800ae0a:	e00c      	b.n	800ae26 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	3308      	adds	r3, #8
 800ae10:	60fb      	str	r3, [r7, #12]
 800ae12:	e002      	b.n	800ae1a <vListInsert+0x2e>
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	685b      	ldr	r3, [r3, #4]
 800ae18:	60fb      	str	r3, [r7, #12]
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	685b      	ldr	r3, [r3, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	68ba      	ldr	r2, [r7, #8]
 800ae22:	429a      	cmp	r2, r3
 800ae24:	d2f6      	bcs.n	800ae14 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	685a      	ldr	r2, [r3, #4]
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ae2e:	683b      	ldr	r3, [r7, #0]
 800ae30:	685b      	ldr	r3, [r3, #4]
 800ae32:	683a      	ldr	r2, [r7, #0]
 800ae34:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ae36:	683b      	ldr	r3, [r7, #0]
 800ae38:	68fa      	ldr	r2, [r7, #12]
 800ae3a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	683a      	ldr	r2, [r7, #0]
 800ae40:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	687a      	ldr	r2, [r7, #4]
 800ae46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	1c5a      	adds	r2, r3, #1
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	601a      	str	r2, [r3, #0]
}
 800ae52:	bf00      	nop
 800ae54:	3714      	adds	r7, #20
 800ae56:	46bd      	mov	sp, r7
 800ae58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5c:	4770      	bx	lr

0800ae5e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ae5e:	b480      	push	{r7}
 800ae60:	b085      	sub	sp, #20
 800ae62:	af00      	add	r7, sp, #0
 800ae64:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	691b      	ldr	r3, [r3, #16]
 800ae6a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	685b      	ldr	r3, [r3, #4]
 800ae70:	687a      	ldr	r2, [r7, #4]
 800ae72:	6892      	ldr	r2, [r2, #8]
 800ae74:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	689b      	ldr	r3, [r3, #8]
 800ae7a:	687a      	ldr	r2, [r7, #4]
 800ae7c:	6852      	ldr	r2, [r2, #4]
 800ae7e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	685b      	ldr	r3, [r3, #4]
 800ae84:	687a      	ldr	r2, [r7, #4]
 800ae86:	429a      	cmp	r2, r3
 800ae88:	d103      	bne.n	800ae92 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	689a      	ldr	r2, [r3, #8]
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	2200      	movs	r2, #0
 800ae96:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	1e5a      	subs	r2, r3, #1
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	681b      	ldr	r3, [r3, #0]
}
 800aea6:	4618      	mov	r0, r3
 800aea8:	3714      	adds	r7, #20
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb0:	4770      	bx	lr
	...

0800aeb4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b08e      	sub	sp, #56	@ 0x38
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	60f8      	str	r0, [r7, #12]
 800aebc:	60b9      	str	r1, [r7, #8]
 800aebe:	607a      	str	r2, [r7, #4]
 800aec0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800aec2:	2300      	movs	r3, #0
 800aec4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800aeca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d10b      	bne.n	800aee8 <xQueueGenericSend+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800aed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aed4:	f383 8811 	msr	BASEPRI, r3
 800aed8:	f3bf 8f6f 	isb	sy
 800aedc:	f3bf 8f4f 	dsb	sy
 800aee0:	62bb      	str	r3, [r7, #40]	@ 0x28
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800aee2:	bf00      	nop
 800aee4:	bf00      	nop
 800aee6:	e7fd      	b.n	800aee4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aee8:	68bb      	ldr	r3, [r7, #8]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d103      	bne.n	800aef6 <xQueueGenericSend+0x42>
 800aeee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d101      	bne.n	800aefa <xQueueGenericSend+0x46>
 800aef6:	2301      	movs	r3, #1
 800aef8:	e000      	b.n	800aefc <xQueueGenericSend+0x48>
 800aefa:	2300      	movs	r3, #0
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d10b      	bne.n	800af18 <xQueueGenericSend+0x64>
	__asm volatile
 800af00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af04:	f383 8811 	msr	BASEPRI, r3
 800af08:	f3bf 8f6f 	isb	sy
 800af0c:	f3bf 8f4f 	dsb	sy
 800af10:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800af12:	bf00      	nop
 800af14:	bf00      	nop
 800af16:	e7fd      	b.n	800af14 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	2b02      	cmp	r3, #2
 800af1c:	d103      	bne.n	800af26 <xQueueGenericSend+0x72>
 800af1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af22:	2b01      	cmp	r3, #1
 800af24:	d101      	bne.n	800af2a <xQueueGenericSend+0x76>
 800af26:	2301      	movs	r3, #1
 800af28:	e000      	b.n	800af2c <xQueueGenericSend+0x78>
 800af2a:	2300      	movs	r3, #0
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d10b      	bne.n	800af48 <xQueueGenericSend+0x94>
	__asm volatile
 800af30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af34:	f383 8811 	msr	BASEPRI, r3
 800af38:	f3bf 8f6f 	isb	sy
 800af3c:	f3bf 8f4f 	dsb	sy
 800af40:	623b      	str	r3, [r7, #32]
}
 800af42:	bf00      	nop
 800af44:	bf00      	nop
 800af46:	e7fd      	b.n	800af44 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800af48:	f000 fd1a 	bl	800b980 <xTaskGetSchedulerState>
 800af4c:	4603      	mov	r3, r0
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d102      	bne.n	800af58 <xQueueGenericSend+0xa4>
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d101      	bne.n	800af5c <xQueueGenericSend+0xa8>
 800af58:	2301      	movs	r3, #1
 800af5a:	e000      	b.n	800af5e <xQueueGenericSend+0xaa>
 800af5c:	2300      	movs	r3, #0
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d10b      	bne.n	800af7a <xQueueGenericSend+0xc6>
	__asm volatile
 800af62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af66:	f383 8811 	msr	BASEPRI, r3
 800af6a:	f3bf 8f6f 	isb	sy
 800af6e:	f3bf 8f4f 	dsb	sy
 800af72:	61fb      	str	r3, [r7, #28]
}
 800af74:	bf00      	nop
 800af76:	bf00      	nop
 800af78:	e7fd      	b.n	800af76 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800af7a:	f000 fe25 	bl	800bbc8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800af7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af86:	429a      	cmp	r2, r3
 800af88:	d302      	bcc.n	800af90 <xQueueGenericSend+0xdc>
 800af8a:	683b      	ldr	r3, [r7, #0]
 800af8c:	2b02      	cmp	r3, #2
 800af8e:	d129      	bne.n	800afe4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800af90:	683a      	ldr	r2, [r7, #0]
 800af92:	68b9      	ldr	r1, [r7, #8]
 800af94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800af96:	f000 f92d 	bl	800b1f4 <prvCopyDataToQueue>
 800af9a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800af9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d010      	beq.n	800afc6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800afa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afa6:	3324      	adds	r3, #36	@ 0x24
 800afa8:	4618      	mov	r0, r3
 800afaa:	f000 fbdf 	bl	800b76c <xTaskRemoveFromEventList>
 800afae:	4603      	mov	r3, r0
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d013      	beq.n	800afdc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800afb4:	4b3f      	ldr	r3, [pc, #252]	@ (800b0b4 <xQueueGenericSend+0x200>)
 800afb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800afba:	601a      	str	r2, [r3, #0]
 800afbc:	f3bf 8f4f 	dsb	sy
 800afc0:	f3bf 8f6f 	isb	sy
 800afc4:	e00a      	b.n	800afdc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800afc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d007      	beq.n	800afdc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800afcc:	4b39      	ldr	r3, [pc, #228]	@ (800b0b4 <xQueueGenericSend+0x200>)
 800afce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800afd2:	601a      	str	r2, [r3, #0]
 800afd4:	f3bf 8f4f 	dsb	sy
 800afd8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800afdc:	f000 fe26 	bl	800bc2c <vPortExitCritical>
				return pdPASS;
 800afe0:	2301      	movs	r3, #1
 800afe2:	e063      	b.n	800b0ac <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d103      	bne.n	800aff2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800afea:	f000 fe1f 	bl	800bc2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800afee:	2300      	movs	r3, #0
 800aff0:	e05c      	b.n	800b0ac <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aff2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d106      	bne.n	800b006 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aff8:	f107 0314 	add.w	r3, r7, #20
 800affc:	4618      	mov	r0, r3
 800affe:	f000 fc19 	bl	800b834 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b002:	2301      	movs	r3, #1
 800b004:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b006:	f000 fe11 	bl	800bc2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b00a:	f000 f9c7 	bl	800b39c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b00e:	f000 fddb 	bl	800bbc8 <vPortEnterCritical>
 800b012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b014:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b018:	b25b      	sxtb	r3, r3
 800b01a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b01e:	d103      	bne.n	800b028 <xQueueGenericSend+0x174>
 800b020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b022:	2200      	movs	r2, #0
 800b024:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b02a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b02e:	b25b      	sxtb	r3, r3
 800b030:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b034:	d103      	bne.n	800b03e <xQueueGenericSend+0x18a>
 800b036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b038:	2200      	movs	r2, #0
 800b03a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b03e:	f000 fdf5 	bl	800bc2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b042:	1d3a      	adds	r2, r7, #4
 800b044:	f107 0314 	add.w	r3, r7, #20
 800b048:	4611      	mov	r1, r2
 800b04a:	4618      	mov	r0, r3
 800b04c:	f000 fc08 	bl	800b860 <xTaskCheckForTimeOut>
 800b050:	4603      	mov	r3, r0
 800b052:	2b00      	cmp	r3, #0
 800b054:	d124      	bne.n	800b0a0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b056:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b058:	f000 f988 	bl	800b36c <prvIsQueueFull>
 800b05c:	4603      	mov	r3, r0
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d018      	beq.n	800b094 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b064:	3310      	adds	r3, #16
 800b066:	687a      	ldr	r2, [r7, #4]
 800b068:	4611      	mov	r1, r2
 800b06a:	4618      	mov	r0, r3
 800b06c:	f000 fb58 	bl	800b720 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b070:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b072:	f000 f929 	bl	800b2c8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b076:	f000 f99f 	bl	800b3b8 <xTaskResumeAll>
 800b07a:	4603      	mov	r3, r0
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	f47f af7c 	bne.w	800af7a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b082:	4b0c      	ldr	r3, [pc, #48]	@ (800b0b4 <xQueueGenericSend+0x200>)
 800b084:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b088:	601a      	str	r2, [r3, #0]
 800b08a:	f3bf 8f4f 	dsb	sy
 800b08e:	f3bf 8f6f 	isb	sy
 800b092:	e772      	b.n	800af7a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b094:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b096:	f000 f917 	bl	800b2c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b09a:	f000 f98d 	bl	800b3b8 <xTaskResumeAll>
 800b09e:	e76c      	b.n	800af7a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b0a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b0a2:	f000 f911 	bl	800b2c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b0a6:	f000 f987 	bl	800b3b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b0aa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	3738      	adds	r7, #56	@ 0x38
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	bd80      	pop	{r7, pc}
 800b0b4:	e000ed04 	.word	0xe000ed04

0800b0b8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b090      	sub	sp, #64	@ 0x40
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	60f8      	str	r0, [r7, #12]
 800b0c0:	60b9      	str	r1, [r7, #8]
 800b0c2:	607a      	str	r2, [r7, #4]
 800b0c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b0ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d10b      	bne.n	800b0e8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b0d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0d4:	f383 8811 	msr	BASEPRI, r3
 800b0d8:	f3bf 8f6f 	isb	sy
 800b0dc:	f3bf 8f4f 	dsb	sy
 800b0e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b0e2:	bf00      	nop
 800b0e4:	bf00      	nop
 800b0e6:	e7fd      	b.n	800b0e4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b0e8:	68bb      	ldr	r3, [r7, #8]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d103      	bne.n	800b0f6 <xQueueGenericSendFromISR+0x3e>
 800b0ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d101      	bne.n	800b0fa <xQueueGenericSendFromISR+0x42>
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	e000      	b.n	800b0fc <xQueueGenericSendFromISR+0x44>
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d10b      	bne.n	800b118 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b104:	f383 8811 	msr	BASEPRI, r3
 800b108:	f3bf 8f6f 	isb	sy
 800b10c:	f3bf 8f4f 	dsb	sy
 800b110:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b112:	bf00      	nop
 800b114:	bf00      	nop
 800b116:	e7fd      	b.n	800b114 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b118:	683b      	ldr	r3, [r7, #0]
 800b11a:	2b02      	cmp	r3, #2
 800b11c:	d103      	bne.n	800b126 <xQueueGenericSendFromISR+0x6e>
 800b11e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b122:	2b01      	cmp	r3, #1
 800b124:	d101      	bne.n	800b12a <xQueueGenericSendFromISR+0x72>
 800b126:	2301      	movs	r3, #1
 800b128:	e000      	b.n	800b12c <xQueueGenericSendFromISR+0x74>
 800b12a:	2300      	movs	r3, #0
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d10b      	bne.n	800b148 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b134:	f383 8811 	msr	BASEPRI, r3
 800b138:	f3bf 8f6f 	isb	sy
 800b13c:	f3bf 8f4f 	dsb	sy
 800b140:	623b      	str	r3, [r7, #32]
}
 800b142:	bf00      	nop
 800b144:	bf00      	nop
 800b146:	e7fd      	b.n	800b144 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b148:	f000 fdf0 	bl	800bd2c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b14c:	f3ef 8211 	mrs	r2, BASEPRI
 800b150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b154:	f383 8811 	msr	BASEPRI, r3
 800b158:	f3bf 8f6f 	isb	sy
 800b15c:	f3bf 8f4f 	dsb	sy
 800b160:	61fa      	str	r2, [r7, #28]
 800b162:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b164:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b166:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b16a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b16c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b16e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b170:	429a      	cmp	r2, r3
 800b172:	d302      	bcc.n	800b17a <xQueueGenericSendFromISR+0xc2>
 800b174:	683b      	ldr	r3, [r7, #0]
 800b176:	2b02      	cmp	r3, #2
 800b178:	d12f      	bne.n	800b1da <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b17a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b17c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b180:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b188:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b18a:	683a      	ldr	r2, [r7, #0]
 800b18c:	68b9      	ldr	r1, [r7, #8]
 800b18e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b190:	f000 f830 	bl	800b1f4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b194:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b198:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b19c:	d112      	bne.n	800b1c4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b19e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d016      	beq.n	800b1d4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b1a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1a8:	3324      	adds	r3, #36	@ 0x24
 800b1aa:	4618      	mov	r0, r3
 800b1ac:	f000 fade 	bl	800b76c <xTaskRemoveFromEventList>
 800b1b0:	4603      	mov	r3, r0
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d00e      	beq.n	800b1d4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d00b      	beq.n	800b1d4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2201      	movs	r2, #1
 800b1c0:	601a      	str	r2, [r3, #0]
 800b1c2:	e007      	b.n	800b1d4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b1c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b1c8:	3301      	adds	r3, #1
 800b1ca:	b2db      	uxtb	r3, r3
 800b1cc:	b25a      	sxtb	r2, r3
 800b1ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b1d4:	2301      	movs	r3, #1
 800b1d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b1d8:	e001      	b.n	800b1de <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b1de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1e0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b1e2:	697b      	ldr	r3, [r7, #20]
 800b1e4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b1e8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b1ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	3740      	adds	r7, #64	@ 0x40
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	bd80      	pop	{r7, pc}

0800b1f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b086      	sub	sp, #24
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	60f8      	str	r0, [r7, #12]
 800b1fc:	60b9      	str	r1, [r7, #8]
 800b1fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b200:	2300      	movs	r3, #0
 800b202:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b208:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d10d      	bne.n	800b22e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d14d      	bne.n	800b2b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	689b      	ldr	r3, [r3, #8]
 800b21e:	4618      	mov	r0, r3
 800b220:	f000 fbcc 	bl	800b9bc <xTaskPriorityDisinherit>
 800b224:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	2200      	movs	r2, #0
 800b22a:	609a      	str	r2, [r3, #8]
 800b22c:	e043      	b.n	800b2b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d119      	bne.n	800b268 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	6858      	ldr	r0, [r3, #4]
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b23c:	461a      	mov	r2, r3
 800b23e:	68b9      	ldr	r1, [r7, #8]
 800b240:	f001 fdfb 	bl	800ce3a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	685a      	ldr	r2, [r3, #4]
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b24c:	441a      	add	r2, r3
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	685a      	ldr	r2, [r3, #4]
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	689b      	ldr	r3, [r3, #8]
 800b25a:	429a      	cmp	r2, r3
 800b25c:	d32b      	bcc.n	800b2b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	681a      	ldr	r2, [r3, #0]
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	605a      	str	r2, [r3, #4]
 800b266:	e026      	b.n	800b2b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	68d8      	ldr	r0, [r3, #12]
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b270:	461a      	mov	r2, r3
 800b272:	68b9      	ldr	r1, [r7, #8]
 800b274:	f001 fde1 	bl	800ce3a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	68da      	ldr	r2, [r3, #12]
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b280:	425b      	negs	r3, r3
 800b282:	441a      	add	r2, r3
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	68da      	ldr	r2, [r3, #12]
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	429a      	cmp	r2, r3
 800b292:	d207      	bcs.n	800b2a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	689a      	ldr	r2, [r3, #8]
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b29c:	425b      	negs	r3, r3
 800b29e:	441a      	add	r2, r3
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	2b02      	cmp	r3, #2
 800b2a8:	d105      	bne.n	800b2b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b2aa:	693b      	ldr	r3, [r7, #16]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d002      	beq.n	800b2b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b2b0:	693b      	ldr	r3, [r7, #16]
 800b2b2:	3b01      	subs	r3, #1
 800b2b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b2b6:	693b      	ldr	r3, [r7, #16]
 800b2b8:	1c5a      	adds	r2, r3, #1
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b2be:	697b      	ldr	r3, [r7, #20]
}
 800b2c0:	4618      	mov	r0, r3
 800b2c2:	3718      	adds	r7, #24
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	bd80      	pop	{r7, pc}

0800b2c8 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b084      	sub	sp, #16
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b2d0:	f000 fc7a 	bl	800bbc8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b2da:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b2dc:	e011      	b.n	800b302 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d012      	beq.n	800b30c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	3324      	adds	r3, #36	@ 0x24
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	f000 fa3e 	bl	800b76c <xTaskRemoveFromEventList>
 800b2f0:	4603      	mov	r3, r0
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d001      	beq.n	800b2fa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b2f6:	f000 fb17 	bl	800b928 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b2fa:	7bfb      	ldrb	r3, [r7, #15]
 800b2fc:	3b01      	subs	r3, #1
 800b2fe:	b2db      	uxtb	r3, r3
 800b300:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b302:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b306:	2b00      	cmp	r3, #0
 800b308:	dce9      	bgt.n	800b2de <prvUnlockQueue+0x16>
 800b30a:	e000      	b.n	800b30e <prvUnlockQueue+0x46>
					break;
 800b30c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	22ff      	movs	r2, #255	@ 0xff
 800b312:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b316:	f000 fc89 	bl	800bc2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b31a:	f000 fc55 	bl	800bbc8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b324:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b326:	e011      	b.n	800b34c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	691b      	ldr	r3, [r3, #16]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d012      	beq.n	800b356 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	3310      	adds	r3, #16
 800b334:	4618      	mov	r0, r3
 800b336:	f000 fa19 	bl	800b76c <xTaskRemoveFromEventList>
 800b33a:	4603      	mov	r3, r0
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d001      	beq.n	800b344 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b340:	f000 faf2 	bl	800b928 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b344:	7bbb      	ldrb	r3, [r7, #14]
 800b346:	3b01      	subs	r3, #1
 800b348:	b2db      	uxtb	r3, r3
 800b34a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b34c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b350:	2b00      	cmp	r3, #0
 800b352:	dce9      	bgt.n	800b328 <prvUnlockQueue+0x60>
 800b354:	e000      	b.n	800b358 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b356:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	22ff      	movs	r2, #255	@ 0xff
 800b35c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b360:	f000 fc64 	bl	800bc2c <vPortExitCritical>
}
 800b364:	bf00      	nop
 800b366:	3710      	adds	r7, #16
 800b368:	46bd      	mov	sp, r7
 800b36a:	bd80      	pop	{r7, pc}

0800b36c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b084      	sub	sp, #16
 800b370:	af00      	add	r7, sp, #0
 800b372:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b374:	f000 fc28 	bl	800bbc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b380:	429a      	cmp	r2, r3
 800b382:	d102      	bne.n	800b38a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b384:	2301      	movs	r3, #1
 800b386:	60fb      	str	r3, [r7, #12]
 800b388:	e001      	b.n	800b38e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b38a:	2300      	movs	r3, #0
 800b38c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b38e:	f000 fc4d 	bl	800bc2c <vPortExitCritical>

	return xReturn;
 800b392:	68fb      	ldr	r3, [r7, #12]
}
 800b394:	4618      	mov	r0, r3
 800b396:	3710      	adds	r7, #16
 800b398:	46bd      	mov	sp, r7
 800b39a:	bd80      	pop	{r7, pc}

0800b39c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b39c:	b480      	push	{r7}
 800b39e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b3a0:	4b04      	ldr	r3, [pc, #16]	@ (800b3b4 <vTaskSuspendAll+0x18>)
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	3301      	adds	r3, #1
 800b3a6:	4a03      	ldr	r2, [pc, #12]	@ (800b3b4 <vTaskSuspendAll+0x18>)
 800b3a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b3aa:	bf00      	nop
 800b3ac:	46bd      	mov	sp, r7
 800b3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b2:	4770      	bx	lr
 800b3b4:	200261c0 	.word	0x200261c0

0800b3b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b084      	sub	sp, #16
 800b3bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b3be:	2300      	movs	r3, #0
 800b3c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b3c6:	4b42      	ldr	r3, [pc, #264]	@ (800b4d0 <xTaskResumeAll+0x118>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d10b      	bne.n	800b3e6 <xTaskResumeAll+0x2e>
	__asm volatile
 800b3ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3d2:	f383 8811 	msr	BASEPRI, r3
 800b3d6:	f3bf 8f6f 	isb	sy
 800b3da:	f3bf 8f4f 	dsb	sy
 800b3de:	603b      	str	r3, [r7, #0]
}
 800b3e0:	bf00      	nop
 800b3e2:	bf00      	nop
 800b3e4:	e7fd      	b.n	800b3e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b3e6:	f000 fbef 	bl	800bbc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b3ea:	4b39      	ldr	r3, [pc, #228]	@ (800b4d0 <xTaskResumeAll+0x118>)
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	3b01      	subs	r3, #1
 800b3f0:	4a37      	ldr	r2, [pc, #220]	@ (800b4d0 <xTaskResumeAll+0x118>)
 800b3f2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b3f4:	4b36      	ldr	r3, [pc, #216]	@ (800b4d0 <xTaskResumeAll+0x118>)
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d161      	bne.n	800b4c0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b3fc:	4b35      	ldr	r3, [pc, #212]	@ (800b4d4 <xTaskResumeAll+0x11c>)
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d05d      	beq.n	800b4c0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b404:	e02e      	b.n	800b464 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b406:	4b34      	ldr	r3, [pc, #208]	@ (800b4d8 <xTaskResumeAll+0x120>)
 800b408:	68db      	ldr	r3, [r3, #12]
 800b40a:	68db      	ldr	r3, [r3, #12]
 800b40c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	3318      	adds	r3, #24
 800b412:	4618      	mov	r0, r3
 800b414:	f7ff fd23 	bl	800ae5e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	3304      	adds	r3, #4
 800b41c:	4618      	mov	r0, r3
 800b41e:	f7ff fd1e 	bl	800ae5e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b426:	2201      	movs	r2, #1
 800b428:	409a      	lsls	r2, r3
 800b42a:	4b2c      	ldr	r3, [pc, #176]	@ (800b4dc <xTaskResumeAll+0x124>)
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	4313      	orrs	r3, r2
 800b430:	4a2a      	ldr	r2, [pc, #168]	@ (800b4dc <xTaskResumeAll+0x124>)
 800b432:	6013      	str	r3, [r2, #0]
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b438:	4613      	mov	r3, r2
 800b43a:	009b      	lsls	r3, r3, #2
 800b43c:	4413      	add	r3, r2
 800b43e:	009b      	lsls	r3, r3, #2
 800b440:	4a27      	ldr	r2, [pc, #156]	@ (800b4e0 <xTaskResumeAll+0x128>)
 800b442:	441a      	add	r2, r3
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	3304      	adds	r3, #4
 800b448:	4619      	mov	r1, r3
 800b44a:	4610      	mov	r0, r2
 800b44c:	f7ff fcaa 	bl	800ada4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b454:	4b23      	ldr	r3, [pc, #140]	@ (800b4e4 <xTaskResumeAll+0x12c>)
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b45a:	429a      	cmp	r2, r3
 800b45c:	d302      	bcc.n	800b464 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b45e:	4b22      	ldr	r3, [pc, #136]	@ (800b4e8 <xTaskResumeAll+0x130>)
 800b460:	2201      	movs	r2, #1
 800b462:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b464:	4b1c      	ldr	r3, [pc, #112]	@ (800b4d8 <xTaskResumeAll+0x120>)
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d1cc      	bne.n	800b406 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d001      	beq.n	800b476 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b472:	f000 fa65 	bl	800b940 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b476:	4b1d      	ldr	r3, [pc, #116]	@ (800b4ec <xTaskResumeAll+0x134>)
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d010      	beq.n	800b4a4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b482:	f000 f837 	bl	800b4f4 <xTaskIncrementTick>
 800b486:	4603      	mov	r3, r0
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d002      	beq.n	800b492 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b48c:	4b16      	ldr	r3, [pc, #88]	@ (800b4e8 <xTaskResumeAll+0x130>)
 800b48e:	2201      	movs	r2, #1
 800b490:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	3b01      	subs	r3, #1
 800b496:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d1f1      	bne.n	800b482 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b49e:	4b13      	ldr	r3, [pc, #76]	@ (800b4ec <xTaskResumeAll+0x134>)
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b4a4:	4b10      	ldr	r3, [pc, #64]	@ (800b4e8 <xTaskResumeAll+0x130>)
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d009      	beq.n	800b4c0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b4ac:	2301      	movs	r3, #1
 800b4ae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b4b0:	4b0f      	ldr	r3, [pc, #60]	@ (800b4f0 <xTaskResumeAll+0x138>)
 800b4b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4b6:	601a      	str	r2, [r3, #0]
 800b4b8:	f3bf 8f4f 	dsb	sy
 800b4bc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b4c0:	f000 fbb4 	bl	800bc2c <vPortExitCritical>

	return xAlreadyYielded;
 800b4c4:	68bb      	ldr	r3, [r7, #8]
}
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	3710      	adds	r7, #16
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	bd80      	pop	{r7, pc}
 800b4ce:	bf00      	nop
 800b4d0:	200261c0 	.word	0x200261c0
 800b4d4:	200261a0 	.word	0x200261a0
 800b4d8:	20026178 	.word	0x20026178
 800b4dc:	200261a8 	.word	0x200261a8
 800b4e0:	200260e4 	.word	0x200260e4
 800b4e4:	200260e0 	.word	0x200260e0
 800b4e8:	200261b4 	.word	0x200261b4
 800b4ec:	200261b0 	.word	0x200261b0
 800b4f0:	e000ed04 	.word	0xe000ed04

0800b4f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b4f4:	b580      	push	{r7, lr}
 800b4f6:	b086      	sub	sp, #24
 800b4f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b4fe:	4b4f      	ldr	r3, [pc, #316]	@ (800b63c <xTaskIncrementTick+0x148>)
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	2b00      	cmp	r3, #0
 800b504:	f040 808f 	bne.w	800b626 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b508:	4b4d      	ldr	r3, [pc, #308]	@ (800b640 <xTaskIncrementTick+0x14c>)
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	3301      	adds	r3, #1
 800b50e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b510:	4a4b      	ldr	r2, [pc, #300]	@ (800b640 <xTaskIncrementTick+0x14c>)
 800b512:	693b      	ldr	r3, [r7, #16]
 800b514:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b516:	693b      	ldr	r3, [r7, #16]
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d121      	bne.n	800b560 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b51c:	4b49      	ldr	r3, [pc, #292]	@ (800b644 <xTaskIncrementTick+0x150>)
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	2b00      	cmp	r3, #0
 800b524:	d00b      	beq.n	800b53e <xTaskIncrementTick+0x4a>
	__asm volatile
 800b526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b52a:	f383 8811 	msr	BASEPRI, r3
 800b52e:	f3bf 8f6f 	isb	sy
 800b532:	f3bf 8f4f 	dsb	sy
 800b536:	603b      	str	r3, [r7, #0]
}
 800b538:	bf00      	nop
 800b53a:	bf00      	nop
 800b53c:	e7fd      	b.n	800b53a <xTaskIncrementTick+0x46>
 800b53e:	4b41      	ldr	r3, [pc, #260]	@ (800b644 <xTaskIncrementTick+0x150>)
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	60fb      	str	r3, [r7, #12]
 800b544:	4b40      	ldr	r3, [pc, #256]	@ (800b648 <xTaskIncrementTick+0x154>)
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	4a3e      	ldr	r2, [pc, #248]	@ (800b644 <xTaskIncrementTick+0x150>)
 800b54a:	6013      	str	r3, [r2, #0]
 800b54c:	4a3e      	ldr	r2, [pc, #248]	@ (800b648 <xTaskIncrementTick+0x154>)
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	6013      	str	r3, [r2, #0]
 800b552:	4b3e      	ldr	r3, [pc, #248]	@ (800b64c <xTaskIncrementTick+0x158>)
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	3301      	adds	r3, #1
 800b558:	4a3c      	ldr	r2, [pc, #240]	@ (800b64c <xTaskIncrementTick+0x158>)
 800b55a:	6013      	str	r3, [r2, #0]
 800b55c:	f000 f9f0 	bl	800b940 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b560:	4b3b      	ldr	r3, [pc, #236]	@ (800b650 <xTaskIncrementTick+0x15c>)
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	693a      	ldr	r2, [r7, #16]
 800b566:	429a      	cmp	r2, r3
 800b568:	d348      	bcc.n	800b5fc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b56a:	4b36      	ldr	r3, [pc, #216]	@ (800b644 <xTaskIncrementTick+0x150>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d104      	bne.n	800b57e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b574:	4b36      	ldr	r3, [pc, #216]	@ (800b650 <xTaskIncrementTick+0x15c>)
 800b576:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b57a:	601a      	str	r2, [r3, #0]
					break;
 800b57c:	e03e      	b.n	800b5fc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b57e:	4b31      	ldr	r3, [pc, #196]	@ (800b644 <xTaskIncrementTick+0x150>)
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	68db      	ldr	r3, [r3, #12]
 800b584:	68db      	ldr	r3, [r3, #12]
 800b586:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b588:	68bb      	ldr	r3, [r7, #8]
 800b58a:	685b      	ldr	r3, [r3, #4]
 800b58c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b58e:	693a      	ldr	r2, [r7, #16]
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	429a      	cmp	r2, r3
 800b594:	d203      	bcs.n	800b59e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b596:	4a2e      	ldr	r2, [pc, #184]	@ (800b650 <xTaskIncrementTick+0x15c>)
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b59c:	e02e      	b.n	800b5fc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b59e:	68bb      	ldr	r3, [r7, #8]
 800b5a0:	3304      	adds	r3, #4
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	f7ff fc5b 	bl	800ae5e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b5a8:	68bb      	ldr	r3, [r7, #8]
 800b5aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d004      	beq.n	800b5ba <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	3318      	adds	r3, #24
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	f7ff fc52 	bl	800ae5e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b5ba:	68bb      	ldr	r3, [r7, #8]
 800b5bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5be:	2201      	movs	r2, #1
 800b5c0:	409a      	lsls	r2, r3
 800b5c2:	4b24      	ldr	r3, [pc, #144]	@ (800b654 <xTaskIncrementTick+0x160>)
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	4313      	orrs	r3, r2
 800b5c8:	4a22      	ldr	r2, [pc, #136]	@ (800b654 <xTaskIncrementTick+0x160>)
 800b5ca:	6013      	str	r3, [r2, #0]
 800b5cc:	68bb      	ldr	r3, [r7, #8]
 800b5ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5d0:	4613      	mov	r3, r2
 800b5d2:	009b      	lsls	r3, r3, #2
 800b5d4:	4413      	add	r3, r2
 800b5d6:	009b      	lsls	r3, r3, #2
 800b5d8:	4a1f      	ldr	r2, [pc, #124]	@ (800b658 <xTaskIncrementTick+0x164>)
 800b5da:	441a      	add	r2, r3
 800b5dc:	68bb      	ldr	r3, [r7, #8]
 800b5de:	3304      	adds	r3, #4
 800b5e0:	4619      	mov	r1, r3
 800b5e2:	4610      	mov	r0, r2
 800b5e4:	f7ff fbde 	bl	800ada4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5ec:	4b1b      	ldr	r3, [pc, #108]	@ (800b65c <xTaskIncrementTick+0x168>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5f2:	429a      	cmp	r2, r3
 800b5f4:	d3b9      	bcc.n	800b56a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b5f6:	2301      	movs	r3, #1
 800b5f8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b5fa:	e7b6      	b.n	800b56a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b5fc:	4b17      	ldr	r3, [pc, #92]	@ (800b65c <xTaskIncrementTick+0x168>)
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b602:	4915      	ldr	r1, [pc, #84]	@ (800b658 <xTaskIncrementTick+0x164>)
 800b604:	4613      	mov	r3, r2
 800b606:	009b      	lsls	r3, r3, #2
 800b608:	4413      	add	r3, r2
 800b60a:	009b      	lsls	r3, r3, #2
 800b60c:	440b      	add	r3, r1
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	2b01      	cmp	r3, #1
 800b612:	d901      	bls.n	800b618 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800b614:	2301      	movs	r3, #1
 800b616:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b618:	4b11      	ldr	r3, [pc, #68]	@ (800b660 <xTaskIncrementTick+0x16c>)
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d007      	beq.n	800b630 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800b620:	2301      	movs	r3, #1
 800b622:	617b      	str	r3, [r7, #20]
 800b624:	e004      	b.n	800b630 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b626:	4b0f      	ldr	r3, [pc, #60]	@ (800b664 <xTaskIncrementTick+0x170>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	3301      	adds	r3, #1
 800b62c:	4a0d      	ldr	r2, [pc, #52]	@ (800b664 <xTaskIncrementTick+0x170>)
 800b62e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b630:	697b      	ldr	r3, [r7, #20]
}
 800b632:	4618      	mov	r0, r3
 800b634:	3718      	adds	r7, #24
 800b636:	46bd      	mov	sp, r7
 800b638:	bd80      	pop	{r7, pc}
 800b63a:	bf00      	nop
 800b63c:	200261c0 	.word	0x200261c0
 800b640:	200261a4 	.word	0x200261a4
 800b644:	20026170 	.word	0x20026170
 800b648:	20026174 	.word	0x20026174
 800b64c:	200261b8 	.word	0x200261b8
 800b650:	200261bc 	.word	0x200261bc
 800b654:	200261a8 	.word	0x200261a8
 800b658:	200260e4 	.word	0x200260e4
 800b65c:	200260e0 	.word	0x200260e0
 800b660:	200261b4 	.word	0x200261b4
 800b664:	200261b0 	.word	0x200261b0

0800b668 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b668:	b480      	push	{r7}
 800b66a:	b087      	sub	sp, #28
 800b66c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b66e:	4b27      	ldr	r3, [pc, #156]	@ (800b70c <vTaskSwitchContext+0xa4>)
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d003      	beq.n	800b67e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b676:	4b26      	ldr	r3, [pc, #152]	@ (800b710 <vTaskSwitchContext+0xa8>)
 800b678:	2201      	movs	r2, #1
 800b67a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b67c:	e040      	b.n	800b700 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800b67e:	4b24      	ldr	r3, [pc, #144]	@ (800b710 <vTaskSwitchContext+0xa8>)
 800b680:	2200      	movs	r2, #0
 800b682:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b684:	4b23      	ldr	r3, [pc, #140]	@ (800b714 <vTaskSwitchContext+0xac>)
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	fab3 f383 	clz	r3, r3
 800b690:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b692:	7afb      	ldrb	r3, [r7, #11]
 800b694:	f1c3 031f 	rsb	r3, r3, #31
 800b698:	617b      	str	r3, [r7, #20]
 800b69a:	491f      	ldr	r1, [pc, #124]	@ (800b718 <vTaskSwitchContext+0xb0>)
 800b69c:	697a      	ldr	r2, [r7, #20]
 800b69e:	4613      	mov	r3, r2
 800b6a0:	009b      	lsls	r3, r3, #2
 800b6a2:	4413      	add	r3, r2
 800b6a4:	009b      	lsls	r3, r3, #2
 800b6a6:	440b      	add	r3, r1
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d10b      	bne.n	800b6c6 <vTaskSwitchContext+0x5e>
	__asm volatile
 800b6ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6b2:	f383 8811 	msr	BASEPRI, r3
 800b6b6:	f3bf 8f6f 	isb	sy
 800b6ba:	f3bf 8f4f 	dsb	sy
 800b6be:	607b      	str	r3, [r7, #4]
}
 800b6c0:	bf00      	nop
 800b6c2:	bf00      	nop
 800b6c4:	e7fd      	b.n	800b6c2 <vTaskSwitchContext+0x5a>
 800b6c6:	697a      	ldr	r2, [r7, #20]
 800b6c8:	4613      	mov	r3, r2
 800b6ca:	009b      	lsls	r3, r3, #2
 800b6cc:	4413      	add	r3, r2
 800b6ce:	009b      	lsls	r3, r3, #2
 800b6d0:	4a11      	ldr	r2, [pc, #68]	@ (800b718 <vTaskSwitchContext+0xb0>)
 800b6d2:	4413      	add	r3, r2
 800b6d4:	613b      	str	r3, [r7, #16]
 800b6d6:	693b      	ldr	r3, [r7, #16]
 800b6d8:	685b      	ldr	r3, [r3, #4]
 800b6da:	685a      	ldr	r2, [r3, #4]
 800b6dc:	693b      	ldr	r3, [r7, #16]
 800b6de:	605a      	str	r2, [r3, #4]
 800b6e0:	693b      	ldr	r3, [r7, #16]
 800b6e2:	685a      	ldr	r2, [r3, #4]
 800b6e4:	693b      	ldr	r3, [r7, #16]
 800b6e6:	3308      	adds	r3, #8
 800b6e8:	429a      	cmp	r2, r3
 800b6ea:	d104      	bne.n	800b6f6 <vTaskSwitchContext+0x8e>
 800b6ec:	693b      	ldr	r3, [r7, #16]
 800b6ee:	685b      	ldr	r3, [r3, #4]
 800b6f0:	685a      	ldr	r2, [r3, #4]
 800b6f2:	693b      	ldr	r3, [r7, #16]
 800b6f4:	605a      	str	r2, [r3, #4]
 800b6f6:	693b      	ldr	r3, [r7, #16]
 800b6f8:	685b      	ldr	r3, [r3, #4]
 800b6fa:	68db      	ldr	r3, [r3, #12]
 800b6fc:	4a07      	ldr	r2, [pc, #28]	@ (800b71c <vTaskSwitchContext+0xb4>)
 800b6fe:	6013      	str	r3, [r2, #0]
}
 800b700:	bf00      	nop
 800b702:	371c      	adds	r7, #28
 800b704:	46bd      	mov	sp, r7
 800b706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70a:	4770      	bx	lr
 800b70c:	200261c0 	.word	0x200261c0
 800b710:	200261b4 	.word	0x200261b4
 800b714:	200261a8 	.word	0x200261a8
 800b718:	200260e4 	.word	0x200260e4
 800b71c:	200260e0 	.word	0x200260e0

0800b720 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b720:	b580      	push	{r7, lr}
 800b722:	b084      	sub	sp, #16
 800b724:	af00      	add	r7, sp, #0
 800b726:	6078      	str	r0, [r7, #4]
 800b728:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d10b      	bne.n	800b748 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b734:	f383 8811 	msr	BASEPRI, r3
 800b738:	f3bf 8f6f 	isb	sy
 800b73c:	f3bf 8f4f 	dsb	sy
 800b740:	60fb      	str	r3, [r7, #12]
}
 800b742:	bf00      	nop
 800b744:	bf00      	nop
 800b746:	e7fd      	b.n	800b744 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b748:	4b07      	ldr	r3, [pc, #28]	@ (800b768 <vTaskPlaceOnEventList+0x48>)
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	3318      	adds	r3, #24
 800b74e:	4619      	mov	r1, r3
 800b750:	6878      	ldr	r0, [r7, #4]
 800b752:	f7ff fb4b 	bl	800adec <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b756:	2101      	movs	r1, #1
 800b758:	6838      	ldr	r0, [r7, #0]
 800b75a:	f000 f9b7 	bl	800bacc <prvAddCurrentTaskToDelayedList>
}
 800b75e:	bf00      	nop
 800b760:	3710      	adds	r7, #16
 800b762:	46bd      	mov	sp, r7
 800b764:	bd80      	pop	{r7, pc}
 800b766:	bf00      	nop
 800b768:	200260e0 	.word	0x200260e0

0800b76c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b086      	sub	sp, #24
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	68db      	ldr	r3, [r3, #12]
 800b778:	68db      	ldr	r3, [r3, #12]
 800b77a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b77c:	693b      	ldr	r3, [r7, #16]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d10b      	bne.n	800b79a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b786:	f383 8811 	msr	BASEPRI, r3
 800b78a:	f3bf 8f6f 	isb	sy
 800b78e:	f3bf 8f4f 	dsb	sy
 800b792:	60fb      	str	r3, [r7, #12]
}
 800b794:	bf00      	nop
 800b796:	bf00      	nop
 800b798:	e7fd      	b.n	800b796 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b79a:	693b      	ldr	r3, [r7, #16]
 800b79c:	3318      	adds	r3, #24
 800b79e:	4618      	mov	r0, r3
 800b7a0:	f7ff fb5d 	bl	800ae5e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b7a4:	4b1d      	ldr	r3, [pc, #116]	@ (800b81c <xTaskRemoveFromEventList+0xb0>)
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d11c      	bne.n	800b7e6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b7ac:	693b      	ldr	r3, [r7, #16]
 800b7ae:	3304      	adds	r3, #4
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	f7ff fb54 	bl	800ae5e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b7b6:	693b      	ldr	r3, [r7, #16]
 800b7b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7ba:	2201      	movs	r2, #1
 800b7bc:	409a      	lsls	r2, r3
 800b7be:	4b18      	ldr	r3, [pc, #96]	@ (800b820 <xTaskRemoveFromEventList+0xb4>)
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	4313      	orrs	r3, r2
 800b7c4:	4a16      	ldr	r2, [pc, #88]	@ (800b820 <xTaskRemoveFromEventList+0xb4>)
 800b7c6:	6013      	str	r3, [r2, #0]
 800b7c8:	693b      	ldr	r3, [r7, #16]
 800b7ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7cc:	4613      	mov	r3, r2
 800b7ce:	009b      	lsls	r3, r3, #2
 800b7d0:	4413      	add	r3, r2
 800b7d2:	009b      	lsls	r3, r3, #2
 800b7d4:	4a13      	ldr	r2, [pc, #76]	@ (800b824 <xTaskRemoveFromEventList+0xb8>)
 800b7d6:	441a      	add	r2, r3
 800b7d8:	693b      	ldr	r3, [r7, #16]
 800b7da:	3304      	adds	r3, #4
 800b7dc:	4619      	mov	r1, r3
 800b7de:	4610      	mov	r0, r2
 800b7e0:	f7ff fae0 	bl	800ada4 <vListInsertEnd>
 800b7e4:	e005      	b.n	800b7f2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b7e6:	693b      	ldr	r3, [r7, #16]
 800b7e8:	3318      	adds	r3, #24
 800b7ea:	4619      	mov	r1, r3
 800b7ec:	480e      	ldr	r0, [pc, #56]	@ (800b828 <xTaskRemoveFromEventList+0xbc>)
 800b7ee:	f7ff fad9 	bl	800ada4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b7f2:	693b      	ldr	r3, [r7, #16]
 800b7f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7f6:	4b0d      	ldr	r3, [pc, #52]	@ (800b82c <xTaskRemoveFromEventList+0xc0>)
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	d905      	bls.n	800b80c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b800:	2301      	movs	r3, #1
 800b802:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b804:	4b0a      	ldr	r3, [pc, #40]	@ (800b830 <xTaskRemoveFromEventList+0xc4>)
 800b806:	2201      	movs	r2, #1
 800b808:	601a      	str	r2, [r3, #0]
 800b80a:	e001      	b.n	800b810 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b80c:	2300      	movs	r3, #0
 800b80e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b810:	697b      	ldr	r3, [r7, #20]
}
 800b812:	4618      	mov	r0, r3
 800b814:	3718      	adds	r7, #24
 800b816:	46bd      	mov	sp, r7
 800b818:	bd80      	pop	{r7, pc}
 800b81a:	bf00      	nop
 800b81c:	200261c0 	.word	0x200261c0
 800b820:	200261a8 	.word	0x200261a8
 800b824:	200260e4 	.word	0x200260e4
 800b828:	20026178 	.word	0x20026178
 800b82c:	200260e0 	.word	0x200260e0
 800b830:	200261b4 	.word	0x200261b4

0800b834 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b834:	b480      	push	{r7}
 800b836:	b083      	sub	sp, #12
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b83c:	4b06      	ldr	r3, [pc, #24]	@ (800b858 <vTaskInternalSetTimeOutState+0x24>)
 800b83e:	681a      	ldr	r2, [r3, #0]
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b844:	4b05      	ldr	r3, [pc, #20]	@ (800b85c <vTaskInternalSetTimeOutState+0x28>)
 800b846:	681a      	ldr	r2, [r3, #0]
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	605a      	str	r2, [r3, #4]
}
 800b84c:	bf00      	nop
 800b84e:	370c      	adds	r7, #12
 800b850:	46bd      	mov	sp, r7
 800b852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b856:	4770      	bx	lr
 800b858:	200261b8 	.word	0x200261b8
 800b85c:	200261a4 	.word	0x200261a4

0800b860 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b088      	sub	sp, #32
 800b864:	af00      	add	r7, sp, #0
 800b866:	6078      	str	r0, [r7, #4]
 800b868:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d10b      	bne.n	800b888 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b874:	f383 8811 	msr	BASEPRI, r3
 800b878:	f3bf 8f6f 	isb	sy
 800b87c:	f3bf 8f4f 	dsb	sy
 800b880:	613b      	str	r3, [r7, #16]
}
 800b882:	bf00      	nop
 800b884:	bf00      	nop
 800b886:	e7fd      	b.n	800b884 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b888:	683b      	ldr	r3, [r7, #0]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d10b      	bne.n	800b8a6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b88e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b892:	f383 8811 	msr	BASEPRI, r3
 800b896:	f3bf 8f6f 	isb	sy
 800b89a:	f3bf 8f4f 	dsb	sy
 800b89e:	60fb      	str	r3, [r7, #12]
}
 800b8a0:	bf00      	nop
 800b8a2:	bf00      	nop
 800b8a4:	e7fd      	b.n	800b8a2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b8a6:	f000 f98f 	bl	800bbc8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b8aa:	4b1d      	ldr	r3, [pc, #116]	@ (800b920 <xTaskCheckForTimeOut+0xc0>)
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	685b      	ldr	r3, [r3, #4]
 800b8b4:	69ba      	ldr	r2, [r7, #24]
 800b8b6:	1ad3      	subs	r3, r2, r3
 800b8b8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b8ba:	683b      	ldr	r3, [r7, #0]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b8c2:	d102      	bne.n	800b8ca <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	61fb      	str	r3, [r7, #28]
 800b8c8:	e023      	b.n	800b912 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681a      	ldr	r2, [r3, #0]
 800b8ce:	4b15      	ldr	r3, [pc, #84]	@ (800b924 <xTaskCheckForTimeOut+0xc4>)
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	429a      	cmp	r2, r3
 800b8d4:	d007      	beq.n	800b8e6 <xTaskCheckForTimeOut+0x86>
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	685b      	ldr	r3, [r3, #4]
 800b8da:	69ba      	ldr	r2, [r7, #24]
 800b8dc:	429a      	cmp	r2, r3
 800b8de:	d302      	bcc.n	800b8e6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b8e0:	2301      	movs	r3, #1
 800b8e2:	61fb      	str	r3, [r7, #28]
 800b8e4:	e015      	b.n	800b912 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b8e6:	683b      	ldr	r3, [r7, #0]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	697a      	ldr	r2, [r7, #20]
 800b8ec:	429a      	cmp	r2, r3
 800b8ee:	d20b      	bcs.n	800b908 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b8f0:	683b      	ldr	r3, [r7, #0]
 800b8f2:	681a      	ldr	r2, [r3, #0]
 800b8f4:	697b      	ldr	r3, [r7, #20]
 800b8f6:	1ad2      	subs	r2, r2, r3
 800b8f8:	683b      	ldr	r3, [r7, #0]
 800b8fa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b8fc:	6878      	ldr	r0, [r7, #4]
 800b8fe:	f7ff ff99 	bl	800b834 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b902:	2300      	movs	r3, #0
 800b904:	61fb      	str	r3, [r7, #28]
 800b906:	e004      	b.n	800b912 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b908:	683b      	ldr	r3, [r7, #0]
 800b90a:	2200      	movs	r2, #0
 800b90c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b90e:	2301      	movs	r3, #1
 800b910:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b912:	f000 f98b 	bl	800bc2c <vPortExitCritical>

	return xReturn;
 800b916:	69fb      	ldr	r3, [r7, #28]
}
 800b918:	4618      	mov	r0, r3
 800b91a:	3720      	adds	r7, #32
 800b91c:	46bd      	mov	sp, r7
 800b91e:	bd80      	pop	{r7, pc}
 800b920:	200261a4 	.word	0x200261a4
 800b924:	200261b8 	.word	0x200261b8

0800b928 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b928:	b480      	push	{r7}
 800b92a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b92c:	4b03      	ldr	r3, [pc, #12]	@ (800b93c <vTaskMissedYield+0x14>)
 800b92e:	2201      	movs	r2, #1
 800b930:	601a      	str	r2, [r3, #0]
}
 800b932:	bf00      	nop
 800b934:	46bd      	mov	sp, r7
 800b936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93a:	4770      	bx	lr
 800b93c:	200261b4 	.word	0x200261b4

0800b940 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b940:	b480      	push	{r7}
 800b942:	b083      	sub	sp, #12
 800b944:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b946:	4b0c      	ldr	r3, [pc, #48]	@ (800b978 <prvResetNextTaskUnblockTime+0x38>)
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d104      	bne.n	800b95a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b950:	4b0a      	ldr	r3, [pc, #40]	@ (800b97c <prvResetNextTaskUnblockTime+0x3c>)
 800b952:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b956:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b958:	e008      	b.n	800b96c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b95a:	4b07      	ldr	r3, [pc, #28]	@ (800b978 <prvResetNextTaskUnblockTime+0x38>)
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	68db      	ldr	r3, [r3, #12]
 800b960:	68db      	ldr	r3, [r3, #12]
 800b962:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	685b      	ldr	r3, [r3, #4]
 800b968:	4a04      	ldr	r2, [pc, #16]	@ (800b97c <prvResetNextTaskUnblockTime+0x3c>)
 800b96a:	6013      	str	r3, [r2, #0]
}
 800b96c:	bf00      	nop
 800b96e:	370c      	adds	r7, #12
 800b970:	46bd      	mov	sp, r7
 800b972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b976:	4770      	bx	lr
 800b978:	20026170 	.word	0x20026170
 800b97c:	200261bc 	.word	0x200261bc

0800b980 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b980:	b480      	push	{r7}
 800b982:	b083      	sub	sp, #12
 800b984:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b986:	4b0b      	ldr	r3, [pc, #44]	@ (800b9b4 <xTaskGetSchedulerState+0x34>)
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d102      	bne.n	800b994 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b98e:	2301      	movs	r3, #1
 800b990:	607b      	str	r3, [r7, #4]
 800b992:	e008      	b.n	800b9a6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b994:	4b08      	ldr	r3, [pc, #32]	@ (800b9b8 <xTaskGetSchedulerState+0x38>)
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d102      	bne.n	800b9a2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b99c:	2302      	movs	r3, #2
 800b99e:	607b      	str	r3, [r7, #4]
 800b9a0:	e001      	b.n	800b9a6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b9a6:	687b      	ldr	r3, [r7, #4]
	}
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	370c      	adds	r7, #12
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b2:	4770      	bx	lr
 800b9b4:	200261ac 	.word	0x200261ac
 800b9b8:	200261c0 	.word	0x200261c0

0800b9bc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b086      	sub	sp, #24
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d070      	beq.n	800bab4 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b9d2:	4b3b      	ldr	r3, [pc, #236]	@ (800bac0 <xTaskPriorityDisinherit+0x104>)
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	693a      	ldr	r2, [r7, #16]
 800b9d8:	429a      	cmp	r2, r3
 800b9da:	d00b      	beq.n	800b9f4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b9dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9e0:	f383 8811 	msr	BASEPRI, r3
 800b9e4:	f3bf 8f6f 	isb	sy
 800b9e8:	f3bf 8f4f 	dsb	sy
 800b9ec:	60fb      	str	r3, [r7, #12]
}
 800b9ee:	bf00      	nop
 800b9f0:	bf00      	nop
 800b9f2:	e7fd      	b.n	800b9f0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b9f4:	693b      	ldr	r3, [r7, #16]
 800b9f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d10b      	bne.n	800ba14 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b9fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba00:	f383 8811 	msr	BASEPRI, r3
 800ba04:	f3bf 8f6f 	isb	sy
 800ba08:	f3bf 8f4f 	dsb	sy
 800ba0c:	60bb      	str	r3, [r7, #8]
}
 800ba0e:	bf00      	nop
 800ba10:	bf00      	nop
 800ba12:	e7fd      	b.n	800ba10 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800ba14:	693b      	ldr	r3, [r7, #16]
 800ba16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ba18:	1e5a      	subs	r2, r3, #1
 800ba1a:	693b      	ldr	r3, [r7, #16]
 800ba1c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ba1e:	693b      	ldr	r3, [r7, #16]
 800ba20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba22:	693b      	ldr	r3, [r7, #16]
 800ba24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba26:	429a      	cmp	r2, r3
 800ba28:	d044      	beq.n	800bab4 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ba2a:	693b      	ldr	r3, [r7, #16]
 800ba2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d140      	bne.n	800bab4 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ba32:	693b      	ldr	r3, [r7, #16]
 800ba34:	3304      	adds	r3, #4
 800ba36:	4618      	mov	r0, r3
 800ba38:	f7ff fa11 	bl	800ae5e <uxListRemove>
 800ba3c:	4603      	mov	r3, r0
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d115      	bne.n	800ba6e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ba42:	693b      	ldr	r3, [r7, #16]
 800ba44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba46:	491f      	ldr	r1, [pc, #124]	@ (800bac4 <xTaskPriorityDisinherit+0x108>)
 800ba48:	4613      	mov	r3, r2
 800ba4a:	009b      	lsls	r3, r3, #2
 800ba4c:	4413      	add	r3, r2
 800ba4e:	009b      	lsls	r3, r3, #2
 800ba50:	440b      	add	r3, r1
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d10a      	bne.n	800ba6e <xTaskPriorityDisinherit+0xb2>
 800ba58:	693b      	ldr	r3, [r7, #16]
 800ba5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba5c:	2201      	movs	r2, #1
 800ba5e:	fa02 f303 	lsl.w	r3, r2, r3
 800ba62:	43da      	mvns	r2, r3
 800ba64:	4b18      	ldr	r3, [pc, #96]	@ (800bac8 <xTaskPriorityDisinherit+0x10c>)
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	4013      	ands	r3, r2
 800ba6a:	4a17      	ldr	r2, [pc, #92]	@ (800bac8 <xTaskPriorityDisinherit+0x10c>)
 800ba6c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ba6e:	693b      	ldr	r3, [r7, #16]
 800ba70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ba72:	693b      	ldr	r3, [r7, #16]
 800ba74:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba76:	693b      	ldr	r3, [r7, #16]
 800ba78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba7a:	f1c3 0207 	rsb	r2, r3, #7
 800ba7e:	693b      	ldr	r3, [r7, #16]
 800ba80:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ba82:	693b      	ldr	r3, [r7, #16]
 800ba84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba86:	2201      	movs	r2, #1
 800ba88:	409a      	lsls	r2, r3
 800ba8a:	4b0f      	ldr	r3, [pc, #60]	@ (800bac8 <xTaskPriorityDisinherit+0x10c>)
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	4313      	orrs	r3, r2
 800ba90:	4a0d      	ldr	r2, [pc, #52]	@ (800bac8 <xTaskPriorityDisinherit+0x10c>)
 800ba92:	6013      	str	r3, [r2, #0]
 800ba94:	693b      	ldr	r3, [r7, #16]
 800ba96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba98:	4613      	mov	r3, r2
 800ba9a:	009b      	lsls	r3, r3, #2
 800ba9c:	4413      	add	r3, r2
 800ba9e:	009b      	lsls	r3, r3, #2
 800baa0:	4a08      	ldr	r2, [pc, #32]	@ (800bac4 <xTaskPriorityDisinherit+0x108>)
 800baa2:	441a      	add	r2, r3
 800baa4:	693b      	ldr	r3, [r7, #16]
 800baa6:	3304      	adds	r3, #4
 800baa8:	4619      	mov	r1, r3
 800baaa:	4610      	mov	r0, r2
 800baac:	f7ff f97a 	bl	800ada4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bab0:	2301      	movs	r3, #1
 800bab2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bab4:	697b      	ldr	r3, [r7, #20]
	}
 800bab6:	4618      	mov	r0, r3
 800bab8:	3718      	adds	r7, #24
 800baba:	46bd      	mov	sp, r7
 800babc:	bd80      	pop	{r7, pc}
 800babe:	bf00      	nop
 800bac0:	200260e0 	.word	0x200260e0
 800bac4:	200260e4 	.word	0x200260e4
 800bac8:	200261a8 	.word	0x200261a8

0800bacc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b084      	sub	sp, #16
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
 800bad4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bad6:	4b29      	ldr	r3, [pc, #164]	@ (800bb7c <prvAddCurrentTaskToDelayedList+0xb0>)
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800badc:	4b28      	ldr	r3, [pc, #160]	@ (800bb80 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	3304      	adds	r3, #4
 800bae2:	4618      	mov	r0, r3
 800bae4:	f7ff f9bb 	bl	800ae5e <uxListRemove>
 800bae8:	4603      	mov	r3, r0
 800baea:	2b00      	cmp	r3, #0
 800baec:	d10b      	bne.n	800bb06 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800baee:	4b24      	ldr	r3, [pc, #144]	@ (800bb80 <prvAddCurrentTaskToDelayedList+0xb4>)
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800baf4:	2201      	movs	r2, #1
 800baf6:	fa02 f303 	lsl.w	r3, r2, r3
 800bafa:	43da      	mvns	r2, r3
 800bafc:	4b21      	ldr	r3, [pc, #132]	@ (800bb84 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	4013      	ands	r3, r2
 800bb02:	4a20      	ldr	r2, [pc, #128]	@ (800bb84 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bb04:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bb0c:	d10a      	bne.n	800bb24 <prvAddCurrentTaskToDelayedList+0x58>
 800bb0e:	683b      	ldr	r3, [r7, #0]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d007      	beq.n	800bb24 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bb14:	4b1a      	ldr	r3, [pc, #104]	@ (800bb80 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	3304      	adds	r3, #4
 800bb1a:	4619      	mov	r1, r3
 800bb1c:	481a      	ldr	r0, [pc, #104]	@ (800bb88 <prvAddCurrentTaskToDelayedList+0xbc>)
 800bb1e:	f7ff f941 	bl	800ada4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bb22:	e026      	b.n	800bb72 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bb24:	68fa      	ldr	r2, [r7, #12]
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	4413      	add	r3, r2
 800bb2a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bb2c:	4b14      	ldr	r3, [pc, #80]	@ (800bb80 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	68ba      	ldr	r2, [r7, #8]
 800bb32:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bb34:	68ba      	ldr	r2, [r7, #8]
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	429a      	cmp	r2, r3
 800bb3a:	d209      	bcs.n	800bb50 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bb3c:	4b13      	ldr	r3, [pc, #76]	@ (800bb8c <prvAddCurrentTaskToDelayedList+0xc0>)
 800bb3e:	681a      	ldr	r2, [r3, #0]
 800bb40:	4b0f      	ldr	r3, [pc, #60]	@ (800bb80 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	3304      	adds	r3, #4
 800bb46:	4619      	mov	r1, r3
 800bb48:	4610      	mov	r0, r2
 800bb4a:	f7ff f94f 	bl	800adec <vListInsert>
}
 800bb4e:	e010      	b.n	800bb72 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bb50:	4b0f      	ldr	r3, [pc, #60]	@ (800bb90 <prvAddCurrentTaskToDelayedList+0xc4>)
 800bb52:	681a      	ldr	r2, [r3, #0]
 800bb54:	4b0a      	ldr	r3, [pc, #40]	@ (800bb80 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	3304      	adds	r3, #4
 800bb5a:	4619      	mov	r1, r3
 800bb5c:	4610      	mov	r0, r2
 800bb5e:	f7ff f945 	bl	800adec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bb62:	4b0c      	ldr	r3, [pc, #48]	@ (800bb94 <prvAddCurrentTaskToDelayedList+0xc8>)
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	68ba      	ldr	r2, [r7, #8]
 800bb68:	429a      	cmp	r2, r3
 800bb6a:	d202      	bcs.n	800bb72 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800bb6c:	4a09      	ldr	r2, [pc, #36]	@ (800bb94 <prvAddCurrentTaskToDelayedList+0xc8>)
 800bb6e:	68bb      	ldr	r3, [r7, #8]
 800bb70:	6013      	str	r3, [r2, #0]
}
 800bb72:	bf00      	nop
 800bb74:	3710      	adds	r7, #16
 800bb76:	46bd      	mov	sp, r7
 800bb78:	bd80      	pop	{r7, pc}
 800bb7a:	bf00      	nop
 800bb7c:	200261a4 	.word	0x200261a4
 800bb80:	200260e0 	.word	0x200260e0
 800bb84:	200261a8 	.word	0x200261a8
 800bb88:	2002618c 	.word	0x2002618c
 800bb8c:	20026174 	.word	0x20026174
 800bb90:	20026170 	.word	0x20026170
 800bb94:	200261bc 	.word	0x200261bc
	...

0800bba0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bba0:	4b07      	ldr	r3, [pc, #28]	@ (800bbc0 <pxCurrentTCBConst2>)
 800bba2:	6819      	ldr	r1, [r3, #0]
 800bba4:	6808      	ldr	r0, [r1, #0]
 800bba6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbaa:	f380 8809 	msr	PSP, r0
 800bbae:	f3bf 8f6f 	isb	sy
 800bbb2:	f04f 0000 	mov.w	r0, #0
 800bbb6:	f380 8811 	msr	BASEPRI, r0
 800bbba:	4770      	bx	lr
 800bbbc:	f3af 8000 	nop.w

0800bbc0 <pxCurrentTCBConst2>:
 800bbc0:	200260e0 	.word	0x200260e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bbc4:	bf00      	nop
 800bbc6:	bf00      	nop

0800bbc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bbc8:	b480      	push	{r7}
 800bbca:	b083      	sub	sp, #12
 800bbcc:	af00      	add	r7, sp, #0
	__asm volatile
 800bbce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbd2:	f383 8811 	msr	BASEPRI, r3
 800bbd6:	f3bf 8f6f 	isb	sy
 800bbda:	f3bf 8f4f 	dsb	sy
 800bbde:	607b      	str	r3, [r7, #4]
}
 800bbe0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bbe2:	4b10      	ldr	r3, [pc, #64]	@ (800bc24 <vPortEnterCritical+0x5c>)
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	3301      	adds	r3, #1
 800bbe8:	4a0e      	ldr	r2, [pc, #56]	@ (800bc24 <vPortEnterCritical+0x5c>)
 800bbea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bbec:	4b0d      	ldr	r3, [pc, #52]	@ (800bc24 <vPortEnterCritical+0x5c>)
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	2b01      	cmp	r3, #1
 800bbf2:	d110      	bne.n	800bc16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bbf4:	4b0c      	ldr	r3, [pc, #48]	@ (800bc28 <vPortEnterCritical+0x60>)
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	b2db      	uxtb	r3, r3
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d00b      	beq.n	800bc16 <vPortEnterCritical+0x4e>
	__asm volatile
 800bbfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc02:	f383 8811 	msr	BASEPRI, r3
 800bc06:	f3bf 8f6f 	isb	sy
 800bc0a:	f3bf 8f4f 	dsb	sy
 800bc0e:	603b      	str	r3, [r7, #0]
}
 800bc10:	bf00      	nop
 800bc12:	bf00      	nop
 800bc14:	e7fd      	b.n	800bc12 <vPortEnterCritical+0x4a>
	}
}
 800bc16:	bf00      	nop
 800bc18:	370c      	adds	r7, #12
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc20:	4770      	bx	lr
 800bc22:	bf00      	nop
 800bc24:	20000014 	.word	0x20000014
 800bc28:	e000ed04 	.word	0xe000ed04

0800bc2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bc2c:	b480      	push	{r7}
 800bc2e:	b083      	sub	sp, #12
 800bc30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bc32:	4b12      	ldr	r3, [pc, #72]	@ (800bc7c <vPortExitCritical+0x50>)
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d10b      	bne.n	800bc52 <vPortExitCritical+0x26>
	__asm volatile
 800bc3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc3e:	f383 8811 	msr	BASEPRI, r3
 800bc42:	f3bf 8f6f 	isb	sy
 800bc46:	f3bf 8f4f 	dsb	sy
 800bc4a:	607b      	str	r3, [r7, #4]
}
 800bc4c:	bf00      	nop
 800bc4e:	bf00      	nop
 800bc50:	e7fd      	b.n	800bc4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bc52:	4b0a      	ldr	r3, [pc, #40]	@ (800bc7c <vPortExitCritical+0x50>)
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	3b01      	subs	r3, #1
 800bc58:	4a08      	ldr	r2, [pc, #32]	@ (800bc7c <vPortExitCritical+0x50>)
 800bc5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bc5c:	4b07      	ldr	r3, [pc, #28]	@ (800bc7c <vPortExitCritical+0x50>)
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d105      	bne.n	800bc70 <vPortExitCritical+0x44>
 800bc64:	2300      	movs	r3, #0
 800bc66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bc68:	683b      	ldr	r3, [r7, #0]
 800bc6a:	f383 8811 	msr	BASEPRI, r3
}
 800bc6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bc70:	bf00      	nop
 800bc72:	370c      	adds	r7, #12
 800bc74:	46bd      	mov	sp, r7
 800bc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc7a:	4770      	bx	lr
 800bc7c:	20000014 	.word	0x20000014

0800bc80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bc80:	f3ef 8009 	mrs	r0, PSP
 800bc84:	f3bf 8f6f 	isb	sy
 800bc88:	4b15      	ldr	r3, [pc, #84]	@ (800bce0 <pxCurrentTCBConst>)
 800bc8a:	681a      	ldr	r2, [r3, #0]
 800bc8c:	f01e 0f10 	tst.w	lr, #16
 800bc90:	bf08      	it	eq
 800bc92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bc96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc9a:	6010      	str	r0, [r2, #0]
 800bc9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bca0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bca4:	f380 8811 	msr	BASEPRI, r0
 800bca8:	f3bf 8f4f 	dsb	sy
 800bcac:	f3bf 8f6f 	isb	sy
 800bcb0:	f7ff fcda 	bl	800b668 <vTaskSwitchContext>
 800bcb4:	f04f 0000 	mov.w	r0, #0
 800bcb8:	f380 8811 	msr	BASEPRI, r0
 800bcbc:	bc09      	pop	{r0, r3}
 800bcbe:	6819      	ldr	r1, [r3, #0]
 800bcc0:	6808      	ldr	r0, [r1, #0]
 800bcc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcc6:	f01e 0f10 	tst.w	lr, #16
 800bcca:	bf08      	it	eq
 800bccc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bcd0:	f380 8809 	msr	PSP, r0
 800bcd4:	f3bf 8f6f 	isb	sy
 800bcd8:	4770      	bx	lr
 800bcda:	bf00      	nop
 800bcdc:	f3af 8000 	nop.w

0800bce0 <pxCurrentTCBConst>:
 800bce0:	200260e0 	.word	0x200260e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bce4:	bf00      	nop
 800bce6:	bf00      	nop

0800bce8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b082      	sub	sp, #8
 800bcec:	af00      	add	r7, sp, #0
	__asm volatile
 800bcee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcf2:	f383 8811 	msr	BASEPRI, r3
 800bcf6:	f3bf 8f6f 	isb	sy
 800bcfa:	f3bf 8f4f 	dsb	sy
 800bcfe:	607b      	str	r3, [r7, #4]
}
 800bd00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bd02:	f7ff fbf7 	bl	800b4f4 <xTaskIncrementTick>
 800bd06:	4603      	mov	r3, r0
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d003      	beq.n	800bd14 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bd0c:	4b06      	ldr	r3, [pc, #24]	@ (800bd28 <SysTick_Handler+0x40>)
 800bd0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd12:	601a      	str	r2, [r3, #0]
 800bd14:	2300      	movs	r3, #0
 800bd16:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bd18:	683b      	ldr	r3, [r7, #0]
 800bd1a:	f383 8811 	msr	BASEPRI, r3
}
 800bd1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bd20:	bf00      	nop
 800bd22:	3708      	adds	r7, #8
 800bd24:	46bd      	mov	sp, r7
 800bd26:	bd80      	pop	{r7, pc}
 800bd28:	e000ed04 	.word	0xe000ed04

0800bd2c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bd2c:	b480      	push	{r7}
 800bd2e:	b085      	sub	sp, #20
 800bd30:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bd32:	f3ef 8305 	mrs	r3, IPSR
 800bd36:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	2b0f      	cmp	r3, #15
 800bd3c:	d915      	bls.n	800bd6a <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bd3e:	4a18      	ldr	r2, [pc, #96]	@ (800bda0 <vPortValidateInterruptPriority+0x74>)
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	4413      	add	r3, r2
 800bd44:	781b      	ldrb	r3, [r3, #0]
 800bd46:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bd48:	4b16      	ldr	r3, [pc, #88]	@ (800bda4 <vPortValidateInterruptPriority+0x78>)
 800bd4a:	781b      	ldrb	r3, [r3, #0]
 800bd4c:	7afa      	ldrb	r2, [r7, #11]
 800bd4e:	429a      	cmp	r2, r3
 800bd50:	d20b      	bcs.n	800bd6a <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bd52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd56:	f383 8811 	msr	BASEPRI, r3
 800bd5a:	f3bf 8f6f 	isb	sy
 800bd5e:	f3bf 8f4f 	dsb	sy
 800bd62:	607b      	str	r3, [r7, #4]
}
 800bd64:	bf00      	nop
 800bd66:	bf00      	nop
 800bd68:	e7fd      	b.n	800bd66 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bd6a:	4b0f      	ldr	r3, [pc, #60]	@ (800bda8 <vPortValidateInterruptPriority+0x7c>)
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800bd72:	4b0e      	ldr	r3, [pc, #56]	@ (800bdac <vPortValidateInterruptPriority+0x80>)
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	429a      	cmp	r2, r3
 800bd78:	d90b      	bls.n	800bd92 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800bd7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd7e:	f383 8811 	msr	BASEPRI, r3
 800bd82:	f3bf 8f6f 	isb	sy
 800bd86:	f3bf 8f4f 	dsb	sy
 800bd8a:	603b      	str	r3, [r7, #0]
}
 800bd8c:	bf00      	nop
 800bd8e:	bf00      	nop
 800bd90:	e7fd      	b.n	800bd8e <vPortValidateInterruptPriority+0x62>
	}
 800bd92:	bf00      	nop
 800bd94:	3714      	adds	r7, #20
 800bd96:	46bd      	mov	sp, r7
 800bd98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd9c:	4770      	bx	lr
 800bd9e:	bf00      	nop
 800bda0:	e000e3f0 	.word	0xe000e3f0
 800bda4:	200261c4 	.word	0x200261c4
 800bda8:	e000ed0c 	.word	0xe000ed0c
 800bdac:	200261c8 	.word	0x200261c8

0800bdb0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800bdb0:	b580      	push	{r7, lr}
 800bdb2:	b082      	sub	sp, #8
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	f7fe fec2 	bl	800ab48 <USBH_LL_IncTimer>
}
 800bdc4:	bf00      	nop
 800bdc6:	3708      	adds	r7, #8
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	bd80      	pop	{r7, pc}

0800bdcc <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bdcc:	b580      	push	{r7, lr}
 800bdce:	b082      	sub	sp, #8
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bdda:	4618      	mov	r0, r3
 800bddc:	f7fe ff06 	bl	800abec <USBH_LL_Connect>
}
 800bde0:	bf00      	nop
 800bde2:	3708      	adds	r7, #8
 800bde4:	46bd      	mov	sp, r7
 800bde6:	bd80      	pop	{r7, pc}

0800bde8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b082      	sub	sp, #8
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f7fe ff1b 	bl	800ac32 <USBH_LL_Disconnect>
}
 800bdfc:	bf00      	nop
 800bdfe:	3708      	adds	r7, #8
 800be00:	46bd      	mov	sp, r7
 800be02:	bd80      	pop	{r7, pc}

0800be04 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b082      	sub	sp, #8
 800be08:	af00      	add	r7, sp, #0
 800be0a:	6078      	str	r0, [r7, #4]
 800be0c:	460b      	mov	r3, r1
 800be0e:	70fb      	strb	r3, [r7, #3]
 800be10:	4613      	mov	r3, r2
 800be12:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800be1a:	4618      	mov	r0, r3
 800be1c:	f7fe ff3b 	bl	800ac96 <USBH_LL_NotifyURBChange>
#endif
}
 800be20:	bf00      	nop
 800be22:	3708      	adds	r7, #8
 800be24:	46bd      	mov	sp, r7
 800be26:	bd80      	pop	{r7, pc}

0800be28 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b082      	sub	sp, #8
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800be36:	4618      	mov	r0, r3
 800be38:	f7fe feb0 	bl	800ab9c <USBH_LL_PortEnabled>
}
 800be3c:	bf00      	nop
 800be3e:	3708      	adds	r7, #8
 800be40:	46bd      	mov	sp, r7
 800be42:	bd80      	pop	{r7, pc}

0800be44 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800be44:	b580      	push	{r7, lr}
 800be46:	b082      	sub	sp, #8
 800be48:	af00      	add	r7, sp, #0
 800be4a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800be52:	4618      	mov	r0, r3
 800be54:	f7fe febc 	bl	800abd0 <USBH_LL_PortDisabled>
}
 800be58:	bf00      	nop
 800be5a:	3708      	adds	r7, #8
 800be5c:	46bd      	mov	sp, r7
 800be5e:	bd80      	pop	{r7, pc}

0800be60 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800be60:	b580      	push	{r7, lr}
 800be62:	b084      	sub	sp, #16
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be68:	2300      	movs	r3, #0
 800be6a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800be6c:	2300      	movs	r3, #0
 800be6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800be76:	4618      	mov	r0, r3
 800be78:	f7f9 fa3d 	bl	80052f6 <HAL_HCD_Stop>
 800be7c:	4603      	mov	r3, r0
 800be7e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800be80:	7bfb      	ldrb	r3, [r7, #15]
 800be82:	4618      	mov	r0, r3
 800be84:	f000 f808 	bl	800be98 <USBH_Get_USB_Status>
 800be88:	4603      	mov	r3, r0
 800be8a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be8c:	7bbb      	ldrb	r3, [r7, #14]
}
 800be8e:	4618      	mov	r0, r3
 800be90:	3710      	adds	r7, #16
 800be92:	46bd      	mov	sp, r7
 800be94:	bd80      	pop	{r7, pc}
	...

0800be98 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800be98:	b480      	push	{r7}
 800be9a:	b085      	sub	sp, #20
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	4603      	mov	r3, r0
 800bea0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bea2:	2300      	movs	r3, #0
 800bea4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bea6:	79fb      	ldrb	r3, [r7, #7]
 800bea8:	2b03      	cmp	r3, #3
 800beaa:	d817      	bhi.n	800bedc <USBH_Get_USB_Status+0x44>
 800beac:	a201      	add	r2, pc, #4	@ (adr r2, 800beb4 <USBH_Get_USB_Status+0x1c>)
 800beae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800beb2:	bf00      	nop
 800beb4:	0800bec5 	.word	0x0800bec5
 800beb8:	0800becb 	.word	0x0800becb
 800bebc:	0800bed1 	.word	0x0800bed1
 800bec0:	0800bed7 	.word	0x0800bed7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800bec4:	2300      	movs	r3, #0
 800bec6:	73fb      	strb	r3, [r7, #15]
    break;
 800bec8:	e00b      	b.n	800bee2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800beca:	2302      	movs	r3, #2
 800becc:	73fb      	strb	r3, [r7, #15]
    break;
 800bece:	e008      	b.n	800bee2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800bed0:	2301      	movs	r3, #1
 800bed2:	73fb      	strb	r3, [r7, #15]
    break;
 800bed4:	e005      	b.n	800bee2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800bed6:	2302      	movs	r3, #2
 800bed8:	73fb      	strb	r3, [r7, #15]
    break;
 800beda:	e002      	b.n	800bee2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800bedc:	2302      	movs	r3, #2
 800bede:	73fb      	strb	r3, [r7, #15]
    break;
 800bee0:	bf00      	nop
  }
  return usb_status;
 800bee2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bee4:	4618      	mov	r0, r3
 800bee6:	3714      	adds	r7, #20
 800bee8:	46bd      	mov	sp, r7
 800beea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beee:	4770      	bx	lr

0800bef0 <malloc>:
 800bef0:	4b02      	ldr	r3, [pc, #8]	@ (800befc <malloc+0xc>)
 800bef2:	4601      	mov	r1, r0
 800bef4:	6818      	ldr	r0, [r3, #0]
 800bef6:	f000 b825 	b.w	800bf44 <_malloc_r>
 800befa:	bf00      	nop
 800befc:	20000024 	.word	0x20000024

0800bf00 <sbrk_aligned>:
 800bf00:	b570      	push	{r4, r5, r6, lr}
 800bf02:	4e0f      	ldr	r6, [pc, #60]	@ (800bf40 <sbrk_aligned+0x40>)
 800bf04:	460c      	mov	r4, r1
 800bf06:	6831      	ldr	r1, [r6, #0]
 800bf08:	4605      	mov	r5, r0
 800bf0a:	b911      	cbnz	r1, 800bf12 <sbrk_aligned+0x12>
 800bf0c:	f000 ff46 	bl	800cd9c <_sbrk_r>
 800bf10:	6030      	str	r0, [r6, #0]
 800bf12:	4621      	mov	r1, r4
 800bf14:	4628      	mov	r0, r5
 800bf16:	f000 ff41 	bl	800cd9c <_sbrk_r>
 800bf1a:	1c43      	adds	r3, r0, #1
 800bf1c:	d103      	bne.n	800bf26 <sbrk_aligned+0x26>
 800bf1e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800bf22:	4620      	mov	r0, r4
 800bf24:	bd70      	pop	{r4, r5, r6, pc}
 800bf26:	1cc4      	adds	r4, r0, #3
 800bf28:	f024 0403 	bic.w	r4, r4, #3
 800bf2c:	42a0      	cmp	r0, r4
 800bf2e:	d0f8      	beq.n	800bf22 <sbrk_aligned+0x22>
 800bf30:	1a21      	subs	r1, r4, r0
 800bf32:	4628      	mov	r0, r5
 800bf34:	f000 ff32 	bl	800cd9c <_sbrk_r>
 800bf38:	3001      	adds	r0, #1
 800bf3a:	d1f2      	bne.n	800bf22 <sbrk_aligned+0x22>
 800bf3c:	e7ef      	b.n	800bf1e <sbrk_aligned+0x1e>
 800bf3e:	bf00      	nop
 800bf40:	200265ac 	.word	0x200265ac

0800bf44 <_malloc_r>:
 800bf44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf48:	1ccd      	adds	r5, r1, #3
 800bf4a:	f025 0503 	bic.w	r5, r5, #3
 800bf4e:	3508      	adds	r5, #8
 800bf50:	2d0c      	cmp	r5, #12
 800bf52:	bf38      	it	cc
 800bf54:	250c      	movcc	r5, #12
 800bf56:	2d00      	cmp	r5, #0
 800bf58:	4606      	mov	r6, r0
 800bf5a:	db01      	blt.n	800bf60 <_malloc_r+0x1c>
 800bf5c:	42a9      	cmp	r1, r5
 800bf5e:	d904      	bls.n	800bf6a <_malloc_r+0x26>
 800bf60:	230c      	movs	r3, #12
 800bf62:	6033      	str	r3, [r6, #0]
 800bf64:	2000      	movs	r0, #0
 800bf66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c040 <_malloc_r+0xfc>
 800bf6e:	f000 f869 	bl	800c044 <__malloc_lock>
 800bf72:	f8d8 3000 	ldr.w	r3, [r8]
 800bf76:	461c      	mov	r4, r3
 800bf78:	bb44      	cbnz	r4, 800bfcc <_malloc_r+0x88>
 800bf7a:	4629      	mov	r1, r5
 800bf7c:	4630      	mov	r0, r6
 800bf7e:	f7ff ffbf 	bl	800bf00 <sbrk_aligned>
 800bf82:	1c43      	adds	r3, r0, #1
 800bf84:	4604      	mov	r4, r0
 800bf86:	d158      	bne.n	800c03a <_malloc_r+0xf6>
 800bf88:	f8d8 4000 	ldr.w	r4, [r8]
 800bf8c:	4627      	mov	r7, r4
 800bf8e:	2f00      	cmp	r7, #0
 800bf90:	d143      	bne.n	800c01a <_malloc_r+0xd6>
 800bf92:	2c00      	cmp	r4, #0
 800bf94:	d04b      	beq.n	800c02e <_malloc_r+0xea>
 800bf96:	6823      	ldr	r3, [r4, #0]
 800bf98:	4639      	mov	r1, r7
 800bf9a:	4630      	mov	r0, r6
 800bf9c:	eb04 0903 	add.w	r9, r4, r3
 800bfa0:	f000 fefc 	bl	800cd9c <_sbrk_r>
 800bfa4:	4581      	cmp	r9, r0
 800bfa6:	d142      	bne.n	800c02e <_malloc_r+0xea>
 800bfa8:	6821      	ldr	r1, [r4, #0]
 800bfaa:	1a6d      	subs	r5, r5, r1
 800bfac:	4629      	mov	r1, r5
 800bfae:	4630      	mov	r0, r6
 800bfb0:	f7ff ffa6 	bl	800bf00 <sbrk_aligned>
 800bfb4:	3001      	adds	r0, #1
 800bfb6:	d03a      	beq.n	800c02e <_malloc_r+0xea>
 800bfb8:	6823      	ldr	r3, [r4, #0]
 800bfba:	442b      	add	r3, r5
 800bfbc:	6023      	str	r3, [r4, #0]
 800bfbe:	f8d8 3000 	ldr.w	r3, [r8]
 800bfc2:	685a      	ldr	r2, [r3, #4]
 800bfc4:	bb62      	cbnz	r2, 800c020 <_malloc_r+0xdc>
 800bfc6:	f8c8 7000 	str.w	r7, [r8]
 800bfca:	e00f      	b.n	800bfec <_malloc_r+0xa8>
 800bfcc:	6822      	ldr	r2, [r4, #0]
 800bfce:	1b52      	subs	r2, r2, r5
 800bfd0:	d420      	bmi.n	800c014 <_malloc_r+0xd0>
 800bfd2:	2a0b      	cmp	r2, #11
 800bfd4:	d917      	bls.n	800c006 <_malloc_r+0xc2>
 800bfd6:	1961      	adds	r1, r4, r5
 800bfd8:	42a3      	cmp	r3, r4
 800bfda:	6025      	str	r5, [r4, #0]
 800bfdc:	bf18      	it	ne
 800bfde:	6059      	strne	r1, [r3, #4]
 800bfe0:	6863      	ldr	r3, [r4, #4]
 800bfe2:	bf08      	it	eq
 800bfe4:	f8c8 1000 	streq.w	r1, [r8]
 800bfe8:	5162      	str	r2, [r4, r5]
 800bfea:	604b      	str	r3, [r1, #4]
 800bfec:	4630      	mov	r0, r6
 800bfee:	f000 f82f 	bl	800c050 <__malloc_unlock>
 800bff2:	f104 000b 	add.w	r0, r4, #11
 800bff6:	1d23      	adds	r3, r4, #4
 800bff8:	f020 0007 	bic.w	r0, r0, #7
 800bffc:	1ac2      	subs	r2, r0, r3
 800bffe:	bf1c      	itt	ne
 800c000:	1a1b      	subne	r3, r3, r0
 800c002:	50a3      	strne	r3, [r4, r2]
 800c004:	e7af      	b.n	800bf66 <_malloc_r+0x22>
 800c006:	6862      	ldr	r2, [r4, #4]
 800c008:	42a3      	cmp	r3, r4
 800c00a:	bf0c      	ite	eq
 800c00c:	f8c8 2000 	streq.w	r2, [r8]
 800c010:	605a      	strne	r2, [r3, #4]
 800c012:	e7eb      	b.n	800bfec <_malloc_r+0xa8>
 800c014:	4623      	mov	r3, r4
 800c016:	6864      	ldr	r4, [r4, #4]
 800c018:	e7ae      	b.n	800bf78 <_malloc_r+0x34>
 800c01a:	463c      	mov	r4, r7
 800c01c:	687f      	ldr	r7, [r7, #4]
 800c01e:	e7b6      	b.n	800bf8e <_malloc_r+0x4a>
 800c020:	461a      	mov	r2, r3
 800c022:	685b      	ldr	r3, [r3, #4]
 800c024:	42a3      	cmp	r3, r4
 800c026:	d1fb      	bne.n	800c020 <_malloc_r+0xdc>
 800c028:	2300      	movs	r3, #0
 800c02a:	6053      	str	r3, [r2, #4]
 800c02c:	e7de      	b.n	800bfec <_malloc_r+0xa8>
 800c02e:	230c      	movs	r3, #12
 800c030:	6033      	str	r3, [r6, #0]
 800c032:	4630      	mov	r0, r6
 800c034:	f000 f80c 	bl	800c050 <__malloc_unlock>
 800c038:	e794      	b.n	800bf64 <_malloc_r+0x20>
 800c03a:	6005      	str	r5, [r0, #0]
 800c03c:	e7d6      	b.n	800bfec <_malloc_r+0xa8>
 800c03e:	bf00      	nop
 800c040:	200265b0 	.word	0x200265b0

0800c044 <__malloc_lock>:
 800c044:	4801      	ldr	r0, [pc, #4]	@ (800c04c <__malloc_lock+0x8>)
 800c046:	f000 bef6 	b.w	800ce36 <__retarget_lock_acquire_recursive>
 800c04a:	bf00      	nop
 800c04c:	200266f4 	.word	0x200266f4

0800c050 <__malloc_unlock>:
 800c050:	4801      	ldr	r0, [pc, #4]	@ (800c058 <__malloc_unlock+0x8>)
 800c052:	f000 bef1 	b.w	800ce38 <__retarget_lock_release_recursive>
 800c056:	bf00      	nop
 800c058:	200266f4 	.word	0x200266f4

0800c05c <__cvt>:
 800c05c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c060:	ec57 6b10 	vmov	r6, r7, d0
 800c064:	2f00      	cmp	r7, #0
 800c066:	460c      	mov	r4, r1
 800c068:	4619      	mov	r1, r3
 800c06a:	463b      	mov	r3, r7
 800c06c:	bfbb      	ittet	lt
 800c06e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c072:	461f      	movlt	r7, r3
 800c074:	2300      	movge	r3, #0
 800c076:	232d      	movlt	r3, #45	@ 0x2d
 800c078:	700b      	strb	r3, [r1, #0]
 800c07a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c07c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c080:	4691      	mov	r9, r2
 800c082:	f023 0820 	bic.w	r8, r3, #32
 800c086:	bfbc      	itt	lt
 800c088:	4632      	movlt	r2, r6
 800c08a:	4616      	movlt	r6, r2
 800c08c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c090:	d005      	beq.n	800c09e <__cvt+0x42>
 800c092:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c096:	d100      	bne.n	800c09a <__cvt+0x3e>
 800c098:	3401      	adds	r4, #1
 800c09a:	2102      	movs	r1, #2
 800c09c:	e000      	b.n	800c0a0 <__cvt+0x44>
 800c09e:	2103      	movs	r1, #3
 800c0a0:	ab03      	add	r3, sp, #12
 800c0a2:	9301      	str	r3, [sp, #4]
 800c0a4:	ab02      	add	r3, sp, #8
 800c0a6:	9300      	str	r3, [sp, #0]
 800c0a8:	ec47 6b10 	vmov	d0, r6, r7
 800c0ac:	4653      	mov	r3, sl
 800c0ae:	4622      	mov	r2, r4
 800c0b0:	f000 ff5a 	bl	800cf68 <_dtoa_r>
 800c0b4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c0b8:	4605      	mov	r5, r0
 800c0ba:	d119      	bne.n	800c0f0 <__cvt+0x94>
 800c0bc:	f019 0f01 	tst.w	r9, #1
 800c0c0:	d00e      	beq.n	800c0e0 <__cvt+0x84>
 800c0c2:	eb00 0904 	add.w	r9, r0, r4
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	4630      	mov	r0, r6
 800c0cc:	4639      	mov	r1, r7
 800c0ce:	f7f4 fd0b 	bl	8000ae8 <__aeabi_dcmpeq>
 800c0d2:	b108      	cbz	r0, 800c0d8 <__cvt+0x7c>
 800c0d4:	f8cd 900c 	str.w	r9, [sp, #12]
 800c0d8:	2230      	movs	r2, #48	@ 0x30
 800c0da:	9b03      	ldr	r3, [sp, #12]
 800c0dc:	454b      	cmp	r3, r9
 800c0de:	d31e      	bcc.n	800c11e <__cvt+0xc2>
 800c0e0:	9b03      	ldr	r3, [sp, #12]
 800c0e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c0e4:	1b5b      	subs	r3, r3, r5
 800c0e6:	4628      	mov	r0, r5
 800c0e8:	6013      	str	r3, [r2, #0]
 800c0ea:	b004      	add	sp, #16
 800c0ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0f0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c0f4:	eb00 0904 	add.w	r9, r0, r4
 800c0f8:	d1e5      	bne.n	800c0c6 <__cvt+0x6a>
 800c0fa:	7803      	ldrb	r3, [r0, #0]
 800c0fc:	2b30      	cmp	r3, #48	@ 0x30
 800c0fe:	d10a      	bne.n	800c116 <__cvt+0xba>
 800c100:	2200      	movs	r2, #0
 800c102:	2300      	movs	r3, #0
 800c104:	4630      	mov	r0, r6
 800c106:	4639      	mov	r1, r7
 800c108:	f7f4 fcee 	bl	8000ae8 <__aeabi_dcmpeq>
 800c10c:	b918      	cbnz	r0, 800c116 <__cvt+0xba>
 800c10e:	f1c4 0401 	rsb	r4, r4, #1
 800c112:	f8ca 4000 	str.w	r4, [sl]
 800c116:	f8da 3000 	ldr.w	r3, [sl]
 800c11a:	4499      	add	r9, r3
 800c11c:	e7d3      	b.n	800c0c6 <__cvt+0x6a>
 800c11e:	1c59      	adds	r1, r3, #1
 800c120:	9103      	str	r1, [sp, #12]
 800c122:	701a      	strb	r2, [r3, #0]
 800c124:	e7d9      	b.n	800c0da <__cvt+0x7e>

0800c126 <__exponent>:
 800c126:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c128:	2900      	cmp	r1, #0
 800c12a:	bfba      	itte	lt
 800c12c:	4249      	neglt	r1, r1
 800c12e:	232d      	movlt	r3, #45	@ 0x2d
 800c130:	232b      	movge	r3, #43	@ 0x2b
 800c132:	2909      	cmp	r1, #9
 800c134:	7002      	strb	r2, [r0, #0]
 800c136:	7043      	strb	r3, [r0, #1]
 800c138:	dd29      	ble.n	800c18e <__exponent+0x68>
 800c13a:	f10d 0307 	add.w	r3, sp, #7
 800c13e:	461d      	mov	r5, r3
 800c140:	270a      	movs	r7, #10
 800c142:	461a      	mov	r2, r3
 800c144:	fbb1 f6f7 	udiv	r6, r1, r7
 800c148:	fb07 1416 	mls	r4, r7, r6, r1
 800c14c:	3430      	adds	r4, #48	@ 0x30
 800c14e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c152:	460c      	mov	r4, r1
 800c154:	2c63      	cmp	r4, #99	@ 0x63
 800c156:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800c15a:	4631      	mov	r1, r6
 800c15c:	dcf1      	bgt.n	800c142 <__exponent+0x1c>
 800c15e:	3130      	adds	r1, #48	@ 0x30
 800c160:	1e94      	subs	r4, r2, #2
 800c162:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c166:	1c41      	adds	r1, r0, #1
 800c168:	4623      	mov	r3, r4
 800c16a:	42ab      	cmp	r3, r5
 800c16c:	d30a      	bcc.n	800c184 <__exponent+0x5e>
 800c16e:	f10d 0309 	add.w	r3, sp, #9
 800c172:	1a9b      	subs	r3, r3, r2
 800c174:	42ac      	cmp	r4, r5
 800c176:	bf88      	it	hi
 800c178:	2300      	movhi	r3, #0
 800c17a:	3302      	adds	r3, #2
 800c17c:	4403      	add	r3, r0
 800c17e:	1a18      	subs	r0, r3, r0
 800c180:	b003      	add	sp, #12
 800c182:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c184:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c188:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c18c:	e7ed      	b.n	800c16a <__exponent+0x44>
 800c18e:	2330      	movs	r3, #48	@ 0x30
 800c190:	3130      	adds	r1, #48	@ 0x30
 800c192:	7083      	strb	r3, [r0, #2]
 800c194:	70c1      	strb	r1, [r0, #3]
 800c196:	1d03      	adds	r3, r0, #4
 800c198:	e7f1      	b.n	800c17e <__exponent+0x58>
	...

0800c19c <_printf_float>:
 800c19c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1a0:	b08d      	sub	sp, #52	@ 0x34
 800c1a2:	460c      	mov	r4, r1
 800c1a4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c1a8:	4616      	mov	r6, r2
 800c1aa:	461f      	mov	r7, r3
 800c1ac:	4605      	mov	r5, r0
 800c1ae:	f000 fdbd 	bl	800cd2c <_localeconv_r>
 800c1b2:	6803      	ldr	r3, [r0, #0]
 800c1b4:	9304      	str	r3, [sp, #16]
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	f7f4 f86a 	bl	8000290 <strlen>
 800c1bc:	2300      	movs	r3, #0
 800c1be:	930a      	str	r3, [sp, #40]	@ 0x28
 800c1c0:	f8d8 3000 	ldr.w	r3, [r8]
 800c1c4:	9005      	str	r0, [sp, #20]
 800c1c6:	3307      	adds	r3, #7
 800c1c8:	f023 0307 	bic.w	r3, r3, #7
 800c1cc:	f103 0208 	add.w	r2, r3, #8
 800c1d0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c1d4:	f8d4 b000 	ldr.w	fp, [r4]
 800c1d8:	f8c8 2000 	str.w	r2, [r8]
 800c1dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c1e0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c1e4:	9307      	str	r3, [sp, #28]
 800c1e6:	f8cd 8018 	str.w	r8, [sp, #24]
 800c1ea:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c1ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c1f2:	4b9c      	ldr	r3, [pc, #624]	@ (800c464 <_printf_float+0x2c8>)
 800c1f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c1f8:	f7f4 fca8 	bl	8000b4c <__aeabi_dcmpun>
 800c1fc:	bb70      	cbnz	r0, 800c25c <_printf_float+0xc0>
 800c1fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c202:	4b98      	ldr	r3, [pc, #608]	@ (800c464 <_printf_float+0x2c8>)
 800c204:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c208:	f7f4 fc82 	bl	8000b10 <__aeabi_dcmple>
 800c20c:	bb30      	cbnz	r0, 800c25c <_printf_float+0xc0>
 800c20e:	2200      	movs	r2, #0
 800c210:	2300      	movs	r3, #0
 800c212:	4640      	mov	r0, r8
 800c214:	4649      	mov	r1, r9
 800c216:	f7f4 fc71 	bl	8000afc <__aeabi_dcmplt>
 800c21a:	b110      	cbz	r0, 800c222 <_printf_float+0x86>
 800c21c:	232d      	movs	r3, #45	@ 0x2d
 800c21e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c222:	4a91      	ldr	r2, [pc, #580]	@ (800c468 <_printf_float+0x2cc>)
 800c224:	4b91      	ldr	r3, [pc, #580]	@ (800c46c <_printf_float+0x2d0>)
 800c226:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c22a:	bf8c      	ite	hi
 800c22c:	4690      	movhi	r8, r2
 800c22e:	4698      	movls	r8, r3
 800c230:	2303      	movs	r3, #3
 800c232:	6123      	str	r3, [r4, #16]
 800c234:	f02b 0304 	bic.w	r3, fp, #4
 800c238:	6023      	str	r3, [r4, #0]
 800c23a:	f04f 0900 	mov.w	r9, #0
 800c23e:	9700      	str	r7, [sp, #0]
 800c240:	4633      	mov	r3, r6
 800c242:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c244:	4621      	mov	r1, r4
 800c246:	4628      	mov	r0, r5
 800c248:	f000 f9d2 	bl	800c5f0 <_printf_common>
 800c24c:	3001      	adds	r0, #1
 800c24e:	f040 808d 	bne.w	800c36c <_printf_float+0x1d0>
 800c252:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c256:	b00d      	add	sp, #52	@ 0x34
 800c258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c25c:	4642      	mov	r2, r8
 800c25e:	464b      	mov	r3, r9
 800c260:	4640      	mov	r0, r8
 800c262:	4649      	mov	r1, r9
 800c264:	f7f4 fc72 	bl	8000b4c <__aeabi_dcmpun>
 800c268:	b140      	cbz	r0, 800c27c <_printf_float+0xe0>
 800c26a:	464b      	mov	r3, r9
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	bfbc      	itt	lt
 800c270:	232d      	movlt	r3, #45	@ 0x2d
 800c272:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c276:	4a7e      	ldr	r2, [pc, #504]	@ (800c470 <_printf_float+0x2d4>)
 800c278:	4b7e      	ldr	r3, [pc, #504]	@ (800c474 <_printf_float+0x2d8>)
 800c27a:	e7d4      	b.n	800c226 <_printf_float+0x8a>
 800c27c:	6863      	ldr	r3, [r4, #4]
 800c27e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c282:	9206      	str	r2, [sp, #24]
 800c284:	1c5a      	adds	r2, r3, #1
 800c286:	d13b      	bne.n	800c300 <_printf_float+0x164>
 800c288:	2306      	movs	r3, #6
 800c28a:	6063      	str	r3, [r4, #4]
 800c28c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c290:	2300      	movs	r3, #0
 800c292:	6022      	str	r2, [r4, #0]
 800c294:	9303      	str	r3, [sp, #12]
 800c296:	ab0a      	add	r3, sp, #40	@ 0x28
 800c298:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c29c:	ab09      	add	r3, sp, #36	@ 0x24
 800c29e:	9300      	str	r3, [sp, #0]
 800c2a0:	6861      	ldr	r1, [r4, #4]
 800c2a2:	ec49 8b10 	vmov	d0, r8, r9
 800c2a6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c2aa:	4628      	mov	r0, r5
 800c2ac:	f7ff fed6 	bl	800c05c <__cvt>
 800c2b0:	9b06      	ldr	r3, [sp, #24]
 800c2b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c2b4:	2b47      	cmp	r3, #71	@ 0x47
 800c2b6:	4680      	mov	r8, r0
 800c2b8:	d129      	bne.n	800c30e <_printf_float+0x172>
 800c2ba:	1cc8      	adds	r0, r1, #3
 800c2bc:	db02      	blt.n	800c2c4 <_printf_float+0x128>
 800c2be:	6863      	ldr	r3, [r4, #4]
 800c2c0:	4299      	cmp	r1, r3
 800c2c2:	dd41      	ble.n	800c348 <_printf_float+0x1ac>
 800c2c4:	f1aa 0a02 	sub.w	sl, sl, #2
 800c2c8:	fa5f fa8a 	uxtb.w	sl, sl
 800c2cc:	3901      	subs	r1, #1
 800c2ce:	4652      	mov	r2, sl
 800c2d0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c2d4:	9109      	str	r1, [sp, #36]	@ 0x24
 800c2d6:	f7ff ff26 	bl	800c126 <__exponent>
 800c2da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c2dc:	1813      	adds	r3, r2, r0
 800c2de:	2a01      	cmp	r2, #1
 800c2e0:	4681      	mov	r9, r0
 800c2e2:	6123      	str	r3, [r4, #16]
 800c2e4:	dc02      	bgt.n	800c2ec <_printf_float+0x150>
 800c2e6:	6822      	ldr	r2, [r4, #0]
 800c2e8:	07d2      	lsls	r2, r2, #31
 800c2ea:	d501      	bpl.n	800c2f0 <_printf_float+0x154>
 800c2ec:	3301      	adds	r3, #1
 800c2ee:	6123      	str	r3, [r4, #16]
 800c2f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d0a2      	beq.n	800c23e <_printf_float+0xa2>
 800c2f8:	232d      	movs	r3, #45	@ 0x2d
 800c2fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c2fe:	e79e      	b.n	800c23e <_printf_float+0xa2>
 800c300:	9a06      	ldr	r2, [sp, #24]
 800c302:	2a47      	cmp	r2, #71	@ 0x47
 800c304:	d1c2      	bne.n	800c28c <_printf_float+0xf0>
 800c306:	2b00      	cmp	r3, #0
 800c308:	d1c0      	bne.n	800c28c <_printf_float+0xf0>
 800c30a:	2301      	movs	r3, #1
 800c30c:	e7bd      	b.n	800c28a <_printf_float+0xee>
 800c30e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c312:	d9db      	bls.n	800c2cc <_printf_float+0x130>
 800c314:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c318:	d118      	bne.n	800c34c <_printf_float+0x1b0>
 800c31a:	2900      	cmp	r1, #0
 800c31c:	6863      	ldr	r3, [r4, #4]
 800c31e:	dd0b      	ble.n	800c338 <_printf_float+0x19c>
 800c320:	6121      	str	r1, [r4, #16]
 800c322:	b913      	cbnz	r3, 800c32a <_printf_float+0x18e>
 800c324:	6822      	ldr	r2, [r4, #0]
 800c326:	07d0      	lsls	r0, r2, #31
 800c328:	d502      	bpl.n	800c330 <_printf_float+0x194>
 800c32a:	3301      	adds	r3, #1
 800c32c:	440b      	add	r3, r1
 800c32e:	6123      	str	r3, [r4, #16]
 800c330:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c332:	f04f 0900 	mov.w	r9, #0
 800c336:	e7db      	b.n	800c2f0 <_printf_float+0x154>
 800c338:	b913      	cbnz	r3, 800c340 <_printf_float+0x1a4>
 800c33a:	6822      	ldr	r2, [r4, #0]
 800c33c:	07d2      	lsls	r2, r2, #31
 800c33e:	d501      	bpl.n	800c344 <_printf_float+0x1a8>
 800c340:	3302      	adds	r3, #2
 800c342:	e7f4      	b.n	800c32e <_printf_float+0x192>
 800c344:	2301      	movs	r3, #1
 800c346:	e7f2      	b.n	800c32e <_printf_float+0x192>
 800c348:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c34c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c34e:	4299      	cmp	r1, r3
 800c350:	db05      	blt.n	800c35e <_printf_float+0x1c2>
 800c352:	6823      	ldr	r3, [r4, #0]
 800c354:	6121      	str	r1, [r4, #16]
 800c356:	07d8      	lsls	r0, r3, #31
 800c358:	d5ea      	bpl.n	800c330 <_printf_float+0x194>
 800c35a:	1c4b      	adds	r3, r1, #1
 800c35c:	e7e7      	b.n	800c32e <_printf_float+0x192>
 800c35e:	2900      	cmp	r1, #0
 800c360:	bfd4      	ite	le
 800c362:	f1c1 0202 	rsble	r2, r1, #2
 800c366:	2201      	movgt	r2, #1
 800c368:	4413      	add	r3, r2
 800c36a:	e7e0      	b.n	800c32e <_printf_float+0x192>
 800c36c:	6823      	ldr	r3, [r4, #0]
 800c36e:	055a      	lsls	r2, r3, #21
 800c370:	d407      	bmi.n	800c382 <_printf_float+0x1e6>
 800c372:	6923      	ldr	r3, [r4, #16]
 800c374:	4642      	mov	r2, r8
 800c376:	4631      	mov	r1, r6
 800c378:	4628      	mov	r0, r5
 800c37a:	47b8      	blx	r7
 800c37c:	3001      	adds	r0, #1
 800c37e:	d12b      	bne.n	800c3d8 <_printf_float+0x23c>
 800c380:	e767      	b.n	800c252 <_printf_float+0xb6>
 800c382:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c386:	f240 80dd 	bls.w	800c544 <_printf_float+0x3a8>
 800c38a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c38e:	2200      	movs	r2, #0
 800c390:	2300      	movs	r3, #0
 800c392:	f7f4 fba9 	bl	8000ae8 <__aeabi_dcmpeq>
 800c396:	2800      	cmp	r0, #0
 800c398:	d033      	beq.n	800c402 <_printf_float+0x266>
 800c39a:	4a37      	ldr	r2, [pc, #220]	@ (800c478 <_printf_float+0x2dc>)
 800c39c:	2301      	movs	r3, #1
 800c39e:	4631      	mov	r1, r6
 800c3a0:	4628      	mov	r0, r5
 800c3a2:	47b8      	blx	r7
 800c3a4:	3001      	adds	r0, #1
 800c3a6:	f43f af54 	beq.w	800c252 <_printf_float+0xb6>
 800c3aa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c3ae:	4543      	cmp	r3, r8
 800c3b0:	db02      	blt.n	800c3b8 <_printf_float+0x21c>
 800c3b2:	6823      	ldr	r3, [r4, #0]
 800c3b4:	07d8      	lsls	r0, r3, #31
 800c3b6:	d50f      	bpl.n	800c3d8 <_printf_float+0x23c>
 800c3b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c3bc:	4631      	mov	r1, r6
 800c3be:	4628      	mov	r0, r5
 800c3c0:	47b8      	blx	r7
 800c3c2:	3001      	adds	r0, #1
 800c3c4:	f43f af45 	beq.w	800c252 <_printf_float+0xb6>
 800c3c8:	f04f 0900 	mov.w	r9, #0
 800c3cc:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c3d0:	f104 0a1a 	add.w	sl, r4, #26
 800c3d4:	45c8      	cmp	r8, r9
 800c3d6:	dc09      	bgt.n	800c3ec <_printf_float+0x250>
 800c3d8:	6823      	ldr	r3, [r4, #0]
 800c3da:	079b      	lsls	r3, r3, #30
 800c3dc:	f100 8103 	bmi.w	800c5e6 <_printf_float+0x44a>
 800c3e0:	68e0      	ldr	r0, [r4, #12]
 800c3e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c3e4:	4298      	cmp	r0, r3
 800c3e6:	bfb8      	it	lt
 800c3e8:	4618      	movlt	r0, r3
 800c3ea:	e734      	b.n	800c256 <_printf_float+0xba>
 800c3ec:	2301      	movs	r3, #1
 800c3ee:	4652      	mov	r2, sl
 800c3f0:	4631      	mov	r1, r6
 800c3f2:	4628      	mov	r0, r5
 800c3f4:	47b8      	blx	r7
 800c3f6:	3001      	adds	r0, #1
 800c3f8:	f43f af2b 	beq.w	800c252 <_printf_float+0xb6>
 800c3fc:	f109 0901 	add.w	r9, r9, #1
 800c400:	e7e8      	b.n	800c3d4 <_printf_float+0x238>
 800c402:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c404:	2b00      	cmp	r3, #0
 800c406:	dc39      	bgt.n	800c47c <_printf_float+0x2e0>
 800c408:	4a1b      	ldr	r2, [pc, #108]	@ (800c478 <_printf_float+0x2dc>)
 800c40a:	2301      	movs	r3, #1
 800c40c:	4631      	mov	r1, r6
 800c40e:	4628      	mov	r0, r5
 800c410:	47b8      	blx	r7
 800c412:	3001      	adds	r0, #1
 800c414:	f43f af1d 	beq.w	800c252 <_printf_float+0xb6>
 800c418:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c41c:	ea59 0303 	orrs.w	r3, r9, r3
 800c420:	d102      	bne.n	800c428 <_printf_float+0x28c>
 800c422:	6823      	ldr	r3, [r4, #0]
 800c424:	07d9      	lsls	r1, r3, #31
 800c426:	d5d7      	bpl.n	800c3d8 <_printf_float+0x23c>
 800c428:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c42c:	4631      	mov	r1, r6
 800c42e:	4628      	mov	r0, r5
 800c430:	47b8      	blx	r7
 800c432:	3001      	adds	r0, #1
 800c434:	f43f af0d 	beq.w	800c252 <_printf_float+0xb6>
 800c438:	f04f 0a00 	mov.w	sl, #0
 800c43c:	f104 0b1a 	add.w	fp, r4, #26
 800c440:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c442:	425b      	negs	r3, r3
 800c444:	4553      	cmp	r3, sl
 800c446:	dc01      	bgt.n	800c44c <_printf_float+0x2b0>
 800c448:	464b      	mov	r3, r9
 800c44a:	e793      	b.n	800c374 <_printf_float+0x1d8>
 800c44c:	2301      	movs	r3, #1
 800c44e:	465a      	mov	r2, fp
 800c450:	4631      	mov	r1, r6
 800c452:	4628      	mov	r0, r5
 800c454:	47b8      	blx	r7
 800c456:	3001      	adds	r0, #1
 800c458:	f43f aefb 	beq.w	800c252 <_printf_float+0xb6>
 800c45c:	f10a 0a01 	add.w	sl, sl, #1
 800c460:	e7ee      	b.n	800c440 <_printf_float+0x2a4>
 800c462:	bf00      	nop
 800c464:	7fefffff 	.word	0x7fefffff
 800c468:	0800ee78 	.word	0x0800ee78
 800c46c:	0800ee74 	.word	0x0800ee74
 800c470:	0800ee80 	.word	0x0800ee80
 800c474:	0800ee7c 	.word	0x0800ee7c
 800c478:	0800ee84 	.word	0x0800ee84
 800c47c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c47e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c482:	4553      	cmp	r3, sl
 800c484:	bfa8      	it	ge
 800c486:	4653      	movge	r3, sl
 800c488:	2b00      	cmp	r3, #0
 800c48a:	4699      	mov	r9, r3
 800c48c:	dc36      	bgt.n	800c4fc <_printf_float+0x360>
 800c48e:	f04f 0b00 	mov.w	fp, #0
 800c492:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c496:	f104 021a 	add.w	r2, r4, #26
 800c49a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c49c:	9306      	str	r3, [sp, #24]
 800c49e:	eba3 0309 	sub.w	r3, r3, r9
 800c4a2:	455b      	cmp	r3, fp
 800c4a4:	dc31      	bgt.n	800c50a <_printf_float+0x36e>
 800c4a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4a8:	459a      	cmp	sl, r3
 800c4aa:	dc3a      	bgt.n	800c522 <_printf_float+0x386>
 800c4ac:	6823      	ldr	r3, [r4, #0]
 800c4ae:	07da      	lsls	r2, r3, #31
 800c4b0:	d437      	bmi.n	800c522 <_printf_float+0x386>
 800c4b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4b4:	ebaa 0903 	sub.w	r9, sl, r3
 800c4b8:	9b06      	ldr	r3, [sp, #24]
 800c4ba:	ebaa 0303 	sub.w	r3, sl, r3
 800c4be:	4599      	cmp	r9, r3
 800c4c0:	bfa8      	it	ge
 800c4c2:	4699      	movge	r9, r3
 800c4c4:	f1b9 0f00 	cmp.w	r9, #0
 800c4c8:	dc33      	bgt.n	800c532 <_printf_float+0x396>
 800c4ca:	f04f 0800 	mov.w	r8, #0
 800c4ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c4d2:	f104 0b1a 	add.w	fp, r4, #26
 800c4d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4d8:	ebaa 0303 	sub.w	r3, sl, r3
 800c4dc:	eba3 0309 	sub.w	r3, r3, r9
 800c4e0:	4543      	cmp	r3, r8
 800c4e2:	f77f af79 	ble.w	800c3d8 <_printf_float+0x23c>
 800c4e6:	2301      	movs	r3, #1
 800c4e8:	465a      	mov	r2, fp
 800c4ea:	4631      	mov	r1, r6
 800c4ec:	4628      	mov	r0, r5
 800c4ee:	47b8      	blx	r7
 800c4f0:	3001      	adds	r0, #1
 800c4f2:	f43f aeae 	beq.w	800c252 <_printf_float+0xb6>
 800c4f6:	f108 0801 	add.w	r8, r8, #1
 800c4fa:	e7ec      	b.n	800c4d6 <_printf_float+0x33a>
 800c4fc:	4642      	mov	r2, r8
 800c4fe:	4631      	mov	r1, r6
 800c500:	4628      	mov	r0, r5
 800c502:	47b8      	blx	r7
 800c504:	3001      	adds	r0, #1
 800c506:	d1c2      	bne.n	800c48e <_printf_float+0x2f2>
 800c508:	e6a3      	b.n	800c252 <_printf_float+0xb6>
 800c50a:	2301      	movs	r3, #1
 800c50c:	4631      	mov	r1, r6
 800c50e:	4628      	mov	r0, r5
 800c510:	9206      	str	r2, [sp, #24]
 800c512:	47b8      	blx	r7
 800c514:	3001      	adds	r0, #1
 800c516:	f43f ae9c 	beq.w	800c252 <_printf_float+0xb6>
 800c51a:	9a06      	ldr	r2, [sp, #24]
 800c51c:	f10b 0b01 	add.w	fp, fp, #1
 800c520:	e7bb      	b.n	800c49a <_printf_float+0x2fe>
 800c522:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c526:	4631      	mov	r1, r6
 800c528:	4628      	mov	r0, r5
 800c52a:	47b8      	blx	r7
 800c52c:	3001      	adds	r0, #1
 800c52e:	d1c0      	bne.n	800c4b2 <_printf_float+0x316>
 800c530:	e68f      	b.n	800c252 <_printf_float+0xb6>
 800c532:	9a06      	ldr	r2, [sp, #24]
 800c534:	464b      	mov	r3, r9
 800c536:	4442      	add	r2, r8
 800c538:	4631      	mov	r1, r6
 800c53a:	4628      	mov	r0, r5
 800c53c:	47b8      	blx	r7
 800c53e:	3001      	adds	r0, #1
 800c540:	d1c3      	bne.n	800c4ca <_printf_float+0x32e>
 800c542:	e686      	b.n	800c252 <_printf_float+0xb6>
 800c544:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c548:	f1ba 0f01 	cmp.w	sl, #1
 800c54c:	dc01      	bgt.n	800c552 <_printf_float+0x3b6>
 800c54e:	07db      	lsls	r3, r3, #31
 800c550:	d536      	bpl.n	800c5c0 <_printf_float+0x424>
 800c552:	2301      	movs	r3, #1
 800c554:	4642      	mov	r2, r8
 800c556:	4631      	mov	r1, r6
 800c558:	4628      	mov	r0, r5
 800c55a:	47b8      	blx	r7
 800c55c:	3001      	adds	r0, #1
 800c55e:	f43f ae78 	beq.w	800c252 <_printf_float+0xb6>
 800c562:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c566:	4631      	mov	r1, r6
 800c568:	4628      	mov	r0, r5
 800c56a:	47b8      	blx	r7
 800c56c:	3001      	adds	r0, #1
 800c56e:	f43f ae70 	beq.w	800c252 <_printf_float+0xb6>
 800c572:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c576:	2200      	movs	r2, #0
 800c578:	2300      	movs	r3, #0
 800c57a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c57e:	f7f4 fab3 	bl	8000ae8 <__aeabi_dcmpeq>
 800c582:	b9c0      	cbnz	r0, 800c5b6 <_printf_float+0x41a>
 800c584:	4653      	mov	r3, sl
 800c586:	f108 0201 	add.w	r2, r8, #1
 800c58a:	4631      	mov	r1, r6
 800c58c:	4628      	mov	r0, r5
 800c58e:	47b8      	blx	r7
 800c590:	3001      	adds	r0, #1
 800c592:	d10c      	bne.n	800c5ae <_printf_float+0x412>
 800c594:	e65d      	b.n	800c252 <_printf_float+0xb6>
 800c596:	2301      	movs	r3, #1
 800c598:	465a      	mov	r2, fp
 800c59a:	4631      	mov	r1, r6
 800c59c:	4628      	mov	r0, r5
 800c59e:	47b8      	blx	r7
 800c5a0:	3001      	adds	r0, #1
 800c5a2:	f43f ae56 	beq.w	800c252 <_printf_float+0xb6>
 800c5a6:	f108 0801 	add.w	r8, r8, #1
 800c5aa:	45d0      	cmp	r8, sl
 800c5ac:	dbf3      	blt.n	800c596 <_printf_float+0x3fa>
 800c5ae:	464b      	mov	r3, r9
 800c5b0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c5b4:	e6df      	b.n	800c376 <_printf_float+0x1da>
 800c5b6:	f04f 0800 	mov.w	r8, #0
 800c5ba:	f104 0b1a 	add.w	fp, r4, #26
 800c5be:	e7f4      	b.n	800c5aa <_printf_float+0x40e>
 800c5c0:	2301      	movs	r3, #1
 800c5c2:	4642      	mov	r2, r8
 800c5c4:	e7e1      	b.n	800c58a <_printf_float+0x3ee>
 800c5c6:	2301      	movs	r3, #1
 800c5c8:	464a      	mov	r2, r9
 800c5ca:	4631      	mov	r1, r6
 800c5cc:	4628      	mov	r0, r5
 800c5ce:	47b8      	blx	r7
 800c5d0:	3001      	adds	r0, #1
 800c5d2:	f43f ae3e 	beq.w	800c252 <_printf_float+0xb6>
 800c5d6:	f108 0801 	add.w	r8, r8, #1
 800c5da:	68e3      	ldr	r3, [r4, #12]
 800c5dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c5de:	1a5b      	subs	r3, r3, r1
 800c5e0:	4543      	cmp	r3, r8
 800c5e2:	dcf0      	bgt.n	800c5c6 <_printf_float+0x42a>
 800c5e4:	e6fc      	b.n	800c3e0 <_printf_float+0x244>
 800c5e6:	f04f 0800 	mov.w	r8, #0
 800c5ea:	f104 0919 	add.w	r9, r4, #25
 800c5ee:	e7f4      	b.n	800c5da <_printf_float+0x43e>

0800c5f0 <_printf_common>:
 800c5f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5f4:	4616      	mov	r6, r2
 800c5f6:	4698      	mov	r8, r3
 800c5f8:	688a      	ldr	r2, [r1, #8]
 800c5fa:	690b      	ldr	r3, [r1, #16]
 800c5fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c600:	4293      	cmp	r3, r2
 800c602:	bfb8      	it	lt
 800c604:	4613      	movlt	r3, r2
 800c606:	6033      	str	r3, [r6, #0]
 800c608:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c60c:	4607      	mov	r7, r0
 800c60e:	460c      	mov	r4, r1
 800c610:	b10a      	cbz	r2, 800c616 <_printf_common+0x26>
 800c612:	3301      	adds	r3, #1
 800c614:	6033      	str	r3, [r6, #0]
 800c616:	6823      	ldr	r3, [r4, #0]
 800c618:	0699      	lsls	r1, r3, #26
 800c61a:	bf42      	ittt	mi
 800c61c:	6833      	ldrmi	r3, [r6, #0]
 800c61e:	3302      	addmi	r3, #2
 800c620:	6033      	strmi	r3, [r6, #0]
 800c622:	6825      	ldr	r5, [r4, #0]
 800c624:	f015 0506 	ands.w	r5, r5, #6
 800c628:	d106      	bne.n	800c638 <_printf_common+0x48>
 800c62a:	f104 0a19 	add.w	sl, r4, #25
 800c62e:	68e3      	ldr	r3, [r4, #12]
 800c630:	6832      	ldr	r2, [r6, #0]
 800c632:	1a9b      	subs	r3, r3, r2
 800c634:	42ab      	cmp	r3, r5
 800c636:	dc26      	bgt.n	800c686 <_printf_common+0x96>
 800c638:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c63c:	6822      	ldr	r2, [r4, #0]
 800c63e:	3b00      	subs	r3, #0
 800c640:	bf18      	it	ne
 800c642:	2301      	movne	r3, #1
 800c644:	0692      	lsls	r2, r2, #26
 800c646:	d42b      	bmi.n	800c6a0 <_printf_common+0xb0>
 800c648:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c64c:	4641      	mov	r1, r8
 800c64e:	4638      	mov	r0, r7
 800c650:	47c8      	blx	r9
 800c652:	3001      	adds	r0, #1
 800c654:	d01e      	beq.n	800c694 <_printf_common+0xa4>
 800c656:	6823      	ldr	r3, [r4, #0]
 800c658:	6922      	ldr	r2, [r4, #16]
 800c65a:	f003 0306 	and.w	r3, r3, #6
 800c65e:	2b04      	cmp	r3, #4
 800c660:	bf02      	ittt	eq
 800c662:	68e5      	ldreq	r5, [r4, #12]
 800c664:	6833      	ldreq	r3, [r6, #0]
 800c666:	1aed      	subeq	r5, r5, r3
 800c668:	68a3      	ldr	r3, [r4, #8]
 800c66a:	bf0c      	ite	eq
 800c66c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c670:	2500      	movne	r5, #0
 800c672:	4293      	cmp	r3, r2
 800c674:	bfc4      	itt	gt
 800c676:	1a9b      	subgt	r3, r3, r2
 800c678:	18ed      	addgt	r5, r5, r3
 800c67a:	2600      	movs	r6, #0
 800c67c:	341a      	adds	r4, #26
 800c67e:	42b5      	cmp	r5, r6
 800c680:	d11a      	bne.n	800c6b8 <_printf_common+0xc8>
 800c682:	2000      	movs	r0, #0
 800c684:	e008      	b.n	800c698 <_printf_common+0xa8>
 800c686:	2301      	movs	r3, #1
 800c688:	4652      	mov	r2, sl
 800c68a:	4641      	mov	r1, r8
 800c68c:	4638      	mov	r0, r7
 800c68e:	47c8      	blx	r9
 800c690:	3001      	adds	r0, #1
 800c692:	d103      	bne.n	800c69c <_printf_common+0xac>
 800c694:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c69c:	3501      	adds	r5, #1
 800c69e:	e7c6      	b.n	800c62e <_printf_common+0x3e>
 800c6a0:	18e1      	adds	r1, r4, r3
 800c6a2:	1c5a      	adds	r2, r3, #1
 800c6a4:	2030      	movs	r0, #48	@ 0x30
 800c6a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c6aa:	4422      	add	r2, r4
 800c6ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c6b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c6b4:	3302      	adds	r3, #2
 800c6b6:	e7c7      	b.n	800c648 <_printf_common+0x58>
 800c6b8:	2301      	movs	r3, #1
 800c6ba:	4622      	mov	r2, r4
 800c6bc:	4641      	mov	r1, r8
 800c6be:	4638      	mov	r0, r7
 800c6c0:	47c8      	blx	r9
 800c6c2:	3001      	adds	r0, #1
 800c6c4:	d0e6      	beq.n	800c694 <_printf_common+0xa4>
 800c6c6:	3601      	adds	r6, #1
 800c6c8:	e7d9      	b.n	800c67e <_printf_common+0x8e>
	...

0800c6cc <_printf_i>:
 800c6cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c6d0:	7e0f      	ldrb	r7, [r1, #24]
 800c6d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c6d4:	2f78      	cmp	r7, #120	@ 0x78
 800c6d6:	4691      	mov	r9, r2
 800c6d8:	4680      	mov	r8, r0
 800c6da:	460c      	mov	r4, r1
 800c6dc:	469a      	mov	sl, r3
 800c6de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c6e2:	d807      	bhi.n	800c6f4 <_printf_i+0x28>
 800c6e4:	2f62      	cmp	r7, #98	@ 0x62
 800c6e6:	d80a      	bhi.n	800c6fe <_printf_i+0x32>
 800c6e8:	2f00      	cmp	r7, #0
 800c6ea:	f000 80d1 	beq.w	800c890 <_printf_i+0x1c4>
 800c6ee:	2f58      	cmp	r7, #88	@ 0x58
 800c6f0:	f000 80b8 	beq.w	800c864 <_printf_i+0x198>
 800c6f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c6f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c6fc:	e03a      	b.n	800c774 <_printf_i+0xa8>
 800c6fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c702:	2b15      	cmp	r3, #21
 800c704:	d8f6      	bhi.n	800c6f4 <_printf_i+0x28>
 800c706:	a101      	add	r1, pc, #4	@ (adr r1, 800c70c <_printf_i+0x40>)
 800c708:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c70c:	0800c765 	.word	0x0800c765
 800c710:	0800c779 	.word	0x0800c779
 800c714:	0800c6f5 	.word	0x0800c6f5
 800c718:	0800c6f5 	.word	0x0800c6f5
 800c71c:	0800c6f5 	.word	0x0800c6f5
 800c720:	0800c6f5 	.word	0x0800c6f5
 800c724:	0800c779 	.word	0x0800c779
 800c728:	0800c6f5 	.word	0x0800c6f5
 800c72c:	0800c6f5 	.word	0x0800c6f5
 800c730:	0800c6f5 	.word	0x0800c6f5
 800c734:	0800c6f5 	.word	0x0800c6f5
 800c738:	0800c877 	.word	0x0800c877
 800c73c:	0800c7a3 	.word	0x0800c7a3
 800c740:	0800c831 	.word	0x0800c831
 800c744:	0800c6f5 	.word	0x0800c6f5
 800c748:	0800c6f5 	.word	0x0800c6f5
 800c74c:	0800c899 	.word	0x0800c899
 800c750:	0800c6f5 	.word	0x0800c6f5
 800c754:	0800c7a3 	.word	0x0800c7a3
 800c758:	0800c6f5 	.word	0x0800c6f5
 800c75c:	0800c6f5 	.word	0x0800c6f5
 800c760:	0800c839 	.word	0x0800c839
 800c764:	6833      	ldr	r3, [r6, #0]
 800c766:	1d1a      	adds	r2, r3, #4
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	6032      	str	r2, [r6, #0]
 800c76c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c770:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c774:	2301      	movs	r3, #1
 800c776:	e09c      	b.n	800c8b2 <_printf_i+0x1e6>
 800c778:	6833      	ldr	r3, [r6, #0]
 800c77a:	6820      	ldr	r0, [r4, #0]
 800c77c:	1d19      	adds	r1, r3, #4
 800c77e:	6031      	str	r1, [r6, #0]
 800c780:	0606      	lsls	r6, r0, #24
 800c782:	d501      	bpl.n	800c788 <_printf_i+0xbc>
 800c784:	681d      	ldr	r5, [r3, #0]
 800c786:	e003      	b.n	800c790 <_printf_i+0xc4>
 800c788:	0645      	lsls	r5, r0, #25
 800c78a:	d5fb      	bpl.n	800c784 <_printf_i+0xb8>
 800c78c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c790:	2d00      	cmp	r5, #0
 800c792:	da03      	bge.n	800c79c <_printf_i+0xd0>
 800c794:	232d      	movs	r3, #45	@ 0x2d
 800c796:	426d      	negs	r5, r5
 800c798:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c79c:	4858      	ldr	r0, [pc, #352]	@ (800c900 <_printf_i+0x234>)
 800c79e:	230a      	movs	r3, #10
 800c7a0:	e011      	b.n	800c7c6 <_printf_i+0xfa>
 800c7a2:	6821      	ldr	r1, [r4, #0]
 800c7a4:	6833      	ldr	r3, [r6, #0]
 800c7a6:	0608      	lsls	r0, r1, #24
 800c7a8:	f853 5b04 	ldr.w	r5, [r3], #4
 800c7ac:	d402      	bmi.n	800c7b4 <_printf_i+0xe8>
 800c7ae:	0649      	lsls	r1, r1, #25
 800c7b0:	bf48      	it	mi
 800c7b2:	b2ad      	uxthmi	r5, r5
 800c7b4:	2f6f      	cmp	r7, #111	@ 0x6f
 800c7b6:	4852      	ldr	r0, [pc, #328]	@ (800c900 <_printf_i+0x234>)
 800c7b8:	6033      	str	r3, [r6, #0]
 800c7ba:	bf14      	ite	ne
 800c7bc:	230a      	movne	r3, #10
 800c7be:	2308      	moveq	r3, #8
 800c7c0:	2100      	movs	r1, #0
 800c7c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c7c6:	6866      	ldr	r6, [r4, #4]
 800c7c8:	60a6      	str	r6, [r4, #8]
 800c7ca:	2e00      	cmp	r6, #0
 800c7cc:	db05      	blt.n	800c7da <_printf_i+0x10e>
 800c7ce:	6821      	ldr	r1, [r4, #0]
 800c7d0:	432e      	orrs	r6, r5
 800c7d2:	f021 0104 	bic.w	r1, r1, #4
 800c7d6:	6021      	str	r1, [r4, #0]
 800c7d8:	d04b      	beq.n	800c872 <_printf_i+0x1a6>
 800c7da:	4616      	mov	r6, r2
 800c7dc:	fbb5 f1f3 	udiv	r1, r5, r3
 800c7e0:	fb03 5711 	mls	r7, r3, r1, r5
 800c7e4:	5dc7      	ldrb	r7, [r0, r7]
 800c7e6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c7ea:	462f      	mov	r7, r5
 800c7ec:	42bb      	cmp	r3, r7
 800c7ee:	460d      	mov	r5, r1
 800c7f0:	d9f4      	bls.n	800c7dc <_printf_i+0x110>
 800c7f2:	2b08      	cmp	r3, #8
 800c7f4:	d10b      	bne.n	800c80e <_printf_i+0x142>
 800c7f6:	6823      	ldr	r3, [r4, #0]
 800c7f8:	07df      	lsls	r7, r3, #31
 800c7fa:	d508      	bpl.n	800c80e <_printf_i+0x142>
 800c7fc:	6923      	ldr	r3, [r4, #16]
 800c7fe:	6861      	ldr	r1, [r4, #4]
 800c800:	4299      	cmp	r1, r3
 800c802:	bfde      	ittt	le
 800c804:	2330      	movle	r3, #48	@ 0x30
 800c806:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c80a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c80e:	1b92      	subs	r2, r2, r6
 800c810:	6122      	str	r2, [r4, #16]
 800c812:	f8cd a000 	str.w	sl, [sp]
 800c816:	464b      	mov	r3, r9
 800c818:	aa03      	add	r2, sp, #12
 800c81a:	4621      	mov	r1, r4
 800c81c:	4640      	mov	r0, r8
 800c81e:	f7ff fee7 	bl	800c5f0 <_printf_common>
 800c822:	3001      	adds	r0, #1
 800c824:	d14a      	bne.n	800c8bc <_printf_i+0x1f0>
 800c826:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c82a:	b004      	add	sp, #16
 800c82c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c830:	6823      	ldr	r3, [r4, #0]
 800c832:	f043 0320 	orr.w	r3, r3, #32
 800c836:	6023      	str	r3, [r4, #0]
 800c838:	4832      	ldr	r0, [pc, #200]	@ (800c904 <_printf_i+0x238>)
 800c83a:	2778      	movs	r7, #120	@ 0x78
 800c83c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c840:	6823      	ldr	r3, [r4, #0]
 800c842:	6831      	ldr	r1, [r6, #0]
 800c844:	061f      	lsls	r7, r3, #24
 800c846:	f851 5b04 	ldr.w	r5, [r1], #4
 800c84a:	d402      	bmi.n	800c852 <_printf_i+0x186>
 800c84c:	065f      	lsls	r7, r3, #25
 800c84e:	bf48      	it	mi
 800c850:	b2ad      	uxthmi	r5, r5
 800c852:	6031      	str	r1, [r6, #0]
 800c854:	07d9      	lsls	r1, r3, #31
 800c856:	bf44      	itt	mi
 800c858:	f043 0320 	orrmi.w	r3, r3, #32
 800c85c:	6023      	strmi	r3, [r4, #0]
 800c85e:	b11d      	cbz	r5, 800c868 <_printf_i+0x19c>
 800c860:	2310      	movs	r3, #16
 800c862:	e7ad      	b.n	800c7c0 <_printf_i+0xf4>
 800c864:	4826      	ldr	r0, [pc, #152]	@ (800c900 <_printf_i+0x234>)
 800c866:	e7e9      	b.n	800c83c <_printf_i+0x170>
 800c868:	6823      	ldr	r3, [r4, #0]
 800c86a:	f023 0320 	bic.w	r3, r3, #32
 800c86e:	6023      	str	r3, [r4, #0]
 800c870:	e7f6      	b.n	800c860 <_printf_i+0x194>
 800c872:	4616      	mov	r6, r2
 800c874:	e7bd      	b.n	800c7f2 <_printf_i+0x126>
 800c876:	6833      	ldr	r3, [r6, #0]
 800c878:	6825      	ldr	r5, [r4, #0]
 800c87a:	6961      	ldr	r1, [r4, #20]
 800c87c:	1d18      	adds	r0, r3, #4
 800c87e:	6030      	str	r0, [r6, #0]
 800c880:	062e      	lsls	r6, r5, #24
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	d501      	bpl.n	800c88a <_printf_i+0x1be>
 800c886:	6019      	str	r1, [r3, #0]
 800c888:	e002      	b.n	800c890 <_printf_i+0x1c4>
 800c88a:	0668      	lsls	r0, r5, #25
 800c88c:	d5fb      	bpl.n	800c886 <_printf_i+0x1ba>
 800c88e:	8019      	strh	r1, [r3, #0]
 800c890:	2300      	movs	r3, #0
 800c892:	6123      	str	r3, [r4, #16]
 800c894:	4616      	mov	r6, r2
 800c896:	e7bc      	b.n	800c812 <_printf_i+0x146>
 800c898:	6833      	ldr	r3, [r6, #0]
 800c89a:	1d1a      	adds	r2, r3, #4
 800c89c:	6032      	str	r2, [r6, #0]
 800c89e:	681e      	ldr	r6, [r3, #0]
 800c8a0:	6862      	ldr	r2, [r4, #4]
 800c8a2:	2100      	movs	r1, #0
 800c8a4:	4630      	mov	r0, r6
 800c8a6:	f7f3 fca3 	bl	80001f0 <memchr>
 800c8aa:	b108      	cbz	r0, 800c8b0 <_printf_i+0x1e4>
 800c8ac:	1b80      	subs	r0, r0, r6
 800c8ae:	6060      	str	r0, [r4, #4]
 800c8b0:	6863      	ldr	r3, [r4, #4]
 800c8b2:	6123      	str	r3, [r4, #16]
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c8ba:	e7aa      	b.n	800c812 <_printf_i+0x146>
 800c8bc:	6923      	ldr	r3, [r4, #16]
 800c8be:	4632      	mov	r2, r6
 800c8c0:	4649      	mov	r1, r9
 800c8c2:	4640      	mov	r0, r8
 800c8c4:	47d0      	blx	sl
 800c8c6:	3001      	adds	r0, #1
 800c8c8:	d0ad      	beq.n	800c826 <_printf_i+0x15a>
 800c8ca:	6823      	ldr	r3, [r4, #0]
 800c8cc:	079b      	lsls	r3, r3, #30
 800c8ce:	d413      	bmi.n	800c8f8 <_printf_i+0x22c>
 800c8d0:	68e0      	ldr	r0, [r4, #12]
 800c8d2:	9b03      	ldr	r3, [sp, #12]
 800c8d4:	4298      	cmp	r0, r3
 800c8d6:	bfb8      	it	lt
 800c8d8:	4618      	movlt	r0, r3
 800c8da:	e7a6      	b.n	800c82a <_printf_i+0x15e>
 800c8dc:	2301      	movs	r3, #1
 800c8de:	4632      	mov	r2, r6
 800c8e0:	4649      	mov	r1, r9
 800c8e2:	4640      	mov	r0, r8
 800c8e4:	47d0      	blx	sl
 800c8e6:	3001      	adds	r0, #1
 800c8e8:	d09d      	beq.n	800c826 <_printf_i+0x15a>
 800c8ea:	3501      	adds	r5, #1
 800c8ec:	68e3      	ldr	r3, [r4, #12]
 800c8ee:	9903      	ldr	r1, [sp, #12]
 800c8f0:	1a5b      	subs	r3, r3, r1
 800c8f2:	42ab      	cmp	r3, r5
 800c8f4:	dcf2      	bgt.n	800c8dc <_printf_i+0x210>
 800c8f6:	e7eb      	b.n	800c8d0 <_printf_i+0x204>
 800c8f8:	2500      	movs	r5, #0
 800c8fa:	f104 0619 	add.w	r6, r4, #25
 800c8fe:	e7f5      	b.n	800c8ec <_printf_i+0x220>
 800c900:	0800ee86 	.word	0x0800ee86
 800c904:	0800ee97 	.word	0x0800ee97

0800c908 <std>:
 800c908:	2300      	movs	r3, #0
 800c90a:	b510      	push	{r4, lr}
 800c90c:	4604      	mov	r4, r0
 800c90e:	e9c0 3300 	strd	r3, r3, [r0]
 800c912:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c916:	6083      	str	r3, [r0, #8]
 800c918:	8181      	strh	r1, [r0, #12]
 800c91a:	6643      	str	r3, [r0, #100]	@ 0x64
 800c91c:	81c2      	strh	r2, [r0, #14]
 800c91e:	6183      	str	r3, [r0, #24]
 800c920:	4619      	mov	r1, r3
 800c922:	2208      	movs	r2, #8
 800c924:	305c      	adds	r0, #92	@ 0x5c
 800c926:	f000 f9f9 	bl	800cd1c <memset>
 800c92a:	4b0d      	ldr	r3, [pc, #52]	@ (800c960 <std+0x58>)
 800c92c:	6263      	str	r3, [r4, #36]	@ 0x24
 800c92e:	4b0d      	ldr	r3, [pc, #52]	@ (800c964 <std+0x5c>)
 800c930:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c932:	4b0d      	ldr	r3, [pc, #52]	@ (800c968 <std+0x60>)
 800c934:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c936:	4b0d      	ldr	r3, [pc, #52]	@ (800c96c <std+0x64>)
 800c938:	6323      	str	r3, [r4, #48]	@ 0x30
 800c93a:	4b0d      	ldr	r3, [pc, #52]	@ (800c970 <std+0x68>)
 800c93c:	6224      	str	r4, [r4, #32]
 800c93e:	429c      	cmp	r4, r3
 800c940:	d006      	beq.n	800c950 <std+0x48>
 800c942:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c946:	4294      	cmp	r4, r2
 800c948:	d002      	beq.n	800c950 <std+0x48>
 800c94a:	33d0      	adds	r3, #208	@ 0xd0
 800c94c:	429c      	cmp	r4, r3
 800c94e:	d105      	bne.n	800c95c <std+0x54>
 800c950:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c954:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c958:	f000 ba6c 	b.w	800ce34 <__retarget_lock_init_recursive>
 800c95c:	bd10      	pop	{r4, pc}
 800c95e:	bf00      	nop
 800c960:	0800cb6d 	.word	0x0800cb6d
 800c964:	0800cb8f 	.word	0x0800cb8f
 800c968:	0800cbc7 	.word	0x0800cbc7
 800c96c:	0800cbeb 	.word	0x0800cbeb
 800c970:	200265b4 	.word	0x200265b4

0800c974 <stdio_exit_handler>:
 800c974:	4a02      	ldr	r2, [pc, #8]	@ (800c980 <stdio_exit_handler+0xc>)
 800c976:	4903      	ldr	r1, [pc, #12]	@ (800c984 <stdio_exit_handler+0x10>)
 800c978:	4803      	ldr	r0, [pc, #12]	@ (800c988 <stdio_exit_handler+0x14>)
 800c97a:	f000 b869 	b.w	800ca50 <_fwalk_sglue>
 800c97e:	bf00      	nop
 800c980:	20000018 	.word	0x20000018
 800c984:	0800e61d 	.word	0x0800e61d
 800c988:	20000028 	.word	0x20000028

0800c98c <cleanup_stdio>:
 800c98c:	6841      	ldr	r1, [r0, #4]
 800c98e:	4b0c      	ldr	r3, [pc, #48]	@ (800c9c0 <cleanup_stdio+0x34>)
 800c990:	4299      	cmp	r1, r3
 800c992:	b510      	push	{r4, lr}
 800c994:	4604      	mov	r4, r0
 800c996:	d001      	beq.n	800c99c <cleanup_stdio+0x10>
 800c998:	f001 fe40 	bl	800e61c <_fflush_r>
 800c99c:	68a1      	ldr	r1, [r4, #8]
 800c99e:	4b09      	ldr	r3, [pc, #36]	@ (800c9c4 <cleanup_stdio+0x38>)
 800c9a0:	4299      	cmp	r1, r3
 800c9a2:	d002      	beq.n	800c9aa <cleanup_stdio+0x1e>
 800c9a4:	4620      	mov	r0, r4
 800c9a6:	f001 fe39 	bl	800e61c <_fflush_r>
 800c9aa:	68e1      	ldr	r1, [r4, #12]
 800c9ac:	4b06      	ldr	r3, [pc, #24]	@ (800c9c8 <cleanup_stdio+0x3c>)
 800c9ae:	4299      	cmp	r1, r3
 800c9b0:	d004      	beq.n	800c9bc <cleanup_stdio+0x30>
 800c9b2:	4620      	mov	r0, r4
 800c9b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c9b8:	f001 be30 	b.w	800e61c <_fflush_r>
 800c9bc:	bd10      	pop	{r4, pc}
 800c9be:	bf00      	nop
 800c9c0:	200265b4 	.word	0x200265b4
 800c9c4:	2002661c 	.word	0x2002661c
 800c9c8:	20026684 	.word	0x20026684

0800c9cc <global_stdio_init.part.0>:
 800c9cc:	b510      	push	{r4, lr}
 800c9ce:	4b0b      	ldr	r3, [pc, #44]	@ (800c9fc <global_stdio_init.part.0+0x30>)
 800c9d0:	4c0b      	ldr	r4, [pc, #44]	@ (800ca00 <global_stdio_init.part.0+0x34>)
 800c9d2:	4a0c      	ldr	r2, [pc, #48]	@ (800ca04 <global_stdio_init.part.0+0x38>)
 800c9d4:	601a      	str	r2, [r3, #0]
 800c9d6:	4620      	mov	r0, r4
 800c9d8:	2200      	movs	r2, #0
 800c9da:	2104      	movs	r1, #4
 800c9dc:	f7ff ff94 	bl	800c908 <std>
 800c9e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c9e4:	2201      	movs	r2, #1
 800c9e6:	2109      	movs	r1, #9
 800c9e8:	f7ff ff8e 	bl	800c908 <std>
 800c9ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c9f0:	2202      	movs	r2, #2
 800c9f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c9f6:	2112      	movs	r1, #18
 800c9f8:	f7ff bf86 	b.w	800c908 <std>
 800c9fc:	200266ec 	.word	0x200266ec
 800ca00:	200265b4 	.word	0x200265b4
 800ca04:	0800c975 	.word	0x0800c975

0800ca08 <__sfp_lock_acquire>:
 800ca08:	4801      	ldr	r0, [pc, #4]	@ (800ca10 <__sfp_lock_acquire+0x8>)
 800ca0a:	f000 ba14 	b.w	800ce36 <__retarget_lock_acquire_recursive>
 800ca0e:	bf00      	nop
 800ca10:	200266f5 	.word	0x200266f5

0800ca14 <__sfp_lock_release>:
 800ca14:	4801      	ldr	r0, [pc, #4]	@ (800ca1c <__sfp_lock_release+0x8>)
 800ca16:	f000 ba0f 	b.w	800ce38 <__retarget_lock_release_recursive>
 800ca1a:	bf00      	nop
 800ca1c:	200266f5 	.word	0x200266f5

0800ca20 <__sinit>:
 800ca20:	b510      	push	{r4, lr}
 800ca22:	4604      	mov	r4, r0
 800ca24:	f7ff fff0 	bl	800ca08 <__sfp_lock_acquire>
 800ca28:	6a23      	ldr	r3, [r4, #32]
 800ca2a:	b11b      	cbz	r3, 800ca34 <__sinit+0x14>
 800ca2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca30:	f7ff bff0 	b.w	800ca14 <__sfp_lock_release>
 800ca34:	4b04      	ldr	r3, [pc, #16]	@ (800ca48 <__sinit+0x28>)
 800ca36:	6223      	str	r3, [r4, #32]
 800ca38:	4b04      	ldr	r3, [pc, #16]	@ (800ca4c <__sinit+0x2c>)
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d1f5      	bne.n	800ca2c <__sinit+0xc>
 800ca40:	f7ff ffc4 	bl	800c9cc <global_stdio_init.part.0>
 800ca44:	e7f2      	b.n	800ca2c <__sinit+0xc>
 800ca46:	bf00      	nop
 800ca48:	0800c98d 	.word	0x0800c98d
 800ca4c:	200266ec 	.word	0x200266ec

0800ca50 <_fwalk_sglue>:
 800ca50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca54:	4607      	mov	r7, r0
 800ca56:	4688      	mov	r8, r1
 800ca58:	4614      	mov	r4, r2
 800ca5a:	2600      	movs	r6, #0
 800ca5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ca60:	f1b9 0901 	subs.w	r9, r9, #1
 800ca64:	d505      	bpl.n	800ca72 <_fwalk_sglue+0x22>
 800ca66:	6824      	ldr	r4, [r4, #0]
 800ca68:	2c00      	cmp	r4, #0
 800ca6a:	d1f7      	bne.n	800ca5c <_fwalk_sglue+0xc>
 800ca6c:	4630      	mov	r0, r6
 800ca6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca72:	89ab      	ldrh	r3, [r5, #12]
 800ca74:	2b01      	cmp	r3, #1
 800ca76:	d907      	bls.n	800ca88 <_fwalk_sglue+0x38>
 800ca78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ca7c:	3301      	adds	r3, #1
 800ca7e:	d003      	beq.n	800ca88 <_fwalk_sglue+0x38>
 800ca80:	4629      	mov	r1, r5
 800ca82:	4638      	mov	r0, r7
 800ca84:	47c0      	blx	r8
 800ca86:	4306      	orrs	r6, r0
 800ca88:	3568      	adds	r5, #104	@ 0x68
 800ca8a:	e7e9      	b.n	800ca60 <_fwalk_sglue+0x10>

0800ca8c <iprintf>:
 800ca8c:	b40f      	push	{r0, r1, r2, r3}
 800ca8e:	b507      	push	{r0, r1, r2, lr}
 800ca90:	4906      	ldr	r1, [pc, #24]	@ (800caac <iprintf+0x20>)
 800ca92:	ab04      	add	r3, sp, #16
 800ca94:	6808      	ldr	r0, [r1, #0]
 800ca96:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca9a:	6881      	ldr	r1, [r0, #8]
 800ca9c:	9301      	str	r3, [sp, #4]
 800ca9e:	f001 fc21 	bl	800e2e4 <_vfiprintf_r>
 800caa2:	b003      	add	sp, #12
 800caa4:	f85d eb04 	ldr.w	lr, [sp], #4
 800caa8:	b004      	add	sp, #16
 800caaa:	4770      	bx	lr
 800caac:	20000024 	.word	0x20000024

0800cab0 <_puts_r>:
 800cab0:	6a03      	ldr	r3, [r0, #32]
 800cab2:	b570      	push	{r4, r5, r6, lr}
 800cab4:	6884      	ldr	r4, [r0, #8]
 800cab6:	4605      	mov	r5, r0
 800cab8:	460e      	mov	r6, r1
 800caba:	b90b      	cbnz	r3, 800cac0 <_puts_r+0x10>
 800cabc:	f7ff ffb0 	bl	800ca20 <__sinit>
 800cac0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cac2:	07db      	lsls	r3, r3, #31
 800cac4:	d405      	bmi.n	800cad2 <_puts_r+0x22>
 800cac6:	89a3      	ldrh	r3, [r4, #12]
 800cac8:	0598      	lsls	r0, r3, #22
 800caca:	d402      	bmi.n	800cad2 <_puts_r+0x22>
 800cacc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cace:	f000 f9b2 	bl	800ce36 <__retarget_lock_acquire_recursive>
 800cad2:	89a3      	ldrh	r3, [r4, #12]
 800cad4:	0719      	lsls	r1, r3, #28
 800cad6:	d502      	bpl.n	800cade <_puts_r+0x2e>
 800cad8:	6923      	ldr	r3, [r4, #16]
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d135      	bne.n	800cb4a <_puts_r+0x9a>
 800cade:	4621      	mov	r1, r4
 800cae0:	4628      	mov	r0, r5
 800cae2:	f000 f8c5 	bl	800cc70 <__swsetup_r>
 800cae6:	b380      	cbz	r0, 800cb4a <_puts_r+0x9a>
 800cae8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800caec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800caee:	07da      	lsls	r2, r3, #31
 800caf0:	d405      	bmi.n	800cafe <_puts_r+0x4e>
 800caf2:	89a3      	ldrh	r3, [r4, #12]
 800caf4:	059b      	lsls	r3, r3, #22
 800caf6:	d402      	bmi.n	800cafe <_puts_r+0x4e>
 800caf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cafa:	f000 f99d 	bl	800ce38 <__retarget_lock_release_recursive>
 800cafe:	4628      	mov	r0, r5
 800cb00:	bd70      	pop	{r4, r5, r6, pc}
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	da04      	bge.n	800cb10 <_puts_r+0x60>
 800cb06:	69a2      	ldr	r2, [r4, #24]
 800cb08:	429a      	cmp	r2, r3
 800cb0a:	dc17      	bgt.n	800cb3c <_puts_r+0x8c>
 800cb0c:	290a      	cmp	r1, #10
 800cb0e:	d015      	beq.n	800cb3c <_puts_r+0x8c>
 800cb10:	6823      	ldr	r3, [r4, #0]
 800cb12:	1c5a      	adds	r2, r3, #1
 800cb14:	6022      	str	r2, [r4, #0]
 800cb16:	7019      	strb	r1, [r3, #0]
 800cb18:	68a3      	ldr	r3, [r4, #8]
 800cb1a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cb1e:	3b01      	subs	r3, #1
 800cb20:	60a3      	str	r3, [r4, #8]
 800cb22:	2900      	cmp	r1, #0
 800cb24:	d1ed      	bne.n	800cb02 <_puts_r+0x52>
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	da11      	bge.n	800cb4e <_puts_r+0x9e>
 800cb2a:	4622      	mov	r2, r4
 800cb2c:	210a      	movs	r1, #10
 800cb2e:	4628      	mov	r0, r5
 800cb30:	f000 f85f 	bl	800cbf2 <__swbuf_r>
 800cb34:	3001      	adds	r0, #1
 800cb36:	d0d7      	beq.n	800cae8 <_puts_r+0x38>
 800cb38:	250a      	movs	r5, #10
 800cb3a:	e7d7      	b.n	800caec <_puts_r+0x3c>
 800cb3c:	4622      	mov	r2, r4
 800cb3e:	4628      	mov	r0, r5
 800cb40:	f000 f857 	bl	800cbf2 <__swbuf_r>
 800cb44:	3001      	adds	r0, #1
 800cb46:	d1e7      	bne.n	800cb18 <_puts_r+0x68>
 800cb48:	e7ce      	b.n	800cae8 <_puts_r+0x38>
 800cb4a:	3e01      	subs	r6, #1
 800cb4c:	e7e4      	b.n	800cb18 <_puts_r+0x68>
 800cb4e:	6823      	ldr	r3, [r4, #0]
 800cb50:	1c5a      	adds	r2, r3, #1
 800cb52:	6022      	str	r2, [r4, #0]
 800cb54:	220a      	movs	r2, #10
 800cb56:	701a      	strb	r2, [r3, #0]
 800cb58:	e7ee      	b.n	800cb38 <_puts_r+0x88>
	...

0800cb5c <puts>:
 800cb5c:	4b02      	ldr	r3, [pc, #8]	@ (800cb68 <puts+0xc>)
 800cb5e:	4601      	mov	r1, r0
 800cb60:	6818      	ldr	r0, [r3, #0]
 800cb62:	f7ff bfa5 	b.w	800cab0 <_puts_r>
 800cb66:	bf00      	nop
 800cb68:	20000024 	.word	0x20000024

0800cb6c <__sread>:
 800cb6c:	b510      	push	{r4, lr}
 800cb6e:	460c      	mov	r4, r1
 800cb70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb74:	f000 f900 	bl	800cd78 <_read_r>
 800cb78:	2800      	cmp	r0, #0
 800cb7a:	bfab      	itete	ge
 800cb7c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cb7e:	89a3      	ldrhlt	r3, [r4, #12]
 800cb80:	181b      	addge	r3, r3, r0
 800cb82:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cb86:	bfac      	ite	ge
 800cb88:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cb8a:	81a3      	strhlt	r3, [r4, #12]
 800cb8c:	bd10      	pop	{r4, pc}

0800cb8e <__swrite>:
 800cb8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb92:	461f      	mov	r7, r3
 800cb94:	898b      	ldrh	r3, [r1, #12]
 800cb96:	05db      	lsls	r3, r3, #23
 800cb98:	4605      	mov	r5, r0
 800cb9a:	460c      	mov	r4, r1
 800cb9c:	4616      	mov	r6, r2
 800cb9e:	d505      	bpl.n	800cbac <__swrite+0x1e>
 800cba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cba4:	2302      	movs	r3, #2
 800cba6:	2200      	movs	r2, #0
 800cba8:	f000 f8d4 	bl	800cd54 <_lseek_r>
 800cbac:	89a3      	ldrh	r3, [r4, #12]
 800cbae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cbb2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cbb6:	81a3      	strh	r3, [r4, #12]
 800cbb8:	4632      	mov	r2, r6
 800cbba:	463b      	mov	r3, r7
 800cbbc:	4628      	mov	r0, r5
 800cbbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cbc2:	f000 b8fb 	b.w	800cdbc <_write_r>

0800cbc6 <__sseek>:
 800cbc6:	b510      	push	{r4, lr}
 800cbc8:	460c      	mov	r4, r1
 800cbca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbce:	f000 f8c1 	bl	800cd54 <_lseek_r>
 800cbd2:	1c43      	adds	r3, r0, #1
 800cbd4:	89a3      	ldrh	r3, [r4, #12]
 800cbd6:	bf15      	itete	ne
 800cbd8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cbda:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cbde:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cbe2:	81a3      	strheq	r3, [r4, #12]
 800cbe4:	bf18      	it	ne
 800cbe6:	81a3      	strhne	r3, [r4, #12]
 800cbe8:	bd10      	pop	{r4, pc}

0800cbea <__sclose>:
 800cbea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbee:	f000 b8a1 	b.w	800cd34 <_close_r>

0800cbf2 <__swbuf_r>:
 800cbf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbf4:	460e      	mov	r6, r1
 800cbf6:	4614      	mov	r4, r2
 800cbf8:	4605      	mov	r5, r0
 800cbfa:	b118      	cbz	r0, 800cc04 <__swbuf_r+0x12>
 800cbfc:	6a03      	ldr	r3, [r0, #32]
 800cbfe:	b90b      	cbnz	r3, 800cc04 <__swbuf_r+0x12>
 800cc00:	f7ff ff0e 	bl	800ca20 <__sinit>
 800cc04:	69a3      	ldr	r3, [r4, #24]
 800cc06:	60a3      	str	r3, [r4, #8]
 800cc08:	89a3      	ldrh	r3, [r4, #12]
 800cc0a:	071a      	lsls	r2, r3, #28
 800cc0c:	d501      	bpl.n	800cc12 <__swbuf_r+0x20>
 800cc0e:	6923      	ldr	r3, [r4, #16]
 800cc10:	b943      	cbnz	r3, 800cc24 <__swbuf_r+0x32>
 800cc12:	4621      	mov	r1, r4
 800cc14:	4628      	mov	r0, r5
 800cc16:	f000 f82b 	bl	800cc70 <__swsetup_r>
 800cc1a:	b118      	cbz	r0, 800cc24 <__swbuf_r+0x32>
 800cc1c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800cc20:	4638      	mov	r0, r7
 800cc22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc24:	6823      	ldr	r3, [r4, #0]
 800cc26:	6922      	ldr	r2, [r4, #16]
 800cc28:	1a98      	subs	r0, r3, r2
 800cc2a:	6963      	ldr	r3, [r4, #20]
 800cc2c:	b2f6      	uxtb	r6, r6
 800cc2e:	4283      	cmp	r3, r0
 800cc30:	4637      	mov	r7, r6
 800cc32:	dc05      	bgt.n	800cc40 <__swbuf_r+0x4e>
 800cc34:	4621      	mov	r1, r4
 800cc36:	4628      	mov	r0, r5
 800cc38:	f001 fcf0 	bl	800e61c <_fflush_r>
 800cc3c:	2800      	cmp	r0, #0
 800cc3e:	d1ed      	bne.n	800cc1c <__swbuf_r+0x2a>
 800cc40:	68a3      	ldr	r3, [r4, #8]
 800cc42:	3b01      	subs	r3, #1
 800cc44:	60a3      	str	r3, [r4, #8]
 800cc46:	6823      	ldr	r3, [r4, #0]
 800cc48:	1c5a      	adds	r2, r3, #1
 800cc4a:	6022      	str	r2, [r4, #0]
 800cc4c:	701e      	strb	r6, [r3, #0]
 800cc4e:	6962      	ldr	r2, [r4, #20]
 800cc50:	1c43      	adds	r3, r0, #1
 800cc52:	429a      	cmp	r2, r3
 800cc54:	d004      	beq.n	800cc60 <__swbuf_r+0x6e>
 800cc56:	89a3      	ldrh	r3, [r4, #12]
 800cc58:	07db      	lsls	r3, r3, #31
 800cc5a:	d5e1      	bpl.n	800cc20 <__swbuf_r+0x2e>
 800cc5c:	2e0a      	cmp	r6, #10
 800cc5e:	d1df      	bne.n	800cc20 <__swbuf_r+0x2e>
 800cc60:	4621      	mov	r1, r4
 800cc62:	4628      	mov	r0, r5
 800cc64:	f001 fcda 	bl	800e61c <_fflush_r>
 800cc68:	2800      	cmp	r0, #0
 800cc6a:	d0d9      	beq.n	800cc20 <__swbuf_r+0x2e>
 800cc6c:	e7d6      	b.n	800cc1c <__swbuf_r+0x2a>
	...

0800cc70 <__swsetup_r>:
 800cc70:	b538      	push	{r3, r4, r5, lr}
 800cc72:	4b29      	ldr	r3, [pc, #164]	@ (800cd18 <__swsetup_r+0xa8>)
 800cc74:	4605      	mov	r5, r0
 800cc76:	6818      	ldr	r0, [r3, #0]
 800cc78:	460c      	mov	r4, r1
 800cc7a:	b118      	cbz	r0, 800cc84 <__swsetup_r+0x14>
 800cc7c:	6a03      	ldr	r3, [r0, #32]
 800cc7e:	b90b      	cbnz	r3, 800cc84 <__swsetup_r+0x14>
 800cc80:	f7ff fece 	bl	800ca20 <__sinit>
 800cc84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc88:	0719      	lsls	r1, r3, #28
 800cc8a:	d422      	bmi.n	800ccd2 <__swsetup_r+0x62>
 800cc8c:	06da      	lsls	r2, r3, #27
 800cc8e:	d407      	bmi.n	800cca0 <__swsetup_r+0x30>
 800cc90:	2209      	movs	r2, #9
 800cc92:	602a      	str	r2, [r5, #0]
 800cc94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc98:	81a3      	strh	r3, [r4, #12]
 800cc9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cc9e:	e033      	b.n	800cd08 <__swsetup_r+0x98>
 800cca0:	0758      	lsls	r0, r3, #29
 800cca2:	d512      	bpl.n	800ccca <__swsetup_r+0x5a>
 800cca4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cca6:	b141      	cbz	r1, 800ccba <__swsetup_r+0x4a>
 800cca8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ccac:	4299      	cmp	r1, r3
 800ccae:	d002      	beq.n	800ccb6 <__swsetup_r+0x46>
 800ccb0:	4628      	mov	r0, r5
 800ccb2:	f000 ff29 	bl	800db08 <_free_r>
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	6363      	str	r3, [r4, #52]	@ 0x34
 800ccba:	89a3      	ldrh	r3, [r4, #12]
 800ccbc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ccc0:	81a3      	strh	r3, [r4, #12]
 800ccc2:	2300      	movs	r3, #0
 800ccc4:	6063      	str	r3, [r4, #4]
 800ccc6:	6923      	ldr	r3, [r4, #16]
 800ccc8:	6023      	str	r3, [r4, #0]
 800ccca:	89a3      	ldrh	r3, [r4, #12]
 800cccc:	f043 0308 	orr.w	r3, r3, #8
 800ccd0:	81a3      	strh	r3, [r4, #12]
 800ccd2:	6923      	ldr	r3, [r4, #16]
 800ccd4:	b94b      	cbnz	r3, 800ccea <__swsetup_r+0x7a>
 800ccd6:	89a3      	ldrh	r3, [r4, #12]
 800ccd8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ccdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cce0:	d003      	beq.n	800ccea <__swsetup_r+0x7a>
 800cce2:	4621      	mov	r1, r4
 800cce4:	4628      	mov	r0, r5
 800cce6:	f001 fce7 	bl	800e6b8 <__smakebuf_r>
 800ccea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccee:	f013 0201 	ands.w	r2, r3, #1
 800ccf2:	d00a      	beq.n	800cd0a <__swsetup_r+0x9a>
 800ccf4:	2200      	movs	r2, #0
 800ccf6:	60a2      	str	r2, [r4, #8]
 800ccf8:	6962      	ldr	r2, [r4, #20]
 800ccfa:	4252      	negs	r2, r2
 800ccfc:	61a2      	str	r2, [r4, #24]
 800ccfe:	6922      	ldr	r2, [r4, #16]
 800cd00:	b942      	cbnz	r2, 800cd14 <__swsetup_r+0xa4>
 800cd02:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cd06:	d1c5      	bne.n	800cc94 <__swsetup_r+0x24>
 800cd08:	bd38      	pop	{r3, r4, r5, pc}
 800cd0a:	0799      	lsls	r1, r3, #30
 800cd0c:	bf58      	it	pl
 800cd0e:	6962      	ldrpl	r2, [r4, #20]
 800cd10:	60a2      	str	r2, [r4, #8]
 800cd12:	e7f4      	b.n	800ccfe <__swsetup_r+0x8e>
 800cd14:	2000      	movs	r0, #0
 800cd16:	e7f7      	b.n	800cd08 <__swsetup_r+0x98>
 800cd18:	20000024 	.word	0x20000024

0800cd1c <memset>:
 800cd1c:	4402      	add	r2, r0
 800cd1e:	4603      	mov	r3, r0
 800cd20:	4293      	cmp	r3, r2
 800cd22:	d100      	bne.n	800cd26 <memset+0xa>
 800cd24:	4770      	bx	lr
 800cd26:	f803 1b01 	strb.w	r1, [r3], #1
 800cd2a:	e7f9      	b.n	800cd20 <memset+0x4>

0800cd2c <_localeconv_r>:
 800cd2c:	4800      	ldr	r0, [pc, #0]	@ (800cd30 <_localeconv_r+0x4>)
 800cd2e:	4770      	bx	lr
 800cd30:	20000164 	.word	0x20000164

0800cd34 <_close_r>:
 800cd34:	b538      	push	{r3, r4, r5, lr}
 800cd36:	4d06      	ldr	r5, [pc, #24]	@ (800cd50 <_close_r+0x1c>)
 800cd38:	2300      	movs	r3, #0
 800cd3a:	4604      	mov	r4, r0
 800cd3c:	4608      	mov	r0, r1
 800cd3e:	602b      	str	r3, [r5, #0]
 800cd40:	f7f6 ff36 	bl	8003bb0 <_close>
 800cd44:	1c43      	adds	r3, r0, #1
 800cd46:	d102      	bne.n	800cd4e <_close_r+0x1a>
 800cd48:	682b      	ldr	r3, [r5, #0]
 800cd4a:	b103      	cbz	r3, 800cd4e <_close_r+0x1a>
 800cd4c:	6023      	str	r3, [r4, #0]
 800cd4e:	bd38      	pop	{r3, r4, r5, pc}
 800cd50:	200266f0 	.word	0x200266f0

0800cd54 <_lseek_r>:
 800cd54:	b538      	push	{r3, r4, r5, lr}
 800cd56:	4d07      	ldr	r5, [pc, #28]	@ (800cd74 <_lseek_r+0x20>)
 800cd58:	4604      	mov	r4, r0
 800cd5a:	4608      	mov	r0, r1
 800cd5c:	4611      	mov	r1, r2
 800cd5e:	2200      	movs	r2, #0
 800cd60:	602a      	str	r2, [r5, #0]
 800cd62:	461a      	mov	r2, r3
 800cd64:	f7f6 ff4b 	bl	8003bfe <_lseek>
 800cd68:	1c43      	adds	r3, r0, #1
 800cd6a:	d102      	bne.n	800cd72 <_lseek_r+0x1e>
 800cd6c:	682b      	ldr	r3, [r5, #0]
 800cd6e:	b103      	cbz	r3, 800cd72 <_lseek_r+0x1e>
 800cd70:	6023      	str	r3, [r4, #0]
 800cd72:	bd38      	pop	{r3, r4, r5, pc}
 800cd74:	200266f0 	.word	0x200266f0

0800cd78 <_read_r>:
 800cd78:	b538      	push	{r3, r4, r5, lr}
 800cd7a:	4d07      	ldr	r5, [pc, #28]	@ (800cd98 <_read_r+0x20>)
 800cd7c:	4604      	mov	r4, r0
 800cd7e:	4608      	mov	r0, r1
 800cd80:	4611      	mov	r1, r2
 800cd82:	2200      	movs	r2, #0
 800cd84:	602a      	str	r2, [r5, #0]
 800cd86:	461a      	mov	r2, r3
 800cd88:	f7f6 fef5 	bl	8003b76 <_read>
 800cd8c:	1c43      	adds	r3, r0, #1
 800cd8e:	d102      	bne.n	800cd96 <_read_r+0x1e>
 800cd90:	682b      	ldr	r3, [r5, #0]
 800cd92:	b103      	cbz	r3, 800cd96 <_read_r+0x1e>
 800cd94:	6023      	str	r3, [r4, #0]
 800cd96:	bd38      	pop	{r3, r4, r5, pc}
 800cd98:	200266f0 	.word	0x200266f0

0800cd9c <_sbrk_r>:
 800cd9c:	b538      	push	{r3, r4, r5, lr}
 800cd9e:	4d06      	ldr	r5, [pc, #24]	@ (800cdb8 <_sbrk_r+0x1c>)
 800cda0:	2300      	movs	r3, #0
 800cda2:	4604      	mov	r4, r0
 800cda4:	4608      	mov	r0, r1
 800cda6:	602b      	str	r3, [r5, #0]
 800cda8:	f7f6 ff36 	bl	8003c18 <_sbrk>
 800cdac:	1c43      	adds	r3, r0, #1
 800cdae:	d102      	bne.n	800cdb6 <_sbrk_r+0x1a>
 800cdb0:	682b      	ldr	r3, [r5, #0]
 800cdb2:	b103      	cbz	r3, 800cdb6 <_sbrk_r+0x1a>
 800cdb4:	6023      	str	r3, [r4, #0]
 800cdb6:	bd38      	pop	{r3, r4, r5, pc}
 800cdb8:	200266f0 	.word	0x200266f0

0800cdbc <_write_r>:
 800cdbc:	b538      	push	{r3, r4, r5, lr}
 800cdbe:	4d07      	ldr	r5, [pc, #28]	@ (800cddc <_write_r+0x20>)
 800cdc0:	4604      	mov	r4, r0
 800cdc2:	4608      	mov	r0, r1
 800cdc4:	4611      	mov	r1, r2
 800cdc6:	2200      	movs	r2, #0
 800cdc8:	602a      	str	r2, [r5, #0]
 800cdca:	461a      	mov	r2, r3
 800cdcc:	f7f4 fd9e 	bl	800190c <_write>
 800cdd0:	1c43      	adds	r3, r0, #1
 800cdd2:	d102      	bne.n	800cdda <_write_r+0x1e>
 800cdd4:	682b      	ldr	r3, [r5, #0]
 800cdd6:	b103      	cbz	r3, 800cdda <_write_r+0x1e>
 800cdd8:	6023      	str	r3, [r4, #0]
 800cdda:	bd38      	pop	{r3, r4, r5, pc}
 800cddc:	200266f0 	.word	0x200266f0

0800cde0 <__errno>:
 800cde0:	4b01      	ldr	r3, [pc, #4]	@ (800cde8 <__errno+0x8>)
 800cde2:	6818      	ldr	r0, [r3, #0]
 800cde4:	4770      	bx	lr
 800cde6:	bf00      	nop
 800cde8:	20000024 	.word	0x20000024

0800cdec <__libc_init_array>:
 800cdec:	b570      	push	{r4, r5, r6, lr}
 800cdee:	4d0d      	ldr	r5, [pc, #52]	@ (800ce24 <__libc_init_array+0x38>)
 800cdf0:	4c0d      	ldr	r4, [pc, #52]	@ (800ce28 <__libc_init_array+0x3c>)
 800cdf2:	1b64      	subs	r4, r4, r5
 800cdf4:	10a4      	asrs	r4, r4, #2
 800cdf6:	2600      	movs	r6, #0
 800cdf8:	42a6      	cmp	r6, r4
 800cdfa:	d109      	bne.n	800ce10 <__libc_init_array+0x24>
 800cdfc:	4d0b      	ldr	r5, [pc, #44]	@ (800ce2c <__libc_init_array+0x40>)
 800cdfe:	4c0c      	ldr	r4, [pc, #48]	@ (800ce30 <__libc_init_array+0x44>)
 800ce00:	f001 fd68 	bl	800e8d4 <_init>
 800ce04:	1b64      	subs	r4, r4, r5
 800ce06:	10a4      	asrs	r4, r4, #2
 800ce08:	2600      	movs	r6, #0
 800ce0a:	42a6      	cmp	r6, r4
 800ce0c:	d105      	bne.n	800ce1a <__libc_init_array+0x2e>
 800ce0e:	bd70      	pop	{r4, r5, r6, pc}
 800ce10:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce14:	4798      	blx	r3
 800ce16:	3601      	adds	r6, #1
 800ce18:	e7ee      	b.n	800cdf8 <__libc_init_array+0xc>
 800ce1a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce1e:	4798      	blx	r3
 800ce20:	3601      	adds	r6, #1
 800ce22:	e7f2      	b.n	800ce0a <__libc_init_array+0x1e>
 800ce24:	0800f1f4 	.word	0x0800f1f4
 800ce28:	0800f1f4 	.word	0x0800f1f4
 800ce2c:	0800f1f4 	.word	0x0800f1f4
 800ce30:	0800f1f8 	.word	0x0800f1f8

0800ce34 <__retarget_lock_init_recursive>:
 800ce34:	4770      	bx	lr

0800ce36 <__retarget_lock_acquire_recursive>:
 800ce36:	4770      	bx	lr

0800ce38 <__retarget_lock_release_recursive>:
 800ce38:	4770      	bx	lr

0800ce3a <memcpy>:
 800ce3a:	440a      	add	r2, r1
 800ce3c:	4291      	cmp	r1, r2
 800ce3e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ce42:	d100      	bne.n	800ce46 <memcpy+0xc>
 800ce44:	4770      	bx	lr
 800ce46:	b510      	push	{r4, lr}
 800ce48:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ce4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ce50:	4291      	cmp	r1, r2
 800ce52:	d1f9      	bne.n	800ce48 <memcpy+0xe>
 800ce54:	bd10      	pop	{r4, pc}

0800ce56 <quorem>:
 800ce56:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce5a:	6903      	ldr	r3, [r0, #16]
 800ce5c:	690c      	ldr	r4, [r1, #16]
 800ce5e:	42a3      	cmp	r3, r4
 800ce60:	4607      	mov	r7, r0
 800ce62:	db7e      	blt.n	800cf62 <quorem+0x10c>
 800ce64:	3c01      	subs	r4, #1
 800ce66:	f101 0814 	add.w	r8, r1, #20
 800ce6a:	00a3      	lsls	r3, r4, #2
 800ce6c:	f100 0514 	add.w	r5, r0, #20
 800ce70:	9300      	str	r3, [sp, #0]
 800ce72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ce76:	9301      	str	r3, [sp, #4]
 800ce78:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ce7c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ce80:	3301      	adds	r3, #1
 800ce82:	429a      	cmp	r2, r3
 800ce84:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ce88:	fbb2 f6f3 	udiv	r6, r2, r3
 800ce8c:	d32e      	bcc.n	800ceec <quorem+0x96>
 800ce8e:	f04f 0a00 	mov.w	sl, #0
 800ce92:	46c4      	mov	ip, r8
 800ce94:	46ae      	mov	lr, r5
 800ce96:	46d3      	mov	fp, sl
 800ce98:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ce9c:	b298      	uxth	r0, r3
 800ce9e:	fb06 a000 	mla	r0, r6, r0, sl
 800cea2:	0c02      	lsrs	r2, r0, #16
 800cea4:	0c1b      	lsrs	r3, r3, #16
 800cea6:	fb06 2303 	mla	r3, r6, r3, r2
 800ceaa:	f8de 2000 	ldr.w	r2, [lr]
 800ceae:	b280      	uxth	r0, r0
 800ceb0:	b292      	uxth	r2, r2
 800ceb2:	1a12      	subs	r2, r2, r0
 800ceb4:	445a      	add	r2, fp
 800ceb6:	f8de 0000 	ldr.w	r0, [lr]
 800ceba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cebe:	b29b      	uxth	r3, r3
 800cec0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800cec4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800cec8:	b292      	uxth	r2, r2
 800ceca:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800cece:	45e1      	cmp	r9, ip
 800ced0:	f84e 2b04 	str.w	r2, [lr], #4
 800ced4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ced8:	d2de      	bcs.n	800ce98 <quorem+0x42>
 800ceda:	9b00      	ldr	r3, [sp, #0]
 800cedc:	58eb      	ldr	r3, [r5, r3]
 800cede:	b92b      	cbnz	r3, 800ceec <quorem+0x96>
 800cee0:	9b01      	ldr	r3, [sp, #4]
 800cee2:	3b04      	subs	r3, #4
 800cee4:	429d      	cmp	r5, r3
 800cee6:	461a      	mov	r2, r3
 800cee8:	d32f      	bcc.n	800cf4a <quorem+0xf4>
 800ceea:	613c      	str	r4, [r7, #16]
 800ceec:	4638      	mov	r0, r7
 800ceee:	f001 f8c7 	bl	800e080 <__mcmp>
 800cef2:	2800      	cmp	r0, #0
 800cef4:	db25      	blt.n	800cf42 <quorem+0xec>
 800cef6:	4629      	mov	r1, r5
 800cef8:	2000      	movs	r0, #0
 800cefa:	f858 2b04 	ldr.w	r2, [r8], #4
 800cefe:	f8d1 c000 	ldr.w	ip, [r1]
 800cf02:	fa1f fe82 	uxth.w	lr, r2
 800cf06:	fa1f f38c 	uxth.w	r3, ip
 800cf0a:	eba3 030e 	sub.w	r3, r3, lr
 800cf0e:	4403      	add	r3, r0
 800cf10:	0c12      	lsrs	r2, r2, #16
 800cf12:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800cf16:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800cf1a:	b29b      	uxth	r3, r3
 800cf1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cf20:	45c1      	cmp	r9, r8
 800cf22:	f841 3b04 	str.w	r3, [r1], #4
 800cf26:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cf2a:	d2e6      	bcs.n	800cefa <quorem+0xa4>
 800cf2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cf30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cf34:	b922      	cbnz	r2, 800cf40 <quorem+0xea>
 800cf36:	3b04      	subs	r3, #4
 800cf38:	429d      	cmp	r5, r3
 800cf3a:	461a      	mov	r2, r3
 800cf3c:	d30b      	bcc.n	800cf56 <quorem+0x100>
 800cf3e:	613c      	str	r4, [r7, #16]
 800cf40:	3601      	adds	r6, #1
 800cf42:	4630      	mov	r0, r6
 800cf44:	b003      	add	sp, #12
 800cf46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf4a:	6812      	ldr	r2, [r2, #0]
 800cf4c:	3b04      	subs	r3, #4
 800cf4e:	2a00      	cmp	r2, #0
 800cf50:	d1cb      	bne.n	800ceea <quorem+0x94>
 800cf52:	3c01      	subs	r4, #1
 800cf54:	e7c6      	b.n	800cee4 <quorem+0x8e>
 800cf56:	6812      	ldr	r2, [r2, #0]
 800cf58:	3b04      	subs	r3, #4
 800cf5a:	2a00      	cmp	r2, #0
 800cf5c:	d1ef      	bne.n	800cf3e <quorem+0xe8>
 800cf5e:	3c01      	subs	r4, #1
 800cf60:	e7ea      	b.n	800cf38 <quorem+0xe2>
 800cf62:	2000      	movs	r0, #0
 800cf64:	e7ee      	b.n	800cf44 <quorem+0xee>
	...

0800cf68 <_dtoa_r>:
 800cf68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf6c:	69c7      	ldr	r7, [r0, #28]
 800cf6e:	b097      	sub	sp, #92	@ 0x5c
 800cf70:	ed8d 0b04 	vstr	d0, [sp, #16]
 800cf74:	ec55 4b10 	vmov	r4, r5, d0
 800cf78:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800cf7a:	9107      	str	r1, [sp, #28]
 800cf7c:	4681      	mov	r9, r0
 800cf7e:	920c      	str	r2, [sp, #48]	@ 0x30
 800cf80:	9311      	str	r3, [sp, #68]	@ 0x44
 800cf82:	b97f      	cbnz	r7, 800cfa4 <_dtoa_r+0x3c>
 800cf84:	2010      	movs	r0, #16
 800cf86:	f7fe ffb3 	bl	800bef0 <malloc>
 800cf8a:	4602      	mov	r2, r0
 800cf8c:	f8c9 001c 	str.w	r0, [r9, #28]
 800cf90:	b920      	cbnz	r0, 800cf9c <_dtoa_r+0x34>
 800cf92:	4ba9      	ldr	r3, [pc, #676]	@ (800d238 <_dtoa_r+0x2d0>)
 800cf94:	21ef      	movs	r1, #239	@ 0xef
 800cf96:	48a9      	ldr	r0, [pc, #676]	@ (800d23c <_dtoa_r+0x2d4>)
 800cf98:	f001 fbec 	bl	800e774 <__assert_func>
 800cf9c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800cfa0:	6007      	str	r7, [r0, #0]
 800cfa2:	60c7      	str	r7, [r0, #12]
 800cfa4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cfa8:	6819      	ldr	r1, [r3, #0]
 800cfaa:	b159      	cbz	r1, 800cfc4 <_dtoa_r+0x5c>
 800cfac:	685a      	ldr	r2, [r3, #4]
 800cfae:	604a      	str	r2, [r1, #4]
 800cfb0:	2301      	movs	r3, #1
 800cfb2:	4093      	lsls	r3, r2
 800cfb4:	608b      	str	r3, [r1, #8]
 800cfb6:	4648      	mov	r0, r9
 800cfb8:	f000 fe30 	bl	800dc1c <_Bfree>
 800cfbc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cfc0:	2200      	movs	r2, #0
 800cfc2:	601a      	str	r2, [r3, #0]
 800cfc4:	1e2b      	subs	r3, r5, #0
 800cfc6:	bfb9      	ittee	lt
 800cfc8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cfcc:	9305      	strlt	r3, [sp, #20]
 800cfce:	2300      	movge	r3, #0
 800cfd0:	6033      	strge	r3, [r6, #0]
 800cfd2:	9f05      	ldr	r7, [sp, #20]
 800cfd4:	4b9a      	ldr	r3, [pc, #616]	@ (800d240 <_dtoa_r+0x2d8>)
 800cfd6:	bfbc      	itt	lt
 800cfd8:	2201      	movlt	r2, #1
 800cfda:	6032      	strlt	r2, [r6, #0]
 800cfdc:	43bb      	bics	r3, r7
 800cfde:	d112      	bne.n	800d006 <_dtoa_r+0x9e>
 800cfe0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cfe2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cfe6:	6013      	str	r3, [r2, #0]
 800cfe8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cfec:	4323      	orrs	r3, r4
 800cfee:	f000 855a 	beq.w	800daa6 <_dtoa_r+0xb3e>
 800cff2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cff4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d254 <_dtoa_r+0x2ec>
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	f000 855c 	beq.w	800dab6 <_dtoa_r+0xb4e>
 800cffe:	f10a 0303 	add.w	r3, sl, #3
 800d002:	f000 bd56 	b.w	800dab2 <_dtoa_r+0xb4a>
 800d006:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d00a:	2200      	movs	r2, #0
 800d00c:	ec51 0b17 	vmov	r0, r1, d7
 800d010:	2300      	movs	r3, #0
 800d012:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d016:	f7f3 fd67 	bl	8000ae8 <__aeabi_dcmpeq>
 800d01a:	4680      	mov	r8, r0
 800d01c:	b158      	cbz	r0, 800d036 <_dtoa_r+0xce>
 800d01e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d020:	2301      	movs	r3, #1
 800d022:	6013      	str	r3, [r2, #0]
 800d024:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d026:	b113      	cbz	r3, 800d02e <_dtoa_r+0xc6>
 800d028:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d02a:	4b86      	ldr	r3, [pc, #536]	@ (800d244 <_dtoa_r+0x2dc>)
 800d02c:	6013      	str	r3, [r2, #0]
 800d02e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800d258 <_dtoa_r+0x2f0>
 800d032:	f000 bd40 	b.w	800dab6 <_dtoa_r+0xb4e>
 800d036:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d03a:	aa14      	add	r2, sp, #80	@ 0x50
 800d03c:	a915      	add	r1, sp, #84	@ 0x54
 800d03e:	4648      	mov	r0, r9
 800d040:	f001 f8ce 	bl	800e1e0 <__d2b>
 800d044:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d048:	9002      	str	r0, [sp, #8]
 800d04a:	2e00      	cmp	r6, #0
 800d04c:	d078      	beq.n	800d140 <_dtoa_r+0x1d8>
 800d04e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d050:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d054:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d058:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d05c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d060:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d064:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d068:	4619      	mov	r1, r3
 800d06a:	2200      	movs	r2, #0
 800d06c:	4b76      	ldr	r3, [pc, #472]	@ (800d248 <_dtoa_r+0x2e0>)
 800d06e:	f7f3 f91b 	bl	80002a8 <__aeabi_dsub>
 800d072:	a36b      	add	r3, pc, #428	@ (adr r3, 800d220 <_dtoa_r+0x2b8>)
 800d074:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d078:	f7f3 face 	bl	8000618 <__aeabi_dmul>
 800d07c:	a36a      	add	r3, pc, #424	@ (adr r3, 800d228 <_dtoa_r+0x2c0>)
 800d07e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d082:	f7f3 f913 	bl	80002ac <__adddf3>
 800d086:	4604      	mov	r4, r0
 800d088:	4630      	mov	r0, r6
 800d08a:	460d      	mov	r5, r1
 800d08c:	f7f3 fa5a 	bl	8000544 <__aeabi_i2d>
 800d090:	a367      	add	r3, pc, #412	@ (adr r3, 800d230 <_dtoa_r+0x2c8>)
 800d092:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d096:	f7f3 fabf 	bl	8000618 <__aeabi_dmul>
 800d09a:	4602      	mov	r2, r0
 800d09c:	460b      	mov	r3, r1
 800d09e:	4620      	mov	r0, r4
 800d0a0:	4629      	mov	r1, r5
 800d0a2:	f7f3 f903 	bl	80002ac <__adddf3>
 800d0a6:	4604      	mov	r4, r0
 800d0a8:	460d      	mov	r5, r1
 800d0aa:	f7f3 fd65 	bl	8000b78 <__aeabi_d2iz>
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	4607      	mov	r7, r0
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	4620      	mov	r0, r4
 800d0b6:	4629      	mov	r1, r5
 800d0b8:	f7f3 fd20 	bl	8000afc <__aeabi_dcmplt>
 800d0bc:	b140      	cbz	r0, 800d0d0 <_dtoa_r+0x168>
 800d0be:	4638      	mov	r0, r7
 800d0c0:	f7f3 fa40 	bl	8000544 <__aeabi_i2d>
 800d0c4:	4622      	mov	r2, r4
 800d0c6:	462b      	mov	r3, r5
 800d0c8:	f7f3 fd0e 	bl	8000ae8 <__aeabi_dcmpeq>
 800d0cc:	b900      	cbnz	r0, 800d0d0 <_dtoa_r+0x168>
 800d0ce:	3f01      	subs	r7, #1
 800d0d0:	2f16      	cmp	r7, #22
 800d0d2:	d852      	bhi.n	800d17a <_dtoa_r+0x212>
 800d0d4:	4b5d      	ldr	r3, [pc, #372]	@ (800d24c <_dtoa_r+0x2e4>)
 800d0d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d0da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d0e2:	f7f3 fd0b 	bl	8000afc <__aeabi_dcmplt>
 800d0e6:	2800      	cmp	r0, #0
 800d0e8:	d049      	beq.n	800d17e <_dtoa_r+0x216>
 800d0ea:	3f01      	subs	r7, #1
 800d0ec:	2300      	movs	r3, #0
 800d0ee:	9310      	str	r3, [sp, #64]	@ 0x40
 800d0f0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d0f2:	1b9b      	subs	r3, r3, r6
 800d0f4:	1e5a      	subs	r2, r3, #1
 800d0f6:	bf45      	ittet	mi
 800d0f8:	f1c3 0301 	rsbmi	r3, r3, #1
 800d0fc:	9300      	strmi	r3, [sp, #0]
 800d0fe:	2300      	movpl	r3, #0
 800d100:	2300      	movmi	r3, #0
 800d102:	9206      	str	r2, [sp, #24]
 800d104:	bf54      	ite	pl
 800d106:	9300      	strpl	r3, [sp, #0]
 800d108:	9306      	strmi	r3, [sp, #24]
 800d10a:	2f00      	cmp	r7, #0
 800d10c:	db39      	blt.n	800d182 <_dtoa_r+0x21a>
 800d10e:	9b06      	ldr	r3, [sp, #24]
 800d110:	970d      	str	r7, [sp, #52]	@ 0x34
 800d112:	443b      	add	r3, r7
 800d114:	9306      	str	r3, [sp, #24]
 800d116:	2300      	movs	r3, #0
 800d118:	9308      	str	r3, [sp, #32]
 800d11a:	9b07      	ldr	r3, [sp, #28]
 800d11c:	2b09      	cmp	r3, #9
 800d11e:	d863      	bhi.n	800d1e8 <_dtoa_r+0x280>
 800d120:	2b05      	cmp	r3, #5
 800d122:	bfc4      	itt	gt
 800d124:	3b04      	subgt	r3, #4
 800d126:	9307      	strgt	r3, [sp, #28]
 800d128:	9b07      	ldr	r3, [sp, #28]
 800d12a:	f1a3 0302 	sub.w	r3, r3, #2
 800d12e:	bfcc      	ite	gt
 800d130:	2400      	movgt	r4, #0
 800d132:	2401      	movle	r4, #1
 800d134:	2b03      	cmp	r3, #3
 800d136:	d863      	bhi.n	800d200 <_dtoa_r+0x298>
 800d138:	e8df f003 	tbb	[pc, r3]
 800d13c:	2b375452 	.word	0x2b375452
 800d140:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d144:	441e      	add	r6, r3
 800d146:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d14a:	2b20      	cmp	r3, #32
 800d14c:	bfc1      	itttt	gt
 800d14e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d152:	409f      	lslgt	r7, r3
 800d154:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d158:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d15c:	bfd6      	itet	le
 800d15e:	f1c3 0320 	rsble	r3, r3, #32
 800d162:	ea47 0003 	orrgt.w	r0, r7, r3
 800d166:	fa04 f003 	lslle.w	r0, r4, r3
 800d16a:	f7f3 f9db 	bl	8000524 <__aeabi_ui2d>
 800d16e:	2201      	movs	r2, #1
 800d170:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d174:	3e01      	subs	r6, #1
 800d176:	9212      	str	r2, [sp, #72]	@ 0x48
 800d178:	e776      	b.n	800d068 <_dtoa_r+0x100>
 800d17a:	2301      	movs	r3, #1
 800d17c:	e7b7      	b.n	800d0ee <_dtoa_r+0x186>
 800d17e:	9010      	str	r0, [sp, #64]	@ 0x40
 800d180:	e7b6      	b.n	800d0f0 <_dtoa_r+0x188>
 800d182:	9b00      	ldr	r3, [sp, #0]
 800d184:	1bdb      	subs	r3, r3, r7
 800d186:	9300      	str	r3, [sp, #0]
 800d188:	427b      	negs	r3, r7
 800d18a:	9308      	str	r3, [sp, #32]
 800d18c:	2300      	movs	r3, #0
 800d18e:	930d      	str	r3, [sp, #52]	@ 0x34
 800d190:	e7c3      	b.n	800d11a <_dtoa_r+0x1b2>
 800d192:	2301      	movs	r3, #1
 800d194:	9309      	str	r3, [sp, #36]	@ 0x24
 800d196:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d198:	eb07 0b03 	add.w	fp, r7, r3
 800d19c:	f10b 0301 	add.w	r3, fp, #1
 800d1a0:	2b01      	cmp	r3, #1
 800d1a2:	9303      	str	r3, [sp, #12]
 800d1a4:	bfb8      	it	lt
 800d1a6:	2301      	movlt	r3, #1
 800d1a8:	e006      	b.n	800d1b8 <_dtoa_r+0x250>
 800d1aa:	2301      	movs	r3, #1
 800d1ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	dd28      	ble.n	800d206 <_dtoa_r+0x29e>
 800d1b4:	469b      	mov	fp, r3
 800d1b6:	9303      	str	r3, [sp, #12]
 800d1b8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d1bc:	2100      	movs	r1, #0
 800d1be:	2204      	movs	r2, #4
 800d1c0:	f102 0514 	add.w	r5, r2, #20
 800d1c4:	429d      	cmp	r5, r3
 800d1c6:	d926      	bls.n	800d216 <_dtoa_r+0x2ae>
 800d1c8:	6041      	str	r1, [r0, #4]
 800d1ca:	4648      	mov	r0, r9
 800d1cc:	f000 fce6 	bl	800db9c <_Balloc>
 800d1d0:	4682      	mov	sl, r0
 800d1d2:	2800      	cmp	r0, #0
 800d1d4:	d142      	bne.n	800d25c <_dtoa_r+0x2f4>
 800d1d6:	4b1e      	ldr	r3, [pc, #120]	@ (800d250 <_dtoa_r+0x2e8>)
 800d1d8:	4602      	mov	r2, r0
 800d1da:	f240 11af 	movw	r1, #431	@ 0x1af
 800d1de:	e6da      	b.n	800cf96 <_dtoa_r+0x2e>
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	e7e3      	b.n	800d1ac <_dtoa_r+0x244>
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	e7d5      	b.n	800d194 <_dtoa_r+0x22c>
 800d1e8:	2401      	movs	r4, #1
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	9307      	str	r3, [sp, #28]
 800d1ee:	9409      	str	r4, [sp, #36]	@ 0x24
 800d1f0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800d1f4:	2200      	movs	r2, #0
 800d1f6:	f8cd b00c 	str.w	fp, [sp, #12]
 800d1fa:	2312      	movs	r3, #18
 800d1fc:	920c      	str	r2, [sp, #48]	@ 0x30
 800d1fe:	e7db      	b.n	800d1b8 <_dtoa_r+0x250>
 800d200:	2301      	movs	r3, #1
 800d202:	9309      	str	r3, [sp, #36]	@ 0x24
 800d204:	e7f4      	b.n	800d1f0 <_dtoa_r+0x288>
 800d206:	f04f 0b01 	mov.w	fp, #1
 800d20a:	f8cd b00c 	str.w	fp, [sp, #12]
 800d20e:	465b      	mov	r3, fp
 800d210:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d214:	e7d0      	b.n	800d1b8 <_dtoa_r+0x250>
 800d216:	3101      	adds	r1, #1
 800d218:	0052      	lsls	r2, r2, #1
 800d21a:	e7d1      	b.n	800d1c0 <_dtoa_r+0x258>
 800d21c:	f3af 8000 	nop.w
 800d220:	636f4361 	.word	0x636f4361
 800d224:	3fd287a7 	.word	0x3fd287a7
 800d228:	8b60c8b3 	.word	0x8b60c8b3
 800d22c:	3fc68a28 	.word	0x3fc68a28
 800d230:	509f79fb 	.word	0x509f79fb
 800d234:	3fd34413 	.word	0x3fd34413
 800d238:	0800eeb5 	.word	0x0800eeb5
 800d23c:	0800eecc 	.word	0x0800eecc
 800d240:	7ff00000 	.word	0x7ff00000
 800d244:	0800ee85 	.word	0x0800ee85
 800d248:	3ff80000 	.word	0x3ff80000
 800d24c:	0800f020 	.word	0x0800f020
 800d250:	0800ef24 	.word	0x0800ef24
 800d254:	0800eeb1 	.word	0x0800eeb1
 800d258:	0800ee84 	.word	0x0800ee84
 800d25c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d260:	6018      	str	r0, [r3, #0]
 800d262:	9b03      	ldr	r3, [sp, #12]
 800d264:	2b0e      	cmp	r3, #14
 800d266:	f200 80a1 	bhi.w	800d3ac <_dtoa_r+0x444>
 800d26a:	2c00      	cmp	r4, #0
 800d26c:	f000 809e 	beq.w	800d3ac <_dtoa_r+0x444>
 800d270:	2f00      	cmp	r7, #0
 800d272:	dd33      	ble.n	800d2dc <_dtoa_r+0x374>
 800d274:	4b9c      	ldr	r3, [pc, #624]	@ (800d4e8 <_dtoa_r+0x580>)
 800d276:	f007 020f 	and.w	r2, r7, #15
 800d27a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d27e:	ed93 7b00 	vldr	d7, [r3]
 800d282:	05f8      	lsls	r0, r7, #23
 800d284:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d288:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d28c:	d516      	bpl.n	800d2bc <_dtoa_r+0x354>
 800d28e:	4b97      	ldr	r3, [pc, #604]	@ (800d4ec <_dtoa_r+0x584>)
 800d290:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d294:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d298:	f7f3 fae8 	bl	800086c <__aeabi_ddiv>
 800d29c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d2a0:	f004 040f 	and.w	r4, r4, #15
 800d2a4:	2603      	movs	r6, #3
 800d2a6:	4d91      	ldr	r5, [pc, #580]	@ (800d4ec <_dtoa_r+0x584>)
 800d2a8:	b954      	cbnz	r4, 800d2c0 <_dtoa_r+0x358>
 800d2aa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d2ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d2b2:	f7f3 fadb 	bl	800086c <__aeabi_ddiv>
 800d2b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d2ba:	e028      	b.n	800d30e <_dtoa_r+0x3a6>
 800d2bc:	2602      	movs	r6, #2
 800d2be:	e7f2      	b.n	800d2a6 <_dtoa_r+0x33e>
 800d2c0:	07e1      	lsls	r1, r4, #31
 800d2c2:	d508      	bpl.n	800d2d6 <_dtoa_r+0x36e>
 800d2c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d2c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d2cc:	f7f3 f9a4 	bl	8000618 <__aeabi_dmul>
 800d2d0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d2d4:	3601      	adds	r6, #1
 800d2d6:	1064      	asrs	r4, r4, #1
 800d2d8:	3508      	adds	r5, #8
 800d2da:	e7e5      	b.n	800d2a8 <_dtoa_r+0x340>
 800d2dc:	f000 80af 	beq.w	800d43e <_dtoa_r+0x4d6>
 800d2e0:	427c      	negs	r4, r7
 800d2e2:	4b81      	ldr	r3, [pc, #516]	@ (800d4e8 <_dtoa_r+0x580>)
 800d2e4:	4d81      	ldr	r5, [pc, #516]	@ (800d4ec <_dtoa_r+0x584>)
 800d2e6:	f004 020f 	and.w	r2, r4, #15
 800d2ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d2ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d2f6:	f7f3 f98f 	bl	8000618 <__aeabi_dmul>
 800d2fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d2fe:	1124      	asrs	r4, r4, #4
 800d300:	2300      	movs	r3, #0
 800d302:	2602      	movs	r6, #2
 800d304:	2c00      	cmp	r4, #0
 800d306:	f040 808f 	bne.w	800d428 <_dtoa_r+0x4c0>
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d1d3      	bne.n	800d2b6 <_dtoa_r+0x34e>
 800d30e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d310:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d314:	2b00      	cmp	r3, #0
 800d316:	f000 8094 	beq.w	800d442 <_dtoa_r+0x4da>
 800d31a:	4b75      	ldr	r3, [pc, #468]	@ (800d4f0 <_dtoa_r+0x588>)
 800d31c:	2200      	movs	r2, #0
 800d31e:	4620      	mov	r0, r4
 800d320:	4629      	mov	r1, r5
 800d322:	f7f3 fbeb 	bl	8000afc <__aeabi_dcmplt>
 800d326:	2800      	cmp	r0, #0
 800d328:	f000 808b 	beq.w	800d442 <_dtoa_r+0x4da>
 800d32c:	9b03      	ldr	r3, [sp, #12]
 800d32e:	2b00      	cmp	r3, #0
 800d330:	f000 8087 	beq.w	800d442 <_dtoa_r+0x4da>
 800d334:	f1bb 0f00 	cmp.w	fp, #0
 800d338:	dd34      	ble.n	800d3a4 <_dtoa_r+0x43c>
 800d33a:	4620      	mov	r0, r4
 800d33c:	4b6d      	ldr	r3, [pc, #436]	@ (800d4f4 <_dtoa_r+0x58c>)
 800d33e:	2200      	movs	r2, #0
 800d340:	4629      	mov	r1, r5
 800d342:	f7f3 f969 	bl	8000618 <__aeabi_dmul>
 800d346:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d34a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d34e:	3601      	adds	r6, #1
 800d350:	465c      	mov	r4, fp
 800d352:	4630      	mov	r0, r6
 800d354:	f7f3 f8f6 	bl	8000544 <__aeabi_i2d>
 800d358:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d35c:	f7f3 f95c 	bl	8000618 <__aeabi_dmul>
 800d360:	4b65      	ldr	r3, [pc, #404]	@ (800d4f8 <_dtoa_r+0x590>)
 800d362:	2200      	movs	r2, #0
 800d364:	f7f2 ffa2 	bl	80002ac <__adddf3>
 800d368:	4605      	mov	r5, r0
 800d36a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d36e:	2c00      	cmp	r4, #0
 800d370:	d16a      	bne.n	800d448 <_dtoa_r+0x4e0>
 800d372:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d376:	4b61      	ldr	r3, [pc, #388]	@ (800d4fc <_dtoa_r+0x594>)
 800d378:	2200      	movs	r2, #0
 800d37a:	f7f2 ff95 	bl	80002a8 <__aeabi_dsub>
 800d37e:	4602      	mov	r2, r0
 800d380:	460b      	mov	r3, r1
 800d382:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d386:	462a      	mov	r2, r5
 800d388:	4633      	mov	r3, r6
 800d38a:	f7f3 fbd5 	bl	8000b38 <__aeabi_dcmpgt>
 800d38e:	2800      	cmp	r0, #0
 800d390:	f040 8298 	bne.w	800d8c4 <_dtoa_r+0x95c>
 800d394:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d398:	462a      	mov	r2, r5
 800d39a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d39e:	f7f3 fbad 	bl	8000afc <__aeabi_dcmplt>
 800d3a2:	bb38      	cbnz	r0, 800d3f4 <_dtoa_r+0x48c>
 800d3a4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d3a8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d3ac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	f2c0 8157 	blt.w	800d662 <_dtoa_r+0x6fa>
 800d3b4:	2f0e      	cmp	r7, #14
 800d3b6:	f300 8154 	bgt.w	800d662 <_dtoa_r+0x6fa>
 800d3ba:	4b4b      	ldr	r3, [pc, #300]	@ (800d4e8 <_dtoa_r+0x580>)
 800d3bc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d3c0:	ed93 7b00 	vldr	d7, [r3]
 800d3c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	ed8d 7b00 	vstr	d7, [sp]
 800d3cc:	f280 80e5 	bge.w	800d59a <_dtoa_r+0x632>
 800d3d0:	9b03      	ldr	r3, [sp, #12]
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	f300 80e1 	bgt.w	800d59a <_dtoa_r+0x632>
 800d3d8:	d10c      	bne.n	800d3f4 <_dtoa_r+0x48c>
 800d3da:	4b48      	ldr	r3, [pc, #288]	@ (800d4fc <_dtoa_r+0x594>)
 800d3dc:	2200      	movs	r2, #0
 800d3de:	ec51 0b17 	vmov	r0, r1, d7
 800d3e2:	f7f3 f919 	bl	8000618 <__aeabi_dmul>
 800d3e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d3ea:	f7f3 fb9b 	bl	8000b24 <__aeabi_dcmpge>
 800d3ee:	2800      	cmp	r0, #0
 800d3f0:	f000 8266 	beq.w	800d8c0 <_dtoa_r+0x958>
 800d3f4:	2400      	movs	r4, #0
 800d3f6:	4625      	mov	r5, r4
 800d3f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d3fa:	4656      	mov	r6, sl
 800d3fc:	ea6f 0803 	mvn.w	r8, r3
 800d400:	2700      	movs	r7, #0
 800d402:	4621      	mov	r1, r4
 800d404:	4648      	mov	r0, r9
 800d406:	f000 fc09 	bl	800dc1c <_Bfree>
 800d40a:	2d00      	cmp	r5, #0
 800d40c:	f000 80bd 	beq.w	800d58a <_dtoa_r+0x622>
 800d410:	b12f      	cbz	r7, 800d41e <_dtoa_r+0x4b6>
 800d412:	42af      	cmp	r7, r5
 800d414:	d003      	beq.n	800d41e <_dtoa_r+0x4b6>
 800d416:	4639      	mov	r1, r7
 800d418:	4648      	mov	r0, r9
 800d41a:	f000 fbff 	bl	800dc1c <_Bfree>
 800d41e:	4629      	mov	r1, r5
 800d420:	4648      	mov	r0, r9
 800d422:	f000 fbfb 	bl	800dc1c <_Bfree>
 800d426:	e0b0      	b.n	800d58a <_dtoa_r+0x622>
 800d428:	07e2      	lsls	r2, r4, #31
 800d42a:	d505      	bpl.n	800d438 <_dtoa_r+0x4d0>
 800d42c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d430:	f7f3 f8f2 	bl	8000618 <__aeabi_dmul>
 800d434:	3601      	adds	r6, #1
 800d436:	2301      	movs	r3, #1
 800d438:	1064      	asrs	r4, r4, #1
 800d43a:	3508      	adds	r5, #8
 800d43c:	e762      	b.n	800d304 <_dtoa_r+0x39c>
 800d43e:	2602      	movs	r6, #2
 800d440:	e765      	b.n	800d30e <_dtoa_r+0x3a6>
 800d442:	9c03      	ldr	r4, [sp, #12]
 800d444:	46b8      	mov	r8, r7
 800d446:	e784      	b.n	800d352 <_dtoa_r+0x3ea>
 800d448:	4b27      	ldr	r3, [pc, #156]	@ (800d4e8 <_dtoa_r+0x580>)
 800d44a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d44c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d450:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d454:	4454      	add	r4, sl
 800d456:	2900      	cmp	r1, #0
 800d458:	d054      	beq.n	800d504 <_dtoa_r+0x59c>
 800d45a:	4929      	ldr	r1, [pc, #164]	@ (800d500 <_dtoa_r+0x598>)
 800d45c:	2000      	movs	r0, #0
 800d45e:	f7f3 fa05 	bl	800086c <__aeabi_ddiv>
 800d462:	4633      	mov	r3, r6
 800d464:	462a      	mov	r2, r5
 800d466:	f7f2 ff1f 	bl	80002a8 <__aeabi_dsub>
 800d46a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d46e:	4656      	mov	r6, sl
 800d470:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d474:	f7f3 fb80 	bl	8000b78 <__aeabi_d2iz>
 800d478:	4605      	mov	r5, r0
 800d47a:	f7f3 f863 	bl	8000544 <__aeabi_i2d>
 800d47e:	4602      	mov	r2, r0
 800d480:	460b      	mov	r3, r1
 800d482:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d486:	f7f2 ff0f 	bl	80002a8 <__aeabi_dsub>
 800d48a:	3530      	adds	r5, #48	@ 0x30
 800d48c:	4602      	mov	r2, r0
 800d48e:	460b      	mov	r3, r1
 800d490:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d494:	f806 5b01 	strb.w	r5, [r6], #1
 800d498:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d49c:	f7f3 fb2e 	bl	8000afc <__aeabi_dcmplt>
 800d4a0:	2800      	cmp	r0, #0
 800d4a2:	d172      	bne.n	800d58a <_dtoa_r+0x622>
 800d4a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4a8:	4911      	ldr	r1, [pc, #68]	@ (800d4f0 <_dtoa_r+0x588>)
 800d4aa:	2000      	movs	r0, #0
 800d4ac:	f7f2 fefc 	bl	80002a8 <__aeabi_dsub>
 800d4b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d4b4:	f7f3 fb22 	bl	8000afc <__aeabi_dcmplt>
 800d4b8:	2800      	cmp	r0, #0
 800d4ba:	f040 80b4 	bne.w	800d626 <_dtoa_r+0x6be>
 800d4be:	42a6      	cmp	r6, r4
 800d4c0:	f43f af70 	beq.w	800d3a4 <_dtoa_r+0x43c>
 800d4c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d4c8:	4b0a      	ldr	r3, [pc, #40]	@ (800d4f4 <_dtoa_r+0x58c>)
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	f7f3 f8a4 	bl	8000618 <__aeabi_dmul>
 800d4d0:	4b08      	ldr	r3, [pc, #32]	@ (800d4f4 <_dtoa_r+0x58c>)
 800d4d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d4dc:	f7f3 f89c 	bl	8000618 <__aeabi_dmul>
 800d4e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d4e4:	e7c4      	b.n	800d470 <_dtoa_r+0x508>
 800d4e6:	bf00      	nop
 800d4e8:	0800f020 	.word	0x0800f020
 800d4ec:	0800eff8 	.word	0x0800eff8
 800d4f0:	3ff00000 	.word	0x3ff00000
 800d4f4:	40240000 	.word	0x40240000
 800d4f8:	401c0000 	.word	0x401c0000
 800d4fc:	40140000 	.word	0x40140000
 800d500:	3fe00000 	.word	0x3fe00000
 800d504:	4631      	mov	r1, r6
 800d506:	4628      	mov	r0, r5
 800d508:	f7f3 f886 	bl	8000618 <__aeabi_dmul>
 800d50c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d510:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d512:	4656      	mov	r6, sl
 800d514:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d518:	f7f3 fb2e 	bl	8000b78 <__aeabi_d2iz>
 800d51c:	4605      	mov	r5, r0
 800d51e:	f7f3 f811 	bl	8000544 <__aeabi_i2d>
 800d522:	4602      	mov	r2, r0
 800d524:	460b      	mov	r3, r1
 800d526:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d52a:	f7f2 febd 	bl	80002a8 <__aeabi_dsub>
 800d52e:	3530      	adds	r5, #48	@ 0x30
 800d530:	f806 5b01 	strb.w	r5, [r6], #1
 800d534:	4602      	mov	r2, r0
 800d536:	460b      	mov	r3, r1
 800d538:	42a6      	cmp	r6, r4
 800d53a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d53e:	f04f 0200 	mov.w	r2, #0
 800d542:	d124      	bne.n	800d58e <_dtoa_r+0x626>
 800d544:	4baf      	ldr	r3, [pc, #700]	@ (800d804 <_dtoa_r+0x89c>)
 800d546:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d54a:	f7f2 feaf 	bl	80002ac <__adddf3>
 800d54e:	4602      	mov	r2, r0
 800d550:	460b      	mov	r3, r1
 800d552:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d556:	f7f3 faef 	bl	8000b38 <__aeabi_dcmpgt>
 800d55a:	2800      	cmp	r0, #0
 800d55c:	d163      	bne.n	800d626 <_dtoa_r+0x6be>
 800d55e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d562:	49a8      	ldr	r1, [pc, #672]	@ (800d804 <_dtoa_r+0x89c>)
 800d564:	2000      	movs	r0, #0
 800d566:	f7f2 fe9f 	bl	80002a8 <__aeabi_dsub>
 800d56a:	4602      	mov	r2, r0
 800d56c:	460b      	mov	r3, r1
 800d56e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d572:	f7f3 fac3 	bl	8000afc <__aeabi_dcmplt>
 800d576:	2800      	cmp	r0, #0
 800d578:	f43f af14 	beq.w	800d3a4 <_dtoa_r+0x43c>
 800d57c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d57e:	1e73      	subs	r3, r6, #1
 800d580:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d582:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d586:	2b30      	cmp	r3, #48	@ 0x30
 800d588:	d0f8      	beq.n	800d57c <_dtoa_r+0x614>
 800d58a:	4647      	mov	r7, r8
 800d58c:	e03b      	b.n	800d606 <_dtoa_r+0x69e>
 800d58e:	4b9e      	ldr	r3, [pc, #632]	@ (800d808 <_dtoa_r+0x8a0>)
 800d590:	f7f3 f842 	bl	8000618 <__aeabi_dmul>
 800d594:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d598:	e7bc      	b.n	800d514 <_dtoa_r+0x5ac>
 800d59a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d59e:	4656      	mov	r6, sl
 800d5a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d5a4:	4620      	mov	r0, r4
 800d5a6:	4629      	mov	r1, r5
 800d5a8:	f7f3 f960 	bl	800086c <__aeabi_ddiv>
 800d5ac:	f7f3 fae4 	bl	8000b78 <__aeabi_d2iz>
 800d5b0:	4680      	mov	r8, r0
 800d5b2:	f7f2 ffc7 	bl	8000544 <__aeabi_i2d>
 800d5b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d5ba:	f7f3 f82d 	bl	8000618 <__aeabi_dmul>
 800d5be:	4602      	mov	r2, r0
 800d5c0:	460b      	mov	r3, r1
 800d5c2:	4620      	mov	r0, r4
 800d5c4:	4629      	mov	r1, r5
 800d5c6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d5ca:	f7f2 fe6d 	bl	80002a8 <__aeabi_dsub>
 800d5ce:	f806 4b01 	strb.w	r4, [r6], #1
 800d5d2:	9d03      	ldr	r5, [sp, #12]
 800d5d4:	eba6 040a 	sub.w	r4, r6, sl
 800d5d8:	42a5      	cmp	r5, r4
 800d5da:	4602      	mov	r2, r0
 800d5dc:	460b      	mov	r3, r1
 800d5de:	d133      	bne.n	800d648 <_dtoa_r+0x6e0>
 800d5e0:	f7f2 fe64 	bl	80002ac <__adddf3>
 800d5e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d5e8:	4604      	mov	r4, r0
 800d5ea:	460d      	mov	r5, r1
 800d5ec:	f7f3 faa4 	bl	8000b38 <__aeabi_dcmpgt>
 800d5f0:	b9c0      	cbnz	r0, 800d624 <_dtoa_r+0x6bc>
 800d5f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d5f6:	4620      	mov	r0, r4
 800d5f8:	4629      	mov	r1, r5
 800d5fa:	f7f3 fa75 	bl	8000ae8 <__aeabi_dcmpeq>
 800d5fe:	b110      	cbz	r0, 800d606 <_dtoa_r+0x69e>
 800d600:	f018 0f01 	tst.w	r8, #1
 800d604:	d10e      	bne.n	800d624 <_dtoa_r+0x6bc>
 800d606:	9902      	ldr	r1, [sp, #8]
 800d608:	4648      	mov	r0, r9
 800d60a:	f000 fb07 	bl	800dc1c <_Bfree>
 800d60e:	2300      	movs	r3, #0
 800d610:	7033      	strb	r3, [r6, #0]
 800d612:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d614:	3701      	adds	r7, #1
 800d616:	601f      	str	r7, [r3, #0]
 800d618:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	f000 824b 	beq.w	800dab6 <_dtoa_r+0xb4e>
 800d620:	601e      	str	r6, [r3, #0]
 800d622:	e248      	b.n	800dab6 <_dtoa_r+0xb4e>
 800d624:	46b8      	mov	r8, r7
 800d626:	4633      	mov	r3, r6
 800d628:	461e      	mov	r6, r3
 800d62a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d62e:	2a39      	cmp	r2, #57	@ 0x39
 800d630:	d106      	bne.n	800d640 <_dtoa_r+0x6d8>
 800d632:	459a      	cmp	sl, r3
 800d634:	d1f8      	bne.n	800d628 <_dtoa_r+0x6c0>
 800d636:	2230      	movs	r2, #48	@ 0x30
 800d638:	f108 0801 	add.w	r8, r8, #1
 800d63c:	f88a 2000 	strb.w	r2, [sl]
 800d640:	781a      	ldrb	r2, [r3, #0]
 800d642:	3201      	adds	r2, #1
 800d644:	701a      	strb	r2, [r3, #0]
 800d646:	e7a0      	b.n	800d58a <_dtoa_r+0x622>
 800d648:	4b6f      	ldr	r3, [pc, #444]	@ (800d808 <_dtoa_r+0x8a0>)
 800d64a:	2200      	movs	r2, #0
 800d64c:	f7f2 ffe4 	bl	8000618 <__aeabi_dmul>
 800d650:	2200      	movs	r2, #0
 800d652:	2300      	movs	r3, #0
 800d654:	4604      	mov	r4, r0
 800d656:	460d      	mov	r5, r1
 800d658:	f7f3 fa46 	bl	8000ae8 <__aeabi_dcmpeq>
 800d65c:	2800      	cmp	r0, #0
 800d65e:	d09f      	beq.n	800d5a0 <_dtoa_r+0x638>
 800d660:	e7d1      	b.n	800d606 <_dtoa_r+0x69e>
 800d662:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d664:	2a00      	cmp	r2, #0
 800d666:	f000 80ea 	beq.w	800d83e <_dtoa_r+0x8d6>
 800d66a:	9a07      	ldr	r2, [sp, #28]
 800d66c:	2a01      	cmp	r2, #1
 800d66e:	f300 80cd 	bgt.w	800d80c <_dtoa_r+0x8a4>
 800d672:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d674:	2a00      	cmp	r2, #0
 800d676:	f000 80c1 	beq.w	800d7fc <_dtoa_r+0x894>
 800d67a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d67e:	9c08      	ldr	r4, [sp, #32]
 800d680:	9e00      	ldr	r6, [sp, #0]
 800d682:	9a00      	ldr	r2, [sp, #0]
 800d684:	441a      	add	r2, r3
 800d686:	9200      	str	r2, [sp, #0]
 800d688:	9a06      	ldr	r2, [sp, #24]
 800d68a:	2101      	movs	r1, #1
 800d68c:	441a      	add	r2, r3
 800d68e:	4648      	mov	r0, r9
 800d690:	9206      	str	r2, [sp, #24]
 800d692:	f000 fb77 	bl	800dd84 <__i2b>
 800d696:	4605      	mov	r5, r0
 800d698:	b166      	cbz	r6, 800d6b4 <_dtoa_r+0x74c>
 800d69a:	9b06      	ldr	r3, [sp, #24]
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	dd09      	ble.n	800d6b4 <_dtoa_r+0x74c>
 800d6a0:	42b3      	cmp	r3, r6
 800d6a2:	9a00      	ldr	r2, [sp, #0]
 800d6a4:	bfa8      	it	ge
 800d6a6:	4633      	movge	r3, r6
 800d6a8:	1ad2      	subs	r2, r2, r3
 800d6aa:	9200      	str	r2, [sp, #0]
 800d6ac:	9a06      	ldr	r2, [sp, #24]
 800d6ae:	1af6      	subs	r6, r6, r3
 800d6b0:	1ad3      	subs	r3, r2, r3
 800d6b2:	9306      	str	r3, [sp, #24]
 800d6b4:	9b08      	ldr	r3, [sp, #32]
 800d6b6:	b30b      	cbz	r3, 800d6fc <_dtoa_r+0x794>
 800d6b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	f000 80c6 	beq.w	800d84c <_dtoa_r+0x8e4>
 800d6c0:	2c00      	cmp	r4, #0
 800d6c2:	f000 80c0 	beq.w	800d846 <_dtoa_r+0x8de>
 800d6c6:	4629      	mov	r1, r5
 800d6c8:	4622      	mov	r2, r4
 800d6ca:	4648      	mov	r0, r9
 800d6cc:	f000 fc12 	bl	800def4 <__pow5mult>
 800d6d0:	9a02      	ldr	r2, [sp, #8]
 800d6d2:	4601      	mov	r1, r0
 800d6d4:	4605      	mov	r5, r0
 800d6d6:	4648      	mov	r0, r9
 800d6d8:	f000 fb6a 	bl	800ddb0 <__multiply>
 800d6dc:	9902      	ldr	r1, [sp, #8]
 800d6de:	4680      	mov	r8, r0
 800d6e0:	4648      	mov	r0, r9
 800d6e2:	f000 fa9b 	bl	800dc1c <_Bfree>
 800d6e6:	9b08      	ldr	r3, [sp, #32]
 800d6e8:	1b1b      	subs	r3, r3, r4
 800d6ea:	9308      	str	r3, [sp, #32]
 800d6ec:	f000 80b1 	beq.w	800d852 <_dtoa_r+0x8ea>
 800d6f0:	9a08      	ldr	r2, [sp, #32]
 800d6f2:	4641      	mov	r1, r8
 800d6f4:	4648      	mov	r0, r9
 800d6f6:	f000 fbfd 	bl	800def4 <__pow5mult>
 800d6fa:	9002      	str	r0, [sp, #8]
 800d6fc:	2101      	movs	r1, #1
 800d6fe:	4648      	mov	r0, r9
 800d700:	f000 fb40 	bl	800dd84 <__i2b>
 800d704:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d706:	4604      	mov	r4, r0
 800d708:	2b00      	cmp	r3, #0
 800d70a:	f000 81d8 	beq.w	800dabe <_dtoa_r+0xb56>
 800d70e:	461a      	mov	r2, r3
 800d710:	4601      	mov	r1, r0
 800d712:	4648      	mov	r0, r9
 800d714:	f000 fbee 	bl	800def4 <__pow5mult>
 800d718:	9b07      	ldr	r3, [sp, #28]
 800d71a:	2b01      	cmp	r3, #1
 800d71c:	4604      	mov	r4, r0
 800d71e:	f300 809f 	bgt.w	800d860 <_dtoa_r+0x8f8>
 800d722:	9b04      	ldr	r3, [sp, #16]
 800d724:	2b00      	cmp	r3, #0
 800d726:	f040 8097 	bne.w	800d858 <_dtoa_r+0x8f0>
 800d72a:	9b05      	ldr	r3, [sp, #20]
 800d72c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d730:	2b00      	cmp	r3, #0
 800d732:	f040 8093 	bne.w	800d85c <_dtoa_r+0x8f4>
 800d736:	9b05      	ldr	r3, [sp, #20]
 800d738:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d73c:	0d1b      	lsrs	r3, r3, #20
 800d73e:	051b      	lsls	r3, r3, #20
 800d740:	b133      	cbz	r3, 800d750 <_dtoa_r+0x7e8>
 800d742:	9b00      	ldr	r3, [sp, #0]
 800d744:	3301      	adds	r3, #1
 800d746:	9300      	str	r3, [sp, #0]
 800d748:	9b06      	ldr	r3, [sp, #24]
 800d74a:	3301      	adds	r3, #1
 800d74c:	9306      	str	r3, [sp, #24]
 800d74e:	2301      	movs	r3, #1
 800d750:	9308      	str	r3, [sp, #32]
 800d752:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d754:	2b00      	cmp	r3, #0
 800d756:	f000 81b8 	beq.w	800daca <_dtoa_r+0xb62>
 800d75a:	6923      	ldr	r3, [r4, #16]
 800d75c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d760:	6918      	ldr	r0, [r3, #16]
 800d762:	f000 fac3 	bl	800dcec <__hi0bits>
 800d766:	f1c0 0020 	rsb	r0, r0, #32
 800d76a:	9b06      	ldr	r3, [sp, #24]
 800d76c:	4418      	add	r0, r3
 800d76e:	f010 001f 	ands.w	r0, r0, #31
 800d772:	f000 8082 	beq.w	800d87a <_dtoa_r+0x912>
 800d776:	f1c0 0320 	rsb	r3, r0, #32
 800d77a:	2b04      	cmp	r3, #4
 800d77c:	dd73      	ble.n	800d866 <_dtoa_r+0x8fe>
 800d77e:	9b00      	ldr	r3, [sp, #0]
 800d780:	f1c0 001c 	rsb	r0, r0, #28
 800d784:	4403      	add	r3, r0
 800d786:	9300      	str	r3, [sp, #0]
 800d788:	9b06      	ldr	r3, [sp, #24]
 800d78a:	4403      	add	r3, r0
 800d78c:	4406      	add	r6, r0
 800d78e:	9306      	str	r3, [sp, #24]
 800d790:	9b00      	ldr	r3, [sp, #0]
 800d792:	2b00      	cmp	r3, #0
 800d794:	dd05      	ble.n	800d7a2 <_dtoa_r+0x83a>
 800d796:	9902      	ldr	r1, [sp, #8]
 800d798:	461a      	mov	r2, r3
 800d79a:	4648      	mov	r0, r9
 800d79c:	f000 fc04 	bl	800dfa8 <__lshift>
 800d7a0:	9002      	str	r0, [sp, #8]
 800d7a2:	9b06      	ldr	r3, [sp, #24]
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	dd05      	ble.n	800d7b4 <_dtoa_r+0x84c>
 800d7a8:	4621      	mov	r1, r4
 800d7aa:	461a      	mov	r2, r3
 800d7ac:	4648      	mov	r0, r9
 800d7ae:	f000 fbfb 	bl	800dfa8 <__lshift>
 800d7b2:	4604      	mov	r4, r0
 800d7b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d061      	beq.n	800d87e <_dtoa_r+0x916>
 800d7ba:	9802      	ldr	r0, [sp, #8]
 800d7bc:	4621      	mov	r1, r4
 800d7be:	f000 fc5f 	bl	800e080 <__mcmp>
 800d7c2:	2800      	cmp	r0, #0
 800d7c4:	da5b      	bge.n	800d87e <_dtoa_r+0x916>
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	9902      	ldr	r1, [sp, #8]
 800d7ca:	220a      	movs	r2, #10
 800d7cc:	4648      	mov	r0, r9
 800d7ce:	f000 fa47 	bl	800dc60 <__multadd>
 800d7d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7d4:	9002      	str	r0, [sp, #8]
 800d7d6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	f000 8177 	beq.w	800dace <_dtoa_r+0xb66>
 800d7e0:	4629      	mov	r1, r5
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	220a      	movs	r2, #10
 800d7e6:	4648      	mov	r0, r9
 800d7e8:	f000 fa3a 	bl	800dc60 <__multadd>
 800d7ec:	f1bb 0f00 	cmp.w	fp, #0
 800d7f0:	4605      	mov	r5, r0
 800d7f2:	dc6f      	bgt.n	800d8d4 <_dtoa_r+0x96c>
 800d7f4:	9b07      	ldr	r3, [sp, #28]
 800d7f6:	2b02      	cmp	r3, #2
 800d7f8:	dc49      	bgt.n	800d88e <_dtoa_r+0x926>
 800d7fa:	e06b      	b.n	800d8d4 <_dtoa_r+0x96c>
 800d7fc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d7fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d802:	e73c      	b.n	800d67e <_dtoa_r+0x716>
 800d804:	3fe00000 	.word	0x3fe00000
 800d808:	40240000 	.word	0x40240000
 800d80c:	9b03      	ldr	r3, [sp, #12]
 800d80e:	1e5c      	subs	r4, r3, #1
 800d810:	9b08      	ldr	r3, [sp, #32]
 800d812:	42a3      	cmp	r3, r4
 800d814:	db09      	blt.n	800d82a <_dtoa_r+0x8c2>
 800d816:	1b1c      	subs	r4, r3, r4
 800d818:	9b03      	ldr	r3, [sp, #12]
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	f6bf af30 	bge.w	800d680 <_dtoa_r+0x718>
 800d820:	9b00      	ldr	r3, [sp, #0]
 800d822:	9a03      	ldr	r2, [sp, #12]
 800d824:	1a9e      	subs	r6, r3, r2
 800d826:	2300      	movs	r3, #0
 800d828:	e72b      	b.n	800d682 <_dtoa_r+0x71a>
 800d82a:	9b08      	ldr	r3, [sp, #32]
 800d82c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d82e:	9408      	str	r4, [sp, #32]
 800d830:	1ae3      	subs	r3, r4, r3
 800d832:	441a      	add	r2, r3
 800d834:	9e00      	ldr	r6, [sp, #0]
 800d836:	9b03      	ldr	r3, [sp, #12]
 800d838:	920d      	str	r2, [sp, #52]	@ 0x34
 800d83a:	2400      	movs	r4, #0
 800d83c:	e721      	b.n	800d682 <_dtoa_r+0x71a>
 800d83e:	9c08      	ldr	r4, [sp, #32]
 800d840:	9e00      	ldr	r6, [sp, #0]
 800d842:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d844:	e728      	b.n	800d698 <_dtoa_r+0x730>
 800d846:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d84a:	e751      	b.n	800d6f0 <_dtoa_r+0x788>
 800d84c:	9a08      	ldr	r2, [sp, #32]
 800d84e:	9902      	ldr	r1, [sp, #8]
 800d850:	e750      	b.n	800d6f4 <_dtoa_r+0x78c>
 800d852:	f8cd 8008 	str.w	r8, [sp, #8]
 800d856:	e751      	b.n	800d6fc <_dtoa_r+0x794>
 800d858:	2300      	movs	r3, #0
 800d85a:	e779      	b.n	800d750 <_dtoa_r+0x7e8>
 800d85c:	9b04      	ldr	r3, [sp, #16]
 800d85e:	e777      	b.n	800d750 <_dtoa_r+0x7e8>
 800d860:	2300      	movs	r3, #0
 800d862:	9308      	str	r3, [sp, #32]
 800d864:	e779      	b.n	800d75a <_dtoa_r+0x7f2>
 800d866:	d093      	beq.n	800d790 <_dtoa_r+0x828>
 800d868:	9a00      	ldr	r2, [sp, #0]
 800d86a:	331c      	adds	r3, #28
 800d86c:	441a      	add	r2, r3
 800d86e:	9200      	str	r2, [sp, #0]
 800d870:	9a06      	ldr	r2, [sp, #24]
 800d872:	441a      	add	r2, r3
 800d874:	441e      	add	r6, r3
 800d876:	9206      	str	r2, [sp, #24]
 800d878:	e78a      	b.n	800d790 <_dtoa_r+0x828>
 800d87a:	4603      	mov	r3, r0
 800d87c:	e7f4      	b.n	800d868 <_dtoa_r+0x900>
 800d87e:	9b03      	ldr	r3, [sp, #12]
 800d880:	2b00      	cmp	r3, #0
 800d882:	46b8      	mov	r8, r7
 800d884:	dc20      	bgt.n	800d8c8 <_dtoa_r+0x960>
 800d886:	469b      	mov	fp, r3
 800d888:	9b07      	ldr	r3, [sp, #28]
 800d88a:	2b02      	cmp	r3, #2
 800d88c:	dd1e      	ble.n	800d8cc <_dtoa_r+0x964>
 800d88e:	f1bb 0f00 	cmp.w	fp, #0
 800d892:	f47f adb1 	bne.w	800d3f8 <_dtoa_r+0x490>
 800d896:	4621      	mov	r1, r4
 800d898:	465b      	mov	r3, fp
 800d89a:	2205      	movs	r2, #5
 800d89c:	4648      	mov	r0, r9
 800d89e:	f000 f9df 	bl	800dc60 <__multadd>
 800d8a2:	4601      	mov	r1, r0
 800d8a4:	4604      	mov	r4, r0
 800d8a6:	9802      	ldr	r0, [sp, #8]
 800d8a8:	f000 fbea 	bl	800e080 <__mcmp>
 800d8ac:	2800      	cmp	r0, #0
 800d8ae:	f77f ada3 	ble.w	800d3f8 <_dtoa_r+0x490>
 800d8b2:	4656      	mov	r6, sl
 800d8b4:	2331      	movs	r3, #49	@ 0x31
 800d8b6:	f806 3b01 	strb.w	r3, [r6], #1
 800d8ba:	f108 0801 	add.w	r8, r8, #1
 800d8be:	e59f      	b.n	800d400 <_dtoa_r+0x498>
 800d8c0:	9c03      	ldr	r4, [sp, #12]
 800d8c2:	46b8      	mov	r8, r7
 800d8c4:	4625      	mov	r5, r4
 800d8c6:	e7f4      	b.n	800d8b2 <_dtoa_r+0x94a>
 800d8c8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d8cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	f000 8101 	beq.w	800dad6 <_dtoa_r+0xb6e>
 800d8d4:	2e00      	cmp	r6, #0
 800d8d6:	dd05      	ble.n	800d8e4 <_dtoa_r+0x97c>
 800d8d8:	4629      	mov	r1, r5
 800d8da:	4632      	mov	r2, r6
 800d8dc:	4648      	mov	r0, r9
 800d8de:	f000 fb63 	bl	800dfa8 <__lshift>
 800d8e2:	4605      	mov	r5, r0
 800d8e4:	9b08      	ldr	r3, [sp, #32]
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d05c      	beq.n	800d9a4 <_dtoa_r+0xa3c>
 800d8ea:	6869      	ldr	r1, [r5, #4]
 800d8ec:	4648      	mov	r0, r9
 800d8ee:	f000 f955 	bl	800db9c <_Balloc>
 800d8f2:	4606      	mov	r6, r0
 800d8f4:	b928      	cbnz	r0, 800d902 <_dtoa_r+0x99a>
 800d8f6:	4b82      	ldr	r3, [pc, #520]	@ (800db00 <_dtoa_r+0xb98>)
 800d8f8:	4602      	mov	r2, r0
 800d8fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d8fe:	f7ff bb4a 	b.w	800cf96 <_dtoa_r+0x2e>
 800d902:	692a      	ldr	r2, [r5, #16]
 800d904:	3202      	adds	r2, #2
 800d906:	0092      	lsls	r2, r2, #2
 800d908:	f105 010c 	add.w	r1, r5, #12
 800d90c:	300c      	adds	r0, #12
 800d90e:	f7ff fa94 	bl	800ce3a <memcpy>
 800d912:	2201      	movs	r2, #1
 800d914:	4631      	mov	r1, r6
 800d916:	4648      	mov	r0, r9
 800d918:	f000 fb46 	bl	800dfa8 <__lshift>
 800d91c:	f10a 0301 	add.w	r3, sl, #1
 800d920:	9300      	str	r3, [sp, #0]
 800d922:	eb0a 030b 	add.w	r3, sl, fp
 800d926:	9308      	str	r3, [sp, #32]
 800d928:	9b04      	ldr	r3, [sp, #16]
 800d92a:	f003 0301 	and.w	r3, r3, #1
 800d92e:	462f      	mov	r7, r5
 800d930:	9306      	str	r3, [sp, #24]
 800d932:	4605      	mov	r5, r0
 800d934:	9b00      	ldr	r3, [sp, #0]
 800d936:	9802      	ldr	r0, [sp, #8]
 800d938:	4621      	mov	r1, r4
 800d93a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800d93e:	f7ff fa8a 	bl	800ce56 <quorem>
 800d942:	4603      	mov	r3, r0
 800d944:	3330      	adds	r3, #48	@ 0x30
 800d946:	9003      	str	r0, [sp, #12]
 800d948:	4639      	mov	r1, r7
 800d94a:	9802      	ldr	r0, [sp, #8]
 800d94c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d94e:	f000 fb97 	bl	800e080 <__mcmp>
 800d952:	462a      	mov	r2, r5
 800d954:	9004      	str	r0, [sp, #16]
 800d956:	4621      	mov	r1, r4
 800d958:	4648      	mov	r0, r9
 800d95a:	f000 fbad 	bl	800e0b8 <__mdiff>
 800d95e:	68c2      	ldr	r2, [r0, #12]
 800d960:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d962:	4606      	mov	r6, r0
 800d964:	bb02      	cbnz	r2, 800d9a8 <_dtoa_r+0xa40>
 800d966:	4601      	mov	r1, r0
 800d968:	9802      	ldr	r0, [sp, #8]
 800d96a:	f000 fb89 	bl	800e080 <__mcmp>
 800d96e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d970:	4602      	mov	r2, r0
 800d972:	4631      	mov	r1, r6
 800d974:	4648      	mov	r0, r9
 800d976:	920c      	str	r2, [sp, #48]	@ 0x30
 800d978:	9309      	str	r3, [sp, #36]	@ 0x24
 800d97a:	f000 f94f 	bl	800dc1c <_Bfree>
 800d97e:	9b07      	ldr	r3, [sp, #28]
 800d980:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d982:	9e00      	ldr	r6, [sp, #0]
 800d984:	ea42 0103 	orr.w	r1, r2, r3
 800d988:	9b06      	ldr	r3, [sp, #24]
 800d98a:	4319      	orrs	r1, r3
 800d98c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d98e:	d10d      	bne.n	800d9ac <_dtoa_r+0xa44>
 800d990:	2b39      	cmp	r3, #57	@ 0x39
 800d992:	d027      	beq.n	800d9e4 <_dtoa_r+0xa7c>
 800d994:	9a04      	ldr	r2, [sp, #16]
 800d996:	2a00      	cmp	r2, #0
 800d998:	dd01      	ble.n	800d99e <_dtoa_r+0xa36>
 800d99a:	9b03      	ldr	r3, [sp, #12]
 800d99c:	3331      	adds	r3, #49	@ 0x31
 800d99e:	f88b 3000 	strb.w	r3, [fp]
 800d9a2:	e52e      	b.n	800d402 <_dtoa_r+0x49a>
 800d9a4:	4628      	mov	r0, r5
 800d9a6:	e7b9      	b.n	800d91c <_dtoa_r+0x9b4>
 800d9a8:	2201      	movs	r2, #1
 800d9aa:	e7e2      	b.n	800d972 <_dtoa_r+0xa0a>
 800d9ac:	9904      	ldr	r1, [sp, #16]
 800d9ae:	2900      	cmp	r1, #0
 800d9b0:	db04      	blt.n	800d9bc <_dtoa_r+0xa54>
 800d9b2:	9807      	ldr	r0, [sp, #28]
 800d9b4:	4301      	orrs	r1, r0
 800d9b6:	9806      	ldr	r0, [sp, #24]
 800d9b8:	4301      	orrs	r1, r0
 800d9ba:	d120      	bne.n	800d9fe <_dtoa_r+0xa96>
 800d9bc:	2a00      	cmp	r2, #0
 800d9be:	ddee      	ble.n	800d99e <_dtoa_r+0xa36>
 800d9c0:	9902      	ldr	r1, [sp, #8]
 800d9c2:	9300      	str	r3, [sp, #0]
 800d9c4:	2201      	movs	r2, #1
 800d9c6:	4648      	mov	r0, r9
 800d9c8:	f000 faee 	bl	800dfa8 <__lshift>
 800d9cc:	4621      	mov	r1, r4
 800d9ce:	9002      	str	r0, [sp, #8]
 800d9d0:	f000 fb56 	bl	800e080 <__mcmp>
 800d9d4:	2800      	cmp	r0, #0
 800d9d6:	9b00      	ldr	r3, [sp, #0]
 800d9d8:	dc02      	bgt.n	800d9e0 <_dtoa_r+0xa78>
 800d9da:	d1e0      	bne.n	800d99e <_dtoa_r+0xa36>
 800d9dc:	07da      	lsls	r2, r3, #31
 800d9de:	d5de      	bpl.n	800d99e <_dtoa_r+0xa36>
 800d9e0:	2b39      	cmp	r3, #57	@ 0x39
 800d9e2:	d1da      	bne.n	800d99a <_dtoa_r+0xa32>
 800d9e4:	2339      	movs	r3, #57	@ 0x39
 800d9e6:	f88b 3000 	strb.w	r3, [fp]
 800d9ea:	4633      	mov	r3, r6
 800d9ec:	461e      	mov	r6, r3
 800d9ee:	3b01      	subs	r3, #1
 800d9f0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d9f4:	2a39      	cmp	r2, #57	@ 0x39
 800d9f6:	d04e      	beq.n	800da96 <_dtoa_r+0xb2e>
 800d9f8:	3201      	adds	r2, #1
 800d9fa:	701a      	strb	r2, [r3, #0]
 800d9fc:	e501      	b.n	800d402 <_dtoa_r+0x49a>
 800d9fe:	2a00      	cmp	r2, #0
 800da00:	dd03      	ble.n	800da0a <_dtoa_r+0xaa2>
 800da02:	2b39      	cmp	r3, #57	@ 0x39
 800da04:	d0ee      	beq.n	800d9e4 <_dtoa_r+0xa7c>
 800da06:	3301      	adds	r3, #1
 800da08:	e7c9      	b.n	800d99e <_dtoa_r+0xa36>
 800da0a:	9a00      	ldr	r2, [sp, #0]
 800da0c:	9908      	ldr	r1, [sp, #32]
 800da0e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800da12:	428a      	cmp	r2, r1
 800da14:	d028      	beq.n	800da68 <_dtoa_r+0xb00>
 800da16:	9902      	ldr	r1, [sp, #8]
 800da18:	2300      	movs	r3, #0
 800da1a:	220a      	movs	r2, #10
 800da1c:	4648      	mov	r0, r9
 800da1e:	f000 f91f 	bl	800dc60 <__multadd>
 800da22:	42af      	cmp	r7, r5
 800da24:	9002      	str	r0, [sp, #8]
 800da26:	f04f 0300 	mov.w	r3, #0
 800da2a:	f04f 020a 	mov.w	r2, #10
 800da2e:	4639      	mov	r1, r7
 800da30:	4648      	mov	r0, r9
 800da32:	d107      	bne.n	800da44 <_dtoa_r+0xadc>
 800da34:	f000 f914 	bl	800dc60 <__multadd>
 800da38:	4607      	mov	r7, r0
 800da3a:	4605      	mov	r5, r0
 800da3c:	9b00      	ldr	r3, [sp, #0]
 800da3e:	3301      	adds	r3, #1
 800da40:	9300      	str	r3, [sp, #0]
 800da42:	e777      	b.n	800d934 <_dtoa_r+0x9cc>
 800da44:	f000 f90c 	bl	800dc60 <__multadd>
 800da48:	4629      	mov	r1, r5
 800da4a:	4607      	mov	r7, r0
 800da4c:	2300      	movs	r3, #0
 800da4e:	220a      	movs	r2, #10
 800da50:	4648      	mov	r0, r9
 800da52:	f000 f905 	bl	800dc60 <__multadd>
 800da56:	4605      	mov	r5, r0
 800da58:	e7f0      	b.n	800da3c <_dtoa_r+0xad4>
 800da5a:	f1bb 0f00 	cmp.w	fp, #0
 800da5e:	bfcc      	ite	gt
 800da60:	465e      	movgt	r6, fp
 800da62:	2601      	movle	r6, #1
 800da64:	4456      	add	r6, sl
 800da66:	2700      	movs	r7, #0
 800da68:	9902      	ldr	r1, [sp, #8]
 800da6a:	9300      	str	r3, [sp, #0]
 800da6c:	2201      	movs	r2, #1
 800da6e:	4648      	mov	r0, r9
 800da70:	f000 fa9a 	bl	800dfa8 <__lshift>
 800da74:	4621      	mov	r1, r4
 800da76:	9002      	str	r0, [sp, #8]
 800da78:	f000 fb02 	bl	800e080 <__mcmp>
 800da7c:	2800      	cmp	r0, #0
 800da7e:	dcb4      	bgt.n	800d9ea <_dtoa_r+0xa82>
 800da80:	d102      	bne.n	800da88 <_dtoa_r+0xb20>
 800da82:	9b00      	ldr	r3, [sp, #0]
 800da84:	07db      	lsls	r3, r3, #31
 800da86:	d4b0      	bmi.n	800d9ea <_dtoa_r+0xa82>
 800da88:	4633      	mov	r3, r6
 800da8a:	461e      	mov	r6, r3
 800da8c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800da90:	2a30      	cmp	r2, #48	@ 0x30
 800da92:	d0fa      	beq.n	800da8a <_dtoa_r+0xb22>
 800da94:	e4b5      	b.n	800d402 <_dtoa_r+0x49a>
 800da96:	459a      	cmp	sl, r3
 800da98:	d1a8      	bne.n	800d9ec <_dtoa_r+0xa84>
 800da9a:	2331      	movs	r3, #49	@ 0x31
 800da9c:	f108 0801 	add.w	r8, r8, #1
 800daa0:	f88a 3000 	strb.w	r3, [sl]
 800daa4:	e4ad      	b.n	800d402 <_dtoa_r+0x49a>
 800daa6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800daa8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800db04 <_dtoa_r+0xb9c>
 800daac:	b11b      	cbz	r3, 800dab6 <_dtoa_r+0xb4e>
 800daae:	f10a 0308 	add.w	r3, sl, #8
 800dab2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800dab4:	6013      	str	r3, [r2, #0]
 800dab6:	4650      	mov	r0, sl
 800dab8:	b017      	add	sp, #92	@ 0x5c
 800daba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dabe:	9b07      	ldr	r3, [sp, #28]
 800dac0:	2b01      	cmp	r3, #1
 800dac2:	f77f ae2e 	ble.w	800d722 <_dtoa_r+0x7ba>
 800dac6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dac8:	9308      	str	r3, [sp, #32]
 800daca:	2001      	movs	r0, #1
 800dacc:	e64d      	b.n	800d76a <_dtoa_r+0x802>
 800dace:	f1bb 0f00 	cmp.w	fp, #0
 800dad2:	f77f aed9 	ble.w	800d888 <_dtoa_r+0x920>
 800dad6:	4656      	mov	r6, sl
 800dad8:	9802      	ldr	r0, [sp, #8]
 800dada:	4621      	mov	r1, r4
 800dadc:	f7ff f9bb 	bl	800ce56 <quorem>
 800dae0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800dae4:	f806 3b01 	strb.w	r3, [r6], #1
 800dae8:	eba6 020a 	sub.w	r2, r6, sl
 800daec:	4593      	cmp	fp, r2
 800daee:	ddb4      	ble.n	800da5a <_dtoa_r+0xaf2>
 800daf0:	9902      	ldr	r1, [sp, #8]
 800daf2:	2300      	movs	r3, #0
 800daf4:	220a      	movs	r2, #10
 800daf6:	4648      	mov	r0, r9
 800daf8:	f000 f8b2 	bl	800dc60 <__multadd>
 800dafc:	9002      	str	r0, [sp, #8]
 800dafe:	e7eb      	b.n	800dad8 <_dtoa_r+0xb70>
 800db00:	0800ef24 	.word	0x0800ef24
 800db04:	0800eea8 	.word	0x0800eea8

0800db08 <_free_r>:
 800db08:	b538      	push	{r3, r4, r5, lr}
 800db0a:	4605      	mov	r5, r0
 800db0c:	2900      	cmp	r1, #0
 800db0e:	d041      	beq.n	800db94 <_free_r+0x8c>
 800db10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db14:	1f0c      	subs	r4, r1, #4
 800db16:	2b00      	cmp	r3, #0
 800db18:	bfb8      	it	lt
 800db1a:	18e4      	addlt	r4, r4, r3
 800db1c:	f7fe fa92 	bl	800c044 <__malloc_lock>
 800db20:	4a1d      	ldr	r2, [pc, #116]	@ (800db98 <_free_r+0x90>)
 800db22:	6813      	ldr	r3, [r2, #0]
 800db24:	b933      	cbnz	r3, 800db34 <_free_r+0x2c>
 800db26:	6063      	str	r3, [r4, #4]
 800db28:	6014      	str	r4, [r2, #0]
 800db2a:	4628      	mov	r0, r5
 800db2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800db30:	f7fe ba8e 	b.w	800c050 <__malloc_unlock>
 800db34:	42a3      	cmp	r3, r4
 800db36:	d908      	bls.n	800db4a <_free_r+0x42>
 800db38:	6820      	ldr	r0, [r4, #0]
 800db3a:	1821      	adds	r1, r4, r0
 800db3c:	428b      	cmp	r3, r1
 800db3e:	bf01      	itttt	eq
 800db40:	6819      	ldreq	r1, [r3, #0]
 800db42:	685b      	ldreq	r3, [r3, #4]
 800db44:	1809      	addeq	r1, r1, r0
 800db46:	6021      	streq	r1, [r4, #0]
 800db48:	e7ed      	b.n	800db26 <_free_r+0x1e>
 800db4a:	461a      	mov	r2, r3
 800db4c:	685b      	ldr	r3, [r3, #4]
 800db4e:	b10b      	cbz	r3, 800db54 <_free_r+0x4c>
 800db50:	42a3      	cmp	r3, r4
 800db52:	d9fa      	bls.n	800db4a <_free_r+0x42>
 800db54:	6811      	ldr	r1, [r2, #0]
 800db56:	1850      	adds	r0, r2, r1
 800db58:	42a0      	cmp	r0, r4
 800db5a:	d10b      	bne.n	800db74 <_free_r+0x6c>
 800db5c:	6820      	ldr	r0, [r4, #0]
 800db5e:	4401      	add	r1, r0
 800db60:	1850      	adds	r0, r2, r1
 800db62:	4283      	cmp	r3, r0
 800db64:	6011      	str	r1, [r2, #0]
 800db66:	d1e0      	bne.n	800db2a <_free_r+0x22>
 800db68:	6818      	ldr	r0, [r3, #0]
 800db6a:	685b      	ldr	r3, [r3, #4]
 800db6c:	6053      	str	r3, [r2, #4]
 800db6e:	4408      	add	r0, r1
 800db70:	6010      	str	r0, [r2, #0]
 800db72:	e7da      	b.n	800db2a <_free_r+0x22>
 800db74:	d902      	bls.n	800db7c <_free_r+0x74>
 800db76:	230c      	movs	r3, #12
 800db78:	602b      	str	r3, [r5, #0]
 800db7a:	e7d6      	b.n	800db2a <_free_r+0x22>
 800db7c:	6820      	ldr	r0, [r4, #0]
 800db7e:	1821      	adds	r1, r4, r0
 800db80:	428b      	cmp	r3, r1
 800db82:	bf04      	itt	eq
 800db84:	6819      	ldreq	r1, [r3, #0]
 800db86:	685b      	ldreq	r3, [r3, #4]
 800db88:	6063      	str	r3, [r4, #4]
 800db8a:	bf04      	itt	eq
 800db8c:	1809      	addeq	r1, r1, r0
 800db8e:	6021      	streq	r1, [r4, #0]
 800db90:	6054      	str	r4, [r2, #4]
 800db92:	e7ca      	b.n	800db2a <_free_r+0x22>
 800db94:	bd38      	pop	{r3, r4, r5, pc}
 800db96:	bf00      	nop
 800db98:	200265b0 	.word	0x200265b0

0800db9c <_Balloc>:
 800db9c:	b570      	push	{r4, r5, r6, lr}
 800db9e:	69c6      	ldr	r6, [r0, #28]
 800dba0:	4604      	mov	r4, r0
 800dba2:	460d      	mov	r5, r1
 800dba4:	b976      	cbnz	r6, 800dbc4 <_Balloc+0x28>
 800dba6:	2010      	movs	r0, #16
 800dba8:	f7fe f9a2 	bl	800bef0 <malloc>
 800dbac:	4602      	mov	r2, r0
 800dbae:	61e0      	str	r0, [r4, #28]
 800dbb0:	b920      	cbnz	r0, 800dbbc <_Balloc+0x20>
 800dbb2:	4b18      	ldr	r3, [pc, #96]	@ (800dc14 <_Balloc+0x78>)
 800dbb4:	4818      	ldr	r0, [pc, #96]	@ (800dc18 <_Balloc+0x7c>)
 800dbb6:	216b      	movs	r1, #107	@ 0x6b
 800dbb8:	f000 fddc 	bl	800e774 <__assert_func>
 800dbbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dbc0:	6006      	str	r6, [r0, #0]
 800dbc2:	60c6      	str	r6, [r0, #12]
 800dbc4:	69e6      	ldr	r6, [r4, #28]
 800dbc6:	68f3      	ldr	r3, [r6, #12]
 800dbc8:	b183      	cbz	r3, 800dbec <_Balloc+0x50>
 800dbca:	69e3      	ldr	r3, [r4, #28]
 800dbcc:	68db      	ldr	r3, [r3, #12]
 800dbce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dbd2:	b9b8      	cbnz	r0, 800dc04 <_Balloc+0x68>
 800dbd4:	2101      	movs	r1, #1
 800dbd6:	fa01 f605 	lsl.w	r6, r1, r5
 800dbda:	1d72      	adds	r2, r6, #5
 800dbdc:	0092      	lsls	r2, r2, #2
 800dbde:	4620      	mov	r0, r4
 800dbe0:	f000 fde6 	bl	800e7b0 <_calloc_r>
 800dbe4:	b160      	cbz	r0, 800dc00 <_Balloc+0x64>
 800dbe6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dbea:	e00e      	b.n	800dc0a <_Balloc+0x6e>
 800dbec:	2221      	movs	r2, #33	@ 0x21
 800dbee:	2104      	movs	r1, #4
 800dbf0:	4620      	mov	r0, r4
 800dbf2:	f000 fddd 	bl	800e7b0 <_calloc_r>
 800dbf6:	69e3      	ldr	r3, [r4, #28]
 800dbf8:	60f0      	str	r0, [r6, #12]
 800dbfa:	68db      	ldr	r3, [r3, #12]
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d1e4      	bne.n	800dbca <_Balloc+0x2e>
 800dc00:	2000      	movs	r0, #0
 800dc02:	bd70      	pop	{r4, r5, r6, pc}
 800dc04:	6802      	ldr	r2, [r0, #0]
 800dc06:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dc0a:	2300      	movs	r3, #0
 800dc0c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dc10:	e7f7      	b.n	800dc02 <_Balloc+0x66>
 800dc12:	bf00      	nop
 800dc14:	0800eeb5 	.word	0x0800eeb5
 800dc18:	0800ef35 	.word	0x0800ef35

0800dc1c <_Bfree>:
 800dc1c:	b570      	push	{r4, r5, r6, lr}
 800dc1e:	69c6      	ldr	r6, [r0, #28]
 800dc20:	4605      	mov	r5, r0
 800dc22:	460c      	mov	r4, r1
 800dc24:	b976      	cbnz	r6, 800dc44 <_Bfree+0x28>
 800dc26:	2010      	movs	r0, #16
 800dc28:	f7fe f962 	bl	800bef0 <malloc>
 800dc2c:	4602      	mov	r2, r0
 800dc2e:	61e8      	str	r0, [r5, #28]
 800dc30:	b920      	cbnz	r0, 800dc3c <_Bfree+0x20>
 800dc32:	4b09      	ldr	r3, [pc, #36]	@ (800dc58 <_Bfree+0x3c>)
 800dc34:	4809      	ldr	r0, [pc, #36]	@ (800dc5c <_Bfree+0x40>)
 800dc36:	218f      	movs	r1, #143	@ 0x8f
 800dc38:	f000 fd9c 	bl	800e774 <__assert_func>
 800dc3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dc40:	6006      	str	r6, [r0, #0]
 800dc42:	60c6      	str	r6, [r0, #12]
 800dc44:	b13c      	cbz	r4, 800dc56 <_Bfree+0x3a>
 800dc46:	69eb      	ldr	r3, [r5, #28]
 800dc48:	6862      	ldr	r2, [r4, #4]
 800dc4a:	68db      	ldr	r3, [r3, #12]
 800dc4c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dc50:	6021      	str	r1, [r4, #0]
 800dc52:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dc56:	bd70      	pop	{r4, r5, r6, pc}
 800dc58:	0800eeb5 	.word	0x0800eeb5
 800dc5c:	0800ef35 	.word	0x0800ef35

0800dc60 <__multadd>:
 800dc60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc64:	690d      	ldr	r5, [r1, #16]
 800dc66:	4607      	mov	r7, r0
 800dc68:	460c      	mov	r4, r1
 800dc6a:	461e      	mov	r6, r3
 800dc6c:	f101 0c14 	add.w	ip, r1, #20
 800dc70:	2000      	movs	r0, #0
 800dc72:	f8dc 3000 	ldr.w	r3, [ip]
 800dc76:	b299      	uxth	r1, r3
 800dc78:	fb02 6101 	mla	r1, r2, r1, r6
 800dc7c:	0c1e      	lsrs	r6, r3, #16
 800dc7e:	0c0b      	lsrs	r3, r1, #16
 800dc80:	fb02 3306 	mla	r3, r2, r6, r3
 800dc84:	b289      	uxth	r1, r1
 800dc86:	3001      	adds	r0, #1
 800dc88:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dc8c:	4285      	cmp	r5, r0
 800dc8e:	f84c 1b04 	str.w	r1, [ip], #4
 800dc92:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dc96:	dcec      	bgt.n	800dc72 <__multadd+0x12>
 800dc98:	b30e      	cbz	r6, 800dcde <__multadd+0x7e>
 800dc9a:	68a3      	ldr	r3, [r4, #8]
 800dc9c:	42ab      	cmp	r3, r5
 800dc9e:	dc19      	bgt.n	800dcd4 <__multadd+0x74>
 800dca0:	6861      	ldr	r1, [r4, #4]
 800dca2:	4638      	mov	r0, r7
 800dca4:	3101      	adds	r1, #1
 800dca6:	f7ff ff79 	bl	800db9c <_Balloc>
 800dcaa:	4680      	mov	r8, r0
 800dcac:	b928      	cbnz	r0, 800dcba <__multadd+0x5a>
 800dcae:	4602      	mov	r2, r0
 800dcb0:	4b0c      	ldr	r3, [pc, #48]	@ (800dce4 <__multadd+0x84>)
 800dcb2:	480d      	ldr	r0, [pc, #52]	@ (800dce8 <__multadd+0x88>)
 800dcb4:	21ba      	movs	r1, #186	@ 0xba
 800dcb6:	f000 fd5d 	bl	800e774 <__assert_func>
 800dcba:	6922      	ldr	r2, [r4, #16]
 800dcbc:	3202      	adds	r2, #2
 800dcbe:	f104 010c 	add.w	r1, r4, #12
 800dcc2:	0092      	lsls	r2, r2, #2
 800dcc4:	300c      	adds	r0, #12
 800dcc6:	f7ff f8b8 	bl	800ce3a <memcpy>
 800dcca:	4621      	mov	r1, r4
 800dccc:	4638      	mov	r0, r7
 800dcce:	f7ff ffa5 	bl	800dc1c <_Bfree>
 800dcd2:	4644      	mov	r4, r8
 800dcd4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dcd8:	3501      	adds	r5, #1
 800dcda:	615e      	str	r6, [r3, #20]
 800dcdc:	6125      	str	r5, [r4, #16]
 800dcde:	4620      	mov	r0, r4
 800dce0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dce4:	0800ef24 	.word	0x0800ef24
 800dce8:	0800ef35 	.word	0x0800ef35

0800dcec <__hi0bits>:
 800dcec:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800dcf0:	4603      	mov	r3, r0
 800dcf2:	bf36      	itet	cc
 800dcf4:	0403      	lslcc	r3, r0, #16
 800dcf6:	2000      	movcs	r0, #0
 800dcf8:	2010      	movcc	r0, #16
 800dcfa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dcfe:	bf3c      	itt	cc
 800dd00:	021b      	lslcc	r3, r3, #8
 800dd02:	3008      	addcc	r0, #8
 800dd04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dd08:	bf3c      	itt	cc
 800dd0a:	011b      	lslcc	r3, r3, #4
 800dd0c:	3004      	addcc	r0, #4
 800dd0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dd12:	bf3c      	itt	cc
 800dd14:	009b      	lslcc	r3, r3, #2
 800dd16:	3002      	addcc	r0, #2
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	db05      	blt.n	800dd28 <__hi0bits+0x3c>
 800dd1c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800dd20:	f100 0001 	add.w	r0, r0, #1
 800dd24:	bf08      	it	eq
 800dd26:	2020      	moveq	r0, #32
 800dd28:	4770      	bx	lr

0800dd2a <__lo0bits>:
 800dd2a:	6803      	ldr	r3, [r0, #0]
 800dd2c:	4602      	mov	r2, r0
 800dd2e:	f013 0007 	ands.w	r0, r3, #7
 800dd32:	d00b      	beq.n	800dd4c <__lo0bits+0x22>
 800dd34:	07d9      	lsls	r1, r3, #31
 800dd36:	d421      	bmi.n	800dd7c <__lo0bits+0x52>
 800dd38:	0798      	lsls	r0, r3, #30
 800dd3a:	bf49      	itett	mi
 800dd3c:	085b      	lsrmi	r3, r3, #1
 800dd3e:	089b      	lsrpl	r3, r3, #2
 800dd40:	2001      	movmi	r0, #1
 800dd42:	6013      	strmi	r3, [r2, #0]
 800dd44:	bf5c      	itt	pl
 800dd46:	6013      	strpl	r3, [r2, #0]
 800dd48:	2002      	movpl	r0, #2
 800dd4a:	4770      	bx	lr
 800dd4c:	b299      	uxth	r1, r3
 800dd4e:	b909      	cbnz	r1, 800dd54 <__lo0bits+0x2a>
 800dd50:	0c1b      	lsrs	r3, r3, #16
 800dd52:	2010      	movs	r0, #16
 800dd54:	b2d9      	uxtb	r1, r3
 800dd56:	b909      	cbnz	r1, 800dd5c <__lo0bits+0x32>
 800dd58:	3008      	adds	r0, #8
 800dd5a:	0a1b      	lsrs	r3, r3, #8
 800dd5c:	0719      	lsls	r1, r3, #28
 800dd5e:	bf04      	itt	eq
 800dd60:	091b      	lsreq	r3, r3, #4
 800dd62:	3004      	addeq	r0, #4
 800dd64:	0799      	lsls	r1, r3, #30
 800dd66:	bf04      	itt	eq
 800dd68:	089b      	lsreq	r3, r3, #2
 800dd6a:	3002      	addeq	r0, #2
 800dd6c:	07d9      	lsls	r1, r3, #31
 800dd6e:	d403      	bmi.n	800dd78 <__lo0bits+0x4e>
 800dd70:	085b      	lsrs	r3, r3, #1
 800dd72:	f100 0001 	add.w	r0, r0, #1
 800dd76:	d003      	beq.n	800dd80 <__lo0bits+0x56>
 800dd78:	6013      	str	r3, [r2, #0]
 800dd7a:	4770      	bx	lr
 800dd7c:	2000      	movs	r0, #0
 800dd7e:	4770      	bx	lr
 800dd80:	2020      	movs	r0, #32
 800dd82:	4770      	bx	lr

0800dd84 <__i2b>:
 800dd84:	b510      	push	{r4, lr}
 800dd86:	460c      	mov	r4, r1
 800dd88:	2101      	movs	r1, #1
 800dd8a:	f7ff ff07 	bl	800db9c <_Balloc>
 800dd8e:	4602      	mov	r2, r0
 800dd90:	b928      	cbnz	r0, 800dd9e <__i2b+0x1a>
 800dd92:	4b05      	ldr	r3, [pc, #20]	@ (800dda8 <__i2b+0x24>)
 800dd94:	4805      	ldr	r0, [pc, #20]	@ (800ddac <__i2b+0x28>)
 800dd96:	f240 1145 	movw	r1, #325	@ 0x145
 800dd9a:	f000 fceb 	bl	800e774 <__assert_func>
 800dd9e:	2301      	movs	r3, #1
 800dda0:	6144      	str	r4, [r0, #20]
 800dda2:	6103      	str	r3, [r0, #16]
 800dda4:	bd10      	pop	{r4, pc}
 800dda6:	bf00      	nop
 800dda8:	0800ef24 	.word	0x0800ef24
 800ddac:	0800ef35 	.word	0x0800ef35

0800ddb0 <__multiply>:
 800ddb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddb4:	4617      	mov	r7, r2
 800ddb6:	690a      	ldr	r2, [r1, #16]
 800ddb8:	693b      	ldr	r3, [r7, #16]
 800ddba:	429a      	cmp	r2, r3
 800ddbc:	bfa8      	it	ge
 800ddbe:	463b      	movge	r3, r7
 800ddc0:	4689      	mov	r9, r1
 800ddc2:	bfa4      	itt	ge
 800ddc4:	460f      	movge	r7, r1
 800ddc6:	4699      	movge	r9, r3
 800ddc8:	693d      	ldr	r5, [r7, #16]
 800ddca:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ddce:	68bb      	ldr	r3, [r7, #8]
 800ddd0:	6879      	ldr	r1, [r7, #4]
 800ddd2:	eb05 060a 	add.w	r6, r5, sl
 800ddd6:	42b3      	cmp	r3, r6
 800ddd8:	b085      	sub	sp, #20
 800ddda:	bfb8      	it	lt
 800dddc:	3101      	addlt	r1, #1
 800ddde:	f7ff fedd 	bl	800db9c <_Balloc>
 800dde2:	b930      	cbnz	r0, 800ddf2 <__multiply+0x42>
 800dde4:	4602      	mov	r2, r0
 800dde6:	4b41      	ldr	r3, [pc, #260]	@ (800deec <__multiply+0x13c>)
 800dde8:	4841      	ldr	r0, [pc, #260]	@ (800def0 <__multiply+0x140>)
 800ddea:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ddee:	f000 fcc1 	bl	800e774 <__assert_func>
 800ddf2:	f100 0414 	add.w	r4, r0, #20
 800ddf6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ddfa:	4623      	mov	r3, r4
 800ddfc:	2200      	movs	r2, #0
 800ddfe:	4573      	cmp	r3, lr
 800de00:	d320      	bcc.n	800de44 <__multiply+0x94>
 800de02:	f107 0814 	add.w	r8, r7, #20
 800de06:	f109 0114 	add.w	r1, r9, #20
 800de0a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800de0e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800de12:	9302      	str	r3, [sp, #8]
 800de14:	1beb      	subs	r3, r5, r7
 800de16:	3b15      	subs	r3, #21
 800de18:	f023 0303 	bic.w	r3, r3, #3
 800de1c:	3304      	adds	r3, #4
 800de1e:	3715      	adds	r7, #21
 800de20:	42bd      	cmp	r5, r7
 800de22:	bf38      	it	cc
 800de24:	2304      	movcc	r3, #4
 800de26:	9301      	str	r3, [sp, #4]
 800de28:	9b02      	ldr	r3, [sp, #8]
 800de2a:	9103      	str	r1, [sp, #12]
 800de2c:	428b      	cmp	r3, r1
 800de2e:	d80c      	bhi.n	800de4a <__multiply+0x9a>
 800de30:	2e00      	cmp	r6, #0
 800de32:	dd03      	ble.n	800de3c <__multiply+0x8c>
 800de34:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d055      	beq.n	800dee8 <__multiply+0x138>
 800de3c:	6106      	str	r6, [r0, #16]
 800de3e:	b005      	add	sp, #20
 800de40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de44:	f843 2b04 	str.w	r2, [r3], #4
 800de48:	e7d9      	b.n	800ddfe <__multiply+0x4e>
 800de4a:	f8b1 a000 	ldrh.w	sl, [r1]
 800de4e:	f1ba 0f00 	cmp.w	sl, #0
 800de52:	d01f      	beq.n	800de94 <__multiply+0xe4>
 800de54:	46c4      	mov	ip, r8
 800de56:	46a1      	mov	r9, r4
 800de58:	2700      	movs	r7, #0
 800de5a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800de5e:	f8d9 3000 	ldr.w	r3, [r9]
 800de62:	fa1f fb82 	uxth.w	fp, r2
 800de66:	b29b      	uxth	r3, r3
 800de68:	fb0a 330b 	mla	r3, sl, fp, r3
 800de6c:	443b      	add	r3, r7
 800de6e:	f8d9 7000 	ldr.w	r7, [r9]
 800de72:	0c12      	lsrs	r2, r2, #16
 800de74:	0c3f      	lsrs	r7, r7, #16
 800de76:	fb0a 7202 	mla	r2, sl, r2, r7
 800de7a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800de7e:	b29b      	uxth	r3, r3
 800de80:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800de84:	4565      	cmp	r5, ip
 800de86:	f849 3b04 	str.w	r3, [r9], #4
 800de8a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800de8e:	d8e4      	bhi.n	800de5a <__multiply+0xaa>
 800de90:	9b01      	ldr	r3, [sp, #4]
 800de92:	50e7      	str	r7, [r4, r3]
 800de94:	9b03      	ldr	r3, [sp, #12]
 800de96:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800de9a:	3104      	adds	r1, #4
 800de9c:	f1b9 0f00 	cmp.w	r9, #0
 800dea0:	d020      	beq.n	800dee4 <__multiply+0x134>
 800dea2:	6823      	ldr	r3, [r4, #0]
 800dea4:	4647      	mov	r7, r8
 800dea6:	46a4      	mov	ip, r4
 800dea8:	f04f 0a00 	mov.w	sl, #0
 800deac:	f8b7 b000 	ldrh.w	fp, [r7]
 800deb0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800deb4:	fb09 220b 	mla	r2, r9, fp, r2
 800deb8:	4452      	add	r2, sl
 800deba:	b29b      	uxth	r3, r3
 800debc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dec0:	f84c 3b04 	str.w	r3, [ip], #4
 800dec4:	f857 3b04 	ldr.w	r3, [r7], #4
 800dec8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800decc:	f8bc 3000 	ldrh.w	r3, [ip]
 800ded0:	fb09 330a 	mla	r3, r9, sl, r3
 800ded4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ded8:	42bd      	cmp	r5, r7
 800deda:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dede:	d8e5      	bhi.n	800deac <__multiply+0xfc>
 800dee0:	9a01      	ldr	r2, [sp, #4]
 800dee2:	50a3      	str	r3, [r4, r2]
 800dee4:	3404      	adds	r4, #4
 800dee6:	e79f      	b.n	800de28 <__multiply+0x78>
 800dee8:	3e01      	subs	r6, #1
 800deea:	e7a1      	b.n	800de30 <__multiply+0x80>
 800deec:	0800ef24 	.word	0x0800ef24
 800def0:	0800ef35 	.word	0x0800ef35

0800def4 <__pow5mult>:
 800def4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800def8:	4615      	mov	r5, r2
 800defa:	f012 0203 	ands.w	r2, r2, #3
 800defe:	4607      	mov	r7, r0
 800df00:	460e      	mov	r6, r1
 800df02:	d007      	beq.n	800df14 <__pow5mult+0x20>
 800df04:	4c25      	ldr	r4, [pc, #148]	@ (800df9c <__pow5mult+0xa8>)
 800df06:	3a01      	subs	r2, #1
 800df08:	2300      	movs	r3, #0
 800df0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800df0e:	f7ff fea7 	bl	800dc60 <__multadd>
 800df12:	4606      	mov	r6, r0
 800df14:	10ad      	asrs	r5, r5, #2
 800df16:	d03d      	beq.n	800df94 <__pow5mult+0xa0>
 800df18:	69fc      	ldr	r4, [r7, #28]
 800df1a:	b97c      	cbnz	r4, 800df3c <__pow5mult+0x48>
 800df1c:	2010      	movs	r0, #16
 800df1e:	f7fd ffe7 	bl	800bef0 <malloc>
 800df22:	4602      	mov	r2, r0
 800df24:	61f8      	str	r0, [r7, #28]
 800df26:	b928      	cbnz	r0, 800df34 <__pow5mult+0x40>
 800df28:	4b1d      	ldr	r3, [pc, #116]	@ (800dfa0 <__pow5mult+0xac>)
 800df2a:	481e      	ldr	r0, [pc, #120]	@ (800dfa4 <__pow5mult+0xb0>)
 800df2c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800df30:	f000 fc20 	bl	800e774 <__assert_func>
 800df34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800df38:	6004      	str	r4, [r0, #0]
 800df3a:	60c4      	str	r4, [r0, #12]
 800df3c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800df40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800df44:	b94c      	cbnz	r4, 800df5a <__pow5mult+0x66>
 800df46:	f240 2171 	movw	r1, #625	@ 0x271
 800df4a:	4638      	mov	r0, r7
 800df4c:	f7ff ff1a 	bl	800dd84 <__i2b>
 800df50:	2300      	movs	r3, #0
 800df52:	f8c8 0008 	str.w	r0, [r8, #8]
 800df56:	4604      	mov	r4, r0
 800df58:	6003      	str	r3, [r0, #0]
 800df5a:	f04f 0900 	mov.w	r9, #0
 800df5e:	07eb      	lsls	r3, r5, #31
 800df60:	d50a      	bpl.n	800df78 <__pow5mult+0x84>
 800df62:	4631      	mov	r1, r6
 800df64:	4622      	mov	r2, r4
 800df66:	4638      	mov	r0, r7
 800df68:	f7ff ff22 	bl	800ddb0 <__multiply>
 800df6c:	4631      	mov	r1, r6
 800df6e:	4680      	mov	r8, r0
 800df70:	4638      	mov	r0, r7
 800df72:	f7ff fe53 	bl	800dc1c <_Bfree>
 800df76:	4646      	mov	r6, r8
 800df78:	106d      	asrs	r5, r5, #1
 800df7a:	d00b      	beq.n	800df94 <__pow5mult+0xa0>
 800df7c:	6820      	ldr	r0, [r4, #0]
 800df7e:	b938      	cbnz	r0, 800df90 <__pow5mult+0x9c>
 800df80:	4622      	mov	r2, r4
 800df82:	4621      	mov	r1, r4
 800df84:	4638      	mov	r0, r7
 800df86:	f7ff ff13 	bl	800ddb0 <__multiply>
 800df8a:	6020      	str	r0, [r4, #0]
 800df8c:	f8c0 9000 	str.w	r9, [r0]
 800df90:	4604      	mov	r4, r0
 800df92:	e7e4      	b.n	800df5e <__pow5mult+0x6a>
 800df94:	4630      	mov	r0, r6
 800df96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df9a:	bf00      	nop
 800df9c:	0800efe8 	.word	0x0800efe8
 800dfa0:	0800eeb5 	.word	0x0800eeb5
 800dfa4:	0800ef35 	.word	0x0800ef35

0800dfa8 <__lshift>:
 800dfa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfac:	460c      	mov	r4, r1
 800dfae:	6849      	ldr	r1, [r1, #4]
 800dfb0:	6923      	ldr	r3, [r4, #16]
 800dfb2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800dfb6:	68a3      	ldr	r3, [r4, #8]
 800dfb8:	4607      	mov	r7, r0
 800dfba:	4691      	mov	r9, r2
 800dfbc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dfc0:	f108 0601 	add.w	r6, r8, #1
 800dfc4:	42b3      	cmp	r3, r6
 800dfc6:	db0b      	blt.n	800dfe0 <__lshift+0x38>
 800dfc8:	4638      	mov	r0, r7
 800dfca:	f7ff fde7 	bl	800db9c <_Balloc>
 800dfce:	4605      	mov	r5, r0
 800dfd0:	b948      	cbnz	r0, 800dfe6 <__lshift+0x3e>
 800dfd2:	4602      	mov	r2, r0
 800dfd4:	4b28      	ldr	r3, [pc, #160]	@ (800e078 <__lshift+0xd0>)
 800dfd6:	4829      	ldr	r0, [pc, #164]	@ (800e07c <__lshift+0xd4>)
 800dfd8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800dfdc:	f000 fbca 	bl	800e774 <__assert_func>
 800dfe0:	3101      	adds	r1, #1
 800dfe2:	005b      	lsls	r3, r3, #1
 800dfe4:	e7ee      	b.n	800dfc4 <__lshift+0x1c>
 800dfe6:	2300      	movs	r3, #0
 800dfe8:	f100 0114 	add.w	r1, r0, #20
 800dfec:	f100 0210 	add.w	r2, r0, #16
 800dff0:	4618      	mov	r0, r3
 800dff2:	4553      	cmp	r3, sl
 800dff4:	db33      	blt.n	800e05e <__lshift+0xb6>
 800dff6:	6920      	ldr	r0, [r4, #16]
 800dff8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dffc:	f104 0314 	add.w	r3, r4, #20
 800e000:	f019 091f 	ands.w	r9, r9, #31
 800e004:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e008:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e00c:	d02b      	beq.n	800e066 <__lshift+0xbe>
 800e00e:	f1c9 0e20 	rsb	lr, r9, #32
 800e012:	468a      	mov	sl, r1
 800e014:	2200      	movs	r2, #0
 800e016:	6818      	ldr	r0, [r3, #0]
 800e018:	fa00 f009 	lsl.w	r0, r0, r9
 800e01c:	4310      	orrs	r0, r2
 800e01e:	f84a 0b04 	str.w	r0, [sl], #4
 800e022:	f853 2b04 	ldr.w	r2, [r3], #4
 800e026:	459c      	cmp	ip, r3
 800e028:	fa22 f20e 	lsr.w	r2, r2, lr
 800e02c:	d8f3      	bhi.n	800e016 <__lshift+0x6e>
 800e02e:	ebac 0304 	sub.w	r3, ip, r4
 800e032:	3b15      	subs	r3, #21
 800e034:	f023 0303 	bic.w	r3, r3, #3
 800e038:	3304      	adds	r3, #4
 800e03a:	f104 0015 	add.w	r0, r4, #21
 800e03e:	4560      	cmp	r0, ip
 800e040:	bf88      	it	hi
 800e042:	2304      	movhi	r3, #4
 800e044:	50ca      	str	r2, [r1, r3]
 800e046:	b10a      	cbz	r2, 800e04c <__lshift+0xa4>
 800e048:	f108 0602 	add.w	r6, r8, #2
 800e04c:	3e01      	subs	r6, #1
 800e04e:	4638      	mov	r0, r7
 800e050:	612e      	str	r6, [r5, #16]
 800e052:	4621      	mov	r1, r4
 800e054:	f7ff fde2 	bl	800dc1c <_Bfree>
 800e058:	4628      	mov	r0, r5
 800e05a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e05e:	f842 0f04 	str.w	r0, [r2, #4]!
 800e062:	3301      	adds	r3, #1
 800e064:	e7c5      	b.n	800dff2 <__lshift+0x4a>
 800e066:	3904      	subs	r1, #4
 800e068:	f853 2b04 	ldr.w	r2, [r3], #4
 800e06c:	f841 2f04 	str.w	r2, [r1, #4]!
 800e070:	459c      	cmp	ip, r3
 800e072:	d8f9      	bhi.n	800e068 <__lshift+0xc0>
 800e074:	e7ea      	b.n	800e04c <__lshift+0xa4>
 800e076:	bf00      	nop
 800e078:	0800ef24 	.word	0x0800ef24
 800e07c:	0800ef35 	.word	0x0800ef35

0800e080 <__mcmp>:
 800e080:	690a      	ldr	r2, [r1, #16]
 800e082:	4603      	mov	r3, r0
 800e084:	6900      	ldr	r0, [r0, #16]
 800e086:	1a80      	subs	r0, r0, r2
 800e088:	b530      	push	{r4, r5, lr}
 800e08a:	d10e      	bne.n	800e0aa <__mcmp+0x2a>
 800e08c:	3314      	adds	r3, #20
 800e08e:	3114      	adds	r1, #20
 800e090:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e094:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e098:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e09c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e0a0:	4295      	cmp	r5, r2
 800e0a2:	d003      	beq.n	800e0ac <__mcmp+0x2c>
 800e0a4:	d205      	bcs.n	800e0b2 <__mcmp+0x32>
 800e0a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e0aa:	bd30      	pop	{r4, r5, pc}
 800e0ac:	42a3      	cmp	r3, r4
 800e0ae:	d3f3      	bcc.n	800e098 <__mcmp+0x18>
 800e0b0:	e7fb      	b.n	800e0aa <__mcmp+0x2a>
 800e0b2:	2001      	movs	r0, #1
 800e0b4:	e7f9      	b.n	800e0aa <__mcmp+0x2a>
	...

0800e0b8 <__mdiff>:
 800e0b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0bc:	4689      	mov	r9, r1
 800e0be:	4606      	mov	r6, r0
 800e0c0:	4611      	mov	r1, r2
 800e0c2:	4648      	mov	r0, r9
 800e0c4:	4614      	mov	r4, r2
 800e0c6:	f7ff ffdb 	bl	800e080 <__mcmp>
 800e0ca:	1e05      	subs	r5, r0, #0
 800e0cc:	d112      	bne.n	800e0f4 <__mdiff+0x3c>
 800e0ce:	4629      	mov	r1, r5
 800e0d0:	4630      	mov	r0, r6
 800e0d2:	f7ff fd63 	bl	800db9c <_Balloc>
 800e0d6:	4602      	mov	r2, r0
 800e0d8:	b928      	cbnz	r0, 800e0e6 <__mdiff+0x2e>
 800e0da:	4b3f      	ldr	r3, [pc, #252]	@ (800e1d8 <__mdiff+0x120>)
 800e0dc:	f240 2137 	movw	r1, #567	@ 0x237
 800e0e0:	483e      	ldr	r0, [pc, #248]	@ (800e1dc <__mdiff+0x124>)
 800e0e2:	f000 fb47 	bl	800e774 <__assert_func>
 800e0e6:	2301      	movs	r3, #1
 800e0e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e0ec:	4610      	mov	r0, r2
 800e0ee:	b003      	add	sp, #12
 800e0f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0f4:	bfbc      	itt	lt
 800e0f6:	464b      	movlt	r3, r9
 800e0f8:	46a1      	movlt	r9, r4
 800e0fa:	4630      	mov	r0, r6
 800e0fc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e100:	bfba      	itte	lt
 800e102:	461c      	movlt	r4, r3
 800e104:	2501      	movlt	r5, #1
 800e106:	2500      	movge	r5, #0
 800e108:	f7ff fd48 	bl	800db9c <_Balloc>
 800e10c:	4602      	mov	r2, r0
 800e10e:	b918      	cbnz	r0, 800e118 <__mdiff+0x60>
 800e110:	4b31      	ldr	r3, [pc, #196]	@ (800e1d8 <__mdiff+0x120>)
 800e112:	f240 2145 	movw	r1, #581	@ 0x245
 800e116:	e7e3      	b.n	800e0e0 <__mdiff+0x28>
 800e118:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e11c:	6926      	ldr	r6, [r4, #16]
 800e11e:	60c5      	str	r5, [r0, #12]
 800e120:	f109 0310 	add.w	r3, r9, #16
 800e124:	f109 0514 	add.w	r5, r9, #20
 800e128:	f104 0e14 	add.w	lr, r4, #20
 800e12c:	f100 0b14 	add.w	fp, r0, #20
 800e130:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e134:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e138:	9301      	str	r3, [sp, #4]
 800e13a:	46d9      	mov	r9, fp
 800e13c:	f04f 0c00 	mov.w	ip, #0
 800e140:	9b01      	ldr	r3, [sp, #4]
 800e142:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e146:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e14a:	9301      	str	r3, [sp, #4]
 800e14c:	fa1f f38a 	uxth.w	r3, sl
 800e150:	4619      	mov	r1, r3
 800e152:	b283      	uxth	r3, r0
 800e154:	1acb      	subs	r3, r1, r3
 800e156:	0c00      	lsrs	r0, r0, #16
 800e158:	4463      	add	r3, ip
 800e15a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e15e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e162:	b29b      	uxth	r3, r3
 800e164:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e168:	4576      	cmp	r6, lr
 800e16a:	f849 3b04 	str.w	r3, [r9], #4
 800e16e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e172:	d8e5      	bhi.n	800e140 <__mdiff+0x88>
 800e174:	1b33      	subs	r3, r6, r4
 800e176:	3b15      	subs	r3, #21
 800e178:	f023 0303 	bic.w	r3, r3, #3
 800e17c:	3415      	adds	r4, #21
 800e17e:	3304      	adds	r3, #4
 800e180:	42a6      	cmp	r6, r4
 800e182:	bf38      	it	cc
 800e184:	2304      	movcc	r3, #4
 800e186:	441d      	add	r5, r3
 800e188:	445b      	add	r3, fp
 800e18a:	461e      	mov	r6, r3
 800e18c:	462c      	mov	r4, r5
 800e18e:	4544      	cmp	r4, r8
 800e190:	d30e      	bcc.n	800e1b0 <__mdiff+0xf8>
 800e192:	f108 0103 	add.w	r1, r8, #3
 800e196:	1b49      	subs	r1, r1, r5
 800e198:	f021 0103 	bic.w	r1, r1, #3
 800e19c:	3d03      	subs	r5, #3
 800e19e:	45a8      	cmp	r8, r5
 800e1a0:	bf38      	it	cc
 800e1a2:	2100      	movcc	r1, #0
 800e1a4:	440b      	add	r3, r1
 800e1a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e1aa:	b191      	cbz	r1, 800e1d2 <__mdiff+0x11a>
 800e1ac:	6117      	str	r7, [r2, #16]
 800e1ae:	e79d      	b.n	800e0ec <__mdiff+0x34>
 800e1b0:	f854 1b04 	ldr.w	r1, [r4], #4
 800e1b4:	46e6      	mov	lr, ip
 800e1b6:	0c08      	lsrs	r0, r1, #16
 800e1b8:	fa1c fc81 	uxtah	ip, ip, r1
 800e1bc:	4471      	add	r1, lr
 800e1be:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e1c2:	b289      	uxth	r1, r1
 800e1c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e1c8:	f846 1b04 	str.w	r1, [r6], #4
 800e1cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e1d0:	e7dd      	b.n	800e18e <__mdiff+0xd6>
 800e1d2:	3f01      	subs	r7, #1
 800e1d4:	e7e7      	b.n	800e1a6 <__mdiff+0xee>
 800e1d6:	bf00      	nop
 800e1d8:	0800ef24 	.word	0x0800ef24
 800e1dc:	0800ef35 	.word	0x0800ef35

0800e1e0 <__d2b>:
 800e1e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e1e4:	460f      	mov	r7, r1
 800e1e6:	2101      	movs	r1, #1
 800e1e8:	ec59 8b10 	vmov	r8, r9, d0
 800e1ec:	4616      	mov	r6, r2
 800e1ee:	f7ff fcd5 	bl	800db9c <_Balloc>
 800e1f2:	4604      	mov	r4, r0
 800e1f4:	b930      	cbnz	r0, 800e204 <__d2b+0x24>
 800e1f6:	4602      	mov	r2, r0
 800e1f8:	4b23      	ldr	r3, [pc, #140]	@ (800e288 <__d2b+0xa8>)
 800e1fa:	4824      	ldr	r0, [pc, #144]	@ (800e28c <__d2b+0xac>)
 800e1fc:	f240 310f 	movw	r1, #783	@ 0x30f
 800e200:	f000 fab8 	bl	800e774 <__assert_func>
 800e204:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e208:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e20c:	b10d      	cbz	r5, 800e212 <__d2b+0x32>
 800e20e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e212:	9301      	str	r3, [sp, #4]
 800e214:	f1b8 0300 	subs.w	r3, r8, #0
 800e218:	d023      	beq.n	800e262 <__d2b+0x82>
 800e21a:	4668      	mov	r0, sp
 800e21c:	9300      	str	r3, [sp, #0]
 800e21e:	f7ff fd84 	bl	800dd2a <__lo0bits>
 800e222:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e226:	b1d0      	cbz	r0, 800e25e <__d2b+0x7e>
 800e228:	f1c0 0320 	rsb	r3, r0, #32
 800e22c:	fa02 f303 	lsl.w	r3, r2, r3
 800e230:	430b      	orrs	r3, r1
 800e232:	40c2      	lsrs	r2, r0
 800e234:	6163      	str	r3, [r4, #20]
 800e236:	9201      	str	r2, [sp, #4]
 800e238:	9b01      	ldr	r3, [sp, #4]
 800e23a:	61a3      	str	r3, [r4, #24]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	bf0c      	ite	eq
 800e240:	2201      	moveq	r2, #1
 800e242:	2202      	movne	r2, #2
 800e244:	6122      	str	r2, [r4, #16]
 800e246:	b1a5      	cbz	r5, 800e272 <__d2b+0x92>
 800e248:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e24c:	4405      	add	r5, r0
 800e24e:	603d      	str	r5, [r7, #0]
 800e250:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e254:	6030      	str	r0, [r6, #0]
 800e256:	4620      	mov	r0, r4
 800e258:	b003      	add	sp, #12
 800e25a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e25e:	6161      	str	r1, [r4, #20]
 800e260:	e7ea      	b.n	800e238 <__d2b+0x58>
 800e262:	a801      	add	r0, sp, #4
 800e264:	f7ff fd61 	bl	800dd2a <__lo0bits>
 800e268:	9b01      	ldr	r3, [sp, #4]
 800e26a:	6163      	str	r3, [r4, #20]
 800e26c:	3020      	adds	r0, #32
 800e26e:	2201      	movs	r2, #1
 800e270:	e7e8      	b.n	800e244 <__d2b+0x64>
 800e272:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e276:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e27a:	6038      	str	r0, [r7, #0]
 800e27c:	6918      	ldr	r0, [r3, #16]
 800e27e:	f7ff fd35 	bl	800dcec <__hi0bits>
 800e282:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e286:	e7e5      	b.n	800e254 <__d2b+0x74>
 800e288:	0800ef24 	.word	0x0800ef24
 800e28c:	0800ef35 	.word	0x0800ef35

0800e290 <__sfputc_r>:
 800e290:	6893      	ldr	r3, [r2, #8]
 800e292:	3b01      	subs	r3, #1
 800e294:	2b00      	cmp	r3, #0
 800e296:	b410      	push	{r4}
 800e298:	6093      	str	r3, [r2, #8]
 800e29a:	da08      	bge.n	800e2ae <__sfputc_r+0x1e>
 800e29c:	6994      	ldr	r4, [r2, #24]
 800e29e:	42a3      	cmp	r3, r4
 800e2a0:	db01      	blt.n	800e2a6 <__sfputc_r+0x16>
 800e2a2:	290a      	cmp	r1, #10
 800e2a4:	d103      	bne.n	800e2ae <__sfputc_r+0x1e>
 800e2a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e2aa:	f7fe bca2 	b.w	800cbf2 <__swbuf_r>
 800e2ae:	6813      	ldr	r3, [r2, #0]
 800e2b0:	1c58      	adds	r0, r3, #1
 800e2b2:	6010      	str	r0, [r2, #0]
 800e2b4:	7019      	strb	r1, [r3, #0]
 800e2b6:	4608      	mov	r0, r1
 800e2b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e2bc:	4770      	bx	lr

0800e2be <__sfputs_r>:
 800e2be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2c0:	4606      	mov	r6, r0
 800e2c2:	460f      	mov	r7, r1
 800e2c4:	4614      	mov	r4, r2
 800e2c6:	18d5      	adds	r5, r2, r3
 800e2c8:	42ac      	cmp	r4, r5
 800e2ca:	d101      	bne.n	800e2d0 <__sfputs_r+0x12>
 800e2cc:	2000      	movs	r0, #0
 800e2ce:	e007      	b.n	800e2e0 <__sfputs_r+0x22>
 800e2d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2d4:	463a      	mov	r2, r7
 800e2d6:	4630      	mov	r0, r6
 800e2d8:	f7ff ffda 	bl	800e290 <__sfputc_r>
 800e2dc:	1c43      	adds	r3, r0, #1
 800e2de:	d1f3      	bne.n	800e2c8 <__sfputs_r+0xa>
 800e2e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e2e4 <_vfiprintf_r>:
 800e2e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2e8:	460d      	mov	r5, r1
 800e2ea:	b09d      	sub	sp, #116	@ 0x74
 800e2ec:	4614      	mov	r4, r2
 800e2ee:	4698      	mov	r8, r3
 800e2f0:	4606      	mov	r6, r0
 800e2f2:	b118      	cbz	r0, 800e2fc <_vfiprintf_r+0x18>
 800e2f4:	6a03      	ldr	r3, [r0, #32]
 800e2f6:	b90b      	cbnz	r3, 800e2fc <_vfiprintf_r+0x18>
 800e2f8:	f7fe fb92 	bl	800ca20 <__sinit>
 800e2fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e2fe:	07d9      	lsls	r1, r3, #31
 800e300:	d405      	bmi.n	800e30e <_vfiprintf_r+0x2a>
 800e302:	89ab      	ldrh	r3, [r5, #12]
 800e304:	059a      	lsls	r2, r3, #22
 800e306:	d402      	bmi.n	800e30e <_vfiprintf_r+0x2a>
 800e308:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e30a:	f7fe fd94 	bl	800ce36 <__retarget_lock_acquire_recursive>
 800e30e:	89ab      	ldrh	r3, [r5, #12]
 800e310:	071b      	lsls	r3, r3, #28
 800e312:	d501      	bpl.n	800e318 <_vfiprintf_r+0x34>
 800e314:	692b      	ldr	r3, [r5, #16]
 800e316:	b99b      	cbnz	r3, 800e340 <_vfiprintf_r+0x5c>
 800e318:	4629      	mov	r1, r5
 800e31a:	4630      	mov	r0, r6
 800e31c:	f7fe fca8 	bl	800cc70 <__swsetup_r>
 800e320:	b170      	cbz	r0, 800e340 <_vfiprintf_r+0x5c>
 800e322:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e324:	07dc      	lsls	r4, r3, #31
 800e326:	d504      	bpl.n	800e332 <_vfiprintf_r+0x4e>
 800e328:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e32c:	b01d      	add	sp, #116	@ 0x74
 800e32e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e332:	89ab      	ldrh	r3, [r5, #12]
 800e334:	0598      	lsls	r0, r3, #22
 800e336:	d4f7      	bmi.n	800e328 <_vfiprintf_r+0x44>
 800e338:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e33a:	f7fe fd7d 	bl	800ce38 <__retarget_lock_release_recursive>
 800e33e:	e7f3      	b.n	800e328 <_vfiprintf_r+0x44>
 800e340:	2300      	movs	r3, #0
 800e342:	9309      	str	r3, [sp, #36]	@ 0x24
 800e344:	2320      	movs	r3, #32
 800e346:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e34a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e34e:	2330      	movs	r3, #48	@ 0x30
 800e350:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e500 <_vfiprintf_r+0x21c>
 800e354:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e358:	f04f 0901 	mov.w	r9, #1
 800e35c:	4623      	mov	r3, r4
 800e35e:	469a      	mov	sl, r3
 800e360:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e364:	b10a      	cbz	r2, 800e36a <_vfiprintf_r+0x86>
 800e366:	2a25      	cmp	r2, #37	@ 0x25
 800e368:	d1f9      	bne.n	800e35e <_vfiprintf_r+0x7a>
 800e36a:	ebba 0b04 	subs.w	fp, sl, r4
 800e36e:	d00b      	beq.n	800e388 <_vfiprintf_r+0xa4>
 800e370:	465b      	mov	r3, fp
 800e372:	4622      	mov	r2, r4
 800e374:	4629      	mov	r1, r5
 800e376:	4630      	mov	r0, r6
 800e378:	f7ff ffa1 	bl	800e2be <__sfputs_r>
 800e37c:	3001      	adds	r0, #1
 800e37e:	f000 80a7 	beq.w	800e4d0 <_vfiprintf_r+0x1ec>
 800e382:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e384:	445a      	add	r2, fp
 800e386:	9209      	str	r2, [sp, #36]	@ 0x24
 800e388:	f89a 3000 	ldrb.w	r3, [sl]
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	f000 809f 	beq.w	800e4d0 <_vfiprintf_r+0x1ec>
 800e392:	2300      	movs	r3, #0
 800e394:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e398:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e39c:	f10a 0a01 	add.w	sl, sl, #1
 800e3a0:	9304      	str	r3, [sp, #16]
 800e3a2:	9307      	str	r3, [sp, #28]
 800e3a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e3a8:	931a      	str	r3, [sp, #104]	@ 0x68
 800e3aa:	4654      	mov	r4, sl
 800e3ac:	2205      	movs	r2, #5
 800e3ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3b2:	4853      	ldr	r0, [pc, #332]	@ (800e500 <_vfiprintf_r+0x21c>)
 800e3b4:	f7f1 ff1c 	bl	80001f0 <memchr>
 800e3b8:	9a04      	ldr	r2, [sp, #16]
 800e3ba:	b9d8      	cbnz	r0, 800e3f4 <_vfiprintf_r+0x110>
 800e3bc:	06d1      	lsls	r1, r2, #27
 800e3be:	bf44      	itt	mi
 800e3c0:	2320      	movmi	r3, #32
 800e3c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e3c6:	0713      	lsls	r3, r2, #28
 800e3c8:	bf44      	itt	mi
 800e3ca:	232b      	movmi	r3, #43	@ 0x2b
 800e3cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e3d0:	f89a 3000 	ldrb.w	r3, [sl]
 800e3d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800e3d6:	d015      	beq.n	800e404 <_vfiprintf_r+0x120>
 800e3d8:	9a07      	ldr	r2, [sp, #28]
 800e3da:	4654      	mov	r4, sl
 800e3dc:	2000      	movs	r0, #0
 800e3de:	f04f 0c0a 	mov.w	ip, #10
 800e3e2:	4621      	mov	r1, r4
 800e3e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e3e8:	3b30      	subs	r3, #48	@ 0x30
 800e3ea:	2b09      	cmp	r3, #9
 800e3ec:	d94b      	bls.n	800e486 <_vfiprintf_r+0x1a2>
 800e3ee:	b1b0      	cbz	r0, 800e41e <_vfiprintf_r+0x13a>
 800e3f0:	9207      	str	r2, [sp, #28]
 800e3f2:	e014      	b.n	800e41e <_vfiprintf_r+0x13a>
 800e3f4:	eba0 0308 	sub.w	r3, r0, r8
 800e3f8:	fa09 f303 	lsl.w	r3, r9, r3
 800e3fc:	4313      	orrs	r3, r2
 800e3fe:	9304      	str	r3, [sp, #16]
 800e400:	46a2      	mov	sl, r4
 800e402:	e7d2      	b.n	800e3aa <_vfiprintf_r+0xc6>
 800e404:	9b03      	ldr	r3, [sp, #12]
 800e406:	1d19      	adds	r1, r3, #4
 800e408:	681b      	ldr	r3, [r3, #0]
 800e40a:	9103      	str	r1, [sp, #12]
 800e40c:	2b00      	cmp	r3, #0
 800e40e:	bfbb      	ittet	lt
 800e410:	425b      	neglt	r3, r3
 800e412:	f042 0202 	orrlt.w	r2, r2, #2
 800e416:	9307      	strge	r3, [sp, #28]
 800e418:	9307      	strlt	r3, [sp, #28]
 800e41a:	bfb8      	it	lt
 800e41c:	9204      	strlt	r2, [sp, #16]
 800e41e:	7823      	ldrb	r3, [r4, #0]
 800e420:	2b2e      	cmp	r3, #46	@ 0x2e
 800e422:	d10a      	bne.n	800e43a <_vfiprintf_r+0x156>
 800e424:	7863      	ldrb	r3, [r4, #1]
 800e426:	2b2a      	cmp	r3, #42	@ 0x2a
 800e428:	d132      	bne.n	800e490 <_vfiprintf_r+0x1ac>
 800e42a:	9b03      	ldr	r3, [sp, #12]
 800e42c:	1d1a      	adds	r2, r3, #4
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	9203      	str	r2, [sp, #12]
 800e432:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e436:	3402      	adds	r4, #2
 800e438:	9305      	str	r3, [sp, #20]
 800e43a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e510 <_vfiprintf_r+0x22c>
 800e43e:	7821      	ldrb	r1, [r4, #0]
 800e440:	2203      	movs	r2, #3
 800e442:	4650      	mov	r0, sl
 800e444:	f7f1 fed4 	bl	80001f0 <memchr>
 800e448:	b138      	cbz	r0, 800e45a <_vfiprintf_r+0x176>
 800e44a:	9b04      	ldr	r3, [sp, #16]
 800e44c:	eba0 000a 	sub.w	r0, r0, sl
 800e450:	2240      	movs	r2, #64	@ 0x40
 800e452:	4082      	lsls	r2, r0
 800e454:	4313      	orrs	r3, r2
 800e456:	3401      	adds	r4, #1
 800e458:	9304      	str	r3, [sp, #16]
 800e45a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e45e:	4829      	ldr	r0, [pc, #164]	@ (800e504 <_vfiprintf_r+0x220>)
 800e460:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e464:	2206      	movs	r2, #6
 800e466:	f7f1 fec3 	bl	80001f0 <memchr>
 800e46a:	2800      	cmp	r0, #0
 800e46c:	d03f      	beq.n	800e4ee <_vfiprintf_r+0x20a>
 800e46e:	4b26      	ldr	r3, [pc, #152]	@ (800e508 <_vfiprintf_r+0x224>)
 800e470:	bb1b      	cbnz	r3, 800e4ba <_vfiprintf_r+0x1d6>
 800e472:	9b03      	ldr	r3, [sp, #12]
 800e474:	3307      	adds	r3, #7
 800e476:	f023 0307 	bic.w	r3, r3, #7
 800e47a:	3308      	adds	r3, #8
 800e47c:	9303      	str	r3, [sp, #12]
 800e47e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e480:	443b      	add	r3, r7
 800e482:	9309      	str	r3, [sp, #36]	@ 0x24
 800e484:	e76a      	b.n	800e35c <_vfiprintf_r+0x78>
 800e486:	fb0c 3202 	mla	r2, ip, r2, r3
 800e48a:	460c      	mov	r4, r1
 800e48c:	2001      	movs	r0, #1
 800e48e:	e7a8      	b.n	800e3e2 <_vfiprintf_r+0xfe>
 800e490:	2300      	movs	r3, #0
 800e492:	3401      	adds	r4, #1
 800e494:	9305      	str	r3, [sp, #20]
 800e496:	4619      	mov	r1, r3
 800e498:	f04f 0c0a 	mov.w	ip, #10
 800e49c:	4620      	mov	r0, r4
 800e49e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e4a2:	3a30      	subs	r2, #48	@ 0x30
 800e4a4:	2a09      	cmp	r2, #9
 800e4a6:	d903      	bls.n	800e4b0 <_vfiprintf_r+0x1cc>
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d0c6      	beq.n	800e43a <_vfiprintf_r+0x156>
 800e4ac:	9105      	str	r1, [sp, #20]
 800e4ae:	e7c4      	b.n	800e43a <_vfiprintf_r+0x156>
 800e4b0:	fb0c 2101 	mla	r1, ip, r1, r2
 800e4b4:	4604      	mov	r4, r0
 800e4b6:	2301      	movs	r3, #1
 800e4b8:	e7f0      	b.n	800e49c <_vfiprintf_r+0x1b8>
 800e4ba:	ab03      	add	r3, sp, #12
 800e4bc:	9300      	str	r3, [sp, #0]
 800e4be:	462a      	mov	r2, r5
 800e4c0:	4b12      	ldr	r3, [pc, #72]	@ (800e50c <_vfiprintf_r+0x228>)
 800e4c2:	a904      	add	r1, sp, #16
 800e4c4:	4630      	mov	r0, r6
 800e4c6:	f7fd fe69 	bl	800c19c <_printf_float>
 800e4ca:	4607      	mov	r7, r0
 800e4cc:	1c78      	adds	r0, r7, #1
 800e4ce:	d1d6      	bne.n	800e47e <_vfiprintf_r+0x19a>
 800e4d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e4d2:	07d9      	lsls	r1, r3, #31
 800e4d4:	d405      	bmi.n	800e4e2 <_vfiprintf_r+0x1fe>
 800e4d6:	89ab      	ldrh	r3, [r5, #12]
 800e4d8:	059a      	lsls	r2, r3, #22
 800e4da:	d402      	bmi.n	800e4e2 <_vfiprintf_r+0x1fe>
 800e4dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e4de:	f7fe fcab 	bl	800ce38 <__retarget_lock_release_recursive>
 800e4e2:	89ab      	ldrh	r3, [r5, #12]
 800e4e4:	065b      	lsls	r3, r3, #25
 800e4e6:	f53f af1f 	bmi.w	800e328 <_vfiprintf_r+0x44>
 800e4ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e4ec:	e71e      	b.n	800e32c <_vfiprintf_r+0x48>
 800e4ee:	ab03      	add	r3, sp, #12
 800e4f0:	9300      	str	r3, [sp, #0]
 800e4f2:	462a      	mov	r2, r5
 800e4f4:	4b05      	ldr	r3, [pc, #20]	@ (800e50c <_vfiprintf_r+0x228>)
 800e4f6:	a904      	add	r1, sp, #16
 800e4f8:	4630      	mov	r0, r6
 800e4fa:	f7fe f8e7 	bl	800c6cc <_printf_i>
 800e4fe:	e7e4      	b.n	800e4ca <_vfiprintf_r+0x1e6>
 800e500:	0800ef8e 	.word	0x0800ef8e
 800e504:	0800ef98 	.word	0x0800ef98
 800e508:	0800c19d 	.word	0x0800c19d
 800e50c:	0800e2bf 	.word	0x0800e2bf
 800e510:	0800ef94 	.word	0x0800ef94

0800e514 <__sflush_r>:
 800e514:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e51c:	0716      	lsls	r6, r2, #28
 800e51e:	4605      	mov	r5, r0
 800e520:	460c      	mov	r4, r1
 800e522:	d454      	bmi.n	800e5ce <__sflush_r+0xba>
 800e524:	684b      	ldr	r3, [r1, #4]
 800e526:	2b00      	cmp	r3, #0
 800e528:	dc02      	bgt.n	800e530 <__sflush_r+0x1c>
 800e52a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	dd48      	ble.n	800e5c2 <__sflush_r+0xae>
 800e530:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e532:	2e00      	cmp	r6, #0
 800e534:	d045      	beq.n	800e5c2 <__sflush_r+0xae>
 800e536:	2300      	movs	r3, #0
 800e538:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e53c:	682f      	ldr	r7, [r5, #0]
 800e53e:	6a21      	ldr	r1, [r4, #32]
 800e540:	602b      	str	r3, [r5, #0]
 800e542:	d030      	beq.n	800e5a6 <__sflush_r+0x92>
 800e544:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e546:	89a3      	ldrh	r3, [r4, #12]
 800e548:	0759      	lsls	r1, r3, #29
 800e54a:	d505      	bpl.n	800e558 <__sflush_r+0x44>
 800e54c:	6863      	ldr	r3, [r4, #4]
 800e54e:	1ad2      	subs	r2, r2, r3
 800e550:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e552:	b10b      	cbz	r3, 800e558 <__sflush_r+0x44>
 800e554:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e556:	1ad2      	subs	r2, r2, r3
 800e558:	2300      	movs	r3, #0
 800e55a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e55c:	6a21      	ldr	r1, [r4, #32]
 800e55e:	4628      	mov	r0, r5
 800e560:	47b0      	blx	r6
 800e562:	1c43      	adds	r3, r0, #1
 800e564:	89a3      	ldrh	r3, [r4, #12]
 800e566:	d106      	bne.n	800e576 <__sflush_r+0x62>
 800e568:	6829      	ldr	r1, [r5, #0]
 800e56a:	291d      	cmp	r1, #29
 800e56c:	d82b      	bhi.n	800e5c6 <__sflush_r+0xb2>
 800e56e:	4a2a      	ldr	r2, [pc, #168]	@ (800e618 <__sflush_r+0x104>)
 800e570:	40ca      	lsrs	r2, r1
 800e572:	07d6      	lsls	r6, r2, #31
 800e574:	d527      	bpl.n	800e5c6 <__sflush_r+0xb2>
 800e576:	2200      	movs	r2, #0
 800e578:	6062      	str	r2, [r4, #4]
 800e57a:	04d9      	lsls	r1, r3, #19
 800e57c:	6922      	ldr	r2, [r4, #16]
 800e57e:	6022      	str	r2, [r4, #0]
 800e580:	d504      	bpl.n	800e58c <__sflush_r+0x78>
 800e582:	1c42      	adds	r2, r0, #1
 800e584:	d101      	bne.n	800e58a <__sflush_r+0x76>
 800e586:	682b      	ldr	r3, [r5, #0]
 800e588:	b903      	cbnz	r3, 800e58c <__sflush_r+0x78>
 800e58a:	6560      	str	r0, [r4, #84]	@ 0x54
 800e58c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e58e:	602f      	str	r7, [r5, #0]
 800e590:	b1b9      	cbz	r1, 800e5c2 <__sflush_r+0xae>
 800e592:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e596:	4299      	cmp	r1, r3
 800e598:	d002      	beq.n	800e5a0 <__sflush_r+0x8c>
 800e59a:	4628      	mov	r0, r5
 800e59c:	f7ff fab4 	bl	800db08 <_free_r>
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	6363      	str	r3, [r4, #52]	@ 0x34
 800e5a4:	e00d      	b.n	800e5c2 <__sflush_r+0xae>
 800e5a6:	2301      	movs	r3, #1
 800e5a8:	4628      	mov	r0, r5
 800e5aa:	47b0      	blx	r6
 800e5ac:	4602      	mov	r2, r0
 800e5ae:	1c50      	adds	r0, r2, #1
 800e5b0:	d1c9      	bne.n	800e546 <__sflush_r+0x32>
 800e5b2:	682b      	ldr	r3, [r5, #0]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d0c6      	beq.n	800e546 <__sflush_r+0x32>
 800e5b8:	2b1d      	cmp	r3, #29
 800e5ba:	d001      	beq.n	800e5c0 <__sflush_r+0xac>
 800e5bc:	2b16      	cmp	r3, #22
 800e5be:	d11e      	bne.n	800e5fe <__sflush_r+0xea>
 800e5c0:	602f      	str	r7, [r5, #0]
 800e5c2:	2000      	movs	r0, #0
 800e5c4:	e022      	b.n	800e60c <__sflush_r+0xf8>
 800e5c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e5ca:	b21b      	sxth	r3, r3
 800e5cc:	e01b      	b.n	800e606 <__sflush_r+0xf2>
 800e5ce:	690f      	ldr	r7, [r1, #16]
 800e5d0:	2f00      	cmp	r7, #0
 800e5d2:	d0f6      	beq.n	800e5c2 <__sflush_r+0xae>
 800e5d4:	0793      	lsls	r3, r2, #30
 800e5d6:	680e      	ldr	r6, [r1, #0]
 800e5d8:	bf08      	it	eq
 800e5da:	694b      	ldreq	r3, [r1, #20]
 800e5dc:	600f      	str	r7, [r1, #0]
 800e5de:	bf18      	it	ne
 800e5e0:	2300      	movne	r3, #0
 800e5e2:	eba6 0807 	sub.w	r8, r6, r7
 800e5e6:	608b      	str	r3, [r1, #8]
 800e5e8:	f1b8 0f00 	cmp.w	r8, #0
 800e5ec:	dde9      	ble.n	800e5c2 <__sflush_r+0xae>
 800e5ee:	6a21      	ldr	r1, [r4, #32]
 800e5f0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e5f2:	4643      	mov	r3, r8
 800e5f4:	463a      	mov	r2, r7
 800e5f6:	4628      	mov	r0, r5
 800e5f8:	47b0      	blx	r6
 800e5fa:	2800      	cmp	r0, #0
 800e5fc:	dc08      	bgt.n	800e610 <__sflush_r+0xfc>
 800e5fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e602:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e606:	81a3      	strh	r3, [r4, #12]
 800e608:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e60c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e610:	4407      	add	r7, r0
 800e612:	eba8 0800 	sub.w	r8, r8, r0
 800e616:	e7e7      	b.n	800e5e8 <__sflush_r+0xd4>
 800e618:	20400001 	.word	0x20400001

0800e61c <_fflush_r>:
 800e61c:	b538      	push	{r3, r4, r5, lr}
 800e61e:	690b      	ldr	r3, [r1, #16]
 800e620:	4605      	mov	r5, r0
 800e622:	460c      	mov	r4, r1
 800e624:	b913      	cbnz	r3, 800e62c <_fflush_r+0x10>
 800e626:	2500      	movs	r5, #0
 800e628:	4628      	mov	r0, r5
 800e62a:	bd38      	pop	{r3, r4, r5, pc}
 800e62c:	b118      	cbz	r0, 800e636 <_fflush_r+0x1a>
 800e62e:	6a03      	ldr	r3, [r0, #32]
 800e630:	b90b      	cbnz	r3, 800e636 <_fflush_r+0x1a>
 800e632:	f7fe f9f5 	bl	800ca20 <__sinit>
 800e636:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	d0f3      	beq.n	800e626 <_fflush_r+0xa>
 800e63e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e640:	07d0      	lsls	r0, r2, #31
 800e642:	d404      	bmi.n	800e64e <_fflush_r+0x32>
 800e644:	0599      	lsls	r1, r3, #22
 800e646:	d402      	bmi.n	800e64e <_fflush_r+0x32>
 800e648:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e64a:	f7fe fbf4 	bl	800ce36 <__retarget_lock_acquire_recursive>
 800e64e:	4628      	mov	r0, r5
 800e650:	4621      	mov	r1, r4
 800e652:	f7ff ff5f 	bl	800e514 <__sflush_r>
 800e656:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e658:	07da      	lsls	r2, r3, #31
 800e65a:	4605      	mov	r5, r0
 800e65c:	d4e4      	bmi.n	800e628 <_fflush_r+0xc>
 800e65e:	89a3      	ldrh	r3, [r4, #12]
 800e660:	059b      	lsls	r3, r3, #22
 800e662:	d4e1      	bmi.n	800e628 <_fflush_r+0xc>
 800e664:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e666:	f7fe fbe7 	bl	800ce38 <__retarget_lock_release_recursive>
 800e66a:	e7dd      	b.n	800e628 <_fflush_r+0xc>

0800e66c <__swhatbuf_r>:
 800e66c:	b570      	push	{r4, r5, r6, lr}
 800e66e:	460c      	mov	r4, r1
 800e670:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e674:	2900      	cmp	r1, #0
 800e676:	b096      	sub	sp, #88	@ 0x58
 800e678:	4615      	mov	r5, r2
 800e67a:	461e      	mov	r6, r3
 800e67c:	da0d      	bge.n	800e69a <__swhatbuf_r+0x2e>
 800e67e:	89a3      	ldrh	r3, [r4, #12]
 800e680:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e684:	f04f 0100 	mov.w	r1, #0
 800e688:	bf14      	ite	ne
 800e68a:	2340      	movne	r3, #64	@ 0x40
 800e68c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e690:	2000      	movs	r0, #0
 800e692:	6031      	str	r1, [r6, #0]
 800e694:	602b      	str	r3, [r5, #0]
 800e696:	b016      	add	sp, #88	@ 0x58
 800e698:	bd70      	pop	{r4, r5, r6, pc}
 800e69a:	466a      	mov	r2, sp
 800e69c:	f000 f848 	bl	800e730 <_fstat_r>
 800e6a0:	2800      	cmp	r0, #0
 800e6a2:	dbec      	blt.n	800e67e <__swhatbuf_r+0x12>
 800e6a4:	9901      	ldr	r1, [sp, #4]
 800e6a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e6aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e6ae:	4259      	negs	r1, r3
 800e6b0:	4159      	adcs	r1, r3
 800e6b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e6b6:	e7eb      	b.n	800e690 <__swhatbuf_r+0x24>

0800e6b8 <__smakebuf_r>:
 800e6b8:	898b      	ldrh	r3, [r1, #12]
 800e6ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e6bc:	079d      	lsls	r5, r3, #30
 800e6be:	4606      	mov	r6, r0
 800e6c0:	460c      	mov	r4, r1
 800e6c2:	d507      	bpl.n	800e6d4 <__smakebuf_r+0x1c>
 800e6c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e6c8:	6023      	str	r3, [r4, #0]
 800e6ca:	6123      	str	r3, [r4, #16]
 800e6cc:	2301      	movs	r3, #1
 800e6ce:	6163      	str	r3, [r4, #20]
 800e6d0:	b003      	add	sp, #12
 800e6d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e6d4:	ab01      	add	r3, sp, #4
 800e6d6:	466a      	mov	r2, sp
 800e6d8:	f7ff ffc8 	bl	800e66c <__swhatbuf_r>
 800e6dc:	9f00      	ldr	r7, [sp, #0]
 800e6de:	4605      	mov	r5, r0
 800e6e0:	4639      	mov	r1, r7
 800e6e2:	4630      	mov	r0, r6
 800e6e4:	f7fd fc2e 	bl	800bf44 <_malloc_r>
 800e6e8:	b948      	cbnz	r0, 800e6fe <__smakebuf_r+0x46>
 800e6ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6ee:	059a      	lsls	r2, r3, #22
 800e6f0:	d4ee      	bmi.n	800e6d0 <__smakebuf_r+0x18>
 800e6f2:	f023 0303 	bic.w	r3, r3, #3
 800e6f6:	f043 0302 	orr.w	r3, r3, #2
 800e6fa:	81a3      	strh	r3, [r4, #12]
 800e6fc:	e7e2      	b.n	800e6c4 <__smakebuf_r+0xc>
 800e6fe:	89a3      	ldrh	r3, [r4, #12]
 800e700:	6020      	str	r0, [r4, #0]
 800e702:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e706:	81a3      	strh	r3, [r4, #12]
 800e708:	9b01      	ldr	r3, [sp, #4]
 800e70a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e70e:	b15b      	cbz	r3, 800e728 <__smakebuf_r+0x70>
 800e710:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e714:	4630      	mov	r0, r6
 800e716:	f000 f81d 	bl	800e754 <_isatty_r>
 800e71a:	b128      	cbz	r0, 800e728 <__smakebuf_r+0x70>
 800e71c:	89a3      	ldrh	r3, [r4, #12]
 800e71e:	f023 0303 	bic.w	r3, r3, #3
 800e722:	f043 0301 	orr.w	r3, r3, #1
 800e726:	81a3      	strh	r3, [r4, #12]
 800e728:	89a3      	ldrh	r3, [r4, #12]
 800e72a:	431d      	orrs	r5, r3
 800e72c:	81a5      	strh	r5, [r4, #12]
 800e72e:	e7cf      	b.n	800e6d0 <__smakebuf_r+0x18>

0800e730 <_fstat_r>:
 800e730:	b538      	push	{r3, r4, r5, lr}
 800e732:	4d07      	ldr	r5, [pc, #28]	@ (800e750 <_fstat_r+0x20>)
 800e734:	2300      	movs	r3, #0
 800e736:	4604      	mov	r4, r0
 800e738:	4608      	mov	r0, r1
 800e73a:	4611      	mov	r1, r2
 800e73c:	602b      	str	r3, [r5, #0]
 800e73e:	f7f5 fa43 	bl	8003bc8 <_fstat>
 800e742:	1c43      	adds	r3, r0, #1
 800e744:	d102      	bne.n	800e74c <_fstat_r+0x1c>
 800e746:	682b      	ldr	r3, [r5, #0]
 800e748:	b103      	cbz	r3, 800e74c <_fstat_r+0x1c>
 800e74a:	6023      	str	r3, [r4, #0]
 800e74c:	bd38      	pop	{r3, r4, r5, pc}
 800e74e:	bf00      	nop
 800e750:	200266f0 	.word	0x200266f0

0800e754 <_isatty_r>:
 800e754:	b538      	push	{r3, r4, r5, lr}
 800e756:	4d06      	ldr	r5, [pc, #24]	@ (800e770 <_isatty_r+0x1c>)
 800e758:	2300      	movs	r3, #0
 800e75a:	4604      	mov	r4, r0
 800e75c:	4608      	mov	r0, r1
 800e75e:	602b      	str	r3, [r5, #0]
 800e760:	f7f5 fa42 	bl	8003be8 <_isatty>
 800e764:	1c43      	adds	r3, r0, #1
 800e766:	d102      	bne.n	800e76e <_isatty_r+0x1a>
 800e768:	682b      	ldr	r3, [r5, #0]
 800e76a:	b103      	cbz	r3, 800e76e <_isatty_r+0x1a>
 800e76c:	6023      	str	r3, [r4, #0]
 800e76e:	bd38      	pop	{r3, r4, r5, pc}
 800e770:	200266f0 	.word	0x200266f0

0800e774 <__assert_func>:
 800e774:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e776:	4614      	mov	r4, r2
 800e778:	461a      	mov	r2, r3
 800e77a:	4b09      	ldr	r3, [pc, #36]	@ (800e7a0 <__assert_func+0x2c>)
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	4605      	mov	r5, r0
 800e780:	68d8      	ldr	r0, [r3, #12]
 800e782:	b14c      	cbz	r4, 800e798 <__assert_func+0x24>
 800e784:	4b07      	ldr	r3, [pc, #28]	@ (800e7a4 <__assert_func+0x30>)
 800e786:	9100      	str	r1, [sp, #0]
 800e788:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e78c:	4906      	ldr	r1, [pc, #24]	@ (800e7a8 <__assert_func+0x34>)
 800e78e:	462b      	mov	r3, r5
 800e790:	f000 f842 	bl	800e818 <fiprintf>
 800e794:	f000 f852 	bl	800e83c <abort>
 800e798:	4b04      	ldr	r3, [pc, #16]	@ (800e7ac <__assert_func+0x38>)
 800e79a:	461c      	mov	r4, r3
 800e79c:	e7f3      	b.n	800e786 <__assert_func+0x12>
 800e79e:	bf00      	nop
 800e7a0:	20000024 	.word	0x20000024
 800e7a4:	0800efa9 	.word	0x0800efa9
 800e7a8:	0800efb6 	.word	0x0800efb6
 800e7ac:	0800efe4 	.word	0x0800efe4

0800e7b0 <_calloc_r>:
 800e7b0:	b570      	push	{r4, r5, r6, lr}
 800e7b2:	fba1 5402 	umull	r5, r4, r1, r2
 800e7b6:	b934      	cbnz	r4, 800e7c6 <_calloc_r+0x16>
 800e7b8:	4629      	mov	r1, r5
 800e7ba:	f7fd fbc3 	bl	800bf44 <_malloc_r>
 800e7be:	4606      	mov	r6, r0
 800e7c0:	b928      	cbnz	r0, 800e7ce <_calloc_r+0x1e>
 800e7c2:	4630      	mov	r0, r6
 800e7c4:	bd70      	pop	{r4, r5, r6, pc}
 800e7c6:	220c      	movs	r2, #12
 800e7c8:	6002      	str	r2, [r0, #0]
 800e7ca:	2600      	movs	r6, #0
 800e7cc:	e7f9      	b.n	800e7c2 <_calloc_r+0x12>
 800e7ce:	462a      	mov	r2, r5
 800e7d0:	4621      	mov	r1, r4
 800e7d2:	f7fe faa3 	bl	800cd1c <memset>
 800e7d6:	e7f4      	b.n	800e7c2 <_calloc_r+0x12>

0800e7d8 <__ascii_mbtowc>:
 800e7d8:	b082      	sub	sp, #8
 800e7da:	b901      	cbnz	r1, 800e7de <__ascii_mbtowc+0x6>
 800e7dc:	a901      	add	r1, sp, #4
 800e7de:	b142      	cbz	r2, 800e7f2 <__ascii_mbtowc+0x1a>
 800e7e0:	b14b      	cbz	r3, 800e7f6 <__ascii_mbtowc+0x1e>
 800e7e2:	7813      	ldrb	r3, [r2, #0]
 800e7e4:	600b      	str	r3, [r1, #0]
 800e7e6:	7812      	ldrb	r2, [r2, #0]
 800e7e8:	1e10      	subs	r0, r2, #0
 800e7ea:	bf18      	it	ne
 800e7ec:	2001      	movne	r0, #1
 800e7ee:	b002      	add	sp, #8
 800e7f0:	4770      	bx	lr
 800e7f2:	4610      	mov	r0, r2
 800e7f4:	e7fb      	b.n	800e7ee <__ascii_mbtowc+0x16>
 800e7f6:	f06f 0001 	mvn.w	r0, #1
 800e7fa:	e7f8      	b.n	800e7ee <__ascii_mbtowc+0x16>

0800e7fc <__ascii_wctomb>:
 800e7fc:	4603      	mov	r3, r0
 800e7fe:	4608      	mov	r0, r1
 800e800:	b141      	cbz	r1, 800e814 <__ascii_wctomb+0x18>
 800e802:	2aff      	cmp	r2, #255	@ 0xff
 800e804:	d904      	bls.n	800e810 <__ascii_wctomb+0x14>
 800e806:	228a      	movs	r2, #138	@ 0x8a
 800e808:	601a      	str	r2, [r3, #0]
 800e80a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e80e:	4770      	bx	lr
 800e810:	700a      	strb	r2, [r1, #0]
 800e812:	2001      	movs	r0, #1
 800e814:	4770      	bx	lr
	...

0800e818 <fiprintf>:
 800e818:	b40e      	push	{r1, r2, r3}
 800e81a:	b503      	push	{r0, r1, lr}
 800e81c:	4601      	mov	r1, r0
 800e81e:	ab03      	add	r3, sp, #12
 800e820:	4805      	ldr	r0, [pc, #20]	@ (800e838 <fiprintf+0x20>)
 800e822:	f853 2b04 	ldr.w	r2, [r3], #4
 800e826:	6800      	ldr	r0, [r0, #0]
 800e828:	9301      	str	r3, [sp, #4]
 800e82a:	f7ff fd5b 	bl	800e2e4 <_vfiprintf_r>
 800e82e:	b002      	add	sp, #8
 800e830:	f85d eb04 	ldr.w	lr, [sp], #4
 800e834:	b003      	add	sp, #12
 800e836:	4770      	bx	lr
 800e838:	20000024 	.word	0x20000024

0800e83c <abort>:
 800e83c:	b508      	push	{r3, lr}
 800e83e:	2006      	movs	r0, #6
 800e840:	f000 f82c 	bl	800e89c <raise>
 800e844:	2001      	movs	r0, #1
 800e846:	f7f5 f98b 	bl	8003b60 <_exit>

0800e84a <_raise_r>:
 800e84a:	291f      	cmp	r1, #31
 800e84c:	b538      	push	{r3, r4, r5, lr}
 800e84e:	4605      	mov	r5, r0
 800e850:	460c      	mov	r4, r1
 800e852:	d904      	bls.n	800e85e <_raise_r+0x14>
 800e854:	2316      	movs	r3, #22
 800e856:	6003      	str	r3, [r0, #0]
 800e858:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e85c:	bd38      	pop	{r3, r4, r5, pc}
 800e85e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e860:	b112      	cbz	r2, 800e868 <_raise_r+0x1e>
 800e862:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e866:	b94b      	cbnz	r3, 800e87c <_raise_r+0x32>
 800e868:	4628      	mov	r0, r5
 800e86a:	f000 f831 	bl	800e8d0 <_getpid_r>
 800e86e:	4622      	mov	r2, r4
 800e870:	4601      	mov	r1, r0
 800e872:	4628      	mov	r0, r5
 800e874:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e878:	f000 b818 	b.w	800e8ac <_kill_r>
 800e87c:	2b01      	cmp	r3, #1
 800e87e:	d00a      	beq.n	800e896 <_raise_r+0x4c>
 800e880:	1c59      	adds	r1, r3, #1
 800e882:	d103      	bne.n	800e88c <_raise_r+0x42>
 800e884:	2316      	movs	r3, #22
 800e886:	6003      	str	r3, [r0, #0]
 800e888:	2001      	movs	r0, #1
 800e88a:	e7e7      	b.n	800e85c <_raise_r+0x12>
 800e88c:	2100      	movs	r1, #0
 800e88e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e892:	4620      	mov	r0, r4
 800e894:	4798      	blx	r3
 800e896:	2000      	movs	r0, #0
 800e898:	e7e0      	b.n	800e85c <_raise_r+0x12>
	...

0800e89c <raise>:
 800e89c:	4b02      	ldr	r3, [pc, #8]	@ (800e8a8 <raise+0xc>)
 800e89e:	4601      	mov	r1, r0
 800e8a0:	6818      	ldr	r0, [r3, #0]
 800e8a2:	f7ff bfd2 	b.w	800e84a <_raise_r>
 800e8a6:	bf00      	nop
 800e8a8:	20000024 	.word	0x20000024

0800e8ac <_kill_r>:
 800e8ac:	b538      	push	{r3, r4, r5, lr}
 800e8ae:	4d07      	ldr	r5, [pc, #28]	@ (800e8cc <_kill_r+0x20>)
 800e8b0:	2300      	movs	r3, #0
 800e8b2:	4604      	mov	r4, r0
 800e8b4:	4608      	mov	r0, r1
 800e8b6:	4611      	mov	r1, r2
 800e8b8:	602b      	str	r3, [r5, #0]
 800e8ba:	f7f5 f941 	bl	8003b40 <_kill>
 800e8be:	1c43      	adds	r3, r0, #1
 800e8c0:	d102      	bne.n	800e8c8 <_kill_r+0x1c>
 800e8c2:	682b      	ldr	r3, [r5, #0]
 800e8c4:	b103      	cbz	r3, 800e8c8 <_kill_r+0x1c>
 800e8c6:	6023      	str	r3, [r4, #0]
 800e8c8:	bd38      	pop	{r3, r4, r5, pc}
 800e8ca:	bf00      	nop
 800e8cc:	200266f0 	.word	0x200266f0

0800e8d0 <_getpid_r>:
 800e8d0:	f7f5 b92e 	b.w	8003b30 <_getpid>

0800e8d4 <_init>:
 800e8d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8d6:	bf00      	nop
 800e8d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e8da:	bc08      	pop	{r3}
 800e8dc:	469e      	mov	lr, r3
 800e8de:	4770      	bx	lr

0800e8e0 <_fini>:
 800e8e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8e2:	bf00      	nop
 800e8e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e8e6:	bc08      	pop	{r3}
 800e8e8:	469e      	mov	lr, r3
 800e8ea:	4770      	bx	lr
