OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/amit/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/alu_8bit/runs/RUN_2025.05.07_17.36.09/tmp/placement/12-resizer.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            1723.5 u
legalized HPWL           1806.7 u
delta HPWL                    5 %

[INFO DPL-0020] Mirrored 65 instances
[INFO DPL-0021] HPWL before            1806.7 u
[INFO DPL-0022] HPWL after             1723.5 u
[INFO DPL-0023] HPWL delta               -4.6 %
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/alu_8bit/runs/RUN_2025.05.07_17.36.09/results/placement/alu_8bit.odb'…
Writing netlist to '/openlane/designs/alu_8bit/runs/RUN_2025.05.07_17.36.09/results/placement/alu_8bit.nl.v'…
Writing powered netlist to '/openlane/designs/alu_8bit/runs/RUN_2025.05.07_17.36.09/results/placement/alu_8bit.pnl.v'…
Writing layout to '/openlane/designs/alu_8bit/runs/RUN_2025.05.07_17.36.09/results/placement/alu_8bit.def'…
