

================================================================
== Vivado HLS Report for 'rules_in'
================================================================
* Date:           Wed May 29 09:54:40 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        my_ip_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       8|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      63|
|Register         |        -|      -|      98|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      98|      71|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   8|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   8|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_done        |   9|          2|    1|          2|
    |ap_return_0    |   9|          2|   32|         64|
    |ap_return_1    |   9|          2|   32|         64|
    |ap_return_2    |   9|          2|   32|         64|
    |rule0_V_blk_n  |   9|          2|    1|          2|
    |rule1_V_blk_n  |   9|          2|    1|          2|
    |rule2_V_blk_n  |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  63|         14|  100|        200|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  32|   0|   32|          0|
    |ap_return_1_preg  |  32|   0|   32|          0|
    |ap_return_2_preg  |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  98|   0|   98|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |   rules_in   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |   rules_in   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   rules_in   | return value |
|ap_done          | out |    1| ap_ctrl_hs |   rules_in   | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |   rules_in   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   rules_in   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   rules_in   | return value |
|ap_return_0      | out |   32| ap_ctrl_hs |   rules_in   | return value |
|ap_return_1      | out |   32| ap_ctrl_hs |   rules_in   | return value |
|ap_return_2      | out |   32| ap_ctrl_hs |   rules_in   | return value |
|rule0_V_dout     |  in |   32|   ap_fifo  |    rule0_V   |    pointer   |
|rule0_V_empty_n  |  in |    1|   ap_fifo  |    rule0_V   |    pointer   |
|rule0_V_read     | out |    1|   ap_fifo  |    rule0_V   |    pointer   |
|rule1_V_dout     |  in |   32|   ap_fifo  |    rule1_V   |    pointer   |
|rule1_V_empty_n  |  in |    1|   ap_fifo  |    rule1_V   |    pointer   |
|rule1_V_read     | out |    1|   ap_fifo  |    rule1_V   |    pointer   |
|rule2_V_dout     |  in |   32|   ap_fifo  |    rule2_V   |    pointer   |
|rule2_V_empty_n  |  in |    1|   ap_fifo  |    rule2_V   |    pointer   |
|rule2_V_read     | out |    1|   ap_fifo  |    rule2_V   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 3.40ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 5 [1/1] (3.40ns)   --->   "%rule0_V_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rule0_V)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 6 [1/1] (3.40ns)   --->   "%rule1_V_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rule1_V)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 7 [1/1] (3.40ns)   --->   "%rule2_V_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rule2_V)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32 } undef, i32 %rule0_V_read, 0"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32 } %mrv, i32 %rule1_V_read, 1"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32 } %mrv_1, i32 %rule2_V_read, 2"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "ret { i32, i32, i32 } %mrv_2"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rule0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rule1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rule2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2   (specinterface) [ 00]
StgValue_3   (specinterface) [ 00]
StgValue_4   (specinterface) [ 00]
rule0_V_read (read         ) [ 00]
rule1_V_read (read         ) [ 00]
rule2_V_read (read         ) [ 00]
mrv          (insertvalue  ) [ 00]
mrv_1        (insertvalue  ) [ 00]
mrv_2        (insertvalue  ) [ 00]
StgValue_11  (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rule0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rule1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rule2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="rule0_V_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rule0_V_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="rule1_V_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rule1_V_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="rule2_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rule2_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="mrv_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="96" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="mrv_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="96" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="mrv_2_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="96" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="18" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="18" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="18" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="20" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="22" pin="2"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="40" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="28" pin="2"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="46" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="34" pin="2"/><net_sink comp="52" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: rules_in : rule0_V | {1 }
	Port: rules_in : rule1_V | {1 }
	Port: rules_in : rule2_V | {1 }
  - Chain level:
	State 1
		mrv_1 : 1
		mrv_2 : 2
		StgValue_11 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|          | rule0_V_read_read_fu_22 |
|   read   | rule1_V_read_read_fu_28 |
|          | rule2_V_read_read_fu_34 |
|----------|-------------------------|
|          |        mrv_fu_40        |
|insertvalue|       mrv_1_fu_46       |
|          |       mrv_2_fu_52       |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
