/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.35
Hash     : d4a5e5a
Date     : Feb  9 2024
Type     : Engineering
Log Time   : Fri Feb  9 07:15:56 2024 GMT
#Unconstrained setup timing startpoint/endpoint

timing_node_id node_type node_name
-------------- --------- ---------
1 .input rx.inpad[0]
2 .input sw[0].inpad[0]
3 .input sw[1].inpad[0]
4 .input sw[2].inpad[0]
5 .input sw[3].inpad[0]
6 .input sw[4].inpad[0]
7 .input sw[5].inpad[0]
8 .input sw[6].inpad[0]
9 .input sw[7].inpad[0]
10 .input sw[8].inpad[0]
11 .input sw[9].inpad[0]
12 .input sw[10].inpad[0]
13 .input sw[11].inpad[0]
14 .input sw[12].inpad[0]
15 .input sw[13].inpad[0]
16 .input sw[14].inpad[0]
17 .input sw[15].inpad[0]
12833 dffre tx.Q[0]
74690 dffre iomem_rdata[16].D[0]
74692 dffre iomem_rdata[17].D[0]
74694 dffre iomem_rdata[18].D[0]
74696 dffre iomem_rdata[19].D[0]
74698 dffre iomem_rdata[20].D[0]
74700 dffre iomem_rdata[21].D[0]
74702 dffre iomem_rdata[22].D[0]
74704 dffre iomem_rdata[23].D[0]
74706 dffre iomem_rdata[24].D[0]
74708 dffre iomem_rdata[25].D[0]
74710 dffre iomem_rdata[26].D[0]
74712 dffre iomem_rdata[27].D[0]
74714 dffre iomem_rdata[28].D[0]
74716 dffre iomem_rdata[29].D[0]
74718 dffre iomem_rdata[30].D[0]
74720 dffre iomem_rdata[31].D[0]
83448 .output out:led[0].outpad[0]
83450 .output out:led[1].outpad[0]
83452 .output out:led[2].outpad[0]
83454 .output out:led[3].outpad[0]
83456 .output out:led[4].outpad[0]
83458 .output out:led[5].outpad[0]
83460 .output out:led[6].outpad[0]
83462 .output out:led[7].outpad[0]
83464 .output out:led[8].outpad[0]
83466 .output out:led[9].outpad[0]
83468 .output out:led[10].outpad[0]
83470 .output out:led[11].outpad[0]
83472 .output out:led[12].outpad[0]
83474 .output out:led[13].outpad[0]
83476 .output out:led[14].outpad[0]
83478 .output out:led[15].outpad[0]
91692 .output out:tx.outpad[0]

#End of unconstrained setup startpoint/endpoint report
