SYSC_R8A77965: y => no
      Direct dependencies: SOC_RENESAS [=y]
      Reverse dependencies: ARCH_R8A77965 [=y] && SOC_RENESAS [=y] && ARM64 [=y]

PHY_SPARX5_SERDES: y => no
      Direct dependencies: (ARCH_SPARX5 [=y] || COMPILE_TEST [=y]) && OF [=y] && HAS_IOMEM [=y]
      Reverse dependencies: SPARX5_SWITCH [=y] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_MICROCHIP [=y] && NET_SWITCHDEV [=y] && HAS_IOMEM [=y] && OF [=y] && (ARCH_SPARX5 [=y] || COMPILE_TEST [=y])

SPARSEMEM_VMEMMAP: y => no
      Direct dependencies: SPARSEMEM [=y] && SPARSEMEM_VMEMMAP_ENABLE [=y]
      Reverse dependencies: ARCH_SPARSEMEM_ENABLE [=y]

TEGRA_BPMP: y => no
      Direct dependencies: ARCH_TEGRA [=y] && TEGRA_HSP_MBOX [=y] && TEGRA_IVC [=y]
      Reverse dependencies: ARCH_TEGRA_186_SOC [=n] && ARCH_TEGRA [=y] && ARM64 [=y] || ARCH_TEGRA_194_SOC [=y] && ARCH_TEGRA [=y] && ARM64 [=y] || ARCH_TEGRA_234_SOC [=n] && ARCH_TEGRA [=y] && ARM64 [=y]

TMPFS: y => no
      Direct dependencies: SHMEM [=y]
      Reverse dependencies: DRM_I915 [=n] && HAS_IOMEM [=y] && DRM [=y] && X86 && PCI [=n] || DRM_MSM [=y] && HAS_IOMEM [=y] && DRM [=y] && (ARCH_QCOM [=y] || SOC_IMX5 || COMPILE_TEST [=y]) && IOMMU_SUPPORT [=y] && (OF [=y] && COMMON_CLK [=y] || COMPILE_TEST [=y]) && (QCOM_OCMEM [=n] || QCOM_OCMEM [=n]=n) && (QCOM_LLCC [=y] || QCOM_LLCC [=y]=n) && (QCOM_COMMAND_DB [=n] || QCOM_COMMAND_DB [=n]=n) || DRM_ETNAVIV [=y] && HAS_IOMEM [=y] && DRM [=y] && MMU [=y]

MSM_GCC_8960: y => no
      Direct dependencies: COMMON_CLK [=y] && COMMON_CLK_QCOM [=y]
      Reverse dependencies: MSM_LCC_8960 [=y] && COMMON_CLK [=y] && COMMON_CLK_QCOM [=y] || MSM_MMCC_8960 [=y] && COMMON_CLK [=y] && COMMON_CLK_QCOM [=y]

TIMER_IMX_SYS_CTR: y => no
      Direct dependencies: GENERIC_CLOCKEVENTS [=y]
      Reverse dependencies: ARCH_MXC [=y]

FPGA_BRIDGE: y => no
      Direct dependencies: FPGA [=y]
      Reverse dependencies: FPGA_DFL [=y] && FPGA [=y] && HAS_IOMEM [=y]

