// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
//
//verilint 528 off
wire w1 , w2 ;
VCS_INSTANCE_GENERIC
//verilint 528 on
// A pre-VCS 598 module to test port map

endmodule
