

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Sun Sep  4 23:19:27 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  145656482|  145656496|  0.485 sec|  0.485 sec|  145656483|  145656497|     none|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%D_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %D"   --->   Operation 7 'read' 'D_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C"   --->   Operation 8 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B"   --->   Operation 9 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 10 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%temp_C1_V = alloca i64 1" [./dut.cpp:27799]   --->   Operation 11 'alloca' 'temp_C1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%temp_D1_V = alloca i64 1" [./dut.cpp:27799]   --->   Operation 12 'alloca' 'temp_D1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%temp_C2_V = alloca i64 1" [./dut.cpp:27800]   --->   Operation 13 'alloca' 'temp_C2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%temp_D2_V = alloca i64 1" [./dut.cpp:27800]   --->   Operation 14 'alloca' 'temp_D2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln27801 = call void @kernel0_x0, i512 %gmem_A, i512 %gmem_B, i64 %A_read, i64 %B_read, i512 %temp_C1_V, i512 %temp_D1_V" [./dut.cpp:27801]   --->   Operation 15 'call' 'call_ln27801' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln27801 = call void @kernel0_x0, i512 %gmem_A, i512 %gmem_B, i64 %A_read, i64 %B_read, i512 %temp_C1_V, i512 %temp_D1_V" [./dut.cpp:27801]   --->   Operation 16 'call' 'call_ln27801' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln27802 = call void @nondf_kernel_heat_x0, i512 %temp_C1_V, i512 %temp_C2_V" [./dut.cpp:27802]   --->   Operation 17 'call' 'call_ln27802' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln27803 = call void @nondf_kernel_heat_x1, i512 %temp_D1_V, i512 %temp_D2_V" [./dut.cpp:27803]   --->   Operation 18 'call' 'call_ln27803' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln27802 = call void @nondf_kernel_heat_x0, i512 %temp_C1_V, i512 %temp_C2_V" [./dut.cpp:27802]   --->   Operation 19 'call' 'call_ln27802' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln27803 = call void @nondf_kernel_heat_x1, i512 %temp_D1_V, i512 %temp_D2_V" [./dut.cpp:27803]   --->   Operation 20 'call' 'call_ln27803' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln27804 = call void @kernel0_x1, i512 %gmem_C, i512 %gmem_D, i512 %temp_C2_V, i512 %temp_D2_V, i64 %C_read, i64 %D_read" [./dut.cpp:27804]   --->   Operation 21 'call' 'call_ln27804' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_269"   --->   Operation 22 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_246, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_A, void @empty_813, i32 0, i32 0, void @empty_295, i32 64, i32 0, void @empty_72, void @empty_1641, void @empty_295, i32 16, i32 16, i32 16, i32 16, void @empty_295, void @empty_295"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_A"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_B, void @empty_813, i32 0, i32 0, void @empty_295, i32 64, i32 0, void @empty_1636, void @empty_1641, void @empty_295, i32 16, i32 16, i32 16, i32 16, void @empty_295, void @empty_295"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_B"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_C, void @empty_813, i32 0, i32 0, void @empty_295, i32 64, i32 0, void @empty_1646, void @empty_1641, void @empty_295, i32 16, i32 16, i32 16, i32 16, void @empty_295, void @empty_295"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_C"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_D, void @empty_813, i32 0, i32 0, void @empty_295, i32 64, i32 0, void @empty_1645, void @empty_1641, void @empty_295, i32 16, i32 16, i32 16, i32 16, void @empty_295, void @empty_295"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_D"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_1644, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_290, void @empty_74, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_627"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_819, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_627"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_1644, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_290, void @empty_49, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_627"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_819, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_627"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_1644, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_290, void @empty_67, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_627"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_819, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_627"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %D, void @empty_1644, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_290, void @empty_248, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_627"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %D, void @empty_819, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_627"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1644, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_290, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln27804 = call void @kernel0_x1, i512 %gmem_C, i512 %gmem_D, i512 %temp_C2_V, i512 %temp_D2_V, i64 %C_read, i64 %D_read" [./dut.cpp:27804]   --->   Operation 41 'call' 'call_ln27804' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln27805 = ret" [./dut.cpp:27805]   --->   Operation 42 'ret' 'ret_ln27805' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'D' [28]  (1 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
