$date
	Sun Mar  9 20:16:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module binary_to_grey_test $end
$var wire 4 ! b [3:0] $end
$var reg 4 " a [3:0] $end
$scope module uut $end
$var wire 4 # a [3:0] $end
$var reg 4 $ g [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010 $
b1100 #
b1100 "
b1010 !
$end
#10000
b1111 !
b1111 $
b1010 "
b1010 #
#20000
b1101 !
b1101 $
b1001 "
b1001 #
#30000
b100 !
b100 $
b111 "
b111 #
#40000
