ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Nov 23, 2022 at 21:46:15 CST
ncverilog
	Lab5_Team25_Greatest_Common_Divisor.v
	+access+r
Recompiling... reason: file './Lab5_Team25_Greatest_Common_Divisor.v' is newer than expected.
	expected: Wed Nov 23 16:59:51 2022
	actual:   Wed Nov 23 21:44:56 2022
file: Lab5_Team25_Greatest_Common_Divisor.v
	module worklib.Greatest_Common_Divisor:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Greatest_Common_Divisor:v <0x3a85a34d>
			streams:   7, words:  2983
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 1       1
		Registers:              11      11
		Scalar wires:            1       -
		Vectored wires:          2       -
		Always blocks:           2       2
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.Greatest_Common_Divisor:v
Loading snapshot worklib.Greatest_Common_Divisor:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Nov 23, 2022 at 21:46:18 CST  (total: 00:00:03)
