
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:07 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_21504:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b0007ff; valaddr_reg:x3; val_offset:64512*0 + 3*-1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64512*0 + 3*0*FLEN/8, x4, x1, x2)

inst_21505:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b000fff; valaddr_reg:x3; val_offset:64515*0 + 3*0*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64515*0 + 3*1*FLEN/8, x4, x1, x2)

inst_21506:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b001fff; valaddr_reg:x3; val_offset:64518*0 + 3*1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64518*0 + 3*2*FLEN/8, x4, x1, x2)

inst_21507:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b003fff; valaddr_reg:x3; val_offset:64521*0 + 3*2*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64521*0 + 3*3*FLEN/8, x4, x1, x2)

inst_21508:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b007fff; valaddr_reg:x3; val_offset:64524*0 + 3*3*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64524*0 + 3*4*FLEN/8, x4, x1, x2)

inst_21509:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b00ffff; valaddr_reg:x3; val_offset:64527*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64527*0 + 3*5*FLEN/8, x4, x1, x2)

inst_21510:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b01ffff; valaddr_reg:x3; val_offset:64530*0 + 3*5*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64530*0 + 3*6*FLEN/8, x4, x1, x2)

inst_21511:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b03ffff; valaddr_reg:x3; val_offset:64533*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64533*0 + 3*7*FLEN/8, x4, x1, x2)

inst_21512:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b07ffff; valaddr_reg:x3; val_offset:64536*0 + 3*7*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64536*0 + 3*8*FLEN/8, x4, x1, x2)

inst_21513:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b0fffff; valaddr_reg:x3; val_offset:64539*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64539*0 + 3*9*FLEN/8, x4, x1, x2)

inst_21514:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b1fffff; valaddr_reg:x3; val_offset:64542*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64542*0 + 3*10*FLEN/8, x4, x1, x2)

inst_21515:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b3fffff; valaddr_reg:x3; val_offset:64545*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64545*0 + 3*11*FLEN/8, x4, x1, x2)

inst_21516:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b400000; valaddr_reg:x3; val_offset:64548*0 + 3*11*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64548*0 + 3*12*FLEN/8, x4, x1, x2)

inst_21517:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b600000; valaddr_reg:x3; val_offset:64551*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64551*0 + 3*13*FLEN/8, x4, x1, x2)

inst_21518:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b700000; valaddr_reg:x3; val_offset:64554*0 + 3*13*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64554*0 + 3*14*FLEN/8, x4, x1, x2)

inst_21519:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b780000; valaddr_reg:x3; val_offset:64557*0 + 3*14*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64557*0 + 3*15*FLEN/8, x4, x1, x2)

inst_21520:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7c0000; valaddr_reg:x3; val_offset:64560*0 + 3*15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64560*0 + 3*16*FLEN/8, x4, x1, x2)

inst_21521:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7e0000; valaddr_reg:x3; val_offset:64563*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64563*0 + 3*17*FLEN/8, x4, x1, x2)

inst_21522:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7f0000; valaddr_reg:x3; val_offset:64566*0 + 3*17*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64566*0 + 3*18*FLEN/8, x4, x1, x2)

inst_21523:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7f8000; valaddr_reg:x3; val_offset:64569*0 + 3*18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64569*0 + 3*19*FLEN/8, x4, x1, x2)

inst_21524:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7fc000; valaddr_reg:x3; val_offset:64572*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64572*0 + 3*20*FLEN/8, x4, x1, x2)

inst_21525:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7fe000; valaddr_reg:x3; val_offset:64575*0 + 3*20*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64575*0 + 3*21*FLEN/8, x4, x1, x2)

inst_21526:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7ff000; valaddr_reg:x3; val_offset:64578*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64578*0 + 3*22*FLEN/8, x4, x1, x2)

inst_21527:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7ff800; valaddr_reg:x3; val_offset:64581*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64581*0 + 3*23*FLEN/8, x4, x1, x2)

inst_21528:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7ffc00; valaddr_reg:x3; val_offset:64584*0 + 3*23*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64584*0 + 3*24*FLEN/8, x4, x1, x2)

inst_21529:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7ffe00; valaddr_reg:x3; val_offset:64587*0 + 3*24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64587*0 + 3*25*FLEN/8, x4, x1, x2)

inst_21530:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7fff00; valaddr_reg:x3; val_offset:64590*0 + 3*25*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64590*0 + 3*26*FLEN/8, x4, x1, x2)

inst_21531:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7fff80; valaddr_reg:x3; val_offset:64593*0 + 3*26*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64593*0 + 3*27*FLEN/8, x4, x1, x2)

inst_21532:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7fffc0; valaddr_reg:x3; val_offset:64596*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64596*0 + 3*28*FLEN/8, x4, x1, x2)

inst_21533:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7fffe0; valaddr_reg:x3; val_offset:64599*0 + 3*28*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64599*0 + 3*29*FLEN/8, x4, x1, x2)

inst_21534:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7ffff0; valaddr_reg:x3; val_offset:64602*0 + 3*29*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64602*0 + 3*30*FLEN/8, x4, x1, x2)

inst_21535:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7ffff8; valaddr_reg:x3; val_offset:64605*0 + 3*30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64605*0 + 3*31*FLEN/8, x4, x1, x2)

inst_21536:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7ffffc; valaddr_reg:x3; val_offset:64608*0 + 3*31*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64608*0 + 3*32*FLEN/8, x4, x1, x2)

inst_21537:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7ffffe; valaddr_reg:x3; val_offset:64611*0 + 3*32*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64611*0 + 3*33*FLEN/8, x4, x1, x2)

inst_21538:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5ece35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edece35; op2val:0x80000000;
op3val:0x8b7fffff; valaddr_reg:x3; val_offset:64614*0 + 3*33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64614*0 + 3*34*FLEN/8, x4, x1, x2)

inst_21539:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:64617*0 + 3*34*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64617*0 + 3*35*FLEN/8, x4, x1, x2)

inst_21540:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:64620*0 + 3*35*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64620*0 + 3*36*FLEN/8, x4, x1, x2)

inst_21541:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:64623*0 + 3*36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64623*0 + 3*37*FLEN/8, x4, x1, x2)

inst_21542:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:64626*0 + 3*37*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64626*0 + 3*38*FLEN/8, x4, x1, x2)

inst_21543:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:64629*0 + 3*38*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64629*0 + 3*39*FLEN/8, x4, x1, x2)

inst_21544:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:64632*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64632*0 + 3*40*FLEN/8, x4, x1, x2)

inst_21545:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:64635*0 + 3*40*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64635*0 + 3*41*FLEN/8, x4, x1, x2)

inst_21546:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:64638*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64638*0 + 3*42*FLEN/8, x4, x1, x2)

inst_21547:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:64641*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64641*0 + 3*43*FLEN/8, x4, x1, x2)

inst_21548:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:64644*0 + 3*43*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64644*0 + 3*44*FLEN/8, x4, x1, x2)

inst_21549:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0xdb6db6; valaddr_reg:x3; val_offset:64647*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64647*0 + 3*45*FLEN/8, x4, x1, x2)

inst_21550:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0xe66666; valaddr_reg:x3; val_offset:64650*0 + 3*45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64650*0 + 3*46*FLEN/8, x4, x1, x2)

inst_21551:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0xedb6db; valaddr_reg:x3; val_offset:64653*0 + 3*46*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64653*0 + 3*47*FLEN/8, x4, x1, x2)

inst_21552:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:64656*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64656*0 + 3*48*FLEN/8, x4, x1, x2)

inst_21553:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:64659*0 + 3*48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64659*0 + 3*49*FLEN/8, x4, x1, x2)

inst_21554:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:64662*0 + 3*49*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64662*0 + 3*50*FLEN/8, x4, x1, x2)

inst_21555:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8800000; valaddr_reg:x3; val_offset:64665*0 + 3*50*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64665*0 + 3*51*FLEN/8, x4, x1, x2)

inst_21556:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8800001; valaddr_reg:x3; val_offset:64668*0 + 3*51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64668*0 + 3*52*FLEN/8, x4, x1, x2)

inst_21557:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8800003; valaddr_reg:x3; val_offset:64671*0 + 3*52*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64671*0 + 3*53*FLEN/8, x4, x1, x2)

inst_21558:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8800007; valaddr_reg:x3; val_offset:64674*0 + 3*53*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64674*0 + 3*54*FLEN/8, x4, x1, x2)

inst_21559:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x880000f; valaddr_reg:x3; val_offset:64677*0 + 3*54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64677*0 + 3*55*FLEN/8, x4, x1, x2)

inst_21560:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x880001f; valaddr_reg:x3; val_offset:64680*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64680*0 + 3*56*FLEN/8, x4, x1, x2)

inst_21561:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x880003f; valaddr_reg:x3; val_offset:64683*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64683*0 + 3*57*FLEN/8, x4, x1, x2)

inst_21562:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x880007f; valaddr_reg:x3; val_offset:64686*0 + 3*57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64686*0 + 3*58*FLEN/8, x4, x1, x2)

inst_21563:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x88000ff; valaddr_reg:x3; val_offset:64689*0 + 3*58*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64689*0 + 3*59*FLEN/8, x4, x1, x2)

inst_21564:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x88001ff; valaddr_reg:x3; val_offset:64692*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64692*0 + 3*60*FLEN/8, x4, x1, x2)

inst_21565:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x88003ff; valaddr_reg:x3; val_offset:64695*0 + 3*60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64695*0 + 3*61*FLEN/8, x4, x1, x2)

inst_21566:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x88007ff; valaddr_reg:x3; val_offset:64698*0 + 3*61*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64698*0 + 3*62*FLEN/8, x4, x1, x2)

inst_21567:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8800fff; valaddr_reg:x3; val_offset:64701*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64701*0 + 3*63*FLEN/8, x4, x1, x2)

inst_21568:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8801fff; valaddr_reg:x3; val_offset:64704*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64704*0 + 3*64*FLEN/8, x4, x1, x2)

inst_21569:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8803fff; valaddr_reg:x3; val_offset:64707*0 + 3*64*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64707*0 + 3*65*FLEN/8, x4, x1, x2)

inst_21570:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8807fff; valaddr_reg:x3; val_offset:64710*0 + 3*65*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64710*0 + 3*66*FLEN/8, x4, x1, x2)

inst_21571:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x880ffff; valaddr_reg:x3; val_offset:64713*0 + 3*66*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64713*0 + 3*67*FLEN/8, x4, x1, x2)

inst_21572:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x881ffff; valaddr_reg:x3; val_offset:64716*0 + 3*67*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64716*0 + 3*68*FLEN/8, x4, x1, x2)

inst_21573:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x883ffff; valaddr_reg:x3; val_offset:64719*0 + 3*68*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64719*0 + 3*69*FLEN/8, x4, x1, x2)

inst_21574:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x887ffff; valaddr_reg:x3; val_offset:64722*0 + 3*69*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64722*0 + 3*70*FLEN/8, x4, x1, x2)

inst_21575:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x88fffff; valaddr_reg:x3; val_offset:64725*0 + 3*70*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64725*0 + 3*71*FLEN/8, x4, x1, x2)

inst_21576:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x89fffff; valaddr_reg:x3; val_offset:64728*0 + 3*71*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64728*0 + 3*72*FLEN/8, x4, x1, x2)

inst_21577:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8bfffff; valaddr_reg:x3; val_offset:64731*0 + 3*72*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64731*0 + 3*73*FLEN/8, x4, x1, x2)

inst_21578:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8c00000; valaddr_reg:x3; val_offset:64734*0 + 3*73*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64734*0 + 3*74*FLEN/8, x4, x1, x2)

inst_21579:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8e00000; valaddr_reg:x3; val_offset:64737*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64737*0 + 3*75*FLEN/8, x4, x1, x2)

inst_21580:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8f00000; valaddr_reg:x3; val_offset:64740*0 + 3*75*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64740*0 + 3*76*FLEN/8, x4, x1, x2)

inst_21581:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8f80000; valaddr_reg:x3; val_offset:64743*0 + 3*76*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64743*0 + 3*77*FLEN/8, x4, x1, x2)

inst_21582:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8fc0000; valaddr_reg:x3; val_offset:64746*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64746*0 + 3*78*FLEN/8, x4, x1, x2)

inst_21583:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8fe0000; valaddr_reg:x3; val_offset:64749*0 + 3*78*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64749*0 + 3*79*FLEN/8, x4, x1, x2)

inst_21584:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8ff0000; valaddr_reg:x3; val_offset:64752*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64752*0 + 3*80*FLEN/8, x4, x1, x2)

inst_21585:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8ff8000; valaddr_reg:x3; val_offset:64755*0 + 3*80*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64755*0 + 3*81*FLEN/8, x4, x1, x2)

inst_21586:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8ffc000; valaddr_reg:x3; val_offset:64758*0 + 3*81*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64758*0 + 3*82*FLEN/8, x4, x1, x2)

inst_21587:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8ffe000; valaddr_reg:x3; val_offset:64761*0 + 3*82*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64761*0 + 3*83*FLEN/8, x4, x1, x2)

inst_21588:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8fff000; valaddr_reg:x3; val_offset:64764*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64764*0 + 3*84*FLEN/8, x4, x1, x2)

inst_21589:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8fff800; valaddr_reg:x3; val_offset:64767*0 + 3*84*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64767*0 + 3*85*FLEN/8, x4, x1, x2)

inst_21590:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8fffc00; valaddr_reg:x3; val_offset:64770*0 + 3*85*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64770*0 + 3*86*FLEN/8, x4, x1, x2)

inst_21591:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8fffe00; valaddr_reg:x3; val_offset:64773*0 + 3*86*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64773*0 + 3*87*FLEN/8, x4, x1, x2)

inst_21592:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8ffff00; valaddr_reg:x3; val_offset:64776*0 + 3*87*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64776*0 + 3*88*FLEN/8, x4, x1, x2)

inst_21593:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8ffff80; valaddr_reg:x3; val_offset:64779*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64779*0 + 3*89*FLEN/8, x4, x1, x2)

inst_21594:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8ffffc0; valaddr_reg:x3; val_offset:64782*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64782*0 + 3*90*FLEN/8, x4, x1, x2)

inst_21595:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8ffffe0; valaddr_reg:x3; val_offset:64785*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64785*0 + 3*91*FLEN/8, x4, x1, x2)

inst_21596:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8fffff0; valaddr_reg:x3; val_offset:64788*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64788*0 + 3*92*FLEN/8, x4, x1, x2)

inst_21597:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8fffff8; valaddr_reg:x3; val_offset:64791*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64791*0 + 3*93*FLEN/8, x4, x1, x2)

inst_21598:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8fffffc; valaddr_reg:x3; val_offset:64794*0 + 3*93*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64794*0 + 3*94*FLEN/8, x4, x1, x2)

inst_21599:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8fffffe; valaddr_reg:x3; val_offset:64797*0 + 3*94*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64797*0 + 3*95*FLEN/8, x4, x1, x2)

inst_21600:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f0c9e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf0c9e; op2val:0x0;
op3val:0x8ffffff; valaddr_reg:x3; val_offset:64800*0 + 3*95*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64800*0 + 3*96*FLEN/8, x4, x1, x2)

inst_21601:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:64803*0 + 3*96*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64803*0 + 3*97*FLEN/8, x4, x1, x2)

inst_21602:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:64806*0 + 3*97*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64806*0 + 3*98*FLEN/8, x4, x1, x2)

inst_21603:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:64809*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64809*0 + 3*99*FLEN/8, x4, x1, x2)

inst_21604:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:64812*0 + 3*99*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64812*0 + 3*100*FLEN/8, x4, x1, x2)

inst_21605:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:64815*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64815*0 + 3*101*FLEN/8, x4, x1, x2)

inst_21606:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:64818*0 + 3*101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64818*0 + 3*102*FLEN/8, x4, x1, x2)

inst_21607:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:64821*0 + 3*102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64821*0 + 3*103*FLEN/8, x4, x1, x2)

inst_21608:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:64824*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64824*0 + 3*104*FLEN/8, x4, x1, x2)

inst_21609:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:64827*0 + 3*104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64827*0 + 3*105*FLEN/8, x4, x1, x2)

inst_21610:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:64830*0 + 3*105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64830*0 + 3*106*FLEN/8, x4, x1, x2)

inst_21611:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:64833*0 + 3*106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64833*0 + 3*107*FLEN/8, x4, x1, x2)

inst_21612:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:64836*0 + 3*107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64836*0 + 3*108*FLEN/8, x4, x1, x2)

inst_21613:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:64839*0 + 3*108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64839*0 + 3*109*FLEN/8, x4, x1, x2)

inst_21614:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:64842*0 + 3*109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64842*0 + 3*110*FLEN/8, x4, x1, x2)

inst_21615:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:64845*0 + 3*110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64845*0 + 3*111*FLEN/8, x4, x1, x2)

inst_21616:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:64848*0 + 3*111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64848*0 + 3*112*FLEN/8, x4, x1, x2)

inst_21617:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3800000; valaddr_reg:x3; val_offset:64851*0 + 3*112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64851*0 + 3*113*FLEN/8, x4, x1, x2)

inst_21618:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3800001; valaddr_reg:x3; val_offset:64854*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64854*0 + 3*114*FLEN/8, x4, x1, x2)

inst_21619:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3800003; valaddr_reg:x3; val_offset:64857*0 + 3*114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64857*0 + 3*115*FLEN/8, x4, x1, x2)

inst_21620:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3800007; valaddr_reg:x3; val_offset:64860*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64860*0 + 3*116*FLEN/8, x4, x1, x2)

inst_21621:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x380000f; valaddr_reg:x3; val_offset:64863*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64863*0 + 3*117*FLEN/8, x4, x1, x2)

inst_21622:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x380001f; valaddr_reg:x3; val_offset:64866*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64866*0 + 3*118*FLEN/8, x4, x1, x2)

inst_21623:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x380003f; valaddr_reg:x3; val_offset:64869*0 + 3*118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64869*0 + 3*119*FLEN/8, x4, x1, x2)

inst_21624:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x380007f; valaddr_reg:x3; val_offset:64872*0 + 3*119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64872*0 + 3*120*FLEN/8, x4, x1, x2)

inst_21625:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x38000ff; valaddr_reg:x3; val_offset:64875*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64875*0 + 3*121*FLEN/8, x4, x1, x2)

inst_21626:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x38001ff; valaddr_reg:x3; val_offset:64878*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64878*0 + 3*122*FLEN/8, x4, x1, x2)

inst_21627:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x38003ff; valaddr_reg:x3; val_offset:64881*0 + 3*122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64881*0 + 3*123*FLEN/8, x4, x1, x2)

inst_21628:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x38007ff; valaddr_reg:x3; val_offset:64884*0 + 3*123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64884*0 + 3*124*FLEN/8, x4, x1, x2)

inst_21629:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3800fff; valaddr_reg:x3; val_offset:64887*0 + 3*124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64887*0 + 3*125*FLEN/8, x4, x1, x2)

inst_21630:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3801fff; valaddr_reg:x3; val_offset:64890*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64890*0 + 3*126*FLEN/8, x4, x1, x2)

inst_21631:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3803fff; valaddr_reg:x3; val_offset:64893*0 + 3*126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64893*0 + 3*127*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_21632:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3807fff; valaddr_reg:x3; val_offset:64896*0 + 3*127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64896*0 + 3*128*FLEN/8, x4, x1, x2)

inst_21633:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x380ffff; valaddr_reg:x3; val_offset:64899*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64899*0 + 3*129*FLEN/8, x4, x1, x2)

inst_21634:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x381ffff; valaddr_reg:x3; val_offset:64902*0 + 3*129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64902*0 + 3*130*FLEN/8, x4, x1, x2)

inst_21635:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x383ffff; valaddr_reg:x3; val_offset:64905*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64905*0 + 3*131*FLEN/8, x4, x1, x2)

inst_21636:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x387ffff; valaddr_reg:x3; val_offset:64908*0 + 3*131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64908*0 + 3*132*FLEN/8, x4, x1, x2)

inst_21637:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x38fffff; valaddr_reg:x3; val_offset:64911*0 + 3*132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64911*0 + 3*133*FLEN/8, x4, x1, x2)

inst_21638:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x39fffff; valaddr_reg:x3; val_offset:64914*0 + 3*133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64914*0 + 3*134*FLEN/8, x4, x1, x2)

inst_21639:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3bfffff; valaddr_reg:x3; val_offset:64917*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64917*0 + 3*135*FLEN/8, x4, x1, x2)

inst_21640:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3c00000; valaddr_reg:x3; val_offset:64920*0 + 3*135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64920*0 + 3*136*FLEN/8, x4, x1, x2)

inst_21641:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3e00000; valaddr_reg:x3; val_offset:64923*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64923*0 + 3*137*FLEN/8, x4, x1, x2)

inst_21642:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3f00000; valaddr_reg:x3; val_offset:64926*0 + 3*137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64926*0 + 3*138*FLEN/8, x4, x1, x2)

inst_21643:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3f80000; valaddr_reg:x3; val_offset:64929*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64929*0 + 3*139*FLEN/8, x4, x1, x2)

inst_21644:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3fc0000; valaddr_reg:x3; val_offset:64932*0 + 3*139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64932*0 + 3*140*FLEN/8, x4, x1, x2)

inst_21645:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3fe0000; valaddr_reg:x3; val_offset:64935*0 + 3*140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64935*0 + 3*141*FLEN/8, x4, x1, x2)

inst_21646:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3ff0000; valaddr_reg:x3; val_offset:64938*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64938*0 + 3*142*FLEN/8, x4, x1, x2)

inst_21647:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3ff8000; valaddr_reg:x3; val_offset:64941*0 + 3*142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64941*0 + 3*143*FLEN/8, x4, x1, x2)

inst_21648:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3ffc000; valaddr_reg:x3; val_offset:64944*0 + 3*143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64944*0 + 3*144*FLEN/8, x4, x1, x2)

inst_21649:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3ffe000; valaddr_reg:x3; val_offset:64947*0 + 3*144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64947*0 + 3*145*FLEN/8, x4, x1, x2)

inst_21650:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3fff000; valaddr_reg:x3; val_offset:64950*0 + 3*145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64950*0 + 3*146*FLEN/8, x4, x1, x2)

inst_21651:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3fff800; valaddr_reg:x3; val_offset:64953*0 + 3*146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64953*0 + 3*147*FLEN/8, x4, x1, x2)

inst_21652:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3fffc00; valaddr_reg:x3; val_offset:64956*0 + 3*147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64956*0 + 3*148*FLEN/8, x4, x1, x2)

inst_21653:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3fffe00; valaddr_reg:x3; val_offset:64959*0 + 3*148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64959*0 + 3*149*FLEN/8, x4, x1, x2)

inst_21654:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3ffff00; valaddr_reg:x3; val_offset:64962*0 + 3*149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64962*0 + 3*150*FLEN/8, x4, x1, x2)

inst_21655:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3ffff80; valaddr_reg:x3; val_offset:64965*0 + 3*150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64965*0 + 3*151*FLEN/8, x4, x1, x2)

inst_21656:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3ffffc0; valaddr_reg:x3; val_offset:64968*0 + 3*151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64968*0 + 3*152*FLEN/8, x4, x1, x2)

inst_21657:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3ffffe0; valaddr_reg:x3; val_offset:64971*0 + 3*152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64971*0 + 3*153*FLEN/8, x4, x1, x2)

inst_21658:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3fffff0; valaddr_reg:x3; val_offset:64974*0 + 3*153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64974*0 + 3*154*FLEN/8, x4, x1, x2)

inst_21659:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3fffff8; valaddr_reg:x3; val_offset:64977*0 + 3*154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64977*0 + 3*155*FLEN/8, x4, x1, x2)

inst_21660:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3fffffc; valaddr_reg:x3; val_offset:64980*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64980*0 + 3*156*FLEN/8, x4, x1, x2)

inst_21661:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3fffffe; valaddr_reg:x3; val_offset:64983*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64983*0 + 3*157*FLEN/8, x4, x1, x2)

inst_21662:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f2ead and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf2ead; op2val:0x0;
op3val:0x3ffffff; valaddr_reg:x3; val_offset:64986*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64986*0 + 3*158*FLEN/8, x4, x1, x2)

inst_21663:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa8000000; valaddr_reg:x3; val_offset:64989*0 + 3*158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64989*0 + 3*159*FLEN/8, x4, x1, x2)

inst_21664:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa8000001; valaddr_reg:x3; val_offset:64992*0 + 3*159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64992*0 + 3*160*FLEN/8, x4, x1, x2)

inst_21665:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa8000003; valaddr_reg:x3; val_offset:64995*0 + 3*160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64995*0 + 3*161*FLEN/8, x4, x1, x2)

inst_21666:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa8000007; valaddr_reg:x3; val_offset:64998*0 + 3*161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64998*0 + 3*162*FLEN/8, x4, x1, x2)

inst_21667:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa800000f; valaddr_reg:x3; val_offset:65001*0 + 3*162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65001*0 + 3*163*FLEN/8, x4, x1, x2)

inst_21668:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa800001f; valaddr_reg:x3; val_offset:65004*0 + 3*163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65004*0 + 3*164*FLEN/8, x4, x1, x2)

inst_21669:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa800003f; valaddr_reg:x3; val_offset:65007*0 + 3*164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65007*0 + 3*165*FLEN/8, x4, x1, x2)

inst_21670:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa800007f; valaddr_reg:x3; val_offset:65010*0 + 3*165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65010*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21671:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa80000ff; valaddr_reg:x3; val_offset:65013*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65013*0 + 3*167*FLEN/8, x4, x1, x2)

inst_21672:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa80001ff; valaddr_reg:x3; val_offset:65016*0 + 3*167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65016*0 + 3*168*FLEN/8, x4, x1, x2)

inst_21673:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa80003ff; valaddr_reg:x3; val_offset:65019*0 + 3*168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65019*0 + 3*169*FLEN/8, x4, x1, x2)

inst_21674:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa80007ff; valaddr_reg:x3; val_offset:65022*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65022*0 + 3*170*FLEN/8, x4, x1, x2)

inst_21675:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa8000fff; valaddr_reg:x3; val_offset:65025*0 + 3*170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65025*0 + 3*171*FLEN/8, x4, x1, x2)

inst_21676:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa8001fff; valaddr_reg:x3; val_offset:65028*0 + 3*171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65028*0 + 3*172*FLEN/8, x4, x1, x2)

inst_21677:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa8003fff; valaddr_reg:x3; val_offset:65031*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65031*0 + 3*173*FLEN/8, x4, x1, x2)

inst_21678:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa8007fff; valaddr_reg:x3; val_offset:65034*0 + 3*173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65034*0 + 3*174*FLEN/8, x4, x1, x2)

inst_21679:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa800ffff; valaddr_reg:x3; val_offset:65037*0 + 3*174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65037*0 + 3*175*FLEN/8, x4, x1, x2)

inst_21680:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa801ffff; valaddr_reg:x3; val_offset:65040*0 + 3*175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65040*0 + 3*176*FLEN/8, x4, x1, x2)

inst_21681:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa803ffff; valaddr_reg:x3; val_offset:65043*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65043*0 + 3*177*FLEN/8, x4, x1, x2)

inst_21682:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa807ffff; valaddr_reg:x3; val_offset:65046*0 + 3*177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65046*0 + 3*178*FLEN/8, x4, x1, x2)

inst_21683:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa80fffff; valaddr_reg:x3; val_offset:65049*0 + 3*178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65049*0 + 3*179*FLEN/8, x4, x1, x2)

inst_21684:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa81fffff; valaddr_reg:x3; val_offset:65052*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65052*0 + 3*180*FLEN/8, x4, x1, x2)

inst_21685:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa83fffff; valaddr_reg:x3; val_offset:65055*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65055*0 + 3*181*FLEN/8, x4, x1, x2)

inst_21686:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa8400000; valaddr_reg:x3; val_offset:65058*0 + 3*181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65058*0 + 3*182*FLEN/8, x4, x1, x2)

inst_21687:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa8600000; valaddr_reg:x3; val_offset:65061*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65061*0 + 3*183*FLEN/8, x4, x1, x2)

inst_21688:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa8700000; valaddr_reg:x3; val_offset:65064*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65064*0 + 3*184*FLEN/8, x4, x1, x2)

inst_21689:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa8780000; valaddr_reg:x3; val_offset:65067*0 + 3*184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65067*0 + 3*185*FLEN/8, x4, x1, x2)

inst_21690:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87c0000; valaddr_reg:x3; val_offset:65070*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65070*0 + 3*186*FLEN/8, x4, x1, x2)

inst_21691:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87e0000; valaddr_reg:x3; val_offset:65073*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65073*0 + 3*187*FLEN/8, x4, x1, x2)

inst_21692:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87f0000; valaddr_reg:x3; val_offset:65076*0 + 3*187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65076*0 + 3*188*FLEN/8, x4, x1, x2)

inst_21693:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87f8000; valaddr_reg:x3; val_offset:65079*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65079*0 + 3*189*FLEN/8, x4, x1, x2)

inst_21694:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87fc000; valaddr_reg:x3; val_offset:65082*0 + 3*189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65082*0 + 3*190*FLEN/8, x4, x1, x2)

inst_21695:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87fe000; valaddr_reg:x3; val_offset:65085*0 + 3*190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65085*0 + 3*191*FLEN/8, x4, x1, x2)

inst_21696:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87ff000; valaddr_reg:x3; val_offset:65088*0 + 3*191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65088*0 + 3*192*FLEN/8, x4, x1, x2)

inst_21697:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87ff800; valaddr_reg:x3; val_offset:65091*0 + 3*192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65091*0 + 3*193*FLEN/8, x4, x1, x2)

inst_21698:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87ffc00; valaddr_reg:x3; val_offset:65094*0 + 3*193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65094*0 + 3*194*FLEN/8, x4, x1, x2)

inst_21699:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87ffe00; valaddr_reg:x3; val_offset:65097*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65097*0 + 3*195*FLEN/8, x4, x1, x2)

inst_21700:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87fff00; valaddr_reg:x3; val_offset:65100*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65100*0 + 3*196*FLEN/8, x4, x1, x2)

inst_21701:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87fff80; valaddr_reg:x3; val_offset:65103*0 + 3*196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65103*0 + 3*197*FLEN/8, x4, x1, x2)

inst_21702:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87fffc0; valaddr_reg:x3; val_offset:65106*0 + 3*197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65106*0 + 3*198*FLEN/8, x4, x1, x2)

inst_21703:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87fffe0; valaddr_reg:x3; val_offset:65109*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65109*0 + 3*199*FLEN/8, x4, x1, x2)

inst_21704:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87ffff0; valaddr_reg:x3; val_offset:65112*0 + 3*199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65112*0 + 3*200*FLEN/8, x4, x1, x2)

inst_21705:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87ffff8; valaddr_reg:x3; val_offset:65115*0 + 3*200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65115*0 + 3*201*FLEN/8, x4, x1, x2)

inst_21706:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87ffffc; valaddr_reg:x3; val_offset:65118*0 + 3*201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65118*0 + 3*202*FLEN/8, x4, x1, x2)

inst_21707:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87ffffe; valaddr_reg:x3; val_offset:65121*0 + 3*202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65121*0 + 3*203*FLEN/8, x4, x1, x2)

inst_21708:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xa87fffff; valaddr_reg:x3; val_offset:65124*0 + 3*203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65124*0 + 3*204*FLEN/8, x4, x1, x2)

inst_21709:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xbf800001; valaddr_reg:x3; val_offset:65127*0 + 3*204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65127*0 + 3*205*FLEN/8, x4, x1, x2)

inst_21710:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xbf800003; valaddr_reg:x3; val_offset:65130*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65130*0 + 3*206*FLEN/8, x4, x1, x2)

inst_21711:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xbf800007; valaddr_reg:x3; val_offset:65133*0 + 3*206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65133*0 + 3*207*FLEN/8, x4, x1, x2)

inst_21712:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xbf999999; valaddr_reg:x3; val_offset:65136*0 + 3*207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65136*0 + 3*208*FLEN/8, x4, x1, x2)

inst_21713:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:65139*0 + 3*208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65139*0 + 3*209*FLEN/8, x4, x1, x2)

inst_21714:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:65142*0 + 3*209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65142*0 + 3*210*FLEN/8, x4, x1, x2)

inst_21715:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:65145*0 + 3*210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65145*0 + 3*211*FLEN/8, x4, x1, x2)

inst_21716:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:65148*0 + 3*211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65148*0 + 3*212*FLEN/8, x4, x1, x2)

inst_21717:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:65151*0 + 3*212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65151*0 + 3*213*FLEN/8, x4, x1, x2)

inst_21718:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:65154*0 + 3*213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65154*0 + 3*214*FLEN/8, x4, x1, x2)

inst_21719:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:65157*0 + 3*214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65157*0 + 3*215*FLEN/8, x4, x1, x2)

inst_21720:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:65160*0 + 3*215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65160*0 + 3*216*FLEN/8, x4, x1, x2)

inst_21721:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:65163*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65163*0 + 3*217*FLEN/8, x4, x1, x2)

inst_21722:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:65166*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65166*0 + 3*218*FLEN/8, x4, x1, x2)

inst_21723:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:65169*0 + 3*218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65169*0 + 3*219*FLEN/8, x4, x1, x2)

inst_21724:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5f3c24 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4964be and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7edf3c24; op2val:0x804964be;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:65172*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65172*0 + 3*220*FLEN/8, x4, x1, x2)

inst_21725:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x65000000; valaddr_reg:x3; val_offset:65175*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65175*0 + 3*221*FLEN/8, x4, x1, x2)

inst_21726:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x65000001; valaddr_reg:x3; val_offset:65178*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65178*0 + 3*222*FLEN/8, x4, x1, x2)

inst_21727:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x65000003; valaddr_reg:x3; val_offset:65181*0 + 3*222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65181*0 + 3*223*FLEN/8, x4, x1, x2)

inst_21728:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x65000007; valaddr_reg:x3; val_offset:65184*0 + 3*223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65184*0 + 3*224*FLEN/8, x4, x1, x2)

inst_21729:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x6500000f; valaddr_reg:x3; val_offset:65187*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65187*0 + 3*225*FLEN/8, x4, x1, x2)

inst_21730:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x6500001f; valaddr_reg:x3; val_offset:65190*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65190*0 + 3*226*FLEN/8, x4, x1, x2)

inst_21731:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x6500003f; valaddr_reg:x3; val_offset:65193*0 + 3*226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65193*0 + 3*227*FLEN/8, x4, x1, x2)

inst_21732:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x6500007f; valaddr_reg:x3; val_offset:65196*0 + 3*227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65196*0 + 3*228*FLEN/8, x4, x1, x2)

inst_21733:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x650000ff; valaddr_reg:x3; val_offset:65199*0 + 3*228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65199*0 + 3*229*FLEN/8, x4, x1, x2)

inst_21734:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x650001ff; valaddr_reg:x3; val_offset:65202*0 + 3*229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65202*0 + 3*230*FLEN/8, x4, x1, x2)

inst_21735:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x650003ff; valaddr_reg:x3; val_offset:65205*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65205*0 + 3*231*FLEN/8, x4, x1, x2)

inst_21736:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x650007ff; valaddr_reg:x3; val_offset:65208*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65208*0 + 3*232*FLEN/8, x4, x1, x2)

inst_21737:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x65000fff; valaddr_reg:x3; val_offset:65211*0 + 3*232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65211*0 + 3*233*FLEN/8, x4, x1, x2)

inst_21738:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x65001fff; valaddr_reg:x3; val_offset:65214*0 + 3*233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65214*0 + 3*234*FLEN/8, x4, x1, x2)

inst_21739:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x65003fff; valaddr_reg:x3; val_offset:65217*0 + 3*234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65217*0 + 3*235*FLEN/8, x4, x1, x2)

inst_21740:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x65007fff; valaddr_reg:x3; val_offset:65220*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65220*0 + 3*236*FLEN/8, x4, x1, x2)

inst_21741:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x6500ffff; valaddr_reg:x3; val_offset:65223*0 + 3*236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65223*0 + 3*237*FLEN/8, x4, x1, x2)

inst_21742:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x6501ffff; valaddr_reg:x3; val_offset:65226*0 + 3*237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65226*0 + 3*238*FLEN/8, x4, x1, x2)

inst_21743:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x6503ffff; valaddr_reg:x3; val_offset:65229*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65229*0 + 3*239*FLEN/8, x4, x1, x2)

inst_21744:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x6507ffff; valaddr_reg:x3; val_offset:65232*0 + 3*239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65232*0 + 3*240*FLEN/8, x4, x1, x2)

inst_21745:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x650fffff; valaddr_reg:x3; val_offset:65235*0 + 3*240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65235*0 + 3*241*FLEN/8, x4, x1, x2)

inst_21746:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x651fffff; valaddr_reg:x3; val_offset:65238*0 + 3*241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65238*0 + 3*242*FLEN/8, x4, x1, x2)

inst_21747:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x653fffff; valaddr_reg:x3; val_offset:65241*0 + 3*242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65241*0 + 3*243*FLEN/8, x4, x1, x2)

inst_21748:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x65400000; valaddr_reg:x3; val_offset:65244*0 + 3*243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65244*0 + 3*244*FLEN/8, x4, x1, x2)

inst_21749:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x65600000; valaddr_reg:x3; val_offset:65247*0 + 3*244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65247*0 + 3*245*FLEN/8, x4, x1, x2)

inst_21750:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x65700000; valaddr_reg:x3; val_offset:65250*0 + 3*245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65250*0 + 3*246*FLEN/8, x4, x1, x2)

inst_21751:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x65780000; valaddr_reg:x3; val_offset:65253*0 + 3*246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65253*0 + 3*247*FLEN/8, x4, x1, x2)

inst_21752:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657c0000; valaddr_reg:x3; val_offset:65256*0 + 3*247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65256*0 + 3*248*FLEN/8, x4, x1, x2)

inst_21753:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657e0000; valaddr_reg:x3; val_offset:65259*0 + 3*248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65259*0 + 3*249*FLEN/8, x4, x1, x2)

inst_21754:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657f0000; valaddr_reg:x3; val_offset:65262*0 + 3*249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65262*0 + 3*250*FLEN/8, x4, x1, x2)

inst_21755:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657f8000; valaddr_reg:x3; val_offset:65265*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65265*0 + 3*251*FLEN/8, x4, x1, x2)

inst_21756:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657fc000; valaddr_reg:x3; val_offset:65268*0 + 3*251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65268*0 + 3*252*FLEN/8, x4, x1, x2)

inst_21757:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657fe000; valaddr_reg:x3; val_offset:65271*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65271*0 + 3*253*FLEN/8, x4, x1, x2)

inst_21758:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657ff000; valaddr_reg:x3; val_offset:65274*0 + 3*253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65274*0 + 3*254*FLEN/8, x4, x1, x2)

inst_21759:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657ff800; valaddr_reg:x3; val_offset:65277*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65277*0 + 3*255*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_21760:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657ffc00; valaddr_reg:x3; val_offset:65280*0 + 3*256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65280*0 + 3*256*FLEN/8, x4, x1, x2)

inst_21761:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657ffe00; valaddr_reg:x3; val_offset:65283*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65283*0 + 3*257*FLEN/8, x4, x1, x2)

inst_21762:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657fff00; valaddr_reg:x3; val_offset:65286*0 + 3*258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65286*0 + 3*258*FLEN/8, x4, x1, x2)

inst_21763:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657fff80; valaddr_reg:x3; val_offset:65289*0 + 3*259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65289*0 + 3*259*FLEN/8, x4, x1, x2)

inst_21764:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657fffc0; valaddr_reg:x3; val_offset:65292*0 + 3*260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65292*0 + 3*260*FLEN/8, x4, x1, x2)

inst_21765:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657fffe0; valaddr_reg:x3; val_offset:65295*0 + 3*261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65295*0 + 3*261*FLEN/8, x4, x1, x2)

inst_21766:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657ffff0; valaddr_reg:x3; val_offset:65298*0 + 3*262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65298*0 + 3*262*FLEN/8, x4, x1, x2)

inst_21767:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657ffff8; valaddr_reg:x3; val_offset:65301*0 + 3*263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65301*0 + 3*263*FLEN/8, x4, x1, x2)

inst_21768:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657ffffc; valaddr_reg:x3; val_offset:65304*0 + 3*264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65304*0 + 3*264*FLEN/8, x4, x1, x2)

inst_21769:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657ffffe; valaddr_reg:x3; val_offset:65307*0 + 3*265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65307*0 + 3*265*FLEN/8, x4, x1, x2)

inst_21770:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x657fffff; valaddr_reg:x3; val_offset:65310*0 + 3*266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65310*0 + 3*266*FLEN/8, x4, x1, x2)

inst_21771:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x7f000001; valaddr_reg:x3; val_offset:65313*0 + 3*267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65313*0 + 3*267*FLEN/8, x4, x1, x2)

inst_21772:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x7f000003; valaddr_reg:x3; val_offset:65316*0 + 3*268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65316*0 + 3*268*FLEN/8, x4, x1, x2)

inst_21773:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x7f000007; valaddr_reg:x3; val_offset:65319*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65319*0 + 3*269*FLEN/8, x4, x1, x2)

inst_21774:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x7f199999; valaddr_reg:x3; val_offset:65322*0 + 3*270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65322*0 + 3*270*FLEN/8, x4, x1, x2)

inst_21775:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x7f249249; valaddr_reg:x3; val_offset:65325*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65325*0 + 3*271*FLEN/8, x4, x1, x2)

inst_21776:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x7f333333; valaddr_reg:x3; val_offset:65328*0 + 3*272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65328*0 + 3*272*FLEN/8, x4, x1, x2)

inst_21777:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:65331*0 + 3*273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65331*0 + 3*273*FLEN/8, x4, x1, x2)

inst_21778:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:65334*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65334*0 + 3*274*FLEN/8, x4, x1, x2)

inst_21779:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x7f444444; valaddr_reg:x3; val_offset:65337*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65337*0 + 3*275*FLEN/8, x4, x1, x2)

inst_21780:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:65340*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65340*0 + 3*276*FLEN/8, x4, x1, x2)

inst_21781:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:65343*0 + 3*277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65343*0 + 3*277*FLEN/8, x4, x1, x2)

inst_21782:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x7f666666; valaddr_reg:x3; val_offset:65346*0 + 3*278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65346*0 + 3*278*FLEN/8, x4, x1, x2)

inst_21783:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:65349*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65349*0 + 3*279*FLEN/8, x4, x1, x2)

inst_21784:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:65352*0 + 3*280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65352*0 + 3*280*FLEN/8, x4, x1, x2)

inst_21785:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:65355*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65355*0 + 3*281*FLEN/8, x4, x1, x2)

inst_21786:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x61cace and fs2 == 0 and fe2 == 0x80 and fm2 == 0x111fe3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee1cace; op2val:0x40111fe3;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:65358*0 + 3*282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65358*0 + 3*282*FLEN/8, x4, x1, x2)

inst_21787:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x33000000; valaddr_reg:x3; val_offset:65361*0 + 3*283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65361*0 + 3*283*FLEN/8, x4, x1, x2)

inst_21788:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x33000001; valaddr_reg:x3; val_offset:65364*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65364*0 + 3*284*FLEN/8, x4, x1, x2)

inst_21789:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x33000003; valaddr_reg:x3; val_offset:65367*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65367*0 + 3*285*FLEN/8, x4, x1, x2)

inst_21790:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x33000007; valaddr_reg:x3; val_offset:65370*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65370*0 + 3*286*FLEN/8, x4, x1, x2)

inst_21791:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3300000f; valaddr_reg:x3; val_offset:65373*0 + 3*287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65373*0 + 3*287*FLEN/8, x4, x1, x2)

inst_21792:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3300001f; valaddr_reg:x3; val_offset:65376*0 + 3*288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65376*0 + 3*288*FLEN/8, x4, x1, x2)

inst_21793:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3300003f; valaddr_reg:x3; val_offset:65379*0 + 3*289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65379*0 + 3*289*FLEN/8, x4, x1, x2)

inst_21794:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3300007f; valaddr_reg:x3; val_offset:65382*0 + 3*290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65382*0 + 3*290*FLEN/8, x4, x1, x2)

inst_21795:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x330000ff; valaddr_reg:x3; val_offset:65385*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65385*0 + 3*291*FLEN/8, x4, x1, x2)

inst_21796:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x330001ff; valaddr_reg:x3; val_offset:65388*0 + 3*292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65388*0 + 3*292*FLEN/8, x4, x1, x2)

inst_21797:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x330003ff; valaddr_reg:x3; val_offset:65391*0 + 3*293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65391*0 + 3*293*FLEN/8, x4, x1, x2)

inst_21798:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x330007ff; valaddr_reg:x3; val_offset:65394*0 + 3*294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65394*0 + 3*294*FLEN/8, x4, x1, x2)

inst_21799:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x33000fff; valaddr_reg:x3; val_offset:65397*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65397*0 + 3*295*FLEN/8, x4, x1, x2)

inst_21800:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x33001fff; valaddr_reg:x3; val_offset:65400*0 + 3*296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65400*0 + 3*296*FLEN/8, x4, x1, x2)

inst_21801:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x33003fff; valaddr_reg:x3; val_offset:65403*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65403*0 + 3*297*FLEN/8, x4, x1, x2)

inst_21802:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x33007fff; valaddr_reg:x3; val_offset:65406*0 + 3*298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65406*0 + 3*298*FLEN/8, x4, x1, x2)

inst_21803:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3300ffff; valaddr_reg:x3; val_offset:65409*0 + 3*299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65409*0 + 3*299*FLEN/8, x4, x1, x2)

inst_21804:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3301ffff; valaddr_reg:x3; val_offset:65412*0 + 3*300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65412*0 + 3*300*FLEN/8, x4, x1, x2)

inst_21805:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3303ffff; valaddr_reg:x3; val_offset:65415*0 + 3*301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65415*0 + 3*301*FLEN/8, x4, x1, x2)

inst_21806:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3307ffff; valaddr_reg:x3; val_offset:65418*0 + 3*302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65418*0 + 3*302*FLEN/8, x4, x1, x2)

inst_21807:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x330fffff; valaddr_reg:x3; val_offset:65421*0 + 3*303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65421*0 + 3*303*FLEN/8, x4, x1, x2)

inst_21808:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x331fffff; valaddr_reg:x3; val_offset:65424*0 + 3*304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65424*0 + 3*304*FLEN/8, x4, x1, x2)

inst_21809:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x333fffff; valaddr_reg:x3; val_offset:65427*0 + 3*305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65427*0 + 3*305*FLEN/8, x4, x1, x2)

inst_21810:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x33400000; valaddr_reg:x3; val_offset:65430*0 + 3*306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65430*0 + 3*306*FLEN/8, x4, x1, x2)

inst_21811:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x33600000; valaddr_reg:x3; val_offset:65433*0 + 3*307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65433*0 + 3*307*FLEN/8, x4, x1, x2)

inst_21812:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x33700000; valaddr_reg:x3; val_offset:65436*0 + 3*308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65436*0 + 3*308*FLEN/8, x4, x1, x2)

inst_21813:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x33780000; valaddr_reg:x3; val_offset:65439*0 + 3*309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65439*0 + 3*309*FLEN/8, x4, x1, x2)

inst_21814:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337c0000; valaddr_reg:x3; val_offset:65442*0 + 3*310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65442*0 + 3*310*FLEN/8, x4, x1, x2)

inst_21815:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337e0000; valaddr_reg:x3; val_offset:65445*0 + 3*311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65445*0 + 3*311*FLEN/8, x4, x1, x2)

inst_21816:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337f0000; valaddr_reg:x3; val_offset:65448*0 + 3*312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65448*0 + 3*312*FLEN/8, x4, x1, x2)

inst_21817:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337f8000; valaddr_reg:x3; val_offset:65451*0 + 3*313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65451*0 + 3*313*FLEN/8, x4, x1, x2)

inst_21818:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337fc000; valaddr_reg:x3; val_offset:65454*0 + 3*314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65454*0 + 3*314*FLEN/8, x4, x1, x2)

inst_21819:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337fe000; valaddr_reg:x3; val_offset:65457*0 + 3*315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65457*0 + 3*315*FLEN/8, x4, x1, x2)

inst_21820:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337ff000; valaddr_reg:x3; val_offset:65460*0 + 3*316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65460*0 + 3*316*FLEN/8, x4, x1, x2)

inst_21821:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337ff800; valaddr_reg:x3; val_offset:65463*0 + 3*317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65463*0 + 3*317*FLEN/8, x4, x1, x2)

inst_21822:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337ffc00; valaddr_reg:x3; val_offset:65466*0 + 3*318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65466*0 + 3*318*FLEN/8, x4, x1, x2)

inst_21823:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337ffe00; valaddr_reg:x3; val_offset:65469*0 + 3*319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65469*0 + 3*319*FLEN/8, x4, x1, x2)

inst_21824:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337fff00; valaddr_reg:x3; val_offset:65472*0 + 3*320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65472*0 + 3*320*FLEN/8, x4, x1, x2)

inst_21825:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337fff80; valaddr_reg:x3; val_offset:65475*0 + 3*321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65475*0 + 3*321*FLEN/8, x4, x1, x2)

inst_21826:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337fffc0; valaddr_reg:x3; val_offset:65478*0 + 3*322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65478*0 + 3*322*FLEN/8, x4, x1, x2)

inst_21827:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337fffe0; valaddr_reg:x3; val_offset:65481*0 + 3*323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65481*0 + 3*323*FLEN/8, x4, x1, x2)

inst_21828:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337ffff0; valaddr_reg:x3; val_offset:65484*0 + 3*324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65484*0 + 3*324*FLEN/8, x4, x1, x2)

inst_21829:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337ffff8; valaddr_reg:x3; val_offset:65487*0 + 3*325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65487*0 + 3*325*FLEN/8, x4, x1, x2)

inst_21830:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337ffffc; valaddr_reg:x3; val_offset:65490*0 + 3*326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65490*0 + 3*326*FLEN/8, x4, x1, x2)

inst_21831:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337ffffe; valaddr_reg:x3; val_offset:65493*0 + 3*327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65493*0 + 3*327*FLEN/8, x4, x1, x2)

inst_21832:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x337fffff; valaddr_reg:x3; val_offset:65496*0 + 3*328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65496*0 + 3*328*FLEN/8, x4, x1, x2)

inst_21833:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3f800001; valaddr_reg:x3; val_offset:65499*0 + 3*329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65499*0 + 3*329*FLEN/8, x4, x1, x2)

inst_21834:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3f800003; valaddr_reg:x3; val_offset:65502*0 + 3*330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65502*0 + 3*330*FLEN/8, x4, x1, x2)

inst_21835:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3f800007; valaddr_reg:x3; val_offset:65505*0 + 3*331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65505*0 + 3*331*FLEN/8, x4, x1, x2)

inst_21836:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3f999999; valaddr_reg:x3; val_offset:65508*0 + 3*332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65508*0 + 3*332*FLEN/8, x4, x1, x2)

inst_21837:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:65511*0 + 3*333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65511*0 + 3*333*FLEN/8, x4, x1, x2)

inst_21838:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:65514*0 + 3*334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65514*0 + 3*334*FLEN/8, x4, x1, x2)

inst_21839:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:65517*0 + 3*335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65517*0 + 3*335*FLEN/8, x4, x1, x2)

inst_21840:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:65520*0 + 3*336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65520*0 + 3*336*FLEN/8, x4, x1, x2)

inst_21841:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:65523*0 + 3*337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65523*0 + 3*337*FLEN/8, x4, x1, x2)

inst_21842:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:65526*0 + 3*338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65526*0 + 3*338*FLEN/8, x4, x1, x2)

inst_21843:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:65529*0 + 3*339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65529*0 + 3*339*FLEN/8, x4, x1, x2)

inst_21844:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:65532*0 + 3*340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65532*0 + 3*340*FLEN/8, x4, x1, x2)

inst_21845:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:65535*0 + 3*341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65535*0 + 3*341*FLEN/8, x4, x1, x2)

inst_21846:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:65538*0 + 3*342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65538*0 + 3*342*FLEN/8, x4, x1, x2)

inst_21847:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:65541*0 + 3*343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65541*0 + 3*343*FLEN/8, x4, x1, x2)

inst_21848:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x625a19 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x486202 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee25a19; op2val:0x486202;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:65544*0 + 3*344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65544*0 + 3*344*FLEN/8, x4, x1, x2)

inst_21849:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6800000; valaddr_reg:x3; val_offset:65547*0 + 3*345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65547*0 + 3*345*FLEN/8, x4, x1, x2)

inst_21850:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6800001; valaddr_reg:x3; val_offset:65550*0 + 3*346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65550*0 + 3*346*FLEN/8, x4, x1, x2)

inst_21851:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6800003; valaddr_reg:x3; val_offset:65553*0 + 3*347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65553*0 + 3*347*FLEN/8, x4, x1, x2)

inst_21852:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6800007; valaddr_reg:x3; val_offset:65556*0 + 3*348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65556*0 + 3*348*FLEN/8, x4, x1, x2)

inst_21853:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa680000f; valaddr_reg:x3; val_offset:65559*0 + 3*349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65559*0 + 3*349*FLEN/8, x4, x1, x2)

inst_21854:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa680001f; valaddr_reg:x3; val_offset:65562*0 + 3*350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65562*0 + 3*350*FLEN/8, x4, x1, x2)

inst_21855:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa680003f; valaddr_reg:x3; val_offset:65565*0 + 3*351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65565*0 + 3*351*FLEN/8, x4, x1, x2)

inst_21856:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa680007f; valaddr_reg:x3; val_offset:65568*0 + 3*352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65568*0 + 3*352*FLEN/8, x4, x1, x2)

inst_21857:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa68000ff; valaddr_reg:x3; val_offset:65571*0 + 3*353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65571*0 + 3*353*FLEN/8, x4, x1, x2)

inst_21858:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa68001ff; valaddr_reg:x3; val_offset:65574*0 + 3*354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65574*0 + 3*354*FLEN/8, x4, x1, x2)

inst_21859:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa68003ff; valaddr_reg:x3; val_offset:65577*0 + 3*355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65577*0 + 3*355*FLEN/8, x4, x1, x2)

inst_21860:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa68007ff; valaddr_reg:x3; val_offset:65580*0 + 3*356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65580*0 + 3*356*FLEN/8, x4, x1, x2)

inst_21861:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6800fff; valaddr_reg:x3; val_offset:65583*0 + 3*357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65583*0 + 3*357*FLEN/8, x4, x1, x2)

inst_21862:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6801fff; valaddr_reg:x3; val_offset:65586*0 + 3*358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65586*0 + 3*358*FLEN/8, x4, x1, x2)

inst_21863:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6803fff; valaddr_reg:x3; val_offset:65589*0 + 3*359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65589*0 + 3*359*FLEN/8, x4, x1, x2)

inst_21864:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6807fff; valaddr_reg:x3; val_offset:65592*0 + 3*360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65592*0 + 3*360*FLEN/8, x4, x1, x2)

inst_21865:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa680ffff; valaddr_reg:x3; val_offset:65595*0 + 3*361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65595*0 + 3*361*FLEN/8, x4, x1, x2)

inst_21866:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa681ffff; valaddr_reg:x3; val_offset:65598*0 + 3*362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65598*0 + 3*362*FLEN/8, x4, x1, x2)

inst_21867:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa683ffff; valaddr_reg:x3; val_offset:65601*0 + 3*363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65601*0 + 3*363*FLEN/8, x4, x1, x2)

inst_21868:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa687ffff; valaddr_reg:x3; val_offset:65604*0 + 3*364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65604*0 + 3*364*FLEN/8, x4, x1, x2)

inst_21869:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa68fffff; valaddr_reg:x3; val_offset:65607*0 + 3*365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65607*0 + 3*365*FLEN/8, x4, x1, x2)

inst_21870:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa69fffff; valaddr_reg:x3; val_offset:65610*0 + 3*366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65610*0 + 3*366*FLEN/8, x4, x1, x2)

inst_21871:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6bfffff; valaddr_reg:x3; val_offset:65613*0 + 3*367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65613*0 + 3*367*FLEN/8, x4, x1, x2)

inst_21872:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6c00000; valaddr_reg:x3; val_offset:65616*0 + 3*368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65616*0 + 3*368*FLEN/8, x4, x1, x2)

inst_21873:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6e00000; valaddr_reg:x3; val_offset:65619*0 + 3*369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65619*0 + 3*369*FLEN/8, x4, x1, x2)

inst_21874:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6f00000; valaddr_reg:x3; val_offset:65622*0 + 3*370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65622*0 + 3*370*FLEN/8, x4, x1, x2)

inst_21875:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6f80000; valaddr_reg:x3; val_offset:65625*0 + 3*371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65625*0 + 3*371*FLEN/8, x4, x1, x2)

inst_21876:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6fc0000; valaddr_reg:x3; val_offset:65628*0 + 3*372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65628*0 + 3*372*FLEN/8, x4, x1, x2)

inst_21877:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6fe0000; valaddr_reg:x3; val_offset:65631*0 + 3*373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65631*0 + 3*373*FLEN/8, x4, x1, x2)

inst_21878:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6ff0000; valaddr_reg:x3; val_offset:65634*0 + 3*374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65634*0 + 3*374*FLEN/8, x4, x1, x2)

inst_21879:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6ff8000; valaddr_reg:x3; val_offset:65637*0 + 3*375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65637*0 + 3*375*FLEN/8, x4, x1, x2)

inst_21880:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6ffc000; valaddr_reg:x3; val_offset:65640*0 + 3*376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65640*0 + 3*376*FLEN/8, x4, x1, x2)

inst_21881:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6ffe000; valaddr_reg:x3; val_offset:65643*0 + 3*377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65643*0 + 3*377*FLEN/8, x4, x1, x2)

inst_21882:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6fff000; valaddr_reg:x3; val_offset:65646*0 + 3*378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65646*0 + 3*378*FLEN/8, x4, x1, x2)

inst_21883:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6fff800; valaddr_reg:x3; val_offset:65649*0 + 3*379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65649*0 + 3*379*FLEN/8, x4, x1, x2)

inst_21884:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6fffc00; valaddr_reg:x3; val_offset:65652*0 + 3*380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65652*0 + 3*380*FLEN/8, x4, x1, x2)

inst_21885:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6fffe00; valaddr_reg:x3; val_offset:65655*0 + 3*381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65655*0 + 3*381*FLEN/8, x4, x1, x2)

inst_21886:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6ffff00; valaddr_reg:x3; val_offset:65658*0 + 3*382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65658*0 + 3*382*FLEN/8, x4, x1, x2)

inst_21887:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6ffff80; valaddr_reg:x3; val_offset:65661*0 + 3*383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65661*0 + 3*383*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_21888:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6ffffc0; valaddr_reg:x3; val_offset:65664*0 + 3*384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65664*0 + 3*384*FLEN/8, x4, x1, x2)

inst_21889:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6ffffe0; valaddr_reg:x3; val_offset:65667*0 + 3*385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65667*0 + 3*385*FLEN/8, x4, x1, x2)

inst_21890:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6fffff0; valaddr_reg:x3; val_offset:65670*0 + 3*386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65670*0 + 3*386*FLEN/8, x4, x1, x2)

inst_21891:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6fffff8; valaddr_reg:x3; val_offset:65673*0 + 3*387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65673*0 + 3*387*FLEN/8, x4, x1, x2)

inst_21892:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6fffffc; valaddr_reg:x3; val_offset:65676*0 + 3*388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65676*0 + 3*388*FLEN/8, x4, x1, x2)

inst_21893:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6fffffe; valaddr_reg:x3; val_offset:65679*0 + 3*389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65679*0 + 3*389*FLEN/8, x4, x1, x2)

inst_21894:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xa6ffffff; valaddr_reg:x3; val_offset:65682*0 + 3*390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65682*0 + 3*390*FLEN/8, x4, x1, x2)

inst_21895:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xbf800001; valaddr_reg:x3; val_offset:65685*0 + 3*391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65685*0 + 3*391*FLEN/8, x4, x1, x2)

inst_21896:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xbf800003; valaddr_reg:x3; val_offset:65688*0 + 3*392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65688*0 + 3*392*FLEN/8, x4, x1, x2)

inst_21897:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xbf800007; valaddr_reg:x3; val_offset:65691*0 + 3*393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65691*0 + 3*393*FLEN/8, x4, x1, x2)

inst_21898:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xbf999999; valaddr_reg:x3; val_offset:65694*0 + 3*394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65694*0 + 3*394*FLEN/8, x4, x1, x2)

inst_21899:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:65697*0 + 3*395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65697*0 + 3*395*FLEN/8, x4, x1, x2)

inst_21900:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:65700*0 + 3*396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65700*0 + 3*396*FLEN/8, x4, x1, x2)

inst_21901:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:65703*0 + 3*397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65703*0 + 3*397*FLEN/8, x4, x1, x2)

inst_21902:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:65706*0 + 3*398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65706*0 + 3*398*FLEN/8, x4, x1, x2)

inst_21903:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:65709*0 + 3*399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65709*0 + 3*399*FLEN/8, x4, x1, x2)

inst_21904:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:65712*0 + 3*400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65712*0 + 3*400*FLEN/8, x4, x1, x2)

inst_21905:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:65715*0 + 3*401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65715*0 + 3*401*FLEN/8, x4, x1, x2)

inst_21906:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:65718*0 + 3*402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65718*0 + 3*402*FLEN/8, x4, x1, x2)

inst_21907:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:65721*0 + 3*403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65721*0 + 3*403*FLEN/8, x4, x1, x2)

inst_21908:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:65724*0 + 3*404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65724*0 + 3*404*FLEN/8, x4, x1, x2)

inst_21909:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:65727*0 + 3*405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65727*0 + 3*405*FLEN/8, x4, x1, x2)

inst_21910:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63135e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4826f4 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3135e; op2val:0x804826f4;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:65730*0 + 3*406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65730*0 + 3*406*FLEN/8, x4, x1, x2)

inst_21911:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:65733*0 + 3*407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65733*0 + 3*407*FLEN/8, x4, x1, x2)

inst_21912:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:65736*0 + 3*408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65736*0 + 3*408*FLEN/8, x4, x1, x2)

inst_21913:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:65739*0 + 3*409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65739*0 + 3*409*FLEN/8, x4, x1, x2)

inst_21914:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:65742*0 + 3*410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65742*0 + 3*410*FLEN/8, x4, x1, x2)

inst_21915:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:65745*0 + 3*411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65745*0 + 3*411*FLEN/8, x4, x1, x2)

inst_21916:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:65748*0 + 3*412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65748*0 + 3*412*FLEN/8, x4, x1, x2)

inst_21917:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:65751*0 + 3*413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65751*0 + 3*413*FLEN/8, x4, x1, x2)

inst_21918:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:65754*0 + 3*414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65754*0 + 3*414*FLEN/8, x4, x1, x2)

inst_21919:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:65757*0 + 3*415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65757*0 + 3*415*FLEN/8, x4, x1, x2)

inst_21920:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:65760*0 + 3*416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65760*0 + 3*416*FLEN/8, x4, x1, x2)

inst_21921:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:65763*0 + 3*417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65763*0 + 3*417*FLEN/8, x4, x1, x2)

inst_21922:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:65766*0 + 3*418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65766*0 + 3*418*FLEN/8, x4, x1, x2)

inst_21923:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:65769*0 + 3*419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65769*0 + 3*419*FLEN/8, x4, x1, x2)

inst_21924:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:65772*0 + 3*420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65772*0 + 3*420*FLEN/8, x4, x1, x2)

inst_21925:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:65775*0 + 3*421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65775*0 + 3*421*FLEN/8, x4, x1, x2)

inst_21926:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:65778*0 + 3*422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65778*0 + 3*422*FLEN/8, x4, x1, x2)

inst_21927:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x1000000; valaddr_reg:x3; val_offset:65781*0 + 3*423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65781*0 + 3*423*FLEN/8, x4, x1, x2)

inst_21928:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x1000001; valaddr_reg:x3; val_offset:65784*0 + 3*424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65784*0 + 3*424*FLEN/8, x4, x1, x2)

inst_21929:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x1000003; valaddr_reg:x3; val_offset:65787*0 + 3*425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65787*0 + 3*425*FLEN/8, x4, x1, x2)

inst_21930:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x1000007; valaddr_reg:x3; val_offset:65790*0 + 3*426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65790*0 + 3*426*FLEN/8, x4, x1, x2)

inst_21931:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x100000f; valaddr_reg:x3; val_offset:65793*0 + 3*427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65793*0 + 3*427*FLEN/8, x4, x1, x2)

inst_21932:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x100001f; valaddr_reg:x3; val_offset:65796*0 + 3*428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65796*0 + 3*428*FLEN/8, x4, x1, x2)

inst_21933:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x100003f; valaddr_reg:x3; val_offset:65799*0 + 3*429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65799*0 + 3*429*FLEN/8, x4, x1, x2)

inst_21934:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x100007f; valaddr_reg:x3; val_offset:65802*0 + 3*430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65802*0 + 3*430*FLEN/8, x4, x1, x2)

inst_21935:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x10000ff; valaddr_reg:x3; val_offset:65805*0 + 3*431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65805*0 + 3*431*FLEN/8, x4, x1, x2)

inst_21936:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x10001ff; valaddr_reg:x3; val_offset:65808*0 + 3*432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65808*0 + 3*432*FLEN/8, x4, x1, x2)

inst_21937:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x10003ff; valaddr_reg:x3; val_offset:65811*0 + 3*433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65811*0 + 3*433*FLEN/8, x4, x1, x2)

inst_21938:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x10007ff; valaddr_reg:x3; val_offset:65814*0 + 3*434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65814*0 + 3*434*FLEN/8, x4, x1, x2)

inst_21939:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x1000fff; valaddr_reg:x3; val_offset:65817*0 + 3*435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65817*0 + 3*435*FLEN/8, x4, x1, x2)

inst_21940:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x1001fff; valaddr_reg:x3; val_offset:65820*0 + 3*436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65820*0 + 3*436*FLEN/8, x4, x1, x2)

inst_21941:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x1003fff; valaddr_reg:x3; val_offset:65823*0 + 3*437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65823*0 + 3*437*FLEN/8, x4, x1, x2)

inst_21942:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x1007fff; valaddr_reg:x3; val_offset:65826*0 + 3*438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65826*0 + 3*438*FLEN/8, x4, x1, x2)

inst_21943:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x100ffff; valaddr_reg:x3; val_offset:65829*0 + 3*439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65829*0 + 3*439*FLEN/8, x4, x1, x2)

inst_21944:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x101ffff; valaddr_reg:x3; val_offset:65832*0 + 3*440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65832*0 + 3*440*FLEN/8, x4, x1, x2)

inst_21945:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x103ffff; valaddr_reg:x3; val_offset:65835*0 + 3*441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65835*0 + 3*441*FLEN/8, x4, x1, x2)

inst_21946:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x107ffff; valaddr_reg:x3; val_offset:65838*0 + 3*442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65838*0 + 3*442*FLEN/8, x4, x1, x2)

inst_21947:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x10fffff; valaddr_reg:x3; val_offset:65841*0 + 3*443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65841*0 + 3*443*FLEN/8, x4, x1, x2)

inst_21948:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x11fffff; valaddr_reg:x3; val_offset:65844*0 + 3*444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65844*0 + 3*444*FLEN/8, x4, x1, x2)

inst_21949:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x13fffff; valaddr_reg:x3; val_offset:65847*0 + 3*445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65847*0 + 3*445*FLEN/8, x4, x1, x2)

inst_21950:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x1400000; valaddr_reg:x3; val_offset:65850*0 + 3*446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65850*0 + 3*446*FLEN/8, x4, x1, x2)

inst_21951:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x1600000; valaddr_reg:x3; val_offset:65853*0 + 3*447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65853*0 + 3*447*FLEN/8, x4, x1, x2)

inst_21952:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x1700000; valaddr_reg:x3; val_offset:65856*0 + 3*448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65856*0 + 3*448*FLEN/8, x4, x1, x2)

inst_21953:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x1780000; valaddr_reg:x3; val_offset:65859*0 + 3*449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65859*0 + 3*449*FLEN/8, x4, x1, x2)

inst_21954:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17c0000; valaddr_reg:x3; val_offset:65862*0 + 3*450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65862*0 + 3*450*FLEN/8, x4, x1, x2)

inst_21955:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17e0000; valaddr_reg:x3; val_offset:65865*0 + 3*451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65865*0 + 3*451*FLEN/8, x4, x1, x2)

inst_21956:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17f0000; valaddr_reg:x3; val_offset:65868*0 + 3*452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65868*0 + 3*452*FLEN/8, x4, x1, x2)

inst_21957:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17f8000; valaddr_reg:x3; val_offset:65871*0 + 3*453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65871*0 + 3*453*FLEN/8, x4, x1, x2)

inst_21958:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17fc000; valaddr_reg:x3; val_offset:65874*0 + 3*454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65874*0 + 3*454*FLEN/8, x4, x1, x2)

inst_21959:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17fe000; valaddr_reg:x3; val_offset:65877*0 + 3*455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65877*0 + 3*455*FLEN/8, x4, x1, x2)

inst_21960:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17ff000; valaddr_reg:x3; val_offset:65880*0 + 3*456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65880*0 + 3*456*FLEN/8, x4, x1, x2)

inst_21961:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17ff800; valaddr_reg:x3; val_offset:65883*0 + 3*457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65883*0 + 3*457*FLEN/8, x4, x1, x2)

inst_21962:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17ffc00; valaddr_reg:x3; val_offset:65886*0 + 3*458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65886*0 + 3*458*FLEN/8, x4, x1, x2)

inst_21963:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17ffe00; valaddr_reg:x3; val_offset:65889*0 + 3*459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65889*0 + 3*459*FLEN/8, x4, x1, x2)

inst_21964:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17fff00; valaddr_reg:x3; val_offset:65892*0 + 3*460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65892*0 + 3*460*FLEN/8, x4, x1, x2)

inst_21965:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17fff80; valaddr_reg:x3; val_offset:65895*0 + 3*461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65895*0 + 3*461*FLEN/8, x4, x1, x2)

inst_21966:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17fffc0; valaddr_reg:x3; val_offset:65898*0 + 3*462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65898*0 + 3*462*FLEN/8, x4, x1, x2)

inst_21967:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17fffe0; valaddr_reg:x3; val_offset:65901*0 + 3*463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65901*0 + 3*463*FLEN/8, x4, x1, x2)

inst_21968:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17ffff0; valaddr_reg:x3; val_offset:65904*0 + 3*464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65904*0 + 3*464*FLEN/8, x4, x1, x2)

inst_21969:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17ffff8; valaddr_reg:x3; val_offset:65907*0 + 3*465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65907*0 + 3*465*FLEN/8, x4, x1, x2)

inst_21970:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17ffffc; valaddr_reg:x3; val_offset:65910*0 + 3*466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65910*0 + 3*466*FLEN/8, x4, x1, x2)

inst_21971:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17ffffe; valaddr_reg:x3; val_offset:65913*0 + 3*467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65913*0 + 3*467*FLEN/8, x4, x1, x2)

inst_21972:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6328dc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee328dc; op2val:0x0;
op3val:0x17fffff; valaddr_reg:x3; val_offset:65916*0 + 3*468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65916*0 + 3*468*FLEN/8, x4, x1, x2)

inst_21973:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26800000; valaddr_reg:x3; val_offset:65919*0 + 3*469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65919*0 + 3*469*FLEN/8, x4, x1, x2)

inst_21974:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26800001; valaddr_reg:x3; val_offset:65922*0 + 3*470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65922*0 + 3*470*FLEN/8, x4, x1, x2)

inst_21975:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26800003; valaddr_reg:x3; val_offset:65925*0 + 3*471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65925*0 + 3*471*FLEN/8, x4, x1, x2)

inst_21976:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26800007; valaddr_reg:x3; val_offset:65928*0 + 3*472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65928*0 + 3*472*FLEN/8, x4, x1, x2)

inst_21977:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x2680000f; valaddr_reg:x3; val_offset:65931*0 + 3*473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65931*0 + 3*473*FLEN/8, x4, x1, x2)

inst_21978:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x2680001f; valaddr_reg:x3; val_offset:65934*0 + 3*474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65934*0 + 3*474*FLEN/8, x4, x1, x2)

inst_21979:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x2680003f; valaddr_reg:x3; val_offset:65937*0 + 3*475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65937*0 + 3*475*FLEN/8, x4, x1, x2)

inst_21980:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x2680007f; valaddr_reg:x3; val_offset:65940*0 + 3*476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65940*0 + 3*476*FLEN/8, x4, x1, x2)

inst_21981:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x268000ff; valaddr_reg:x3; val_offset:65943*0 + 3*477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65943*0 + 3*477*FLEN/8, x4, x1, x2)

inst_21982:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x268001ff; valaddr_reg:x3; val_offset:65946*0 + 3*478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65946*0 + 3*478*FLEN/8, x4, x1, x2)

inst_21983:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x268003ff; valaddr_reg:x3; val_offset:65949*0 + 3*479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65949*0 + 3*479*FLEN/8, x4, x1, x2)

inst_21984:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x268007ff; valaddr_reg:x3; val_offset:65952*0 + 3*480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65952*0 + 3*480*FLEN/8, x4, x1, x2)

inst_21985:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26800fff; valaddr_reg:x3; val_offset:65955*0 + 3*481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65955*0 + 3*481*FLEN/8, x4, x1, x2)

inst_21986:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26801fff; valaddr_reg:x3; val_offset:65958*0 + 3*482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65958*0 + 3*482*FLEN/8, x4, x1, x2)

inst_21987:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26803fff; valaddr_reg:x3; val_offset:65961*0 + 3*483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65961*0 + 3*483*FLEN/8, x4, x1, x2)

inst_21988:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26807fff; valaddr_reg:x3; val_offset:65964*0 + 3*484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65964*0 + 3*484*FLEN/8, x4, x1, x2)

inst_21989:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x2680ffff; valaddr_reg:x3; val_offset:65967*0 + 3*485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65967*0 + 3*485*FLEN/8, x4, x1, x2)

inst_21990:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x2681ffff; valaddr_reg:x3; val_offset:65970*0 + 3*486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65970*0 + 3*486*FLEN/8, x4, x1, x2)

inst_21991:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x2683ffff; valaddr_reg:x3; val_offset:65973*0 + 3*487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65973*0 + 3*487*FLEN/8, x4, x1, x2)

inst_21992:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x2687ffff; valaddr_reg:x3; val_offset:65976*0 + 3*488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65976*0 + 3*488*FLEN/8, x4, x1, x2)

inst_21993:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x268fffff; valaddr_reg:x3; val_offset:65979*0 + 3*489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65979*0 + 3*489*FLEN/8, x4, x1, x2)

inst_21994:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x269fffff; valaddr_reg:x3; val_offset:65982*0 + 3*490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65982*0 + 3*490*FLEN/8, x4, x1, x2)

inst_21995:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26bfffff; valaddr_reg:x3; val_offset:65985*0 + 3*491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65985*0 + 3*491*FLEN/8, x4, x1, x2)

inst_21996:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26c00000; valaddr_reg:x3; val_offset:65988*0 + 3*492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65988*0 + 3*492*FLEN/8, x4, x1, x2)

inst_21997:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26e00000; valaddr_reg:x3; val_offset:65991*0 + 3*493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65991*0 + 3*493*FLEN/8, x4, x1, x2)

inst_21998:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26f00000; valaddr_reg:x3; val_offset:65994*0 + 3*494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65994*0 + 3*494*FLEN/8, x4, x1, x2)

inst_21999:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26f80000; valaddr_reg:x3; val_offset:65997*0 + 3*495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 65997*0 + 3*495*FLEN/8, x4, x1, x2)

inst_22000:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26fc0000; valaddr_reg:x3; val_offset:66000*0 + 3*496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66000*0 + 3*496*FLEN/8, x4, x1, x2)

inst_22001:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26fe0000; valaddr_reg:x3; val_offset:66003*0 + 3*497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66003*0 + 3*497*FLEN/8, x4, x1, x2)

inst_22002:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26ff0000; valaddr_reg:x3; val_offset:66006*0 + 3*498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66006*0 + 3*498*FLEN/8, x4, x1, x2)

inst_22003:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26ff8000; valaddr_reg:x3; val_offset:66009*0 + 3*499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66009*0 + 3*499*FLEN/8, x4, x1, x2)

inst_22004:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26ffc000; valaddr_reg:x3; val_offset:66012*0 + 3*500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66012*0 + 3*500*FLEN/8, x4, x1, x2)

inst_22005:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26ffe000; valaddr_reg:x3; val_offset:66015*0 + 3*501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66015*0 + 3*501*FLEN/8, x4, x1, x2)

inst_22006:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26fff000; valaddr_reg:x3; val_offset:66018*0 + 3*502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66018*0 + 3*502*FLEN/8, x4, x1, x2)

inst_22007:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26fff800; valaddr_reg:x3; val_offset:66021*0 + 3*503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66021*0 + 3*503*FLEN/8, x4, x1, x2)

inst_22008:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26fffc00; valaddr_reg:x3; val_offset:66024*0 + 3*504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66024*0 + 3*504*FLEN/8, x4, x1, x2)

inst_22009:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26fffe00; valaddr_reg:x3; val_offset:66027*0 + 3*505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66027*0 + 3*505*FLEN/8, x4, x1, x2)

inst_22010:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26ffff00; valaddr_reg:x3; val_offset:66030*0 + 3*506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66030*0 + 3*506*FLEN/8, x4, x1, x2)

inst_22011:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26ffff80; valaddr_reg:x3; val_offset:66033*0 + 3*507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66033*0 + 3*507*FLEN/8, x4, x1, x2)

inst_22012:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26ffffc0; valaddr_reg:x3; val_offset:66036*0 + 3*508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66036*0 + 3*508*FLEN/8, x4, x1, x2)

inst_22013:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26ffffe0; valaddr_reg:x3; val_offset:66039*0 + 3*509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66039*0 + 3*509*FLEN/8, x4, x1, x2)

inst_22014:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26fffff0; valaddr_reg:x3; val_offset:66042*0 + 3*510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66042*0 + 3*510*FLEN/8, x4, x1, x2)

inst_22015:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26fffff8; valaddr_reg:x3; val_offset:66045*0 + 3*511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66045*0 + 3*511*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_22016:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26fffffc; valaddr_reg:x3; val_offset:66048*0 + 3*512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66048*0 + 3*512*FLEN/8, x4, x1, x2)

inst_22017:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26fffffe; valaddr_reg:x3; val_offset:66051*0 + 3*513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66051*0 + 3*513*FLEN/8, x4, x1, x2)

inst_22018:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26ffffff; valaddr_reg:x3; val_offset:66054*0 + 3*514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66054*0 + 3*514*FLEN/8, x4, x1, x2)

inst_22019:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3f800001; valaddr_reg:x3; val_offset:66057*0 + 3*515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66057*0 + 3*515*FLEN/8, x4, x1, x2)

inst_22020:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3f800003; valaddr_reg:x3; val_offset:66060*0 + 3*516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66060*0 + 3*516*FLEN/8, x4, x1, x2)

inst_22021:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3f800007; valaddr_reg:x3; val_offset:66063*0 + 3*517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66063*0 + 3*517*FLEN/8, x4, x1, x2)

inst_22022:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3f999999; valaddr_reg:x3; val_offset:66066*0 + 3*518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66066*0 + 3*518*FLEN/8, x4, x1, x2)

inst_22023:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:66069*0 + 3*519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66069*0 + 3*519*FLEN/8, x4, x1, x2)

inst_22024:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:66072*0 + 3*520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66072*0 + 3*520*FLEN/8, x4, x1, x2)

inst_22025:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:66075*0 + 3*521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66075*0 + 3*521*FLEN/8, x4, x1, x2)

inst_22026:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:66078*0 + 3*522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66078*0 + 3*522*FLEN/8, x4, x1, x2)

inst_22027:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:66081*0 + 3*523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66081*0 + 3*523*FLEN/8, x4, x1, x2)

inst_22028:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:66084*0 + 3*524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66084*0 + 3*524*FLEN/8, x4, x1, x2)

inst_22029:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:66087*0 + 3*525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66087*0 + 3*525*FLEN/8, x4, x1, x2)

inst_22030:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:66090*0 + 3*526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66090*0 + 3*526*FLEN/8, x4, x1, x2)

inst_22031:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:66093*0 + 3*527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66093*0 + 3*527*FLEN/8, x4, x1, x2)

inst_22032:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:66096*0 + 3*528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66096*0 + 3*528*FLEN/8, x4, x1, x2)

inst_22033:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:66099*0 + 3*529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66099*0 + 3*529*FLEN/8, x4, x1, x2)

inst_22034:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:66102*0 + 3*530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66102*0 + 3*530*FLEN/8, x4, x1, x2)

inst_22035:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:66105*0 + 3*531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66105*0 + 3*531*FLEN/8, x4, x1, x2)

inst_22036:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:66108*0 + 3*532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66108*0 + 3*532*FLEN/8, x4, x1, x2)

inst_22037:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:66111*0 + 3*533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66111*0 + 3*533*FLEN/8, x4, x1, x2)

inst_22038:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:66114*0 + 3*534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66114*0 + 3*534*FLEN/8, x4, x1, x2)

inst_22039:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:66117*0 + 3*535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66117*0 + 3*535*FLEN/8, x4, x1, x2)

inst_22040:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:66120*0 + 3*536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66120*0 + 3*536*FLEN/8, x4, x1, x2)

inst_22041:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:66123*0 + 3*537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66123*0 + 3*537*FLEN/8, x4, x1, x2)

inst_22042:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:66126*0 + 3*538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66126*0 + 3*538*FLEN/8, x4, x1, x2)

inst_22043:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:66129*0 + 3*539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66129*0 + 3*539*FLEN/8, x4, x1, x2)

inst_22044:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:66132*0 + 3*540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66132*0 + 3*540*FLEN/8, x4, x1, x2)

inst_22045:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:66135*0 + 3*541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66135*0 + 3*541*FLEN/8, x4, x1, x2)

inst_22046:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:66138*0 + 3*542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66138*0 + 3*542*FLEN/8, x4, x1, x2)

inst_22047:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:66141*0 + 3*543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66141*0 + 3*543*FLEN/8, x4, x1, x2)

inst_22048:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:66144*0 + 3*544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66144*0 + 3*544*FLEN/8, x4, x1, x2)

inst_22049:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:66147*0 + 3*545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66147*0 + 3*545*FLEN/8, x4, x1, x2)

inst_22050:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:66150*0 + 3*546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66150*0 + 3*546*FLEN/8, x4, x1, x2)

inst_22051:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81800000; valaddr_reg:x3; val_offset:66153*0 + 3*547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66153*0 + 3*547*FLEN/8, x4, x1, x2)

inst_22052:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81800001; valaddr_reg:x3; val_offset:66156*0 + 3*548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66156*0 + 3*548*FLEN/8, x4, x1, x2)

inst_22053:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81800003; valaddr_reg:x3; val_offset:66159*0 + 3*549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66159*0 + 3*549*FLEN/8, x4, x1, x2)

inst_22054:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81800007; valaddr_reg:x3; val_offset:66162*0 + 3*550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66162*0 + 3*550*FLEN/8, x4, x1, x2)

inst_22055:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8180000f; valaddr_reg:x3; val_offset:66165*0 + 3*551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66165*0 + 3*551*FLEN/8, x4, x1, x2)

inst_22056:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8180001f; valaddr_reg:x3; val_offset:66168*0 + 3*552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66168*0 + 3*552*FLEN/8, x4, x1, x2)

inst_22057:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8180003f; valaddr_reg:x3; val_offset:66171*0 + 3*553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66171*0 + 3*553*FLEN/8, x4, x1, x2)

inst_22058:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8180007f; valaddr_reg:x3; val_offset:66174*0 + 3*554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66174*0 + 3*554*FLEN/8, x4, x1, x2)

inst_22059:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x818000ff; valaddr_reg:x3; val_offset:66177*0 + 3*555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66177*0 + 3*555*FLEN/8, x4, x1, x2)

inst_22060:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x818001ff; valaddr_reg:x3; val_offset:66180*0 + 3*556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66180*0 + 3*556*FLEN/8, x4, x1, x2)

inst_22061:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x818003ff; valaddr_reg:x3; val_offset:66183*0 + 3*557*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66183*0 + 3*557*FLEN/8, x4, x1, x2)

inst_22062:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x818007ff; valaddr_reg:x3; val_offset:66186*0 + 3*558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66186*0 + 3*558*FLEN/8, x4, x1, x2)

inst_22063:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81800fff; valaddr_reg:x3; val_offset:66189*0 + 3*559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66189*0 + 3*559*FLEN/8, x4, x1, x2)

inst_22064:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81801fff; valaddr_reg:x3; val_offset:66192*0 + 3*560*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66192*0 + 3*560*FLEN/8, x4, x1, x2)

inst_22065:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81803fff; valaddr_reg:x3; val_offset:66195*0 + 3*561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66195*0 + 3*561*FLEN/8, x4, x1, x2)

inst_22066:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81807fff; valaddr_reg:x3; val_offset:66198*0 + 3*562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66198*0 + 3*562*FLEN/8, x4, x1, x2)

inst_22067:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8180ffff; valaddr_reg:x3; val_offset:66201*0 + 3*563*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66201*0 + 3*563*FLEN/8, x4, x1, x2)

inst_22068:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8181ffff; valaddr_reg:x3; val_offset:66204*0 + 3*564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66204*0 + 3*564*FLEN/8, x4, x1, x2)

inst_22069:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8183ffff; valaddr_reg:x3; val_offset:66207*0 + 3*565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66207*0 + 3*565*FLEN/8, x4, x1, x2)

inst_22070:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8187ffff; valaddr_reg:x3; val_offset:66210*0 + 3*566*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66210*0 + 3*566*FLEN/8, x4, x1, x2)

inst_22071:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x818fffff; valaddr_reg:x3; val_offset:66213*0 + 3*567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66213*0 + 3*567*FLEN/8, x4, x1, x2)

inst_22072:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x819fffff; valaddr_reg:x3; val_offset:66216*0 + 3*568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66216*0 + 3*568*FLEN/8, x4, x1, x2)

inst_22073:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81bfffff; valaddr_reg:x3; val_offset:66219*0 + 3*569*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66219*0 + 3*569*FLEN/8, x4, x1, x2)

inst_22074:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81c00000; valaddr_reg:x3; val_offset:66222*0 + 3*570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66222*0 + 3*570*FLEN/8, x4, x1, x2)

inst_22075:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81e00000; valaddr_reg:x3; val_offset:66225*0 + 3*571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66225*0 + 3*571*FLEN/8, x4, x1, x2)

inst_22076:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81f00000; valaddr_reg:x3; val_offset:66228*0 + 3*572*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66228*0 + 3*572*FLEN/8, x4, x1, x2)

inst_22077:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81f80000; valaddr_reg:x3; val_offset:66231*0 + 3*573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66231*0 + 3*573*FLEN/8, x4, x1, x2)

inst_22078:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fc0000; valaddr_reg:x3; val_offset:66234*0 + 3*574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66234*0 + 3*574*FLEN/8, x4, x1, x2)

inst_22079:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fe0000; valaddr_reg:x3; val_offset:66237*0 + 3*575*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66237*0 + 3*575*FLEN/8, x4, x1, x2)

inst_22080:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ff0000; valaddr_reg:x3; val_offset:66240*0 + 3*576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66240*0 + 3*576*FLEN/8, x4, x1, x2)

inst_22081:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ff8000; valaddr_reg:x3; val_offset:66243*0 + 3*577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66243*0 + 3*577*FLEN/8, x4, x1, x2)

inst_22082:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ffc000; valaddr_reg:x3; val_offset:66246*0 + 3*578*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66246*0 + 3*578*FLEN/8, x4, x1, x2)

inst_22083:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ffe000; valaddr_reg:x3; val_offset:66249*0 + 3*579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66249*0 + 3*579*FLEN/8, x4, x1, x2)

inst_22084:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fff000; valaddr_reg:x3; val_offset:66252*0 + 3*580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66252*0 + 3*580*FLEN/8, x4, x1, x2)

inst_22085:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fff800; valaddr_reg:x3; val_offset:66255*0 + 3*581*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66255*0 + 3*581*FLEN/8, x4, x1, x2)

inst_22086:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fffc00; valaddr_reg:x3; val_offset:66258*0 + 3*582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66258*0 + 3*582*FLEN/8, x4, x1, x2)

inst_22087:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fffe00; valaddr_reg:x3; val_offset:66261*0 + 3*583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66261*0 + 3*583*FLEN/8, x4, x1, x2)

inst_22088:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ffff00; valaddr_reg:x3; val_offset:66264*0 + 3*584*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66264*0 + 3*584*FLEN/8, x4, x1, x2)

inst_22089:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ffff80; valaddr_reg:x3; val_offset:66267*0 + 3*585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66267*0 + 3*585*FLEN/8, x4, x1, x2)

inst_22090:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ffffc0; valaddr_reg:x3; val_offset:66270*0 + 3*586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66270*0 + 3*586*FLEN/8, x4, x1, x2)

inst_22091:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ffffe0; valaddr_reg:x3; val_offset:66273*0 + 3*587*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66273*0 + 3*587*FLEN/8, x4, x1, x2)

inst_22092:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fffff0; valaddr_reg:x3; val_offset:66276*0 + 3*588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66276*0 + 3*588*FLEN/8, x4, x1, x2)

inst_22093:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fffff8; valaddr_reg:x3; val_offset:66279*0 + 3*589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66279*0 + 3*589*FLEN/8, x4, x1, x2)

inst_22094:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fffffc; valaddr_reg:x3; val_offset:66282*0 + 3*590*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66282*0 + 3*590*FLEN/8, x4, x1, x2)

inst_22095:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fffffe; valaddr_reg:x3; val_offset:66285*0 + 3*591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66285*0 + 3*591*FLEN/8, x4, x1, x2)

inst_22096:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ffffff; valaddr_reg:x3; val_offset:66288*0 + 3*592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66288*0 + 3*592*FLEN/8, x4, x1, x2)

inst_22097:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:66291*0 + 3*593*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66291*0 + 3*593*FLEN/8, x4, x1, x2)

inst_22098:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:66294*0 + 3*594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66294*0 + 3*594*FLEN/8, x4, x1, x2)

inst_22099:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:66297*0 + 3*595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66297*0 + 3*595*FLEN/8, x4, x1, x2)

inst_22100:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:66300*0 + 3*596*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66300*0 + 3*596*FLEN/8, x4, x1, x2)

inst_22101:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:66303*0 + 3*597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66303*0 + 3*597*FLEN/8, x4, x1, x2)

inst_22102:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:66306*0 + 3*598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66306*0 + 3*598*FLEN/8, x4, x1, x2)

inst_22103:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:66309*0 + 3*599*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66309*0 + 3*599*FLEN/8, x4, x1, x2)

inst_22104:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:66312*0 + 3*600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66312*0 + 3*600*FLEN/8, x4, x1, x2)

inst_22105:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:66315*0 + 3*601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66315*0 + 3*601*FLEN/8, x4, x1, x2)

inst_22106:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:66318*0 + 3*602*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66318*0 + 3*602*FLEN/8, x4, x1, x2)

inst_22107:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:66321*0 + 3*603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66321*0 + 3*603*FLEN/8, x4, x1, x2)

inst_22108:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:66324*0 + 3*604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66324*0 + 3*604*FLEN/8, x4, x1, x2)

inst_22109:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:66327*0 + 3*605*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66327*0 + 3*605*FLEN/8, x4, x1, x2)

inst_22110:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:66330*0 + 3*606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66330*0 + 3*606*FLEN/8, x4, x1, x2)

inst_22111:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:66333*0 + 3*607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66333*0 + 3*607*FLEN/8, x4, x1, x2)

inst_22112:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:66336*0 + 3*608*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66336*0 + 3*608*FLEN/8, x4, x1, x2)

inst_22113:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85800000; valaddr_reg:x3; val_offset:66339*0 + 3*609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66339*0 + 3*609*FLEN/8, x4, x1, x2)

inst_22114:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85800001; valaddr_reg:x3; val_offset:66342*0 + 3*610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66342*0 + 3*610*FLEN/8, x4, x1, x2)

inst_22115:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85800003; valaddr_reg:x3; val_offset:66345*0 + 3*611*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66345*0 + 3*611*FLEN/8, x4, x1, x2)

inst_22116:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85800007; valaddr_reg:x3; val_offset:66348*0 + 3*612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66348*0 + 3*612*FLEN/8, x4, x1, x2)

inst_22117:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x8580000f; valaddr_reg:x3; val_offset:66351*0 + 3*613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66351*0 + 3*613*FLEN/8, x4, x1, x2)

inst_22118:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x8580001f; valaddr_reg:x3; val_offset:66354*0 + 3*614*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66354*0 + 3*614*FLEN/8, x4, x1, x2)

inst_22119:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x8580003f; valaddr_reg:x3; val_offset:66357*0 + 3*615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66357*0 + 3*615*FLEN/8, x4, x1, x2)

inst_22120:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x8580007f; valaddr_reg:x3; val_offset:66360*0 + 3*616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66360*0 + 3*616*FLEN/8, x4, x1, x2)

inst_22121:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x858000ff; valaddr_reg:x3; val_offset:66363*0 + 3*617*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66363*0 + 3*617*FLEN/8, x4, x1, x2)

inst_22122:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x858001ff; valaddr_reg:x3; val_offset:66366*0 + 3*618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66366*0 + 3*618*FLEN/8, x4, x1, x2)

inst_22123:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x858003ff; valaddr_reg:x3; val_offset:66369*0 + 3*619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66369*0 + 3*619*FLEN/8, x4, x1, x2)

inst_22124:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x858007ff; valaddr_reg:x3; val_offset:66372*0 + 3*620*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66372*0 + 3*620*FLEN/8, x4, x1, x2)

inst_22125:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85800fff; valaddr_reg:x3; val_offset:66375*0 + 3*621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66375*0 + 3*621*FLEN/8, x4, x1, x2)

inst_22126:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85801fff; valaddr_reg:x3; val_offset:66378*0 + 3*622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66378*0 + 3*622*FLEN/8, x4, x1, x2)

inst_22127:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85803fff; valaddr_reg:x3; val_offset:66381*0 + 3*623*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66381*0 + 3*623*FLEN/8, x4, x1, x2)

inst_22128:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85807fff; valaddr_reg:x3; val_offset:66384*0 + 3*624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66384*0 + 3*624*FLEN/8, x4, x1, x2)

inst_22129:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x8580ffff; valaddr_reg:x3; val_offset:66387*0 + 3*625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66387*0 + 3*625*FLEN/8, x4, x1, x2)

inst_22130:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x8581ffff; valaddr_reg:x3; val_offset:66390*0 + 3*626*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66390*0 + 3*626*FLEN/8, x4, x1, x2)

inst_22131:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x8583ffff; valaddr_reg:x3; val_offset:66393*0 + 3*627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66393*0 + 3*627*FLEN/8, x4, x1, x2)

inst_22132:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x8587ffff; valaddr_reg:x3; val_offset:66396*0 + 3*628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66396*0 + 3*628*FLEN/8, x4, x1, x2)

inst_22133:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x858fffff; valaddr_reg:x3; val_offset:66399*0 + 3*629*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66399*0 + 3*629*FLEN/8, x4, x1, x2)

inst_22134:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x859fffff; valaddr_reg:x3; val_offset:66402*0 + 3*630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66402*0 + 3*630*FLEN/8, x4, x1, x2)

inst_22135:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85bfffff; valaddr_reg:x3; val_offset:66405*0 + 3*631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66405*0 + 3*631*FLEN/8, x4, x1, x2)

inst_22136:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85c00000; valaddr_reg:x3; val_offset:66408*0 + 3*632*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66408*0 + 3*632*FLEN/8, x4, x1, x2)

inst_22137:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85e00000; valaddr_reg:x3; val_offset:66411*0 + 3*633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66411*0 + 3*633*FLEN/8, x4, x1, x2)

inst_22138:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85f00000; valaddr_reg:x3; val_offset:66414*0 + 3*634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66414*0 + 3*634*FLEN/8, x4, x1, x2)

inst_22139:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85f80000; valaddr_reg:x3; val_offset:66417*0 + 3*635*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66417*0 + 3*635*FLEN/8, x4, x1, x2)

inst_22140:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85fc0000; valaddr_reg:x3; val_offset:66420*0 + 3*636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66420*0 + 3*636*FLEN/8, x4, x1, x2)

inst_22141:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85fe0000; valaddr_reg:x3; val_offset:66423*0 + 3*637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66423*0 + 3*637*FLEN/8, x4, x1, x2)

inst_22142:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85ff0000; valaddr_reg:x3; val_offset:66426*0 + 3*638*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66426*0 + 3*638*FLEN/8, x4, x1, x2)

inst_22143:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85ff8000; valaddr_reg:x3; val_offset:66429*0 + 3*639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66429*0 + 3*639*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_22144:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85ffc000; valaddr_reg:x3; val_offset:66432*0 + 3*640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66432*0 + 3*640*FLEN/8, x4, x1, x2)

inst_22145:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85ffe000; valaddr_reg:x3; val_offset:66435*0 + 3*641*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66435*0 + 3*641*FLEN/8, x4, x1, x2)

inst_22146:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85fff000; valaddr_reg:x3; val_offset:66438*0 + 3*642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66438*0 + 3*642*FLEN/8, x4, x1, x2)

inst_22147:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85fff800; valaddr_reg:x3; val_offset:66441*0 + 3*643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66441*0 + 3*643*FLEN/8, x4, x1, x2)

inst_22148:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85fffc00; valaddr_reg:x3; val_offset:66444*0 + 3*644*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66444*0 + 3*644*FLEN/8, x4, x1, x2)

inst_22149:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85fffe00; valaddr_reg:x3; val_offset:66447*0 + 3*645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66447*0 + 3*645*FLEN/8, x4, x1, x2)

inst_22150:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85ffff00; valaddr_reg:x3; val_offset:66450*0 + 3*646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66450*0 + 3*646*FLEN/8, x4, x1, x2)

inst_22151:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85ffff80; valaddr_reg:x3; val_offset:66453*0 + 3*647*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66453*0 + 3*647*FLEN/8, x4, x1, x2)

inst_22152:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85ffffc0; valaddr_reg:x3; val_offset:66456*0 + 3*648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66456*0 + 3*648*FLEN/8, x4, x1, x2)

inst_22153:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85ffffe0; valaddr_reg:x3; val_offset:66459*0 + 3*649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66459*0 + 3*649*FLEN/8, x4, x1, x2)

inst_22154:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85fffff0; valaddr_reg:x3; val_offset:66462*0 + 3*650*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66462*0 + 3*650*FLEN/8, x4, x1, x2)

inst_22155:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85fffff8; valaddr_reg:x3; val_offset:66465*0 + 3*651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66465*0 + 3*651*FLEN/8, x4, x1, x2)

inst_22156:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85fffffc; valaddr_reg:x3; val_offset:66468*0 + 3*652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66468*0 + 3*652*FLEN/8, x4, x1, x2)

inst_22157:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85fffffe; valaddr_reg:x3; val_offset:66471*0 + 3*653*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66471*0 + 3*653*FLEN/8, x4, x1, x2)

inst_22158:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85ffffff; valaddr_reg:x3; val_offset:66474*0 + 3*654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66474*0 + 3*654*FLEN/8, x4, x1, x2)

inst_22159:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:66477*0 + 3*655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66477*0 + 3*655*FLEN/8, x4, x1, x2)

inst_22160:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:66480*0 + 3*656*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66480*0 + 3*656*FLEN/8, x4, x1, x2)

inst_22161:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:66483*0 + 3*657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66483*0 + 3*657*FLEN/8, x4, x1, x2)

inst_22162:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:66486*0 + 3*658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66486*0 + 3*658*FLEN/8, x4, x1, x2)

inst_22163:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:66489*0 + 3*659*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66489*0 + 3*659*FLEN/8, x4, x1, x2)

inst_22164:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:66492*0 + 3*660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66492*0 + 3*660*FLEN/8, x4, x1, x2)

inst_22165:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:66495*0 + 3*661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66495*0 + 3*661*FLEN/8, x4, x1, x2)

inst_22166:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:66498*0 + 3*662*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66498*0 + 3*662*FLEN/8, x4, x1, x2)

inst_22167:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:66501*0 + 3*663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66501*0 + 3*663*FLEN/8, x4, x1, x2)

inst_22168:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:66504*0 + 3*664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66504*0 + 3*664*FLEN/8, x4, x1, x2)

inst_22169:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0xdb6db6; valaddr_reg:x3; val_offset:66507*0 + 3*665*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66507*0 + 3*665*FLEN/8, x4, x1, x2)

inst_22170:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0xe66666; valaddr_reg:x3; val_offset:66510*0 + 3*666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66510*0 + 3*666*FLEN/8, x4, x1, x2)

inst_22171:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0xedb6db; valaddr_reg:x3; val_offset:66513*0 + 3*667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66513*0 + 3*667*FLEN/8, x4, x1, x2)

inst_22172:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:66516*0 + 3*668*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66516*0 + 3*668*FLEN/8, x4, x1, x2)

inst_22173:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:66519*0 + 3*669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66519*0 + 3*669*FLEN/8, x4, x1, x2)

inst_22174:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:66522*0 + 3*670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66522*0 + 3*670*FLEN/8, x4, x1, x2)

inst_22175:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x8000000; valaddr_reg:x3; val_offset:66525*0 + 3*671*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66525*0 + 3*671*FLEN/8, x4, x1, x2)

inst_22176:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x8000001; valaddr_reg:x3; val_offset:66528*0 + 3*672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66528*0 + 3*672*FLEN/8, x4, x1, x2)

inst_22177:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x8000003; valaddr_reg:x3; val_offset:66531*0 + 3*673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66531*0 + 3*673*FLEN/8, x4, x1, x2)

inst_22178:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x8000007; valaddr_reg:x3; val_offset:66534*0 + 3*674*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66534*0 + 3*674*FLEN/8, x4, x1, x2)

inst_22179:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x800000f; valaddr_reg:x3; val_offset:66537*0 + 3*675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66537*0 + 3*675*FLEN/8, x4, x1, x2)

inst_22180:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x800001f; valaddr_reg:x3; val_offset:66540*0 + 3*676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66540*0 + 3*676*FLEN/8, x4, x1, x2)

inst_22181:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x800003f; valaddr_reg:x3; val_offset:66543*0 + 3*677*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66543*0 + 3*677*FLEN/8, x4, x1, x2)

inst_22182:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x800007f; valaddr_reg:x3; val_offset:66546*0 + 3*678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66546*0 + 3*678*FLEN/8, x4, x1, x2)

inst_22183:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x80000ff; valaddr_reg:x3; val_offset:66549*0 + 3*679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66549*0 + 3*679*FLEN/8, x4, x1, x2)

inst_22184:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x80001ff; valaddr_reg:x3; val_offset:66552*0 + 3*680*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66552*0 + 3*680*FLEN/8, x4, x1, x2)

inst_22185:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x80003ff; valaddr_reg:x3; val_offset:66555*0 + 3*681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66555*0 + 3*681*FLEN/8, x4, x1, x2)

inst_22186:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x80007ff; valaddr_reg:x3; val_offset:66558*0 + 3*682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66558*0 + 3*682*FLEN/8, x4, x1, x2)

inst_22187:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x8000fff; valaddr_reg:x3; val_offset:66561*0 + 3*683*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66561*0 + 3*683*FLEN/8, x4, x1, x2)

inst_22188:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x8001fff; valaddr_reg:x3; val_offset:66564*0 + 3*684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66564*0 + 3*684*FLEN/8, x4, x1, x2)

inst_22189:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x8003fff; valaddr_reg:x3; val_offset:66567*0 + 3*685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66567*0 + 3*685*FLEN/8, x4, x1, x2)

inst_22190:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x8007fff; valaddr_reg:x3; val_offset:66570*0 + 3*686*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66570*0 + 3*686*FLEN/8, x4, x1, x2)

inst_22191:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x800ffff; valaddr_reg:x3; val_offset:66573*0 + 3*687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66573*0 + 3*687*FLEN/8, x4, x1, x2)

inst_22192:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x801ffff; valaddr_reg:x3; val_offset:66576*0 + 3*688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66576*0 + 3*688*FLEN/8, x4, x1, x2)

inst_22193:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x803ffff; valaddr_reg:x3; val_offset:66579*0 + 3*689*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66579*0 + 3*689*FLEN/8, x4, x1, x2)

inst_22194:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x807ffff; valaddr_reg:x3; val_offset:66582*0 + 3*690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66582*0 + 3*690*FLEN/8, x4, x1, x2)

inst_22195:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x80fffff; valaddr_reg:x3; val_offset:66585*0 + 3*691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66585*0 + 3*691*FLEN/8, x4, x1, x2)

inst_22196:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x81fffff; valaddr_reg:x3; val_offset:66588*0 + 3*692*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66588*0 + 3*692*FLEN/8, x4, x1, x2)

inst_22197:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x83fffff; valaddr_reg:x3; val_offset:66591*0 + 3*693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66591*0 + 3*693*FLEN/8, x4, x1, x2)

inst_22198:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x8400000; valaddr_reg:x3; val_offset:66594*0 + 3*694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66594*0 + 3*694*FLEN/8, x4, x1, x2)

inst_22199:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x8600000; valaddr_reg:x3; val_offset:66597*0 + 3*695*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66597*0 + 3*695*FLEN/8, x4, x1, x2)

inst_22200:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x8700000; valaddr_reg:x3; val_offset:66600*0 + 3*696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66600*0 + 3*696*FLEN/8, x4, x1, x2)

inst_22201:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x8780000; valaddr_reg:x3; val_offset:66603*0 + 3*697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66603*0 + 3*697*FLEN/8, x4, x1, x2)

inst_22202:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87c0000; valaddr_reg:x3; val_offset:66606*0 + 3*698*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66606*0 + 3*698*FLEN/8, x4, x1, x2)

inst_22203:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87e0000; valaddr_reg:x3; val_offset:66609*0 + 3*699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66609*0 + 3*699*FLEN/8, x4, x1, x2)

inst_22204:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87f0000; valaddr_reg:x3; val_offset:66612*0 + 3*700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66612*0 + 3*700*FLEN/8, x4, x1, x2)

inst_22205:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87f8000; valaddr_reg:x3; val_offset:66615*0 + 3*701*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66615*0 + 3*701*FLEN/8, x4, x1, x2)

inst_22206:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87fc000; valaddr_reg:x3; val_offset:66618*0 + 3*702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66618*0 + 3*702*FLEN/8, x4, x1, x2)

inst_22207:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87fe000; valaddr_reg:x3; val_offset:66621*0 + 3*703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66621*0 + 3*703*FLEN/8, x4, x1, x2)

inst_22208:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87ff000; valaddr_reg:x3; val_offset:66624*0 + 3*704*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66624*0 + 3*704*FLEN/8, x4, x1, x2)

inst_22209:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87ff800; valaddr_reg:x3; val_offset:66627*0 + 3*705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66627*0 + 3*705*FLEN/8, x4, x1, x2)

inst_22210:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87ffc00; valaddr_reg:x3; val_offset:66630*0 + 3*706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66630*0 + 3*706*FLEN/8, x4, x1, x2)

inst_22211:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87ffe00; valaddr_reg:x3; val_offset:66633*0 + 3*707*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66633*0 + 3*707*FLEN/8, x4, x1, x2)

inst_22212:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87fff00; valaddr_reg:x3; val_offset:66636*0 + 3*708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66636*0 + 3*708*FLEN/8, x4, x1, x2)

inst_22213:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87fff80; valaddr_reg:x3; val_offset:66639*0 + 3*709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66639*0 + 3*709*FLEN/8, x4, x1, x2)

inst_22214:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87fffc0; valaddr_reg:x3; val_offset:66642*0 + 3*710*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66642*0 + 3*710*FLEN/8, x4, x1, x2)

inst_22215:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87fffe0; valaddr_reg:x3; val_offset:66645*0 + 3*711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66645*0 + 3*711*FLEN/8, x4, x1, x2)

inst_22216:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87ffff0; valaddr_reg:x3; val_offset:66648*0 + 3*712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66648*0 + 3*712*FLEN/8, x4, x1, x2)

inst_22217:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87ffff8; valaddr_reg:x3; val_offset:66651*0 + 3*713*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66651*0 + 3*713*FLEN/8, x4, x1, x2)

inst_22218:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87ffffc; valaddr_reg:x3; val_offset:66654*0 + 3*714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66654*0 + 3*714*FLEN/8, x4, x1, x2)

inst_22219:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87ffffe; valaddr_reg:x3; val_offset:66657*0 + 3*715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66657*0 + 3*715*FLEN/8, x4, x1, x2)

inst_22220:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648477 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48477; op2val:0x0;
op3val:0x87fffff; valaddr_reg:x3; val_offset:66660*0 + 3*716*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66660*0 + 3*716*FLEN/8, x4, x1, x2)

inst_22221:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:66663*0 + 3*717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66663*0 + 3*717*FLEN/8, x4, x1, x2)

inst_22222:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:66666*0 + 3*718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66666*0 + 3*718*FLEN/8, x4, x1, x2)

inst_22223:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:66669*0 + 3*719*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66669*0 + 3*719*FLEN/8, x4, x1, x2)

inst_22224:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:66672*0 + 3*720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66672*0 + 3*720*FLEN/8, x4, x1, x2)

inst_22225:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:66675*0 + 3*721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66675*0 + 3*721*FLEN/8, x4, x1, x2)

inst_22226:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:66678*0 + 3*722*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66678*0 + 3*722*FLEN/8, x4, x1, x2)

inst_22227:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:66681*0 + 3*723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66681*0 + 3*723*FLEN/8, x4, x1, x2)

inst_22228:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:66684*0 + 3*724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66684*0 + 3*724*FLEN/8, x4, x1, x2)

inst_22229:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:66687*0 + 3*725*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66687*0 + 3*725*FLEN/8, x4, x1, x2)

inst_22230:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:66690*0 + 3*726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66690*0 + 3*726*FLEN/8, x4, x1, x2)

inst_22231:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:66693*0 + 3*727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66693*0 + 3*727*FLEN/8, x4, x1, x2)

inst_22232:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:66696*0 + 3*728*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66696*0 + 3*728*FLEN/8, x4, x1, x2)

inst_22233:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:66699*0 + 3*729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66699*0 + 3*729*FLEN/8, x4, x1, x2)

inst_22234:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:66702*0 + 3*730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66702*0 + 3*730*FLEN/8, x4, x1, x2)

inst_22235:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:66705*0 + 3*731*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66705*0 + 3*731*FLEN/8, x4, x1, x2)

inst_22236:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:66708*0 + 3*732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66708*0 + 3*732*FLEN/8, x4, x1, x2)

inst_22237:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x9000000; valaddr_reg:x3; val_offset:66711*0 + 3*733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66711*0 + 3*733*FLEN/8, x4, x1, x2)

inst_22238:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x9000001; valaddr_reg:x3; val_offset:66714*0 + 3*734*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66714*0 + 3*734*FLEN/8, x4, x1, x2)

inst_22239:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x9000003; valaddr_reg:x3; val_offset:66717*0 + 3*735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66717*0 + 3*735*FLEN/8, x4, x1, x2)

inst_22240:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x9000007; valaddr_reg:x3; val_offset:66720*0 + 3*736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66720*0 + 3*736*FLEN/8, x4, x1, x2)

inst_22241:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x900000f; valaddr_reg:x3; val_offset:66723*0 + 3*737*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66723*0 + 3*737*FLEN/8, x4, x1, x2)

inst_22242:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x900001f; valaddr_reg:x3; val_offset:66726*0 + 3*738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66726*0 + 3*738*FLEN/8, x4, x1, x2)

inst_22243:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x900003f; valaddr_reg:x3; val_offset:66729*0 + 3*739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66729*0 + 3*739*FLEN/8, x4, x1, x2)

inst_22244:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x900007f; valaddr_reg:x3; val_offset:66732*0 + 3*740*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66732*0 + 3*740*FLEN/8, x4, x1, x2)

inst_22245:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x90000ff; valaddr_reg:x3; val_offset:66735*0 + 3*741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66735*0 + 3*741*FLEN/8, x4, x1, x2)

inst_22246:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x90001ff; valaddr_reg:x3; val_offset:66738*0 + 3*742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66738*0 + 3*742*FLEN/8, x4, x1, x2)

inst_22247:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x90003ff; valaddr_reg:x3; val_offset:66741*0 + 3*743*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66741*0 + 3*743*FLEN/8, x4, x1, x2)

inst_22248:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x90007ff; valaddr_reg:x3; val_offset:66744*0 + 3*744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66744*0 + 3*744*FLEN/8, x4, x1, x2)

inst_22249:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x9000fff; valaddr_reg:x3; val_offset:66747*0 + 3*745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66747*0 + 3*745*FLEN/8, x4, x1, x2)

inst_22250:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x9001fff; valaddr_reg:x3; val_offset:66750*0 + 3*746*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66750*0 + 3*746*FLEN/8, x4, x1, x2)

inst_22251:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x9003fff; valaddr_reg:x3; val_offset:66753*0 + 3*747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66753*0 + 3*747*FLEN/8, x4, x1, x2)

inst_22252:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x9007fff; valaddr_reg:x3; val_offset:66756*0 + 3*748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66756*0 + 3*748*FLEN/8, x4, x1, x2)

inst_22253:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x900ffff; valaddr_reg:x3; val_offset:66759*0 + 3*749*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66759*0 + 3*749*FLEN/8, x4, x1, x2)

inst_22254:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x901ffff; valaddr_reg:x3; val_offset:66762*0 + 3*750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66762*0 + 3*750*FLEN/8, x4, x1, x2)

inst_22255:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x903ffff; valaddr_reg:x3; val_offset:66765*0 + 3*751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66765*0 + 3*751*FLEN/8, x4, x1, x2)

inst_22256:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x907ffff; valaddr_reg:x3; val_offset:66768*0 + 3*752*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66768*0 + 3*752*FLEN/8, x4, x1, x2)

inst_22257:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x90fffff; valaddr_reg:x3; val_offset:66771*0 + 3*753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66771*0 + 3*753*FLEN/8, x4, x1, x2)

inst_22258:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x91fffff; valaddr_reg:x3; val_offset:66774*0 + 3*754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66774*0 + 3*754*FLEN/8, x4, x1, x2)

inst_22259:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x93fffff; valaddr_reg:x3; val_offset:66777*0 + 3*755*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66777*0 + 3*755*FLEN/8, x4, x1, x2)

inst_22260:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x9400000; valaddr_reg:x3; val_offset:66780*0 + 3*756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66780*0 + 3*756*FLEN/8, x4, x1, x2)

inst_22261:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x9600000; valaddr_reg:x3; val_offset:66783*0 + 3*757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66783*0 + 3*757*FLEN/8, x4, x1, x2)

inst_22262:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x9700000; valaddr_reg:x3; val_offset:66786*0 + 3*758*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66786*0 + 3*758*FLEN/8, x4, x1, x2)

inst_22263:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x9780000; valaddr_reg:x3; val_offset:66789*0 + 3*759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66789*0 + 3*759*FLEN/8, x4, x1, x2)

inst_22264:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x97c0000; valaddr_reg:x3; val_offset:66792*0 + 3*760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66792*0 + 3*760*FLEN/8, x4, x1, x2)

inst_22265:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x97e0000; valaddr_reg:x3; val_offset:66795*0 + 3*761*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66795*0 + 3*761*FLEN/8, x4, x1, x2)

inst_22266:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x97f0000; valaddr_reg:x3; val_offset:66798*0 + 3*762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66798*0 + 3*762*FLEN/8, x4, x1, x2)

inst_22267:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x97f8000; valaddr_reg:x3; val_offset:66801*0 + 3*763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66801*0 + 3*763*FLEN/8, x4, x1, x2)

inst_22268:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x97fc000; valaddr_reg:x3; val_offset:66804*0 + 3*764*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66804*0 + 3*764*FLEN/8, x4, x1, x2)

inst_22269:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x97fe000; valaddr_reg:x3; val_offset:66807*0 + 3*765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66807*0 + 3*765*FLEN/8, x4, x1, x2)

inst_22270:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x97ff000; valaddr_reg:x3; val_offset:66810*0 + 3*766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66810*0 + 3*766*FLEN/8, x4, x1, x2)

inst_22271:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x648b04 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee48b04; op2val:0x0;
op3val:0x97ff800; valaddr_reg:x3; val_offset:66813*0 + 3*767*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66813*0 + 3*767*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b0007ff,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b000fff,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b001fff,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b003fff,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b007fff,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b00ffff,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b01ffff,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b03ffff,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b07ffff,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b0fffff,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b1fffff,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b3fffff,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b400000,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b600000,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b700000,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b780000,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7c0000,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7e0000,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7f0000,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7f8000,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7fc000,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7fe000,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7ff000,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7ff800,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7ffc00,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7ffe00,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7fff00,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7fff80,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7fffc0,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7fffe0,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7ffff0,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7ffff8,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7ffffc,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7ffffe,32,FLEN)
NAN_BOXED(0x7edece35,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8b7fffff,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x800001,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x800003,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x800007,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x999999,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xa49249,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xb33333,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xb6db6d,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xbbbbbb,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xc44444,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xcccccc,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xdb6db6,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xe66666,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xedb6db,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xfffff8,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xfffffc,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xfffffe,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8800000,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8800001,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8800003,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8800007,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x880000f,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x880001f,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x880003f,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x880007f,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x88000ff,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x88001ff,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x88003ff,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x88007ff,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8800fff,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8801fff,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8803fff,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8807fff,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x880ffff,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x881ffff,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x883ffff,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x887ffff,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x88fffff,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x89fffff,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8bfffff,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8c00000,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8e00000,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8f00000,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8f80000,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8fc0000,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8fe0000,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8ff0000,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8ff8000,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8ffc000,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8ffe000,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8fff000,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8fff800,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8fffc00,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8fffe00,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8ffff00,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8ffff80,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8ffffc0,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8ffffe0,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8fffff0,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8fffff8,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8fffffc,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8fffffe,32,FLEN)
NAN_BOXED(0x7edf0c9e,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8ffffff,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x1,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x7,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x199999,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x249249,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x333333,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x36db6d,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3bbbbb,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x444444,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x4ccccc,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x5b6db6,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x666666,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x6db6db,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x7ffff8,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x7ffffc,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x7ffffe,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3800000,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3800001,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3800003,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3800007,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x380000f,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x380001f,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x380003f,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x380007f,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x38000ff,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x38001ff,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x38003ff,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x38007ff,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3800fff,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3801fff,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3803fff,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3807fff,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x380ffff,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x381ffff,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x383ffff,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x387ffff,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x38fffff,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x39fffff,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3bfffff,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3c00000,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3e00000,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3f00000,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3f80000,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3fc0000,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3fe0000,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3ff0000,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3ff8000,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3ffc000,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3ffe000,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3fff000,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3fff800,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3fffc00,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3fffe00,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3ffff00,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3ffff80,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3ffffc0,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3ffffe0,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3fffff0,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3fffff8,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3fffffc,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3fffffe,32,FLEN)
NAN_BOXED(0x7edf2ead,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3ffffff,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa8000000,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa8000001,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa8000003,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa8000007,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa800000f,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa800001f,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa800003f,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa800007f,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa80000ff,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa80001ff,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa80003ff,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa80007ff,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa8000fff,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa8001fff,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa8003fff,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa8007fff,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa800ffff,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa801ffff,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa803ffff,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa807ffff,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa80fffff,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa81fffff,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa83fffff,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa8400000,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa8600000,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa8700000,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa8780000,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87c0000,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87e0000,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87f0000,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87f8000,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87fc000,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87fe000,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87ff000,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87ff800,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87ffc00,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87ffe00,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87fff00,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87fff80,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87fffc0,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87fffe0,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87ffff0,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87ffff8,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87ffffc,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87ffffe,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xa87fffff,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xbf800001,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xbf800003,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xbf800007,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xbf999999,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xbfa49249,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xbfb33333,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xbfb6db6d,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xbfbbbbbb,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xbfc44444,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xbfcccccc,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xbfdb6db6,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xbfe66666,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xbfedb6db,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xbffffff8,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xbffffffc,32,FLEN)
NAN_BOXED(0x7edf3c24,32,FLEN)
NAN_BOXED(0x804964be,32,FLEN)
NAN_BOXED(0xbffffffe,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x65000000,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x65000001,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x65000003,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x65000007,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x6500000f,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x6500001f,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x6500003f,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x6500007f,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x650000ff,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x650001ff,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x650003ff,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x650007ff,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x65000fff,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x65001fff,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x65003fff,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x65007fff,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x6500ffff,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x6501ffff,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x6503ffff,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x6507ffff,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x650fffff,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x651fffff,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x653fffff,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x65400000,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x65600000,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x65700000,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x65780000,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657c0000,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657e0000,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657f0000,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657f8000,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657fc000,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657fe000,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657ff000,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657ff800,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657ffc00,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657ffe00,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657fff00,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657fff80,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657fffc0,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657fffe0,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657ffff0,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657ffff8,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657ffffc,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657ffffe,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x657fffff,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x7f000001,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x7f000003,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x7f000007,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x7f199999,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x7f249249,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x7f333333,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x7f36db6d,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x7f3bbbbb,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x7f444444,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x7f4ccccc,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x7f5b6db6,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x7f666666,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x7f6db6db,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x7f7ffff8,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x7f7ffffc,32,FLEN)
NAN_BOXED(0x7ee1cace,32,FLEN)
NAN_BOXED(0x40111fe3,32,FLEN)
NAN_BOXED(0x7f7ffffe,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x33000000,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x33000001,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x33000003,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x33000007,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3300000f,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3300001f,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3300003f,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3300007f,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x330000ff,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x330001ff,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x330003ff,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x330007ff,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x33000fff,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x33001fff,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x33003fff,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x33007fff,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3300ffff,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3301ffff,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3303ffff,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3307ffff,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x330fffff,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x331fffff,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x333fffff,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x33400000,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x33600000,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x33700000,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x33780000,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337c0000,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337e0000,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337f0000,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337f8000,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337fc000,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337fe000,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337ff000,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337ff800,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337ffc00,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337ffe00,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337fff00,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337fff80,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337fffc0,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337fffe0,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337ffff0,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337ffff8,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337ffffc,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337ffffe,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x337fffff,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3f800001,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3f800003,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3f800007,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3f999999,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3fa49249,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3fb33333,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3fb6db6d,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3fbbbbbb,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3fc44444,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3fcccccc,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3fdb6db6,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3fe66666,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3fedb6db,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3ffffff8,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3ffffffc,32,FLEN)
NAN_BOXED(0x7ee25a19,32,FLEN)
NAN_BOXED(0x486202,32,FLEN)
NAN_BOXED(0x3ffffffe,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6800000,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6800001,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6800003,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6800007,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa680000f,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa680001f,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa680003f,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa680007f,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa68000ff,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa68001ff,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa68003ff,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa68007ff,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6800fff,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6801fff,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6803fff,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6807fff,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa680ffff,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa681ffff,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa683ffff,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa687ffff,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa68fffff,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa69fffff,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6bfffff,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6c00000,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6e00000,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6f00000,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6f80000,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6fc0000,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6fe0000,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6ff0000,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6ff8000,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6ffc000,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6ffe000,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6fff000,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6fff800,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6fffc00,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6fffe00,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6ffff00,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6ffff80,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6ffffc0,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6ffffe0,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6fffff0,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6fffff8,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6fffffc,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6fffffe,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xa6ffffff,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xbf800001,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xbf800003,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xbf800007,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xbf999999,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xbfa49249,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xbfb33333,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xbfb6db6d,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xbfbbbbbb,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xbfc44444,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xbfcccccc,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xbfdb6db6,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xbfe66666,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xbfedb6db,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xbffffff8,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xbffffffc,32,FLEN)
NAN_BOXED(0x7ee3135e,32,FLEN)
NAN_BOXED(0x804826f4,32,FLEN)
NAN_BOXED(0xbffffffe,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x1,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x7,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x199999,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x249249,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x333333,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x36db6d,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3bbbbb,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x444444,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x4ccccc,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x5b6db6,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x666666,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x6db6db,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x7ffff8,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x7ffffc,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x7ffffe,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x1000000,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x1000001,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x1000003,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x1000007,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x100000f,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x100001f,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x100003f,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x100007f,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x10000ff,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x10001ff,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x10003ff,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x10007ff,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x1000fff,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x1001fff,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x1003fff,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x1007fff,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x100ffff,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x101ffff,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x103ffff,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x107ffff,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x10fffff,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x11fffff,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x13fffff,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x1400000,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x1600000,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x1700000,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x1780000,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17c0000,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17e0000,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17f0000,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17f8000,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17fc000,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17fe000,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17ff000,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17ff800,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17ffc00,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17ffe00,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17fff00,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17fff80,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17fffc0,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17fffe0,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17ffff0,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17ffff8,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17ffffc,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17ffffe,32,FLEN)
NAN_BOXED(0x7ee328dc,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x17fffff,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26800000,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26800001,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26800003,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26800007,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x2680000f,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x2680001f,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x2680003f,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x2680007f,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x268000ff,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x268001ff,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x268003ff,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x268007ff,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26800fff,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26801fff,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26803fff,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26807fff,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x2680ffff,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x2681ffff,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x2683ffff,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x2687ffff,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x268fffff,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x269fffff,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26bfffff,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26c00000,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26e00000,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26f00000,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26f80000,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26fc0000,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26fe0000,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26ff0000,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26ff8000,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26ffc000,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26ffe000,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26fff000,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26fff800,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26fffc00,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26fffe00,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26ffff00,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26ffff80,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26ffffc0,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26ffffe0,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26fffff0,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26fffff8,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26fffffc,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26fffffe,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x26ffffff,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x3f800001,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x3f800003,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x3f800007,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x3f999999,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x3fa49249,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x3fb33333,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x3fb6db6d,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x3fbbbbbb,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x3fc44444,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x3fcccccc,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x3fdb6db6,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x3fe66666,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x3fedb6db,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x3ffffff8,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x3ffffffc,32,FLEN)
NAN_BOXED(0x7ee33681,32,FLEN)
NAN_BOXED(0x481bcb,32,FLEN)
NAN_BOXED(0x3ffffffe,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80000001,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80000003,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80000007,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80199999,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80249249,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80333333,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8036db6d,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x803bbbbb,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80444444,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x804ccccc,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x805b6db6,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80666666,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x806db6db,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x807ffff8,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x807ffffc,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x807ffffe,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81800000,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81800001,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81800003,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81800007,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8180000f,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8180001f,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8180003f,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8180007f,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x818000ff,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x818001ff,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x818003ff,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x818007ff,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81800fff,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81801fff,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81803fff,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81807fff,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8180ffff,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8181ffff,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8183ffff,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8187ffff,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x818fffff,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x819fffff,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81bfffff,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81c00000,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81e00000,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81f00000,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81f80000,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81fc0000,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81fe0000,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81ff0000,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81ff8000,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81ffc000,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81ffe000,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81fff000,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81fff800,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81fffc00,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81fffe00,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81ffff00,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81ffff80,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81ffffc0,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81ffffe0,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81fffff0,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81fffff8,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81fffffc,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81fffffe,32,FLEN)
NAN_BOXED(0x7ee3e600,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x81ffffff,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80800001,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80800003,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80800007,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80999999,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80a49249,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80b33333,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80b6db6d,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80bbbbbb,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80c44444,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80cccccc,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80db6db6,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80e66666,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80edb6db,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80fffff8,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80fffffc,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x80fffffe,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85800000,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85800001,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85800003,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85800007,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8580000f,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8580001f,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8580003f,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8580007f,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x858000ff,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x858001ff,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x858003ff,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x858007ff,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85800fff,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85801fff,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85803fff,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85807fff,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8580ffff,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8581ffff,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8583ffff,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x8587ffff,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x858fffff,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x859fffff,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85bfffff,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85c00000,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85e00000,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85f00000,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85f80000,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85fc0000,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85fe0000,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85ff0000,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85ff8000,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85ffc000,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85ffe000,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85fff000,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85fff800,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85fffc00,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85fffe00,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85ffff00,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85ffff80,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85ffffc0,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85ffffe0,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85fffff0,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85fffff8,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85fffffc,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85fffffe,32,FLEN)
NAN_BOXED(0x7ee457fb,32,FLEN)
NAN_BOXED(0x80000000,32,FLEN)
NAN_BOXED(0x85ffffff,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x800001,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x800003,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x800007,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x999999,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xa49249,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xb33333,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xb6db6d,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xbbbbbb,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xc44444,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xcccccc,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xdb6db6,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xe66666,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xedb6db,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xfffff8,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xfffffc,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0xfffffe,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8000000,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8000001,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8000003,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8000007,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x800000f,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x800001f,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x800003f,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x800007f,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x80000ff,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x80001ff,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x80003ff,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x80007ff,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8000fff,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8001fff,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8003fff,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8007fff,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x800ffff,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x801ffff,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x803ffff,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x807ffff,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x80fffff,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x81fffff,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x83fffff,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8400000,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8600000,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8700000,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x8780000,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87c0000,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87e0000,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87f0000,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87f8000,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87fc000,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87fe000,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87ff000,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87ff800,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87ffc00,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87ffe00,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87fff00,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87fff80,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87fffc0,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87fffe0,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87ffff0,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87ffff8,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87ffffc,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87ffffe,32,FLEN)
NAN_BOXED(0x7ee48477,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x87fffff,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x1,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x7,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x199999,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x249249,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x333333,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x36db6d,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x3bbbbb,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x444444,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x4ccccc,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x5b6db6,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x666666,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x6db6db,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x7ffff8,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x7ffffc,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x7ffffe,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x9000000,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x9000001,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x9000003,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x9000007,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x900000f,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x900001f,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x900003f,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x900007f,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x90000ff,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x90001ff,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x90003ff,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x90007ff,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x9000fff,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x9001fff,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x9003fff,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x9007fff,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x900ffff,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x901ffff,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x903ffff,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x907ffff,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x90fffff,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x91fffff,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x93fffff,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x9400000,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x9600000,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x9700000,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x9780000,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x97c0000,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x97e0000,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x97f0000,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x97f8000,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x97fc000,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x97fe000,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x97ff000,32,FLEN)
NAN_BOXED(0x7ee48b04,32,FLEN)
NAN_BOXED(0x0,32,FLEN)
NAN_BOXED(0x97ff800,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
