{
   ExpandedHierarchyInLayout: "",
   comment_0: "IIR filter coefficient memory",
   commentid: "comment_0|",
   font_comment_0: "16",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 60 -defaultsOSRD
preplace port leds_8bits -pg 1 -y 230 -defaultsOSRD
preplace port SDATA_O -pg 1 -y 680 -defaultsOSRD
preplace port iic_0 -pg 1 -y 100 -defaultsOSRD
preplace port BCLK -pg 1 -y 640 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 80 -defaultsOSRD
preplace port FCLK_CLK1 -pg 1 -y 160 -defaultsOSRD
preplace port SDATA_I -pg 1 -y 660 -defaultsOSRD
preplace port LRCLK -pg 1 -y 660 -defaultsOSRD
preplace inst axi_i2s_receiver_0 -pg 1 -lvl 1 -y 660 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y 230 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -y 480 -defaultsOSRD
preplace inst axi_i2s_transmitter_0 -pg 1 -lvl 3 -y 660 -defaultsOSRD
preplace inst eq_core_0 -pg 1 -lvl 2 -y 700 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 250 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -y 490 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -y 290 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -y 170 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 3 2 N 60 NJ
preplace netloc sdata_0_1 1 0 1 NJ
preplace netloc eq_core_0_BRAM 1 2 2 600 580 1140
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 1120
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 0 4 -110 550 270 440 630 410 1140
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 600
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 4 -90 420 NJ 420 NJ 420 1090J
preplace netloc processing_system7_0_IIC_0 1 3 2 N 100 NJ
preplace netloc axi_i2s_transmitter_0_bclk 1 0 5 -100 530 N 530 600J 570 1110J 640 N
preplace netloc axi_i2s_transmitter_0_lrclk 1 0 5 -90 570 300 550 590 730 1120J 660 N
preplace netloc axi_i2s_transmitter_0_sdata_out 1 3 2 N 680 NJ
preplace netloc processing_system7_0_FIXED_IO 1 3 2 N 80 NJ
preplace netloc S00_AXI_1 1 1 3 260 10 NJ 10 1130J
preplace netloc axi_gpio_0_GPIO 1 4 1 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 1 2 310 430 590
preplace netloc eq_core_0_m_axis 1 2 1 610
preplace netloc axi_interconnect_0_M01_AXI 1 2 2 630J 330 1130
preplace netloc axi_i2s_receiver_0_M_AXIS 1 1 1 290
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 -120 200 280 410 620 340 1110
preplace netloc processing_system7_0_FCLK_CLK1 1 3 2 1120 160 NJ
preplace netloc processing_system7_0_FCLK_CLK2 1 1 3 320 560 N 560 1100J
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 1 1 260
preplace cgraphic comment_0 place right -416 397 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -140 90 460 880 1300 1450 -top -150 -bot 1040
",
}
{
   da_board_cnt: "1",
   da_bram_cntlr_cnt: "3",
   da_clkrst_cnt: "7",
   da_ps7_cnt: "1",
}
{
   /comment_0: "comment_0",
}