2022-03-08T18:09:07.93448200255-18:09:07 **** Incremental Build of configuration Hardware for project compute_kernels ****
000-make -j20 all 
000-/home/chomper/workspace/Xilinx/Vitis/2021.2/bin/v++ --target hw --compile -I"../src" --config compute-compile.cfg -o"build/compute.xo" "../src/gatk.cpp"
000/compute_kernels/Hardware0-1-1v++ 60-1603: The supplied option 'hls.max_memory_ports' is deprecated. The supplied option is replaced by an alternative feature controlled by option ''hls.pre_tcl''. Create a TCL file with a vitis_hls TCL command 'config_interface -m_axi_auto_max_ports=1'. Specify the TCL file using '--hls.pre_tcl'.1-WARNING: [v++ 60-1603] The supplied option 'hls.max_memory_ports' is deprecated. The supplied option is replaced by an alternative feature controlled by option ''hls.pre_tcl''. Create a TCL file with a vitis_hls TCL command 'config_interface -m_axi_auto_max_ports=1'. Specify the TCL file using '--hls.pre_tcl'.
000/compute_kernels/Hardware0-1-1v++ 60-1603: The supplied option 'hls.memory_port_data_width' is deprecated. The supplied option is replaced by an alternative feature controlled by option ''hls.pre_tcl''. Create a TCL file with vitis_hls TCL commands 'config_interface -m_axi_min_bitwidth <width>'  and 'config_interface -m_axi_max_bitwidth <width>'. Specify the TCL file using '--hls.pre_tcl'.1-WARNING: [v++ 60-1603] The supplied option 'hls.memory_port_data_width' is deprecated. The supplied option is replaced by an alternative feature controlled by option ''hls.pre_tcl''. Create a TCL file with vitis_hls TCL commands 'config_interface -m_axi_min_bitwidth <width>'  and 'config_interface -m_axi_max_bitwidth <width>'. Specify the TCL file using '--hls.pre_tcl'.
000-Option Map File Used: '/home/chomper/workspace/Xilinx/Vitis/2021.2/data/vitis/vpp/optMap.xml'
000-
000-****** v++ v2021.2 (64-bit)
000-  **** SW Build 3363252 on 2021-10-14-04:41:01
000-    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
000-
000-INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
000-	Reports: /home/chomper/workspace/Vivado/Vitis/compute_kernels/Hardware/build/reports/compute
000-	Log files: /home/chomper/workspace/Vivado/Vitis/compute_kernels/Hardware/build/logs/compute
000-Running Dispatch Server on port: 41553
000-INFO: [v++ 60-1548] Creating build summary session with primary output /home/chomper/workspace/Vivado/Vitis/compute_kernels/Hardware/build/compute.xo.compile_summary, at Tue Mar  8 18:09:22 2022
000-INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Mar  8 18:09:22 2022
000-INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55n_gen3x4_xdma_1_202110_1/xilinx_u55n_gen3x4_xdma_1_202110_1.xpfm
000-INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55n_gen3x4_xdma_1_202110_1/hw/hw.xsa'
000-INFO: [v++ 74-78] Compiler Version string: 2021.2
000-INFO: [v++ 60-585] Compiling for hardware target
000-INFO: [v++ 60-423]   Target device: xilinx_u55n_gen3x4_xdma_1_202110_1
000-INFO: [v++ 60-242] Creating kernel: 'compute'
000/compute_kernels/Hardware0-1-1v++ 60-2440: The option 'hls.max_memory_ports' is being deprecated. Please Create a TCL file with vitis_hls TCL command 'config_interface -m_axi_auto_max_ports=1'. Specify the TCL file using '--hls.pre_tcl' option1-WARNING: [v++ 60-2440] The option 'hls.max_memory_ports' is being deprecated. Please Create a TCL file with vitis_hls TCL command 'config_interface -m_axi_auto_max_ports=1'. Specify the TCL file using '--hls.pre_tcl' option
000/compute_kernels/Hardware0-1-1v++ 60-2440: The option 'hls.memory_port_data_width' is being deprecated. Please Create a TCL file with vitis_hls TCL command 'config_interface -m_axi_min_bitwidth <width>' and 'config_interface -m_axi_max_bitwidth <width>'. Specify the TCL file using '--hls.pre_tcl' option1-WARNING: [v++ 60-2440] The option 'hls.memory_port_data_width' is being deprecated. Please Create a TCL file with vitis_hls TCL command 'config_interface -m_axi_min_bitwidth <width>' and 'config_interface -m_axi_max_bitwidth <width>'. Specify the TCL file using '--hls.pre_tcl' option
000-
000-===>The following messages were generated while  performing high-level synthesis for kernel: compute Log file: /home/chomper/workspace/Vivado/Vitis/compute_kernels/Hardware/build/compute/compute/vitis_hls.log :
000-INFO: [v++ 204-61] Pipelining loop 'loop_hr'.
000/compute_kernels/Hardware0-1-1v++ 200-885: The II Violation in module 'compute_Pipeline_loop_hr' (loop 'loop_hr'): Unable to schedule 'store' operation ('hp_6_addr_write_ln229', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229) of variable 'trunc_ln229', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229 on array 'hp_6' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'hp_6'.1-WARNING: [v++ 200-885] The II Violation in module 'compute_Pipeline_loop_hr' (loop 'loop_hr'): Unable to schedule 'store' operation ('hp_6_addr_write_ln229', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229) of variable 'trunc_ln229', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229 on array 'hp_6' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'hp_6'.
000-Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
000/compute_kernels/Hardware0-1-1v++ 200-885: The II Violation in module 'compute_Pipeline_loop_hr' (loop 'loop_hr'): Unable to schedule 'store' operation ('hp_6_addr_1_write_ln229', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229) of variable 'trunc_ln229_1', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229 on array 'hp_6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'hp_6'.1-WARNING: [v++ 200-885] The II Violation in module 'compute_Pipeline_loop_hr' (loop 'loop_hr'): Unable to schedule 'store' operation ('hp_6_addr_1_write_ln229', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229) of variable 'trunc_ln229_1', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229 on array 'hp_6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'hp_6'.
000-Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
000/compute_kernels/Hardware0-1-1v++ 200-885: The II Violation in module 'compute_Pipeline_loop_hr' (loop 'loop_hr'): Unable to schedule 'store' operation ('hp_6_addr_2_write_ln229', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229) of variable 'trunc_ln229_2', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229 on array 'hp_6' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'hp_6'.1-WARNING: [v++ 200-885] The II Violation in module 'compute_Pipeline_loop_hr' (loop 'loop_hr'): Unable to schedule 'store' operation ('hp_6_addr_2_write_ln229', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229) of variable 'trunc_ln229_2', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229 on array 'hp_6' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'hp_6'.
000-Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
000/compute_kernels/Hardware0-1-1v++ 200-885: The II Violation in module 'compute_Pipeline_loop_hr' (loop 'loop_hr'): Unable to schedule 'store' operation ('hp_6_addr_3_write_ln229', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229) of variable 'trunc_ln229_3', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229 on array 'hp_6' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'hp_6'.1-WARNING: [v++ 200-885] The II Violation in module 'compute_Pipeline_loop_hr' (loop 'loop_hr'): Unable to schedule 'store' operation ('hp_6_addr_3_write_ln229', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229) of variable 'trunc_ln229_3', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229 on array 'hp_6' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'hp_6'.
000-Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
000/compute_kernels/Hardware0-1-1v++ 200-885: The II Violation in module 'compute_Pipeline_loop_hr' (loop 'loop_hr'): Unable to schedule 'store' operation ('hp_6_addr_6_write_ln229', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229) of variable 'trunc_ln229_6', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229 on array 'hp_6' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'hp_6'.1-WARNING: [v++ 200-885] The II Violation in module 'compute_Pipeline_loop_hr' (loop 'loop_hr'): Unable to schedule 'store' operation ('hp_6_addr_6_write_ln229', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229) of variable 'trunc_ln229_6', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:229 on array 'hp_6' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'hp_6'.
000-Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
000-INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 10, loop 'loop_hr'
000-INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_241_1'.
000-INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_241_1'
000-INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_269_2'.
000/compute_kernels/Hardware0-1-1v++ 200-885: The II Violation in module 'compute_Pipeline_VITIS_LOOP_269_2' (loop 'VITIS_LOOP_269_2'): Unable to schedule 'store' operation ('rb_6_addr_7_write_ln274', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:274) of variable 'trunc_ln13_read' on array 'rb_6' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rb_6'.1-WARNING: [v++ 200-885] The II Violation in module 'compute_Pipeline_VITIS_LOOP_269_2' (loop 'VITIS_LOOP_269_2'): Unable to schedule 'store' operation ('rb_6_addr_7_write_ln274', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:274) of variable 'trunc_ln13_read' on array 'rb_6' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rb_6'.
000-Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
000/compute_kernels/Hardware0-1-1v++ 200-885: The II Violation in module 'compute_Pipeline_VITIS_LOOP_269_2' (loop 'VITIS_LOOP_269_2'): Unable to schedule 'store' operation ('rb_6_addr_6_write_ln274', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:274) of variable 'trunc_ln269_5_read' on array 'rb_6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rb_6'.1-WARNING: [v++ 200-885] The II Violation in module 'compute_Pipeline_VITIS_LOOP_269_2' (loop 'VITIS_LOOP_269_2'): Unable to schedule 'store' operation ('rb_6_addr_6_write_ln274', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:274) of variable 'trunc_ln269_5_read' on array 'rb_6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rb_6'.
000-Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
000/compute_kernels/Hardware0-1-1v++ 200-885: The II Violation in module 'compute_Pipeline_VITIS_LOOP_269_2' (loop 'VITIS_LOOP_269_2'): Unable to schedule 'store' operation ('rb_6_addr_5_write_ln274', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:274) of variable 'trunc_ln269_read' on array 'rb_6' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rb_6'.1-WARNING: [v++ 200-885] The II Violation in module 'compute_Pipeline_VITIS_LOOP_269_2' (loop 'VITIS_LOOP_269_2'): Unable to schedule 'store' operation ('rb_6_addr_5_write_ln274', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:274) of variable 'trunc_ln269_read' on array 'rb_6' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rb_6'.
000-Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
000/compute_kernels/Hardware0-1-1v++ 200-885: The II Violation in module 'compute_Pipeline_VITIS_LOOP_269_2' (loop 'VITIS_LOOP_269_2'): Unable to schedule 'store' operation ('rb_6_addr_4_write_ln274', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:274) of variable 'trunc_ln269_14_read' on array 'rb_6' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rb_6'.1-WARNING: [v++ 200-885] The II Violation in module 'compute_Pipeline_VITIS_LOOP_269_2' (loop 'VITIS_LOOP_269_2'): Unable to schedule 'store' operation ('rb_6_addr_4_write_ln274', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:274) of variable 'trunc_ln269_14_read' on array 'rb_6' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rb_6'.
000-Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
000/compute_kernels/Hardware0-1-1v++ 200-885: The II Violation in module 'compute_Pipeline_VITIS_LOOP_269_2' (loop 'VITIS_LOOP_269_2'): Unable to schedule 'store' operation ('rb_6_addr_1_write_ln274', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:274) of variable 'trunc_ln269_29_read' on array 'rb_6' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'rb_6'.1-WARNING: [v++ 200-885] The II Violation in module 'compute_Pipeline_VITIS_LOOP_269_2' (loop 'VITIS_LOOP_269_2'): Unable to schedule 'store' operation ('rb_6_addr_1_write_ln274', /home/chomper/workspace/Vivado/Vitis/compute_kernels/src/gatk.cpp:274) of variable 'trunc_ln269_29_read' on array 'rb_6' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'rb_6'.
000-Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
000-INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, loop 'VITIS_LOOP_269_2'
000-INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
000-INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_1'
000-INFO: [v++ 204-61] Pipelining loop 'loop_calc_sub'.
000-INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 170, loop 'loop_calc_sub'
000-INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_203_3'.
000-INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'VITIS_LOOP_203_3'
000-INFO: [v++ 204-61] Pipelining loop 'loop_out'.
000-INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'loop_out'
000-INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
000-INFO: [v++ 200-789] **** Estimated Fmax: 376.96 MHz
000-INFO: [v++ 60-594] Finished kernel compilation
000-INFO: [v++ 60-244] Generating system estimate report...
000-INFO: [v++ 60-1092] Generated system estimate report: /home/chomper/workspace/Vivado/Vitis/compute_kernels/Hardware/build/reports/compute/system_estimate_compute.xtxt
000-INFO: [v++ 60-586] Created build/compute.xo
000-INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
000-    vitis_analyzer /home/chomper/workspace/Vivado/Vitis/compute_kernels/Hardware/build/compute.xo.compile_summary 
000-INFO: [v++ 60-791] Total elapsed time: 0h 1m 15s
000-INFO: [v++ 60-1653] Closing dispatch client.
00255-
18:10:27 Build Finished (took 1m:19s.728ms)

