<stg><name>compute_Pipeline_VITIS_LOOP_133_1</name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %ret = alloca i32 1

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i16 0, i16 %ret

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %i_7 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:1 %icmp_ln133 = icmp_eq  i7 %i_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:3 %add_ln133 = add i7 %i_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln133 = br i1 %icmp_ln133, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:3 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_7, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:4 %zext_ln135 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="7">
<![CDATA[
for.inc.split:7 %trunc_ln135 = trunc i7 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln135"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="11">
<![CDATA[
for.inc.split:8 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="11">
<![CDATA[
for.inc.split:9 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="reg_file_3_0_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="reg_file_3_1_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="11">
<![CDATA[
for.inc.split:13 %reg_file_3_0_load = load i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_0_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="11">
<![CDATA[
for.inc.split:14 %reg_file_3_1_load = load i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_1_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:18 %store_ln133 = store i7 %add_ln133, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="11">
<![CDATA[
for.inc.split:8 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="11">
<![CDATA[
for.inc.split:9 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc.split:10 %val1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln135

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="11">
<![CDATA[
for.inc.split:13 %reg_file_3_0_load = load i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_0_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="11">
<![CDATA[
for.inc.split:14 %reg_file_3_1_load = load i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_1_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc.split:15 %val2 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_0_load, i16 %reg_file_3_1_load, i1 %trunc_ln135

]]></Node>
<StgValue><ssdm name="val2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:16 %mul = hmul i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="41" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:16 %mul = hmul i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc.split:0 %ret_load = load i16 %ret

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:17 %ret_1 = hadd i16 %ret_load, i16 %mul

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end.exitStub:0 %ret_load_1 = load i16 %ret

]]></Node>
<StgValue><ssdm name="ret_load_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.halfP0A, i16 %ret_out, i16 %ret_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
for.end.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln134 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln134"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:17 %ret_1 = hadd i16 %ret_load, i16 %mul

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:19 %store_ln133 = store i16 %ret_1, i16 %ret

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:20 %br_ln133 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="reg_file_3_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="reg_file_3_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="ret_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="ret_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="73" from="StgValue_72" to="ret" fromId="72" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_72" to="i" fromId="72" toId="9">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="77" from="reg_file_3_1" to="specmemcore_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="10">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="85" from="reg_file_3_0" to="specmemcore_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="86" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="90" from="reg_file_2_1" to="specmemcore_ln0" fromId="68" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="95" from="reg_file_2_0" to="specmemcore_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="96" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="13">
</dataflow>
<dataflow id="97" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="13">
</dataflow>
<dataflow id="98" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="100" from="StgValue_99" to="store_ln0" fromId="99" toId="14">
</dataflow>
<dataflow id="101" from="i" to="store_ln0" fromId="9" toId="14">
</dataflow>
<dataflow id="103" from="StgValue_102" to="store_ln0" fromId="102" toId="15">
</dataflow>
<dataflow id="104" from="ret" to="store_ln0" fromId="8" toId="15">
</dataflow>
<dataflow id="105" from="i" to="i_7" fromId="9" toId="17">
</dataflow>
<dataflow id="106" from="i_7" to="icmp_ln133" fromId="17" toId="18">
</dataflow>
<dataflow id="108" from="StgValue_107" to="icmp_ln133" fromId="107" toId="18">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="109" toId="19">
</dataflow>
<dataflow id="112" from="StgValue_111" to="empty" fromId="111" toId="19">
</dataflow>
<dataflow id="113" from="StgValue_111" to="empty" fromId="111" toId="19">
</dataflow>
<dataflow id="114" from="StgValue_111" to="empty" fromId="111" toId="19">
</dataflow>
<dataflow id="115" from="i_7" to="add_ln133" fromId="17" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_116" to="add_ln133" fromId="116" toId="20">
</dataflow>
<dataflow id="118" from="icmp_ln133" to="br_ln133" fromId="18" toId="21">
</dataflow>
<dataflow id="120" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="119" toId="22">
</dataflow>
<dataflow id="121" from="i_7" to="lshr_ln" fromId="17" toId="22">
</dataflow>
<dataflow id="122" from="StgValue_72" to="lshr_ln" fromId="72" toId="22">
</dataflow>
<dataflow id="124" from="StgValue_123" to="lshr_ln" fromId="123" toId="22">
</dataflow>
<dataflow id="125" from="lshr_ln" to="zext_ln135" fromId="22" toId="23">
</dataflow>
<dataflow id="126" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="67" toId="24">
</dataflow>
<dataflow id="128" from="StgValue_127" to="reg_file_2_0_addr" fromId="127" toId="24">
</dataflow>
<dataflow id="129" from="zext_ln135" to="reg_file_2_0_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="130" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="68" toId="25">
</dataflow>
<dataflow id="131" from="StgValue_127" to="reg_file_2_1_addr" fromId="127" toId="25">
</dataflow>
<dataflow id="132" from="zext_ln135" to="reg_file_2_1_addr" fromId="23" toId="25">
</dataflow>
<dataflow id="133" from="i_7" to="trunc_ln135" fromId="17" toId="26">
</dataflow>
<dataflow id="134" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="24" toId="27">
</dataflow>
<dataflow id="135" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="25" toId="28">
</dataflow>
<dataflow id="136" from="reg_file_3_0" to="reg_file_3_0_addr" fromId="69" toId="29">
</dataflow>
<dataflow id="137" from="StgValue_127" to="reg_file_3_0_addr" fromId="127" toId="29">
</dataflow>
<dataflow id="138" from="zext_ln135" to="reg_file_3_0_addr" fromId="23" toId="29">
</dataflow>
<dataflow id="139" from="reg_file_3_1" to="reg_file_3_1_addr" fromId="70" toId="30">
</dataflow>
<dataflow id="140" from="StgValue_127" to="reg_file_3_1_addr" fromId="127" toId="30">
</dataflow>
<dataflow id="141" from="zext_ln135" to="reg_file_3_1_addr" fromId="23" toId="30">
</dataflow>
<dataflow id="142" from="reg_file_3_0_addr" to="reg_file_3_0_load" fromId="29" toId="31">
</dataflow>
<dataflow id="143" from="reg_file_3_1_addr" to="reg_file_3_1_load" fromId="30" toId="32">
</dataflow>
<dataflow id="144" from="add_ln133" to="store_ln133" fromId="20" toId="33">
</dataflow>
<dataflow id="145" from="i" to="store_ln133" fromId="9" toId="33">
</dataflow>
<dataflow id="146" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="24" toId="34">
</dataflow>
<dataflow id="147" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="25" toId="35">
</dataflow>
<dataflow id="149" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="val1" fromId="148" toId="36">
</dataflow>
<dataflow id="150" from="reg_file_2_0_load" to="val1" fromId="34" toId="36">
</dataflow>
<dataflow id="151" from="reg_file_2_1_load" to="val1" fromId="35" toId="36">
</dataflow>
<dataflow id="152" from="trunc_ln135" to="val1" fromId="26" toId="36">
</dataflow>
<dataflow id="153" from="reg_file_3_0_addr" to="reg_file_3_0_load" fromId="29" toId="37">
</dataflow>
<dataflow id="154" from="reg_file_3_1_addr" to="reg_file_3_1_load" fromId="30" toId="38">
</dataflow>
<dataflow id="155" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="val2" fromId="148" toId="39">
</dataflow>
<dataflow id="156" from="reg_file_3_0_load" to="val2" fromId="37" toId="39">
</dataflow>
<dataflow id="157" from="reg_file_3_1_load" to="val2" fromId="38" toId="39">
</dataflow>
<dataflow id="158" from="trunc_ln135" to="val2" fromId="26" toId="39">
</dataflow>
<dataflow id="159" from="val1" to="mul" fromId="36" toId="40">
</dataflow>
<dataflow id="160" from="val2" to="mul" fromId="39" toId="40">
</dataflow>
<dataflow id="161" from="val1" to="mul" fromId="36" toId="41">
</dataflow>
<dataflow id="162" from="val2" to="mul" fromId="39" toId="41">
</dataflow>
<dataflow id="163" from="ret" to="ret_load" fromId="8" toId="42">
</dataflow>
<dataflow id="164" from="ret_load" to="ret_1" fromId="42" toId="43">
</dataflow>
<dataflow id="165" from="mul" to="ret_1" fromId="41" toId="43">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecPipeline" to="specpipeline_ln134" fromId="166" toId="44">
</dataflow>
<dataflow id="169" from="StgValue_168" to="specpipeline_ln134" fromId="168" toId="44">
</dataflow>
<dataflow id="171" from="StgValue_170" to="specpipeline_ln134" fromId="170" toId="44">
</dataflow>
<dataflow id="172" from="StgValue_170" to="specpipeline_ln134" fromId="170" toId="44">
</dataflow>
<dataflow id="173" from="StgValue_170" to="specpipeline_ln134" fromId="170" toId="44">
</dataflow>
<dataflow id="175" from="empty_6" to="specpipeline_ln134" fromId="174" toId="44">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="176" toId="45">
</dataflow>
<dataflow id="179" from="empty_1" to="specloopname_ln130" fromId="178" toId="45">
</dataflow>
<dataflow id="180" from="ret_load" to="ret_1" fromId="42" toId="46">
</dataflow>
<dataflow id="181" from="mul" to="ret_1" fromId="41" toId="46">
</dataflow>
<dataflow id="182" from="ret_1" to="store_ln133" fromId="46" toId="47">
</dataflow>
<dataflow id="183" from="ret" to="store_ln133" fromId="8" toId="47">
</dataflow>
<dataflow id="184" from="ret" to="ret_load_1" fromId="8" toId="49">
</dataflow>
<dataflow id="186" from="_ssdm_op_Write.ap_auto.halfP0A" to="write_ln0" fromId="185" toId="50">
</dataflow>
<dataflow id="187" from="ret_out" to="write_ln0" fromId="71" toId="50">
</dataflow>
<dataflow id="188" from="ret_load_1" to="write_ln0" fromId="49" toId="50">
</dataflow>
<dataflow id="189" from="icmp_ln133" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="190" from="icmp_ln133" to="StgValue_5" fromId="18" toId="5">
</dataflow>
</dataflows>


</stg>
