{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694673946716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694673946716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 14:45:46 2023 " "Processing started: Thu Sep 14 14:45:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694673946716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694673946716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694673946716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1694673947063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1694673947063 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Decoder4x16.sv(25) " "Verilog HDL warning at Decoder4x16.sv(25): extended using \"x\" or \"z\"" {  } { { "design/Decoder4x16.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/Decoder4x16.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1694673954027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/decoder4x16.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/decoder4x16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder4x16 " "Found entity 1: Decoder4x16" {  } { { "design/Decoder4x16.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/Decoder4x16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694673954027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694673954027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/stack.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/stack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "design/Stack.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/Stack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694673954027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694673954027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/single_port_ram_128x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/single_port_ram_128x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_128x8 " "Found entity 1: single_port_ram_128x8" {  } { { "design/single_port_ram_128x8.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/single_port_ram_128x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694673954027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694673954027 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rs232_tx.sv(67) " "Verilog HDL information at rs232_tx.sv(67): always construct contains both blocking and non-blocking assignments" {  } { { "design/rs232_tx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_tx.sv" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1694673954027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rs232_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rs232_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_tx " "Found entity 1: rs232_tx" {  } { { "design/rs232_tx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694673954027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694673954027 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rs232_rx.sv(100) " "Verilog HDL information at rs232_rx.sv(100): always construct contains both blocking and non-blocking assignments" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_rx.sv" 100 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1694673954027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_ack TX_ACK rs232_rx.sv(5) " "Verilog HDL Declaration information at rs232_rx.sv(5): object \"tx_ack\" differs only in case from object \"TX_ACK\" in the same scope" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_rx.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1694673954027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rs232_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rs232_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_rx " "Found entity 1: rs232_rx" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694673954027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694673954027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rs232.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rs232.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rs232 " "Found entity 1: rs232" {  } { { "design/rs232.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694673954027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694673954027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/program_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/program_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Rom " "Found entity 1: Program_Rom" {  } { { "design/Program_Rom.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/Program_Rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694673954027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694673954027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/low_pass_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/low_pass_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Low_Pass_Filter " "Found entity 1: Low_Pass_Filter" {  } { { "design/Low_Pass_Filter.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/Low_Pass_Filter.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694673954043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/de0_cv.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/de0_cv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/DE0_CV.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694673954043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694673954043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench.sv(102) " "Verilog HDL warning at testbench.sv(102): extended using \"x\" or \"z\"" {  } { { "simulation/tb/testbench.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/simulation/tb/testbench.sv" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench.sv(116) " "Verilog HDL warning at testbench.sv(116): extended using \"x\" or \"z\"" {  } { { "simulation/tb/testbench.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/simulation/tb/testbench.sv" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench.sv(130) " "Verilog HDL warning at testbench.sv(130): extended using \"x\" or \"z\"" {  } { { "simulation/tb/testbench.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/simulation/tb/testbench.sv" 130 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench.sv(144) " "Verilog HDL warning at testbench.sv(144): extended using \"x\" or \"z\"" {  } { { "simulation/tb/testbench.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/simulation/tb/testbench.sv" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1694673954043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "simulation/tb/testbench.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/simulation/tb/testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694673954043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_ack rs232.sv(31) " "Verilog HDL Implicit Net warning at rs232.sv(31): created implicit net for \"tx_ack\"" {  } { { "design/rs232.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk DE0_CV.sv(53) " "Verilog HDL Implicit Net warning at DE0_CV.sv(53): created implicit net for \"clk\"" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/DE0_CV.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_n DE0_CV.sv(54) " "Verilog HDL Implicit Net warning at DE0_CV.sv(54): created implicit net for \"reset_n\"" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/DE0_CV.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst DE0_CV.sv(103) " "Verilog HDL Implicit Net warning at DE0_CV.sv(103): created implicit net for \"rst\"" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/DE0_CV.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d cpu.sv(45) " "Verilog HDL Implicit Net warning at cpu.sv(45): created implicit net for \"d\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_change cpu.sv(46) " "Verilog HDL Implicit Net warning at cpu.sv(46): created implicit net for \"w_change\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_change cpu.sv(47) " "Verilog HDL Implicit Net warning at cpu.sv(47): created implicit net for \"k_change\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_skip_bit cpu.sv(48) " "Verilog HDL Implicit Net warning at cpu.sv(48): created implicit net for \"btfsc_skip_bit\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfss_skip_bit cpu.sv(49) " "Verilog HDL Implicit Net warning at cpu.sv(49): created implicit net for \"btfss_skip_bit\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_btfss_skip_bit cpu.sv(50) " "Verilog HDL Implicit Net warning at cpu.sv(50): created implicit net for \"btfsc_btfss_skip_bit\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_port_b cpu.sv(54) " "Verilog HDL Implicit Net warning at cpu.sv(54): created implicit net for \"addr_port_b\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_rc_reg cpu.sv(55) " "Verilog HDL Implicit Net warning at cpu.sv(55): created implicit net for \"addr_rc_reg\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_tx_reg cpu.sv(56) " "Verilog HDL Implicit Net warning at cpu.sv(56): created implicit net for \"addr_tx_reg\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_pir1 cpu.sv(57) " "Verilog HDL Implicit Net warning at cpu.sv(57): created implicit net for \"addr_pir1\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_zero cpu.sv(139) " "Verilog HDL Implicit Net warning at cpu.sv(139): created implicit net for \"alu_zero\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx testbench.sv(45) " "Verilog HDL Implicit Net warning at testbench.sv(45): created implicit net for \"tx\"" {  } { { "simulation/tb/testbench.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/simulation/tb/testbench.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694673954043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1694673954075 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE0_CV.sv(17) " "Output port \"HEX2\" at DE0_CV.sv(17) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/DE0_CV.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1694673954075 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE0_CV.sv(18) " "Output port \"HEX3\" at DE0_CV.sv(18) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/DE0_CV.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1694673954075 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE0_CV.sv(27) " "Output port \"LEDR\" at DE0_CV.sv(27) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/DE0_CV.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1694673954075 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.sv(31) " "Output port \"SD_CLK\" at DE0_CV.sv(31) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/DE0_CV.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1694673954075 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232 rs232:rs232_1 " "Elaborating entity \"rs232\" for hierarchy \"rs232:rs232_1\"" {  } { { "design/DE0_CV.sv" "rs232_1" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/DE0_CV.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694673954090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_rx rs232:rs232_1\|rs232_rx:rx0 " "Elaborating entity \"rs232_rx\" for hierarchy \"rs232:rs232_1\|rs232_rx:rx0\"" {  } { { "design/rs232.sv" "rx0" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694673954090 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_idx_rst rs232_rx.sv(21) " "Verilog HDL or VHDL warning at rs232_rx.sv(21): object \"tx_idx_rst\" assigned a value but never read" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_rx.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_idx_inc rs232_rx.sv(24) " "Verilog HDL or VHDL warning at rs232_rx.sv(24): object \"tx_idx_inc\" assigned a value but never read" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_rx.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_rx.sv(82) " "Verilog HDL assignment warning at rs232_rx.sv(82): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_rx.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_rx.sv(86) " "Verilog HDL assignment warning at rs232_rx.sv(86): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_rx.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_rx.sv(90) " "Verilog HDL assignment warning at rs232_rx.sv(90): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_rx.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_rx.sv(94) " "Verilog HDL assignment warning at rs232_rx.sv(94): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_rx.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_rx.sv(104) " "Verilog HDL assignment warning at rs232_rx.sv(104): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_rx.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rs232_rx.sv(112) " "Verilog HDL assignment warning at rs232_rx.sv(112): truncated value with size 32 to match size of target (6)" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_rx.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rs232_rx.sv(133) " "Verilog HDL Case Statement warning at rs232_rx.sv(133): incomplete case statement has no default case item" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_rx.sv" 133 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_tx rs232:rs232_1\|rs232_tx:tx0 " "Elaborating entity \"rs232_tx\" for hierarchy \"rs232:rs232_1\|rs232_tx:tx0\"" {  } { { "design/rs232.sv" "tx0" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694673954090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_tx.sv(49) " "Verilog HDL assignment warning at rs232_tx.sv(49): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_tx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_tx.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|rs232:rs232_1|rs232_tx:tx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_tx.sv(53) " "Verilog HDL assignment warning at rs232_tx.sv(53): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_tx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_tx.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|rs232:rs232_1|rs232_tx:tx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_tx.sv(57) " "Verilog HDL assignment warning at rs232_tx.sv(57): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_tx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_tx.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|rs232:rs232_1|rs232_tx:tx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_tx.sv(61) " "Verilog HDL assignment warning at rs232_tx.sv(61): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_tx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_tx.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|rs232:rs232_1|rs232_tx:tx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_tx.sv(71) " "Verilog HDL assignment warning at rs232_tx.sv(71): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_tx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_tx.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|rs232:rs232_1|rs232_tx:tx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rs232_tx.sv(79) " "Verilog HDL assignment warning at rs232_tx.sv(79): truncated value with size 32 to match size of target (4)" {  } { { "design/rs232_tx.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/rs232_tx.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|rs232:rs232_1|rs232_tx:tx0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu1 " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu1\"" {  } { { "design/DE0_CV.sv" "cpu1" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/DE0_CV.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694673954090 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_pir1 cpu.sv(57) " "Verilog HDL or VHDL warning at cpu.sv(57): object \"addr_pir1\" assigned a value but never read" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|cpu:cpu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 cpu.sv(46) " "Verilog HDL assignment warning at cpu.sv(46): truncated value with size 11 to match size of target (1)" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|cpu:cpu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 cpu.sv(47) " "Verilog HDL assignment warning at cpu.sv(47): truncated value with size 11 to match size of target (1)" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|cpu:cpu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.sv(148) " "Verilog HDL assignment warning at cpu.sv(148): truncated value with size 32 to match size of target (8)" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|cpu:cpu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.sv(149) " "Verilog HDL assignment warning at cpu.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|cpu:cpu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.sv(175) " "Verilog HDL assignment warning at cpu.sv(175): truncated value with size 32 to match size of target (11)" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954090 "|DE0_CV|cpu:cpu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Rom cpu:cpu1\|Program_Rom:rom1 " "Elaborating entity \"Program_Rom\" for hierarchy \"cpu:cpu1\|Program_Rom:rom1\"" {  } { { "design/cpu.sv" "rom1" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694673954090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_128x8 cpu:cpu1\|single_port_ram_128x8:ram1 " "Elaborating entity \"single_port_ram_128x8\" for hierarchy \"cpu:cpu1\|single_port_ram_128x8:ram1\"" {  } { { "design/cpu.sv" "ram1" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694673954106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack cpu:cpu1\|Stack:stack1 " "Elaborating entity \"Stack\" for hierarchy \"cpu:cpu1\|Stack:stack1\"" {  } { { "design/cpu.sv" "stack1" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/cpu.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694673954106 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(15) " "Verilog HDL assignment warning at Stack.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/Stack.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954106 "|DE0_CV|cpu:cpu1|Stack:stack1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(27) " "Verilog HDL assignment warning at Stack.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/Stack.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954106 "|DE0_CV|cpu:cpu1|Stack:stack1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(31) " "Verilog HDL assignment warning at Stack.sv(31): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/Stack.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694673954106 "|DE0_CV|cpu:cpu1|Stack:stack1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder4x16 Decoder4x16:tx_high " "Elaborating entity \"Decoder4x16\" for hierarchy \"Decoder4x16:tx_high\"" {  } { { "design/DE0_CV.sv" "tx_high" { Text "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/design/DE0_CV.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694673954106 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1694673954200 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/DE0_CV.map.smsg " "Generated suppressed messages file C:/Users/samwe/Desktop/112Senior/UartSrc/DE0_CV/DE0_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1694673954217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694673954232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 14:45:54 2023 " "Processing ended: Thu Sep 14 14:45:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694673954232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694673954232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694673954232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694673954232 ""}
