<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>kyberBD_dual_bram_axis_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN">kyberBD_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN">kyberBD_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.CLK_DOMAIN">kyberBD_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aresetn</spirit:name>
      <spirit:displayName>M00_AXIS_ARESETN</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.CLK_DOMAIN">kyberBD_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>BRAM0_PORT_A</spirit:name>
      <spirit:displayName>BRAM0_PORT_A</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram0_dia</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram0_ena</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram0_doa</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram0_wea</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram0_addra</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MEM_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM0_PORT_A.MEM_SIZE">8192</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM0_PORT_A.MEM_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_ECC</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM0_PORT_A.MEM_ECC">NONE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM0_PORT_A.MASTER_TYPE">OTHER</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM0_PORT_A.READ_WRITE_MODE"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_LATENCY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM0_PORT_A.READ_LATENCY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>BRAM0_PORT_B</spirit:name>
      <spirit:displayName>BRAM0_PORT_B</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram0_dib</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram0_enb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram0_dob</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram0_web</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram0_addrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MEM_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM0_PORT_B.MEM_SIZE">8192</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM0_PORT_B.MEM_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_ECC</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM0_PORT_B.MEM_ECC">NONE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM0_PORT_B.MASTER_TYPE">OTHER</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM0_PORT_B.READ_WRITE_MODE"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_LATENCY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM0_PORT_B.READ_LATENCY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>BRAM1_PORT_A</spirit:name>
      <spirit:displayName>BRAM1_PORT_A</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram1_dia</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram1_ena</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram1_doa</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram1_wea</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram1_addra</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MEM_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM1_PORT_A.MEM_SIZE">8192</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM1_PORT_A.MEM_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_ECC</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM1_PORT_A.MEM_ECC">NONE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM1_PORT_A.MASTER_TYPE">OTHER</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM1_PORT_A.READ_WRITE_MODE"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_LATENCY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM1_PORT_A.READ_LATENCY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>BRAM1_PORT_B</spirit:name>
      <spirit:displayName>BRAM1_PORT_B</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram1_dib</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram1_enb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram1_dob</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram1_web</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_bram1_addrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.BRAM1_PORT_B.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.BRAM1_PORT_B.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM1_PORT_B.MEM_SIZE">8192</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM1_PORT_B.MEM_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_ECC</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM1_PORT_B.MEM_ECC">NONE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM1_PORT_B.MASTER_TYPE">OTHER</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM1_PORT_B.READ_WRITE_MODE"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_LATENCY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM1_PORT_B.READ_LATENCY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>dual_bram_axis_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Dec 09 22:00:22 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e7eff47e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e7eff47e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>kyberBD_dual_bram_axis_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Dec 09 22:00:22 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e7eff47e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>dual_bram_axis_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Dec 09 22:00:22 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4af4b4e1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>kyberBD_dual_bram_axis_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Dec 09 22:00:22 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4af4b4e1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WORD_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.WORD_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.WORD_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram0_ena</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram0_wea</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram0_addra</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADDR_WIDTH&apos;)) - 1)">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram0_dia</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WORD_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram0_doa</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WORD_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram0_enb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram0_web</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram0_addrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADDR_WIDTH&apos;)) - 1)">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram0_dib</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WORD_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram0_dob</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WORD_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram1_ena</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram1_wea</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram1_addra</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADDR_WIDTH&apos;)) - 1)">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram1_dia</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WORD_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram1_doa</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WORD_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram1_enb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram1_web</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram1_addrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADDR_WIDTH&apos;)) - 1)">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram1_dib</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WORD_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_bram1_dob</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WORD_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio_enable_tx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio_length_tx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WORD_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.WORD_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.WORD_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>ADDR_WIDTH</spirit:name>
        <spirit:displayName>Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ADDR_WIDTH">11</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WORD_WIDTH</spirit:name>
        <spirit:displayName>Word Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WORD_WIDTH">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/33bc/hdl/brams_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/33bc/src/true_dual_bram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/33bc/hdl/dual_bram_axis_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/kyberBD_dual_bram_axis_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/33bc/hdl/brams_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/33bc/src/true_dual_bram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/33bc/hdl/dual_bram_axis_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/kyberBD_dual_bram_axis_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXIS dual BRAM</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">kyberBD_dual_bram_axis_0_1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ADDR_WIDTH</spirit:name>
      <spirit:displayName>Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ADDR_WIDTH">11</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WORD_WIDTH</spirit:name>
      <spirit:displayName>Word Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WORD_WIDTH">32</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>dual_bram_axis_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481612b2_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161e669b_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77209239_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@473c8399_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14719b2_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c2fca8_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@84aaf15_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5bb073_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a40f5c_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b76341a_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc0f4f1_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4861602d_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dffa769_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ecfadd4_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65cdf6c6_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed4f95c_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7326aa59_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640eda99_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48cfe7fb_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d2e350_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a37a61_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe811f1_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ede70d4_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a663484_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636b5fe2_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f484cc6_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3971c4c5_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c00fec_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e8edfb_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202f2e97_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69943c09_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7f398f_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2426db55_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b42c9d6_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2392778_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f24cccc_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc92cb6_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3711cbda_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@613bae7a_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5616adec_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e25815_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65cad2c1_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32071b1a_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c86701_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1445d15a_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c896f8_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57cca571_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f3b4841_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5804afd6_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c510692_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0436bf_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9c3501_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b1015d_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ace6673_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1b9bb0_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172394af_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12995ce1_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b0764d_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5fbeca_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5edca_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9748a2_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a183ed7_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cbab99b_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e50ad2_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c15337_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6691cb4c_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a681aac_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61fdd8b4_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e30b8d8_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a7f0de_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a54012b_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15949528_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e59818_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3e4c62_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed0a839_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d42d6c_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31bdeb83_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4edeb1cf_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e65f0c2_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37eeff55_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1823f017_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b8bca8_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c342824_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ffa4109_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317b00b5_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314c5b3a_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201c6f6e_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161f7b89_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4232bfdc_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a60a99_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529d5e7_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5874c11_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56639b91_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7905bbf7_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1792a425_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f759346_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5041f92c_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28912fbc_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d35ffd2_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c8fe00_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220bfc85_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2402d0ff_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6c1ac8_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ce2d05_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a398e5_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4049f5a9_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63fb1b93_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a0bea24_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352143c8_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d4c627_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ad1f0ef_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b481f62_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ab5aff_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61532b33_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a9c9e8_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272495bb_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e638a92_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c00b00_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298e1b10_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784d16db_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5a8177_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150f29c7_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597d33c2_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae23c60_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c575060_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e23b7a_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5329ed0d_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2616c2e4_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f7a4bb_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699b657_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f107242_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@154d2af9_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2085b2e0_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a4120a7_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383a95f2_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd267a_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2734292e_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70beb9ad_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433c714_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75845fd2_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf61387_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6909c980_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102a016b_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e829605_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a53906_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a5af57_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f944f9_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a56ba09_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74cd2235_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2086c5_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52130a8f_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf35500_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dda9d7d_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@84c09dc_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18234d00_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47eb9fec_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e4c2d3b_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18602100_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f8a8a3f_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673f7336_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f73d56b_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c3d4c8_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f1fd82_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1f85e_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c938026_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663d2284_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38fca2b1_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c1308a_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e9135e_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b14c42b_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aeaab85_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687d4d15_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c82b72_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de698e0_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21050149_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3699b2dd_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1bf94e_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64bf8ca0_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fbf5e42_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f6ec5d_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136cabd0_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce70ec1_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2043096e_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae90b9c_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165c96a8_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea339f7_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f07e385_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3378fc_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@206831bd_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ab74a0_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f753c7_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e442fd_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9c19e0_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d13decb_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@261e3d1d_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8bafb8_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a8228f_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7446e5be_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@499c4ea6_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df764d8_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@369cf1bd_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1459f5c8_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e82534_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a70b80_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7348a909_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@703ffd82_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f5ed34_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d4c061_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e23b29a_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514773c5_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c31efd_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394d4a77_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150d3541_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71fa265b_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186e691e_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc66fb6_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4413b369_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2066a900_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76552460_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7b7ad6_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cdac4f7_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b1e546_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34fc265f_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6262cc4_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1606cda4_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@401f6f33_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c02c792_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a553217_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22af73f7_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2877bdcb_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79fb8dcb_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d3d354_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56029294_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440f0186_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbe152d_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7b1352_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44171651_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a05c80_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262b3ace_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483729af_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321240ea_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cce0407_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4466293e_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae512f0_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70cf8405_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5a59c3_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6451404a_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3896eb0a_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa3c614_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef5d793_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61315e53_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5edb3de7_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe567b2_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@401b3af1_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6691d66d_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@691c644c_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eee0891_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483f7055_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e38e2ce_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f5fced_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426cce3d_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abc2f71_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b1891b_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ba68d0_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fcb3879_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@615ab85c_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9c09ff_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3681cc43_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1496a462_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14866bed_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f6ae27_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b615ab_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbc2fd2_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f5c0d97_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f84fa80_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74bc8b7_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6104a6e9_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431ba90d_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3189aa1e_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a94822_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65e96353_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1384cc8e_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1652b7_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706d2fc5_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25fcc46c_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504ba3d3_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e7da1f_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582a402c_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e5f1202_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665d11e7_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@191367d9_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f16f7a_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e5d955_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29768fe6_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e2b04f_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c75e8f8_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4597b_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b523dc6_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507e9907_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289637df_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524bbf43_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e61ea3_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b61927_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd18819_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479e5df5_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514249dc_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@765fe477_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75bafea6_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a485d4a_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dde364b_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e770cc1_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47cbdd5d_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e8f25c_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7f49d9_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f56450e_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fc1b3e_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57418cfb_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a3b317_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56937c2f_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405eb2dd_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68499e4c_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81ee3bf_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be6494f_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277c83bb_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e29a5ff_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1407c494_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf8e05c_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d8e71c_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612f3799_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316f4449_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337e2992_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc993fa_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a67ec8_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f0336_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5884dfc1_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b14ac6_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d459c79_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47893d9b_ARCHIVE_LOCATION">c:/Projects/ip_repo/dual_bram_axis_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_ACLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP" xilinx:valueSource="auto_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="d055239e"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d71be6c6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="28aabdb6"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f5a788e4"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="72856a9d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
