{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 16:40:31 2017 " "Info: Processing started: Tue May 16 16:40:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MoveOrDie -c MoveOrDie " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MoveOrDie -c MoveOrDie" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/vga/moveController.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/vga/moveController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MoveController-behave " "Info: Found design unit 1: MoveController-behave" {  } { { "../src/vga/moveController.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/moveController.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MoveController " "Info: Found entity 1: MoveController" {  } { { "../src/vga/moveController.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/moveController.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/utils/clkdivider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/utils/clkdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDivider-behave " "Info: Found design unit 1: ClkDivider-behave" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/clkdivider.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Info: Found entity 1: ClkDivider" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/clkdivider.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/vga/vga640480.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/vga/vga640480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA640480-behavior " "Info: Found design unit 1: VGA640480-behavior" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA640480 " "Info: Found entity 1: VGA640480" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/top/moveordie.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/top/moveordie.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MoveOrDie-behave " "Info: Found design unit 1: MoveOrDie-behave" {  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MoveOrDie " "Info: Found entity 1: MoveOrDie" {  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/utils/counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/utils/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-behave " "Info: Found design unit 1: Counter-behave" {  } { { "../src/utils/counter.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/counter.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Info: Found entity 1: Counter" {  } { { "../src/utils/counter.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/counter.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/utils/displaydecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/utils/displaydecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayDecoder-behave " "Info: Found design unit 1: DisplayDecoder-behave" {  } { { "../src/utils/displaydecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/displaydecoder.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DisplayDecoder " "Info: Found entity 1: DisplayDecoder" {  } { { "../src/utils/displaydecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/displaydecoder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/keydecoder/keyboard.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/keydecoder/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-rtl " "Info: Found design unit 1: Keyboard-rtl" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Info: Found entity 1: Keyboard" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/keydecoder/keyboarddecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/keydecoder/keyboarddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyboardDecoder-behave " "Info: Found design unit 1: KeyboardDecoder-behave" {  } { { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboarddecoder.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 KeyboardDecoder " "Info: Found entity 1: KeyboardDecoder" {  } { { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboarddecoder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/keydecoder/wasddecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/keydecoder/wasddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WASDDecoder-behave " "Info: Found design unit 1: WASDDecoder-behave" {  } { { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/wasddecoder.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WASDDecoder " "Info: Found entity 1: WASDDecoder" {  } { { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/wasddecoder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MoveOrDie " "Info: Elaborating entity \"MoveOrDie\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:u0 " "Info: Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:u0\"" {  } { { "../src/top/moveordie.vhd" "u0" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WASDDecoder WASDDecoder:u1 " "Info: Elaborating entity \"WASDDecoder\" for hierarchy \"WASDDecoder:u1\"" {  } { { "../src/top/moveordie.vhd" "u1" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard WASDDecoder:u1\|Keyboard:u0 " "Info: Elaborating entity \"Keyboard\" for hierarchy \"WASDDecoder:u1\|Keyboard:u0\"" {  } { { "../src/keydecoder/wasddecoder.vhd" "u0" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/wasddecoder.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[0\] keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[0\]\" at keyboard.vhd(31)" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[1\] keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[1\]\" at keyboard.vhd(31)" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[2\] keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[2\]\" at keyboard.vhd(31)" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[3\] keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[3\]\" at keyboard.vhd(31)" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[4\] keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[4\]\" at keyboard.vhd(31)" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[5\] keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[5\]\" at keyboard.vhd(31)" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[6\] keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[6\]\" at keyboard.vhd(31)" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[7\] keyboard.vhd(31) " "Info (10041): Inferred latch for \"scancode\[7\]\" at keyboard.vhd(31)" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardDecoder WASDDecoder:u1\|KeyboardDecoder:u1 " "Info: Elaborating entity \"KeyboardDecoder\" for hierarchy \"WASDDecoder:u1\|KeyboardDecoder:u1\"" {  } { { "../src/keydecoder/wasddecoder.vhd" "u1" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/wasddecoder.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MoveController MoveController:u2 " "Info: Elaborating entity \"MoveController\" for hierarchy \"MoveController:u2\"" {  } { { "../src/top/moveordie.vhd" "u2" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA640480 VGA640480:u3 " "Info: Elaborating entity \"VGA640480\" for hierarchy \"VGA640480:u3\"" {  } { { "../src/top/moveordie.vhd" "u3" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "166 " "Info: Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Info: Implemented 152 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Info: Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 16:40:32 2017 " "Info: Processing ended: Tue May 16 16:40:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 16:40:33 2017 " "Info: Processing started: Tue May 16 16:40:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MoveOrDie EP2C70F672C8 " "Info: Selected device EP2C70F672C8 for design \"MoveOrDie\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Info: Device EP2C35F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_100MHz (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK_100MHz (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA640480:u3\|l_CLK_50MHz " "Info: Destination node VGA640480:u3\|l_CLK_50MHz" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 32 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA640480:u3|l_CLK_50MHz } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClkDivider:u0\|l_clkout " "Info: Destination node ClkDivider:u0\|l_clkout" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:u0|l_clkout } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WASDDecoder:u1\|Keyboard:u0\|loe " "Info: Destination node WASDDecoder:u1\|Keyboard:u0\|loe" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 34 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WASDDecoder:u1|Keyboard:u0|loe } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { CLK_100MHz } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_100MHz" } } } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA640480:u3\|CLK_25MHz  " "Info: Automatically promoted node VGA640480:u3\|CLK_25MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA640480:u3\|CLK_25MHz~0 " "Info: Destination node VGA640480:u3\|CLK_25MHz~0" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 32 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA640480:u3|CLK_25MHz~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 32 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA640480:u3|CLK_25MHz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClkDivider:u0\|l_clkout  " "Info: Automatically promoted node ClkDivider:u0\|l_clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClkDivider:u0\|l_clkout~0 " "Info: Destination node ClkDivider:u0\|l_clkout~0" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:u0|l_clkout~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:u0|l_clkout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WASDDecoder:u1\|Keyboard:u0\|loe  " "Info: Automatically promoted node WASDDecoder:u1\|Keyboard:u0\|loe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 34 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WASDDecoder:u1|Keyboard:u0|loe } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] register MoveController:u2\|l_X\[0\] -3.903 ns " "Info: Slack time is -3.903 ns between source register \"WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]\" and destination register \"MoveController:u2\|l_X\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.803 ns + Largest register register " "Info: + Largest register to register requirement is -1.803 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 6.349 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK_100MHz\" to destination register is 6.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_100MHz 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.970 ns) 2.830 ns ClkDivider:u0\|l_clkout 2 REG Unassigned 2 " "Info: 2: + IC(1.006 ns) + CELL(0.970 ns) = 2.830 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'ClkDivider:u0\|l_clkout'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.976 ns" { CLK_100MHz ClkDivider:u0|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.000 ns) 4.235 ns ClkDivider:u0\|l_clkout~clkctrl 3 COMB Unassigned 20 " "Info: 3: + IC(1.405 ns) + CELL(0.000 ns) = 4.235 ns; Loc. = Unassigned; Fanout = 20; COMB Node = 'ClkDivider:u0\|l_clkout~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.405 ns" { ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 6.349 ns MoveController:u2\|l_X\[0\] 4 REG Unassigned 3 " "Info: 4: + IC(1.448 ns) + CELL(0.666 ns) = 6.349 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'MoveController:u2\|l_X\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.114 ns" { ClkDivider:u0|l_clkout~clkctrl MoveController:u2|l_X[0] } "NODE_NAME" } } { "../src/vga/moveController.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/moveController.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 39.22 % ) " "Info: Total cell delay = 2.490 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.859 ns ( 60.78 % ) " "Info: Total interconnect delay = 3.859 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 6.349 ns   Longest register " "Info:   Longest clock path from clock \"CLK_100MHz\" to destination register is 6.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_100MHz 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.970 ns) 2.830 ns ClkDivider:u0\|l_clkout 2 REG Unassigned 2 " "Info: 2: + IC(1.006 ns) + CELL(0.970 ns) = 2.830 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'ClkDivider:u0\|l_clkout'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.976 ns" { CLK_100MHz ClkDivider:u0|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.000 ns) 4.235 ns ClkDivider:u0\|l_clkout~clkctrl 3 COMB Unassigned 20 " "Info: 3: + IC(1.405 ns) + CELL(0.000 ns) = 4.235 ns; Loc. = Unassigned; Fanout = 20; COMB Node = 'ClkDivider:u0\|l_clkout~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.405 ns" { ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 6.349 ns MoveController:u2\|l_X\[0\] 4 REG Unassigned 3 " "Info: 4: + IC(1.448 ns) + CELL(0.666 ns) = 6.349 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'MoveController:u2\|l_X\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.114 ns" { ClkDivider:u0|l_clkout~clkctrl MoveController:u2|l_X[0] } "NODE_NAME" } } { "../src/vga/moveController.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/moveController.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 39.22 % ) " "Info: Total cell delay = 2.490 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.859 ns ( 60.78 % ) " "Info: Total interconnect delay = 3.859 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 8.388 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK_100MHz\" to source register is 8.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_100MHz 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.970 ns) 3.818 ns WASDDecoder:u1\|Keyboard:u0\|loe 2 REG Unassigned 1 " "Info: 2: + IC(1.994 ns) + CELL(0.970 ns) = 3.818 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|loe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.964 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.456 ns) + CELL(0.000 ns) 6.274 ns WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl 3 COMB Unassigned 13 " "Info: 3: + IC(2.456 ns) + CELL(0.000 ns) = 6.274 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.456 ns" { WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 8.388 ns WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] 4 REG Unassigned 2 " "Info: 4: + IC(1.448 ns) + CELL(0.666 ns) = 8.388 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.114 ns" { WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 29.69 % ) " "Info: Total cell delay = 2.490 ns ( 29.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.898 ns ( 70.31 % ) " "Info: Total interconnect delay = 5.898 ns ( 70.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 8.388 ns   Longest register " "Info:   Longest clock path from clock \"CLK_100MHz\" to source register is 8.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_100MHz 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.970 ns) 3.818 ns WASDDecoder:u1\|Keyboard:u0\|loe 2 REG Unassigned 1 " "Info: 2: + IC(1.994 ns) + CELL(0.970 ns) = 3.818 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|loe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.964 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.456 ns) + CELL(0.000 ns) 6.274 ns WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl 3 COMB Unassigned 13 " "Info: 3: + IC(2.456 ns) + CELL(0.000 ns) = 6.274 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.456 ns" { WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 8.388 ns WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] 4 REG Unassigned 2 " "Info: 4: + IC(1.448 ns) + CELL(0.666 ns) = 8.388 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.114 ns" { WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 29.69 % ) " "Info: Total cell delay = 2.490 ns ( 29.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.898 ns ( 70.31 % ) " "Info: Total interconnect delay = 5.898 ns ( 70.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "../src/vga/moveController.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/moveController.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.100 ns - Longest register register " "Info: - Longest register to register delay is 2.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 0.881 ns MoveController:u2\|l_X~20 2 COMB Unassigned 10 " "Info: 2: + IC(0.257 ns) + CELL(0.624 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'MoveController:u2\|l_X~20'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.881 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] MoveController:u2|l_X~20 } "NODE_NAME" } } { "../src/vga/moveController.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/moveController.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.855 ns) 2.100 ns MoveController:u2\|l_X\[0\] 3 REG Unassigned 3 " "Info: 3: + IC(0.364 ns) + CELL(0.855 ns) = 2.100 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'MoveController:u2\|l_X\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.219 ns" { MoveController:u2|l_X~20 MoveController:u2|l_X[0] } "NODE_NAME" } } { "../src/vga/moveController.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/moveController.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.479 ns ( 70.43 % ) " "Info: Total cell delay = 1.479 ns ( 70.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.621 ns ( 29.57 % ) " "Info: Total interconnect delay = 0.621 ns ( 29.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.100 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] MoveController:u2|l_X~20 MoveController:u2|l_X[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.100 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] MoveController:u2|l_X~20 MoveController:u2|l_X[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.100 ns register register " "Info: Estimated most critical path is register to register delay of 2.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] 1 REG LAB_X42_Y27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X42_Y27; Fanout = 2; REG Node = 'WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 0.881 ns MoveController:u2\|l_X~20 2 COMB LAB_X42_Y27 10 " "Info: 2: + IC(0.257 ns) + CELL(0.624 ns) = 0.881 ns; Loc. = LAB_X42_Y27; Fanout = 10; COMB Node = 'MoveController:u2\|l_X~20'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.881 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] MoveController:u2|l_X~20 } "NODE_NAME" } } { "../src/vga/moveController.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/moveController.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.855 ns) 2.100 ns MoveController:u2\|l_X\[0\] 3 REG LAB_X42_Y27 3 " "Info: 3: + IC(0.364 ns) + CELL(0.855 ns) = 2.100 ns; Loc. = LAB_X42_Y27; Fanout = 3; REG Node = 'MoveController:u2\|l_X\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.219 ns" { MoveController:u2|l_X~20 MoveController:u2|l_X[0] } "NODE_NAME" } } { "../src/vga/moveController.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/moveController.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.479 ns ( 70.43 % ) " "Info: Total cell delay = 1.479 ns ( 70.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.621 ns ( 29.57 % ) " "Info: Total interconnect delay = 0.621 ns ( 29.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.100 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] MoveController:u2|l_X~20 MoveController:u2|l_X[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X36_Y26 X47_Y38 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Warning: Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_HSYNC 0 " "Info: Pin \"vga_HSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_VSYNC 0 " "Info: Pin \"vga_VSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[0\] 0 " "Info: Pin \"vga_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[1\] 0 " "Info: Pin \"vga_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[2\] 0 " "Info: Pin \"vga_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[0\] 0 " "Info: Pin \"vga_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[1\] 0 " "Info: Pin \"vga_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[2\] 0 " "Info: Pin \"vga_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[0\] 0 " "Info: Pin \"vga_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[1\] 0 " "Info: Pin \"vga_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[2\] 0 " "Info: Pin \"vga_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/build/MoveOrDie.fit.smsg " "Info: Generated suppressed messages file C:/Users/Hob Den/Documents/VHDLFiles/moveordie/build/MoveOrDie.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Info: Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 16:40:42 2017 " "Info: Processing ended: Tue May 16 16:40:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 16:40:43 2017 " "Info: Processing started: Tue May 16 16:40:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Info: Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 16:40:47 2017 " "Info: Processing ended: Tue May 16 16:40:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 16:40:48 2017 " "Info: Processing started: Tue May 16 16:40:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[0\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[0\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[1\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[1\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[3\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[3\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[2\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[2\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[4\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[4\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[5\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[5\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[6\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[6\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[7\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[7\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_100MHz " "Info: Assuming node \"CLK_100MHz\" is an undefined clock" {  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_100MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "WASDDecoder:u1\|Keyboard:u0\|loe " "Info: Detected ripple clock \"WASDDecoder:u1\|Keyboard:u0\|loe\" as buffer" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 34 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WASDDecoder:u1\|Keyboard:u0\|loe" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u0\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u0\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ClkDivider:u0\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:u3\|l_CLK_50MHz " "Info: Detected ripple clock \"VGA640480:u3\|l_CLK_50MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 32 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA640480:u3\|l_CLK_50MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:u3\|CLK_25MHz " "Info: Detected ripple clock \"VGA640480:u3\|CLK_25MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 32 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA640480:u3\|CLK_25MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_100MHz register WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] register MoveController:u2\|l_X\[0\] 173.25 MHz 5.772 ns Internal " "Info: Clock \"CLK_100MHz\" has Internal fmax of 173.25 MHz between source register \"WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]\" and destination register \"MoveController:u2\|l_X\[0\]\" (period= 5.772 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.236 ns + Longest register register " "Info: + Longest register to register delay is 2.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] 1 REG LCFF_X42_Y27_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y27_N29; Fanout = 2; REG Node = 'WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.624 ns) 1.060 ns MoveController:u2\|l_X~20 2 COMB LCCOMB_X42_Y27_N30 10 " "Info: 2: + IC(0.436 ns) + CELL(0.624 ns) = 1.060 ns; Loc. = LCCOMB_X42_Y27_N30; Fanout = 10; COMB Node = 'MoveController:u2\|l_X~20'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.060 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] MoveController:u2|l_X~20 } "NODE_NAME" } } { "../src/vga/moveController.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/moveController.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.855 ns) 2.236 ns MoveController:u2\|l_X\[0\] 3 REG LCFF_X42_Y27_N5 3 " "Info: 3: + IC(0.321 ns) + CELL(0.855 ns) = 2.236 ns; Loc. = LCFF_X42_Y27_N5; Fanout = 3; REG Node = 'MoveController:u2\|l_X\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.176 ns" { MoveController:u2|l_X~20 MoveController:u2|l_X[0] } "NODE_NAME" } } { "../src/vga/moveController.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/moveController.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.479 ns ( 66.14 % ) " "Info: Total cell delay = 1.479 ns ( 66.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.757 ns ( 33.86 % ) " "Info: Total interconnect delay = 0.757 ns ( 33.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.236 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] MoveController:u2|l_X~20 MoveController:u2|l_X[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.236 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] {} MoveController:u2|l_X~20 {} MoveController:u2|l_X[0] {} } { 0.000ns 0.436ns 0.321ns } { 0.000ns 0.624ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.386 ns - Smallest " "Info: - Smallest clock skew is -0.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 8.358 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_100MHz\" to destination register is 8.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.970 ns) 3.007 ns ClkDivider:u0\|l_clkout 2 REG LCFF_X1_Y23_N27 2 " "Info: 2: + IC(0.937 ns) + CELL(0.970 ns) = 3.007 ns; Loc. = LCFF_X1_Y23_N27; Fanout = 2; REG Node = 'ClkDivider:u0\|l_clkout'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.907 ns" { CLK_100MHz ClkDivider:u0|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.229 ns) + CELL(0.000 ns) 6.236 ns ClkDivider:u0\|l_clkout~clkctrl 3 COMB CLKCTRL_G1 20 " "Info: 3: + IC(3.229 ns) + CELL(0.000 ns) = 6.236 ns; Loc. = CLKCTRL_G1; Fanout = 20; COMB Node = 'ClkDivider:u0\|l_clkout~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.229 ns" { ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.666 ns) 8.358 ns MoveController:u2\|l_X\[0\] 4 REG LCFF_X42_Y27_N5 3 " "Info: 4: + IC(1.456 ns) + CELL(0.666 ns) = 8.358 ns; Loc. = LCFF_X42_Y27_N5; Fanout = 3; REG Node = 'MoveController:u2\|l_X\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.122 ns" { ClkDivider:u0|l_clkout~clkctrl MoveController:u2|l_X[0] } "NODE_NAME" } } { "../src/vga/moveController.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/moveController.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 32.74 % ) " "Info: Total cell delay = 2.736 ns ( 32.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.622 ns ( 67.26 % ) " "Info: Total interconnect delay = 5.622 ns ( 67.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.358 ns" { CLK_100MHz ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl MoveController:u2|l_X[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.358 ns" { CLK_100MHz {} CLK_100MHz~combout {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} MoveController:u2|l_X[0] {} } { 0.000ns 0.000ns 0.937ns 3.229ns 1.456ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 8.744 ns - Longest register " "Info: - Longest clock path from clock \"CLK_100MHz\" to source register is 8.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.970 ns) 4.030 ns WASDDecoder:u1\|Keyboard:u0\|loe 2 REG LCFF_X32_Y25_N15 1 " "Info: 2: + IC(1.960 ns) + CELL(0.970 ns) = 4.030 ns; Loc. = LCFF_X32_Y25_N15; Fanout = 1; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|loe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.930 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.593 ns) + CELL(0.000 ns) 6.623 ns WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl 3 COMB CLKCTRL_G3 13 " "Info: 3: + IC(2.593 ns) + CELL(0.000 ns) = 6.623 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.593 ns" { WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.666 ns) 8.744 ns WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] 4 REG LCFF_X42_Y27_N29 2 " "Info: 4: + IC(1.455 ns) + CELL(0.666 ns) = 8.744 ns; Loc. = LCFF_X42_Y27_N29; Fanout = 2; REG Node = 'WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.121 ns" { WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 31.29 % ) " "Info: Total cell delay = 2.736 ns ( 31.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.008 ns ( 68.71 % ) " "Info: Total interconnect delay = 6.008 ns ( 68.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.744 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.744 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] {} } { 0.000ns 0.000ns 1.960ns 2.593ns 1.455ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.358 ns" { CLK_100MHz ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl MoveController:u2|l_X[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.358 ns" { CLK_100MHz {} CLK_100MHz~combout {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} MoveController:u2|l_X[0] {} } { 0.000ns 0.000ns 0.937ns 3.229ns 1.456ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.744 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.744 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] {} } { 0.000ns 0.000ns 1.960ns 2.593ns 1.455ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/vga/moveController.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/moveController.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } } { "../src/vga/moveController.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/moveController.vhd" 23 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.236 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] MoveController:u2|l_X~20 MoveController:u2|l_X[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.236 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] {} MoveController:u2|l_X~20 {} MoveController:u2|l_X[0] {} } { 0.000ns 0.436ns 0.321ns } { 0.000ns 0.624ns 0.855ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.358 ns" { CLK_100MHz ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl MoveController:u2|l_X[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.358 ns" { CLK_100MHz {} CLK_100MHz~combout {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} MoveController:u2|l_X[0] {} } { 0.000ns 0.000ns 0.937ns 3.229ns 1.456ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.744 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.744 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] {} } { 0.000ns 0.000ns 1.960ns 2.593ns 1.455ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_100MHz 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"CLK_100MHz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "WASDDecoder:u1\|Keyboard:u0\|code\[3\] WASDDecoder:u1\|Keyboard:u0\|scancode\[3\] CLK_100MHz 4.228 ns " "Info: Found hold time violation between source  pin or register \"WASDDecoder:u1\|Keyboard:u0\|code\[3\]\" and destination pin or register \"WASDDecoder:u1\|Keyboard:u0\|scancode\[3\]\" for clock \"CLK_100MHz\" (Hold time is 4.228 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.596 ns + Largest " "Info: + Largest clock skew is 5.596 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 8.936 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to destination register is 8.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.970 ns) 4.030 ns WASDDecoder:u1\|Keyboard:u0\|loe 2 REG LCFF_X32_Y25_N15 1 " "Info: 2: + IC(1.960 ns) + CELL(0.970 ns) = 4.030 ns; Loc. = LCFF_X32_Y25_N15; Fanout = 1; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|loe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.930 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.593 ns) + CELL(0.000 ns) 6.623 ns WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl 3 COMB CLKCTRL_G3 13 " "Info: 3: + IC(2.593 ns) + CELL(0.000 ns) = 6.623 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.593 ns" { WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(0.370 ns) 8.936 ns WASDDecoder:u1\|Keyboard:u0\|scancode\[3\] 4 REG LCCOMB_X33_Y27_N12 3 " "Info: 4: + IC(1.943 ns) + CELL(0.370 ns) = 8.936 ns; Loc. = LCCOMB_X33_Y27_N12; Fanout = 3; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|scancode\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.313 ns" { WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|Keyboard:u0|scancode[3] } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.440 ns ( 27.31 % ) " "Info: Total cell delay = 2.440 ns ( 27.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.496 ns ( 72.69 % ) " "Info: Total interconnect delay = 6.496 ns ( 72.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.936 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|Keyboard:u0|scancode[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.936 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|Keyboard:u0|scancode[3] {} } { 0.000ns 0.000ns 1.960ns 2.593ns 1.943ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 3.340 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_100MHz\" to source register is 3.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.666 ns) 3.340 ns WASDDecoder:u1\|Keyboard:u0\|code\[3\] 3 REG LCFF_X33_Y27_N1 3 " "Info: 3: + IC(1.439 ns) + CELL(0.666 ns) = 3.340 ns; Loc. = LCFF_X33_Y27_N1; Fanout = 3; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|code\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.105 ns" { CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|code[3] } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.87 % ) " "Info: Total cell delay = 1.766 ns ( 52.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.574 ns ( 47.13 % ) " "Info: Total interconnect delay = 1.574 ns ( 47.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.340 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|code[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.340 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|code[3] {} } { 0.000ns 0.000ns 0.135ns 1.439ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.936 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|Keyboard:u0|scancode[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.936 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|Keyboard:u0|scancode[3] {} } { 0.000ns 0.000ns 1.960ns 2.593ns 1.943ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.370ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.340 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|code[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.340 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|code[3] {} } { 0.000ns 0.000ns 0.135ns 1.439ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.064 ns - Shortest register register " "Info: - Shortest register to register delay is 1.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WASDDecoder:u1\|Keyboard:u0\|code\[3\] 1 REG LCFF_X33_Y27_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y27_N1; Fanout = 3; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|code\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WASDDecoder:u1|Keyboard:u0|code[3] } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.624 ns) 1.064 ns WASDDecoder:u1\|Keyboard:u0\|scancode\[3\] 2 REG LCCOMB_X33_Y27_N12 3 " "Info: 2: + IC(0.440 ns) + CELL(0.624 ns) = 1.064 ns; Loc. = LCCOMB_X33_Y27_N12; Fanout = 3; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|scancode\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.064 ns" { WASDDecoder:u1|Keyboard:u0|code[3] WASDDecoder:u1|Keyboard:u0|scancode[3] } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.624 ns ( 58.65 % ) " "Info: Total cell delay = 0.624 ns ( 58.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.440 ns ( 41.35 % ) " "Info: Total interconnect delay = 0.440 ns ( 41.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.064 ns" { WASDDecoder:u1|Keyboard:u0|code[3] WASDDecoder:u1|Keyboard:u0|scancode[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "1.064 ns" { WASDDecoder:u1|Keyboard:u0|code[3] {} WASDDecoder:u1|Keyboard:u0|scancode[3] {} } { 0.000ns 0.440ns } { 0.000ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 18 -1 0 } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.936 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|Keyboard:u0|scancode[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.936 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|Keyboard:u0|scancode[3] {} } { 0.000ns 0.000ns 1.960ns 2.593ns 1.943ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.370ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.340 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|code[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.340 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|code[3] {} } { 0.000ns 0.000ns 0.135ns 1.439ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.064 ns" { WASDDecoder:u1|Keyboard:u0|code[3] WASDDecoder:u1|Keyboard:u0|scancode[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "1.064 ns" { WASDDecoder:u1|Keyboard:u0|code[3] {} WASDDecoder:u1|Keyboard:u0|scancode[3] {} } { 0.000ns 0.440ns } { 0.000ns 0.624ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "WASDDecoder:u1\|Keyboard:u0\|data ps2_datain CLK_100MHz 5.623 ns register " "Info: tsu for register \"WASDDecoder:u1\|Keyboard:u0\|data\" (data pin = \"ps2_datain\", clock pin = \"CLK_100MHz\") is 5.623 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.005 ns + Longest pin register " "Info: + Longest pin to register delay is 9.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns ps2_datain 1 PIN PIN_AD7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD7; Fanout = 1; PIN Node = 'ps2_datain'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_datain } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.621 ns) + CELL(0.460 ns) 9.005 ns WASDDecoder:u1\|Keyboard:u0\|data 2 REG LCFF_X32_Y25_N13 12 " "Info: 2: + IC(7.621 ns) + CELL(0.460 ns) = 9.005 ns; Loc. = LCFF_X32_Y25_N13; Fanout = 12; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|data'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.081 ns" { ps2_datain WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 15.37 % ) " "Info: Total cell delay = 1.384 ns ( 15.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.621 ns ( 84.63 % ) " "Info: Total interconnect delay = 7.621 ns ( 84.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "9.005 ns" { ps2_datain WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "9.005 ns" { ps2_datain {} ps2_datain~combout {} WASDDecoder:u1|Keyboard:u0|data {} } { 0.000ns 0.000ns 7.621ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 3.342 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_100MHz\" to destination register is 3.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.666 ns) 3.342 ns WASDDecoder:u1\|Keyboard:u0\|data 3 REG LCFF_X32_Y25_N13 12 " "Info: 3: + IC(1.441 ns) + CELL(0.666 ns) = 3.342 ns; Loc. = LCFF_X32_Y25_N13; Fanout = 12; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|data'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.107 ns" { CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.84 % ) " "Info: Total cell delay = 1.766 ns ( 52.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.576 ns ( 47.16 % ) " "Info: Total interconnect delay = 1.576 ns ( 47.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.342 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.342 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|data {} } { 0.000ns 0.000ns 0.135ns 1.441ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "9.005 ns" { ps2_datain WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "9.005 ns" { ps2_datain {} ps2_datain~combout {} WASDDecoder:u1|Keyboard:u0|data {} } { 0.000ns 0.000ns 7.621ns } { 0.000ns 0.924ns 0.460ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.342 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.342 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|data {} } { 0.000ns 0.000ns 0.135ns 1.441ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_100MHz vga_b\[2\] VGA640480:u3\|l_vgaY\[5\] 20.535 ns register " "Info: tco from clock \"CLK_100MHz\" to destination pin \"vga_b\[2\]\" through register \"VGA640480:u3\|l_vgaY\[5\]\" is 20.535 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 9.049 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to source register is 9.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns VGA640480:u3\|l_CLK_50MHz 2 REG LCFF_X1_Y25_N21 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 2; REG Node = 'VGA640480:u3\|l_CLK_50MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.494 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 3.949 ns VGA640480:u3\|CLK_25MHz 3 REG LCFF_X1_Y25_N15 2 " "Info: 3: + IC(0.385 ns) + CELL(0.970 ns) = 3.949 ns; Loc. = LCFF_X1_Y25_N15; Fanout = 2; REG Node = 'VGA640480:u3\|CLK_25MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.355 ns" { VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.980 ns) + CELL(0.000 ns) 6.929 ns VGA640480:u3\|CLK_25MHz~clkctrl 4 COMB CLKCTRL_G0 25 " "Info: 4: + IC(2.980 ns) + CELL(0.000 ns) = 6.929 ns; Loc. = CLKCTRL_G0; Fanout = 25; COMB Node = 'VGA640480:u3\|CLK_25MHz~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.980 ns" { VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.666 ns) 9.049 ns VGA640480:u3\|l_vgaY\[5\] 5 REG LCFF_X39_Y27_N23 5 " "Info: 5: + IC(1.454 ns) + CELL(0.666 ns) = 9.049 ns; Loc. = LCFF_X39_Y27_N23; Fanout = 5; REG Node = 'VGA640480:u3\|l_vgaY\[5\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.120 ns" { VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaY[5] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 40.95 % ) " "Info: Total cell delay = 3.706 ns ( 40.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.343 ns ( 59.05 % ) " "Info: Total interconnect delay = 5.343 ns ( 59.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "9.049 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaY[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "9.049 ns" { CLK_100MHz {} CLK_100MHz~combout {} VGA640480:u3|l_CLK_50MHz {} VGA640480:u3|CLK_25MHz {} VGA640480:u3|CLK_25MHz~clkctrl {} VGA640480:u3|l_vgaY[5] {} } { 0.000ns 0.000ns 0.524ns 0.385ns 2.980ns 1.454ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.182 ns + Longest register pin " "Info: + Longest register to pin delay is 11.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA640480:u3\|l_vgaY\[5\] 1 REG LCFF_X39_Y27_N23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y27_N23; Fanout = 5; REG Node = 'VGA640480:u3\|l_vgaY\[5\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA640480:u3|l_vgaY[5] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.614 ns) 1.385 ns VGA640480:u3\|process_5~1 2 COMB LCCOMB_X39_Y27_N8 2 " "Info: 2: + IC(0.771 ns) + CELL(0.614 ns) = 1.385 ns; Loc. = LCCOMB_X39_Y27_N8; Fanout = 2; COMB Node = 'VGA640480:u3\|process_5~1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.385 ns" { VGA640480:u3|l_vgaY[5] VGA640480:u3|process_5~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.499 ns) 2.597 ns VGA640480:u3\|r\[0\]~4 3 COMB LCCOMB_X40_Y27_N10 9 " "Info: 3: + IC(0.713 ns) + CELL(0.499 ns) = 2.597 ns; Loc. = LCCOMB_X40_Y27_N10; Fanout = 9; COMB Node = 'VGA640480:u3\|r\[0\]~4'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.212 ns" { VGA640480:u3|process_5~1 VGA640480:u3|r[0]~4 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.539 ns) + CELL(3.046 ns) 11.182 ns vga_b\[2\] 4 PIN PIN_U1 0 " "Info: 4: + IC(5.539 ns) + CELL(3.046 ns) = 11.182 ns; Loc. = PIN_U1; Fanout = 0; PIN Node = 'vga_b\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.585 ns" { VGA640480:u3|r[0]~4 vga_b[2] } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.159 ns ( 37.19 % ) " "Info: Total cell delay = 4.159 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.023 ns ( 62.81 % ) " "Info: Total interconnect delay = 7.023 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "11.182 ns" { VGA640480:u3|l_vgaY[5] VGA640480:u3|process_5~1 VGA640480:u3|r[0]~4 vga_b[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "11.182 ns" { VGA640480:u3|l_vgaY[5] {} VGA640480:u3|process_5~1 {} VGA640480:u3|r[0]~4 {} vga_b[2] {} } { 0.000ns 0.771ns 0.713ns 5.539ns } { 0.000ns 0.614ns 0.499ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "9.049 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaY[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "9.049 ns" { CLK_100MHz {} CLK_100MHz~combout {} VGA640480:u3|l_CLK_50MHz {} VGA640480:u3|CLK_25MHz {} VGA640480:u3|CLK_25MHz~clkctrl {} VGA640480:u3|l_vgaY[5] {} } { 0.000ns 0.000ns 0.524ns 0.385ns 2.980ns 1.454ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "11.182 ns" { VGA640480:u3|l_vgaY[5] VGA640480:u3|process_5~1 VGA640480:u3|r[0]~4 vga_b[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "11.182 ns" { VGA640480:u3|l_vgaY[5] {} VGA640480:u3|process_5~1 {} VGA640480:u3|r[0]~4 {} vga_b[2] {} } { 0.000ns 0.771ns 0.713ns 5.539ns } { 0.000ns 0.614ns 0.499ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "WASDDecoder:u1\|Keyboard:u0\|clk1 ps2_clk CLK_100MHz -5.277 ns register " "Info: th for register \"WASDDecoder:u1\|Keyboard:u0\|clk1\" (data pin = \"ps2_clk\", clock pin = \"CLK_100MHz\") is -5.277 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 3.342 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to destination register is 3.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.666 ns) 3.342 ns WASDDecoder:u1\|Keyboard:u0\|clk1 3 REG LCFF_X32_Y25_N21 5 " "Info: 3: + IC(1.441 ns) + CELL(0.666 ns) = 3.342 ns; Loc. = LCFF_X32_Y25_N21; Fanout = 5; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.107 ns" { CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.84 % ) " "Info: Total cell delay = 1.766 ns ( 52.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.576 ns ( 47.16 % ) " "Info: Total interconnect delay = 1.576 ns ( 47.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.342 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.342 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.441ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.925 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns ps2_clk 1 PIN PIN_AD6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD6; Fanout = 1; PIN Node = 'ps2_clk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_clk } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.541 ns) + CELL(0.460 ns) 8.925 ns WASDDecoder:u1\|Keyboard:u0\|clk1 2 REG LCFF_X32_Y25_N21 5 " "Info: 2: + IC(7.541 ns) + CELL(0.460 ns) = 8.925 ns; Loc. = LCFF_X32_Y25_N21; Fanout = 5; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.001 ns" { ps2_clk WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 15.51 % ) " "Info: Total cell delay = 1.384 ns ( 15.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.541 ns ( 84.49 % ) " "Info: Total interconnect delay = 7.541 ns ( 84.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.925 ns" { ps2_clk WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.925 ns" { ps2_clk {} ps2_clk~combout {} WASDDecoder:u1|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 7.541ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.342 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.342 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.441ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.925 ns" { ps2_clk WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.925 ns" { ps2_clk {} ps2_clk~combout {} WASDDecoder:u1|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 7.541ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 16:40:48 2017 " "Info: Processing ended: Tue May 16 16:40:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Info: Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
