{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 09 00:21:50 2013 " "Info: Processing started: Fri Aug 09 00:21:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off niose2 -c niose2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off niose2 -c niose2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niose2.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file niose2.v" { { "Info" "ISGN_ENTITY_NAME" "1 niose2 " "Info: Found entity 1: niose2" {  } { { "niose2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/noise/niose2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 lfsr " "Info: Found entity 2: lfsr" {  } { { "niose2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/noise/niose2.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_lib_pkg_fir_90.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_90 " "Info: Found design unit 1: auk_dspip_lib_pkg_fir_90" {  } { { "fir_compiler-library/auk_dspip_lib_pkg_fir_90.vhd" "" { Text "D:/WORKPLACE/VerilogPRJ/noise/fir_compiler-library/auk_dspip_lib_pkg_fir_90.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_90 " "Info: Found design unit 1: auk_dspip_math_pkg_fir_90" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd" "" { Text "D:/WORKPLACE/VerilogPRJ/noise/fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_90-body " "Info: Found design unit 2: auk_dspip_math_pkg_fir_90-body" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd" "" { Text "D:/WORKPLACE/VerilogPRJ/noise/fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd" 115 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_st.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file filter_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_st " "Info: Found entity 1: filter_st" {  } { { "filter_st.v" "" { Text "D:/WORKPLACE/VerilogPRJ/noise/filter_st.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_ast.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file filter_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filter_ast-struct " "Info: Found design unit 1: filter_ast-struct" {  } { { "filter_ast.vhd" "" { Text "D:/WORKPLACE/VerilogPRJ/noise/filter_ast.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 filter_ast " "Info: Found entity 1: filter_ast" {  } { { "filter_ast.vhd" "" { Text "D:/WORKPLACE/VerilogPRJ/noise/filter_ast.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Info: Found entity 1: filter" {  } { { "filter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/noise/filter.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "niose2 " "Info: Elaborating entity \"niose2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:data_lfsr1 " "Info: Elaborating entity \"lfsr\" for hierarchy \"lfsr:data_lfsr1\"" {  } { { "niose2.v" "data_lfsr1" { Text "D:/WORKPLACE/VerilogPRJ/noise/niose2.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 niose2.v(57) " "Warning (10230): Verilog HDL assignment warning at niose2.v(57): truncated value with size 9 to match size of target (8)" {  } { { "niose2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/noise/niose2.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_USE_OPENCORE" "" "Warning: OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Warning: Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "FIR_Compiler (6AF7_0012) " "Warning: \"FIR_Compiler (6AF7_0012)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 0 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1}  } {  } 0 0 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1}  } {  } 0 0 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "niose2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/noise/niose2.v" 56 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Info: Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Info: Implemented 14 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 09 00:21:52 2013 " "Info: Processing ended: Fri Aug 09 00:21:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
