
---------- Begin Simulation Statistics ----------
final_tick                                12982762500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    367                       # Simulator instruction rate (inst/s)
host_mem_usage                                8009904                       # Number of bytes of host memory used
host_op_rate                                      376                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21406.24                       # Real time elapsed on the host
host_tick_rate                                 439531                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7866094                       # Number of instructions simulated
sim_ops                                       8044298                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009409                       # Number of seconds simulated
sim_ticks                                  9408697500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.200473                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  362619                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               373063                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                484                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2702                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            367985                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2745                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3300                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              555                       # Number of indirect misses.
system.cpu.branchPred.lookups                  391591                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7154                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          521                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2296692                       # Number of instructions committed
system.cpu.committedOps                       2326187                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.360064                       # CPI: cycles per instruction
system.cpu.discardedOps                          8118                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1168633                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74095                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           714217                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2330555                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297613                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      473                       # number of quiesce instructions executed
system.cpu.numCycles                          7717032                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       473                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1521254     65.40%     65.40% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1008      0.04%     65.44% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::MemRead                  77535      3.33%     68.77% # Class of committed instruction
system.cpu.op_class_0::MemWrite                726390     31.23%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2326187                       # Class of committed instruction
system.cpu.quiesceCycles                      7336884                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5386477                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        674780                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              214489                       # Transaction distribution
system.membus.trans_dist::ReadResp             214938                       # Transaction distribution
system.membus.trans_dist::WriteReq             127096                       # Transaction distribution
system.membus.trans_dist::WriteResp            127096                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          266                       # Transaction distribution
system.membus.trans_dist::WriteClean              128                       # Transaction distribution
system.membus.trans_dist::CleanEvict              140                       # Transaction distribution
system.membus.trans_dist::ReadExReq               130                       # Transaction distribution
system.membus.trans_dist::ReadExResp              130                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           258                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       336896                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        336896                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       675053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       684461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       673792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       673792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1358654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10406                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        64238                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21637806                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1016147                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000013                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003577                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1016134    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1016147                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1745452417                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9538250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              350000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1862250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7379230                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1310218775                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy             958750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       431775                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       431775                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4606                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1347584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1347584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1355070                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7238                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10406                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21571750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2317198125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1863895191                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1169055000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       214016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       214016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       122880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       122880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       673792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       673792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       417296                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       417296    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       417296                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    993041625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1192960000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24117248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     13697024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23134208                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       245760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4308992                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       428032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2787328                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1727436555                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    835856398                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2563292953                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1003027677                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1455783226                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2458810903                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2730464233                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2291639624                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5022103857                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          896                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12224                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12224                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          191                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           14                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          205                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1299223                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        95231                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1394454                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1299223                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1299223                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1299223                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        95231                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1394454                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     13697024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          23936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13720960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        25216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7864320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7889536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       214016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              214390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          394                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123274                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1455783226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2544029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1458327255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2680073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    835856398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            838536471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2680073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2291639624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2544029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2296863726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    336755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000327339750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          130                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          130                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              385983                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131486                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      214390                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123274                       # Number of write requests accepted
system.mem_ctrls.readBursts                    214390                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123274                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7700                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6887332855                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1071225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12511264105                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32146.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58396.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       188                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   199864                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114770                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                214390                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123274                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  189339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    381                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.016588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   868.347455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.868714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          520      2.27%      2.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          585      2.55%      4.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          352      1.54%      6.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          318      1.39%      7.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          362      1.58%      9.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          320      1.40%     10.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          330      1.44%     12.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          418      1.82%     13.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19703     86.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22908                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1648.169231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    747.680228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              9      6.92%      6.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.77%      7.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           41     31.54%     39.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           71     54.62%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            7      5.38%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           130                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     948.392308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    753.054925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    269.485082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             10      7.69%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15     11.54%     19.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          105     80.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           130                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13711680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7890624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13720960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7889536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1457.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       838.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1458.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    838.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9408529375                       # Total gap between requests
system.mem_ctrls.avgGap                      27863.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     13688000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        23680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        27264                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7863360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1454824113.539626359940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2516820.208110633772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2897744.347716567572                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 835754364.512197375298                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       214016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          374                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          394                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       122880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12495644335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15619770                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7630912125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 164303302250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58386.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41764.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19367797.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1337103.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4926064675                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    509040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3975989610                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 946                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           473                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9695001.585624                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2423391.842366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          473    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5761250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11988000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             473                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8397026750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4585735750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1229052                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1229052                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1229052                       # number of overall hits
system.cpu.icache.overall_hits::total         1229052                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          191                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            191                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          191                       # number of overall misses
system.cpu.icache.overall_misses::total           191                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8295000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8295000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8295000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8295000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1229243                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1229243                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1229243                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1229243                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000155                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000155                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000155                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000155                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43429.319372                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43429.319372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43429.319372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43429.319372                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          191                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          191                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          191                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          191                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7995375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7995375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7995375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7995375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000155                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000155                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000155                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000155                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41860.602094                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41860.602094                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41860.602094                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41860.602094                       # average overall mshr miss latency
system.cpu.icache.replacements                     19                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1229052                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1229052                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          191                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           191                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8295000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8295000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1229243                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1229243                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43429.319372                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43429.319372                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          191                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          191                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7995375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7995375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41860.602094                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41860.602094                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           314.624316                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               82692                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4352.210526                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   314.624316                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.614501                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.614501                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          229                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           88                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2458677                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2458677                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       123975                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           123975                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       123975                       # number of overall hits
system.cpu.dcache.overall_hits::total          123975                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          516                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            516                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          516                       # number of overall misses
system.cpu.dcache.overall_misses::total           516                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     38666375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38666375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     38666375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38666375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       124491                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       124491                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       124491                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       124491                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004145                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004145                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004145                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004145                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74934.835271                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74934.835271                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74934.835271                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74934.835271                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          266                       # number of writebacks
system.cpu.dcache.writebacks::total               266                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          128                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4689                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4689                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28391625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28391625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28391625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28391625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10279125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10279125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003117                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003117                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003117                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73174.291237                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73174.291237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73174.291237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73174.291237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2192.178503                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2192.178503                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    387                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        76362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           76362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          268                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           268                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20790625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20790625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        76630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        76630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003497                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003497                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77576.958955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77576.958955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          473                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          473                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19268000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19268000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10279125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10279125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74682.170543                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74682.170543                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21731.765328                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21731.765328                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47613                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47613                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17875750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17875750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        47861                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        47861                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005182                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005182                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72079.637097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72079.637097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9123625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9123625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002716                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002716                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70181.730769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70181.730769                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       336896                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       336896                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3510431750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3510431750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10419.927069                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10419.927069                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        71327                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        71327                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       265569                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       265569                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3396242417                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3396242417                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12788.549932                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12788.549932                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           496.209137                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6778                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               515                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.161165                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   496.209137                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.969158                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.969158                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          360                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3193520                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3193520                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12982762500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                12982826875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    367                       # Simulator instruction rate (inst/s)
host_mem_usage                                8009904                       # Number of bytes of host memory used
host_op_rate                                      376                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21406.40                       # Real time elapsed on the host
host_tick_rate                                 439530                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7866103                       # Number of instructions simulated
sim_ops                                       8044313                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009409                       # Number of seconds simulated
sim_ticks                                  9408761875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.198917                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  362620                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               373070                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                485                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2704                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            367985                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2745                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3300                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              555                       # Number of indirect misses.
system.cpu.branchPred.lookups                  391600                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7156                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          521                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2296701                       # Number of instructions committed
system.cpu.committedOps                       2326202                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.360096                       # CPI: cycles per instruction
system.cpu.discardedOps                          8125                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1168655                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74095                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           714217                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2330620                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297611                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      473                       # number of quiesce instructions executed
system.cpu.numCycles                          7717135                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       473                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1521262     65.40%     65.40% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1008      0.04%     65.44% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::MemRead                  77541      3.33%     68.77% # Class of committed instruction
system.cpu.op_class_0::MemWrite                726390     31.23%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2326202                       # Class of committed instruction
system.cpu.quiesceCycles                      7336884                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5386515                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        674782                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              214489                       # Transaction distribution
system.membus.trans_dist::ReadResp             214939                       # Transaction distribution
system.membus.trans_dist::WriteReq             127096                       # Transaction distribution
system.membus.trans_dist::WriteResp            127096                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          266                       # Transaction distribution
system.membus.trans_dist::WriteClean              128                       # Transaction distribution
system.membus.trans_dist::CleanEvict              141                       # Transaction distribution
system.membus.trans_dist::ReadExReq               130                       # Transaction distribution
system.membus.trans_dist::ReadExResp              130                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            192                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           258                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       336896                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        336896                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       675053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       684461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       673792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       673792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1358657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10406                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        64238                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21637870                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1016148                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000013                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003577                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1016135    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1016148                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1745452417                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9538250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              353125                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1862250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7379230                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1310218775                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy             963750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       431775                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       431775                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4606                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1347584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1347584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1355070                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7238                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10406                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21571750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2317198125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1863895191                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1169055000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       214016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       214016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       122880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       122880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       673792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       673792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       417296                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       417296    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       417296                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    993041625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1192960000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24117248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     13697024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23134208                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       245760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4308992                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       428032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2787328                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1727424736                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    835850679                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2563275415                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1003020815                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1455773266                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2458794080                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2730445551                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2291623944                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5022069495                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          896                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13184                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12288                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12288                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          192                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           14                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          206                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1306017                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        95230                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1401247                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1306017                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1306017                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1306017                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        95230                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1401247                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     13697024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          23936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13720960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        25216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7864320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7889536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       214016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              214390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          394                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123274                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1455773266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2544012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1458317277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2680055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    835850679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            838530734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2680055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2291623944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2544012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2296848011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    336755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000327339750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          130                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          130                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              385983                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131486                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      214390                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123274                       # Number of write requests accepted
system.mem_ctrls.readBursts                    214390                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123274                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7700                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6887332855                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1071225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12511264105                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32146.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58396.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       188                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   199864                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114770                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                214390                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123274                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  189339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    381                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.016588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   868.347455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.868714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          520      2.27%      2.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          585      2.55%      4.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          352      1.54%      6.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          318      1.39%      7.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          362      1.58%      9.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          320      1.40%     10.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          330      1.44%     12.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          418      1.82%     13.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19703     86.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22908                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1648.169231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    747.680228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              9      6.92%      6.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.77%      7.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           41     31.54%     39.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           71     54.62%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            7      5.38%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           130                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     948.392308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    753.054925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    269.485082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             10      7.69%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15     11.54%     19.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          105     80.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           130                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13711680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7890624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13720960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7889536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1457.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       838.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1458.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    838.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9408529375                       # Total gap between requests
system.mem_ctrls.avgGap                      27863.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     13688000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        23680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        27264                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7863360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1454814159.594192266464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2516802.987959560938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2897724.521272359416                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 835748646.258517503738                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       214016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          374                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          394                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       122880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12495644335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15619770                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7630912125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 164303302250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58386.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41764.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19367797.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1337103.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4926064675                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    509040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3976053985                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 946                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           473                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9695001.585624                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2423391.842366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          473    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5761250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11988000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             473                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8397091125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4585735750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1229062                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1229062                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1229062                       # number of overall hits
system.cpu.icache.overall_hits::total         1229062                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          192                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            192                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          192                       # number of overall misses
system.cpu.icache.overall_misses::total           192                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8338125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8338125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8338125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8338125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1229254                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1229254                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1229254                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1229254                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000156                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000156                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43427.734375                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43427.734375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43427.734375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43427.734375                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          192                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          192                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          192                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          192                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      8037125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8037125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      8037125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8037125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000156                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000156                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000156                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000156                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41860.026042                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41860.026042                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41860.026042                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41860.026042                       # average overall mshr miss latency
system.cpu.icache.replacements                     20                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1229062                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1229062                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          192                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           192                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8338125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8338125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1229254                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1229254                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43427.734375                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43427.734375                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          192                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          192                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      8037125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8037125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41860.026042                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41860.026042                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           314.624353                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2823044                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               340                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8303.070588                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   314.624353                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.614501                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.614501                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           88                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2458700                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2458700                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       123981                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           123981                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       123981                       # number of overall hits
system.cpu.dcache.overall_hits::total          123981                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          516                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            516                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          516                       # number of overall misses
system.cpu.dcache.overall_misses::total           516                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     38666375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38666375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     38666375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38666375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       124497                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       124497                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       124497                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       124497                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004145                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004145                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004145                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004145                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74934.835271                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74934.835271                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74934.835271                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74934.835271                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          266                       # number of writebacks
system.cpu.dcache.writebacks::total               266                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          128                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4689                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4689                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28391625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28391625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28391625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28391625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10279125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10279125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003117                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003117                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003117                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73174.291237                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73174.291237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73174.291237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73174.291237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2192.178503                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2192.178503                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    387                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        76368                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           76368                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          268                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           268                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20790625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20790625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        76636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        76636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003497                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003497                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77576.958955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77576.958955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          473                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          473                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19268000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19268000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10279125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10279125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74682.170543                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74682.170543                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21731.765328                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21731.765328                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47613                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47613                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17875750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17875750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        47861                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        47861                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005182                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005182                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72079.637097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72079.637097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9123625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9123625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002716                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002716                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70181.730769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70181.730769                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       336896                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       336896                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3510431750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3510431750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10419.927069                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10419.927069                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        71327                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        71327                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       265569                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       265569                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3396242417                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3396242417                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12788.549932                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12788.549932                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           496.208376                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              128606                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               900                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            142.895556                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   496.208376                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.969157                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.969157                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          360                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3193544                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3193544                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12982826875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
